Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Sep 28 16:15:45 2023
| Host         : PC1012002888 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file flySimulator_timing_summary_routed.rpt -pb flySimulator_timing_summary_routed.pb -rpx flySimulator_timing_summary_routed.rpx -warn_on_violation
| Design       : flySimulator
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9)
5. checking no_input_delay (1)
6. checking no_output_delay (9)
7. checking multiple_clock (3253)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clockDivider0/clk_int_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9)
------------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (3253)
---------------------------------
 There are 3253 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.470      -15.575                    106                 9281        0.050        0.000                      0                 9281        2.633        0.000                       0                  3266  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 12.500}       25.000          40.000          
    FeedbackClkOut      {0.000 12.500}       25.000          40.000          
      CLKFBIN           {0.000 12.500}       25.000          40.000          
    PixelClkInX5        {0.000 2.500}        5.000           200.000         
      PixelClkIO        {0.000 10.000}       25.000          40.000          
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 12.500}       25.000          40.000          
    FeedbackClkOut_1    {0.000 12.500}       25.000          40.000          
      CLKFBIN_1         {0.000 12.500}       25.000          40.000          
    PixelClkInX5_1      {0.000 2.500}        5.000           200.000         
      PixelClkIO_1      {0.000 10.000}       25.000          40.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -0.470      -15.575                    106                 9238        0.223        0.000                      0                 9238        7.500        0.000                       0                  3240  
    FeedbackClkOut                                                                                                                                                       21.826        0.000                       0                     2  
      CLKFBIN                                                                                                                                                            23.751        0.000                       0                     1  
    PixelClkInX5                                                                                                                                                          3.333        0.000                       0                    11  
      PixelClkIO                                                                                                                                                         23.333        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                      2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -0.464      -14.930                    105                 9238        0.223        0.000                      0                 9238        7.500        0.000                       0                  3240  
    FeedbackClkOut_1                                                                                                                                                     21.826        0.000                       0                     2  
      CLKFBIN_1                                                                                                                                                          23.751        0.000                       0                     1  
    PixelClkInX5_1                                                                                                                                                        3.333        0.000                       0                    11  
      PixelClkIO_1                                                                                                                                                       23.333        0.000                       0                     8  
  clkfbout_clk_wiz_0_1                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -0.470      -15.575                    106                 9238        0.050        0.000                      0                 9238  
clk_out1_clk_wiz_0    PixelClkIO                 19.404        0.000                      0                   38        0.078        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO                 19.404        0.000                      0                   38        0.078        0.000                      0                   38  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -0.470      -15.575                    106                 9238        0.050        0.000                      0                 9238  
clk_out1_clk_wiz_0    PixelClkIO_1               19.404        0.000                      0                   38        0.078        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO_1               19.404        0.000                      0                   38        0.078        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         23.171        0.000                      0                    5        0.463        0.000                      0                    5  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         23.171        0.000                      0                    5        0.290        0.000                      0                    5  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       23.171        0.000                      0                    5        0.290        0.000                      0                    5  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       23.178        0.000                      0                    5        0.463        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          106  Failing Endpoints,  Worst Slack       -0.470ns,  Total Violation      -15.575ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.470ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[436]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.441ns  (logic 7.179ns (28.218%)  route 18.262ns (71.782%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=1 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.098ns = ( 22.902 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 r  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.156    11.466    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.768 r  si_ad_change_buffer[799]_i_364/O
                         net (fo=67, routed)          1.056    12.824    si_ad_change_buffer[799]_i_364_n_0
    SLICE_X82Y109        LUT5 (Prop_lut5_I1_O)        0.150    12.974 r  si_ad_change_buffer[384]_i_220/O
                         net (fo=128, routed)         1.545    14.519    si_ad_change_buffer[384]_i_220_n_0
    SLICE_X89Y112        LUT4 (Prop_lut4_I1_O)        0.332    14.851 r  si_ad_change_buffer[520]_i_29/O
                         net (fo=2, routed)           1.285    16.136    si_ad_change_buffer[520]_i_29_n_0
    SLICE_X70Y111        LUT5 (Prop_lut5_I2_O)        0.124    16.260 r  si_ad_change_buffer[456]_i_27/O
                         net (fo=4, routed)           1.600    17.861    si_ad_change_buffer[456]_i_27_n_0
    SLICE_X91Y106        LUT6 (Prop_lut6_I3_O)        0.124    17.985 r  si_ad_change_buffer[440]_i_23/O
                         net (fo=4, routed)           0.874    18.858    si_ad_change_buffer[440]_i_23_n_0
    SLICE_X92Y101        LUT6 (Prop_lut6_I3_O)        0.124    18.982 r  si_ad_change_buffer[436]_i_19/O
                         net (fo=4, routed)           1.023    20.005    si_ad_change_buffer[436]_i_19_n_0
    SLICE_X94Y99         LUT6 (Prop_lut6_I0_O)        0.124    20.129 r  si_ad_change_buffer[436]_i_13/O
                         net (fo=1, routed)           0.793    20.922    ROTATE_RIGHT02_in[436]
    SLICE_X101Y98        LUT4 (Prop_lut4_I3_O)        0.124    21.046 r  si_ad_change_buffer[436]_i_7/O
                         net (fo=1, routed)           0.817    21.863    ROTATE_RIGHT4_out[436]
    SLICE_X102Y88        LUT6 (Prop_lut6_I0_O)        0.124    21.987 r  si_ad_change_buffer[436]_i_4/O
                         net (fo=1, routed)           0.658    22.645    si_ad_change_buffer[436]_i_4_n_0
    SLICE_X102Y82        LUT5 (Prop_lut5_I4_O)        0.124    22.769 r  si_ad_change_buffer[436]_i_1/O
                         net (fo=1, routed)           0.000    22.769    si_ad_change_buffer[436]_i_1_n_0
    SLICE_X102Y82        FDRE                                         r  si_ad_change_buffer_reg[436]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.713    22.902    clk_out1
    SLICE_X102Y82        FDRE                                         r  si_ad_change_buffer_reg[436]/C
                         clock pessimism             -0.507    22.395    
                         clock uncertainty           -0.173    22.222    
    SLICE_X102Y82        FDRE (Setup_fdre_C_D)        0.077    22.299    si_ad_change_buffer_reg[436]
  -------------------------------------------------------------------
                         required time                         22.299    
                         arrival time                         -22.769    
  -------------------------------------------------------------------
                         slack                                 -0.470    

Slack (VIOLATED) :        -0.434ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[447]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.370ns  (logic 7.179ns (28.298%)  route 18.191ns (71.702%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=1 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 22.914 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 r  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.156    11.466    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.768 r  si_ad_change_buffer[799]_i_364/O
                         net (fo=67, routed)          1.056    12.824    si_ad_change_buffer[799]_i_364_n_0
    SLICE_X82Y109        LUT5 (Prop_lut5_I1_O)        0.150    12.974 r  si_ad_change_buffer[384]_i_220/O
                         net (fo=128, routed)         1.545    14.519    si_ad_change_buffer[384]_i_220_n_0
    SLICE_X89Y112        LUT4 (Prop_lut4_I1_O)        0.332    14.851 r  si_ad_change_buffer[520]_i_29/O
                         net (fo=2, routed)           1.285    16.136    si_ad_change_buffer[520]_i_29_n_0
    SLICE_X70Y111        LUT5 (Prop_lut5_I2_O)        0.124    16.260 r  si_ad_change_buffer[456]_i_27/O
                         net (fo=4, routed)           1.673    17.933    si_ad_change_buffer[456]_i_27_n_0
    SLICE_X91Y103        LUT6 (Prop_lut6_I0_O)        0.124    18.057 r  si_ad_change_buffer[456]_i_23/O
                         net (fo=4, routed)           0.688    18.745    si_ad_change_buffer[456]_i_23_n_0
    SLICE_X91Y103        LUT6 (Prop_lut6_I1_O)        0.124    18.869 r  si_ad_change_buffer[448]_i_19/O
                         net (fo=4, routed)           1.455    20.325    si_ad_change_buffer[448]_i_19_n_0
    SLICE_X104Y99        LUT6 (Prop_lut6_I3_O)        0.124    20.449 r  si_ad_change_buffer[447]_i_13/O
                         net (fo=1, routed)           0.595    21.043    ROTATE_RIGHT02_in[447]
    SLICE_X106Y95        LUT4 (Prop_lut4_I3_O)        0.124    21.167 r  si_ad_change_buffer[447]_i_7/O
                         net (fo=1, routed)           0.880    22.048    ROTATE_RIGHT4_out[447]
    SLICE_X111Y88        LUT6 (Prop_lut6_I0_O)        0.124    22.172 r  si_ad_change_buffer[447]_i_4/O
                         net (fo=1, routed)           0.401    22.573    si_ad_change_buffer[447]_i_4_n_0
    SLICE_X111Y87        LUT5 (Prop_lut5_I4_O)        0.124    22.697 r  si_ad_change_buffer[447]_i_1/O
                         net (fo=1, routed)           0.000    22.697    si_ad_change_buffer[447]_i_1_n_0
    SLICE_X111Y87        FDRE                                         r  si_ad_change_buffer_reg[447]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.725    22.914    clk_out1
    SLICE_X111Y87        FDRE                                         r  si_ad_change_buffer_reg[447]/C
                         clock pessimism             -0.507    22.407    
                         clock uncertainty           -0.173    22.234    
    SLICE_X111Y87        FDRE (Setup_fdre_C_D)        0.029    22.263    si_ad_change_buffer_reg[447]
  -------------------------------------------------------------------
                         required time                         22.263    
                         arrival time                         -22.697    
  -------------------------------------------------------------------
                         slack                                 -0.434    

Slack (VIOLATED) :        -0.425ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[748]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.234ns  (logic 7.430ns (29.445%)  route 17.804ns (70.555%))
  Logic Levels:           27  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.264ns = ( 22.736 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 r  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.156    11.466    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.768 r  si_ad_change_buffer[799]_i_364/O
                         net (fo=67, routed)          1.291    13.058    si_ad_change_buffer[799]_i_364_n_0
    SLICE_X75Y108        LUT5 (Prop_lut5_I1_O)        0.124    13.182 r  si_ad_change_buffer[127]_i_86/O
                         net (fo=128, routed)         1.216    14.399    si_ad_change_buffer[127]_i_86_n_0
    SLICE_X82Y103        LUT5 (Prop_lut5_I1_O)        0.150    14.549 r  si_ad_change_buffer[799]_i_838/O
                         net (fo=3, routed)           1.142    15.691    si_ad_change_buffer[799]_i_838_n_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I1_O)        0.326    16.017 r  si_ad_change_buffer[749]_i_33/O
                         net (fo=4, routed)           1.127    17.143    si_ad_change_buffer[749]_i_33_n_0
    SLICE_X85Y117        LUT6 (Prop_lut6_I0_O)        0.124    17.267 r  si_ad_change_buffer[749]_i_28/O
                         net (fo=4, routed)           1.356    18.623    si_ad_change_buffer[749]_i_28_n_0
    SLICE_X92Y125        LUT6 (Prop_lut6_I0_O)        0.124    18.747 r  si_ad_change_buffer[749]_i_23/O
                         net (fo=4, routed)           0.972    19.720    si_ad_change_buffer[749]_i_23_n_0
    SLICE_X97Y126        LUT6 (Prop_lut6_I3_O)        0.124    19.844 r  si_ad_change_buffer[748]_i_15/O
                         net (fo=1, routed)           1.240    21.084    ROTATE_RIGHT02_in[748]
    SLICE_X96Y136        LUT2 (Prop_lut2_I1_O)        0.150    21.234 r  si_ad_change_buffer[748]_i_8/O
                         net (fo=1, routed)           0.497    21.731    ROTATE_RIGHT4_out[748]
    SLICE_X97Y136        LUT6 (Prop_lut6_I0_O)        0.355    22.086 r  si_ad_change_buffer[748]_i_4/O
                         net (fo=1, routed)           0.351    22.437    si_ad_change_buffer[748]_i_4_n_0
    SLICE_X96Y136        LUT5 (Prop_lut5_I4_O)        0.124    22.561 r  si_ad_change_buffer[748]_i_1/O
                         net (fo=1, routed)           0.000    22.561    si_ad_change_buffer[748]_i_1_n_0
    SLICE_X96Y136        FDRE                                         r  si_ad_change_buffer_reg[748]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.546    22.736    clk_out1
    SLICE_X96Y136        FDRE                                         r  si_ad_change_buffer_reg[748]/C
                         clock pessimism             -0.507    22.228    
                         clock uncertainty           -0.173    22.055    
    SLICE_X96Y136        FDRE (Setup_fdre_C_D)        0.081    22.136    si_ad_change_buffer_reg[748]
  -------------------------------------------------------------------
                         required time                         22.136    
                         arrival time                         -22.561    
  -------------------------------------------------------------------
                         slack                                 -0.425    

Slack (VIOLATED) :        -0.424ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.424ns  (logic 7.049ns (27.725%)  route 18.375ns (72.275%))
  Logic Levels:           26  (CARRY4=8 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 22.979 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 r  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.152    11.461    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y114        LUT6 (Prop_lut6_I5_O)        0.302    11.763 r  si_ad_change_buffer[793]_i_33/O
                         net (fo=128, routed)         1.928    13.691    si_ad_change_buffer[793]_i_33_n_0
    SLICE_X66Y132        LUT5 (Prop_lut5_I3_O)        0.148    13.839 r  si_ad_change_buffer[75]_i_35/O
                         net (fo=2, routed)           0.759    14.598    si_ad_change_buffer[75]_i_35_n_0
    SLICE_X63Y132        LUT6 (Prop_lut6_I5_O)        0.328    14.926 r  si_ad_change_buffer[75]_i_32/O
                         net (fo=4, routed)           1.011    15.937    si_ad_change_buffer[75]_i_32_n_0
    SLICE_X67Y131        LUT6 (Prop_lut6_I3_O)        0.124    16.061 r  si_ad_change_buffer[43]_i_25/O
                         net (fo=4, routed)           1.688    17.749    si_ad_change_buffer[43]_i_25_n_0
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.124    17.873 r  si_ad_change_buffer[31]_i_30/O
                         net (fo=4, routed)           1.321    19.193    si_ad_change_buffer[31]_i_30_n_0
    SLICE_X39Y125        LUT6 (Prop_lut6_I1_O)        0.124    19.317 r  si_ad_change_buffer[30]_i_15/O
                         net (fo=1, routed)           0.843    20.160    ROTATE_RIGHT03_in[30]
    SLICE_X39Y111        LUT6 (Prop_lut6_I5_O)        0.124    20.284 r  si_ad_change_buffer[30]_i_8/O
                         net (fo=1, routed)           1.588    21.873    ROTATE_RIGHT4_out[30]
    SLICE_X39Y85         LUT6 (Prop_lut6_I2_O)        0.124    21.997 r  si_ad_change_buffer[30]_i_4/O
                         net (fo=1, routed)           0.631    22.628    si_ad_change_buffer[30]_i_4_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I5_O)        0.124    22.752 r  si_ad_change_buffer[30]_i_1/O
                         net (fo=1, routed)           0.000    22.752    si_ad_change_buffer[30]_i_1_n_0
    SLICE_X38Y79         FDRE                                         r  si_ad_change_buffer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.790    22.979    clk_out1
    SLICE_X38Y79         FDRE                                         r  si_ad_change_buffer_reg[30]/C
                         clock pessimism             -0.507    22.472    
                         clock uncertainty           -0.173    22.299    
    SLICE_X38Y79         FDRE (Setup_fdre_C_D)        0.029    22.328    si_ad_change_buffer_reg[30]
  -------------------------------------------------------------------
                         required time                         22.328    
                         arrival time                         -22.752    
  -------------------------------------------------------------------
                         slack                                 -0.424    

Slack (VIOLATED) :        -0.416ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[746]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.176ns  (logic 7.436ns (29.537%)  route 17.740ns (70.463%))
  Logic Levels:           27  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.264ns = ( 22.736 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 r  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.156    11.466    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.768 r  si_ad_change_buffer[799]_i_364/O
                         net (fo=67, routed)          1.142    12.910    si_ad_change_buffer[799]_i_364_n_0
    SLICE_X77Y108        LUT5 (Prop_lut5_I1_O)        0.124    13.034 r  si_ad_change_buffer[384]_i_224/O
                         net (fo=128, routed)         1.333    14.367    si_ad_change_buffer[384]_i_224_n_0
    SLICE_X81Y99         LUT5 (Prop_lut5_I1_O)        0.150    14.517 r  si_ad_change_buffer[799]_i_976/O
                         net (fo=3, routed)           0.861    15.377    si_ad_change_buffer[799]_i_976_n_0
    SLICE_X82Y99         LUT6 (Prop_lut6_I1_O)        0.332    15.709 r  si_ad_change_buffer[766]_i_39/O
                         net (fo=4, routed)           1.601    17.310    si_ad_change_buffer[766]_i_39_n_0
    SLICE_X87Y120        LUT6 (Prop_lut6_I3_O)        0.124    17.434 r  si_ad_change_buffer[750]_i_28/O
                         net (fo=4, routed)           1.232    18.666    si_ad_change_buffer[750]_i_28_n_0
    SLICE_X97Y120        LUT6 (Prop_lut6_I3_O)        0.124    18.790 r  si_ad_change_buffer[746]_i_23/O
                         net (fo=4, routed)           1.312    20.102    si_ad_change_buffer[746]_i_23_n_0
    SLICE_X97Y136        LUT6 (Prop_lut6_I0_O)        0.124    20.226 r  si_ad_change_buffer[746]_i_15/O
                         net (fo=1, routed)           0.658    20.884    ROTATE_RIGHT02_in[746]
    SLICE_X98Y136        LUT2 (Prop_lut2_I1_O)        0.150    21.034 r  si_ad_change_buffer[746]_i_8/O
                         net (fo=1, routed)           0.583    21.617    ROTATE_RIGHT4_out[746]
    SLICE_X99Y136        LUT6 (Prop_lut6_I0_O)        0.355    21.972 r  si_ad_change_buffer[746]_i_4/O
                         net (fo=1, routed)           0.407    22.379    si_ad_change_buffer[746]_i_4_n_0
    SLICE_X99Y136        LUT5 (Prop_lut5_I4_O)        0.124    22.503 r  si_ad_change_buffer[746]_i_1/O
                         net (fo=1, routed)           0.000    22.503    si_ad_change_buffer[746]_i_1_n_0
    SLICE_X99Y136        FDRE                                         r  si_ad_change_buffer_reg[746]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.546    22.736    clk_out1
    SLICE_X99Y136        FDRE                                         r  si_ad_change_buffer_reg[746]/C
                         clock pessimism             -0.507    22.228    
                         clock uncertainty           -0.173    22.055    
    SLICE_X99Y136        FDRE (Setup_fdre_C_D)        0.031    22.086    si_ad_change_buffer_reg[746]
  -------------------------------------------------------------------
                         required time                         22.086    
                         arrival time                         -22.503    
  -------------------------------------------------------------------
                         slack                                 -0.416    

Slack (VIOLATED) :        -0.385ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[446]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.371ns  (logic 7.179ns (28.296%)  route 18.192ns (71.704%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=1 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 22.916 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 r  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.156    11.466    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.768 r  si_ad_change_buffer[799]_i_364/O
                         net (fo=67, routed)          1.056    12.824    si_ad_change_buffer[799]_i_364_n_0
    SLICE_X82Y109        LUT5 (Prop_lut5_I1_O)        0.150    12.974 r  si_ad_change_buffer[384]_i_220/O
                         net (fo=128, routed)         1.545    14.519    si_ad_change_buffer[384]_i_220_n_0
    SLICE_X89Y112        LUT4 (Prop_lut4_I1_O)        0.332    14.851 r  si_ad_change_buffer[520]_i_29/O
                         net (fo=2, routed)           1.285    16.136    si_ad_change_buffer[520]_i_29_n_0
    SLICE_X70Y111        LUT5 (Prop_lut5_I2_O)        0.124    16.260 r  si_ad_change_buffer[456]_i_27/O
                         net (fo=4, routed)           1.673    17.933    si_ad_change_buffer[456]_i_27_n_0
    SLICE_X91Y103        LUT6 (Prop_lut6_I0_O)        0.124    18.057 r  si_ad_change_buffer[456]_i_23/O
                         net (fo=4, routed)           0.688    18.745    si_ad_change_buffer[456]_i_23_n_0
    SLICE_X91Y103        LUT6 (Prop_lut6_I1_O)        0.124    18.869 r  si_ad_change_buffer[448]_i_19/O
                         net (fo=4, routed)           1.343    20.212    si_ad_change_buffer[448]_i_19_n_0
    SLICE_X102Y100       LUT6 (Prop_lut6_I1_O)        0.124    20.336 r  si_ad_change_buffer[446]_i_13/O
                         net (fo=1, routed)           0.872    21.208    ROTATE_RIGHT02_in[446]
    SLICE_X105Y94        LUT4 (Prop_lut4_I3_O)        0.124    21.332 r  si_ad_change_buffer[446]_i_7/O
                         net (fo=1, routed)           0.622    21.954    ROTATE_RIGHT4_out[446]
    SLICE_X108Y89        LUT6 (Prop_lut6_I0_O)        0.124    22.078 r  si_ad_change_buffer[446]_i_4/O
                         net (fo=1, routed)           0.496    22.574    si_ad_change_buffer[446]_i_4_n_0
    SLICE_X108Y89        LUT5 (Prop_lut5_I4_O)        0.124    22.698 r  si_ad_change_buffer[446]_i_1/O
                         net (fo=1, routed)           0.000    22.698    si_ad_change_buffer[446]_i_1_n_0
    SLICE_X108Y89        FDRE                                         r  si_ad_change_buffer_reg[446]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.727    22.916    clk_out1
    SLICE_X108Y89        FDRE                                         r  si_ad_change_buffer_reg[446]/C
                         clock pessimism             -0.507    22.409    
                         clock uncertainty           -0.173    22.236    
    SLICE_X108Y89        FDRE (Setup_fdre_C_D)        0.077    22.313    si_ad_change_buffer_reg[446]
  -------------------------------------------------------------------
                         required time                         22.313    
                         arrival time                         -22.698    
  -------------------------------------------------------------------
                         slack                                 -0.385    

Slack (VIOLATED) :        -0.376ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[428]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.360ns  (logic 7.179ns (28.309%)  route 18.181ns (71.691%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=1 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 22.912 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 r  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.156    11.466    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.768 r  si_ad_change_buffer[799]_i_364/O
                         net (fo=67, routed)          1.056    12.824    si_ad_change_buffer[799]_i_364_n_0
    SLICE_X82Y109        LUT5 (Prop_lut5_I1_O)        0.150    12.974 r  si_ad_change_buffer[384]_i_220/O
                         net (fo=128, routed)         1.545    14.519    si_ad_change_buffer[384]_i_220_n_0
    SLICE_X89Y112        LUT4 (Prop_lut4_I1_O)        0.332    14.851 r  si_ad_change_buffer[520]_i_29/O
                         net (fo=2, routed)           1.285    16.136    si_ad_change_buffer[520]_i_29_n_0
    SLICE_X70Y111        LUT5 (Prop_lut5_I2_O)        0.124    16.260 r  si_ad_change_buffer[456]_i_27/O
                         net (fo=4, routed)           1.600    17.861    si_ad_change_buffer[456]_i_27_n_0
    SLICE_X91Y106        LUT6 (Prop_lut6_I3_O)        0.124    17.985 r  si_ad_change_buffer[440]_i_23/O
                         net (fo=4, routed)           0.729    18.713    si_ad_change_buffer[440]_i_23_n_0
    SLICE_X86Y101        LUT6 (Prop_lut6_I5_O)        0.124    18.837 r  si_ad_change_buffer[428]_i_19/O
                         net (fo=4, routed)           1.444    20.281    si_ad_change_buffer[428]_i_19_n_0
    SLICE_X98Y98         LUT6 (Prop_lut6_I0_O)        0.124    20.405 r  si_ad_change_buffer[428]_i_13/O
                         net (fo=1, routed)           0.678    21.083    ROTATE_RIGHT02_in[428]
    SLICE_X98Y94         LUT4 (Prop_lut4_I3_O)        0.124    21.207 r  si_ad_change_buffer[428]_i_7/O
                         net (fo=1, routed)           0.808    22.016    ROTATE_RIGHT4_out[428]
    SLICE_X104Y86        LUT6 (Prop_lut6_I0_O)        0.124    22.140 r  si_ad_change_buffer[428]_i_4/O
                         net (fo=1, routed)           0.423    22.563    si_ad_change_buffer[428]_i_4_n_0
    SLICE_X104Y85        LUT5 (Prop_lut5_I4_O)        0.124    22.687 r  si_ad_change_buffer[428]_i_1/O
                         net (fo=1, routed)           0.000    22.687    si_ad_change_buffer[428]_i_1_n_0
    SLICE_X104Y85        FDRE                                         r  si_ad_change_buffer_reg[428]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.723    22.912    clk_out1
    SLICE_X104Y85        FDRE                                         r  si_ad_change_buffer_reg[428]/C
                         clock pessimism             -0.507    22.405    
                         clock uncertainty           -0.173    22.232    
    SLICE_X104Y85        FDRE (Setup_fdre_C_D)        0.079    22.311    si_ad_change_buffer_reg[428]
  -------------------------------------------------------------------
                         required time                         22.311    
                         arrival time                         -22.687    
  -------------------------------------------------------------------
                         slack                                 -0.376    

Slack (VIOLATED) :        -0.376ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[696]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.145ns  (logic 7.666ns (30.487%)  route 17.479ns (69.513%))
  Logic Levels:           27  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.254ns = ( 22.746 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 r  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.156    11.466    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.768 r  si_ad_change_buffer[799]_i_364/O
                         net (fo=67, routed)          1.290    13.058    si_ad_change_buffer[799]_i_364_n_0
    SLICE_X74Y109        LUT5 (Prop_lut5_I1_O)        0.152    13.210 r  si_ad_change_buffer[6]_i_23/O
                         net (fo=128, routed)         1.568    14.778    si_ad_change_buffer[6]_i_23_n_0
    SLICE_X85Y111        LUT5 (Prop_lut5_I1_O)        0.376    15.154 r  si_ad_change_buffer[799]_i_857/O
                         net (fo=4, routed)           1.404    16.558    si_ad_change_buffer[799]_i_857_n_0
    SLICE_X98Y112        LUT6 (Prop_lut6_I1_O)        0.332    16.890 r  si_ad_change_buffer[704]_i_31/O
                         net (fo=4, routed)           1.039    17.928    si_ad_change_buffer[704]_i_31_n_0
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    18.052 r  si_ad_change_buffer[704]_i_26/O
                         net (fo=4, routed)           0.668    18.721    si_ad_change_buffer[704]_i_26_n_0
    SLICE_X101Y123       LUT6 (Prop_lut6_I1_O)        0.124    18.845 r  si_ad_change_buffer[696]_i_24/O
                         net (fo=4, routed)           1.292    20.137    si_ad_change_buffer[696]_i_24_n_0
    SLICE_X107Y129       LUT6 (Prop_lut6_I0_O)        0.124    20.261 r  si_ad_change_buffer[696]_i_15/O
                         net (fo=1, routed)           0.637    20.897    ROTATE_RIGHT02_in[696]
    SLICE_X107Y130       LUT2 (Prop_lut2_I1_O)        0.149    21.046 r  si_ad_change_buffer[696]_i_8/O
                         net (fo=1, routed)           0.476    21.522    ROTATE_RIGHT4_out[696]
    SLICE_X115Y129       LUT6 (Prop_lut6_I0_O)        0.332    21.854 r  si_ad_change_buffer[696]_i_4/O
                         net (fo=1, routed)           0.494    22.348    si_ad_change_buffer[696]_i_4_n_0
    SLICE_X118Y129       LUT5 (Prop_lut5_I4_O)        0.124    22.472 r  si_ad_change_buffer[696]_i_1/O
                         net (fo=1, routed)           0.000    22.472    si_ad_change_buffer[696]_i_1_n_0
    SLICE_X118Y129       FDRE                                         r  si_ad_change_buffer_reg[696]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.556    22.746    clk_out1
    SLICE_X118Y129       FDRE                                         r  si_ad_change_buffer_reg[696]/C
                         clock pessimism             -0.507    22.238    
                         clock uncertainty           -0.173    22.065    
    SLICE_X118Y129       FDRE (Setup_fdre_C_D)        0.031    22.096    si_ad_change_buffer_reg[696]
  -------------------------------------------------------------------
                         required time                         22.096    
                         arrival time                         -22.472    
  -------------------------------------------------------------------
                         slack                                 -0.376    

Slack (VIOLATED) :        -0.373ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[426]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.306ns  (logic 7.179ns (28.369%)  route 18.127ns (71.631%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=1 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 22.911 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 r  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.156    11.466    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.768 r  si_ad_change_buffer[799]_i_364/O
                         net (fo=67, routed)          1.056    12.824    si_ad_change_buffer[799]_i_364_n_0
    SLICE_X82Y109        LUT5 (Prop_lut5_I1_O)        0.150    12.974 r  si_ad_change_buffer[384]_i_220/O
                         net (fo=128, routed)         1.545    14.519    si_ad_change_buffer[384]_i_220_n_0
    SLICE_X89Y112        LUT4 (Prop_lut4_I1_O)        0.332    14.851 r  si_ad_change_buffer[520]_i_29/O
                         net (fo=2, routed)           1.285    16.136    si_ad_change_buffer[520]_i_29_n_0
    SLICE_X70Y111        LUT5 (Prop_lut5_I2_O)        0.124    16.260 r  si_ad_change_buffer[456]_i_27/O
                         net (fo=4, routed)           1.600    17.861    si_ad_change_buffer[456]_i_27_n_0
    SLICE_X91Y106        LUT6 (Prop_lut6_I3_O)        0.124    17.985 r  si_ad_change_buffer[440]_i_23/O
                         net (fo=4, routed)           0.729    18.713    si_ad_change_buffer[440]_i_23_n_0
    SLICE_X86Y101        LUT6 (Prop_lut6_I5_O)        0.124    18.837 r  si_ad_change_buffer[428]_i_19/O
                         net (fo=4, routed)           1.398    20.236    si_ad_change_buffer[428]_i_19_n_0
    SLICE_X98Y100        LUT6 (Prop_lut6_I1_O)        0.124    20.360 r  si_ad_change_buffer[426]_i_13/O
                         net (fo=1, routed)           0.171    20.531    ROTATE_RIGHT02_in[426]
    SLICE_X98Y100        LUT4 (Prop_lut4_I3_O)        0.124    20.655 r  si_ad_change_buffer[426]_i_7/O
                         net (fo=1, routed)           1.038    21.693    ROTATE_RIGHT4_out[426]
    SLICE_X107Y92        LUT6 (Prop_lut6_I0_O)        0.124    21.817 r  si_ad_change_buffer[426]_i_4/O
                         net (fo=1, routed)           0.692    22.509    si_ad_change_buffer[426]_i_4_n_0
    SLICE_X107Y84        LUT5 (Prop_lut5_I4_O)        0.124    22.633 r  si_ad_change_buffer[426]_i_1/O
                         net (fo=1, routed)           0.000    22.633    si_ad_change_buffer[426]_i_1_n_0
    SLICE_X107Y84        FDRE                                         r  si_ad_change_buffer_reg[426]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.722    22.911    clk_out1
    SLICE_X107Y84        FDRE                                         r  si_ad_change_buffer_reg[426]/C
                         clock pessimism             -0.507    22.404    
                         clock uncertainty           -0.173    22.231    
    SLICE_X107Y84        FDRE (Setup_fdre_C_D)        0.029    22.260    si_ad_change_buffer_reg[426]
  -------------------------------------------------------------------
                         required time                         22.260    
                         arrival time                         -22.633    
  -------------------------------------------------------------------
                         slack                                 -0.373    

Slack (VIOLATED) :        -0.352ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[256]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.296ns  (logic 7.049ns (27.866%)  route 18.247ns (72.134%))
  Logic Levels:           26  (CARRY4=8 LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=9)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 22.872 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 f  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.152    11.461    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y114        LUT6 (Prop_lut6_I5_O)        0.302    11.763 f  si_ad_change_buffer[793]_i_33/O
                         net (fo=128, routed)         1.658    13.421    si_ad_change_buffer[793]_i_33_n_0
    SLICE_X71Y129        LUT4 (Prop_lut4_I3_O)        0.150    13.571 r  si_ad_change_buffer[363]_i_31/O
                         net (fo=2, routed)           0.973    14.544    si_ad_change_buffer[363]_i_31_n_0
    SLICE_X69Y130        LUT6 (Prop_lut6_I0_O)        0.326    14.870 r  si_ad_change_buffer[299]_i_27/O
                         net (fo=4, routed)           1.389    16.259    si_ad_change_buffer[299]_i_27_n_0
    SLICE_X59Y129        LUT6 (Prop_lut6_I3_O)        0.124    16.383 r  si_ad_change_buffer[267]_i_27/O
                         net (fo=4, routed)           0.840    17.223    si_ad_change_buffer[267]_i_27_n_0
    SLICE_X56Y129        LUT6 (Prop_lut6_I3_O)        0.124    17.347 r  si_ad_change_buffer[259]_i_23/O
                         net (fo=4, routed)           1.556    18.903    si_ad_change_buffer[259]_i_23_n_0
    SLICE_X56Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.027 r  si_ad_change_buffer[256]_i_15/O
                         net (fo=1, routed)           1.306    20.333    ROTATE_RIGHT03_in[256]
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.124    20.457 r  si_ad_change_buffer[256]_i_8/O
                         net (fo=1, routed)           1.400    21.857    ROTATE_RIGHT4_out[256]
    SLICE_X75Y76         LUT6 (Prop_lut6_I2_O)        0.124    21.981 r  si_ad_change_buffer[256]_i_4/O
                         net (fo=1, routed)           0.518    22.499    si_ad_change_buffer[256]_i_4_n_0
    SLICE_X76Y72         LUT6 (Prop_lut6_I5_O)        0.124    22.623 r  si_ad_change_buffer[256]_i_1/O
                         net (fo=1, routed)           0.000    22.623    si_ad_change_buffer[256]_i_1_n_0
    SLICE_X76Y72         FDRE                                         r  si_ad_change_buffer_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.683    22.872    clk_out1
    SLICE_X76Y72         FDRE                                         r  si_ad_change_buffer_reg[256]/C
                         clock pessimism             -0.507    22.365    
                         clock uncertainty           -0.173    22.192    
    SLICE_X76Y72         FDRE (Setup_fdre_C_D)        0.079    22.271    si_ad_change_buffer_reg[256]
  -------------------------------------------------------------------
                         required time                         22.271    
                         arrival time                         -22.623    
  -------------------------------------------------------------------
                         slack                                 -0.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 si_ad_calc_picture_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_picture_reg[2]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.573%)  route 0.183ns (56.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.442ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.582    -0.666    clk_out1
    SLICE_X53Y135        FDRE                                         r  si_ad_calc_picture_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.525 r  si_ad_calc_picture_reg[5]/Q
                         net (fo=3, routed)           0.183    -0.342    si_ad_calc_picture[5]
    SLICE_X54Y136        FDRE                                         r  si_ad_value_picture_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.851    -0.442    clk_out1
    SLICE_X54Y136        FDRE                                         r  si_ad_value_picture_reg[2]__0/C
                         clock pessimism             -0.189    -0.631    
    SLICE_X54Y136        FDRE (Hold_fdre_C_D)         0.066    -0.565    si_ad_value_picture_reg[2]__0
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[143]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[143]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.797%)  route 0.167ns (54.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.643    -0.604    clk_out1
    SLICE_X53Y79         FDRE                                         r  si_ad_change_buffer_reg[143]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  si_ad_change_buffer_reg[143]/Q
                         net (fo=1, routed)           0.167    -0.296    si_ad_change_buffer_reg_n_0_[143]
    SLICE_X53Y77         FDRE                                         r  mem_dina_reg[143]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.913    -0.380    clk_out1
    SLICE_X53Y77         FDRE                                         r  mem_dina_reg[143]/C
                         clock pessimism             -0.212    -0.592    
    SLICE_X53Y77         FDRE (Hold_fdre_C_D)         0.072    -0.520    mem_dina_reg[143]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.377ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.642    -0.605    clk_out1
    SLICE_X45Y78         FDRE                                         r  si_ad_change_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  si_ad_change_buffer_reg[5]/Q
                         net (fo=1, routed)           0.164    -0.300    si_ad_change_buffer_reg_n_0_[5]
    SLICE_X45Y79         FDRE                                         r  mem_dina_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.916    -0.377    clk_out1
    SLICE_X45Y79         FDRE                                         r  mem_dina_reg[5]/C
                         clock pessimism             -0.213    -0.590    
    SLICE_X45Y79         FDRE (Hold_fdre_C_D)         0.066    -0.524    mem_dina_reg[5]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.642    -0.605    clk_out1
    SLICE_X47Y72         FDRE                                         r  si_ad_change_buffer_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  si_ad_change_buffer_reg[87]/Q
                         net (fo=1, routed)           0.155    -0.309    si_ad_change_buffer_reg_n_0_[87]
    SLICE_X48Y72         FDRE                                         r  mem_dina_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.913    -0.380    clk_out1
    SLICE_X48Y72         FDRE                                         r  mem_dina_reg[87]/C
                         clock pessimism             -0.212    -0.592    
    SLICE_X48Y72         FDRE (Hold_fdre_C_D)         0.059    -0.533    mem_dina_reg[87]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.252%)  route 0.178ns (55.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.642    -0.605    clk_out1
    SLICE_X45Y78         FDRE                                         r  si_ad_change_buffer_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  si_ad_change_buffer_reg[80]/Q
                         net (fo=1, routed)           0.178    -0.287    si_ad_change_buffer_reg_n_0_[80]
    SLICE_X42Y77         FDRE                                         r  mem_dina_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.914    -0.379    clk_out1
    SLICE_X42Y77         FDRE                                         r  mem_dina_reg[80]/C
                         clock pessimism             -0.192    -0.571    
    SLICE_X42Y77         FDRE (Hold_fdre_C_D)         0.060    -0.511    mem_dina_reg[80]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga0/vid_screen_v_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_addrb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.110%)  route 0.170ns (50.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.674    -0.573    vga0/clk_out1
    SLICE_X144Y76        FDSE                                         r  vga0/vid_screen_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y76        FDSE (Prop_fdse_C_Q)         0.164    -0.409 r  vga0/vid_screen_v_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.239    vid_screen_v[2]
    SLICE_X143Y76        FDRE                                         r  mem_addrb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.946    -0.347    clk_out1
    SLICE_X143Y76        FDRE                                         r  mem_addrb_reg[2]/C
                         clock pessimism             -0.192    -0.539    
    SLICE_X143Y76        FDRE (Hold_fdre_C_D)         0.075    -0.464    mem_addrb_reg[2]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.046%)  route 0.187ns (56.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.676    -0.571    clk_out1
    SLICE_X34Y79         FDRE                                         r  si_ad_change_buffer_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  si_ad_change_buffer_reg[53]/Q
                         net (fo=1, routed)           0.187    -0.244    si_ad_change_buffer_reg_n_0_[53]
    SLICE_X37Y81         FDRE                                         r  mem_dina_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.950    -0.343    clk_out1
    SLICE_X37Y81         FDRE                                         r  mem_dina_reg[53]/C
                         clock pessimism             -0.192    -0.535    
    SLICE_X37Y81         FDRE (Hold_fdre_C_D)         0.066    -0.469    mem_dina_reg[53]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.028%)  route 0.179ns (55.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.373ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.647    -0.600    clk_out1
    SLICE_X43Y83         FDRE                                         r  si_ad_change_buffer_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  si_ad_change_buffer_reg[58]/Q
                         net (fo=1, routed)           0.179    -0.280    si_ad_change_buffer_reg_n_0_[58]
    SLICE_X44Y83         FDRE                                         r  mem_dina_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.920    -0.373    clk_out1
    SLICE_X44Y83         FDRE                                         r  mem_dina_reg[58]/C
                         clock pessimism             -0.192    -0.565    
    SLICE_X44Y83         FDRE (Hold_fdre_C_D)         0.059    -0.506    mem_dina_reg[58]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.028%)  route 0.179ns (55.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.642    -0.605    clk_out1
    SLICE_X43Y71         FDRE                                         r  si_ad_change_buffer_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  si_ad_change_buffer_reg[82]/Q
                         net (fo=1, routed)           0.179    -0.285    si_ad_change_buffer_reg_n_0_[82]
    SLICE_X44Y71         FDRE                                         r  mem_dina_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.915    -0.378    clk_out1
    SLICE_X44Y71         FDRE                                         r  mem_dina_reg[82]/C
                         clock pessimism             -0.192    -0.570    
    SLICE_X44Y71         FDRE (Hold_fdre_C_D)         0.059    -0.511    mem_dina_reg[82]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.107%)  route 0.170ns (50.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.676    -0.571    clk_out1
    SLICE_X36Y81         FDRE                                         r  si_ad_change_buffer_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  si_ad_change_buffer_reg[60]/Q
                         net (fo=1, routed)           0.170    -0.237    si_ad_change_buffer_reg_n_0_[60]
    SLICE_X39Y81         FDRE                                         r  mem_dina_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.949    -0.344    clk_out1
    SLICE_X39Y81         FDRE                                         r  mem_dina_reg[60]/C
                         clock pessimism             -0.192    -0.536    
    SLICE_X39Y81         FDRE (Hold_fdre_C_D)         0.072    -0.464    mem_dina_reg[60]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { pll0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         25.000      21.000     XADC_X0Y0        xadc/U0/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y18     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y18     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X5Y14     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X5Y14     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X6Y13     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X6Y13     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X7Y16     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X7Y16     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X6Y17     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2   pll0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X133Y115   si_ad_change_buffer_reg[624]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X129Y115   si_ad_change_buffer_reg[625]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X132Y115   si_ad_change_buffer_reg[626]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X131Y116   si_ad_change_buffer_reg[627]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X131Y117   si_ad_change_buffer_reg[628]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X130Y116   si_ad_change_buffer_reg[629]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X131Y116   si_ad_change_buffer_reg[630]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X131Y115   si_ad_change_buffer_reg[631]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X141Y74    FSM_onehot_si_state_frame_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X141Y74    FSM_onehot_si_state_frame_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X141Y74    FSM_onehot_si_state_frame_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X141Y74    FSM_onehot_si_state_frame_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X141Y74    FSM_onehot_si_state_frame_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X135Y142   LED_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X131Y113   si_ad_change_buffer_reg[614]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X131Y113   si_ad_change_buffer_reg[614]/C



---------------------------------------------------------------------------------------------------
From Clock:  FeedbackClkOut
  To Clock:  FeedbackClkOut

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       21.826ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FeedbackClkOut
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I               n/a            3.174         25.000      21.826     BUFR_X1Y8        rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/O }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkInX5
  To Clock:  PixelClkInX5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkInX5
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y148    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y147    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y140    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y139    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y136    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y135    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y134    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y133    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     BUFR/I              n/a            1.666         5.000       3.334      BUFR_X1Y9        rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/I
Min Period  n/a     BUFIO/I             n/a            1.666         5.000       3.334      BUFIO_X1Y9       rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.SerialClkBuffer/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 10.000 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y148  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y147  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y140  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y139  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y136  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y135  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y134  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y133  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pll0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   pll0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          105  Failing Endpoints,  Worst Slack       -0.464ns,  Total Violation      -14.930ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.464ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[436]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.441ns  (logic 7.179ns (28.218%)  route 18.262ns (71.782%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=1 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.098ns = ( 22.902 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 r  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.156    11.466    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.768 r  si_ad_change_buffer[799]_i_364/O
                         net (fo=67, routed)          1.056    12.824    si_ad_change_buffer[799]_i_364_n_0
    SLICE_X82Y109        LUT5 (Prop_lut5_I1_O)        0.150    12.974 r  si_ad_change_buffer[384]_i_220/O
                         net (fo=128, routed)         1.545    14.519    si_ad_change_buffer[384]_i_220_n_0
    SLICE_X89Y112        LUT4 (Prop_lut4_I1_O)        0.332    14.851 r  si_ad_change_buffer[520]_i_29/O
                         net (fo=2, routed)           1.285    16.136    si_ad_change_buffer[520]_i_29_n_0
    SLICE_X70Y111        LUT5 (Prop_lut5_I2_O)        0.124    16.260 r  si_ad_change_buffer[456]_i_27/O
                         net (fo=4, routed)           1.600    17.861    si_ad_change_buffer[456]_i_27_n_0
    SLICE_X91Y106        LUT6 (Prop_lut6_I3_O)        0.124    17.985 r  si_ad_change_buffer[440]_i_23/O
                         net (fo=4, routed)           0.874    18.858    si_ad_change_buffer[440]_i_23_n_0
    SLICE_X92Y101        LUT6 (Prop_lut6_I3_O)        0.124    18.982 r  si_ad_change_buffer[436]_i_19/O
                         net (fo=4, routed)           1.023    20.005    si_ad_change_buffer[436]_i_19_n_0
    SLICE_X94Y99         LUT6 (Prop_lut6_I0_O)        0.124    20.129 r  si_ad_change_buffer[436]_i_13/O
                         net (fo=1, routed)           0.793    20.922    ROTATE_RIGHT02_in[436]
    SLICE_X101Y98        LUT4 (Prop_lut4_I3_O)        0.124    21.046 r  si_ad_change_buffer[436]_i_7/O
                         net (fo=1, routed)           0.817    21.863    ROTATE_RIGHT4_out[436]
    SLICE_X102Y88        LUT6 (Prop_lut6_I0_O)        0.124    21.987 r  si_ad_change_buffer[436]_i_4/O
                         net (fo=1, routed)           0.658    22.645    si_ad_change_buffer[436]_i_4_n_0
    SLICE_X102Y82        LUT5 (Prop_lut5_I4_O)        0.124    22.769 r  si_ad_change_buffer[436]_i_1/O
                         net (fo=1, routed)           0.000    22.769    si_ad_change_buffer[436]_i_1_n_0
    SLICE_X102Y82        FDRE                                         r  si_ad_change_buffer_reg[436]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.713    22.902    clk_out1
    SLICE_X102Y82        FDRE                                         r  si_ad_change_buffer_reg[436]/C
                         clock pessimism             -0.507    22.395    
                         clock uncertainty           -0.167    22.228    
    SLICE_X102Y82        FDRE (Setup_fdre_C_D)        0.077    22.305    si_ad_change_buffer_reg[436]
  -------------------------------------------------------------------
                         required time                         22.305    
                         arrival time                         -22.769    
  -------------------------------------------------------------------
                         slack                                 -0.464    

Slack (VIOLATED) :        -0.428ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[447]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.370ns  (logic 7.179ns (28.298%)  route 18.191ns (71.702%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=1 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 22.914 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 r  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.156    11.466    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.768 r  si_ad_change_buffer[799]_i_364/O
                         net (fo=67, routed)          1.056    12.824    si_ad_change_buffer[799]_i_364_n_0
    SLICE_X82Y109        LUT5 (Prop_lut5_I1_O)        0.150    12.974 r  si_ad_change_buffer[384]_i_220/O
                         net (fo=128, routed)         1.545    14.519    si_ad_change_buffer[384]_i_220_n_0
    SLICE_X89Y112        LUT4 (Prop_lut4_I1_O)        0.332    14.851 r  si_ad_change_buffer[520]_i_29/O
                         net (fo=2, routed)           1.285    16.136    si_ad_change_buffer[520]_i_29_n_0
    SLICE_X70Y111        LUT5 (Prop_lut5_I2_O)        0.124    16.260 r  si_ad_change_buffer[456]_i_27/O
                         net (fo=4, routed)           1.673    17.933    si_ad_change_buffer[456]_i_27_n_0
    SLICE_X91Y103        LUT6 (Prop_lut6_I0_O)        0.124    18.057 r  si_ad_change_buffer[456]_i_23/O
                         net (fo=4, routed)           0.688    18.745    si_ad_change_buffer[456]_i_23_n_0
    SLICE_X91Y103        LUT6 (Prop_lut6_I1_O)        0.124    18.869 r  si_ad_change_buffer[448]_i_19/O
                         net (fo=4, routed)           1.455    20.325    si_ad_change_buffer[448]_i_19_n_0
    SLICE_X104Y99        LUT6 (Prop_lut6_I3_O)        0.124    20.449 r  si_ad_change_buffer[447]_i_13/O
                         net (fo=1, routed)           0.595    21.043    ROTATE_RIGHT02_in[447]
    SLICE_X106Y95        LUT4 (Prop_lut4_I3_O)        0.124    21.167 r  si_ad_change_buffer[447]_i_7/O
                         net (fo=1, routed)           0.880    22.048    ROTATE_RIGHT4_out[447]
    SLICE_X111Y88        LUT6 (Prop_lut6_I0_O)        0.124    22.172 r  si_ad_change_buffer[447]_i_4/O
                         net (fo=1, routed)           0.401    22.573    si_ad_change_buffer[447]_i_4_n_0
    SLICE_X111Y87        LUT5 (Prop_lut5_I4_O)        0.124    22.697 r  si_ad_change_buffer[447]_i_1/O
                         net (fo=1, routed)           0.000    22.697    si_ad_change_buffer[447]_i_1_n_0
    SLICE_X111Y87        FDRE                                         r  si_ad_change_buffer_reg[447]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.725    22.914    clk_out1
    SLICE_X111Y87        FDRE                                         r  si_ad_change_buffer_reg[447]/C
                         clock pessimism             -0.507    22.407    
                         clock uncertainty           -0.167    22.240    
    SLICE_X111Y87        FDRE (Setup_fdre_C_D)        0.029    22.269    si_ad_change_buffer_reg[447]
  -------------------------------------------------------------------
                         required time                         22.269    
                         arrival time                         -22.697    
  -------------------------------------------------------------------
                         slack                                 -0.428    

Slack (VIOLATED) :        -0.419ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[748]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.234ns  (logic 7.430ns (29.445%)  route 17.804ns (70.555%))
  Logic Levels:           27  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.264ns = ( 22.736 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 r  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.156    11.466    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.768 r  si_ad_change_buffer[799]_i_364/O
                         net (fo=67, routed)          1.291    13.058    si_ad_change_buffer[799]_i_364_n_0
    SLICE_X75Y108        LUT5 (Prop_lut5_I1_O)        0.124    13.182 r  si_ad_change_buffer[127]_i_86/O
                         net (fo=128, routed)         1.216    14.399    si_ad_change_buffer[127]_i_86_n_0
    SLICE_X82Y103        LUT5 (Prop_lut5_I1_O)        0.150    14.549 r  si_ad_change_buffer[799]_i_838/O
                         net (fo=3, routed)           1.142    15.691    si_ad_change_buffer[799]_i_838_n_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I1_O)        0.326    16.017 r  si_ad_change_buffer[749]_i_33/O
                         net (fo=4, routed)           1.127    17.143    si_ad_change_buffer[749]_i_33_n_0
    SLICE_X85Y117        LUT6 (Prop_lut6_I0_O)        0.124    17.267 r  si_ad_change_buffer[749]_i_28/O
                         net (fo=4, routed)           1.356    18.623    si_ad_change_buffer[749]_i_28_n_0
    SLICE_X92Y125        LUT6 (Prop_lut6_I0_O)        0.124    18.747 r  si_ad_change_buffer[749]_i_23/O
                         net (fo=4, routed)           0.972    19.720    si_ad_change_buffer[749]_i_23_n_0
    SLICE_X97Y126        LUT6 (Prop_lut6_I3_O)        0.124    19.844 r  si_ad_change_buffer[748]_i_15/O
                         net (fo=1, routed)           1.240    21.084    ROTATE_RIGHT02_in[748]
    SLICE_X96Y136        LUT2 (Prop_lut2_I1_O)        0.150    21.234 r  si_ad_change_buffer[748]_i_8/O
                         net (fo=1, routed)           0.497    21.731    ROTATE_RIGHT4_out[748]
    SLICE_X97Y136        LUT6 (Prop_lut6_I0_O)        0.355    22.086 r  si_ad_change_buffer[748]_i_4/O
                         net (fo=1, routed)           0.351    22.437    si_ad_change_buffer[748]_i_4_n_0
    SLICE_X96Y136        LUT5 (Prop_lut5_I4_O)        0.124    22.561 r  si_ad_change_buffer[748]_i_1/O
                         net (fo=1, routed)           0.000    22.561    si_ad_change_buffer[748]_i_1_n_0
    SLICE_X96Y136        FDRE                                         r  si_ad_change_buffer_reg[748]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.546    22.736    clk_out1
    SLICE_X96Y136        FDRE                                         r  si_ad_change_buffer_reg[748]/C
                         clock pessimism             -0.507    22.228    
                         clock uncertainty           -0.167    22.061    
    SLICE_X96Y136        FDRE (Setup_fdre_C_D)        0.081    22.142    si_ad_change_buffer_reg[748]
  -------------------------------------------------------------------
                         required time                         22.142    
                         arrival time                         -22.561    
  -------------------------------------------------------------------
                         slack                                 -0.419    

Slack (VIOLATED) :        -0.418ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.424ns  (logic 7.049ns (27.725%)  route 18.375ns (72.275%))
  Logic Levels:           26  (CARRY4=8 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 22.979 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 r  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.152    11.461    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y114        LUT6 (Prop_lut6_I5_O)        0.302    11.763 r  si_ad_change_buffer[793]_i_33/O
                         net (fo=128, routed)         1.928    13.691    si_ad_change_buffer[793]_i_33_n_0
    SLICE_X66Y132        LUT5 (Prop_lut5_I3_O)        0.148    13.839 r  si_ad_change_buffer[75]_i_35/O
                         net (fo=2, routed)           0.759    14.598    si_ad_change_buffer[75]_i_35_n_0
    SLICE_X63Y132        LUT6 (Prop_lut6_I5_O)        0.328    14.926 r  si_ad_change_buffer[75]_i_32/O
                         net (fo=4, routed)           1.011    15.937    si_ad_change_buffer[75]_i_32_n_0
    SLICE_X67Y131        LUT6 (Prop_lut6_I3_O)        0.124    16.061 r  si_ad_change_buffer[43]_i_25/O
                         net (fo=4, routed)           1.688    17.749    si_ad_change_buffer[43]_i_25_n_0
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.124    17.873 r  si_ad_change_buffer[31]_i_30/O
                         net (fo=4, routed)           1.321    19.193    si_ad_change_buffer[31]_i_30_n_0
    SLICE_X39Y125        LUT6 (Prop_lut6_I1_O)        0.124    19.317 r  si_ad_change_buffer[30]_i_15/O
                         net (fo=1, routed)           0.843    20.160    ROTATE_RIGHT03_in[30]
    SLICE_X39Y111        LUT6 (Prop_lut6_I5_O)        0.124    20.284 r  si_ad_change_buffer[30]_i_8/O
                         net (fo=1, routed)           1.588    21.873    ROTATE_RIGHT4_out[30]
    SLICE_X39Y85         LUT6 (Prop_lut6_I2_O)        0.124    21.997 r  si_ad_change_buffer[30]_i_4/O
                         net (fo=1, routed)           0.631    22.628    si_ad_change_buffer[30]_i_4_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I5_O)        0.124    22.752 r  si_ad_change_buffer[30]_i_1/O
                         net (fo=1, routed)           0.000    22.752    si_ad_change_buffer[30]_i_1_n_0
    SLICE_X38Y79         FDRE                                         r  si_ad_change_buffer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.790    22.979    clk_out1
    SLICE_X38Y79         FDRE                                         r  si_ad_change_buffer_reg[30]/C
                         clock pessimism             -0.507    22.472    
                         clock uncertainty           -0.167    22.305    
    SLICE_X38Y79         FDRE (Setup_fdre_C_D)        0.029    22.334    si_ad_change_buffer_reg[30]
  -------------------------------------------------------------------
                         required time                         22.334    
                         arrival time                         -22.752    
  -------------------------------------------------------------------
                         slack                                 -0.418    

Slack (VIOLATED) :        -0.410ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[746]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.176ns  (logic 7.436ns (29.537%)  route 17.740ns (70.463%))
  Logic Levels:           27  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.264ns = ( 22.736 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 r  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.156    11.466    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.768 r  si_ad_change_buffer[799]_i_364/O
                         net (fo=67, routed)          1.142    12.910    si_ad_change_buffer[799]_i_364_n_0
    SLICE_X77Y108        LUT5 (Prop_lut5_I1_O)        0.124    13.034 r  si_ad_change_buffer[384]_i_224/O
                         net (fo=128, routed)         1.333    14.367    si_ad_change_buffer[384]_i_224_n_0
    SLICE_X81Y99         LUT5 (Prop_lut5_I1_O)        0.150    14.517 r  si_ad_change_buffer[799]_i_976/O
                         net (fo=3, routed)           0.861    15.377    si_ad_change_buffer[799]_i_976_n_0
    SLICE_X82Y99         LUT6 (Prop_lut6_I1_O)        0.332    15.709 r  si_ad_change_buffer[766]_i_39/O
                         net (fo=4, routed)           1.601    17.310    si_ad_change_buffer[766]_i_39_n_0
    SLICE_X87Y120        LUT6 (Prop_lut6_I3_O)        0.124    17.434 r  si_ad_change_buffer[750]_i_28/O
                         net (fo=4, routed)           1.232    18.666    si_ad_change_buffer[750]_i_28_n_0
    SLICE_X97Y120        LUT6 (Prop_lut6_I3_O)        0.124    18.790 r  si_ad_change_buffer[746]_i_23/O
                         net (fo=4, routed)           1.312    20.102    si_ad_change_buffer[746]_i_23_n_0
    SLICE_X97Y136        LUT6 (Prop_lut6_I0_O)        0.124    20.226 r  si_ad_change_buffer[746]_i_15/O
                         net (fo=1, routed)           0.658    20.884    ROTATE_RIGHT02_in[746]
    SLICE_X98Y136        LUT2 (Prop_lut2_I1_O)        0.150    21.034 r  si_ad_change_buffer[746]_i_8/O
                         net (fo=1, routed)           0.583    21.617    ROTATE_RIGHT4_out[746]
    SLICE_X99Y136        LUT6 (Prop_lut6_I0_O)        0.355    21.972 r  si_ad_change_buffer[746]_i_4/O
                         net (fo=1, routed)           0.407    22.379    si_ad_change_buffer[746]_i_4_n_0
    SLICE_X99Y136        LUT5 (Prop_lut5_I4_O)        0.124    22.503 r  si_ad_change_buffer[746]_i_1/O
                         net (fo=1, routed)           0.000    22.503    si_ad_change_buffer[746]_i_1_n_0
    SLICE_X99Y136        FDRE                                         r  si_ad_change_buffer_reg[746]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.546    22.736    clk_out1
    SLICE_X99Y136        FDRE                                         r  si_ad_change_buffer_reg[746]/C
                         clock pessimism             -0.507    22.228    
                         clock uncertainty           -0.167    22.061    
    SLICE_X99Y136        FDRE (Setup_fdre_C_D)        0.031    22.092    si_ad_change_buffer_reg[746]
  -------------------------------------------------------------------
                         required time                         22.092    
                         arrival time                         -22.503    
  -------------------------------------------------------------------
                         slack                                 -0.410    

Slack (VIOLATED) :        -0.379ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[446]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.371ns  (logic 7.179ns (28.296%)  route 18.192ns (71.704%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=1 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 22.916 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 r  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.156    11.466    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.768 r  si_ad_change_buffer[799]_i_364/O
                         net (fo=67, routed)          1.056    12.824    si_ad_change_buffer[799]_i_364_n_0
    SLICE_X82Y109        LUT5 (Prop_lut5_I1_O)        0.150    12.974 r  si_ad_change_buffer[384]_i_220/O
                         net (fo=128, routed)         1.545    14.519    si_ad_change_buffer[384]_i_220_n_0
    SLICE_X89Y112        LUT4 (Prop_lut4_I1_O)        0.332    14.851 r  si_ad_change_buffer[520]_i_29/O
                         net (fo=2, routed)           1.285    16.136    si_ad_change_buffer[520]_i_29_n_0
    SLICE_X70Y111        LUT5 (Prop_lut5_I2_O)        0.124    16.260 r  si_ad_change_buffer[456]_i_27/O
                         net (fo=4, routed)           1.673    17.933    si_ad_change_buffer[456]_i_27_n_0
    SLICE_X91Y103        LUT6 (Prop_lut6_I0_O)        0.124    18.057 r  si_ad_change_buffer[456]_i_23/O
                         net (fo=4, routed)           0.688    18.745    si_ad_change_buffer[456]_i_23_n_0
    SLICE_X91Y103        LUT6 (Prop_lut6_I1_O)        0.124    18.869 r  si_ad_change_buffer[448]_i_19/O
                         net (fo=4, routed)           1.343    20.212    si_ad_change_buffer[448]_i_19_n_0
    SLICE_X102Y100       LUT6 (Prop_lut6_I1_O)        0.124    20.336 r  si_ad_change_buffer[446]_i_13/O
                         net (fo=1, routed)           0.872    21.208    ROTATE_RIGHT02_in[446]
    SLICE_X105Y94        LUT4 (Prop_lut4_I3_O)        0.124    21.332 r  si_ad_change_buffer[446]_i_7/O
                         net (fo=1, routed)           0.622    21.954    ROTATE_RIGHT4_out[446]
    SLICE_X108Y89        LUT6 (Prop_lut6_I0_O)        0.124    22.078 r  si_ad_change_buffer[446]_i_4/O
                         net (fo=1, routed)           0.496    22.574    si_ad_change_buffer[446]_i_4_n_0
    SLICE_X108Y89        LUT5 (Prop_lut5_I4_O)        0.124    22.698 r  si_ad_change_buffer[446]_i_1/O
                         net (fo=1, routed)           0.000    22.698    si_ad_change_buffer[446]_i_1_n_0
    SLICE_X108Y89        FDRE                                         r  si_ad_change_buffer_reg[446]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.727    22.916    clk_out1
    SLICE_X108Y89        FDRE                                         r  si_ad_change_buffer_reg[446]/C
                         clock pessimism             -0.507    22.409    
                         clock uncertainty           -0.167    22.242    
    SLICE_X108Y89        FDRE (Setup_fdre_C_D)        0.077    22.319    si_ad_change_buffer_reg[446]
  -------------------------------------------------------------------
                         required time                         22.319    
                         arrival time                         -22.698    
  -------------------------------------------------------------------
                         slack                                 -0.379    

Slack (VIOLATED) :        -0.370ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[428]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.360ns  (logic 7.179ns (28.309%)  route 18.181ns (71.691%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=1 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 22.912 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 r  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.156    11.466    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.768 r  si_ad_change_buffer[799]_i_364/O
                         net (fo=67, routed)          1.056    12.824    si_ad_change_buffer[799]_i_364_n_0
    SLICE_X82Y109        LUT5 (Prop_lut5_I1_O)        0.150    12.974 r  si_ad_change_buffer[384]_i_220/O
                         net (fo=128, routed)         1.545    14.519    si_ad_change_buffer[384]_i_220_n_0
    SLICE_X89Y112        LUT4 (Prop_lut4_I1_O)        0.332    14.851 r  si_ad_change_buffer[520]_i_29/O
                         net (fo=2, routed)           1.285    16.136    si_ad_change_buffer[520]_i_29_n_0
    SLICE_X70Y111        LUT5 (Prop_lut5_I2_O)        0.124    16.260 r  si_ad_change_buffer[456]_i_27/O
                         net (fo=4, routed)           1.600    17.861    si_ad_change_buffer[456]_i_27_n_0
    SLICE_X91Y106        LUT6 (Prop_lut6_I3_O)        0.124    17.985 r  si_ad_change_buffer[440]_i_23/O
                         net (fo=4, routed)           0.729    18.713    si_ad_change_buffer[440]_i_23_n_0
    SLICE_X86Y101        LUT6 (Prop_lut6_I5_O)        0.124    18.837 r  si_ad_change_buffer[428]_i_19/O
                         net (fo=4, routed)           1.444    20.281    si_ad_change_buffer[428]_i_19_n_0
    SLICE_X98Y98         LUT6 (Prop_lut6_I0_O)        0.124    20.405 r  si_ad_change_buffer[428]_i_13/O
                         net (fo=1, routed)           0.678    21.083    ROTATE_RIGHT02_in[428]
    SLICE_X98Y94         LUT4 (Prop_lut4_I3_O)        0.124    21.207 r  si_ad_change_buffer[428]_i_7/O
                         net (fo=1, routed)           0.808    22.016    ROTATE_RIGHT4_out[428]
    SLICE_X104Y86        LUT6 (Prop_lut6_I0_O)        0.124    22.140 r  si_ad_change_buffer[428]_i_4/O
                         net (fo=1, routed)           0.423    22.563    si_ad_change_buffer[428]_i_4_n_0
    SLICE_X104Y85        LUT5 (Prop_lut5_I4_O)        0.124    22.687 r  si_ad_change_buffer[428]_i_1/O
                         net (fo=1, routed)           0.000    22.687    si_ad_change_buffer[428]_i_1_n_0
    SLICE_X104Y85        FDRE                                         r  si_ad_change_buffer_reg[428]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.723    22.912    clk_out1
    SLICE_X104Y85        FDRE                                         r  si_ad_change_buffer_reg[428]/C
                         clock pessimism             -0.507    22.405    
                         clock uncertainty           -0.167    22.238    
    SLICE_X104Y85        FDRE (Setup_fdre_C_D)        0.079    22.317    si_ad_change_buffer_reg[428]
  -------------------------------------------------------------------
                         required time                         22.317    
                         arrival time                         -22.687    
  -------------------------------------------------------------------
                         slack                                 -0.370    

Slack (VIOLATED) :        -0.370ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[696]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.145ns  (logic 7.666ns (30.487%)  route 17.479ns (69.513%))
  Logic Levels:           27  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.254ns = ( 22.746 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 r  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.156    11.466    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.768 r  si_ad_change_buffer[799]_i_364/O
                         net (fo=67, routed)          1.290    13.058    si_ad_change_buffer[799]_i_364_n_0
    SLICE_X74Y109        LUT5 (Prop_lut5_I1_O)        0.152    13.210 r  si_ad_change_buffer[6]_i_23/O
                         net (fo=128, routed)         1.568    14.778    si_ad_change_buffer[6]_i_23_n_0
    SLICE_X85Y111        LUT5 (Prop_lut5_I1_O)        0.376    15.154 r  si_ad_change_buffer[799]_i_857/O
                         net (fo=4, routed)           1.404    16.558    si_ad_change_buffer[799]_i_857_n_0
    SLICE_X98Y112        LUT6 (Prop_lut6_I1_O)        0.332    16.890 r  si_ad_change_buffer[704]_i_31/O
                         net (fo=4, routed)           1.039    17.928    si_ad_change_buffer[704]_i_31_n_0
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    18.052 r  si_ad_change_buffer[704]_i_26/O
                         net (fo=4, routed)           0.668    18.721    si_ad_change_buffer[704]_i_26_n_0
    SLICE_X101Y123       LUT6 (Prop_lut6_I1_O)        0.124    18.845 r  si_ad_change_buffer[696]_i_24/O
                         net (fo=4, routed)           1.292    20.137    si_ad_change_buffer[696]_i_24_n_0
    SLICE_X107Y129       LUT6 (Prop_lut6_I0_O)        0.124    20.261 r  si_ad_change_buffer[696]_i_15/O
                         net (fo=1, routed)           0.637    20.897    ROTATE_RIGHT02_in[696]
    SLICE_X107Y130       LUT2 (Prop_lut2_I1_O)        0.149    21.046 r  si_ad_change_buffer[696]_i_8/O
                         net (fo=1, routed)           0.476    21.522    ROTATE_RIGHT4_out[696]
    SLICE_X115Y129       LUT6 (Prop_lut6_I0_O)        0.332    21.854 r  si_ad_change_buffer[696]_i_4/O
                         net (fo=1, routed)           0.494    22.348    si_ad_change_buffer[696]_i_4_n_0
    SLICE_X118Y129       LUT5 (Prop_lut5_I4_O)        0.124    22.472 r  si_ad_change_buffer[696]_i_1/O
                         net (fo=1, routed)           0.000    22.472    si_ad_change_buffer[696]_i_1_n_0
    SLICE_X118Y129       FDRE                                         r  si_ad_change_buffer_reg[696]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.556    22.746    clk_out1
    SLICE_X118Y129       FDRE                                         r  si_ad_change_buffer_reg[696]/C
                         clock pessimism             -0.507    22.238    
                         clock uncertainty           -0.167    22.071    
    SLICE_X118Y129       FDRE (Setup_fdre_C_D)        0.031    22.102    si_ad_change_buffer_reg[696]
  -------------------------------------------------------------------
                         required time                         22.102    
                         arrival time                         -22.472    
  -------------------------------------------------------------------
                         slack                                 -0.370    

Slack (VIOLATED) :        -0.367ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[426]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.306ns  (logic 7.179ns (28.369%)  route 18.127ns (71.631%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=1 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 22.911 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 r  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.156    11.466    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.768 r  si_ad_change_buffer[799]_i_364/O
                         net (fo=67, routed)          1.056    12.824    si_ad_change_buffer[799]_i_364_n_0
    SLICE_X82Y109        LUT5 (Prop_lut5_I1_O)        0.150    12.974 r  si_ad_change_buffer[384]_i_220/O
                         net (fo=128, routed)         1.545    14.519    si_ad_change_buffer[384]_i_220_n_0
    SLICE_X89Y112        LUT4 (Prop_lut4_I1_O)        0.332    14.851 r  si_ad_change_buffer[520]_i_29/O
                         net (fo=2, routed)           1.285    16.136    si_ad_change_buffer[520]_i_29_n_0
    SLICE_X70Y111        LUT5 (Prop_lut5_I2_O)        0.124    16.260 r  si_ad_change_buffer[456]_i_27/O
                         net (fo=4, routed)           1.600    17.861    si_ad_change_buffer[456]_i_27_n_0
    SLICE_X91Y106        LUT6 (Prop_lut6_I3_O)        0.124    17.985 r  si_ad_change_buffer[440]_i_23/O
                         net (fo=4, routed)           0.729    18.713    si_ad_change_buffer[440]_i_23_n_0
    SLICE_X86Y101        LUT6 (Prop_lut6_I5_O)        0.124    18.837 r  si_ad_change_buffer[428]_i_19/O
                         net (fo=4, routed)           1.398    20.236    si_ad_change_buffer[428]_i_19_n_0
    SLICE_X98Y100        LUT6 (Prop_lut6_I1_O)        0.124    20.360 r  si_ad_change_buffer[426]_i_13/O
                         net (fo=1, routed)           0.171    20.531    ROTATE_RIGHT02_in[426]
    SLICE_X98Y100        LUT4 (Prop_lut4_I3_O)        0.124    20.655 r  si_ad_change_buffer[426]_i_7/O
                         net (fo=1, routed)           1.038    21.693    ROTATE_RIGHT4_out[426]
    SLICE_X107Y92        LUT6 (Prop_lut6_I0_O)        0.124    21.817 r  si_ad_change_buffer[426]_i_4/O
                         net (fo=1, routed)           0.692    22.509    si_ad_change_buffer[426]_i_4_n_0
    SLICE_X107Y84        LUT5 (Prop_lut5_I4_O)        0.124    22.633 r  si_ad_change_buffer[426]_i_1/O
                         net (fo=1, routed)           0.000    22.633    si_ad_change_buffer[426]_i_1_n_0
    SLICE_X107Y84        FDRE                                         r  si_ad_change_buffer_reg[426]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.722    22.911    clk_out1
    SLICE_X107Y84        FDRE                                         r  si_ad_change_buffer_reg[426]/C
                         clock pessimism             -0.507    22.404    
                         clock uncertainty           -0.167    22.237    
    SLICE_X107Y84        FDRE (Setup_fdre_C_D)        0.029    22.266    si_ad_change_buffer_reg[426]
  -------------------------------------------------------------------
                         required time                         22.266    
                         arrival time                         -22.633    
  -------------------------------------------------------------------
                         slack                                 -0.367    

Slack (VIOLATED) :        -0.346ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[256]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.296ns  (logic 7.049ns (27.866%)  route 18.247ns (72.134%))
  Logic Levels:           26  (CARRY4=8 LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=9)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 22.872 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 f  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.152    11.461    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y114        LUT6 (Prop_lut6_I5_O)        0.302    11.763 f  si_ad_change_buffer[793]_i_33/O
                         net (fo=128, routed)         1.658    13.421    si_ad_change_buffer[793]_i_33_n_0
    SLICE_X71Y129        LUT4 (Prop_lut4_I3_O)        0.150    13.571 r  si_ad_change_buffer[363]_i_31/O
                         net (fo=2, routed)           0.973    14.544    si_ad_change_buffer[363]_i_31_n_0
    SLICE_X69Y130        LUT6 (Prop_lut6_I0_O)        0.326    14.870 r  si_ad_change_buffer[299]_i_27/O
                         net (fo=4, routed)           1.389    16.259    si_ad_change_buffer[299]_i_27_n_0
    SLICE_X59Y129        LUT6 (Prop_lut6_I3_O)        0.124    16.383 r  si_ad_change_buffer[267]_i_27/O
                         net (fo=4, routed)           0.840    17.223    si_ad_change_buffer[267]_i_27_n_0
    SLICE_X56Y129        LUT6 (Prop_lut6_I3_O)        0.124    17.347 r  si_ad_change_buffer[259]_i_23/O
                         net (fo=4, routed)           1.556    18.903    si_ad_change_buffer[259]_i_23_n_0
    SLICE_X56Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.027 r  si_ad_change_buffer[256]_i_15/O
                         net (fo=1, routed)           1.306    20.333    ROTATE_RIGHT03_in[256]
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.124    20.457 r  si_ad_change_buffer[256]_i_8/O
                         net (fo=1, routed)           1.400    21.857    ROTATE_RIGHT4_out[256]
    SLICE_X75Y76         LUT6 (Prop_lut6_I2_O)        0.124    21.981 r  si_ad_change_buffer[256]_i_4/O
                         net (fo=1, routed)           0.518    22.499    si_ad_change_buffer[256]_i_4_n_0
    SLICE_X76Y72         LUT6 (Prop_lut6_I5_O)        0.124    22.623 r  si_ad_change_buffer[256]_i_1/O
                         net (fo=1, routed)           0.000    22.623    si_ad_change_buffer[256]_i_1_n_0
    SLICE_X76Y72         FDRE                                         r  si_ad_change_buffer_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.683    22.872    clk_out1
    SLICE_X76Y72         FDRE                                         r  si_ad_change_buffer_reg[256]/C
                         clock pessimism             -0.507    22.365    
                         clock uncertainty           -0.167    22.198    
    SLICE_X76Y72         FDRE (Setup_fdre_C_D)        0.079    22.277    si_ad_change_buffer_reg[256]
  -------------------------------------------------------------------
                         required time                         22.277    
                         arrival time                         -22.623    
  -------------------------------------------------------------------
                         slack                                 -0.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 si_ad_calc_picture_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_picture_reg[2]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.573%)  route 0.183ns (56.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.442ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.582    -0.666    clk_out1
    SLICE_X53Y135        FDRE                                         r  si_ad_calc_picture_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.525 r  si_ad_calc_picture_reg[5]/Q
                         net (fo=3, routed)           0.183    -0.342    si_ad_calc_picture[5]
    SLICE_X54Y136        FDRE                                         r  si_ad_value_picture_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.851    -0.442    clk_out1
    SLICE_X54Y136        FDRE                                         r  si_ad_value_picture_reg[2]__0/C
                         clock pessimism             -0.189    -0.631    
    SLICE_X54Y136        FDRE (Hold_fdre_C_D)         0.066    -0.565    si_ad_value_picture_reg[2]__0
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[143]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[143]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.797%)  route 0.167ns (54.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.643    -0.604    clk_out1
    SLICE_X53Y79         FDRE                                         r  si_ad_change_buffer_reg[143]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  si_ad_change_buffer_reg[143]/Q
                         net (fo=1, routed)           0.167    -0.296    si_ad_change_buffer_reg_n_0_[143]
    SLICE_X53Y77         FDRE                                         r  mem_dina_reg[143]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.913    -0.380    clk_out1
    SLICE_X53Y77         FDRE                                         r  mem_dina_reg[143]/C
                         clock pessimism             -0.212    -0.592    
    SLICE_X53Y77         FDRE (Hold_fdre_C_D)         0.072    -0.520    mem_dina_reg[143]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.377ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.642    -0.605    clk_out1
    SLICE_X45Y78         FDRE                                         r  si_ad_change_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  si_ad_change_buffer_reg[5]/Q
                         net (fo=1, routed)           0.164    -0.300    si_ad_change_buffer_reg_n_0_[5]
    SLICE_X45Y79         FDRE                                         r  mem_dina_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.916    -0.377    clk_out1
    SLICE_X45Y79         FDRE                                         r  mem_dina_reg[5]/C
                         clock pessimism             -0.213    -0.590    
    SLICE_X45Y79         FDRE (Hold_fdre_C_D)         0.066    -0.524    mem_dina_reg[5]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.642    -0.605    clk_out1
    SLICE_X47Y72         FDRE                                         r  si_ad_change_buffer_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  si_ad_change_buffer_reg[87]/Q
                         net (fo=1, routed)           0.155    -0.309    si_ad_change_buffer_reg_n_0_[87]
    SLICE_X48Y72         FDRE                                         r  mem_dina_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.913    -0.380    clk_out1
    SLICE_X48Y72         FDRE                                         r  mem_dina_reg[87]/C
                         clock pessimism             -0.212    -0.592    
    SLICE_X48Y72         FDRE (Hold_fdre_C_D)         0.059    -0.533    mem_dina_reg[87]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.252%)  route 0.178ns (55.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.642    -0.605    clk_out1
    SLICE_X45Y78         FDRE                                         r  si_ad_change_buffer_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  si_ad_change_buffer_reg[80]/Q
                         net (fo=1, routed)           0.178    -0.287    si_ad_change_buffer_reg_n_0_[80]
    SLICE_X42Y77         FDRE                                         r  mem_dina_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.914    -0.379    clk_out1
    SLICE_X42Y77         FDRE                                         r  mem_dina_reg[80]/C
                         clock pessimism             -0.192    -0.571    
    SLICE_X42Y77         FDRE (Hold_fdre_C_D)         0.060    -0.511    mem_dina_reg[80]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga0/vid_screen_v_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_addrb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.110%)  route 0.170ns (50.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.674    -0.573    vga0/clk_out1
    SLICE_X144Y76        FDSE                                         r  vga0/vid_screen_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y76        FDSE (Prop_fdse_C_Q)         0.164    -0.409 r  vga0/vid_screen_v_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.239    vid_screen_v[2]
    SLICE_X143Y76        FDRE                                         r  mem_addrb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.946    -0.347    clk_out1
    SLICE_X143Y76        FDRE                                         r  mem_addrb_reg[2]/C
                         clock pessimism             -0.192    -0.539    
    SLICE_X143Y76        FDRE (Hold_fdre_C_D)         0.075    -0.464    mem_addrb_reg[2]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.046%)  route 0.187ns (56.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.676    -0.571    clk_out1
    SLICE_X34Y79         FDRE                                         r  si_ad_change_buffer_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  si_ad_change_buffer_reg[53]/Q
                         net (fo=1, routed)           0.187    -0.244    si_ad_change_buffer_reg_n_0_[53]
    SLICE_X37Y81         FDRE                                         r  mem_dina_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.950    -0.343    clk_out1
    SLICE_X37Y81         FDRE                                         r  mem_dina_reg[53]/C
                         clock pessimism             -0.192    -0.535    
    SLICE_X37Y81         FDRE (Hold_fdre_C_D)         0.066    -0.469    mem_dina_reg[53]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.028%)  route 0.179ns (55.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.373ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.647    -0.600    clk_out1
    SLICE_X43Y83         FDRE                                         r  si_ad_change_buffer_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  si_ad_change_buffer_reg[58]/Q
                         net (fo=1, routed)           0.179    -0.280    si_ad_change_buffer_reg_n_0_[58]
    SLICE_X44Y83         FDRE                                         r  mem_dina_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.920    -0.373    clk_out1
    SLICE_X44Y83         FDRE                                         r  mem_dina_reg[58]/C
                         clock pessimism             -0.192    -0.565    
    SLICE_X44Y83         FDRE (Hold_fdre_C_D)         0.059    -0.506    mem_dina_reg[58]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.028%)  route 0.179ns (55.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.642    -0.605    clk_out1
    SLICE_X43Y71         FDRE                                         r  si_ad_change_buffer_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  si_ad_change_buffer_reg[82]/Q
                         net (fo=1, routed)           0.179    -0.285    si_ad_change_buffer_reg_n_0_[82]
    SLICE_X44Y71         FDRE                                         r  mem_dina_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.915    -0.378    clk_out1
    SLICE_X44Y71         FDRE                                         r  mem_dina_reg[82]/C
                         clock pessimism             -0.192    -0.570    
    SLICE_X44Y71         FDRE (Hold_fdre_C_D)         0.059    -0.511    mem_dina_reg[82]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.107%)  route 0.170ns (50.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.676    -0.571    clk_out1
    SLICE_X36Y81         FDRE                                         r  si_ad_change_buffer_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  si_ad_change_buffer_reg[60]/Q
                         net (fo=1, routed)           0.170    -0.237    si_ad_change_buffer_reg_n_0_[60]
    SLICE_X39Y81         FDRE                                         r  mem_dina_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.949    -0.344    clk_out1
    SLICE_X39Y81         FDRE                                         r  mem_dina_reg[60]/C
                         clock pessimism             -0.192    -0.536    
    SLICE_X39Y81         FDRE (Hold_fdre_C_D)         0.072    -0.464    mem_dina_reg[60]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { pll0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         25.000      21.000     XADC_X0Y0        xadc/U0/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y18     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y18     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X5Y14     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X5Y14     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X6Y13     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X6Y13     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X7Y16     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X7Y16     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X6Y17     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2   pll0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X133Y115   si_ad_change_buffer_reg[624]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X129Y115   si_ad_change_buffer_reg[625]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X132Y115   si_ad_change_buffer_reg[626]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X131Y116   si_ad_change_buffer_reg[627]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X131Y117   si_ad_change_buffer_reg[628]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X130Y116   si_ad_change_buffer_reg[629]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X131Y116   si_ad_change_buffer_reg[630]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X131Y115   si_ad_change_buffer_reg[631]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X141Y74    FSM_onehot_si_state_frame_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X141Y74    FSM_onehot_si_state_frame_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X141Y74    FSM_onehot_si_state_frame_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X141Y74    FSM_onehot_si_state_frame_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X141Y74    FSM_onehot_si_state_frame_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X135Y142   LED_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X131Y113   si_ad_change_buffer_reg[614]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X131Y113   si_ad_change_buffer_reg[614]/C



---------------------------------------------------------------------------------------------------
From Clock:  FeedbackClkOut_1
  To Clock:  FeedbackClkOut_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       21.826ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FeedbackClkOut_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I               n/a            3.174         25.000      21.826     BUFR_X1Y8        rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/O }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkInX5_1
  To Clock:  PixelClkInX5_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkInX5_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y148    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y147    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y140    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y139    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y136    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y135    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y134    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y133    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     BUFR/I              n/a            1.666         5.000       3.334      BUFR_X1Y9        rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/I
Min Period  n/a     BUFIO/I             n/a            1.666         5.000       3.334      BUFIO_X1Y9       rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.SerialClkBuffer/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y148  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y147  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y140  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y139  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y136  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y135  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y134  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y133  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pll0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   pll0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :          106  Failing Endpoints,  Worst Slack       -0.470ns,  Total Violation      -15.575ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.470ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[436]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.441ns  (logic 7.179ns (28.218%)  route 18.262ns (71.782%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=1 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.098ns = ( 22.902 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 r  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.156    11.466    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.768 r  si_ad_change_buffer[799]_i_364/O
                         net (fo=67, routed)          1.056    12.824    si_ad_change_buffer[799]_i_364_n_0
    SLICE_X82Y109        LUT5 (Prop_lut5_I1_O)        0.150    12.974 r  si_ad_change_buffer[384]_i_220/O
                         net (fo=128, routed)         1.545    14.519    si_ad_change_buffer[384]_i_220_n_0
    SLICE_X89Y112        LUT4 (Prop_lut4_I1_O)        0.332    14.851 r  si_ad_change_buffer[520]_i_29/O
                         net (fo=2, routed)           1.285    16.136    si_ad_change_buffer[520]_i_29_n_0
    SLICE_X70Y111        LUT5 (Prop_lut5_I2_O)        0.124    16.260 r  si_ad_change_buffer[456]_i_27/O
                         net (fo=4, routed)           1.600    17.861    si_ad_change_buffer[456]_i_27_n_0
    SLICE_X91Y106        LUT6 (Prop_lut6_I3_O)        0.124    17.985 r  si_ad_change_buffer[440]_i_23/O
                         net (fo=4, routed)           0.874    18.858    si_ad_change_buffer[440]_i_23_n_0
    SLICE_X92Y101        LUT6 (Prop_lut6_I3_O)        0.124    18.982 r  si_ad_change_buffer[436]_i_19/O
                         net (fo=4, routed)           1.023    20.005    si_ad_change_buffer[436]_i_19_n_0
    SLICE_X94Y99         LUT6 (Prop_lut6_I0_O)        0.124    20.129 r  si_ad_change_buffer[436]_i_13/O
                         net (fo=1, routed)           0.793    20.922    ROTATE_RIGHT02_in[436]
    SLICE_X101Y98        LUT4 (Prop_lut4_I3_O)        0.124    21.046 r  si_ad_change_buffer[436]_i_7/O
                         net (fo=1, routed)           0.817    21.863    ROTATE_RIGHT4_out[436]
    SLICE_X102Y88        LUT6 (Prop_lut6_I0_O)        0.124    21.987 r  si_ad_change_buffer[436]_i_4/O
                         net (fo=1, routed)           0.658    22.645    si_ad_change_buffer[436]_i_4_n_0
    SLICE_X102Y82        LUT5 (Prop_lut5_I4_O)        0.124    22.769 r  si_ad_change_buffer[436]_i_1/O
                         net (fo=1, routed)           0.000    22.769    si_ad_change_buffer[436]_i_1_n_0
    SLICE_X102Y82        FDRE                                         r  si_ad_change_buffer_reg[436]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.713    22.902    clk_out1
    SLICE_X102Y82        FDRE                                         r  si_ad_change_buffer_reg[436]/C
                         clock pessimism             -0.507    22.395    
                         clock uncertainty           -0.173    22.222    
    SLICE_X102Y82        FDRE (Setup_fdre_C_D)        0.077    22.299    si_ad_change_buffer_reg[436]
  -------------------------------------------------------------------
                         required time                         22.299    
                         arrival time                         -22.769    
  -------------------------------------------------------------------
                         slack                                 -0.470    

Slack (VIOLATED) :        -0.434ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[447]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.370ns  (logic 7.179ns (28.298%)  route 18.191ns (71.702%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=1 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 22.914 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 r  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.156    11.466    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.768 r  si_ad_change_buffer[799]_i_364/O
                         net (fo=67, routed)          1.056    12.824    si_ad_change_buffer[799]_i_364_n_0
    SLICE_X82Y109        LUT5 (Prop_lut5_I1_O)        0.150    12.974 r  si_ad_change_buffer[384]_i_220/O
                         net (fo=128, routed)         1.545    14.519    si_ad_change_buffer[384]_i_220_n_0
    SLICE_X89Y112        LUT4 (Prop_lut4_I1_O)        0.332    14.851 r  si_ad_change_buffer[520]_i_29/O
                         net (fo=2, routed)           1.285    16.136    si_ad_change_buffer[520]_i_29_n_0
    SLICE_X70Y111        LUT5 (Prop_lut5_I2_O)        0.124    16.260 r  si_ad_change_buffer[456]_i_27/O
                         net (fo=4, routed)           1.673    17.933    si_ad_change_buffer[456]_i_27_n_0
    SLICE_X91Y103        LUT6 (Prop_lut6_I0_O)        0.124    18.057 r  si_ad_change_buffer[456]_i_23/O
                         net (fo=4, routed)           0.688    18.745    si_ad_change_buffer[456]_i_23_n_0
    SLICE_X91Y103        LUT6 (Prop_lut6_I1_O)        0.124    18.869 r  si_ad_change_buffer[448]_i_19/O
                         net (fo=4, routed)           1.455    20.325    si_ad_change_buffer[448]_i_19_n_0
    SLICE_X104Y99        LUT6 (Prop_lut6_I3_O)        0.124    20.449 r  si_ad_change_buffer[447]_i_13/O
                         net (fo=1, routed)           0.595    21.043    ROTATE_RIGHT02_in[447]
    SLICE_X106Y95        LUT4 (Prop_lut4_I3_O)        0.124    21.167 r  si_ad_change_buffer[447]_i_7/O
                         net (fo=1, routed)           0.880    22.048    ROTATE_RIGHT4_out[447]
    SLICE_X111Y88        LUT6 (Prop_lut6_I0_O)        0.124    22.172 r  si_ad_change_buffer[447]_i_4/O
                         net (fo=1, routed)           0.401    22.573    si_ad_change_buffer[447]_i_4_n_0
    SLICE_X111Y87        LUT5 (Prop_lut5_I4_O)        0.124    22.697 r  si_ad_change_buffer[447]_i_1/O
                         net (fo=1, routed)           0.000    22.697    si_ad_change_buffer[447]_i_1_n_0
    SLICE_X111Y87        FDRE                                         r  si_ad_change_buffer_reg[447]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.725    22.914    clk_out1
    SLICE_X111Y87        FDRE                                         r  si_ad_change_buffer_reg[447]/C
                         clock pessimism             -0.507    22.407    
                         clock uncertainty           -0.173    22.234    
    SLICE_X111Y87        FDRE (Setup_fdre_C_D)        0.029    22.263    si_ad_change_buffer_reg[447]
  -------------------------------------------------------------------
                         required time                         22.263    
                         arrival time                         -22.697    
  -------------------------------------------------------------------
                         slack                                 -0.434    

Slack (VIOLATED) :        -0.425ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[748]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.234ns  (logic 7.430ns (29.445%)  route 17.804ns (70.555%))
  Logic Levels:           27  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.264ns = ( 22.736 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 r  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.156    11.466    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.768 r  si_ad_change_buffer[799]_i_364/O
                         net (fo=67, routed)          1.291    13.058    si_ad_change_buffer[799]_i_364_n_0
    SLICE_X75Y108        LUT5 (Prop_lut5_I1_O)        0.124    13.182 r  si_ad_change_buffer[127]_i_86/O
                         net (fo=128, routed)         1.216    14.399    si_ad_change_buffer[127]_i_86_n_0
    SLICE_X82Y103        LUT5 (Prop_lut5_I1_O)        0.150    14.549 r  si_ad_change_buffer[799]_i_838/O
                         net (fo=3, routed)           1.142    15.691    si_ad_change_buffer[799]_i_838_n_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I1_O)        0.326    16.017 r  si_ad_change_buffer[749]_i_33/O
                         net (fo=4, routed)           1.127    17.143    si_ad_change_buffer[749]_i_33_n_0
    SLICE_X85Y117        LUT6 (Prop_lut6_I0_O)        0.124    17.267 r  si_ad_change_buffer[749]_i_28/O
                         net (fo=4, routed)           1.356    18.623    si_ad_change_buffer[749]_i_28_n_0
    SLICE_X92Y125        LUT6 (Prop_lut6_I0_O)        0.124    18.747 r  si_ad_change_buffer[749]_i_23/O
                         net (fo=4, routed)           0.972    19.720    si_ad_change_buffer[749]_i_23_n_0
    SLICE_X97Y126        LUT6 (Prop_lut6_I3_O)        0.124    19.844 r  si_ad_change_buffer[748]_i_15/O
                         net (fo=1, routed)           1.240    21.084    ROTATE_RIGHT02_in[748]
    SLICE_X96Y136        LUT2 (Prop_lut2_I1_O)        0.150    21.234 r  si_ad_change_buffer[748]_i_8/O
                         net (fo=1, routed)           0.497    21.731    ROTATE_RIGHT4_out[748]
    SLICE_X97Y136        LUT6 (Prop_lut6_I0_O)        0.355    22.086 r  si_ad_change_buffer[748]_i_4/O
                         net (fo=1, routed)           0.351    22.437    si_ad_change_buffer[748]_i_4_n_0
    SLICE_X96Y136        LUT5 (Prop_lut5_I4_O)        0.124    22.561 r  si_ad_change_buffer[748]_i_1/O
                         net (fo=1, routed)           0.000    22.561    si_ad_change_buffer[748]_i_1_n_0
    SLICE_X96Y136        FDRE                                         r  si_ad_change_buffer_reg[748]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.546    22.736    clk_out1
    SLICE_X96Y136        FDRE                                         r  si_ad_change_buffer_reg[748]/C
                         clock pessimism             -0.507    22.228    
                         clock uncertainty           -0.173    22.055    
    SLICE_X96Y136        FDRE (Setup_fdre_C_D)        0.081    22.136    si_ad_change_buffer_reg[748]
  -------------------------------------------------------------------
                         required time                         22.136    
                         arrival time                         -22.561    
  -------------------------------------------------------------------
                         slack                                 -0.425    

Slack (VIOLATED) :        -0.424ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.424ns  (logic 7.049ns (27.725%)  route 18.375ns (72.275%))
  Logic Levels:           26  (CARRY4=8 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 22.979 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 r  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.152    11.461    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y114        LUT6 (Prop_lut6_I5_O)        0.302    11.763 r  si_ad_change_buffer[793]_i_33/O
                         net (fo=128, routed)         1.928    13.691    si_ad_change_buffer[793]_i_33_n_0
    SLICE_X66Y132        LUT5 (Prop_lut5_I3_O)        0.148    13.839 r  si_ad_change_buffer[75]_i_35/O
                         net (fo=2, routed)           0.759    14.598    si_ad_change_buffer[75]_i_35_n_0
    SLICE_X63Y132        LUT6 (Prop_lut6_I5_O)        0.328    14.926 r  si_ad_change_buffer[75]_i_32/O
                         net (fo=4, routed)           1.011    15.937    si_ad_change_buffer[75]_i_32_n_0
    SLICE_X67Y131        LUT6 (Prop_lut6_I3_O)        0.124    16.061 r  si_ad_change_buffer[43]_i_25/O
                         net (fo=4, routed)           1.688    17.749    si_ad_change_buffer[43]_i_25_n_0
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.124    17.873 r  si_ad_change_buffer[31]_i_30/O
                         net (fo=4, routed)           1.321    19.193    si_ad_change_buffer[31]_i_30_n_0
    SLICE_X39Y125        LUT6 (Prop_lut6_I1_O)        0.124    19.317 r  si_ad_change_buffer[30]_i_15/O
                         net (fo=1, routed)           0.843    20.160    ROTATE_RIGHT03_in[30]
    SLICE_X39Y111        LUT6 (Prop_lut6_I5_O)        0.124    20.284 r  si_ad_change_buffer[30]_i_8/O
                         net (fo=1, routed)           1.588    21.873    ROTATE_RIGHT4_out[30]
    SLICE_X39Y85         LUT6 (Prop_lut6_I2_O)        0.124    21.997 r  si_ad_change_buffer[30]_i_4/O
                         net (fo=1, routed)           0.631    22.628    si_ad_change_buffer[30]_i_4_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I5_O)        0.124    22.752 r  si_ad_change_buffer[30]_i_1/O
                         net (fo=1, routed)           0.000    22.752    si_ad_change_buffer[30]_i_1_n_0
    SLICE_X38Y79         FDRE                                         r  si_ad_change_buffer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.790    22.979    clk_out1
    SLICE_X38Y79         FDRE                                         r  si_ad_change_buffer_reg[30]/C
                         clock pessimism             -0.507    22.472    
                         clock uncertainty           -0.173    22.299    
    SLICE_X38Y79         FDRE (Setup_fdre_C_D)        0.029    22.328    si_ad_change_buffer_reg[30]
  -------------------------------------------------------------------
                         required time                         22.328    
                         arrival time                         -22.752    
  -------------------------------------------------------------------
                         slack                                 -0.424    

Slack (VIOLATED) :        -0.416ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[746]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.176ns  (logic 7.436ns (29.537%)  route 17.740ns (70.463%))
  Logic Levels:           27  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.264ns = ( 22.736 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 r  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.156    11.466    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.768 r  si_ad_change_buffer[799]_i_364/O
                         net (fo=67, routed)          1.142    12.910    si_ad_change_buffer[799]_i_364_n_0
    SLICE_X77Y108        LUT5 (Prop_lut5_I1_O)        0.124    13.034 r  si_ad_change_buffer[384]_i_224/O
                         net (fo=128, routed)         1.333    14.367    si_ad_change_buffer[384]_i_224_n_0
    SLICE_X81Y99         LUT5 (Prop_lut5_I1_O)        0.150    14.517 r  si_ad_change_buffer[799]_i_976/O
                         net (fo=3, routed)           0.861    15.377    si_ad_change_buffer[799]_i_976_n_0
    SLICE_X82Y99         LUT6 (Prop_lut6_I1_O)        0.332    15.709 r  si_ad_change_buffer[766]_i_39/O
                         net (fo=4, routed)           1.601    17.310    si_ad_change_buffer[766]_i_39_n_0
    SLICE_X87Y120        LUT6 (Prop_lut6_I3_O)        0.124    17.434 r  si_ad_change_buffer[750]_i_28/O
                         net (fo=4, routed)           1.232    18.666    si_ad_change_buffer[750]_i_28_n_0
    SLICE_X97Y120        LUT6 (Prop_lut6_I3_O)        0.124    18.790 r  si_ad_change_buffer[746]_i_23/O
                         net (fo=4, routed)           1.312    20.102    si_ad_change_buffer[746]_i_23_n_0
    SLICE_X97Y136        LUT6 (Prop_lut6_I0_O)        0.124    20.226 r  si_ad_change_buffer[746]_i_15/O
                         net (fo=1, routed)           0.658    20.884    ROTATE_RIGHT02_in[746]
    SLICE_X98Y136        LUT2 (Prop_lut2_I1_O)        0.150    21.034 r  si_ad_change_buffer[746]_i_8/O
                         net (fo=1, routed)           0.583    21.617    ROTATE_RIGHT4_out[746]
    SLICE_X99Y136        LUT6 (Prop_lut6_I0_O)        0.355    21.972 r  si_ad_change_buffer[746]_i_4/O
                         net (fo=1, routed)           0.407    22.379    si_ad_change_buffer[746]_i_4_n_0
    SLICE_X99Y136        LUT5 (Prop_lut5_I4_O)        0.124    22.503 r  si_ad_change_buffer[746]_i_1/O
                         net (fo=1, routed)           0.000    22.503    si_ad_change_buffer[746]_i_1_n_0
    SLICE_X99Y136        FDRE                                         r  si_ad_change_buffer_reg[746]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.546    22.736    clk_out1
    SLICE_X99Y136        FDRE                                         r  si_ad_change_buffer_reg[746]/C
                         clock pessimism             -0.507    22.228    
                         clock uncertainty           -0.173    22.055    
    SLICE_X99Y136        FDRE (Setup_fdre_C_D)        0.031    22.086    si_ad_change_buffer_reg[746]
  -------------------------------------------------------------------
                         required time                         22.086    
                         arrival time                         -22.503    
  -------------------------------------------------------------------
                         slack                                 -0.416    

Slack (VIOLATED) :        -0.385ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[446]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.371ns  (logic 7.179ns (28.296%)  route 18.192ns (71.704%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=1 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 22.916 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 r  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.156    11.466    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.768 r  si_ad_change_buffer[799]_i_364/O
                         net (fo=67, routed)          1.056    12.824    si_ad_change_buffer[799]_i_364_n_0
    SLICE_X82Y109        LUT5 (Prop_lut5_I1_O)        0.150    12.974 r  si_ad_change_buffer[384]_i_220/O
                         net (fo=128, routed)         1.545    14.519    si_ad_change_buffer[384]_i_220_n_0
    SLICE_X89Y112        LUT4 (Prop_lut4_I1_O)        0.332    14.851 r  si_ad_change_buffer[520]_i_29/O
                         net (fo=2, routed)           1.285    16.136    si_ad_change_buffer[520]_i_29_n_0
    SLICE_X70Y111        LUT5 (Prop_lut5_I2_O)        0.124    16.260 r  si_ad_change_buffer[456]_i_27/O
                         net (fo=4, routed)           1.673    17.933    si_ad_change_buffer[456]_i_27_n_0
    SLICE_X91Y103        LUT6 (Prop_lut6_I0_O)        0.124    18.057 r  si_ad_change_buffer[456]_i_23/O
                         net (fo=4, routed)           0.688    18.745    si_ad_change_buffer[456]_i_23_n_0
    SLICE_X91Y103        LUT6 (Prop_lut6_I1_O)        0.124    18.869 r  si_ad_change_buffer[448]_i_19/O
                         net (fo=4, routed)           1.343    20.212    si_ad_change_buffer[448]_i_19_n_0
    SLICE_X102Y100       LUT6 (Prop_lut6_I1_O)        0.124    20.336 r  si_ad_change_buffer[446]_i_13/O
                         net (fo=1, routed)           0.872    21.208    ROTATE_RIGHT02_in[446]
    SLICE_X105Y94        LUT4 (Prop_lut4_I3_O)        0.124    21.332 r  si_ad_change_buffer[446]_i_7/O
                         net (fo=1, routed)           0.622    21.954    ROTATE_RIGHT4_out[446]
    SLICE_X108Y89        LUT6 (Prop_lut6_I0_O)        0.124    22.078 r  si_ad_change_buffer[446]_i_4/O
                         net (fo=1, routed)           0.496    22.574    si_ad_change_buffer[446]_i_4_n_0
    SLICE_X108Y89        LUT5 (Prop_lut5_I4_O)        0.124    22.698 r  si_ad_change_buffer[446]_i_1/O
                         net (fo=1, routed)           0.000    22.698    si_ad_change_buffer[446]_i_1_n_0
    SLICE_X108Y89        FDRE                                         r  si_ad_change_buffer_reg[446]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.727    22.916    clk_out1
    SLICE_X108Y89        FDRE                                         r  si_ad_change_buffer_reg[446]/C
                         clock pessimism             -0.507    22.409    
                         clock uncertainty           -0.173    22.236    
    SLICE_X108Y89        FDRE (Setup_fdre_C_D)        0.077    22.313    si_ad_change_buffer_reg[446]
  -------------------------------------------------------------------
                         required time                         22.313    
                         arrival time                         -22.698    
  -------------------------------------------------------------------
                         slack                                 -0.385    

Slack (VIOLATED) :        -0.376ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[428]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.360ns  (logic 7.179ns (28.309%)  route 18.181ns (71.691%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=1 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 22.912 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 r  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.156    11.466    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.768 r  si_ad_change_buffer[799]_i_364/O
                         net (fo=67, routed)          1.056    12.824    si_ad_change_buffer[799]_i_364_n_0
    SLICE_X82Y109        LUT5 (Prop_lut5_I1_O)        0.150    12.974 r  si_ad_change_buffer[384]_i_220/O
                         net (fo=128, routed)         1.545    14.519    si_ad_change_buffer[384]_i_220_n_0
    SLICE_X89Y112        LUT4 (Prop_lut4_I1_O)        0.332    14.851 r  si_ad_change_buffer[520]_i_29/O
                         net (fo=2, routed)           1.285    16.136    si_ad_change_buffer[520]_i_29_n_0
    SLICE_X70Y111        LUT5 (Prop_lut5_I2_O)        0.124    16.260 r  si_ad_change_buffer[456]_i_27/O
                         net (fo=4, routed)           1.600    17.861    si_ad_change_buffer[456]_i_27_n_0
    SLICE_X91Y106        LUT6 (Prop_lut6_I3_O)        0.124    17.985 r  si_ad_change_buffer[440]_i_23/O
                         net (fo=4, routed)           0.729    18.713    si_ad_change_buffer[440]_i_23_n_0
    SLICE_X86Y101        LUT6 (Prop_lut6_I5_O)        0.124    18.837 r  si_ad_change_buffer[428]_i_19/O
                         net (fo=4, routed)           1.444    20.281    si_ad_change_buffer[428]_i_19_n_0
    SLICE_X98Y98         LUT6 (Prop_lut6_I0_O)        0.124    20.405 r  si_ad_change_buffer[428]_i_13/O
                         net (fo=1, routed)           0.678    21.083    ROTATE_RIGHT02_in[428]
    SLICE_X98Y94         LUT4 (Prop_lut4_I3_O)        0.124    21.207 r  si_ad_change_buffer[428]_i_7/O
                         net (fo=1, routed)           0.808    22.016    ROTATE_RIGHT4_out[428]
    SLICE_X104Y86        LUT6 (Prop_lut6_I0_O)        0.124    22.140 r  si_ad_change_buffer[428]_i_4/O
                         net (fo=1, routed)           0.423    22.563    si_ad_change_buffer[428]_i_4_n_0
    SLICE_X104Y85        LUT5 (Prop_lut5_I4_O)        0.124    22.687 r  si_ad_change_buffer[428]_i_1/O
                         net (fo=1, routed)           0.000    22.687    si_ad_change_buffer[428]_i_1_n_0
    SLICE_X104Y85        FDRE                                         r  si_ad_change_buffer_reg[428]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.723    22.912    clk_out1
    SLICE_X104Y85        FDRE                                         r  si_ad_change_buffer_reg[428]/C
                         clock pessimism             -0.507    22.405    
                         clock uncertainty           -0.173    22.232    
    SLICE_X104Y85        FDRE (Setup_fdre_C_D)        0.079    22.311    si_ad_change_buffer_reg[428]
  -------------------------------------------------------------------
                         required time                         22.311    
                         arrival time                         -22.687    
  -------------------------------------------------------------------
                         slack                                 -0.376    

Slack (VIOLATED) :        -0.376ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[696]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.145ns  (logic 7.666ns (30.487%)  route 17.479ns (69.513%))
  Logic Levels:           27  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.254ns = ( 22.746 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 r  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.156    11.466    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.768 r  si_ad_change_buffer[799]_i_364/O
                         net (fo=67, routed)          1.290    13.058    si_ad_change_buffer[799]_i_364_n_0
    SLICE_X74Y109        LUT5 (Prop_lut5_I1_O)        0.152    13.210 r  si_ad_change_buffer[6]_i_23/O
                         net (fo=128, routed)         1.568    14.778    si_ad_change_buffer[6]_i_23_n_0
    SLICE_X85Y111        LUT5 (Prop_lut5_I1_O)        0.376    15.154 r  si_ad_change_buffer[799]_i_857/O
                         net (fo=4, routed)           1.404    16.558    si_ad_change_buffer[799]_i_857_n_0
    SLICE_X98Y112        LUT6 (Prop_lut6_I1_O)        0.332    16.890 r  si_ad_change_buffer[704]_i_31/O
                         net (fo=4, routed)           1.039    17.928    si_ad_change_buffer[704]_i_31_n_0
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    18.052 r  si_ad_change_buffer[704]_i_26/O
                         net (fo=4, routed)           0.668    18.721    si_ad_change_buffer[704]_i_26_n_0
    SLICE_X101Y123       LUT6 (Prop_lut6_I1_O)        0.124    18.845 r  si_ad_change_buffer[696]_i_24/O
                         net (fo=4, routed)           1.292    20.137    si_ad_change_buffer[696]_i_24_n_0
    SLICE_X107Y129       LUT6 (Prop_lut6_I0_O)        0.124    20.261 r  si_ad_change_buffer[696]_i_15/O
                         net (fo=1, routed)           0.637    20.897    ROTATE_RIGHT02_in[696]
    SLICE_X107Y130       LUT2 (Prop_lut2_I1_O)        0.149    21.046 r  si_ad_change_buffer[696]_i_8/O
                         net (fo=1, routed)           0.476    21.522    ROTATE_RIGHT4_out[696]
    SLICE_X115Y129       LUT6 (Prop_lut6_I0_O)        0.332    21.854 r  si_ad_change_buffer[696]_i_4/O
                         net (fo=1, routed)           0.494    22.348    si_ad_change_buffer[696]_i_4_n_0
    SLICE_X118Y129       LUT5 (Prop_lut5_I4_O)        0.124    22.472 r  si_ad_change_buffer[696]_i_1/O
                         net (fo=1, routed)           0.000    22.472    si_ad_change_buffer[696]_i_1_n_0
    SLICE_X118Y129       FDRE                                         r  si_ad_change_buffer_reg[696]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.556    22.746    clk_out1
    SLICE_X118Y129       FDRE                                         r  si_ad_change_buffer_reg[696]/C
                         clock pessimism             -0.507    22.238    
                         clock uncertainty           -0.173    22.065    
    SLICE_X118Y129       FDRE (Setup_fdre_C_D)        0.031    22.096    si_ad_change_buffer_reg[696]
  -------------------------------------------------------------------
                         required time                         22.096    
                         arrival time                         -22.472    
  -------------------------------------------------------------------
                         slack                                 -0.376    

Slack (VIOLATED) :        -0.373ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[426]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.306ns  (logic 7.179ns (28.369%)  route 18.127ns (71.631%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=1 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 22.911 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 r  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.156    11.466    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.768 r  si_ad_change_buffer[799]_i_364/O
                         net (fo=67, routed)          1.056    12.824    si_ad_change_buffer[799]_i_364_n_0
    SLICE_X82Y109        LUT5 (Prop_lut5_I1_O)        0.150    12.974 r  si_ad_change_buffer[384]_i_220/O
                         net (fo=128, routed)         1.545    14.519    si_ad_change_buffer[384]_i_220_n_0
    SLICE_X89Y112        LUT4 (Prop_lut4_I1_O)        0.332    14.851 r  si_ad_change_buffer[520]_i_29/O
                         net (fo=2, routed)           1.285    16.136    si_ad_change_buffer[520]_i_29_n_0
    SLICE_X70Y111        LUT5 (Prop_lut5_I2_O)        0.124    16.260 r  si_ad_change_buffer[456]_i_27/O
                         net (fo=4, routed)           1.600    17.861    si_ad_change_buffer[456]_i_27_n_0
    SLICE_X91Y106        LUT6 (Prop_lut6_I3_O)        0.124    17.985 r  si_ad_change_buffer[440]_i_23/O
                         net (fo=4, routed)           0.729    18.713    si_ad_change_buffer[440]_i_23_n_0
    SLICE_X86Y101        LUT6 (Prop_lut6_I5_O)        0.124    18.837 r  si_ad_change_buffer[428]_i_19/O
                         net (fo=4, routed)           1.398    20.236    si_ad_change_buffer[428]_i_19_n_0
    SLICE_X98Y100        LUT6 (Prop_lut6_I1_O)        0.124    20.360 r  si_ad_change_buffer[426]_i_13/O
                         net (fo=1, routed)           0.171    20.531    ROTATE_RIGHT02_in[426]
    SLICE_X98Y100        LUT4 (Prop_lut4_I3_O)        0.124    20.655 r  si_ad_change_buffer[426]_i_7/O
                         net (fo=1, routed)           1.038    21.693    ROTATE_RIGHT4_out[426]
    SLICE_X107Y92        LUT6 (Prop_lut6_I0_O)        0.124    21.817 r  si_ad_change_buffer[426]_i_4/O
                         net (fo=1, routed)           0.692    22.509    si_ad_change_buffer[426]_i_4_n_0
    SLICE_X107Y84        LUT5 (Prop_lut5_I4_O)        0.124    22.633 r  si_ad_change_buffer[426]_i_1/O
                         net (fo=1, routed)           0.000    22.633    si_ad_change_buffer[426]_i_1_n_0
    SLICE_X107Y84        FDRE                                         r  si_ad_change_buffer_reg[426]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.722    22.911    clk_out1
    SLICE_X107Y84        FDRE                                         r  si_ad_change_buffer_reg[426]/C
                         clock pessimism             -0.507    22.404    
                         clock uncertainty           -0.173    22.231    
    SLICE_X107Y84        FDRE (Setup_fdre_C_D)        0.029    22.260    si_ad_change_buffer_reg[426]
  -------------------------------------------------------------------
                         required time                         22.260    
                         arrival time                         -22.633    
  -------------------------------------------------------------------
                         slack                                 -0.373    

Slack (VIOLATED) :        -0.352ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[256]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.296ns  (logic 7.049ns (27.866%)  route 18.247ns (72.134%))
  Logic Levels:           26  (CARRY4=8 LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=9)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 22.872 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 f  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.152    11.461    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y114        LUT6 (Prop_lut6_I5_O)        0.302    11.763 f  si_ad_change_buffer[793]_i_33/O
                         net (fo=128, routed)         1.658    13.421    si_ad_change_buffer[793]_i_33_n_0
    SLICE_X71Y129        LUT4 (Prop_lut4_I3_O)        0.150    13.571 r  si_ad_change_buffer[363]_i_31/O
                         net (fo=2, routed)           0.973    14.544    si_ad_change_buffer[363]_i_31_n_0
    SLICE_X69Y130        LUT6 (Prop_lut6_I0_O)        0.326    14.870 r  si_ad_change_buffer[299]_i_27/O
                         net (fo=4, routed)           1.389    16.259    si_ad_change_buffer[299]_i_27_n_0
    SLICE_X59Y129        LUT6 (Prop_lut6_I3_O)        0.124    16.383 r  si_ad_change_buffer[267]_i_27/O
                         net (fo=4, routed)           0.840    17.223    si_ad_change_buffer[267]_i_27_n_0
    SLICE_X56Y129        LUT6 (Prop_lut6_I3_O)        0.124    17.347 r  si_ad_change_buffer[259]_i_23/O
                         net (fo=4, routed)           1.556    18.903    si_ad_change_buffer[259]_i_23_n_0
    SLICE_X56Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.027 r  si_ad_change_buffer[256]_i_15/O
                         net (fo=1, routed)           1.306    20.333    ROTATE_RIGHT03_in[256]
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.124    20.457 r  si_ad_change_buffer[256]_i_8/O
                         net (fo=1, routed)           1.400    21.857    ROTATE_RIGHT4_out[256]
    SLICE_X75Y76         LUT6 (Prop_lut6_I2_O)        0.124    21.981 r  si_ad_change_buffer[256]_i_4/O
                         net (fo=1, routed)           0.518    22.499    si_ad_change_buffer[256]_i_4_n_0
    SLICE_X76Y72         LUT6 (Prop_lut6_I5_O)        0.124    22.623 r  si_ad_change_buffer[256]_i_1/O
                         net (fo=1, routed)           0.000    22.623    si_ad_change_buffer[256]_i_1_n_0
    SLICE_X76Y72         FDRE                                         r  si_ad_change_buffer_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.683    22.872    clk_out1
    SLICE_X76Y72         FDRE                                         r  si_ad_change_buffer_reg[256]/C
                         clock pessimism             -0.507    22.365    
                         clock uncertainty           -0.173    22.192    
    SLICE_X76Y72         FDRE (Setup_fdre_C_D)        0.079    22.271    si_ad_change_buffer_reg[256]
  -------------------------------------------------------------------
                         required time                         22.271    
                         arrival time                         -22.623    
  -------------------------------------------------------------------
                         slack                                 -0.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 si_ad_calc_picture_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_picture_reg[2]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.573%)  route 0.183ns (56.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.442ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.582    -0.666    clk_out1
    SLICE_X53Y135        FDRE                                         r  si_ad_calc_picture_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.525 r  si_ad_calc_picture_reg[5]/Q
                         net (fo=3, routed)           0.183    -0.342    si_ad_calc_picture[5]
    SLICE_X54Y136        FDRE                                         r  si_ad_value_picture_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.851    -0.442    clk_out1
    SLICE_X54Y136        FDRE                                         r  si_ad_value_picture_reg[2]__0/C
                         clock pessimism             -0.189    -0.631    
                         clock uncertainty            0.173    -0.458    
    SLICE_X54Y136        FDRE (Hold_fdre_C_D)         0.066    -0.392    si_ad_value_picture_reg[2]__0
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[143]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[143]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.797%)  route 0.167ns (54.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.643    -0.604    clk_out1
    SLICE_X53Y79         FDRE                                         r  si_ad_change_buffer_reg[143]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  si_ad_change_buffer_reg[143]/Q
                         net (fo=1, routed)           0.167    -0.296    si_ad_change_buffer_reg_n_0_[143]
    SLICE_X53Y77         FDRE                                         r  mem_dina_reg[143]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.913    -0.380    clk_out1
    SLICE_X53Y77         FDRE                                         r  mem_dina_reg[143]/C
                         clock pessimism             -0.212    -0.592    
                         clock uncertainty            0.173    -0.419    
    SLICE_X53Y77         FDRE (Hold_fdre_C_D)         0.072    -0.347    mem_dina_reg[143]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.377ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.642    -0.605    clk_out1
    SLICE_X45Y78         FDRE                                         r  si_ad_change_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  si_ad_change_buffer_reg[5]/Q
                         net (fo=1, routed)           0.164    -0.300    si_ad_change_buffer_reg_n_0_[5]
    SLICE_X45Y79         FDRE                                         r  mem_dina_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.916    -0.377    clk_out1
    SLICE_X45Y79         FDRE                                         r  mem_dina_reg[5]/C
                         clock pessimism             -0.213    -0.590    
                         clock uncertainty            0.173    -0.417    
    SLICE_X45Y79         FDRE (Hold_fdre_C_D)         0.066    -0.351    mem_dina_reg[5]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.642    -0.605    clk_out1
    SLICE_X47Y72         FDRE                                         r  si_ad_change_buffer_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  si_ad_change_buffer_reg[87]/Q
                         net (fo=1, routed)           0.155    -0.309    si_ad_change_buffer_reg_n_0_[87]
    SLICE_X48Y72         FDRE                                         r  mem_dina_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.913    -0.380    clk_out1
    SLICE_X48Y72         FDRE                                         r  mem_dina_reg[87]/C
                         clock pessimism             -0.212    -0.592    
                         clock uncertainty            0.173    -0.419    
    SLICE_X48Y72         FDRE (Hold_fdre_C_D)         0.059    -0.360    mem_dina_reg[87]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.252%)  route 0.178ns (55.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.642    -0.605    clk_out1
    SLICE_X45Y78         FDRE                                         r  si_ad_change_buffer_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  si_ad_change_buffer_reg[80]/Q
                         net (fo=1, routed)           0.178    -0.287    si_ad_change_buffer_reg_n_0_[80]
    SLICE_X42Y77         FDRE                                         r  mem_dina_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.914    -0.379    clk_out1
    SLICE_X42Y77         FDRE                                         r  mem_dina_reg[80]/C
                         clock pessimism             -0.192    -0.571    
                         clock uncertainty            0.173    -0.398    
    SLICE_X42Y77         FDRE (Hold_fdre_C_D)         0.060    -0.338    mem_dina_reg[80]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 vga0/vid_screen_v_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_addrb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.110%)  route 0.170ns (50.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.674    -0.573    vga0/clk_out1
    SLICE_X144Y76        FDSE                                         r  vga0/vid_screen_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y76        FDSE (Prop_fdse_C_Q)         0.164    -0.409 r  vga0/vid_screen_v_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.239    vid_screen_v[2]
    SLICE_X143Y76        FDRE                                         r  mem_addrb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.946    -0.347    clk_out1
    SLICE_X143Y76        FDRE                                         r  mem_addrb_reg[2]/C
                         clock pessimism             -0.192    -0.539    
                         clock uncertainty            0.173    -0.366    
    SLICE_X143Y76        FDRE (Hold_fdre_C_D)         0.075    -0.291    mem_addrb_reg[2]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.046%)  route 0.187ns (56.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.676    -0.571    clk_out1
    SLICE_X34Y79         FDRE                                         r  si_ad_change_buffer_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  si_ad_change_buffer_reg[53]/Q
                         net (fo=1, routed)           0.187    -0.244    si_ad_change_buffer_reg_n_0_[53]
    SLICE_X37Y81         FDRE                                         r  mem_dina_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.950    -0.343    clk_out1
    SLICE_X37Y81         FDRE                                         r  mem_dina_reg[53]/C
                         clock pessimism             -0.192    -0.535    
                         clock uncertainty            0.173    -0.362    
    SLICE_X37Y81         FDRE (Hold_fdre_C_D)         0.066    -0.296    mem_dina_reg[53]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.028%)  route 0.179ns (55.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.373ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.647    -0.600    clk_out1
    SLICE_X43Y83         FDRE                                         r  si_ad_change_buffer_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  si_ad_change_buffer_reg[58]/Q
                         net (fo=1, routed)           0.179    -0.280    si_ad_change_buffer_reg_n_0_[58]
    SLICE_X44Y83         FDRE                                         r  mem_dina_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.920    -0.373    clk_out1
    SLICE_X44Y83         FDRE                                         r  mem_dina_reg[58]/C
                         clock pessimism             -0.192    -0.565    
                         clock uncertainty            0.173    -0.392    
    SLICE_X44Y83         FDRE (Hold_fdre_C_D)         0.059    -0.333    mem_dina_reg[58]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.028%)  route 0.179ns (55.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.642    -0.605    clk_out1
    SLICE_X43Y71         FDRE                                         r  si_ad_change_buffer_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  si_ad_change_buffer_reg[82]/Q
                         net (fo=1, routed)           0.179    -0.285    si_ad_change_buffer_reg_n_0_[82]
    SLICE_X44Y71         FDRE                                         r  mem_dina_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.915    -0.378    clk_out1
    SLICE_X44Y71         FDRE                                         r  mem_dina_reg[82]/C
                         clock pessimism             -0.192    -0.570    
                         clock uncertainty            0.173    -0.397    
    SLICE_X44Y71         FDRE (Hold_fdre_C_D)         0.059    -0.338    mem_dina_reg[82]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.107%)  route 0.170ns (50.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.676    -0.571    clk_out1
    SLICE_X36Y81         FDRE                                         r  si_ad_change_buffer_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  si_ad_change_buffer_reg[60]/Q
                         net (fo=1, routed)           0.170    -0.237    si_ad_change_buffer_reg_n_0_[60]
    SLICE_X39Y81         FDRE                                         r  mem_dina_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.949    -0.344    clk_out1
    SLICE_X39Y81         FDRE                                         r  mem_dina_reg[60]/C
                         clock pessimism             -0.192    -0.536    
                         clock uncertainty            0.173    -0.363    
    SLICE_X39Y81         FDRE (Hold_fdre_C_D)         0.072    -0.291    mem_dina_reg[60]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.054    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack       19.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.404ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 0.419ns (10.386%)  route 3.615ns (89.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.821    -2.505    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y131       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.419    -2.086 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.615     1.529    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.529    
  -------------------------------------------------------------------
                         slack                                 19.404    

Slack (MET) :             19.450ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 0.419ns (10.487%)  route 3.576ns (89.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.821    -2.505    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y131       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.419    -2.086 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.576     1.490    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.964    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.940    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.940    
                         arrival time                          -1.490    
  -------------------------------------------------------------------
                         slack                                 19.450    

Slack (MET) :             19.545ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.419ns (10.762%)  route 3.474ns (89.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.821    -2.505    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y131       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.419    -2.086 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.474     1.389    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                 19.545    

Slack (MET) :             19.588ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.419ns (10.864%)  route 3.438ns (89.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.821    -2.505    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y131       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.419    -2.086 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.438     1.352    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.964    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.940    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.940    
                         arrival time                          -1.352    
  -------------------------------------------------------------------
                         slack                                 19.588    

Slack (MET) :             19.695ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.419ns (11.195%)  route 3.324ns (88.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.821    -2.505    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y131       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.419    -2.086 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.324     1.238    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.238    
  -------------------------------------------------------------------
                         slack                                 19.695    

Slack (MET) :             19.799ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 0.419ns (11.505%)  route 3.223ns (88.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.821    -2.505    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y131       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.419    -2.086 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.223     1.137    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.936    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.936    
                         arrival time                          -1.137    
  -------------------------------------------------------------------
                         slack                                 19.799    

Slack (MET) :             19.846ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.419ns (11.664%)  route 3.173ns (88.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.821    -2.505    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y131       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.419    -2.086 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.173     1.087    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                 19.846    

Slack (MET) :             19.938ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.419ns (11.960%)  route 3.084ns (88.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.821    -2.505    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y131       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.419    -2.086 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.084     0.999    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.936    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.936    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                 19.938    

Slack (MET) :             21.092ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.518ns (18.910%)  route 2.221ns (81.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.830    -2.496    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.518    -1.978 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.221     0.243    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    21.335    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.335    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                 21.092    

Slack (MET) :             21.138ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.419ns (16.643%)  route 2.099ns (83.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.830    -2.496    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDSE (Prop_fdse_C_Q)         0.419    -2.077 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.099     0.022    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.800    21.160    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         21.160    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                 21.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.164ns (19.001%)  route 0.699ns (80.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.699     0.258    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.164ns (17.984%)  route 0.748ns (82.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.748     0.308    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.164ns (17.397%)  route 0.779ns (82.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDSE (Prop_fdse_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.779     0.339    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.141ns (14.798%)  route 0.812ns (85.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.812     0.348    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.141ns (14.648%)  route 0.822ns (85.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDSE (Prop_fdse_C_Q)         0.141    -0.460 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           0.822     0.362    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.164    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.183    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.164ns (16.933%)  route 0.805ns (83.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDSE (Prop_fdse_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.805     0.365    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.164ns (16.887%)  route 0.807ns (83.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           0.807     0.367    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.164ns (16.867%)  route 0.808ns (83.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.164    -0.441 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           0.808     0.368    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.164ns (16.865%)  route 0.808ns (83.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           0.808     0.372    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.164    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.183    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.148ns (15.891%)  route 0.783ns (84.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDSE (Prop_fdse_C_Q)         0.148    -0.456 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           0.783     0.328    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.035     0.127    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.201    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack       19.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.404ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 0.419ns (10.386%)  route 3.615ns (89.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.821    -2.505    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y131       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.419    -2.086 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.615     1.529    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.529    
  -------------------------------------------------------------------
                         slack                                 19.404    

Slack (MET) :             19.450ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 0.419ns (10.487%)  route 3.576ns (89.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.821    -2.505    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y131       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.419    -2.086 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.576     1.490    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.965    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.941    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.941    
                         arrival time                          -1.490    
  -------------------------------------------------------------------
                         slack                                 19.450    

Slack (MET) :             19.545ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.419ns (10.762%)  route 3.474ns (89.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.821    -2.505    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y131       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.419    -2.086 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.474     1.389    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                 19.545    

Slack (MET) :             19.589ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.419ns (10.864%)  route 3.438ns (89.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.821    -2.505    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y131       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.419    -2.086 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.438     1.352    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.965    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.941    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.941    
                         arrival time                          -1.352    
  -------------------------------------------------------------------
                         slack                                 19.589    

Slack (MET) :             19.696ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.419ns (11.195%)  route 3.324ns (88.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.821    -2.505    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y131       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.419    -2.086 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.324     1.238    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.238    
  -------------------------------------------------------------------
                         slack                                 19.696    

Slack (MET) :             19.800ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 0.419ns (11.505%)  route 3.223ns (88.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.821    -2.505    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y131       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.419    -2.086 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.223     1.137    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.937    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.937    
                         arrival time                          -1.137    
  -------------------------------------------------------------------
                         slack                                 19.800    

Slack (MET) :             19.846ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.419ns (11.664%)  route 3.173ns (88.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.821    -2.505    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y131       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.419    -2.086 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.173     1.087    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                 19.846    

Slack (MET) :             19.938ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.419ns (11.960%)  route 3.084ns (88.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.821    -2.505    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y131       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.419    -2.086 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.084     0.999    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.937    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.937    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                 19.938    

Slack (MET) :             21.092ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.518ns (18.910%)  route 2.221ns (81.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.830    -2.496    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.518    -1.978 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.221     0.243    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    21.336    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.336    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                 21.092    

Slack (MET) :             21.139ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.419ns (16.643%)  route 2.099ns (83.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.830    -2.496    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDSE (Prop_fdse_C_Q)         0.419    -2.077 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.099     0.022    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.800    21.161    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         21.161    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                 21.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.164ns (19.001%)  route 0.699ns (80.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.699     0.258    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.164ns (17.984%)  route 0.748ns (82.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.748     0.308    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.164ns (17.397%)  route 0.779ns (82.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDSE (Prop_fdse_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.779     0.339    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.141ns (14.798%)  route 0.812ns (85.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.812     0.348    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.141ns (14.648%)  route 0.822ns (85.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDSE (Prop_fdse_C_Q)         0.141    -0.460 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           0.822     0.362    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.163    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.182    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.164ns (16.933%)  route 0.805ns (83.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDSE (Prop_fdse_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.805     0.365    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.164ns (16.887%)  route 0.807ns (83.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           0.807     0.367    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.164ns (16.867%)  route 0.808ns (83.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.164    -0.441 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           0.808     0.368    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.164ns (16.865%)  route 0.808ns (83.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           0.808     0.372    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.163    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.182    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.148ns (15.891%)  route 0.783ns (84.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDSE (Prop_fdse_C_Q)         0.148    -0.456 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           0.783     0.328    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.035     0.126    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.201    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          106  Failing Endpoints,  Worst Slack       -0.470ns,  Total Violation      -15.575ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.470ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[436]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.441ns  (logic 7.179ns (28.218%)  route 18.262ns (71.782%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=1 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.098ns = ( 22.902 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 r  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.156    11.466    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.768 r  si_ad_change_buffer[799]_i_364/O
                         net (fo=67, routed)          1.056    12.824    si_ad_change_buffer[799]_i_364_n_0
    SLICE_X82Y109        LUT5 (Prop_lut5_I1_O)        0.150    12.974 r  si_ad_change_buffer[384]_i_220/O
                         net (fo=128, routed)         1.545    14.519    si_ad_change_buffer[384]_i_220_n_0
    SLICE_X89Y112        LUT4 (Prop_lut4_I1_O)        0.332    14.851 r  si_ad_change_buffer[520]_i_29/O
                         net (fo=2, routed)           1.285    16.136    si_ad_change_buffer[520]_i_29_n_0
    SLICE_X70Y111        LUT5 (Prop_lut5_I2_O)        0.124    16.260 r  si_ad_change_buffer[456]_i_27/O
                         net (fo=4, routed)           1.600    17.861    si_ad_change_buffer[456]_i_27_n_0
    SLICE_X91Y106        LUT6 (Prop_lut6_I3_O)        0.124    17.985 r  si_ad_change_buffer[440]_i_23/O
                         net (fo=4, routed)           0.874    18.858    si_ad_change_buffer[440]_i_23_n_0
    SLICE_X92Y101        LUT6 (Prop_lut6_I3_O)        0.124    18.982 r  si_ad_change_buffer[436]_i_19/O
                         net (fo=4, routed)           1.023    20.005    si_ad_change_buffer[436]_i_19_n_0
    SLICE_X94Y99         LUT6 (Prop_lut6_I0_O)        0.124    20.129 r  si_ad_change_buffer[436]_i_13/O
                         net (fo=1, routed)           0.793    20.922    ROTATE_RIGHT02_in[436]
    SLICE_X101Y98        LUT4 (Prop_lut4_I3_O)        0.124    21.046 r  si_ad_change_buffer[436]_i_7/O
                         net (fo=1, routed)           0.817    21.863    ROTATE_RIGHT4_out[436]
    SLICE_X102Y88        LUT6 (Prop_lut6_I0_O)        0.124    21.987 r  si_ad_change_buffer[436]_i_4/O
                         net (fo=1, routed)           0.658    22.645    si_ad_change_buffer[436]_i_4_n_0
    SLICE_X102Y82        LUT5 (Prop_lut5_I4_O)        0.124    22.769 r  si_ad_change_buffer[436]_i_1/O
                         net (fo=1, routed)           0.000    22.769    si_ad_change_buffer[436]_i_1_n_0
    SLICE_X102Y82        FDRE                                         r  si_ad_change_buffer_reg[436]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.713    22.902    clk_out1
    SLICE_X102Y82        FDRE                                         r  si_ad_change_buffer_reg[436]/C
                         clock pessimism             -0.507    22.395    
                         clock uncertainty           -0.173    22.222    
    SLICE_X102Y82        FDRE (Setup_fdre_C_D)        0.077    22.299    si_ad_change_buffer_reg[436]
  -------------------------------------------------------------------
                         required time                         22.299    
                         arrival time                         -22.769    
  -------------------------------------------------------------------
                         slack                                 -0.470    

Slack (VIOLATED) :        -0.434ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[447]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.370ns  (logic 7.179ns (28.298%)  route 18.191ns (71.702%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=1 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 22.914 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 r  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.156    11.466    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.768 r  si_ad_change_buffer[799]_i_364/O
                         net (fo=67, routed)          1.056    12.824    si_ad_change_buffer[799]_i_364_n_0
    SLICE_X82Y109        LUT5 (Prop_lut5_I1_O)        0.150    12.974 r  si_ad_change_buffer[384]_i_220/O
                         net (fo=128, routed)         1.545    14.519    si_ad_change_buffer[384]_i_220_n_0
    SLICE_X89Y112        LUT4 (Prop_lut4_I1_O)        0.332    14.851 r  si_ad_change_buffer[520]_i_29/O
                         net (fo=2, routed)           1.285    16.136    si_ad_change_buffer[520]_i_29_n_0
    SLICE_X70Y111        LUT5 (Prop_lut5_I2_O)        0.124    16.260 r  si_ad_change_buffer[456]_i_27/O
                         net (fo=4, routed)           1.673    17.933    si_ad_change_buffer[456]_i_27_n_0
    SLICE_X91Y103        LUT6 (Prop_lut6_I0_O)        0.124    18.057 r  si_ad_change_buffer[456]_i_23/O
                         net (fo=4, routed)           0.688    18.745    si_ad_change_buffer[456]_i_23_n_0
    SLICE_X91Y103        LUT6 (Prop_lut6_I1_O)        0.124    18.869 r  si_ad_change_buffer[448]_i_19/O
                         net (fo=4, routed)           1.455    20.325    si_ad_change_buffer[448]_i_19_n_0
    SLICE_X104Y99        LUT6 (Prop_lut6_I3_O)        0.124    20.449 r  si_ad_change_buffer[447]_i_13/O
                         net (fo=1, routed)           0.595    21.043    ROTATE_RIGHT02_in[447]
    SLICE_X106Y95        LUT4 (Prop_lut4_I3_O)        0.124    21.167 r  si_ad_change_buffer[447]_i_7/O
                         net (fo=1, routed)           0.880    22.048    ROTATE_RIGHT4_out[447]
    SLICE_X111Y88        LUT6 (Prop_lut6_I0_O)        0.124    22.172 r  si_ad_change_buffer[447]_i_4/O
                         net (fo=1, routed)           0.401    22.573    si_ad_change_buffer[447]_i_4_n_0
    SLICE_X111Y87        LUT5 (Prop_lut5_I4_O)        0.124    22.697 r  si_ad_change_buffer[447]_i_1/O
                         net (fo=1, routed)           0.000    22.697    si_ad_change_buffer[447]_i_1_n_0
    SLICE_X111Y87        FDRE                                         r  si_ad_change_buffer_reg[447]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.725    22.914    clk_out1
    SLICE_X111Y87        FDRE                                         r  si_ad_change_buffer_reg[447]/C
                         clock pessimism             -0.507    22.407    
                         clock uncertainty           -0.173    22.234    
    SLICE_X111Y87        FDRE (Setup_fdre_C_D)        0.029    22.263    si_ad_change_buffer_reg[447]
  -------------------------------------------------------------------
                         required time                         22.263    
                         arrival time                         -22.697    
  -------------------------------------------------------------------
                         slack                                 -0.434    

Slack (VIOLATED) :        -0.425ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[748]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.234ns  (logic 7.430ns (29.445%)  route 17.804ns (70.555%))
  Logic Levels:           27  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.264ns = ( 22.736 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 r  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.156    11.466    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.768 r  si_ad_change_buffer[799]_i_364/O
                         net (fo=67, routed)          1.291    13.058    si_ad_change_buffer[799]_i_364_n_0
    SLICE_X75Y108        LUT5 (Prop_lut5_I1_O)        0.124    13.182 r  si_ad_change_buffer[127]_i_86/O
                         net (fo=128, routed)         1.216    14.399    si_ad_change_buffer[127]_i_86_n_0
    SLICE_X82Y103        LUT5 (Prop_lut5_I1_O)        0.150    14.549 r  si_ad_change_buffer[799]_i_838/O
                         net (fo=3, routed)           1.142    15.691    si_ad_change_buffer[799]_i_838_n_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I1_O)        0.326    16.017 r  si_ad_change_buffer[749]_i_33/O
                         net (fo=4, routed)           1.127    17.143    si_ad_change_buffer[749]_i_33_n_0
    SLICE_X85Y117        LUT6 (Prop_lut6_I0_O)        0.124    17.267 r  si_ad_change_buffer[749]_i_28/O
                         net (fo=4, routed)           1.356    18.623    si_ad_change_buffer[749]_i_28_n_0
    SLICE_X92Y125        LUT6 (Prop_lut6_I0_O)        0.124    18.747 r  si_ad_change_buffer[749]_i_23/O
                         net (fo=4, routed)           0.972    19.720    si_ad_change_buffer[749]_i_23_n_0
    SLICE_X97Y126        LUT6 (Prop_lut6_I3_O)        0.124    19.844 r  si_ad_change_buffer[748]_i_15/O
                         net (fo=1, routed)           1.240    21.084    ROTATE_RIGHT02_in[748]
    SLICE_X96Y136        LUT2 (Prop_lut2_I1_O)        0.150    21.234 r  si_ad_change_buffer[748]_i_8/O
                         net (fo=1, routed)           0.497    21.731    ROTATE_RIGHT4_out[748]
    SLICE_X97Y136        LUT6 (Prop_lut6_I0_O)        0.355    22.086 r  si_ad_change_buffer[748]_i_4/O
                         net (fo=1, routed)           0.351    22.437    si_ad_change_buffer[748]_i_4_n_0
    SLICE_X96Y136        LUT5 (Prop_lut5_I4_O)        0.124    22.561 r  si_ad_change_buffer[748]_i_1/O
                         net (fo=1, routed)           0.000    22.561    si_ad_change_buffer[748]_i_1_n_0
    SLICE_X96Y136        FDRE                                         r  si_ad_change_buffer_reg[748]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.546    22.736    clk_out1
    SLICE_X96Y136        FDRE                                         r  si_ad_change_buffer_reg[748]/C
                         clock pessimism             -0.507    22.228    
                         clock uncertainty           -0.173    22.055    
    SLICE_X96Y136        FDRE (Setup_fdre_C_D)        0.081    22.136    si_ad_change_buffer_reg[748]
  -------------------------------------------------------------------
                         required time                         22.136    
                         arrival time                         -22.561    
  -------------------------------------------------------------------
                         slack                                 -0.425    

Slack (VIOLATED) :        -0.424ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.424ns  (logic 7.049ns (27.725%)  route 18.375ns (72.275%))
  Logic Levels:           26  (CARRY4=8 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 22.979 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 r  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.152    11.461    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y114        LUT6 (Prop_lut6_I5_O)        0.302    11.763 r  si_ad_change_buffer[793]_i_33/O
                         net (fo=128, routed)         1.928    13.691    si_ad_change_buffer[793]_i_33_n_0
    SLICE_X66Y132        LUT5 (Prop_lut5_I3_O)        0.148    13.839 r  si_ad_change_buffer[75]_i_35/O
                         net (fo=2, routed)           0.759    14.598    si_ad_change_buffer[75]_i_35_n_0
    SLICE_X63Y132        LUT6 (Prop_lut6_I5_O)        0.328    14.926 r  si_ad_change_buffer[75]_i_32/O
                         net (fo=4, routed)           1.011    15.937    si_ad_change_buffer[75]_i_32_n_0
    SLICE_X67Y131        LUT6 (Prop_lut6_I3_O)        0.124    16.061 r  si_ad_change_buffer[43]_i_25/O
                         net (fo=4, routed)           1.688    17.749    si_ad_change_buffer[43]_i_25_n_0
    SLICE_X45Y130        LUT6 (Prop_lut6_I0_O)        0.124    17.873 r  si_ad_change_buffer[31]_i_30/O
                         net (fo=4, routed)           1.321    19.193    si_ad_change_buffer[31]_i_30_n_0
    SLICE_X39Y125        LUT6 (Prop_lut6_I1_O)        0.124    19.317 r  si_ad_change_buffer[30]_i_15/O
                         net (fo=1, routed)           0.843    20.160    ROTATE_RIGHT03_in[30]
    SLICE_X39Y111        LUT6 (Prop_lut6_I5_O)        0.124    20.284 r  si_ad_change_buffer[30]_i_8/O
                         net (fo=1, routed)           1.588    21.873    ROTATE_RIGHT4_out[30]
    SLICE_X39Y85         LUT6 (Prop_lut6_I2_O)        0.124    21.997 r  si_ad_change_buffer[30]_i_4/O
                         net (fo=1, routed)           0.631    22.628    si_ad_change_buffer[30]_i_4_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I5_O)        0.124    22.752 r  si_ad_change_buffer[30]_i_1/O
                         net (fo=1, routed)           0.000    22.752    si_ad_change_buffer[30]_i_1_n_0
    SLICE_X38Y79         FDRE                                         r  si_ad_change_buffer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.790    22.979    clk_out1
    SLICE_X38Y79         FDRE                                         r  si_ad_change_buffer_reg[30]/C
                         clock pessimism             -0.507    22.472    
                         clock uncertainty           -0.173    22.299    
    SLICE_X38Y79         FDRE (Setup_fdre_C_D)        0.029    22.328    si_ad_change_buffer_reg[30]
  -------------------------------------------------------------------
                         required time                         22.328    
                         arrival time                         -22.752    
  -------------------------------------------------------------------
                         slack                                 -0.424    

Slack (VIOLATED) :        -0.416ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[746]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.176ns  (logic 7.436ns (29.537%)  route 17.740ns (70.463%))
  Logic Levels:           27  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.264ns = ( 22.736 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 r  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.156    11.466    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.768 r  si_ad_change_buffer[799]_i_364/O
                         net (fo=67, routed)          1.142    12.910    si_ad_change_buffer[799]_i_364_n_0
    SLICE_X77Y108        LUT5 (Prop_lut5_I1_O)        0.124    13.034 r  si_ad_change_buffer[384]_i_224/O
                         net (fo=128, routed)         1.333    14.367    si_ad_change_buffer[384]_i_224_n_0
    SLICE_X81Y99         LUT5 (Prop_lut5_I1_O)        0.150    14.517 r  si_ad_change_buffer[799]_i_976/O
                         net (fo=3, routed)           0.861    15.377    si_ad_change_buffer[799]_i_976_n_0
    SLICE_X82Y99         LUT6 (Prop_lut6_I1_O)        0.332    15.709 r  si_ad_change_buffer[766]_i_39/O
                         net (fo=4, routed)           1.601    17.310    si_ad_change_buffer[766]_i_39_n_0
    SLICE_X87Y120        LUT6 (Prop_lut6_I3_O)        0.124    17.434 r  si_ad_change_buffer[750]_i_28/O
                         net (fo=4, routed)           1.232    18.666    si_ad_change_buffer[750]_i_28_n_0
    SLICE_X97Y120        LUT6 (Prop_lut6_I3_O)        0.124    18.790 r  si_ad_change_buffer[746]_i_23/O
                         net (fo=4, routed)           1.312    20.102    si_ad_change_buffer[746]_i_23_n_0
    SLICE_X97Y136        LUT6 (Prop_lut6_I0_O)        0.124    20.226 r  si_ad_change_buffer[746]_i_15/O
                         net (fo=1, routed)           0.658    20.884    ROTATE_RIGHT02_in[746]
    SLICE_X98Y136        LUT2 (Prop_lut2_I1_O)        0.150    21.034 r  si_ad_change_buffer[746]_i_8/O
                         net (fo=1, routed)           0.583    21.617    ROTATE_RIGHT4_out[746]
    SLICE_X99Y136        LUT6 (Prop_lut6_I0_O)        0.355    21.972 r  si_ad_change_buffer[746]_i_4/O
                         net (fo=1, routed)           0.407    22.379    si_ad_change_buffer[746]_i_4_n_0
    SLICE_X99Y136        LUT5 (Prop_lut5_I4_O)        0.124    22.503 r  si_ad_change_buffer[746]_i_1/O
                         net (fo=1, routed)           0.000    22.503    si_ad_change_buffer[746]_i_1_n_0
    SLICE_X99Y136        FDRE                                         r  si_ad_change_buffer_reg[746]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.546    22.736    clk_out1
    SLICE_X99Y136        FDRE                                         r  si_ad_change_buffer_reg[746]/C
                         clock pessimism             -0.507    22.228    
                         clock uncertainty           -0.173    22.055    
    SLICE_X99Y136        FDRE (Setup_fdre_C_D)        0.031    22.086    si_ad_change_buffer_reg[746]
  -------------------------------------------------------------------
                         required time                         22.086    
                         arrival time                         -22.503    
  -------------------------------------------------------------------
                         slack                                 -0.416    

Slack (VIOLATED) :        -0.385ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[446]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.371ns  (logic 7.179ns (28.296%)  route 18.192ns (71.704%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=1 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 22.916 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 r  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.156    11.466    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.768 r  si_ad_change_buffer[799]_i_364/O
                         net (fo=67, routed)          1.056    12.824    si_ad_change_buffer[799]_i_364_n_0
    SLICE_X82Y109        LUT5 (Prop_lut5_I1_O)        0.150    12.974 r  si_ad_change_buffer[384]_i_220/O
                         net (fo=128, routed)         1.545    14.519    si_ad_change_buffer[384]_i_220_n_0
    SLICE_X89Y112        LUT4 (Prop_lut4_I1_O)        0.332    14.851 r  si_ad_change_buffer[520]_i_29/O
                         net (fo=2, routed)           1.285    16.136    si_ad_change_buffer[520]_i_29_n_0
    SLICE_X70Y111        LUT5 (Prop_lut5_I2_O)        0.124    16.260 r  si_ad_change_buffer[456]_i_27/O
                         net (fo=4, routed)           1.673    17.933    si_ad_change_buffer[456]_i_27_n_0
    SLICE_X91Y103        LUT6 (Prop_lut6_I0_O)        0.124    18.057 r  si_ad_change_buffer[456]_i_23/O
                         net (fo=4, routed)           0.688    18.745    si_ad_change_buffer[456]_i_23_n_0
    SLICE_X91Y103        LUT6 (Prop_lut6_I1_O)        0.124    18.869 r  si_ad_change_buffer[448]_i_19/O
                         net (fo=4, routed)           1.343    20.212    si_ad_change_buffer[448]_i_19_n_0
    SLICE_X102Y100       LUT6 (Prop_lut6_I1_O)        0.124    20.336 r  si_ad_change_buffer[446]_i_13/O
                         net (fo=1, routed)           0.872    21.208    ROTATE_RIGHT02_in[446]
    SLICE_X105Y94        LUT4 (Prop_lut4_I3_O)        0.124    21.332 r  si_ad_change_buffer[446]_i_7/O
                         net (fo=1, routed)           0.622    21.954    ROTATE_RIGHT4_out[446]
    SLICE_X108Y89        LUT6 (Prop_lut6_I0_O)        0.124    22.078 r  si_ad_change_buffer[446]_i_4/O
                         net (fo=1, routed)           0.496    22.574    si_ad_change_buffer[446]_i_4_n_0
    SLICE_X108Y89        LUT5 (Prop_lut5_I4_O)        0.124    22.698 r  si_ad_change_buffer[446]_i_1/O
                         net (fo=1, routed)           0.000    22.698    si_ad_change_buffer[446]_i_1_n_0
    SLICE_X108Y89        FDRE                                         r  si_ad_change_buffer_reg[446]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.727    22.916    clk_out1
    SLICE_X108Y89        FDRE                                         r  si_ad_change_buffer_reg[446]/C
                         clock pessimism             -0.507    22.409    
                         clock uncertainty           -0.173    22.236    
    SLICE_X108Y89        FDRE (Setup_fdre_C_D)        0.077    22.313    si_ad_change_buffer_reg[446]
  -------------------------------------------------------------------
                         required time                         22.313    
                         arrival time                         -22.698    
  -------------------------------------------------------------------
                         slack                                 -0.385    

Slack (VIOLATED) :        -0.376ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[428]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.360ns  (logic 7.179ns (28.309%)  route 18.181ns (71.691%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=1 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 22.912 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 r  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.156    11.466    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.768 r  si_ad_change_buffer[799]_i_364/O
                         net (fo=67, routed)          1.056    12.824    si_ad_change_buffer[799]_i_364_n_0
    SLICE_X82Y109        LUT5 (Prop_lut5_I1_O)        0.150    12.974 r  si_ad_change_buffer[384]_i_220/O
                         net (fo=128, routed)         1.545    14.519    si_ad_change_buffer[384]_i_220_n_0
    SLICE_X89Y112        LUT4 (Prop_lut4_I1_O)        0.332    14.851 r  si_ad_change_buffer[520]_i_29/O
                         net (fo=2, routed)           1.285    16.136    si_ad_change_buffer[520]_i_29_n_0
    SLICE_X70Y111        LUT5 (Prop_lut5_I2_O)        0.124    16.260 r  si_ad_change_buffer[456]_i_27/O
                         net (fo=4, routed)           1.600    17.861    si_ad_change_buffer[456]_i_27_n_0
    SLICE_X91Y106        LUT6 (Prop_lut6_I3_O)        0.124    17.985 r  si_ad_change_buffer[440]_i_23/O
                         net (fo=4, routed)           0.729    18.713    si_ad_change_buffer[440]_i_23_n_0
    SLICE_X86Y101        LUT6 (Prop_lut6_I5_O)        0.124    18.837 r  si_ad_change_buffer[428]_i_19/O
                         net (fo=4, routed)           1.444    20.281    si_ad_change_buffer[428]_i_19_n_0
    SLICE_X98Y98         LUT6 (Prop_lut6_I0_O)        0.124    20.405 r  si_ad_change_buffer[428]_i_13/O
                         net (fo=1, routed)           0.678    21.083    ROTATE_RIGHT02_in[428]
    SLICE_X98Y94         LUT4 (Prop_lut4_I3_O)        0.124    21.207 r  si_ad_change_buffer[428]_i_7/O
                         net (fo=1, routed)           0.808    22.016    ROTATE_RIGHT4_out[428]
    SLICE_X104Y86        LUT6 (Prop_lut6_I0_O)        0.124    22.140 r  si_ad_change_buffer[428]_i_4/O
                         net (fo=1, routed)           0.423    22.563    si_ad_change_buffer[428]_i_4_n_0
    SLICE_X104Y85        LUT5 (Prop_lut5_I4_O)        0.124    22.687 r  si_ad_change_buffer[428]_i_1/O
                         net (fo=1, routed)           0.000    22.687    si_ad_change_buffer[428]_i_1_n_0
    SLICE_X104Y85        FDRE                                         r  si_ad_change_buffer_reg[428]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.723    22.912    clk_out1
    SLICE_X104Y85        FDRE                                         r  si_ad_change_buffer_reg[428]/C
                         clock pessimism             -0.507    22.405    
                         clock uncertainty           -0.173    22.232    
    SLICE_X104Y85        FDRE (Setup_fdre_C_D)        0.079    22.311    si_ad_change_buffer_reg[428]
  -------------------------------------------------------------------
                         required time                         22.311    
                         arrival time                         -22.687    
  -------------------------------------------------------------------
                         slack                                 -0.376    

Slack (VIOLATED) :        -0.376ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[696]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.145ns  (logic 7.666ns (30.487%)  route 17.479ns (69.513%))
  Logic Levels:           27  (CARRY4=8 LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.254ns = ( 22.746 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 r  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.156    11.466    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.768 r  si_ad_change_buffer[799]_i_364/O
                         net (fo=67, routed)          1.290    13.058    si_ad_change_buffer[799]_i_364_n_0
    SLICE_X74Y109        LUT5 (Prop_lut5_I1_O)        0.152    13.210 r  si_ad_change_buffer[6]_i_23/O
                         net (fo=128, routed)         1.568    14.778    si_ad_change_buffer[6]_i_23_n_0
    SLICE_X85Y111        LUT5 (Prop_lut5_I1_O)        0.376    15.154 r  si_ad_change_buffer[799]_i_857/O
                         net (fo=4, routed)           1.404    16.558    si_ad_change_buffer[799]_i_857_n_0
    SLICE_X98Y112        LUT6 (Prop_lut6_I1_O)        0.332    16.890 r  si_ad_change_buffer[704]_i_31/O
                         net (fo=4, routed)           1.039    17.928    si_ad_change_buffer[704]_i_31_n_0
    SLICE_X103Y123       LUT6 (Prop_lut6_I0_O)        0.124    18.052 r  si_ad_change_buffer[704]_i_26/O
                         net (fo=4, routed)           0.668    18.721    si_ad_change_buffer[704]_i_26_n_0
    SLICE_X101Y123       LUT6 (Prop_lut6_I1_O)        0.124    18.845 r  si_ad_change_buffer[696]_i_24/O
                         net (fo=4, routed)           1.292    20.137    si_ad_change_buffer[696]_i_24_n_0
    SLICE_X107Y129       LUT6 (Prop_lut6_I0_O)        0.124    20.261 r  si_ad_change_buffer[696]_i_15/O
                         net (fo=1, routed)           0.637    20.897    ROTATE_RIGHT02_in[696]
    SLICE_X107Y130       LUT2 (Prop_lut2_I1_O)        0.149    21.046 r  si_ad_change_buffer[696]_i_8/O
                         net (fo=1, routed)           0.476    21.522    ROTATE_RIGHT4_out[696]
    SLICE_X115Y129       LUT6 (Prop_lut6_I0_O)        0.332    21.854 r  si_ad_change_buffer[696]_i_4/O
                         net (fo=1, routed)           0.494    22.348    si_ad_change_buffer[696]_i_4_n_0
    SLICE_X118Y129       LUT5 (Prop_lut5_I4_O)        0.124    22.472 r  si_ad_change_buffer[696]_i_1/O
                         net (fo=1, routed)           0.000    22.472    si_ad_change_buffer[696]_i_1_n_0
    SLICE_X118Y129       FDRE                                         r  si_ad_change_buffer_reg[696]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.556    22.746    clk_out1
    SLICE_X118Y129       FDRE                                         r  si_ad_change_buffer_reg[696]/C
                         clock pessimism             -0.507    22.238    
                         clock uncertainty           -0.173    22.065    
    SLICE_X118Y129       FDRE (Setup_fdre_C_D)        0.031    22.096    si_ad_change_buffer_reg[696]
  -------------------------------------------------------------------
                         required time                         22.096    
                         arrival time                         -22.472    
  -------------------------------------------------------------------
                         slack                                 -0.376    

Slack (VIOLATED) :        -0.373ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[426]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.306ns  (logic 7.179ns (28.369%)  route 18.127ns (71.631%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=1 LUT4=4 LUT5=5 LUT6=7)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 22.911 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 r  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.156    11.466    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y107        LUT6 (Prop_lut6_I0_O)        0.302    11.768 r  si_ad_change_buffer[799]_i_364/O
                         net (fo=67, routed)          1.056    12.824    si_ad_change_buffer[799]_i_364_n_0
    SLICE_X82Y109        LUT5 (Prop_lut5_I1_O)        0.150    12.974 r  si_ad_change_buffer[384]_i_220/O
                         net (fo=128, routed)         1.545    14.519    si_ad_change_buffer[384]_i_220_n_0
    SLICE_X89Y112        LUT4 (Prop_lut4_I1_O)        0.332    14.851 r  si_ad_change_buffer[520]_i_29/O
                         net (fo=2, routed)           1.285    16.136    si_ad_change_buffer[520]_i_29_n_0
    SLICE_X70Y111        LUT5 (Prop_lut5_I2_O)        0.124    16.260 r  si_ad_change_buffer[456]_i_27/O
                         net (fo=4, routed)           1.600    17.861    si_ad_change_buffer[456]_i_27_n_0
    SLICE_X91Y106        LUT6 (Prop_lut6_I3_O)        0.124    17.985 r  si_ad_change_buffer[440]_i_23/O
                         net (fo=4, routed)           0.729    18.713    si_ad_change_buffer[440]_i_23_n_0
    SLICE_X86Y101        LUT6 (Prop_lut6_I5_O)        0.124    18.837 r  si_ad_change_buffer[428]_i_19/O
                         net (fo=4, routed)           1.398    20.236    si_ad_change_buffer[428]_i_19_n_0
    SLICE_X98Y100        LUT6 (Prop_lut6_I1_O)        0.124    20.360 r  si_ad_change_buffer[426]_i_13/O
                         net (fo=1, routed)           0.171    20.531    ROTATE_RIGHT02_in[426]
    SLICE_X98Y100        LUT4 (Prop_lut4_I3_O)        0.124    20.655 r  si_ad_change_buffer[426]_i_7/O
                         net (fo=1, routed)           1.038    21.693    ROTATE_RIGHT4_out[426]
    SLICE_X107Y92        LUT6 (Prop_lut6_I0_O)        0.124    21.817 r  si_ad_change_buffer[426]_i_4/O
                         net (fo=1, routed)           0.692    22.509    si_ad_change_buffer[426]_i_4_n_0
    SLICE_X107Y84        LUT5 (Prop_lut5_I4_O)        0.124    22.633 r  si_ad_change_buffer[426]_i_1/O
                         net (fo=1, routed)           0.000    22.633    si_ad_change_buffer[426]_i_1_n_0
    SLICE_X107Y84        FDRE                                         r  si_ad_change_buffer_reg[426]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.722    22.911    clk_out1
    SLICE_X107Y84        FDRE                                         r  si_ad_change_buffer_reg[426]/C
                         clock pessimism             -0.507    22.404    
                         clock uncertainty           -0.173    22.231    
    SLICE_X107Y84        FDRE (Setup_fdre_C_D)        0.029    22.260    si_ad_change_buffer_reg[426]
  -------------------------------------------------------------------
                         required time                         22.260    
                         arrival time                         -22.633    
  -------------------------------------------------------------------
                         slack                                 -0.373    

Slack (VIOLATED) :        -0.352ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[256]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.296ns  (logic 7.049ns (27.866%)  route 18.247ns (72.134%))
  Logic Levels:           26  (CARRY4=8 LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=9)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 22.872 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.673ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.653    -2.673    clk_out1
    SLICE_X75Y110        FDRE                                         r  si_ad_value_picture_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.456    -2.217 f  si_ad_value_picture_reg[3]/Q
                         net (fo=19, routed)          0.755    -1.462    si_ad_value_picture_reg_n_0_[3]
    SLICE_X75Y110        LUT2 (Prop_lut2_I0_O)        0.152    -1.310 r  si_ad_change_buffer[799]_i_721/O
                         net (fo=1, routed)           0.672    -0.638    si_ad_change_buffer[799]_i_721_n_0
    SLICE_X74Y110        LUT6 (Prop_lut6_I1_O)        0.326    -0.312 r  si_ad_change_buffer[799]_i_357/O
                         net (fo=1, routed)           0.000    -0.312    si_ad_change_buffer[799]_i_357_n_0
    SLICE_X74Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.064 r  si_ad_change_buffer_reg[799]_i_193/CO[3]
                         net (fo=1, routed)           0.000     0.064    si_ad_change_buffer_reg[799]_i_193_n_0
    SLICE_X74Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.387 r  si_value_pixel_reg[11]_i_40/O[1]
                         net (fo=2, routed)           0.896     1.284    si_value_pixel_reg[11]_i_40_n_6
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.306     1.590 f  si_value_pixel[11]_i_39/O
                         net (fo=3, routed)           0.758     2.348    si_value_pixel[11]_i_39_n_0
    SLICE_X77Y109        LUT6 (Prop_lut6_I2_O)        0.124     2.472 r  si_value_pixel[11]_i_29/O
                         net (fo=2, routed)           0.696     3.167    si_value_pixel[11]_i_29_n_0
    SLICE_X77Y111        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.565 r  si_value_pixel_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.565    si_value_pixel_reg[11]_i_26_n_0
    SLICE_X77Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.787 r  si_value_pixel_reg[11]_i_36/O[0]
                         net (fo=15, routed)          0.978     4.766    si_value_pixel1[11]
    SLICE_X78Y112        LUT3 (Prop_lut3_I2_O)        0.299     5.065 f  si_ad_change_buffer[0]_i_168/O
                         net (fo=2, routed)           0.679     5.744    si_ad_change_buffer[0]_i_168_n_0
    SLICE_X78Y112        LUT5 (Prop_lut5_I0_O)        0.124     5.868 r  si_ad_change_buffer[0]_i_147/O
                         net (fo=2, routed)           0.633     6.501    si_ad_change_buffer[0]_i_147_n_0
    SLICE_X79Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.625 r  si_ad_change_buffer[0]_i_151/O
                         net (fo=1, routed)           0.000     6.625    si_ad_change_buffer[0]_i_151_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.175 r  si_ad_change_buffer_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.175    si_ad_change_buffer_reg[0]_i_125_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  si_ad_change_buffer_reg[0]_i_204/O[1]
                         net (fo=2, routed)           0.658     8.167    si_ad_change_buffer_reg[0]_i_204_n_6
    SLICE_X78Y113        LUT4 (Prop_lut4_I3_O)        0.303     8.470 r  si_ad_change_buffer[0]_i_190/O
                         net (fo=1, routed)           0.000     8.470    si_ad_change_buffer[0]_i_190_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.697 r  si_ad_change_buffer_reg[0]_i_171/O[1]
                         net (fo=1, routed)           0.729     9.426    si_ad_change_buffer_reg[0]_i_171_n_6
    SLICE_X78Y110        LUT2 (Prop_lut2_I1_O)        0.303     9.729 r  si_ad_change_buffer[0]_i_154/O
                         net (fo=1, routed)           0.000     9.729    si_ad_change_buffer[0]_i_154_n_0
    SLICE_X78Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.309 f  si_ad_change_buffer_reg[0]_i_126/O[2]
                         net (fo=105, routed)         1.152    11.461    si_ad_change_buffer_reg[0]_i_126_n_5
    SLICE_X79Y114        LUT6 (Prop_lut6_I5_O)        0.302    11.763 f  si_ad_change_buffer[793]_i_33/O
                         net (fo=128, routed)         1.658    13.421    si_ad_change_buffer[793]_i_33_n_0
    SLICE_X71Y129        LUT4 (Prop_lut4_I3_O)        0.150    13.571 r  si_ad_change_buffer[363]_i_31/O
                         net (fo=2, routed)           0.973    14.544    si_ad_change_buffer[363]_i_31_n_0
    SLICE_X69Y130        LUT6 (Prop_lut6_I0_O)        0.326    14.870 r  si_ad_change_buffer[299]_i_27/O
                         net (fo=4, routed)           1.389    16.259    si_ad_change_buffer[299]_i_27_n_0
    SLICE_X59Y129        LUT6 (Prop_lut6_I3_O)        0.124    16.383 r  si_ad_change_buffer[267]_i_27/O
                         net (fo=4, routed)           0.840    17.223    si_ad_change_buffer[267]_i_27_n_0
    SLICE_X56Y129        LUT6 (Prop_lut6_I3_O)        0.124    17.347 r  si_ad_change_buffer[259]_i_23/O
                         net (fo=4, routed)           1.556    18.903    si_ad_change_buffer[259]_i_23_n_0
    SLICE_X56Y117        LUT6 (Prop_lut6_I0_O)        0.124    19.027 r  si_ad_change_buffer[256]_i_15/O
                         net (fo=1, routed)           1.306    20.333    ROTATE_RIGHT03_in[256]
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.124    20.457 r  si_ad_change_buffer[256]_i_8/O
                         net (fo=1, routed)           1.400    21.857    ROTATE_RIGHT4_out[256]
    SLICE_X75Y76         LUT6 (Prop_lut6_I2_O)        0.124    21.981 r  si_ad_change_buffer[256]_i_4/O
                         net (fo=1, routed)           0.518    22.499    si_ad_change_buffer[256]_i_4_n_0
    SLICE_X76Y72         LUT6 (Prop_lut6_I5_O)        0.124    22.623 r  si_ad_change_buffer[256]_i_1/O
                         net (fo=1, routed)           0.000    22.623    si_ad_change_buffer[256]_i_1_n_0
    SLICE_X76Y72         FDRE                                         r  si_ad_change_buffer_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.683    22.872    clk_out1
    SLICE_X76Y72         FDRE                                         r  si_ad_change_buffer_reg[256]/C
                         clock pessimism             -0.507    22.365    
                         clock uncertainty           -0.173    22.192    
    SLICE_X76Y72         FDRE (Setup_fdre_C_D)        0.079    22.271    si_ad_change_buffer_reg[256]
  -------------------------------------------------------------------
                         required time                         22.271    
                         arrival time                         -22.623    
  -------------------------------------------------------------------
                         slack                                 -0.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 si_ad_calc_picture_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_picture_reg[2]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.573%)  route 0.183ns (56.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.442ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.582    -0.666    clk_out1
    SLICE_X53Y135        FDRE                                         r  si_ad_calc_picture_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.525 r  si_ad_calc_picture_reg[5]/Q
                         net (fo=3, routed)           0.183    -0.342    si_ad_calc_picture[5]
    SLICE_X54Y136        FDRE                                         r  si_ad_value_picture_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.851    -0.442    clk_out1
    SLICE_X54Y136        FDRE                                         r  si_ad_value_picture_reg[2]__0/C
                         clock pessimism             -0.189    -0.631    
                         clock uncertainty            0.173    -0.458    
    SLICE_X54Y136        FDRE (Hold_fdre_C_D)         0.066    -0.392    si_ad_value_picture_reg[2]__0
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[143]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[143]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.797%)  route 0.167ns (54.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.643    -0.604    clk_out1
    SLICE_X53Y79         FDRE                                         r  si_ad_change_buffer_reg[143]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  si_ad_change_buffer_reg[143]/Q
                         net (fo=1, routed)           0.167    -0.296    si_ad_change_buffer_reg_n_0_[143]
    SLICE_X53Y77         FDRE                                         r  mem_dina_reg[143]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.913    -0.380    clk_out1
    SLICE_X53Y77         FDRE                                         r  mem_dina_reg[143]/C
                         clock pessimism             -0.212    -0.592    
                         clock uncertainty            0.173    -0.419    
    SLICE_X53Y77         FDRE (Hold_fdre_C_D)         0.072    -0.347    mem_dina_reg[143]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.377ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.642    -0.605    clk_out1
    SLICE_X45Y78         FDRE                                         r  si_ad_change_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  si_ad_change_buffer_reg[5]/Q
                         net (fo=1, routed)           0.164    -0.300    si_ad_change_buffer_reg_n_0_[5]
    SLICE_X45Y79         FDRE                                         r  mem_dina_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.916    -0.377    clk_out1
    SLICE_X45Y79         FDRE                                         r  mem_dina_reg[5]/C
                         clock pessimism             -0.213    -0.590    
                         clock uncertainty            0.173    -0.417    
    SLICE_X45Y79         FDRE (Hold_fdre_C_D)         0.066    -0.351    mem_dina_reg[5]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.642    -0.605    clk_out1
    SLICE_X47Y72         FDRE                                         r  si_ad_change_buffer_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  si_ad_change_buffer_reg[87]/Q
                         net (fo=1, routed)           0.155    -0.309    si_ad_change_buffer_reg_n_0_[87]
    SLICE_X48Y72         FDRE                                         r  mem_dina_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.913    -0.380    clk_out1
    SLICE_X48Y72         FDRE                                         r  mem_dina_reg[87]/C
                         clock pessimism             -0.212    -0.592    
                         clock uncertainty            0.173    -0.419    
    SLICE_X48Y72         FDRE (Hold_fdre_C_D)         0.059    -0.360    mem_dina_reg[87]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.252%)  route 0.178ns (55.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.642    -0.605    clk_out1
    SLICE_X45Y78         FDRE                                         r  si_ad_change_buffer_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  si_ad_change_buffer_reg[80]/Q
                         net (fo=1, routed)           0.178    -0.287    si_ad_change_buffer_reg_n_0_[80]
    SLICE_X42Y77         FDRE                                         r  mem_dina_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.914    -0.379    clk_out1
    SLICE_X42Y77         FDRE                                         r  mem_dina_reg[80]/C
                         clock pessimism             -0.192    -0.571    
                         clock uncertainty            0.173    -0.398    
    SLICE_X42Y77         FDRE (Hold_fdre_C_D)         0.060    -0.338    mem_dina_reg[80]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 vga0/vid_screen_v_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_addrb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.110%)  route 0.170ns (50.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.674    -0.573    vga0/clk_out1
    SLICE_X144Y76        FDSE                                         r  vga0/vid_screen_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y76        FDSE (Prop_fdse_C_Q)         0.164    -0.409 r  vga0/vid_screen_v_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.239    vid_screen_v[2]
    SLICE_X143Y76        FDRE                                         r  mem_addrb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.946    -0.347    clk_out1
    SLICE_X143Y76        FDRE                                         r  mem_addrb_reg[2]/C
                         clock pessimism             -0.192    -0.539    
                         clock uncertainty            0.173    -0.366    
    SLICE_X143Y76        FDRE (Hold_fdre_C_D)         0.075    -0.291    mem_addrb_reg[2]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.046%)  route 0.187ns (56.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.676    -0.571    clk_out1
    SLICE_X34Y79         FDRE                                         r  si_ad_change_buffer_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  si_ad_change_buffer_reg[53]/Q
                         net (fo=1, routed)           0.187    -0.244    si_ad_change_buffer_reg_n_0_[53]
    SLICE_X37Y81         FDRE                                         r  mem_dina_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.950    -0.343    clk_out1
    SLICE_X37Y81         FDRE                                         r  mem_dina_reg[53]/C
                         clock pessimism             -0.192    -0.535    
                         clock uncertainty            0.173    -0.362    
    SLICE_X37Y81         FDRE (Hold_fdre_C_D)         0.066    -0.296    mem_dina_reg[53]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.028%)  route 0.179ns (55.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.373ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.647    -0.600    clk_out1
    SLICE_X43Y83         FDRE                                         r  si_ad_change_buffer_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  si_ad_change_buffer_reg[58]/Q
                         net (fo=1, routed)           0.179    -0.280    si_ad_change_buffer_reg_n_0_[58]
    SLICE_X44Y83         FDRE                                         r  mem_dina_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.920    -0.373    clk_out1
    SLICE_X44Y83         FDRE                                         r  mem_dina_reg[58]/C
                         clock pessimism             -0.192    -0.565    
                         clock uncertainty            0.173    -0.392    
    SLICE_X44Y83         FDRE (Hold_fdre_C_D)         0.059    -0.333    mem_dina_reg[58]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.028%)  route 0.179ns (55.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.642    -0.605    clk_out1
    SLICE_X43Y71         FDRE                                         r  si_ad_change_buffer_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  si_ad_change_buffer_reg[82]/Q
                         net (fo=1, routed)           0.179    -0.285    si_ad_change_buffer_reg_n_0_[82]
    SLICE_X44Y71         FDRE                                         r  mem_dina_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.915    -0.378    clk_out1
    SLICE_X44Y71         FDRE                                         r  mem_dina_reg[82]/C
                         clock pessimism             -0.192    -0.570    
                         clock uncertainty            0.173    -0.397    
    SLICE_X44Y71         FDRE (Hold_fdre_C_D)         0.059    -0.338    mem_dina_reg[82]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.107%)  route 0.170ns (50.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.676    -0.571    clk_out1
    SLICE_X36Y81         FDRE                                         r  si_ad_change_buffer_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  si_ad_change_buffer_reg[60]/Q
                         net (fo=1, routed)           0.170    -0.237    si_ad_change_buffer_reg_n_0_[60]
    SLICE_X39Y81         FDRE                                         r  mem_dina_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.949    -0.344    clk_out1
    SLICE_X39Y81         FDRE                                         r  mem_dina_reg[60]/C
                         clock pessimism             -0.192    -0.536    
                         clock uncertainty            0.173    -0.363    
    SLICE_X39Y81         FDRE (Hold_fdre_C_D)         0.072    -0.291    mem_dina_reg[60]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.054    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack       19.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.404ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 0.419ns (10.386%)  route 3.615ns (89.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.821    -2.505    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y131       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.419    -2.086 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.615     1.529    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.529    
  -------------------------------------------------------------------
                         slack                                 19.404    

Slack (MET) :             19.450ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 0.419ns (10.487%)  route 3.576ns (89.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.821    -2.505    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y131       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.419    -2.086 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.576     1.490    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.964    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.940    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.940    
                         arrival time                          -1.490    
  -------------------------------------------------------------------
                         slack                                 19.450    

Slack (MET) :             19.545ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.419ns (10.762%)  route 3.474ns (89.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.821    -2.505    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y131       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.419    -2.086 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.474     1.389    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                 19.545    

Slack (MET) :             19.588ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.419ns (10.864%)  route 3.438ns (89.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.821    -2.505    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y131       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.419    -2.086 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.438     1.352    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.964    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.940    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.940    
                         arrival time                          -1.352    
  -------------------------------------------------------------------
                         slack                                 19.588    

Slack (MET) :             19.695ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.419ns (11.195%)  route 3.324ns (88.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.821    -2.505    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y131       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.419    -2.086 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.324     1.238    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.238    
  -------------------------------------------------------------------
                         slack                                 19.695    

Slack (MET) :             19.799ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 0.419ns (11.505%)  route 3.223ns (88.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.821    -2.505    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y131       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.419    -2.086 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.223     1.137    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.936    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.936    
                         arrival time                          -1.137    
  -------------------------------------------------------------------
                         slack                                 19.799    

Slack (MET) :             19.846ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.419ns (11.664%)  route 3.173ns (88.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.821    -2.505    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y131       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.419    -2.086 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.173     1.087    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                 19.846    

Slack (MET) :             19.938ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.419ns (11.960%)  route 3.084ns (88.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.821    -2.505    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y131       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.419    -2.086 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.084     0.999    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.936    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.936    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                 19.938    

Slack (MET) :             21.092ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.518ns (18.910%)  route 2.221ns (81.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.830    -2.496    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.518    -1.978 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.221     0.243    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    21.335    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.335    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                 21.092    

Slack (MET) :             21.138ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.419ns (16.643%)  route 2.099ns (83.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.830    -2.496    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDSE (Prop_fdse_C_Q)         0.419    -2.077 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.099     0.022    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.800    21.160    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         21.160    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                 21.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.164ns (19.001%)  route 0.699ns (80.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.699     0.258    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.164ns (17.984%)  route 0.748ns (82.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.748     0.308    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.164ns (17.397%)  route 0.779ns (82.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDSE (Prop_fdse_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.779     0.339    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.141ns (14.798%)  route 0.812ns (85.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.812     0.348    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.141ns (14.648%)  route 0.822ns (85.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDSE (Prop_fdse_C_Q)         0.141    -0.460 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           0.822     0.362    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.164    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.183    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.164ns (16.933%)  route 0.805ns (83.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDSE (Prop_fdse_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.805     0.365    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.164ns (16.887%)  route 0.807ns (83.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           0.807     0.367    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.164ns (16.867%)  route 0.808ns (83.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.164    -0.441 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           0.808     0.368    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.164ns (16.865%)  route 0.808ns (83.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           0.808     0.372    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.164    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.183    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.148ns (15.891%)  route 0.783ns (84.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDSE (Prop_fdse_C_Q)         0.148    -0.456 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           0.783     0.328    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.035     0.127    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.201    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack       19.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.404ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 0.419ns (10.386%)  route 3.615ns (89.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.821    -2.505    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y131       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.419    -2.086 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.615     1.529    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.529    
  -------------------------------------------------------------------
                         slack                                 19.404    

Slack (MET) :             19.450ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 0.419ns (10.487%)  route 3.576ns (89.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.821    -2.505    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y131       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.419    -2.086 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.576     1.490    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.965    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.941    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.941    
                         arrival time                          -1.490    
  -------------------------------------------------------------------
                         slack                                 19.450    

Slack (MET) :             19.545ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.419ns (10.762%)  route 3.474ns (89.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.821    -2.505    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y131       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.419    -2.086 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.474     1.389    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                 19.545    

Slack (MET) :             19.589ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.419ns (10.864%)  route 3.438ns (89.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.821    -2.505    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y131       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.419    -2.086 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.438     1.352    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.965    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.941    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.941    
                         arrival time                          -1.352    
  -------------------------------------------------------------------
                         slack                                 19.589    

Slack (MET) :             19.696ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.419ns (11.195%)  route 3.324ns (88.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.821    -2.505    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y131       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.419    -2.086 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.324     1.238    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.238    
  -------------------------------------------------------------------
                         slack                                 19.696    

Slack (MET) :             19.800ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 0.419ns (11.505%)  route 3.223ns (88.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.821    -2.505    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y131       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.419    -2.086 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.223     1.137    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.937    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.937    
                         arrival time                          -1.137    
  -------------------------------------------------------------------
                         slack                                 19.800    

Slack (MET) :             19.846ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.419ns (11.664%)  route 3.173ns (88.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.821    -2.505    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y131       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.419    -2.086 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.173     1.087    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                 19.846    

Slack (MET) :             19.938ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.419ns (11.960%)  route 3.084ns (88.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.821    -2.505    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y131       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.419    -2.086 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.084     0.999    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.937    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.937    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                 19.938    

Slack (MET) :             21.092ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.518ns (18.910%)  route 2.221ns (81.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.830    -2.496    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.518    -1.978 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.221     0.243    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    21.336    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.336    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                 21.092    

Slack (MET) :             21.139ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.419ns (16.643%)  route 2.099ns (83.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.830    -2.496    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDSE (Prop_fdse_C_Q)         0.419    -2.077 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.099     0.022    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.800    21.161    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         21.161    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                 21.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.164ns (19.001%)  route 0.699ns (80.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.699     0.258    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.164ns (17.984%)  route 0.748ns (82.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.748     0.308    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.164ns (17.397%)  route 0.779ns (82.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDSE (Prop_fdse_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.779     0.339    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.141ns (14.798%)  route 0.812ns (85.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.812     0.348    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.141ns (14.648%)  route 0.822ns (85.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDSE (Prop_fdse_C_Q)         0.141    -0.460 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           0.822     0.362    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.163    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.182    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.164ns (16.933%)  route 0.805ns (83.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDSE (Prop_fdse_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.805     0.365    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.164ns (16.887%)  route 0.807ns (83.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           0.807     0.367    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.164ns (16.867%)  route 0.808ns (83.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.164    -0.441 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           0.808     0.368    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.164ns (16.865%)  route 0.808ns (83.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           0.808     0.372    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.163    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.182    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.148ns (15.891%)  route 0.783ns (84.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDSE (Prop_fdse_C_Q)         0.148    -0.456 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           0.783     0.328    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.035     0.126    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.201    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.478    -2.034 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.454    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.698    22.888    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.421    22.466    
                         clock uncertainty           -0.173    22.293    
    SLICE_X163Y123       FDCE (Recov_fdce_C_CLR)     -0.576    21.717    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                         21.717    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.478    -2.034 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.454    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.698    22.888    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.421    22.466    
                         clock uncertainty           -0.173    22.293    
    SLICE_X163Y123       FDCE (Recov_fdce_C_CLR)     -0.576    21.717    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         21.717    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.478    -2.034 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.454    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.698    22.888    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.421    22.466    
                         clock uncertainty           -0.173    22.293    
    SLICE_X163Y123       FDCE (Recov_fdce_C_CLR)     -0.576    21.717    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.717    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.478    -2.034 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.454    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.698    22.888    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.421    22.466    
                         clock uncertainty           -0.173    22.293    
    SLICE_X163Y123       FDCE (Recov_fdce_C_CLR)     -0.576    21.717    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         21.717    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.217ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.478    -2.034 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.454    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.698    22.888    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.421    22.466    
                         clock uncertainty           -0.173    22.293    
    SLICE_X163Y123       FDPE (Recov_fdpe_C_PRE)     -0.530    21.763    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         21.763    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                 23.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.148    -0.464 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.281    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.906    -0.387    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.212    -0.599    
    SLICE_X163Y123       FDCE (Remov_fdce_C_CLR)     -0.145    -0.744    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.148    -0.464 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.281    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.906    -0.387    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.212    -0.599    
    SLICE_X163Y123       FDCE (Remov_fdce_C_CLR)     -0.145    -0.744    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.148    -0.464 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.281    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.906    -0.387    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.212    -0.599    
    SLICE_X163Y123       FDCE (Remov_fdce_C_CLR)     -0.145    -0.744    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.148    -0.464 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.281    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.906    -0.387    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.212    -0.599    
    SLICE_X163Y123       FDCE (Remov_fdce_C_CLR)     -0.145    -0.744    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.148    -0.464 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.281    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.906    -0.387    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.212    -0.599    
    SLICE_X163Y123       FDPE (Remov_fdpe_C_PRE)     -0.148    -0.747    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.747    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.466    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.478    -2.034 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.454    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.698    22.888    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.421    22.466    
                         clock uncertainty           -0.173    22.293    
    SLICE_X163Y123       FDCE (Recov_fdce_C_CLR)     -0.576    21.717    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                         21.717    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.478    -2.034 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.454    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.698    22.888    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.421    22.466    
                         clock uncertainty           -0.173    22.293    
    SLICE_X163Y123       FDCE (Recov_fdce_C_CLR)     -0.576    21.717    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         21.717    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.478    -2.034 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.454    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.698    22.888    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.421    22.466    
                         clock uncertainty           -0.173    22.293    
    SLICE_X163Y123       FDCE (Recov_fdce_C_CLR)     -0.576    21.717    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.717    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.478    -2.034 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.454    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.698    22.888    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.421    22.466    
                         clock uncertainty           -0.173    22.293    
    SLICE_X163Y123       FDCE (Recov_fdce_C_CLR)     -0.576    21.717    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         21.717    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.217ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.478    -2.034 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.454    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.698    22.888    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.421    22.466    
                         clock uncertainty           -0.173    22.293    
    SLICE_X163Y123       FDPE (Recov_fdpe_C_PRE)     -0.530    21.763    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         21.763    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                 23.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.148    -0.464 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.281    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.906    -0.387    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.212    -0.599    
                         clock uncertainty            0.173    -0.426    
    SLICE_X163Y123       FDCE (Remov_fdce_C_CLR)     -0.145    -0.571    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.148    -0.464 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.281    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.906    -0.387    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.212    -0.599    
                         clock uncertainty            0.173    -0.426    
    SLICE_X163Y123       FDCE (Remov_fdce_C_CLR)     -0.145    -0.571    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.148    -0.464 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.281    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.906    -0.387    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.212    -0.599    
                         clock uncertainty            0.173    -0.426    
    SLICE_X163Y123       FDCE (Remov_fdce_C_CLR)     -0.145    -0.571    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.148    -0.464 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.281    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.906    -0.387    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.212    -0.599    
                         clock uncertainty            0.173    -0.426    
    SLICE_X163Y123       FDCE (Remov_fdce_C_CLR)     -0.145    -0.571    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.148    -0.464 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.281    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.906    -0.387    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.212    -0.599    
                         clock uncertainty            0.173    -0.426    
    SLICE_X163Y123       FDPE (Remov_fdpe_C_PRE)     -0.148    -0.574    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.293    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       23.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.478    -2.034 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.454    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.698    22.888    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.421    22.466    
                         clock uncertainty           -0.173    22.293    
    SLICE_X163Y123       FDCE (Recov_fdce_C_CLR)     -0.576    21.717    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                         21.717    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.478    -2.034 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.454    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.698    22.888    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.421    22.466    
                         clock uncertainty           -0.173    22.293    
    SLICE_X163Y123       FDCE (Recov_fdce_C_CLR)     -0.576    21.717    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         21.717    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.478    -2.034 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.454    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.698    22.888    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.421    22.466    
                         clock uncertainty           -0.173    22.293    
    SLICE_X163Y123       FDCE (Recov_fdce_C_CLR)     -0.576    21.717    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.717    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.478    -2.034 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.454    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.698    22.888    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.421    22.466    
                         clock uncertainty           -0.173    22.293    
    SLICE_X163Y123       FDCE (Recov_fdce_C_CLR)     -0.576    21.717    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         21.717    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.217ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.478    -2.034 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.454    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.698    22.888    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.421    22.466    
                         clock uncertainty           -0.173    22.293    
    SLICE_X163Y123       FDPE (Recov_fdpe_C_PRE)     -0.530    21.763    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         21.763    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                 23.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.148    -0.464 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.281    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.906    -0.387    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.212    -0.599    
                         clock uncertainty            0.173    -0.426    
    SLICE_X163Y123       FDCE (Remov_fdce_C_CLR)     -0.145    -0.571    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.148    -0.464 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.281    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.906    -0.387    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.212    -0.599    
                         clock uncertainty            0.173    -0.426    
    SLICE_X163Y123       FDCE (Remov_fdce_C_CLR)     -0.145    -0.571    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.148    -0.464 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.281    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.906    -0.387    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.212    -0.599    
                         clock uncertainty            0.173    -0.426    
    SLICE_X163Y123       FDCE (Remov_fdce_C_CLR)     -0.145    -0.571    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.148    -0.464 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.281    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.906    -0.387    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.212    -0.599    
                         clock uncertainty            0.173    -0.426    
    SLICE_X163Y123       FDCE (Remov_fdce_C_CLR)     -0.145    -0.571    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.148    -0.464 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.281    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.906    -0.387    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.212    -0.599    
                         clock uncertainty            0.173    -0.426    
    SLICE_X163Y123       FDPE (Remov_fdpe_C_PRE)     -0.148    -0.574    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.293    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       23.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.178ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.478    -2.034 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.454    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.698    22.888    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.421    22.466    
                         clock uncertainty           -0.167    22.299    
    SLICE_X163Y123       FDCE (Recov_fdce_C_CLR)     -0.576    21.723    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                         21.723    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                 23.178    

Slack (MET) :             23.178ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.478    -2.034 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.454    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.698    22.888    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.421    22.466    
                         clock uncertainty           -0.167    22.299    
    SLICE_X163Y123       FDCE (Recov_fdce_C_CLR)     -0.576    21.723    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         21.723    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                 23.178    

Slack (MET) :             23.178ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.478    -2.034 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.454    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.698    22.888    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.421    22.466    
                         clock uncertainty           -0.167    22.299    
    SLICE_X163Y123       FDCE (Recov_fdce_C_CLR)     -0.576    21.723    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.723    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                 23.178    

Slack (MET) :             23.178ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.478    -2.034 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.454    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.698    22.888    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.421    22.466    
                         clock uncertainty           -0.167    22.299    
    SLICE_X163Y123       FDCE (Recov_fdce_C_CLR)     -0.576    21.723    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         21.723    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                 23.178    

Slack (MET) :             23.224ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.478    -2.034 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580    -1.454    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        1.698    22.888    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.421    22.466    
                         clock uncertainty           -0.167    22.299    
    SLICE_X163Y123       FDPE (Recov_fdpe_C_PRE)     -0.530    21.769    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         21.769    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                 23.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.148    -0.464 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.281    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.906    -0.387    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.212    -0.599    
    SLICE_X163Y123       FDCE (Remov_fdce_C_CLR)     -0.145    -0.744    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.148    -0.464 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.281    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.906    -0.387    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.212    -0.599    
    SLICE_X163Y123       FDCE (Remov_fdce_C_CLR)     -0.145    -0.744    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.148    -0.464 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.281    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.906    -0.387    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.212    -0.599    
    SLICE_X163Y123       FDCE (Remov_fdce_C_CLR)     -0.145    -0.744    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.148    -0.464 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.281    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.906    -0.387    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.212    -0.599    
    SLICE_X163Y123       FDCE (Remov_fdce_C_CLR)     -0.145    -0.744    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDPE (Prop_fdpe_C_Q)         0.148    -0.464 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.281    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y123       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3238, routed)        0.906    -0.387    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.212    -0.599    
    SLICE_X163Y123       FDPE (Remov_fdpe_C_PRE)     -0.148    -0.747    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.747    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.466    





