Flow report for top_synthesis
Fri Jul 03 02:59:59 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Flow Summary                                                                          ;
+------------------------------------+--------------------------------------------------+
; Flow Status                        ; Successful - Fri Jul 03 02:59:59 2015            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; top_synthesis                                    ;
; Top-level Entity Name              ; top_synthesis                                    ;
; Family                             ; Cyclone II                                       ;
; Device                             ; EP2C35F672C6                                     ;
; Timing Models                      ; Final                                            ;
; Total logic elements               ; 4,717 / 33,216 ( 14 % )                          ;
;     Total combinational functions  ; 3,847 / 33,216 ( 12 % )                          ;
;     Dedicated logic registers      ; 2,721 / 33,216 ( 8 % )                           ;
; Total registers                    ; 2757                                             ;
; Total pins                         ; 146 / 475 ( 31 % )                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 125,812 / 483,840 ( 26 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 70 ( 0 % )                                   ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                   ;
+------------------------------------+--------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 07/02/2015 02:12:16 ;
; Main task         ; Compilation         ;
; Revision Name     ; top_synthesis       ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                 ;
+-------------------------------------+---------------------------------------+---------------+-------------+----------------------+
; Assignment Name                     ; Value                                 ; Default Value ; Entity Name ; Section Id           ;
+-------------------------------------+---------------------------------------+---------------+-------------+----------------------+
; COMPILER_SIGNATURE_ID               ; 255365646973587.143579233406168       ; --            ; --          ; --                   ;
; EDA_DESIGN_ENTRY_SYNTHESIS_TOOL     ; Precision Synthesis                   ; <None>        ; --          ; --                   ;
; EDA_INPUT_DATA_FORMAT               ; Edif                                  ; --            ; --          ; eda_design_synthesis ;
; EDA_LMF_FILE                        ; mentor.lmf                            ; --            ; --          ; eda_design_synthesis ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                                  ; --            ; --          ; eda_simulation       ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL)                ; <None>        ; --          ; --                   ;
; IP_TOOL_NAME                        ; ALTDDIO_OUT                           ; --            ; --          ; --                   ;
; IP_TOOL_VERSION                     ; 12.0                                  ; --            ; --          ; --                   ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                    ; --            ; --          ; --                   ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                     ; --            ; --          ; --                   ;
; MISC_FILE                           ; sdram_altddio_out.bsf                 ; --            ; --          ; --                   ;
; MISC_FILE                           ; sdram_altddio_out_inst.vhd            ; --            ; --          ; --                   ;
; MISC_FILE                           ; sdram_altddio_out.inc                 ; --            ; --          ; --                   ;
; MISC_FILE                           ; sdram_altddio_out.cmp                 ; --            ; --          ; --                   ;
; MISC_FILE                           ; sdram_altddio_out.ppf                 ; --            ; --          ; --                   ;
; PARTITION_COLOR                     ; 16764057                              ; --            ; --          ; Top                  ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                 ; --            ; --          ; Top                  ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                ; --            ; --          ; Top                  ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                   ; --            ; --          ; --                   ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ; --            ; --          ; --                   ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                          ; --            ; --          ; --                   ;
+-------------------------------------+---------------------------------------+---------------+-------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:15     ; 1.0                     ; 549 MB              ; 00:00:06                           ;
; Fitter                    ; 00:00:24     ; 2.2                     ; 1135 MB             ; 00:00:33                           ;
; Assembler                 ; 00:00:04     ; 1.0                     ; 457 MB              ; 00:00:02                           ;
; TimeQuest Timing Analyzer ; 00:00:05     ; 1.0                     ; 504 MB              ; 00:00:03                           ;
; EDA Netlist Writer        ; 00:00:08     ; 1.0                     ; 465 MB              ; 00:00:04                           ;
; Analysis & Synthesis      ; 00:00:24     ; 1.0                     ; 555 MB              ; 00:00:08                           ;
; Partition Merge           ; 00:00:07     ; 1.0                     ; 498 MB              ; 00:00:03                           ;
; Fitter                    ; 00:00:20     ; 1.4                     ; 1133 MB             ; 00:00:19                           ;
; Assembler                 ; 00:00:05     ; 1.0                     ; 453 MB              ; 00:00:03                           ;
; TimeQuest Timing Analyzer ; 00:00:09     ; 1.0                     ; 513 MB              ; 00:00:04                           ;
; EDA Netlist Writer        ; 00:00:11     ; 1.0                     ; 465 MB              ; 00:00:04                           ;
; Analysis & Synthesis      ; 00:00:37     ; 1.2                     ; 595 MB              ; 00:00:16                           ;
; Partition Merge           ; 00:00:06     ; 1.0                     ; 498 MB              ; 00:00:03                           ;
; Fitter                    ; 00:00:20     ; 1.0                     ; 1149 MB             ; 00:00:23                           ;
; Assembler                 ; 00:00:04     ; 1.0                     ; 453 MB              ; 00:00:03                           ;
; TimeQuest Timing Analyzer ; 00:00:07     ; 1.0                     ; 523 MB              ; 00:00:04                           ;
; EDA Netlist Writer        ; 00:00:11     ; 1.0                     ; 461 MB              ; 00:00:05                           ;
; Analysis & Synthesis      ; 00:00:22     ; 1.1                     ; 570 MB              ; 00:00:15                           ;
; Partition Merge           ; 00:00:04     ; 1.0                     ; 498 MB              ; 00:00:03                           ;
; Fitter                    ; 00:00:20     ; 1.4                     ; 1132 MB             ; 00:00:22                           ;
; Assembler                 ; 00:00:04     ; 1.0                     ; 453 MB              ; 00:00:03                           ;
; TimeQuest Timing Analyzer ; 00:00:08     ; 1.0                     ; 517 MB              ; 00:00:04                           ;
; EDA Netlist Writer        ; 00:00:08     ; 1.0                     ; 461 MB              ; 00:00:04                           ;
; Total                     ; 00:04:43     ; --                      ; --                  ; 00:03:14                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; DIGLAB-09        ; Windows 7 ; 6.1        ; x86_64         ;
; Fitter                    ; DIGLAB-09        ; Windows 7 ; 6.1        ; x86_64         ;
; Assembler                 ; DIGLAB-09        ; Windows 7 ; 6.1        ; x86_64         ;
; TimeQuest Timing Analyzer ; DIGLAB-09        ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; DIGLAB-09        ; Windows 7 ; 6.1        ; x86_64         ;
; Analysis & Synthesis      ; DIGLAB-14        ; Windows 7 ; 6.1        ; x86_64         ;
; Partition Merge           ; DIGLAB-14        ; Windows 7 ; 6.1        ; x86_64         ;
; Fitter                    ; DIGLAB-14        ; Windows 7 ; 6.1        ; x86_64         ;
; Assembler                 ; DIGLAB-14        ; Windows 7 ; 6.1        ; x86_64         ;
; TimeQuest Timing Analyzer ; DIGLAB-14        ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; DIGLAB-14        ; Windows 7 ; 6.1        ; x86_64         ;
; Analysis & Synthesis      ; DIGLAB-14        ; Windows 7 ; 6.1        ; x86_64         ;
; Partition Merge           ; DIGLAB-14        ; Windows 7 ; 6.1        ; x86_64         ;
; Fitter                    ; DIGLAB-14        ; Windows 7 ; 6.1        ; x86_64         ;
; Assembler                 ; DIGLAB-14        ; Windows 7 ; 6.1        ; x86_64         ;
; TimeQuest Timing Analyzer ; DIGLAB-14        ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; DIGLAB-14        ; Windows 7 ; 6.1        ; x86_64         ;
; Analysis & Synthesis      ; DIGLAB-14        ; Windows 7 ; 6.1        ; x86_64         ;
; Partition Merge           ; DIGLAB-14        ; Windows 7 ; 6.1        ; x86_64         ;
; Fitter                    ; DIGLAB-14        ; Windows 7 ; 6.1        ; x86_64         ;
; Assembler                 ; DIGLAB-14        ; Windows 7 ; 6.1        ; x86_64         ;
; TimeQuest Timing Analyzer ; DIGLAB-14        ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; DIGLAB-14        ; Windows 7 ; 6.1        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off top_synthesis -c top_synthesis
quartus_fit --read_settings_files=off --write_settings_files=off top_synthesis -c top_synthesis
quartus_asm --read_settings_files=off --write_settings_files=off top_synthesis -c top_synthesis
quartus_sta top_synthesis -c top_synthesis
quartus_eda --read_settings_files=off --write_settings_files=off top_synthesis -c top_synthesis
quartus_map --read_settings_files=on --write_settings_files=off top_synthesis -c top_synthesis
quartus_cdb --read_settings_files=off --write_settings_files=off top_synthesis -c top_synthesis --merge=on
quartus_fit --read_settings_files=off --write_settings_files=off top_synthesis -c top_synthesis
quartus_asm --read_settings_files=off --write_settings_files=off top_synthesis -c top_synthesis
quartus_sta top_synthesis -c top_synthesis
quartus_eda --read_settings_files=off --write_settings_files=off top_synthesis -c top_synthesis
quartus_map --read_settings_files=on --write_settings_files=off top_synthesis -c top_synthesis
quartus_cdb --read_settings_files=off --write_settings_files=off top_synthesis -c top_synthesis --merge=on
quartus_fit --read_settings_files=off --write_settings_files=off top_synthesis -c top_synthesis
quartus_asm --read_settings_files=off --write_settings_files=off top_synthesis -c top_synthesis
quartus_sta top_synthesis -c top_synthesis
quartus_eda --read_settings_files=off --write_settings_files=off top_synthesis -c top_synthesis
quartus_map --read_settings_files=on --write_settings_files=off top_synthesis -c top_synthesis
quartus_cdb --read_settings_files=off --write_settings_files=off top_synthesis -c top_synthesis --merge=on
quartus_fit --read_settings_files=off --write_settings_files=off top_synthesis -c top_synthesis
quartus_asm --read_settings_files=off --write_settings_files=off top_synthesis -c top_synthesis
quartus_sta top_synthesis -c top_synthesis
quartus_eda --read_settings_files=off --write_settings_files=off top_synthesis -c top_synthesis



