set clock_constraint { \
    name clk \
    module edge_detector \
    port ap_clk \
    period 6.666 \
    uncertainty 0.83325 \
}

set all_path {}

set false_path {}

