<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3841" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3841{left:768px;bottom:68px;letter-spacing:0.1px;}
#t2_3841{left:813px;bottom:68px;letter-spacing:0.12px;}
#t3_3841{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3841{left:70px;bottom:1084px;}
#t5_3841{left:96px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t6_3841{left:96px;bottom:1071px;letter-spacing:-0.15px;}
#t7_3841{left:70px;bottom:1045px;}
#t8_3841{left:96px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_3841{left:70px;bottom:1022px;}
#ta_3841{left:96px;bottom:1025px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_3841{left:70px;bottom:999px;}
#tc_3841{left:96px;bottom:1002px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#td_3841{left:70px;bottom:976px;}
#te_3841{left:96px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_3841{left:70px;bottom:953px;}
#tg_3841{left:96px;bottom:956px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#th_3841{left:70px;bottom:930px;}
#ti_3841{left:96px;bottom:933px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tj_3841{left:70px;bottom:907px;}
#tk_3841{left:96px;bottom:910px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tl_3841{left:70px;bottom:884px;}
#tm_3841{left:96px;bottom:888px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tn_3841{left:70px;bottom:861px;}
#to_3841{left:96px;bottom:865px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tp_3841{left:70px;bottom:838px;}
#tq_3841{left:96px;bottom:842px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tr_3841{left:70px;bottom:815px;}
#ts_3841{left:96px;bottom:819px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tt_3841{left:70px;bottom:792px;}
#tu_3841{left:96px;bottom:796px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tv_3841{left:70px;bottom:770px;}
#tw_3841{left:96px;bottom:773px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tx_3841{left:70px;bottom:747px;}
#ty_3841{left:96px;bottom:750px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_3841{left:70px;bottom:724px;}
#t10_3841{left:96px;bottom:727px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t11_3841{left:70px;bottom:701px;}
#t12_3841{left:96px;bottom:704px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t13_3841{left:70px;bottom:678px;}
#t14_3841{left:96px;bottom:681px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t15_3841{left:70px;bottom:631px;letter-spacing:-0.09px;}
#t16_3841{left:156px;bottom:631px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t17_3841{left:70px;bottom:607px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t18_3841{left:70px;bottom:590px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t19_3841{left:70px;bottom:574px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1a_3841{left:70px;bottom:547px;}
#t1b_3841{left:96px;bottom:551px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1c_3841{left:70px;bottom:524px;}
#t1d_3841{left:96px;bottom:528px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1e_3841{left:70px;bottom:501px;}
#t1f_3841{left:96px;bottom:505px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#t1g_3841{left:96px;bottom:488px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1h_3841{left:70px;bottom:462px;}
#t1i_3841{left:96px;bottom:465px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t1j_3841{left:96px;bottom:448px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1k_3841{left:96px;bottom:432px;letter-spacing:-0.18px;}
#t1l_3841{left:70px;bottom:405px;}
#t1m_3841{left:96px;bottom:409px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1n_3841{left:96px;bottom:392px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1o_3841{left:70px;bottom:367px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#t1p_3841{left:70px;bottom:350px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1q_3841{left:70px;bottom:292px;letter-spacing:0.13px;}
#t1r_3841{left:152px;bottom:292px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1s_3841{left:70px;bottom:268px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1t_3841{left:70px;bottom:251px;letter-spacing:-0.16px;word-spacing:-0.53px;}
#t1u_3841{left:70px;bottom:234px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1v_3841{left:70px;bottom:218px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#t1w_3841{left:70px;bottom:201px;letter-spacing:-0.15px;word-spacing:-0.45px;}

.s1_3841{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3841{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3841{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3841{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3841{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3841{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3841" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3841Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3841" style="-webkit-user-select: none;"><object width="935" height="1210" data="3841/3841.svg" type="image/svg+xml" id="pdf3841" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3841" class="t s1_3841">Vol. 3B </span><span id="t2_3841" class="t s1_3841">20-133 </span>
<span id="t3_3841" class="t s2_3841">PERFORMANCE MONITORING </span>
<span id="t4_3841" class="t s3_3841">• </span><span id="t5_3841" class="t s4_3841">FSB_L_hitm (bit 40): Count HITM snoop results from any source for transaction originated from this physical </span>
<span id="t6_3841" class="t s4_3841">package. </span>
<span id="t7_3841" class="t s3_3841">• </span><span id="t8_3841" class="t s4_3841">FSB_L_defer (bit 41): Count DEFER responses to this processor’s transactions. </span>
<span id="t9_3841" class="t s3_3841">• </span><span id="ta_3841" class="t s4_3841">FSB_L_retry (bit 42): Count RETRY responses to this processor’s transactions. </span>
<span id="tb_3841" class="t s3_3841">• </span><span id="tc_3841" class="t s4_3841">FSB_L_snoop_stall (bit 43): Count snoop stalls to this processor’s transactions. </span>
<span id="td_3841" class="t s3_3841">• </span><span id="te_3841" class="t s4_3841">FSB_DBSY (bit 44): Count DBSY assertions by this processor (without a concurrent DRDY). </span>
<span id="tf_3841" class="t s3_3841">• </span><span id="tg_3841" class="t s4_3841">FSB_DRDY (bit 45): Count DRDY assertions by this processor. </span>
<span id="th_3841" class="t s3_3841">• </span><span id="ti_3841" class="t s4_3841">FSB_BNR (bit 46): Count BNR assertions by this processor. </span>
<span id="tj_3841" class="t s3_3841">• </span><span id="tk_3841" class="t s4_3841">FSB_IOQ_empty (bit 47): Counts each bus clocks when the IOQ is empty. </span>
<span id="tl_3841" class="t s3_3841">• </span><span id="tm_3841" class="t s4_3841">FSB_IOQ_full (bit 48): Counts each bus clocks when the IOQ is full. </span>
<span id="tn_3841" class="t s3_3841">• </span><span id="to_3841" class="t s4_3841">FSB_IOQ_active (bit 49): Counts each bus clocks when there is at least one entry in the IOQ. </span>
<span id="tp_3841" class="t s3_3841">• </span><span id="tq_3841" class="t s4_3841">FSB_WW_data (bit 50): Counts back-to-back write transaction’s data phase. </span>
<span id="tr_3841" class="t s3_3841">• </span><span id="ts_3841" class="t s4_3841">FSB_WW_issue (bit 51): Counts back-to-back write transaction request pairs issued by this processor. </span>
<span id="tt_3841" class="t s3_3841">• </span><span id="tu_3841" class="t s4_3841">FSB_WR_issue (bit 52): Counts back-to-back write-read transaction request pairs issued by this processor. </span>
<span id="tv_3841" class="t s3_3841">• </span><span id="tw_3841" class="t s4_3841">FSB_RW_issue (bit 53): Counts back-to-back read-write transaction request pairs issued by this processor. </span>
<span id="tx_3841" class="t s3_3841">• </span><span id="ty_3841" class="t s4_3841">FSB_other_DBSY (bit 54): Count DBSY assertions by another agent (without a concurrent DRDY). </span>
<span id="tz_3841" class="t s3_3841">• </span><span id="t10_3841" class="t s4_3841">FSB_other_DRDY (bit 55): Count DRDY assertions by another agent. </span>
<span id="t11_3841" class="t s3_3841">• </span><span id="t12_3841" class="t s4_3841">FSB_other_snoop_stall (bit 56): Count snoop stalls on the FSB due to another agent. </span>
<span id="t13_3841" class="t s3_3841">• </span><span id="t14_3841" class="t s4_3841">FSB_other_BNR (bit 57): Count BNR assertions from another agent. </span>
<span id="t15_3841" class="t s5_3841">20.6.7.5 </span><span id="t16_3841" class="t s5_3841">Common Event Control Interface </span>
<span id="t17_3841" class="t s4_3841">The MSR_EMON_L3_GL_CTL MSR provides simplified access to query overflow status of the GBSQ, GSNPQ, FSB </span>
<span id="t18_3841" class="t s4_3841">event counters. It also provides control bit fields to freeze, unfreeze, or reset those counters. The following bit </span>
<span id="t19_3841" class="t s4_3841">fields are supported: </span>
<span id="t1a_3841" class="t s3_3841">• </span><span id="t1b_3841" class="t s4_3841">GL_freeze_cmd (bit 0): Freeze the event counters specified by the GL_event_select field. </span>
<span id="t1c_3841" class="t s3_3841">• </span><span id="t1d_3841" class="t s4_3841">GL_unfreeze_cmd (bit 1): Unfreeze the event counters specified by the GL_event_select field. </span>
<span id="t1e_3841" class="t s3_3841">• </span><span id="t1f_3841" class="t s4_3841">GL_reset_cmd (bit 2): Clear the event count field of the event counters specified by the GL_event_select field. </span>
<span id="t1g_3841" class="t s4_3841">The event select field is not affected. </span>
<span id="t1h_3841" class="t s3_3841">• </span><span id="t1i_3841" class="t s4_3841">GL_event_select (bit 23:16): Selects one or more event counters to subject to specified command operations </span>
<span id="t1j_3841" class="t s4_3841">indicated by bits 2:0. Bit 16 corresponds to MSR_EMON_L3_CTR_CTL0, bit 23 corresponds to </span>
<span id="t1k_3841" class="t s4_3841">MSR_EMON_L3_CTR_CTL7. </span>
<span id="t1l_3841" class="t s3_3841">• </span><span id="t1m_3841" class="t s4_3841">GL_event_status (bit 55:48): Indicates the overflow status of each event counters. Bit 48 corresponds to </span>
<span id="t1n_3841" class="t s4_3841">MSR_EMON_L3_CTR_CTL0, bit 55 corresponds to MSR_EMON_L3_CTR_CTL7. </span>
<span id="t1o_3841" class="t s4_3841">In the event control field (bits 63:32) of each MSR, if the saturate control (bit 59, see Figure 20-60 for example) is </span>
<span id="t1p_3841" class="t s4_3841">set, the event logic forces the value FFFF_FFFFH into the event count field instead of incrementing it. </span>
<span id="t1q_3841" class="t s6_3841">20.6.8 </span><span id="t1r_3841" class="t s6_3841">Performance Monitoring (P6 Family Processor) </span>
<span id="t1s_3841" class="t s4_3841">The P6 family processors provide two 40-bit performance counters, allowing two types of events to be monitored </span>
<span id="t1t_3841" class="t s4_3841">simultaneously. These can either count events or measure duration. When counting events, a counter increments </span>
<span id="t1u_3841" class="t s4_3841">each time a specified event takes place or a specified number of events takes place. When measuring duration, it </span>
<span id="t1v_3841" class="t s4_3841">counts the number of processor clocks that occur while a specified condition is true. The counters can count events </span>
<span id="t1w_3841" class="t s4_3841">or measure durations that occur at any privilege level. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
