-- ==============================================================
-- File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ==============================================================

library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_w10_V_rom is 
    generic(
             DWIDTH     : integer := 11; 
             AWIDTH     : integer := 6; 
             MEM_SIZE    : integer := 60
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_w10_V_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "11111100001", 1 => "01101100001", 2 => "10010111000", 
    3 => "11101110101", 4 => "11101100100", 5 => "10010110100", 
    6 => "10100111011", 7 => "00001011101", 8 => "10100110111", 
    9 => "11110110111", 10 => "10110011000", 11 => "00110010110", 
    12 => "01011001011", 13 => "11100110100", 14 => "10110100110", 
    15 => "11101000101", 16 => "01011111010", 17 => "01101111001", 
    18 => "11101000100", 19 => "10011001011", 20 => "00111110111", 
    21 => "01010000111", 22 => "01101100110", 23 => "11101101110", 
    24 => "10001100000", 25 => "10011110101", 26 => "10101000110", 
    27 => "01101001010", 28 => "00001111100", 29 => "11011001101", 
    30 => "10010011111", 31 => "10110011101", 32 => "00111000010", 
    33 => "10001011111", 34 => "11111010110", 35 => "10110111100", 
    36 => "00111000001", 37 => "00000111110", 38 => "11010000111", 
    39 => "00000100111", 40 => "11010111111", 41 => "00101010000", 
    42 => "00010101100", 43 => "01101110100", 44 => "00100111001", 
    45 => "11001011010", 46 => "01101011100", 47 => "10101111011", 
    48 => "10100010100", 49 => "11100110011", 50 => "01000111101", 
    51 => "01100100010", 52 => "10011111110", 53 => "00010000100", 
    54 => "10111101101", 55 => "00001100110", 56 => "00100011001", 
    57 => "11000111010", 58 => "11001010001", 59 => "01101101001" );

attribute syn_rom_style : string;
attribute syn_rom_style of mem : signal is "select_rom";
attribute ROM_STYLE : string;
attribute ROM_STYLE of mem : signal is "distributed";

begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;


Library IEEE;
use IEEE.std_logic_1164.all;

entity dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_w10_V is
    generic (
        DataWidth : INTEGER := 11;
        AddressRange : INTEGER := 60;
        AddressWidth : INTEGER := 6);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_w10_V is
    component dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_w10_V_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_w10_V_rom_U :  component dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_w10_V_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


