-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fft2DKernel_fft2dProc is
port (
    fftInStrm_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    fftInStrm_empty_n : IN STD_LOGIC;
    fftInStrm_read : OUT STD_LOGIC;
    fftOutStrm_din : OUT STD_LOGIC_VECTOR (511 downto 0);
    fftOutStrm_full_n : IN STD_LOGIC;
    fftOutStrm_write : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_ext_blocking_n : OUT STD_LOGIC;
    ap_str_blocking_n : OUT STD_LOGIC;
    ap_int_blocking_n : OUT STD_LOGIC );
end;


architecture behav of fft2DKernel_fft2dProc is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_start : STD_LOGIC;
    signal transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_done : STD_LOGIC;
    signal transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_continue : STD_LOGIC;
    signal transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_idle : STD_LOGIC;
    signal transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_ready : STD_LOGIC;
    signal transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0_start_out : STD_LOGIC;
    signal transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0_start_write : STD_LOGIC;
    signal transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0_fftInStrm_read : STD_LOGIC;
    signal transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0_l_transBlkMatrixStream_din : STD_LOGIC_VECTOR (511 downto 0);
    signal transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0_l_transBlkMatrixStream_write : STD_LOGIC;
    signal transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_ext_blocking_n : STD_LOGIC;
    signal transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_str_blocking_n : STD_LOGIC;
    signal transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_int_blocking_n : STD_LOGIC;
    signal sliceProcessor_1_U0_ap_start : STD_LOGIC;
    signal sliceProcessor_1_U0_start_out : STD_LOGIC;
    signal sliceProcessor_1_U0_start_write : STD_LOGIC;
    signal sliceProcessor_1_U0_l_transBlkMatrixStream_read : STD_LOGIC;
    signal sliceProcessor_1_U0_l_rowProcOutStream_din : STD_LOGIC_VECTOR (511 downto 0);
    signal sliceProcessor_1_U0_l_rowProcOutStream_write : STD_LOGIC;
    signal sliceProcessor_1_U0_ap_done : STD_LOGIC;
    signal sliceProcessor_1_U0_ap_ready : STD_LOGIC;
    signal sliceProcessor_1_U0_ap_idle : STD_LOGIC;
    signal sliceProcessor_1_U0_ap_continue : STD_LOGIC;
    signal sliceProcessor_1_U0_ap_ext_blocking_n : STD_LOGIC;
    signal sliceProcessor_1_U0_ap_str_blocking_n : STD_LOGIC;
    signal sliceProcessor_1_U0_ap_int_blocking_n : STD_LOGIC;
    signal invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_start : STD_LOGIC;
    signal invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_done : STD_LOGIC;
    signal invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_continue : STD_LOGIC;
    signal invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_idle : STD_LOGIC;
    signal invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_ready : STD_LOGIC;
    signal invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_start_out : STD_LOGIC;
    signal invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_start_write : STD_LOGIC;
    signal invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_l_rowProcOutStream_read : STD_LOGIC;
    signal invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_l_invTranspBlkMatrixStream_din : STD_LOGIC_VECTOR (511 downto 0);
    signal invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_l_invTranspBlkMatrixStream_write : STD_LOGIC;
    signal invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_ext_blocking_n : STD_LOGIC;
    signal invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_str_blocking_n : STD_LOGIC;
    signal invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_int_blocking_n : STD_LOGIC;
    signal transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_start : STD_LOGIC;
    signal transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_done : STD_LOGIC;
    signal transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_continue : STD_LOGIC;
    signal transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_idle : STD_LOGIC;
    signal transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_ready : STD_LOGIC;
    signal transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_start_out : STD_LOGIC;
    signal transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_start_write : STD_LOGIC;
    signal transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_l_invTranspBlkMatrixStream_read : STD_LOGIC;
    signal transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_l_transpMatrixStream_din : STD_LOGIC_VECTOR (511 downto 0);
    signal transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_l_transpMatrixStream_write : STD_LOGIC;
    signal transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_ext_blocking_n : STD_LOGIC;
    signal transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_str_blocking_n : STD_LOGIC;
    signal transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_int_blocking_n : STD_LOGIC;
    signal transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_start : STD_LOGIC;
    signal transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_done : STD_LOGIC;
    signal transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_continue : STD_LOGIC;
    signal transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_idle : STD_LOGIC;
    signal transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_ready : STD_LOGIC;
    signal transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_start_out : STD_LOGIC;
    signal transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_start_write : STD_LOGIC;
    signal transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_l_transpMatrixStream_read : STD_LOGIC;
    signal transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_l_transpBlkMatrixStream2_din : STD_LOGIC_VECTOR (511 downto 0);
    signal transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_l_transpBlkMatrixStream2_write : STD_LOGIC;
    signal transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_ext_blocking_n : STD_LOGIC;
    signal transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_str_blocking_n : STD_LOGIC;
    signal transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_int_blocking_n : STD_LOGIC;
    signal sliceProcessor_U0_ap_start : STD_LOGIC;
    signal sliceProcessor_U0_start_out : STD_LOGIC;
    signal sliceProcessor_U0_start_write : STD_LOGIC;
    signal sliceProcessor_U0_l_transpBlkMatrixStream2_read : STD_LOGIC;
    signal sliceProcessor_U0_l_colProcOutStream_din : STD_LOGIC_VECTOR (511 downto 0);
    signal sliceProcessor_U0_l_colProcOutStream_write : STD_LOGIC;
    signal sliceProcessor_U0_ap_done : STD_LOGIC;
    signal sliceProcessor_U0_ap_ready : STD_LOGIC;
    signal sliceProcessor_U0_ap_idle : STD_LOGIC;
    signal sliceProcessor_U0_ap_continue : STD_LOGIC;
    signal sliceProcessor_U0_ap_ext_blocking_n : STD_LOGIC;
    signal sliceProcessor_U0_ap_str_blocking_n : STD_LOGIC;
    signal sliceProcessor_U0_ap_int_blocking_n : STD_LOGIC;
    signal invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_start : STD_LOGIC;
    signal invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_done : STD_LOGIC;
    signal invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_continue : STD_LOGIC;
    signal invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_idle : STD_LOGIC;
    signal invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_ready : STD_LOGIC;
    signal invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_start_out : STD_LOGIC;
    signal invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_start_write : STD_LOGIC;
    signal invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_l_colProcOutStream_read : STD_LOGIC;
    signal invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_l_invTranspBlkMatrixStream2_din : STD_LOGIC_VECTOR (511 downto 0);
    signal invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_l_invTranspBlkMatrixStream2_write : STD_LOGIC;
    signal invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_ext_blocking_n : STD_LOGIC;
    signal invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_str_blocking_n : STD_LOGIC;
    signal invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_int_blocking_n : STD_LOGIC;
    signal transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_start : STD_LOGIC;
    signal transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_done : STD_LOGIC;
    signal transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_continue : STD_LOGIC;
    signal transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_idle : STD_LOGIC;
    signal transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_ready : STD_LOGIC;
    signal transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_l_invTranspBlkMatrixStream2_read : STD_LOGIC;
    signal transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_fftOutStrm_din : STD_LOGIC_VECTOR (511 downto 0);
    signal transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_fftOutStrm_write : STD_LOGIC;
    signal transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_ext_blocking_n : STD_LOGIC;
    signal transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_str_blocking_n : STD_LOGIC;
    signal transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_int_blocking_n : STD_LOGIC;
    signal l_transBlkMatrixStream_full_n : STD_LOGIC;
    signal l_transBlkMatrixStream_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal l_transBlkMatrixStream_empty_n : STD_LOGIC;
    signal l_rowProcOutStream_full_n : STD_LOGIC;
    signal l_rowProcOutStream_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal l_rowProcOutStream_empty_n : STD_LOGIC;
    signal l_invTranspBlkMatrixStream_full_n : STD_LOGIC;
    signal l_invTranspBlkMatrixStream_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal l_invTranspBlkMatrixStream_empty_n : STD_LOGIC;
    signal l_transpMatrixStream_full_n : STD_LOGIC;
    signal l_transpMatrixStream_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal l_transpMatrixStream_empty_n : STD_LOGIC;
    signal l_transpBlkMatrixStream2_full_n : STD_LOGIC;
    signal l_transpBlkMatrixStream2_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal l_transpBlkMatrixStream2_empty_n : STD_LOGIC;
    signal l_colProcOutStream_full_n : STD_LOGIC;
    signal l_colProcOutStream_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal l_colProcOutStream_empty_n : STD_LOGIC;
    signal l_invTranspBlkMatrixStream2_full_n : STD_LOGIC;
    signal l_invTranspBlkMatrixStream2_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal l_invTranspBlkMatrixStream2_empty_n : STD_LOGIC;
    signal start_for_sliceProcessor_1_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_sliceProcessor_1_U0_full_n : STD_LOGIC;
    signal start_for_sliceProcessor_1_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_sliceProcessor_1_U0_empty_n : STD_LOGIC;
    signal start_for_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_full_n : STD_LOGIC;
    signal start_for_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_empty_n : STD_LOGIC;
    signal start_for_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_full_n : STD_LOGIC;
    signal start_for_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_empty_n : STD_LOGIC;
    signal start_for_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_full_n : STD_LOGIC;
    signal start_for_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_empty_n : STD_LOGIC;
    signal start_for_sliceProcessor_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_sliceProcessor_U0_full_n : STD_LOGIC;
    signal start_for_sliceProcessor_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_sliceProcessor_U0_empty_n : STD_LOGIC;
    signal start_for_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_full_n : STD_LOGIC;
    signal start_for_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_empty_n : STD_LOGIC;
    signal start_for_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_full_n : STD_LOGIC;
    signal start_for_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_empty_n : STD_LOGIC;
    signal ap_ext_blocking_cur_n : STD_LOGIC;
    signal ap_str_blocking_cur_n : STD_LOGIC;
    signal ap_int_blocking_cur_n : STD_LOGIC;
    signal ap_ext_blocking_sub_n : STD_LOGIC;
    signal ap_str_blocking_sub_n : STD_LOGIC;
    signal ap_int_blocking_sub_n : STD_LOGIC;

    component fft2DKernel_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        fftInStrm_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        fftInStrm_empty_n : IN STD_LOGIC;
        fftInStrm_read : OUT STD_LOGIC;
        l_transBlkMatrixStream_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        l_transBlkMatrixStream_full_n : IN STD_LOGIC;
        l_transBlkMatrixStream_write : OUT STD_LOGIC;
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component fft2DKernel_sliceProcessor_1 IS
    port (
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        l_transBlkMatrixStream_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        l_transBlkMatrixStream_empty_n : IN STD_LOGIC;
        l_transBlkMatrixStream_read : OUT STD_LOGIC;
        l_rowProcOutStream_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        l_rowProcOutStream_full_n : IN STD_LOGIC;
        l_rowProcOutStream_write : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component fft2DKernel_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        l_rowProcOutStream_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        l_rowProcOutStream_empty_n : IN STD_LOGIC;
        l_rowProcOutStream_read : OUT STD_LOGIC;
        l_invTranspBlkMatrixStream_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        l_invTranspBlkMatrixStream_full_n : IN STD_LOGIC;
        l_invTranspBlkMatrixStream_write : OUT STD_LOGIC;
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        l_invTranspBlkMatrixStream_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        l_invTranspBlkMatrixStream_empty_n : IN STD_LOGIC;
        l_invTranspBlkMatrixStream_read : OUT STD_LOGIC;
        l_transpMatrixStream_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        l_transpMatrixStream_full_n : IN STD_LOGIC;
        l_transpMatrixStream_write : OUT STD_LOGIC;
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component fft2DKernel_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        l_transpMatrixStream_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        l_transpMatrixStream_empty_n : IN STD_LOGIC;
        l_transpMatrixStream_read : OUT STD_LOGIC;
        l_transpBlkMatrixStream2_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        l_transpBlkMatrixStream2_full_n : IN STD_LOGIC;
        l_transpBlkMatrixStream2_write : OUT STD_LOGIC;
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component fft2DKernel_sliceProcessor IS
    port (
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        l_transpBlkMatrixStream2_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        l_transpBlkMatrixStream2_empty_n : IN STD_LOGIC;
        l_transpBlkMatrixStream2_read : OUT STD_LOGIC;
        l_colProcOutStream_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        l_colProcOutStream_full_n : IN STD_LOGIC;
        l_colProcOutStream_write : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component fft2DKernel_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        l_colProcOutStream_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        l_colProcOutStream_empty_n : IN STD_LOGIC;
        l_colProcOutStream_read : OUT STD_LOGIC;
        l_invTranspBlkMatrixStream2_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        l_invTranspBlkMatrixStream2_full_n : IN STD_LOGIC;
        l_invTranspBlkMatrixStream2_write : OUT STD_LOGIC;
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        l_invTranspBlkMatrixStream2_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        l_invTranspBlkMatrixStream2_empty_n : IN STD_LOGIC;
        l_invTranspBlkMatrixStream2_read : OUT STD_LOGIC;
        fftOutStrm_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        fftOutStrm_full_n : IN STD_LOGIC;
        fftOutStrm_write : OUT STD_LOGIC;
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component fft2DKernel_fifo_w512_d2_D IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (511 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (511 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fft2DKernel_start_for_sliceProcessor_1_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fft2DKernel_start_for_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_bZs IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fft2DKernel_start_for_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fft2DKernel_start_for_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fft2DKernel_start_for_sliceProcessor_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fft2DKernel_start_for_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_b0s IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fft2DKernel_start_for_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0 : component fft2DKernel_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_start,
        start_full_n => start_for_sliceProcessor_1_U0_full_n,
        ap_done => transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_done,
        ap_continue => transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_continue,
        ap_idle => transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_idle,
        ap_ready => transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_ready,
        start_out => transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0_start_out,
        start_write => transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0_start_write,
        fftInStrm_dout => fftInStrm_dout,
        fftInStrm_empty_n => fftInStrm_empty_n,
        fftInStrm_read => transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0_fftInStrm_read,
        l_transBlkMatrixStream_din => transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0_l_transBlkMatrixStream_din,
        l_transBlkMatrixStream_full_n => l_transBlkMatrixStream_full_n,
        l_transBlkMatrixStream_write => transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0_l_transBlkMatrixStream_write,
        ap_ext_blocking_n => transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_ext_blocking_n,
        ap_str_blocking_n => transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_str_blocking_n,
        ap_int_blocking_n => transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_int_blocking_n);

    sliceProcessor_1_U0 : component fft2DKernel_sliceProcessor_1
    port map (
        ap_start => sliceProcessor_1_U0_ap_start,
        start_full_n => start_for_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_full_n,
        start_out => sliceProcessor_1_U0_start_out,
        start_write => sliceProcessor_1_U0_start_write,
        l_transBlkMatrixStream_dout => l_transBlkMatrixStream_dout,
        l_transBlkMatrixStream_empty_n => l_transBlkMatrixStream_empty_n,
        l_transBlkMatrixStream_read => sliceProcessor_1_U0_l_transBlkMatrixStream_read,
        l_rowProcOutStream_din => sliceProcessor_1_U0_l_rowProcOutStream_din,
        l_rowProcOutStream_full_n => l_rowProcOutStream_full_n,
        l_rowProcOutStream_write => sliceProcessor_1_U0_l_rowProcOutStream_write,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_done => sliceProcessor_1_U0_ap_done,
        ap_ready => sliceProcessor_1_U0_ap_ready,
        ap_idle => sliceProcessor_1_U0_ap_idle,
        ap_continue => sliceProcessor_1_U0_ap_continue,
        ap_ext_blocking_n => sliceProcessor_1_U0_ap_ext_blocking_n,
        ap_str_blocking_n => sliceProcessor_1_U0_ap_str_blocking_n,
        ap_int_blocking_n => sliceProcessor_1_U0_ap_int_blocking_n);

    invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0 : component fft2DKernel_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_start,
        start_full_n => start_for_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_full_n,
        ap_done => invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_done,
        ap_continue => invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_continue,
        ap_idle => invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_idle,
        ap_ready => invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_ready,
        start_out => invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_start_out,
        start_write => invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_start_write,
        l_rowProcOutStream_dout => l_rowProcOutStream_dout,
        l_rowProcOutStream_empty_n => l_rowProcOutStream_empty_n,
        l_rowProcOutStream_read => invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_l_rowProcOutStream_read,
        l_invTranspBlkMatrixStream_din => invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_l_invTranspBlkMatrixStream_din,
        l_invTranspBlkMatrixStream_full_n => l_invTranspBlkMatrixStream_full_n,
        l_invTranspBlkMatrixStream_write => invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_l_invTranspBlkMatrixStream_write,
        ap_ext_blocking_n => invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_ext_blocking_n,
        ap_str_blocking_n => invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_str_blocking_n,
        ap_int_blocking_n => invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_int_blocking_n);

    transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0 : component fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_start,
        start_full_n => start_for_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_full_n,
        ap_done => transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_done,
        ap_continue => transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_continue,
        ap_idle => transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_idle,
        ap_ready => transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_ready,
        start_out => transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_start_out,
        start_write => transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_start_write,
        l_invTranspBlkMatrixStream_dout => l_invTranspBlkMatrixStream_dout,
        l_invTranspBlkMatrixStream_empty_n => l_invTranspBlkMatrixStream_empty_n,
        l_invTranspBlkMatrixStream_read => transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_l_invTranspBlkMatrixStream_read,
        l_transpMatrixStream_din => transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_l_transpMatrixStream_din,
        l_transpMatrixStream_full_n => l_transpMatrixStream_full_n,
        l_transpMatrixStream_write => transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_l_transpMatrixStream_write,
        ap_ext_blocking_n => transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_ext_blocking_n,
        ap_str_blocking_n => transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_str_blocking_n,
        ap_int_blocking_n => transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_int_blocking_n);

    transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0 : component fft2DKernel_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_start,
        start_full_n => start_for_sliceProcessor_U0_full_n,
        ap_done => transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_done,
        ap_continue => transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_continue,
        ap_idle => transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_idle,
        ap_ready => transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_ready,
        start_out => transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_start_out,
        start_write => transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_start_write,
        l_transpMatrixStream_dout => l_transpMatrixStream_dout,
        l_transpMatrixStream_empty_n => l_transpMatrixStream_empty_n,
        l_transpMatrixStream_read => transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_l_transpMatrixStream_read,
        l_transpBlkMatrixStream2_din => transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_l_transpBlkMatrixStream2_din,
        l_transpBlkMatrixStream2_full_n => l_transpBlkMatrixStream2_full_n,
        l_transpBlkMatrixStream2_write => transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_l_transpBlkMatrixStream2_write,
        ap_ext_blocking_n => transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_ext_blocking_n,
        ap_str_blocking_n => transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_str_blocking_n,
        ap_int_blocking_n => transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_int_blocking_n);

    sliceProcessor_U0 : component fft2DKernel_sliceProcessor
    port map (
        ap_start => sliceProcessor_U0_ap_start,
        start_full_n => start_for_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_full_n,
        start_out => sliceProcessor_U0_start_out,
        start_write => sliceProcessor_U0_start_write,
        l_transpBlkMatrixStream2_dout => l_transpBlkMatrixStream2_dout,
        l_transpBlkMatrixStream2_empty_n => l_transpBlkMatrixStream2_empty_n,
        l_transpBlkMatrixStream2_read => sliceProcessor_U0_l_transpBlkMatrixStream2_read,
        l_colProcOutStream_din => sliceProcessor_U0_l_colProcOutStream_din,
        l_colProcOutStream_full_n => l_colProcOutStream_full_n,
        l_colProcOutStream_write => sliceProcessor_U0_l_colProcOutStream_write,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_done => sliceProcessor_U0_ap_done,
        ap_ready => sliceProcessor_U0_ap_ready,
        ap_idle => sliceProcessor_U0_ap_idle,
        ap_continue => sliceProcessor_U0_ap_continue,
        ap_ext_blocking_n => sliceProcessor_U0_ap_ext_blocking_n,
        ap_str_blocking_n => sliceProcessor_U0_ap_str_blocking_n,
        ap_int_blocking_n => sliceProcessor_U0_ap_int_blocking_n);

    invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0 : component fft2DKernel_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_start,
        start_full_n => start_for_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_full_n,
        ap_done => invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_done,
        ap_continue => invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_continue,
        ap_idle => invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_idle,
        ap_ready => invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_ready,
        start_out => invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_start_out,
        start_write => invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_start_write,
        l_colProcOutStream_dout => l_colProcOutStream_dout,
        l_colProcOutStream_empty_n => l_colProcOutStream_empty_n,
        l_colProcOutStream_read => invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_l_colProcOutStream_read,
        l_invTranspBlkMatrixStream2_din => invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_l_invTranspBlkMatrixStream2_din,
        l_invTranspBlkMatrixStream2_full_n => l_invTranspBlkMatrixStream2_full_n,
        l_invTranspBlkMatrixStream2_write => invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_l_invTranspBlkMatrixStream2_write,
        ap_ext_blocking_n => invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_ext_blocking_n,
        ap_str_blocking_n => invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_str_blocking_n,
        ap_int_blocking_n => invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_int_blocking_n);

    transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0 : component fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_start,
        ap_done => transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_done,
        ap_continue => transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_continue,
        ap_idle => transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_idle,
        ap_ready => transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_ready,
        l_invTranspBlkMatrixStream2_dout => l_invTranspBlkMatrixStream2_dout,
        l_invTranspBlkMatrixStream2_empty_n => l_invTranspBlkMatrixStream2_empty_n,
        l_invTranspBlkMatrixStream2_read => transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_l_invTranspBlkMatrixStream2_read,
        fftOutStrm_din => transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_fftOutStrm_din,
        fftOutStrm_full_n => fftOutStrm_full_n,
        fftOutStrm_write => transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_fftOutStrm_write,
        ap_ext_blocking_n => transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_ext_blocking_n,
        ap_str_blocking_n => transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_str_blocking_n,
        ap_int_blocking_n => transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_int_blocking_n);

    l_transBlkMatrixStream_U : component fft2DKernel_fifo_w512_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0_l_transBlkMatrixStream_din,
        if_full_n => l_transBlkMatrixStream_full_n,
        if_write => transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0_l_transBlkMatrixStream_write,
        if_dout => l_transBlkMatrixStream_dout,
        if_empty_n => l_transBlkMatrixStream_empty_n,
        if_read => sliceProcessor_1_U0_l_transBlkMatrixStream_read);

    l_rowProcOutStream_U : component fft2DKernel_fifo_w512_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sliceProcessor_1_U0_l_rowProcOutStream_din,
        if_full_n => l_rowProcOutStream_full_n,
        if_write => sliceProcessor_1_U0_l_rowProcOutStream_write,
        if_dout => l_rowProcOutStream_dout,
        if_empty_n => l_rowProcOutStream_empty_n,
        if_read => invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_l_rowProcOutStream_read);

    l_invTranspBlkMatrixStream_U : component fft2DKernel_fifo_w512_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_l_invTranspBlkMatrixStream_din,
        if_full_n => l_invTranspBlkMatrixStream_full_n,
        if_write => invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_l_invTranspBlkMatrixStream_write,
        if_dout => l_invTranspBlkMatrixStream_dout,
        if_empty_n => l_invTranspBlkMatrixStream_empty_n,
        if_read => transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_l_invTranspBlkMatrixStream_read);

    l_transpMatrixStream_U : component fft2DKernel_fifo_w512_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_l_transpMatrixStream_din,
        if_full_n => l_transpMatrixStream_full_n,
        if_write => transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_l_transpMatrixStream_write,
        if_dout => l_transpMatrixStream_dout,
        if_empty_n => l_transpMatrixStream_empty_n,
        if_read => transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_l_transpMatrixStream_read);

    l_transpBlkMatrixStream2_U : component fft2DKernel_fifo_w512_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_l_transpBlkMatrixStream2_din,
        if_full_n => l_transpBlkMatrixStream2_full_n,
        if_write => transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_l_transpBlkMatrixStream2_write,
        if_dout => l_transpBlkMatrixStream2_dout,
        if_empty_n => l_transpBlkMatrixStream2_empty_n,
        if_read => sliceProcessor_U0_l_transpBlkMatrixStream2_read);

    l_colProcOutStream_U : component fft2DKernel_fifo_w512_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sliceProcessor_U0_l_colProcOutStream_din,
        if_full_n => l_colProcOutStream_full_n,
        if_write => sliceProcessor_U0_l_colProcOutStream_write,
        if_dout => l_colProcOutStream_dout,
        if_empty_n => l_colProcOutStream_empty_n,
        if_read => invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_l_colProcOutStream_read);

    l_invTranspBlkMatrixStream2_U : component fft2DKernel_fifo_w512_d2_D
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_l_invTranspBlkMatrixStream2_din,
        if_full_n => l_invTranspBlkMatrixStream2_full_n,
        if_write => invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_l_invTranspBlkMatrixStream2_write,
        if_dout => l_invTranspBlkMatrixStream2_dout,
        if_empty_n => l_invTranspBlkMatrixStream2_empty_n,
        if_read => transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_l_invTranspBlkMatrixStream2_read);

    start_for_sliceProcessor_1_U0_U : component fft2DKernel_start_for_sliceProcessor_1_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_sliceProcessor_1_U0_din,
        if_full_n => start_for_sliceProcessor_1_U0_full_n,
        if_write => transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0_start_write,
        if_dout => start_for_sliceProcessor_1_U0_dout,
        if_empty_n => start_for_sliceProcessor_1_U0_empty_n,
        if_read => sliceProcessor_1_U0_ap_ready);

    start_for_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_bZs_U : component fft2DKernel_start_for_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_bZs
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_din,
        if_full_n => start_for_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_full_n,
        if_write => sliceProcessor_1_U0_start_write,
        if_dout => start_for_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_dout,
        if_empty_n => start_for_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_empty_n,
        if_read => invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_ready);

    start_for_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_U : component fft2DKernel_start_for_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_din,
        if_full_n => start_for_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_full_n,
        if_write => invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_start_write,
        if_dout => start_for_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_dout,
        if_empty_n => start_for_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_empty_n,
        if_read => transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_ready);

    start_for_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_U : component fft2DKernel_start_for_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_din,
        if_full_n => start_for_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_full_n,
        if_write => transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_start_write,
        if_dout => start_for_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_dout,
        if_empty_n => start_for_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_empty_n,
        if_read => transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_ready);

    start_for_sliceProcessor_U0_U : component fft2DKernel_start_for_sliceProcessor_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_sliceProcessor_U0_din,
        if_full_n => start_for_sliceProcessor_U0_full_n,
        if_write => transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_start_write,
        if_dout => start_for_sliceProcessor_U0_dout,
        if_empty_n => start_for_sliceProcessor_U0_empty_n,
        if_read => sliceProcessor_U0_ap_ready);

    start_for_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_b0s_U : component fft2DKernel_start_for_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_b0s
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_din,
        if_full_n => start_for_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_full_n,
        if_write => sliceProcessor_U0_start_write,
        if_dout => start_for_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_dout,
        if_empty_n => start_for_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_empty_n,
        if_read => invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_ready);

    start_for_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_U : component fft2DKernel_start_for_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_din,
        if_full_n => start_for_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_full_n,
        if_write => invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_start_write,
        if_dout => start_for_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_dout,
        if_empty_n => start_for_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_empty_n,
        if_read => transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_ready);




    ap_done <= transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_done;
    ap_ext_blocking_cur_n <= ap_const_logic_1;
    ap_ext_blocking_n <= (ap_ext_blocking_sub_n and ap_ext_blocking_cur_n);
    ap_ext_blocking_sub_n <= (transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_ext_blocking_n and transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_ext_blocking_n and transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_ext_blocking_n and transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_ext_blocking_n and sliceProcessor_U0_ap_ext_blocking_n and sliceProcessor_1_U0_ap_ext_blocking_n and invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_ext_blocking_n and invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_ext_blocking_n);
    ap_idle <= (transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_idle and transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_idle and transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_idle and transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_idle and sliceProcessor_U0_ap_idle and sliceProcessor_1_U0_ap_idle and invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_idle and invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_idle);
    ap_int_blocking_cur_n <= ap_const_logic_1;
    ap_int_blocking_n <= (ap_int_blocking_sub_n and ap_int_blocking_cur_n);
    ap_int_blocking_sub_n <= (transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_int_blocking_n and transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_int_blocking_n and transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_int_blocking_n and transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_int_blocking_n and sliceProcessor_U0_ap_int_blocking_n and sliceProcessor_1_U0_ap_int_blocking_n and invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_int_blocking_n and invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_int_blocking_n);
    ap_ready <= transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_ready;
    ap_str_blocking_cur_n <= ap_const_logic_1;
    ap_str_blocking_n <= (ap_str_blocking_sub_n and ap_str_blocking_cur_n);
    ap_str_blocking_sub_n <= (transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_str_blocking_n and transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_str_blocking_n and transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_str_blocking_n and transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_str_blocking_n and sliceProcessor_U0_ap_str_blocking_n and sliceProcessor_1_U0_ap_str_blocking_n and invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_str_blocking_n and invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_str_blocking_n);
    fftInStrm_read <= transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0_fftInStrm_read;
    fftOutStrm_din <= transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_fftOutStrm_din;
    fftOutStrm_write <= transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_fftOutStrm_write;
    invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_continue <= ap_const_logic_1;
    invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_start <= start_for_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_empty_n;
    invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_continue <= ap_const_logic_1;
    invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_start <= start_for_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_empty_n;
    sliceProcessor_1_U0_ap_continue <= ap_const_logic_1;
    sliceProcessor_1_U0_ap_start <= start_for_sliceProcessor_1_U0_empty_n;
    sliceProcessor_U0_ap_continue <= ap_const_logic_1;
    sliceProcessor_U0_ap_start <= start_for_sliceProcessor_U0_empty_n;
    start_for_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_sliceProcessor_1_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_sliceProcessor_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_din <= (0=>ap_const_logic_1, others=>'-');
    transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_continue <= ap_const_logic_1;
    transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_start <= start_for_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0_empty_n;
    transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_continue <= ap_continue;
    transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_ap_start <= start_for_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0_empty_n;
    transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_continue <= ap_const_logic_1;
    transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0_ap_start <= ap_start;
    transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_continue <= ap_const_logic_1;
    transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_ap_start <= start_for_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0_empty_n;
end behav;
