TimeQuest Timing Analyzer report for LidarFrameView
Fri May 26 15:50:42 2017
Quartus II 64-Bit Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'clk'
 12. Setup: 'CCD_ADC_Control:CCD_ADC_Control_inst|wrclk'
 13. Setup: 'SerialSend:SerialSend_inst|rdclk_reg'
 14. Setup: 'dac7512:dac7512_inst|div_clk'
 15. Hold: 'clk'
 16. Hold: 'SerialSend:SerialSend_inst|rdclk_reg'
 17. Hold: 'CCD_ADC_Control:CCD_ADC_Control_inst|wrclk'
 18. Hold: 'dac7512:dac7512_inst|div_clk'
 19. Recovery: 'CCD_ADC_Control:CCD_ADC_Control_inst|wrclk'
 20. Recovery: 'SerialSend:SerialSend_inst|rdclk_reg'
 21. Removal: 'SerialSend:SerialSend_inst|rdclk_reg'
 22. Removal: 'CCD_ADC_Control:CCD_ADC_Control_inst|wrclk'
 23. Minimum Pulse Width: 'clk'
 24. Minimum Pulse Width: 'CCD_ADC_Control:CCD_ADC_Control_inst|wrclk'
 25. Minimum Pulse Width: 'SerialSend:SerialSend_inst|rdclk_reg'
 26. Minimum Pulse Width: 'dac7512:dac7512_inst|div_clk'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Setup Transfers
 32. Hold Transfers
 33. Recovery Transfers
 34. Removal Transfers
 35. Report TCCS
 36. Report RSKM
 37. Unconstrained Paths
 38. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name      ; LidarFrameView                                    ;
; Device Family      ; Cyclone                                           ;
; Device Name        ; EP1C3T100C8                                       ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Slow Model                                        ;
; Rise/Fall Delays   ; Unavailable                                       ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                 ;
+--------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------+
; Clock Name                                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                        ;
+--------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------+
; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CCD_ADC_Control:CCD_ADC_Control_inst|wrclk } ;
; clk                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                        ;
; dac7512:dac7512_inst|div_clk               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dac7512:dac7512_inst|div_clk }               ;
; SerialSend:SerialSend_inst|rdclk_reg       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SerialSend:SerialSend_inst|rdclk_reg }       ;
+--------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------+


+----------------------------------------------------------------------------------+
; Fmax Summary                                                                     ;
+------------+-----------------+--------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                 ; Note ;
+------------+-----------------+--------------------------------------------+------+
; 99.91 MHz  ; 99.91 MHz       ; clk                                        ;      ;
; 124.5 MHz  ; 124.5 MHz       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ;      ;
; 151.47 MHz ; 151.47 MHz      ; SerialSend:SerialSend_inst|rdclk_reg       ;      ;
; 267.95 MHz ; 267.95 MHz      ; dac7512:dac7512_inst|div_clk               ;      ;
+------------+-----------------+--------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Setup Summary                                                       ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clk                                        ; -9.276 ; -936.749      ;
; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; -7.032 ; -324.894      ;
; SerialSend:SerialSend_inst|rdclk_reg       ; -5.602 ; -149.235      ;
; dac7512:dac7512_inst|div_clk               ; -2.732 ; -34.904       ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Hold Summary                                                        ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clk                                        ; -1.731 ; -4.242        ;
; SerialSend:SerialSend_inst|rdclk_reg       ; 0.504  ; 0.000         ;
; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.661  ; 0.000         ;
; dac7512:dac7512_inst|div_clk               ; 1.037  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Recovery Summary                                                    ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; -2.720 ; -89.760       ;
; SerialSend:SerialSend_inst|rdclk_reg       ; -2.364 ; -52.008       ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Removal Summary                                                    ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; SerialSend:SerialSend_inst|rdclk_reg       ; 3.312 ; 0.000         ;
; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 3.668 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Minimum Pulse Width Summary                                         ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clk                                        ; -1.583 ; -415.435      ;
; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; -1.318 ; -187.156      ;
; SerialSend:SerialSend_inst|rdclk_reg       ; -1.318 ; -110.712      ;
; dac7512:dac7512_inst|div_clk               ; -1.318 ; -39.540       ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                 ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -9.276 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[2] ; SerialSend:SerialSend_inst|serialState.serialState_Head ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.413     ; 8.826      ;
; -9.273 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[2] ; SerialSend:SerialSend_inst|serialState.serialState_Data ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.413     ; 8.823      ;
; -9.272 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[2] ; SerialSend:SerialSend_inst|serialState.000              ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.413     ; 8.822      ;
; -9.027 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[0] ; SerialSend:SerialSend_inst|serialState.serialState_Head ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.413     ; 8.577      ;
; -9.024 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[0] ; SerialSend:SerialSend_inst|serialState.serialState_Data ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.413     ; 8.574      ;
; -9.023 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[0] ; SerialSend:SerialSend_inst|serialState.000              ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.413     ; 8.573      ;
; -9.009 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[15]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[0]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.972      ;
; -9.009 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[15]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[6]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.972      ;
; -9.009 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[15]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[7]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.972      ;
; -9.009 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[15]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[5]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.972      ;
; -9.009 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[15]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[1]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.972      ;
; -9.009 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[15]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[3]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.972      ;
; -9.009 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[15]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[2]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.972      ;
; -9.009 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[15]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[4]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.972      ;
; -9.008 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[15]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.971      ;
; -9.008 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[15]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[14]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.971      ;
; -9.008 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[15]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[15]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.971      ;
; -9.008 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[15]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.971      ;
; -9.008 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[15]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[13]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.971      ;
; -9.008 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[15]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[16]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.971      ;
; -9.008 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[15]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[8]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.971      ;
; -9.008 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[15]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[9]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.971      ;
; -9.008 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[15]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[11]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.971      ;
; -9.008 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[15]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[17]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.971      ;
; -9.002 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[15]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[18]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.965      ;
; -9.002 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[15]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[19]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.965      ;
; -9.002 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[15]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[20]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.965      ;
; -9.002 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[15]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[22]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.965      ;
; -9.002 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[15]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[23]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.965      ;
; -9.002 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[15]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[24]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.965      ;
; -9.002 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[15]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[25]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.965      ;
; -9.002 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[15]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[21]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.965      ;
; -8.896 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6] ; SerialSend:SerialSend_inst|serialState.serialState_Head ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.413     ; 8.446      ;
; -8.893 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6] ; SerialSend:SerialSend_inst|serialState.serialState_Data ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.413     ; 8.443      ;
; -8.892 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6] ; SerialSend:SerialSend_inst|serialState.000              ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.413     ; 8.442      ;
; -8.885 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[2] ; SerialSend:SerialSend_inst|serialState.serialState_End  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.413     ; 8.435      ;
; -8.879 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[2] ; SerialSend:SerialSend_inst|SerialSendData_Reg[1]        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.413     ; 8.429      ;
; -8.818 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[2] ; SerialSend:SerialSend_inst|SerialSendData_Reg[3]        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.413     ; 8.368      ;
; -8.818 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[2] ; SerialSend:SerialSend_inst|SerialSendData_Reg[0]        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.413     ; 8.368      ;
; -8.783 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[4] ; SerialSend:SerialSend_inst|serialState.serialState_Head ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.413     ; 8.333      ;
; -8.780 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[4] ; SerialSend:SerialSend_inst|serialState.serialState_Data ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.413     ; 8.330      ;
; -8.779 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[4] ; SerialSend:SerialSend_inst|serialState.000              ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.413     ; 8.329      ;
; -8.773 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5] ; SerialSend:SerialSend_inst|serialState.serialState_Head ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.385     ; 8.351      ;
; -8.770 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5] ; SerialSend:SerialSend_inst|serialState.serialState_Data ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.385     ; 8.348      ;
; -8.769 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5] ; SerialSend:SerialSend_inst|serialState.000              ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.385     ; 8.347      ;
; -8.759 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1] ; SerialSend:SerialSend_inst|serialState.serialState_Head ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.413     ; 8.309      ;
; -8.758 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[0]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.721      ;
; -8.758 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[6]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.721      ;
; -8.758 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[7]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.721      ;
; -8.758 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[5]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.721      ;
; -8.758 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[1]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.721      ;
; -8.758 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[3]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.721      ;
; -8.758 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[2]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.721      ;
; -8.758 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[4]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.721      ;
; -8.757 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.720      ;
; -8.757 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[14]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.720      ;
; -8.757 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[15]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.720      ;
; -8.757 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.720      ;
; -8.757 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[13]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.720      ;
; -8.757 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[16]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.720      ;
; -8.757 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[8]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.720      ;
; -8.757 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[9]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.720      ;
; -8.757 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[11]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.720      ;
; -8.757 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[17]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.720      ;
; -8.756 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1] ; SerialSend:SerialSend_inst|serialState.serialState_Data ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.413     ; 8.306      ;
; -8.755 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1] ; SerialSend:SerialSend_inst|serialState.000              ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 1.000        ; -1.413     ; 8.305      ;
; -8.751 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[18]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.714      ;
; -8.751 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[19]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.714      ;
; -8.751 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[20]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.714      ;
; -8.751 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[22]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.714      ;
; -8.751 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[23]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.714      ;
; -8.751 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[24]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.714      ;
; -8.751 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[25]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.714      ;
; -8.751 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[21]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.714      ;
; -8.678 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[0]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.641      ;
; -8.678 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[6]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.641      ;
; -8.678 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[7]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.641      ;
; -8.678 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[5]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.641      ;
; -8.678 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[1]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.641      ;
; -8.678 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[3]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.641      ;
; -8.678 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[2]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.641      ;
; -8.678 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[4]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.641      ;
; -8.677 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.640      ;
; -8.677 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[14]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.640      ;
; -8.677 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[15]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.640      ;
; -8.677 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.640      ;
; -8.677 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[13]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.640      ;
; -8.677 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[16]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.640      ;
; -8.677 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[8]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.640      ;
; -8.677 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[9]      ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.640      ;
; -8.677 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[11]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.640      ;
; -8.677 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[17]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.640      ;
; -8.671 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[18]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.634      ;
; -8.671 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[19]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.634      ;
; -8.671 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[20]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.634      ;
; -8.671 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[22]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.634      ;
; -8.671 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[23]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.634      ;
; -8.671 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[24]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.634      ;
; -8.671 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[25]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.634      ;
; -8.671 ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]                                                                                          ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[21]     ; clk                                        ; clk         ; 1.000        ; 0.000      ; 9.634      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'CCD_ADC_Control:CCD_ADC_Control_inst|wrclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                   ; To Node                                                                                                                                                                                                           ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -7.032 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_we_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.965      ;
; -7.032 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg0  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.965      ;
; -7.032 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg0 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.965      ;
; -7.032 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg1 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.965      ;
; -7.032 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg2 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.965      ;
; -7.032 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg3 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.965      ;
; -7.032 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg4 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.965      ;
; -7.032 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg5 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.965      ;
; -7.032 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg6 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.965      ;
; -7.032 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg7 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.965      ;
; -7.032 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg8 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.965      ;
; -7.032 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg9 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.965      ;
; -7.032 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg1  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.965      ;
; -7.032 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg2  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.965      ;
; -7.032 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg3  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.965      ;
; -6.995 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_we_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.928      ;
; -6.995 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg0  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.928      ;
; -6.995 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg0 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.928      ;
; -6.995 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg1 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.928      ;
; -6.995 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg2 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.928      ;
; -6.995 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg3 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.928      ;
; -6.995 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg4 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.928      ;
; -6.995 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg5 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.928      ;
; -6.995 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg6 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.928      ;
; -6.995 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg7 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.928      ;
; -6.995 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg8 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.928      ;
; -6.995 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg9 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.928      ;
; -6.995 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg1  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.928      ;
; -6.995 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg2  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.928      ;
; -6.995 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg3  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.928      ;
; -6.990 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_we_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.923      ;
; -6.990 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg0  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.923      ;
; -6.990 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg0 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.923      ;
; -6.990 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg1 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.923      ;
; -6.990 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg2 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.923      ;
; -6.990 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg3 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.923      ;
; -6.990 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg4 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.923      ;
; -6.990 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg5 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.923      ;
; -6.990 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg6 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.923      ;
; -6.990 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg7 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.923      ;
; -6.990 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg8 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.923      ;
; -6.990 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg9 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.923      ;
; -6.990 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg1  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.923      ;
; -6.990 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg2  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.923      ;
; -6.990 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg3  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.923      ;
; -6.917 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_we_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.054      ; 7.878      ;
; -6.917 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg0  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.054      ; 7.878      ;
; -6.917 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg0 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.054      ; 7.878      ;
; -6.917 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg1 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.054      ; 7.878      ;
; -6.917 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg2 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.054      ; 7.878      ;
; -6.917 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg3 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.054      ; 7.878      ;
; -6.917 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg4 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.054      ; 7.878      ;
; -6.917 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg5 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.054      ; 7.878      ;
; -6.917 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg6 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.054      ; 7.878      ;
; -6.917 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg7 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.054      ; 7.878      ;
; -6.917 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg8 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.054      ; 7.878      ;
; -6.917 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg9 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.054      ; 7.878      ;
; -6.917 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg1  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.054      ; 7.878      ;
; -6.917 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg2  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.054      ; 7.878      ;
; -6.917 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg3  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.054      ; 7.878      ;
; -6.899 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_we_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.832      ;
; -6.899 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg0  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.832      ;
; -6.899 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg0 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.832      ;
; -6.899 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg1 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.832      ;
; -6.899 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg2 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.832      ;
; -6.899 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg3 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.832      ;
; -6.899 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg4 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.832      ;
; -6.899 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg5 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.832      ;
; -6.899 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg6 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.832      ;
; -6.899 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg7 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.832      ;
; -6.899 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg8 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.832      ;
; -6.899 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg9 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.832      ;
; -6.899 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg1  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.832      ;
; -6.899 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg2  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.832      ;
; -6.899 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg3  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.832      ;
; -6.859 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_we_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.054      ; 7.820      ;
; -6.859 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg0  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.054      ; 7.820      ;
; -6.859 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg0 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.054      ; 7.820      ;
; -6.859 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg1 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.054      ; 7.820      ;
; -6.859 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg2 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.054      ; 7.820      ;
; -6.859 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg3 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.054      ; 7.820      ;
; -6.859 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg4 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.054      ; 7.820      ;
; -6.859 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg5 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.054      ; 7.820      ;
; -6.859 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg6 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.054      ; 7.820      ;
; -6.859 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg7 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.054      ; 7.820      ;
; -6.859 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg8 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.054      ; 7.820      ;
; -6.859 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg9 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.054      ; 7.820      ;
; -6.859 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg1  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.054      ; 7.820      ;
; -6.859 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg2  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.054      ; 7.820      ;
; -6.859 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg3  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.054      ; 7.820      ;
; -6.835 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[4]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_we_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.768      ;
; -6.835 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[4]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg0  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.768      ;
; -6.835 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[4]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg0 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.768      ;
; -6.835 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[4]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg1 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.768      ;
; -6.835 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[4]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg2 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.768      ;
; -6.835 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[4]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg3 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.768      ;
; -6.835 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[4]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg4 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.768      ;
; -6.835 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[4]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg5 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.768      ;
; -6.835 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[4]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg6 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.768      ;
; -6.835 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[4]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg7 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 0.026      ; 7.768      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'SerialSend:SerialSend_inst|rdclk_reg'                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                       ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -5.602 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10] ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.565      ;
; -5.601 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10] ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; -0.015     ; 6.549      ;
; -5.525 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.488      ;
; -5.525 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.488      ;
; -5.525 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.488      ;
; -5.525 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.488      ;
; -5.525 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.488      ;
; -5.524 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; -0.015     ; 6.472      ;
; -5.524 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; -0.015     ; 6.472      ;
; -5.524 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; -0.015     ; 6.472      ;
; -5.524 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; -0.015     ; 6.472      ;
; -5.524 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; -0.015     ; 6.472      ;
; -5.443 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10] ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.406      ;
; -5.427 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10] ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.390      ;
; -5.415 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[9]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10] ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; -0.015     ; 6.363      ;
; -5.401 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[10] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10] ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.028      ; 6.392      ;
; -5.366 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.329      ;
; -5.366 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.329      ;
; -5.366 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.329      ;
; -5.366 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.329      ;
; -5.366 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.329      ;
; -5.359 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10] ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.322      ;
; -5.350 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.313      ;
; -5.350 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.313      ;
; -5.350 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.313      ;
; -5.350 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.313      ;
; -5.350 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.313      ;
; -5.343 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10] ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.306      ;
; -5.338 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[9]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; -0.015     ; 6.286      ;
; -5.338 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[9]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; -0.015     ; 6.286      ;
; -5.338 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[9]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; -0.015     ; 6.286      ;
; -5.338 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[9]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; -0.015     ; 6.286      ;
; -5.338 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[9]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; -0.015     ; 6.286      ;
; -5.333 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10] ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.296      ;
; -5.324 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[10] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.028      ; 6.315      ;
; -5.324 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[10] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.028      ; 6.315      ;
; -5.324 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[10] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.028      ; 6.315      ;
; -5.324 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[10] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.028      ; 6.315      ;
; -5.324 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[10] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.028      ; 6.315      ;
; -5.282 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.245      ;
; -5.282 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.245      ;
; -5.282 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.245      ;
; -5.282 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.245      ;
; -5.282 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.245      ;
; -5.266 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.229      ;
; -5.266 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.229      ;
; -5.266 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.229      ;
; -5.266 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.229      ;
; -5.266 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.229      ;
; -5.256 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.219      ;
; -5.256 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.219      ;
; -5.256 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.219      ;
; -5.256 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.219      ;
; -5.256 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.219      ;
; -5.214 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10] ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.028      ; 6.205      ;
; -5.162 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10] ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.125      ;
; -5.160 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10] ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.123      ;
; -5.156 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.119      ;
; -5.155 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; -0.015     ; 6.103      ;
; -5.137 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.028      ; 6.128      ;
; -5.137 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.028      ; 6.128      ;
; -5.137 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.028      ; 6.128      ;
; -5.137 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.028      ; 6.128      ;
; -5.137 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.028      ; 6.128      ;
; -5.126 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10] ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.089      ;
; -5.096 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[8]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10] ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.028      ; 6.087      ;
; -5.085 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.048      ;
; -5.085 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.048      ;
; -5.085 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.048      ;
; -5.085 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.048      ;
; -5.085 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.048      ;
; -5.083 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.046      ;
; -5.083 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.046      ;
; -5.083 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.046      ;
; -5.083 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.046      ;
; -5.083 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.046      ;
; -5.076 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.039      ;
; -5.075 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; -0.015     ; 6.023      ;
; -5.049 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.012      ;
; -5.049 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.012      ;
; -5.049 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.012      ;
; -5.049 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.012      ;
; -5.049 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 6.012      ;
; -5.032 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10] ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 5.995      ;
; -5.019 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[8]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.028      ; 6.010      ;
; -5.019 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[8]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.028      ; 6.010      ;
; -5.019 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[8]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.028      ; 6.010      ;
; -5.019 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[8]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.028      ; 6.010      ;
; -5.019 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[8]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.028      ; 6.010      ;
; -4.997 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 5.960      ;
; -4.996 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 5.959      ;
; -4.995 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; -0.015     ; 5.943      ;
; -4.981 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 5.944      ;
; -4.969 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[9]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; -0.015     ; 5.917      ;
; -4.955 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 5.918      ;
; -4.955 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 5.918      ;
; -4.955 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 5.918      ;
; -4.955 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 5.918      ;
; -4.955 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.000      ; 5.918      ;
; -4.955 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[10] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]  ; SerialSend:SerialSend_inst|rdclk_reg ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 0.028      ; 5.946      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'dac7512:dac7512_inst|div_clk'                                                                                                                                                     ;
+--------+-------------------------------------+-------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -2.732 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.695      ;
; -2.732 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.695      ;
; -2.732 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.695      ;
; -2.732 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.695      ;
; -2.732 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.695      ;
; -2.732 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.695      ;
; -2.678 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.641      ;
; -2.528 ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.491      ;
; -2.470 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.433      ;
; -2.470 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.433      ;
; -2.470 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.433      ;
; -2.470 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.433      ;
; -2.470 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.433      ;
; -2.470 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.433      ;
; -2.458 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.421      ;
; -2.301 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.264      ;
; -2.301 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.264      ;
; -2.301 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.264      ;
; -2.301 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.264      ;
; -2.301 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.264      ;
; -2.301 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.264      ;
; -2.277 ; dac7512:dac7512_inst|data_reg[10]   ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.240      ;
; -2.239 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.202      ;
; -2.235 ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.198      ;
; -2.202 ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.165      ;
; -2.197 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.160      ;
; -2.183 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.146      ;
; -2.183 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.146      ;
; -2.183 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.146      ;
; -2.183 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.146      ;
; -2.183 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.146      ;
; -2.183 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.146      ;
; -2.135 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.098      ;
; -2.110 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|sync           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.073      ;
; -2.109 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|sclk           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.072      ;
; -2.053 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|state.ST_Stop  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.016      ;
; -2.053 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.016      ;
; -2.044 ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 3.007      ;
; -2.019 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.982      ;
; -1.992 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.955      ;
; -1.954 ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.917      ;
; -1.910 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|state.ST_Stop  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.873      ;
; -1.910 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.873      ;
; -1.899 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.862      ;
; -1.895 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.858      ;
; -1.893 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.856      ;
; -1.885 ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.848      ;
; -1.801 ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.764      ;
; -1.775 ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.738      ;
; -1.765 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.728      ;
; -1.710 ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.673      ;
; -1.629 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|sync           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.592      ;
; -1.628 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|sclk           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.591      ;
; -1.626 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.589      ;
; -1.621 ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.584      ;
; -1.619 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.582      ;
; -1.619 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|sclk           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.582      ;
; -1.582 ; dac7512:dac7512_inst|state.ST_Stop  ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.545      ;
; -1.557 ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.520      ;
; -1.552 ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.515      ;
; -1.544 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|state.ST_Stop  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.507      ;
; -1.544 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.507      ;
; -1.522 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.485      ;
; -1.483 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|sync           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.446      ;
; -1.474 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.437      ;
; -1.468 ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.431      ;
; -1.455 ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.418      ;
; -1.453 ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.416      ;
; -1.384 ; dac7512:dac7512_inst|sclk           ; dac7512:dac7512_inst|sclk           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.347      ;
; -1.384 ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.347      ;
; -1.371 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|sclk           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.334      ;
; -1.370 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|data_reg[10]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.333      ;
; -1.227 ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.190      ;
; -1.143 ; dac7512:dac7512_inst|state.ST_Stop  ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.106      ;
; -1.143 ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.106      ;
; -1.128 ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.091      ;
; -1.109 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|data_reg[10]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.072      ;
; -1.077 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|data_reg[10]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.040      ;
; -1.069 ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.032      ;
; -1.061 ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|state.ST_Stop  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.024      ;
; -1.061 ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.024      ;
; -1.048 ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 2.011      ;
; -1.024 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|state.ST_Stop  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.987      ;
; -1.024 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.987      ;
; -1.022 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.985      ;
; -0.990 ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.953      ;
; -0.986 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|sync           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.949      ;
; -0.888 ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|sync           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.851      ;
; -0.826 ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|data_reg[10]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.789      ;
; -0.580 ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|sclk           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.543      ;
; -0.542 ; dac7512:dac7512_inst|state.ST_Stop  ; dac7512:dac7512_inst|state.ST_Stop  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.505      ;
; -0.418 ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.381      ;
; -0.417 ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.380      ;
; -0.386 ; dac7512:dac7512_inst|sync           ; dac7512:dac7512_inst|sync           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.349      ;
; -0.304 ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.267      ;
; -0.101 ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.064      ;
; -0.089 ; dac7512:dac7512_inst|data_reg[10]   ; dac7512:dac7512_inst|data_reg[10]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 1.000        ; 0.000      ; 1.052      ;
+--------+-------------------------------------+-------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -1.731 ; dac7512:dac7512_inst|div_clk                                      ; dac7512:dac7512_inst|div_clk                                      ; dac7512:dac7512_inst|div_clk               ; clk         ; 0.000        ; 2.730      ; 1.238      ;
; -1.628 ; SerialSend:SerialSend_inst|rdclk_reg                              ; SerialSend:SerialSend_inst|rdclk_reg                              ; SerialSend:SerialSend_inst|rdclk_reg       ; clk         ; 0.000        ; 2.740      ; 1.351      ;
; -1.231 ; dac7512:dac7512_inst|div_clk                                      ; dac7512:dac7512_inst|div_clk                                      ; dac7512:dac7512_inst|div_clk               ; clk         ; -0.500       ; 2.730      ; 1.238      ;
; -1.128 ; SerialSend:SerialSend_inst|rdclk_reg                              ; SerialSend:SerialSend_inst|rdclk_reg                              ; SerialSend:SerialSend_inst|rdclk_reg       ; clk         ; -0.500       ; 2.740      ; 1.351      ;
; -0.883 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; 0.000        ; 2.740      ; 2.096      ;
; -0.383 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk         ; -0.500       ; 2.740      ; 2.096      ;
; 0.862  ; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|tx_int0             ; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|tx_int1             ; clk                                        ; clk         ; 0.000        ; 0.000      ; 0.877      ;
; 0.863  ; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|tx_int1             ; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|tx_int2             ; clk                                        ; clk         ; 0.000        ; 0.000      ; 0.878      ;
; 0.879  ; SerialSend:SerialSend_inst|SendOneFrameFlag                       ; SerialSend:SerialSend_inst|btnOne1                                ; clk                                        ; clk         ; 0.000        ; 0.000      ; 0.894      ;
; 1.045  ; SerialSend:SerialSend_inst|serialSendCount[10]                    ; SerialSend:SerialSend_inst|serialSendCount[10]                    ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.060      ;
; 1.046  ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[12]          ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[12]          ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.061      ;
; 1.065  ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[0]                 ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[0]                 ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.080      ;
; 1.068  ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[11]                ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[11]                ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.083      ;
; 1.070  ; SerialSend:SerialSend_inst|sendDelayCount[2]                      ; SerialSend:SerialSend_inst|TxSendEN_Reg                           ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.085      ;
; 1.072  ; SerialSend:SerialSend_inst|btn1                                   ; SerialSend:SerialSend_inst|btn2                                   ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.087      ;
; 1.085  ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S6     ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S7     ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.100      ;
; 1.092  ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S2       ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S2       ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.107      ;
; 1.094  ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S2       ; CCD_ADC_Control:CCD_ADC_Control_inst|AD_OE                        ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.109      ;
; 1.106  ; SerialSend:SerialSend_inst|SerialSendbtn1                         ; SerialSend:SerialSend_inst|SerialSendbtn2                         ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.121      ;
; 1.134  ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S1     ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S1     ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.149      ;
; 1.138  ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S1     ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S2     ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.153      ;
; 1.223  ; CCD_ADC_Control:CCD_ADC_Control_inst|frameclk                     ; CCD_ADC_Control:CCD_ADC_Control_inst|frameclk                     ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.238      ;
; 1.230  ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S4     ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_data                     ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.245      ;
; 1.237  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                        ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.252      ;
; 1.246  ; SerialSend:SerialSend_inst|serialState.serialState_Data           ; SerialSend:SerialSend_inst|serialState.serialState_Data           ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.261      ;
; 1.265  ; SerialSend:SerialSend_inst|serialState.000                        ; SerialSend:SerialSend_inst|SendOneFrameFlag                       ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.280      ;
; 1.267  ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[5]           ; SerialSend:SerialSend_inst|speed_select:speed_tx|clk_bps_r        ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.282      ;
; 1.267  ; SerialSend:SerialSend_inst|serialState.000                        ; SerialSend:SerialSend_inst|serialState.000                        ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.282      ;
; 1.271  ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S3       ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S4       ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.286      ;
; 1.279  ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S4       ; CCD_ADC_Control:CCD_ADC_Control_inst|AD_OE                        ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.294      ;
; 1.282  ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State1_Reset       ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_rst                      ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.297      ;
; 1.283  ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State1_Reset       ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_sht                      ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.298      ;
; 1.284  ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State1_Reset       ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S2       ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.299      ;
; 1.284  ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State1_Reset       ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State1_Reset       ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.299      ;
; 1.312  ; SerialSend:SerialSend_inst|serialSendCount[0]                     ; SerialSend:SerialSend_inst|serialSendCount[0]                     ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.327      ;
; 1.313  ; SerialSend:SerialSend_inst|FrameCount[0]                          ; SerialSend:SerialSend_inst|FrameCount[0]                          ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.328      ;
; 1.314  ; SerialSend:SerialSend_inst|serialSendCount[9]                     ; SerialSend:SerialSend_inst|serialSendCount[9]                     ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.329      ;
; 1.314  ; SerialSend:SerialSend_inst|SerialSendbtn2                         ; SerialSend:SerialSend_inst|SerialSendEN_REG                       ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.329      ;
; 1.315  ; SerialSend:SerialSend_inst|FrameCount[0]                          ; SerialSend:SerialSend_inst|FrameCount[1]                          ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.330      ;
; 1.317  ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S6     ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_data                     ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.332      ;
; 1.321  ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[4]                 ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[4]                 ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.336      ;
; 1.323  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]               ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.338      ;
; 1.323  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[16]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[16]               ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.338      ;
; 1.326  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[13]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[13]               ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.341      ;
; 1.326  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[8]                ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[8]                ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.341      ;
; 1.326  ; SerialSend:SerialSend_inst|serialSendCount[5]                     ; SerialSend:SerialSend_inst|serialSendCount[5]                     ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.341      ;
; 1.326  ; dac7512:dac7512_inst|div_count[0]                                 ; dac7512:dac7512_inst|div_count[0]                                 ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.341      ;
; 1.327  ; SerialSend:SerialSend_inst|serialSendCount[8]                     ; SerialSend:SerialSend_inst|serialSendCount[8]                     ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.342      ;
; 1.328  ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[10]                ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[10]                ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.343      ;
; 1.328  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[22]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[22]               ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.343      ;
; 1.329  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[11]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[11]               ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.344      ;
; 1.329  ; SerialSend:SerialSend_inst|serialSendCount[3]                     ; SerialSend:SerialSend_inst|serialSendCount[3]                     ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.344      ;
; 1.333  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[6]                ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[6]                ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.348      ;
; 1.334  ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[10]          ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[10]          ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.349      ;
; 1.334  ; dac7512:dac7512_inst|div_count[4]                                 ; dac7512:dac7512_inst|div_count[4]                                 ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.349      ;
; 1.335  ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[6]           ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[6]           ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.350      ;
; 1.335  ; SerialSend:SerialSend_inst|sendDelayCount[1]                      ; SerialSend:SerialSend_inst|sendDelayCount[1]                      ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.350      ;
; 1.336  ; dac7512:dac7512_inst|div_count[3]                                 ; dac7512:dac7512_inst|div_count[3]                                 ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.351      ;
; 1.336  ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_sht                      ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_sht                      ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.351      ;
; 1.337  ; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|send_complete       ; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|send_complete       ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.352      ;
; 1.338  ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[1]           ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[1]           ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.353      ;
; 1.340  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[3]                ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[3]                ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.355      ;
; 1.342  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[18]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[18]               ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.357      ;
; 1.342  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[21]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[21]               ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.357      ;
; 1.343  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[23]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[23]               ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.358      ;
; 1.344  ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[6]                 ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[6]                 ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.359      ;
; 1.344  ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[11]          ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[11]          ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.359      ;
; 1.346  ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[4]           ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[4]           ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.361      ;
; 1.346  ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[9]           ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[9]           ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.361      ;
; 1.347  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[2]                ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[2]                ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.362      ;
; 1.352  ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[0]           ; SerialSend:SerialSend_inst|speed_select:speed_tx|cnt[0]           ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.367      ;
; 1.352  ; SerialSend:SerialSend_inst|sendDelayCount[2]                      ; SerialSend:SerialSend_inst|sendDelayCount[2]                      ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.367      ;
; 1.353  ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[9]                 ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[9]                 ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.368      ;
; 1.354  ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[0]                 ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[1]                 ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.369      ;
; 1.355  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[1]                ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[1]                ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.370      ;
; 1.360  ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S8     ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S8     ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.375      ;
; 1.369  ; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|num[3]              ; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|num[3]              ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.384      ;
; 1.374  ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S2       ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S3       ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.389      ;
; 1.377  ; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|num[1]              ; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|num[1]              ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.392      ;
; 1.381  ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State1_Reset       ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S4       ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.396      ;
; 1.469  ; CCD_ADC_Control:CCD_ADC_Control_inst|DataOutState.DataOutState_S2 ; CCD_ADC_Control:CCD_ADC_Control_inst|DataOutState.DataOutState_S2 ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.484      ;
; 1.469  ; SerialSend:SerialSend_inst|serialSendCount[7]                     ; SerialSend:SerialSend_inst|serialSendCount[7]                     ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.484      ;
; 1.469  ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_data                     ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_data                     ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.484      ;
; 1.469  ; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|num[0]              ; SerialSend:SerialSend_inst|uart_tx:my_uart_tx|num[0]              ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.484      ;
; 1.469  ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State4             ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State4             ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.484      ;
; 1.469  ; SerialSend:SerialSend_inst|SerialSendbtn1                         ; SerialSend:SerialSend_inst|SerialSendEN_REG                       ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.484      ;
; 1.469  ; SerialSend:SerialSend_inst|SerialSendEN_REG                       ; SerialSend:SerialSend_inst|SerialSendEN_REG                       ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.484      ;
; 1.470  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[4]                ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[4]                ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.485      ;
; 1.470  ; SerialSend:SerialSend_inst|serialSendCount[1]                     ; SerialSend:SerialSend_inst|serialSendCount[1]                     ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.485      ;
; 1.470  ; SerialSend:SerialSend_inst|serialSendCount[6]                     ; SerialSend:SerialSend_inst|serialSendCount[6]                     ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.485      ;
; 1.472  ; SerialSend:SerialSend_inst|FrameCount[1]                          ; SerialSend:SerialSend_inst|FrameCount[1]                          ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.487      ;
; 1.474  ; SerialSend:SerialSend_inst|FrameCount[2]                          ; SerialSend:SerialSend_inst|FrameCount[2]                          ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.489      ;
; 1.476  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[14]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[14]               ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.491      ;
; 1.476  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[9]                ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[9]                ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.491      ;
; 1.480  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]               ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.495      ;
; 1.481  ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[2]                 ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[2]                 ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.496      ;
; 1.481  ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[8]                 ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[8]                 ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.496      ;
; 1.481  ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[15]               ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[15]               ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.496      ;
; 1.481  ; SerialSend:SerialSend_inst|serialSendCount[2]                     ; SerialSend:SerialSend_inst|serialSendCount[2]                     ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.496      ;
; 1.481  ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_rst                      ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_rst                      ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.496      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'SerialSend:SerialSend_inst|rdclk_reg'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                                           ; Launch Clock                               ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.504 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[0]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.356      ; 0.875      ;
; 0.504 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[4]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.356      ; 0.875      ;
; 0.505 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.356      ; 0.876      ;
; 0.505 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[8]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[8]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.356      ; 0.876      ;
; 0.505 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[9]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[9]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.356      ; 0.876      ;
; 0.506 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[7]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.356      ; 0.877      ;
; 0.507 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.356      ; 0.878      ;
; 0.510 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[10] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[10]                                                                     ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.356      ; 0.881      ;
; 0.678 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.356      ; 1.049      ;
; 0.685 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[1]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.356      ; 1.056      ;
; 1.043 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 1.058      ;
; 1.226 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg0 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.805      ; 3.086      ;
; 1.226 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg1 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.805      ; 3.086      ;
; 1.226 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg2 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.805      ; 3.086      ;
; 1.226 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg3 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.805      ; 3.086      ;
; 1.226 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg4 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.805      ; 3.086      ;
; 1.226 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg5 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.805      ; 3.086      ;
; 1.226 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg6 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.805      ; 3.086      ;
; 1.226 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg7 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.805      ; 3.086      ;
; 1.226 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg8 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.805      ; 3.086      ;
; 1.226 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg9 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.805      ; 3.086      ;
; 1.240 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.356      ; 1.611      ;
; 1.312 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 1.327      ;
; 1.315 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 1.330      ;
; 1.321 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 1.336      ;
; 1.470 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 1.485      ;
; 1.470 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 1.485      ;
; 1.475 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 1.490      ;
; 1.476 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 1.491      ;
; 1.570 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 1.585      ;
; 1.868 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg0 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.805      ; 3.728      ;
; 1.868 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg1 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.805      ; 3.728      ;
; 1.868 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg2 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.805      ; 3.728      ;
; 1.868 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg3 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.805      ; 3.728      ;
; 1.868 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg4 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.805      ; 3.728      ;
; 1.868 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg5 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.805      ; 3.728      ;
; 1.868 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg6 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.805      ; 3.728      ;
; 1.868 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg7 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.805      ; 3.728      ;
; 1.868 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg8 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.805      ; 3.728      ;
; 1.868 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg9 ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.805      ; 3.728      ;
; 1.911 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 1.926      ;
; 1.914 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 1.929      ;
; 1.920 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 1.935      ;
; 1.938 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg5 ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.022      ; 2.015      ;
; 1.940 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg6 ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.022      ; 2.017      ;
; 1.948 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg3 ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.022      ; 2.025      ;
; 1.950 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg0 ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.022      ; 2.027      ;
; 1.956 ; SerialSend:SerialSend_inst|rdreq_reg                                                                                                          ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]                                                                      ; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.783      ; 3.754      ;
; 1.960 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg2 ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.022      ; 2.037      ;
; 1.967 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 1.982      ;
; 1.975 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg9 ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.022      ; 2.052      ;
; 1.986 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg7 ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.022      ; 2.063      ;
; 1.989 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.004      ;
; 1.998 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.013      ;
; 2.067 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.082      ;
; 2.076 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.091      ;
; 2.079 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.094      ;
; 2.079 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.094      ;
; 2.084 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.099      ;
; 2.094 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.109      ;
; 2.145 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.160      ;
; 2.154 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.169      ;
; 2.157 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.172      ;
; 2.157 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.172      ;
; 2.162 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.177      ;
; 2.169 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.184      ;
; 2.235 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg1 ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.022      ; 2.312      ;
; 2.235 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.250      ;
; 2.235 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.250      ;
; 2.275 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg8 ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.022      ; 2.352      ;
; 2.296 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.311      ;
; 2.296 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.311      ;
; 2.296 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.311      ;
; 2.296 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.311      ;
; 2.296 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.311      ;
; 2.346 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg5 ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.022      ; 2.423      ;
; 2.364 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg4 ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.022      ; 2.441      ;
; 2.365 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg3 ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.022      ; 2.442      ;
; 2.373 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.388      ;
; 2.374 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg6 ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.022      ; 2.451      ;
; 2.382 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.397      ;
; 2.391 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.406      ;
; 2.463 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.478      ;
; 2.471 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg7 ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.022      ; 2.548      ;
; 2.474 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.489      ;
; 2.474 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.489      ;
; 2.474 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.489      ;
; 2.474 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.489      ;
; 2.474 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.489      ;
; 2.531 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.546      ;
; 2.531 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.546      ;
; 2.531 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.546      ;
; 2.531 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.546      ;
; 2.531 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.546      ;
; 2.548 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.563      ;
; 2.548 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.563      ;
; 2.548 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.563      ;
; 2.548 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.563      ;
; 2.548 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.563      ;
; 2.551 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 0.000      ; 2.566      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'CCD_ADC_Control:CCD_ADC_Control_inst|wrclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                                           ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.661 ; CCD_ADC_Control:CCD_ADC_Control_inst|data[7]                                                                                                                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg3  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.481      ; 2.197      ;
; 0.662 ; CCD_ADC_Control:CCD_ADC_Control_inst|data[2]                                                                                                                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg0  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.481      ; 2.198      ;
; 0.693 ; CCD_ADC_Control:CCD_ADC_Control_inst|data[0]                                                                                                                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg1  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.481      ; 2.229      ;
; 0.695 ; CCD_ADC_Control:CCD_ADC_Control_inst|data[1]                                                                                                                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg2  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.481      ; 2.231      ;
; 1.068 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[10] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[10]                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.083      ;
; 1.074 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[10] ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[10]                                                                     ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.089      ;
; 1.134 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[3]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.149      ;
; 1.218 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[7]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.356     ; 0.877      ;
; 1.218 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[9]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.356     ; 0.877      ;
; 1.251 ; CCD_ADC_Control:CCD_ADC_Control_inst|data[6]                                                                                                                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg3  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.481      ; 2.787      ;
; 1.286 ; CCD_ADC_Control:CCD_ADC_Control_inst|data[4]                                                                                                                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg1  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.481      ; 2.822      ;
; 1.291 ; CCD_ADC_Control:CCD_ADC_Control_inst|data[3]                                                                                                                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg2  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.481      ; 2.827      ;
; 1.307 ; CCD_ADC_Control:CCD_ADC_Control_inst|data[5]                                                                                                                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_datain_reg0  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.481      ; 2.843      ;
; 1.312 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.327      ;
; 1.315 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.330      ;
; 1.329 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[8]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[8]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.344      ;
; 1.337 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[4]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.352      ;
; 1.338 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[2]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.353      ;
; 1.403 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[8]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.356     ; 1.062      ;
; 1.446 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[0]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.356     ; 1.105      ;
; 1.447 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[2]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.356     ; 1.106      ;
; 1.449 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[10]                                                                     ; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.356     ; 1.108      ;
; 1.470 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.485      ;
; 1.474 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.489      ;
; 1.475 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.490      ;
; 1.476 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.491      ;
; 1.476 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.491      ;
; 1.614 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[3]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.356     ; 1.273      ;
; 1.616 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.356     ; 1.275      ;
; 1.625 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[4]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.356     ; 1.284      ;
; 1.710 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.725      ;
; 1.729 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_we_reg       ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.453      ; 3.237      ;
; 1.786 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[8]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[8]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.801      ;
; 1.831 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]                                                       ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.427      ; 3.273      ;
; 1.833 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]                                                       ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.427      ; 3.275      ;
; 1.835 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]                                                       ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.427      ; 3.277      ;
; 1.839 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.356     ; 1.498      ;
; 1.911 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.926      ;
; 1.914 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.929      ;
; 1.916 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]                                                       ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.399      ; 3.330      ;
; 1.917 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]                                                       ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.399      ; 3.331      ;
; 1.917 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]                                                       ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.399      ; 3.331      ;
; 1.919 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9]                                                       ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.399      ; 3.333      ;
; 1.920 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[10]                                                      ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.399      ; 3.334      ;
; 1.928 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[8]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 1.943      ;
; 1.962 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]                                                       ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.427      ; 3.404      ;
; 1.962 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]                                                       ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.427      ; 3.404      ;
; 1.973 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[8]                                                       ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.399      ; 3.387      ;
; 1.989 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.004      ;
; 2.067 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.082      ;
; 2.069 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[1]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.084      ;
; 2.079 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.094      ;
; 2.083 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[8]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.098      ;
; 2.084 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.099      ;
; 2.085 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.100      ;
; 2.115 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_we_reg       ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.453      ; 3.623      ;
; 2.145 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.160      ;
; 2.150 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[8]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[10]                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.165      ;
; 2.157 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.172      ;
; 2.161 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.176      ;
; 2.161 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                                                                      ; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.384     ; 1.792      ;
; 2.162 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.177      ;
; 2.163 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[8]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.178      ;
; 2.201 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.216      ;
; 2.235 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.250      ;
; 2.241 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.256      ;
; 2.261 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[0]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.276      ;
; 2.267 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg0  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.453      ; 3.775      ;
; 2.267 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg0 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.453      ; 3.775      ;
; 2.267 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg1 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.453      ; 3.775      ;
; 2.267 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg2 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.453      ; 3.775      ;
; 2.267 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg3 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.453      ; 3.775      ;
; 2.267 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg4 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.453      ; 3.775      ;
; 2.267 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg5 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.453      ; 3.775      ;
; 2.267 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg6 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.453      ; 3.775      ;
; 2.267 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg7 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.453      ; 3.775      ;
; 2.267 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg8 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.453      ; 3.775      ;
; 2.267 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg9 ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.453      ; 3.775      ;
; 2.267 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg1  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.453      ; 3.775      ;
; 2.267 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg2  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.453      ; 3.775      ;
; 2.267 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrreq                                                                                                                   ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg3  ; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.453      ; 3.775      ;
; 2.319 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.334      ;
; 2.324 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.028     ; 2.311      ;
; 2.324 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[8]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.028     ; 2.311      ;
; 2.324 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.028     ; 2.311      ;
; 2.324 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.028     ; 2.311      ;
; 2.324 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.028     ; 2.311      ;
; 2.371 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[9]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.043      ; 2.429      ;
; 2.387 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[10]                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.402      ;
; 2.395 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[6]                                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.028      ; 2.438      ;
; 2.396 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg7 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.054      ; 2.505      ;
; 2.397 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]                                                       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.412      ;
; 2.401 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[10]                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; -0.028     ; 2.388      ;
; 2.410 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg1 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.026      ; 2.491      ;
; 2.429 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg7 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.054      ; 2.538      ;
; 2.434 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg2 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.026      ; 2.515      ;
; 2.441 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~porta_address_reg1 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.026      ; 2.522      ;
; 2.460 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg3 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.026      ; 2.541      ;
; 2.469 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg2 ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.026      ; 2.550      ;
; 2.469 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]  ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[10]                                                      ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 0.000      ; 2.484      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'dac7512:dac7512_inst|div_clk'                                                                                                                                                     ;
+-------+-------------------------------------+-------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 1.037 ; dac7512:dac7512_inst|data_reg[10]   ; dac7512:dac7512_inst|data_reg[10]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.052      ;
; 1.049 ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.064      ;
; 1.252 ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.267      ;
; 1.334 ; dac7512:dac7512_inst|sync           ; dac7512:dac7512_inst|sync           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.349      ;
; 1.354 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.369      ;
; 1.365 ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.380      ;
; 1.366 ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.381      ;
; 1.490 ; dac7512:dac7512_inst|state.ST_Stop  ; dac7512:dac7512_inst|state.ST_Stop  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.505      ;
; 1.519 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.534      ;
; 1.528 ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|sclk           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.543      ;
; 1.765 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.780      ;
; 1.774 ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|data_reg[10]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.789      ;
; 1.775 ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|sync           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.790      ;
; 1.861 ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.876      ;
; 1.934 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|sync           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.949      ;
; 1.938 ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.953      ;
; 1.950 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.965      ;
; 1.970 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.985      ;
; 1.972 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|state.ST_Stop  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.987      ;
; 1.972 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 1.987      ;
; 1.996 ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.011      ;
; 2.009 ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|state.ST_Stop  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.024      ;
; 2.009 ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.024      ;
; 2.017 ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.032      ;
; 2.025 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|data_reg[10]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.040      ;
; 2.037 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|sclk           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.052      ;
; 2.057 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|data_reg[10]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.072      ;
; 2.076 ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.091      ;
; 2.091 ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.106      ;
; 2.091 ; dac7512:dac7512_inst|state.ST_Stop  ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.106      ;
; 2.116 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.131      ;
; 2.175 ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.190      ;
; 2.181 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|sclk           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.196      ;
; 2.224 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|sclk           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.239      ;
; 2.232 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.247      ;
; 2.268 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.283      ;
; 2.271 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|sync           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.286      ;
; 2.318 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.333      ;
; 2.318 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|data_reg[10]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.333      ;
; 2.319 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|sclk           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.334      ;
; 2.332 ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.332 ; dac7512:dac7512_inst|sclk           ; dac7512:dac7512_inst|sclk           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.378 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.393      ;
; 2.382 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.397      ;
; 2.401 ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.416      ;
; 2.401 ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.416      ;
; 2.403 ; dac7512:dac7512_inst|state.ST_Start ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.418      ;
; 2.419 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.434      ;
; 2.467 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.482      ;
; 2.485 ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.500      ;
; 2.492 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|state.ST_Stop  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.507      ;
; 2.492 ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.507      ;
; 2.497 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.512      ;
; 2.526 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|sync           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.541      ;
; 2.530 ; dac7512:dac7512_inst|state.ST_Stop  ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.545      ;
; 2.552 ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.567      ;
; 2.564 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.579      ;
; 2.577 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|sync           ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.592      ;
; 2.643 ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.658      ;
; 2.706 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.721      ;
; 2.713 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.728      ;
; 2.723 ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.738      ;
; 2.732 ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.747      ;
; 2.816 ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.831      ;
; 2.858 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|state.ST_Stop  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.873      ;
; 2.883 ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 2.898      ;
; 2.992 ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.007      ;
; 3.001 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|state.ST_Stop  ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.016      ;
; 3.131 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.146      ;
; 3.131 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.146      ;
; 3.131 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.146      ;
; 3.131 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.146      ;
; 3.131 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.146      ;
; 3.131 ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.146      ;
; 3.170 ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.185      ;
; 3.187 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.202      ;
; 3.225 ; dac7512:dac7512_inst|data_reg[10]   ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.240      ;
; 3.249 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.264      ;
; 3.249 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.264      ;
; 3.249 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.264      ;
; 3.249 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.264      ;
; 3.249 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.264      ;
; 3.249 ; dac7512:dac7512_inst|clk_count[0]   ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.264      ;
; 3.418 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.433      ;
; 3.418 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.433      ;
; 3.418 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.433      ;
; 3.418 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.433      ;
; 3.418 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.433      ;
; 3.418 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.433      ;
; 3.476 ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.491      ;
; 3.626 ; dac7512:dac7512_inst|state.ST_Data  ; dac7512:dac7512_inst|clk_count[2]   ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.641      ;
; 3.680 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|count[0]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.695      ;
; 3.680 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|count[1]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.695      ;
; 3.680 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|count[3]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.695      ;
; 3.680 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|count[2]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.695      ;
; 3.680 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|din            ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.695      ;
; 3.680 ; dac7512:dac7512_inst|clk_count[1]   ; dac7512:dac7512_inst|count[4]       ; dac7512:dac7512_inst|div_clk ; dac7512:dac7512_inst|div_clk ; 0.000        ; 0.000      ; 3.695      ;
+-------+-------------------------------------+-------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'CCD_ADC_Control:CCD_ADC_Control_inst|wrclk'                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; -2.720 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[0]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.413      ; 5.096      ;
; -2.720 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[1]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.413      ; 5.096      ;
; -2.720 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[2]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.413      ; 5.096      ;
; -2.720 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[3]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.413      ; 5.096      ;
; -2.720 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[0]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.413      ; 5.096      ;
; -2.720 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[4]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.413      ; 5.096      ;
; -2.720 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.413      ; 5.096      ;
; -2.720 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[5]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.428      ; 5.111      ;
; -2.720 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[2]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.413      ; 5.096      ;
; -2.720 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[6]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.413      ; 5.096      ;
; -2.720 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[3]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.413      ; 5.096      ;
; -2.720 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[7]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.385      ; 5.068      ;
; -2.720 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[4]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.413      ; 5.096      ;
; -2.720 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[8]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.385      ; 5.068      ;
; -2.720 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.385      ; 5.068      ;
; -2.720 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[9]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.428      ; 5.111      ;
; -2.720 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.413      ; 5.096      ;
; -2.720 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[10]                ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.385      ; 5.068      ;
; -2.720 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[7]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.413      ; 5.096      ;
; -2.720 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[10]                ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.413      ; 5.096      ;
; -2.720 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[8]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.413      ; 5.096      ;
; -2.720 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[9]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.413      ; 5.096      ;
; -2.720 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[10] ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.385      ; 5.068      ;
; -2.720 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.385      ; 5.068      ;
; -2.720 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[8]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.385      ; 5.068      ;
; -2.720 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.385      ; 5.068      ;
; -2.720 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.385      ; 5.068      ;
; -2.720 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.385      ; 5.068      ;
; -2.720 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.413      ; 5.096      ;
; -2.720 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.413      ; 5.096      ;
; -2.720 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.413      ; 5.096      ;
; -2.720 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.413      ; 5.096      ;
; -2.720 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 1.000        ; 1.413      ; 5.096      ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'SerialSend:SerialSend_inst|rdclk_reg'                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; -2.364 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[0]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.769      ; 5.096      ;
; -2.364 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[1]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.769      ; 5.096      ;
; -2.364 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.769      ; 5.096      ;
; -2.364 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.769      ; 5.096      ;
; -2.364 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.769      ; 5.096      ;
; -2.364 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.784      ; 5.111      ;
; -2.364 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.769      ; 5.096      ;
; -2.364 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.741      ; 5.068      ;
; -2.364 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[8]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.741      ; 5.068      ;
; -2.364 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[9]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.784      ; 5.111      ;
; -2.364 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[10] ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.741      ; 5.068      ;
; -2.364 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10] ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.769      ; 5.096      ;
; -2.364 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.769      ; 5.096      ;
; -2.364 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.769      ; 5.096      ;
; -2.364 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.769      ; 5.096      ;
; -2.364 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.769      ; 5.096      ;
; -2.364 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.769      ; 5.096      ;
; -2.364 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.769      ; 5.096      ;
; -2.364 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.769      ; 5.096      ;
; -2.364 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.769      ; 5.096      ;
; -2.364 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.769      ; 5.096      ;
; -2.364 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 1.000        ; 1.769      ; 5.096      ;
+--------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'SerialSend:SerialSend_inst|rdclk_reg'                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; 3.312 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[0]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.769      ; 5.096      ;
; 3.312 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[1]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.769      ; 5.096      ;
; 3.312 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.769      ; 5.096      ;
; 3.312 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.769      ; 5.096      ;
; 3.312 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.769      ; 5.096      ;
; 3.312 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.784      ; 5.111      ;
; 3.312 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.769      ; 5.096      ;
; 3.312 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.741      ; 5.068      ;
; 3.312 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[8]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.741      ; 5.068      ;
; 3.312 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[9]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.784      ; 5.111      ;
; 3.312 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[10] ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.741      ; 5.068      ;
; 3.312 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10] ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.769      ; 5.096      ;
; 3.312 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.769      ; 5.096      ;
; 3.312 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.769      ; 5.096      ;
; 3.312 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.769      ; 5.096      ;
; 3.312 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.769      ; 5.096      ;
; 3.312 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.769      ; 5.096      ;
; 3.312 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.769      ; 5.096      ;
; 3.312 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.769      ; 5.096      ;
; 3.312 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.769      ; 5.096      ;
; 3.312 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.769      ; 5.096      ;
; 3.312 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]  ; clk          ; SerialSend:SerialSend_inst|rdclk_reg ; 0.000        ; 1.769      ; 5.096      ;
+-------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'CCD_ADC_Control:CCD_ADC_Control_inst|wrclk'                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; 3.668 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[0]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.413      ; 5.096      ;
; 3.668 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[1]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.413      ; 5.096      ;
; 3.668 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[2]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.413      ; 5.096      ;
; 3.668 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[3]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.413      ; 5.096      ;
; 3.668 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[0]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.413      ; 5.096      ;
; 3.668 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[4]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.413      ; 5.096      ;
; 3.668 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.413      ; 5.096      ;
; 3.668 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[5]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.428      ; 5.111      ;
; 3.668 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[2]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.413      ; 5.096      ;
; 3.668 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[6]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.413      ; 5.096      ;
; 3.668 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[3]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.413      ; 5.096      ;
; 3.668 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[7]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.385      ; 5.068      ;
; 3.668 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[4]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.413      ; 5.096      ;
; 3.668 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[8]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.385      ; 5.068      ;
; 3.668 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.385      ; 5.068      ;
; 3.668 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[9]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.428      ; 5.111      ;
; 3.668 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.413      ; 5.096      ;
; 3.668 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[10]                ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.385      ; 5.068      ;
; 3.668 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[7]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.413      ; 5.096      ;
; 3.668 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[10]                ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.413      ; 5.096      ;
; 3.668 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[8]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.413      ; 5.096      ;
; 3.668 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[9]                 ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.413      ; 5.096      ;
; 3.668 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[10] ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.385      ; 5.068      ;
; 3.668 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.385      ; 5.068      ;
; 3.668 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[8]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.385      ; 5.068      ;
; 3.668 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.385      ; 5.068      ;
; 3.668 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.385      ; 5.068      ;
; 3.668 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.385      ; 5.068      ;
; 3.668 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.413      ; 5.096      ;
; 3.668 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.413      ; 5.096      ;
; 3.668 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.413      ; 5.096      ;
; 3.668 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.413      ; 5.096      ;
; 3.668 ; SerialSend:SerialSend_inst|SerialSendbtn1 ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]  ; clk          ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 0.000        ; 1.413      ; 5.096      ;
+-------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'clk'                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; -1.583 ; 1.000        ; 2.583          ; Port Rate        ; clk   ; Rise       ; clk                                                               ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|AD_OE                        ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|AD_OE                        ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|AD_clk                       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|AD_clk                       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_clk                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_clk                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_data                     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_data                     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_rst                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_rst                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_sht                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|CCD_sht                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[0]                 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[0]                 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[10]                ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[10]                ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[11]                ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[11]                ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[1]                 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[1]                 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[2]                 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[2]                 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[3]                 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[3]                 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[4]                 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[4]                 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[5]                 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[5]                 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[6]                 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[6]                 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[7]                 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[7]                 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[8]                 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[8]                 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[9]                 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataCount[9]                 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataOutState.DataOutState_S2 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|DataOutState.DataOutState_S2 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S1     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S1     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S2     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S2     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S3     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S3     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S4     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S4     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S5     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S5     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S6     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S6     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S7     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S7     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S8     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|IntegState.IntegState_S8     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State1_Reset       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State1_Reset       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State2_Integration ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State2_Integration ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State3_DataOut     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State3_DataOut     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State4             ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|MainState.State4             ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S1       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S1       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S2       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S2       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S3       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S3       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S4       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|RestState.RestState_S4       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[0]                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[0]                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[1]                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[1]                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[2]                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[2]                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[3]                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[3]                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[4]                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[4]                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[5]                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[5]                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[6]                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[6]                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[7]                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|data[7]                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|frameclk                     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|frameclk                     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[0]                ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[0]                ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]               ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[10]               ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[11]               ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[11]               ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]               ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[12]               ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[13]               ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[13]               ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; clk   ; Rise       ; CCD_ADC_Control:CCD_ADC_Control_inst|timercount[14]               ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'CCD_ADC_Control:CCD_ADC_Control_inst|wrclk'                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[0]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[10]                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[10]                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[1]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[2]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[3]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[4]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[5]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[6]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[7]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[8]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[8]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|cntr_lua:cntr1|safe_q[9]                                                       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[0]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[0]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[10]                                                                     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[10]                                                                     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[1]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[1]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[2]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[2]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[3]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[3]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[4]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[4]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[5]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[5]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[6]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[6]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[7]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[7]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[8]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[8]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[9]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe7a[9]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[0]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[0]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[10]                                                                     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[10]                                                                     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[1]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[2]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[2]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[3]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[3]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[4]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[4]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[5]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[6]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[7]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[7]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[8]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[8]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[9]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe9a[9]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg0 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg0 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg1 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg1 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg2 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg2 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg3 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg3 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg4 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg4 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg5 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg5 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg6 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg6 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg7 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg7 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg8 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg8 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg9 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_address_reg9 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg0  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg0  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg1  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg1  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg2  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg2  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg3  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_datain_reg3  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_memory_reg0  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_memory_reg0  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_memory_reg1  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_memory_reg1  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_memory_reg2  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~porta_memory_reg2  ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'SerialSend:SerialSend_inst|rdclk_reg'                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[0]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[10]                                                                     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[1]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[2]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[3]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[4]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[5]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[6]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[7]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[8]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe5a[9]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[0]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[0]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[10]                                                                     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[10]                                                                     ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[1]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[1]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[2]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[3]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[4]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[5]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[6]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[7]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[8]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[8]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[9]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dffe8a[9]                                                                      ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg0 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg0 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg1 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg1 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg2 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg2 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg3 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg3 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg4 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg4 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg5 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg5 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg6 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg6 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg7 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg7 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg8 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg8 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg9 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a2~portb_address_reg9 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg0 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg0 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg1 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg1 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg2 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg2 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg3 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg3 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg4 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg4 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg5 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg5 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg6 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg6 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg7 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg7 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg8 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg8 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg9 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend:SerialSend_inst|senddcfifo:SendFifo_inst|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_sync_fifo_8gm:sync_fifo|dpram_n3v:dpram4|altsyncram_pof1:altsyncram14|ram_block15a5~portb_address_reg9 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[0]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[0]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[10]|clk                                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[10]|clk                                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[1]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[1]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[2]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[2]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[3]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[3]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[4]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[4]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[5]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[5]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[6]|clk                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SerialSend:SerialSend_inst|rdclk_reg ; Rise       ; SerialSend_inst|SendFifo_inst|dcfifo_component|auto_generated|sync_fifo|dffe5a[6]|clk                                                                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'dac7512:dac7512_inst|div_clk'                                                                                         ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------+
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|clk_count[0]   ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|clk_count[0]   ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|clk_count[1]   ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|clk_count[1]   ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|clk_count[2]   ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|clk_count[2]   ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|count[0]       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|count[0]       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|count[1]       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|count[1]       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|count[2]       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|count[2]       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|count[3]       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|count[3]       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|count[4]       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|count[4]       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|data_reg[10]   ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|data_reg[10]   ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|din            ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|din            ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|sclk           ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|sclk           ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|state.ST_Data  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|state.ST_Data  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|state.ST_Start ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|state.ST_Start ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|state.ST_Stop  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|state.ST_Stop  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|sync           ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512:dac7512_inst|sync           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|clk_count[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|clk_count[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|clk_count[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|clk_count[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|clk_count[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|clk_count[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|count[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|count[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|count[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|count[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|count[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|count[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|count[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|count[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|count[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|count[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|data_reg[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|data_reg[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|din|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|din|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|div_clk|regout         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|div_clk|regout         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|sclk|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|sclk|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|state.ST_Data|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|state.ST_Data|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|state.ST_Start|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|state.ST_Start|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|state.ST_Stop|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|state.ST_Stop|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|sync|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dac7512:dac7512_inst|div_clk ; Rise       ; dac7512_inst|sync|clk               ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AD_data[*]  ; clk        ; 6.093 ; 6.093 ; Rise       ; clk             ;
;  AD_data[0] ; clk        ; 5.517 ; 5.517 ; Rise       ; clk             ;
;  AD_data[1] ; clk        ; 5.558 ; 5.558 ; Rise       ; clk             ;
;  AD_data[2] ; clk        ; 5.210 ; 5.210 ; Rise       ; clk             ;
;  AD_data[3] ; clk        ; 5.192 ; 5.192 ; Rise       ; clk             ;
;  AD_data[4] ; clk        ; 6.093 ; 6.093 ; Rise       ; clk             ;
;  AD_data[5] ; clk        ; 5.991 ; 5.991 ; Rise       ; clk             ;
;  AD_data[6] ; clk        ; 5.861 ; 5.861 ; Rise       ; clk             ;
;  AD_data[7] ; clk        ; 5.856 ; 5.856 ; Rise       ; clk             ;
; rst_n       ; clk        ; 9.051 ; 9.051 ; Rise       ; clk             ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AD_data[*]  ; clk        ; -5.140 ; -5.140 ; Rise       ; clk             ;
;  AD_data[0] ; clk        ; -5.465 ; -5.465 ; Rise       ; clk             ;
;  AD_data[1] ; clk        ; -5.506 ; -5.506 ; Rise       ; clk             ;
;  AD_data[2] ; clk        ; -5.158 ; -5.158 ; Rise       ; clk             ;
;  AD_data[3] ; clk        ; -5.140 ; -5.140 ; Rise       ; clk             ;
;  AD_data[4] ; clk        ; -6.041 ; -6.041 ; Rise       ; clk             ;
;  AD_data[5] ; clk        ; -5.939 ; -5.939 ; Rise       ; clk             ;
;  AD_data[6] ; clk        ; -5.809 ; -5.809 ; Rise       ; clk             ;
;  AD_data[7] ; clk        ; -5.804 ; -5.804 ; Rise       ; clk             ;
; rst_n       ; clk        ; -6.025 ; -6.025 ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; AD_OE     ; clk                          ; 7.603 ; 7.603 ; Rise       ; clk                          ;
; AD_clk    ; clk                          ; 7.310 ; 7.310 ; Rise       ; clk                          ;
; CCD_clk   ; clk                          ; 7.251 ; 7.251 ; Rise       ; clk                          ;
; CCD_data  ; clk                          ; 6.875 ; 6.875 ; Rise       ; clk                          ;
; CCD_rst   ; clk                          ; 7.299 ; 7.299 ; Rise       ; clk                          ;
; CCD_sht   ; clk                          ; 7.389 ; 7.389 ; Rise       ; clk                          ;
; rs232_tx  ; clk                          ; 8.416 ; 8.416 ; Rise       ; clk                          ;
; DAC_CLK   ; dac7512:dac7512_inst|div_clk ; 8.766 ; 8.766 ; Rise       ; dac7512:dac7512_inst|div_clk ;
; DAC_DIN   ; dac7512:dac7512_inst|div_clk ; 9.236 ; 9.236 ; Rise       ; dac7512:dac7512_inst|div_clk ;
; DAC_SYNC  ; dac7512:dac7512_inst|div_clk ; 8.771 ; 8.771 ; Rise       ; dac7512:dac7512_inst|div_clk ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; AD_OE     ; clk                          ; 7.603 ; 7.603 ; Rise       ; clk                          ;
; AD_clk    ; clk                          ; 7.310 ; 7.310 ; Rise       ; clk                          ;
; CCD_clk   ; clk                          ; 7.251 ; 7.251 ; Rise       ; clk                          ;
; CCD_data  ; clk                          ; 6.875 ; 6.875 ; Rise       ; clk                          ;
; CCD_rst   ; clk                          ; 7.299 ; 7.299 ; Rise       ; clk                          ;
; CCD_sht   ; clk                          ; 7.389 ; 7.389 ; Rise       ; clk                          ;
; rs232_tx  ; clk                          ; 8.416 ; 8.416 ; Rise       ; clk                          ;
; DAC_CLK   ; dac7512:dac7512_inst|div_clk ; 8.766 ; 8.766 ; Rise       ; dac7512:dac7512_inst|div_clk ;
; DAC_DIN   ; dac7512:dac7512_inst|div_clk ; 9.236 ; 9.236 ; Rise       ; dac7512:dac7512_inst|div_clk ;
; DAC_SYNC  ; dac7512:dac7512_inst|div_clk ; 8.771 ; 8.771 ; Rise       ; dac7512:dac7512_inst|div_clk ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                     ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 3421     ; 0        ; 0        ; 0        ;
; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 51       ; 0        ; 0        ; 0        ;
; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 11       ; 0        ; 0        ; 0        ;
; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk                                        ; 1369     ; 1        ; 0        ; 0        ;
; clk                                        ; clk                                        ; 5979     ; 0        ; 0        ; 0        ;
; dac7512:dac7512_inst|div_clk               ; clk                                        ; 1        ; 1        ; 0        ; 0        ;
; SerialSend:SerialSend_inst|rdclk_reg       ; clk                                        ; 81       ; 1        ; 0        ; 0        ;
; dac7512:dac7512_inst|div_clk               ; dac7512:dac7512_inst|div_clk               ; 136      ; 0        ; 0        ; 0        ;
; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg       ; 11       ; 0        ; 0        ; 0        ;
; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg       ; 62       ; 0        ; 0        ; 0        ;
; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg       ; 1692     ; 0        ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                      ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 3421     ; 0        ; 0        ; 0        ;
; clk                                        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 51       ; 0        ; 0        ; 0        ;
; SerialSend:SerialSend_inst|rdclk_reg       ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 11       ; 0        ; 0        ; 0        ;
; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; clk                                        ; 1369     ; 1        ; 0        ; 0        ;
; clk                                        ; clk                                        ; 5979     ; 0        ; 0        ; 0        ;
; dac7512:dac7512_inst|div_clk               ; clk                                        ; 1        ; 1        ; 0        ; 0        ;
; SerialSend:SerialSend_inst|rdclk_reg       ; clk                                        ; 81       ; 1        ; 0        ; 0        ;
; dac7512:dac7512_inst|div_clk               ; dac7512:dac7512_inst|div_clk               ; 136      ; 0        ; 0        ; 0        ;
; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; SerialSend:SerialSend_inst|rdclk_reg       ; 11       ; 0        ; 0        ; 0        ;
; clk                                        ; SerialSend:SerialSend_inst|rdclk_reg       ; 62       ; 0        ; 0        ; 0        ;
; SerialSend:SerialSend_inst|rdclk_reg       ; SerialSend:SerialSend_inst|rdclk_reg       ; 1692     ; 0        ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                  ;
+------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+--------------------------------------------+----------+----------+----------+----------+
; clk        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 33       ; 0        ; 0        ; 0        ;
; clk        ; SerialSend:SerialSend_inst|rdclk_reg       ; 22       ; 0        ; 0        ; 0        ;
+------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                   ;
+------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+--------------------------------------------+----------+----------+----------+----------+
; clk        ; CCD_ADC_Control:CCD_ADC_Control_inst|wrclk ; 33       ; 0        ; 0        ; 0        ;
; clk        ; SerialSend:SerialSend_inst|rdclk_reg       ; 22       ; 0        ; 0        ; 0        ;
+------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 179   ; 179  ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Fri May 26 15:50:40 2017
Info: Command: quartus_sta LidarFrameView -c LidarFrameView
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Critical Warning: Synopsys Design Constraints File file not found: 'LidarFrameView.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name clk clk
    Info: create_clock -period 1.000 -name dac7512:dac7512_inst|div_clk dac7512:dac7512_inst|div_clk
    Info: create_clock -period 1.000 -name CCD_ADC_Control:CCD_ADC_Control_inst|wrclk CCD_ADC_Control:CCD_ADC_Control_inst|wrclk
    Info: create_clock -period 1.000 -name SerialSend:SerialSend_inst|rdclk_reg SerialSend:SerialSend_inst|rdclk_reg
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -9.276
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -9.276      -936.749 clk 
    Info:    -7.032      -324.894 CCD_ADC_Control:CCD_ADC_Control_inst|wrclk 
    Info:    -5.602      -149.235 SerialSend:SerialSend_inst|rdclk_reg 
    Info:    -2.732       -34.904 dac7512:dac7512_inst|div_clk 
Info: Worst-case hold slack is -1.731
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.731        -4.242 clk 
    Info:     0.504         0.000 SerialSend:SerialSend_inst|rdclk_reg 
    Info:     0.661         0.000 CCD_ADC_Control:CCD_ADC_Control_inst|wrclk 
    Info:     1.037         0.000 dac7512:dac7512_inst|div_clk 
Info: Worst-case recovery slack is -2.720
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.720       -89.760 CCD_ADC_Control:CCD_ADC_Control_inst|wrclk 
    Info:    -2.364       -52.008 SerialSend:SerialSend_inst|rdclk_reg 
Info: Worst-case removal slack is 3.312
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.312         0.000 SerialSend:SerialSend_inst|rdclk_reg 
    Info:     3.668         0.000 CCD_ADC_Control:CCD_ADC_Control_inst|wrclk 
Info: Worst-case minimum pulse width slack is -1.583
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.583      -415.435 clk 
    Info:    -1.318      -187.156 CCD_ADC_Control:CCD_ADC_Control_inst|wrclk 
    Info:    -1.318      -110.712 SerialSend:SerialSend_inst|rdclk_reg 
    Info:    -1.318       -39.540 dac7512:dac7512_inst|div_clk 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Fri May 26 15:50:42 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


