<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Paparazzi UAS: sw/airborne/boards/apogee/chibios/v1.0/mcuconf.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="penguin_icon.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Paparazzi UAS
   &#160;<span id="projectnumber">v6.2_unstable</span>
   </div>
   <div id="projectbrief">Paparazzi is a free software Unmanned Aircraft System.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('apogee_2chibios_2v1_80_2mcuconf_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">mcuconf.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a6c41ac9534659a9a1d50d6772bdb7c91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a6c41ac9534659a9a1d50d6772bdb7c91">STM32F4xx_MCUCONF</a></td></tr>
<tr class="separator:a6c41ac9534659a9a1d50d6772bdb7c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac53bd5c2b11b39ed0691812bf91b6144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#ac53bd5c2b11b39ed0691812bf91b6144">STM32F405_MCUCONF</a></td></tr>
<tr class="separator:ac53bd5c2b11b39ed0691812bf91b6144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb579efb75147d7b6341465bb59f11a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#abb579efb75147d7b6341465bb59f11a6">STM32F415_MCUCONF</a></td></tr>
<tr class="separator:abb579efb75147d7b6341465bb59f11a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb36e6e11262ea2ca40a8f50da930002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#aeb36e6e11262ea2ca40a8f50da930002">STM32F407_MCUCONF</a></td></tr>
<tr class="separator:aeb36e6e11262ea2ca40a8f50da930002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7275e212adb489098bfcb05dc20afd16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a7275e212adb489098bfcb05dc20afd16">STM32F417_MCUCONF</a></td></tr>
<tr class="separator:a7275e212adb489098bfcb05dc20afd16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affb519ca907542b6bff9104700c0009d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#affb519ca907542b6bff9104700c0009d">STM32_NO_INIT</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:affb519ca907542b6bff9104700c0009d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab70d9b5c3764aac6282d594d8f6a88ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#ab70d9b5c3764aac6282d594d8f6a88ec">STM32_PVD_ENABLE</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ab70d9b5c3764aac6282d594d8f6a88ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a6f4f9c19c6b1a1c3694278a542e3c60d">STM32_PLS</a>&#160;&#160;&#160;STM32_PLS_LEV0</td></tr>
<tr class="separator:a6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fc47be2589d2a861f2a7e94048d7035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a2fc47be2589d2a861f2a7e94048d7035">STM32_BKPRAM_ENABLE</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a2fc47be2589d2a861f2a7e94048d7035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2044f0288f2c20b27d6eee1e1a1e6256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a2044f0288f2c20b27d6eee1e1a1e6256">STM32_HSI_ENABLED</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a2044f0288f2c20b27d6eee1e1a1e6256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02b4e3e6222baab7ee448cbbb2273370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a02b4e3e6222baab7ee448cbbb2273370">STM32_LSI_ENABLED</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a02b4e3e6222baab7ee448cbbb2273370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#ad94c4a0da6c8c7a3d0b800fdc0dbebfa">STM32_HSE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05b49e91f478558d33b2b862718758fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a05b49e91f478558d33b2b862718758fa">STM32_LSE_ENABLED</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a05b49e91f478558d33b2b862718758fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab61440cd331858b31458b3ce72abf906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#ab61440cd331858b31458b3ce72abf906">STM32_CLOCK48_REQUIRED</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ab61440cd331858b31458b3ce72abf906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29204b81c265dd6e124fbcf12a2c8d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a29204b81c265dd6e124fbcf12a2c8d6f">STM32_SW</a>&#160;&#160;&#160;STM32_SW_PLL</td></tr>
<tr class="separator:a29204b81c265dd6e124fbcf12a2c8d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a811cfbd049f0ab00976def9593849d32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a811cfbd049f0ab00976def9593849d32">STM32_PLLSRC</a>&#160;&#160;&#160;STM32_PLLSRC_HSE</td></tr>
<tr class="separator:a811cfbd049f0ab00976def9593849d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acba56aaa8c0bd717ad217771ee8300c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#acba56aaa8c0bd717ad217771ee8300c2">STM32_PLLM_VALUE</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:acba56aaa8c0bd717ad217771ee8300c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42a8bb439be9c6c643c7ab48f02ee662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a42a8bb439be9c6c643c7ab48f02ee662">STM32_PLLN_VALUE</a>&#160;&#160;&#160;336</td></tr>
<tr class="separator:a42a8bb439be9c6c643c7ab48f02ee662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a2a10496ad437bb1bf6bf23892148e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a0a2a10496ad437bb1bf6bf23892148e4">STM32_PLLP_VALUE</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a0a2a10496ad437bb1bf6bf23892148e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc27d1e2fcdedcb56fc15a41e5f43d91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#adc27d1e2fcdedcb56fc15a41e5f43d91">STM32_PLLQ_VALUE</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:adc27d1e2fcdedcb56fc15a41e5f43d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a035ea0d8259c0f89306c6a7d344705f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a035ea0d8259c0f89306c6a7d344705f2">STM32_HPRE</a>&#160;&#160;&#160;STM32_HPRE_DIV1</td></tr>
<tr class="separator:a035ea0d8259c0f89306c6a7d344705f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a5f9c3734d5d06c9ccd5214af5c78c4f8">STM32_PPRE1</a>&#160;&#160;&#160;STM32_PPRE1_DIV4</td></tr>
<tr class="separator:a5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3670f3886d02bb3010016bbf0db0db83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a3670f3886d02bb3010016bbf0db0db83">STM32_PPRE2</a>&#160;&#160;&#160;STM32_PPRE2_DIV2</td></tr>
<tr class="separator:a3670f3886d02bb3010016bbf0db0db83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a945eb1f70822303bd0191ef633e5eaca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a945eb1f70822303bd0191ef633e5eaca">STM32_RTCSEL</a>&#160;&#160;&#160;STM32_RTCSEL_LSE</td></tr>
<tr class="separator:a945eb1f70822303bd0191ef633e5eaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea50a21db71009ebc7951180dc0d29ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#aea50a21db71009ebc7951180dc0d29ea">STM32_RTCPRE_VALUE</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:aea50a21db71009ebc7951180dc0d29ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f4dea2ca69a6afdc2a05593ddb4999"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a66f4dea2ca69a6afdc2a05593ddb4999">STM32_MCO1SEL</a>&#160;&#160;&#160;STM32_MCO1SEL_HSI</td></tr>
<tr class="separator:a66f4dea2ca69a6afdc2a05593ddb4999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeadb80a063dd3d4975ca3947a18ff995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#aeadb80a063dd3d4975ca3947a18ff995">STM32_MCO1PRE</a>&#160;&#160;&#160;STM32_MCO1PRE_DIV1</td></tr>
<tr class="separator:aeadb80a063dd3d4975ca3947a18ff995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada1164056ea271b26c923140f69ace87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#ada1164056ea271b26c923140f69ace87">STM32_MCO2SEL</a>&#160;&#160;&#160;STM32_MCO2SEL_SYSCLK</td></tr>
<tr class="separator:ada1164056ea271b26c923140f69ace87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7625378f7bf7e1a50a58739742839619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a7625378f7bf7e1a50a58739742839619">STM32_MCO2PRE</a>&#160;&#160;&#160;STM32_MCO2PRE_DIV5</td></tr>
<tr class="separator:a7625378f7bf7e1a50a58739742839619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54203015c2973969adee1dd719010d3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a54203015c2973969adee1dd719010d3a">STM32_I2SSRC</a>&#160;&#160;&#160;STM32_I2SSRC_CKIN</td></tr>
<tr class="separator:a54203015c2973969adee1dd719010d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2179285dbf70d5d5a370c3353737813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#aa2179285dbf70d5d5a370c3353737813">STM32_PLLI2SN_VALUE</a>&#160;&#160;&#160;192</td></tr>
<tr class="separator:aa2179285dbf70d5d5a370c3353737813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6385bafac509e5ef0926a722fc54adb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#aa6385bafac509e5ef0926a722fc54adb">STM32_PLLI2SR_VALUE</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:aa6385bafac509e5ef0926a722fc54adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41843060367f2e2b20468f1a5769948b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a41843060367f2e2b20468f1a5769948b">STM32_IRQ_EXTI0_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a41843060367f2e2b20468f1a5769948b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f5e4469d6bb2263c760f685f9ce86ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a6f5e4469d6bb2263c760f685f9ce86ef">STM32_IRQ_EXTI1_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a6f5e4469d6bb2263c760f685f9ce86ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4ffb9c3ba8d88b6367b675054e3c710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#ae4ffb9c3ba8d88b6367b675054e3c710">STM32_IRQ_EXTI2_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ae4ffb9c3ba8d88b6367b675054e3c710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38fe6fb696c105d6e048bde844db0224"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a38fe6fb696c105d6e048bde844db0224">STM32_IRQ_EXTI3_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a38fe6fb696c105d6e048bde844db0224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a366b4f70dd30f409ad8c14e609e4bbaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a366b4f70dd30f409ad8c14e609e4bbaa">STM32_IRQ_EXTI4_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a366b4f70dd30f409ad8c14e609e4bbaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a129d06108ea8829ba174e33ff73e7e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a129d06108ea8829ba174e33ff73e7e67">STM32_IRQ_EXTI5_9_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a129d06108ea8829ba174e33ff73e7e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f21ba8c5368006a26a3e5e1d7e60fdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a2f21ba8c5368006a26a3e5e1d7e60fdb">STM32_IRQ_EXTI10_15_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a2f21ba8c5368006a26a3e5e1d7e60fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a7f425a6497d9bc92b54a3c420731fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a0a7f425a6497d9bc92b54a3c420731fe">STM32_IRQ_EXTI16_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a0a7f425a6497d9bc92b54a3c420731fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d2286ff5fc5fdf03b469795a704619e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a9d2286ff5fc5fdf03b469795a704619e">STM32_IRQ_EXTI17_PRIORITY</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:a9d2286ff5fc5fdf03b469795a704619e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15b7522f34798df184f9e8d5024881df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a15b7522f34798df184f9e8d5024881df">STM32_IRQ_EXTI18_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a15b7522f34798df184f9e8d5024881df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c23ca2f86fdf0dee176c1f762d2b2dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a2c23ca2f86fdf0dee176c1f762d2b2dc">STM32_IRQ_EXTI19_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a2c23ca2f86fdf0dee176c1f762d2b2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d47540519839760fa98c1b07e38a15e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a3d47540519839760fa98c1b07e38a15e">STM32_IRQ_EXTI20_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a3d47540519839760fa98c1b07e38a15e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71fda7273ead6331f250642d18e55b25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a71fda7273ead6331f250642d18e55b25">STM32_IRQ_EXTI21_PRIORITY</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:a71fda7273ead6331f250642d18e55b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4331268b38458a2ad2cb4ff49021e371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a4331268b38458a2ad2cb4ff49021e371">STM32_IRQ_EXTI22_PRIORITY</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:a4331268b38458a2ad2cb4ff49021e371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47f41637b35e1b3176029cd1ea95e481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a47f41637b35e1b3176029cd1ea95e481">STM32_ADC_ADCPRE</a>&#160;&#160;&#160;ADC_CCR_ADCPRE_DIV8</td></tr>
<tr class="separator:a47f41637b35e1b3176029cd1ea95e481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7256aa7c13b88f877cfb8d4913dcec0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a7256aa7c13b88f877cfb8d4913dcec0a">STM32_ADC_USE_ADC1</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a7256aa7c13b88f877cfb8d4913dcec0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0324f80d5775896053a81432c0475ac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a0324f80d5775896053a81432c0475ac3">STM32_ADC_USE_ADC2</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a0324f80d5775896053a81432c0475ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdbb6a582b057e5065023d7b0fb27821"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#abdbb6a582b057e5065023d7b0fb27821">STM32_ADC_USE_ADC3</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:abdbb6a582b057e5065023d7b0fb27821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a1f7bc818507d43f4d6592bff2ad486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a5a1f7bc818507d43f4d6592bff2ad486">STM32_ADC_ADC1_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 4)</td></tr>
<tr class="separator:a5a1f7bc818507d43f4d6592bff2ad486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14406df3e82b63f96a67959b5dbff667"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a14406df3e82b63f96a67959b5dbff667">STM32_ADC_ADC2_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 2)</td></tr>
<tr class="separator:a14406df3e82b63f96a67959b5dbff667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab34182c029cd8f6e924f1b449e3bae0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#ab34182c029cd8f6e924f1b449e3bae0e">STM32_ADC_ADC3_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 1)</td></tr>
<tr class="separator:ab34182c029cd8f6e924f1b449e3bae0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad19de93466026d8b03a895cae792bce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#ad19de93466026d8b03a895cae792bce9">STM32_ADC_ADC1_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ad19de93466026d8b03a895cae792bce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65cadd46c1d4b5739f1ef3a623faf196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a65cadd46c1d4b5739f1ef3a623faf196">STM32_ADC_ADC2_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a65cadd46c1d4b5739f1ef3a623faf196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba49d4d898766a690874ccc9e072e4e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#aba49d4d898766a690874ccc9e072e4e4">STM32_ADC_ADC3_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:aba49d4d898766a690874ccc9e072e4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58e21948e78c6cf50c04e64363637dd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a58e21948e78c6cf50c04e64363637dd4">STM32_ADC_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a58e21948e78c6cf50c04e64363637dd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19080c8c395ae24df995fa57a2291465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a19080c8c395ae24df995fa57a2291465">STM32_ADC_ADC1_DMA_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a19080c8c395ae24df995fa57a2291465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d5f6197c12d2a74a041b54d6e1b80a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a6d5f6197c12d2a74a041b54d6e1b80a2">STM32_ADC_ADC2_DMA_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a6d5f6197c12d2a74a041b54d6e1b80a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45424a47f5a33df11692d9763b72aa48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a45424a47f5a33df11692d9763b72aa48">STM32_ADC_ADC3_DMA_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a45424a47f5a33df11692d9763b72aa48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89f37b0b924eaabb6185f95446eed1dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a89f37b0b924eaabb6185f95446eed1dd">STM32_CAN_USE_CAN1</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a89f37b0b924eaabb6185f95446eed1dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00b873df699111f00e6093ed5759e08e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a00b873df699111f00e6093ed5759e08e">STM32_CAN_USE_CAN2</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a00b873df699111f00e6093ed5759e08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe8dc2c331e59b626884d0b40433bfab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#abe8dc2c331e59b626884d0b40433bfab">STM32_CAN_CAN1_IRQ_PRIORITY</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:abe8dc2c331e59b626884d0b40433bfab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea17e07d4f22e7757ac6193ab9d72a15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#aea17e07d4f22e7757ac6193ab9d72a15">STM32_CAN_CAN2_IRQ_PRIORITY</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:aea17e07d4f22e7757ac6193ab9d72a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aede2afbb11fd84b6db4e101664b4b722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#aede2afbb11fd84b6db4e101664b4b722">STM32_DAC_DUAL_MODE</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:aede2afbb11fd84b6db4e101664b4b722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44a9902eb911602a3e113a64907cc051"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a44a9902eb911602a3e113a64907cc051">STM32_DAC_USE_DAC1_CH1</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a44a9902eb911602a3e113a64907cc051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50529a6ef0b6920d19203b8dd5473aa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a50529a6ef0b6920d19203b8dd5473aa9">STM32_DAC_USE_DAC1_CH2</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a50529a6ef0b6920d19203b8dd5473aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f4f7b6d6f81c3776c89d829bf32f318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a0f4f7b6d6f81c3776c89d829bf32f318">STM32_DAC_DAC1_CH1_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a0f4f7b6d6f81c3776c89d829bf32f318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2f70df5cf087cd6960d96a88fa9a8dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#aa2f70df5cf087cd6960d96a88fa9a8dc">STM32_DAC_DAC1_CH2_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:aa2f70df5cf087cd6960d96a88fa9a8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97e3b10a8ba64b330697293890ae9dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a97e3b10a8ba64b330697293890ae9dfe">STM32_DAC_DAC1_CH1_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a97e3b10a8ba64b330697293890ae9dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5e7dd5c5bd6b91423c84da0f38b7821"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#af5e7dd5c5bd6b91423c84da0f38b7821">STM32_DAC_DAC1_CH2_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:af5e7dd5c5bd6b91423c84da0f38b7821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d984652edc3d0045750f20e2094fe15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a1d984652edc3d0045750f20e2094fe15">STM32_DAC_DAC1_CH1_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 5)</td></tr>
<tr class="separator:a1d984652edc3d0045750f20e2094fe15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a730e1cfbd99b7f3a0e6cdf03b224c9f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a730e1cfbd99b7f3a0e6cdf03b224c9f4">STM32_DAC_DAC1_CH2_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 6)</td></tr>
<tr class="separator:a730e1cfbd99b7f3a0e6cdf03b224c9f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44c0e5a4a20e05dbb598a408cf1ebee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a44c0e5a4a20e05dbb598a408cf1ebee7">STM32_GPT_USE_TIM1</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a44c0e5a4a20e05dbb598a408cf1ebee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87dac50603730367a564c5ba63c6e9a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a87dac50603730367a564c5ba63c6e9a1">STM32_GPT_USE_TIM2</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a87dac50603730367a564c5ba63c6e9a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13e83c85f2c204e9302199f07dfc982e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a13e83c85f2c204e9302199f07dfc982e">STM32_GPT_USE_TIM3</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a13e83c85f2c204e9302199f07dfc982e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8433ca3b26de12e90ad85d24ddc146ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a8433ca3b26de12e90ad85d24ddc146ae">STM32_GPT_USE_TIM4</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a8433ca3b26de12e90ad85d24ddc146ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a742ec02fd96ff66ed1de33aef54f0707"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a742ec02fd96ff66ed1de33aef54f0707">STM32_GPT_USE_TIM5</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a742ec02fd96ff66ed1de33aef54f0707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab9d5547752dc673dc08c01b257bbc5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#aab9d5547752dc673dc08c01b257bbc5e">STM32_GPT_USE_TIM6</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:aab9d5547752dc673dc08c01b257bbc5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a841def6dae41ef14c28273dc71c917df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a841def6dae41ef14c28273dc71c917df">STM32_GPT_USE_TIM7</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a841def6dae41ef14c28273dc71c917df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b1fc49ad496637c0d24c274c6c17c01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a1b1fc49ad496637c0d24c274c6c17c01">STM32_GPT_USE_TIM8</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a1b1fc49ad496637c0d24c274c6c17c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ae899fce9dc050c533cf90d97599d27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a2ae899fce9dc050c533cf90d97599d27">STM32_GPT_USE_TIM9</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a2ae899fce9dc050c533cf90d97599d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2b58d4e2c9e019ecd077794231a0a17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#aa2b58d4e2c9e019ecd077794231a0a17">STM32_GPT_USE_TIM11</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:aa2b58d4e2c9e019ecd077794231a0a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9cad374b91eaa3e5ff2a68319d1721a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#ad9cad374b91eaa3e5ff2a68319d1721a">STM32_GPT_USE_TIM12</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ad9cad374b91eaa3e5ff2a68319d1721a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a690972d52bfd04ed8051b61a661f2f53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a690972d52bfd04ed8051b61a661f2f53">STM32_GPT_USE_TIM14</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a690972d52bfd04ed8051b61a661f2f53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e249eb52e9aafc7325e6cfde76db4cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a1e249eb52e9aafc7325e6cfde76db4cf">STM32_GPT_TIM1_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a1e249eb52e9aafc7325e6cfde76db4cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a314cec15b23670096752964ec5caf3ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a314cec15b23670096752964ec5caf3ce">STM32_GPT_TIM2_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a314cec15b23670096752964ec5caf3ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0e96044581d47cc827e2cbeb0227a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#aa0e96044581d47cc827e2cbeb0227a8e">STM32_GPT_TIM3_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:aa0e96044581d47cc827e2cbeb0227a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f29be9a3823107fef0db45e685c21c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a3f29be9a3823107fef0db45e685c21c8">STM32_GPT_TIM4_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a3f29be9a3823107fef0db45e685c21c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dd2cd16d440c306ca4078c26c6b32a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a7dd2cd16d440c306ca4078c26c6b32a1">STM32_GPT_TIM5_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a7dd2cd16d440c306ca4078c26c6b32a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fe3dc866ef2fdf7f3280ff2a81a0206"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a7fe3dc866ef2fdf7f3280ff2a81a0206">STM32_GPT_TIM6_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a7fe3dc866ef2fdf7f3280ff2a81a0206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39e918aab997f42ca310524e74dc44ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a39e918aab997f42ca310524e74dc44ae">STM32_GPT_TIM7_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a39e918aab997f42ca310524e74dc44ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93f570ee0efe3af8c1584d66c00b99ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a93f570ee0efe3af8c1584d66c00b99ad">STM32_GPT_TIM8_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a93f570ee0efe3af8c1584d66c00b99ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ec15e13e1cd4f876f8a4408e5cb1ed1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a7ec15e13e1cd4f876f8a4408e5cb1ed1">STM32_GPT_TIM9_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a7ec15e13e1cd4f876f8a4408e5cb1ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4b3131ca12f2d5a12047abb987961a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#aa4b3131ca12f2d5a12047abb987961a4">STM32_GPT_TIM11_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:aa4b3131ca12f2d5a12047abb987961a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbf13880831c81c27d5c7f65c737f70f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#acbf13880831c81c27d5c7f65c737f70f">STM32_GPT_TIM12_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:acbf13880831c81c27d5c7f65c737f70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42381c2949b271a74c562c3502403881"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a42381c2949b271a74c562c3502403881">STM32_GPT_TIM14_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a42381c2949b271a74c562c3502403881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad73fb3ae5b2aca05e0f5155cff7a8b2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#ad73fb3ae5b2aca05e0f5155cff7a8b2d">STM32_I2C_USE_I2C1</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ad73fb3ae5b2aca05e0f5155cff7a8b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58845293676556a52d2046a00bcfbf9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a58845293676556a52d2046a00bcfbf9c">STM32_I2C_USE_I2C2</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a58845293676556a52d2046a00bcfbf9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a086d8965c7249503bdce6f9b4a7352cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a086d8965c7249503bdce6f9b4a7352cb">STM32_I2C_USE_I2C3</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a086d8965c7249503bdce6f9b4a7352cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84197e5ed8ac37628137ae10b1e55a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a84197e5ed8ac37628137ae10b1e55a80">STM32_I2C_BUSY_TIMEOUT</a>&#160;&#160;&#160;50</td></tr>
<tr class="separator:a84197e5ed8ac37628137ae10b1e55a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adae68423fc725ae1da125e4929e6de73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#adae68423fc725ae1da125e4929e6de73">STM32_I2C_I2C1_RX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 0)</td></tr>
<tr class="separator:adae68423fc725ae1da125e4929e6de73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaad3d45e3630b5efb746260aedba2bd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#aaad3d45e3630b5efb746260aedba2bd2">STM32_I2C_I2C1_TX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 6)</td></tr>
<tr class="separator:aaad3d45e3630b5efb746260aedba2bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b4cea50a1c9434b330a6a6f13432e00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a2b4cea50a1c9434b330a6a6f13432e00">STM32_I2C_I2C2_RX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 2)</td></tr>
<tr class="separator:a2b4cea50a1c9434b330a6a6f13432e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3170ef2ff695720e55d0957eb1951a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a3170ef2ff695720e55d0957eb1951a99">STM32_I2C_I2C2_TX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 7)</td></tr>
<tr class="separator:a3170ef2ff695720e55d0957eb1951a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39873d5a932294ccab14f1bdd766fffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a39873d5a932294ccab14f1bdd766fffb">STM32_I2C_I2C3_RX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 2)</td></tr>
<tr class="separator:a39873d5a932294ccab14f1bdd766fffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ac12a927168fe9a90122b0a54110e24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a9ac12a927168fe9a90122b0a54110e24">STM32_I2C_I2C3_TX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 4)</td></tr>
<tr class="separator:a9ac12a927168fe9a90122b0a54110e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a904706fc1fb970ddb6dc919a651cbc48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a904706fc1fb970ddb6dc919a651cbc48">STM32_I2C_I2C1_IRQ_PRIORITY</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a904706fc1fb970ddb6dc919a651cbc48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace43c4d497b0be3dbe8c28836fafd0a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#ace43c4d497b0be3dbe8c28836fafd0a5">STM32_I2C_I2C2_IRQ_PRIORITY</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ace43c4d497b0be3dbe8c28836fafd0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a978ffaebe063c8a9f64525ed2f13bd09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a978ffaebe063c8a9f64525ed2f13bd09">STM32_I2C_I2C3_IRQ_PRIORITY</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a978ffaebe063c8a9f64525ed2f13bd09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd104f0cde2014ea9788f9e3f71de00a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#afd104f0cde2014ea9788f9e3f71de00a">STM32_I2C_I2C1_DMA_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:afd104f0cde2014ea9788f9e3f71de00a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b4a662792401dae73ae072183bd8e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a6b4a662792401dae73ae072183bd8e02">STM32_I2C_I2C2_DMA_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a6b4a662792401dae73ae072183bd8e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43838b989448ecf9013b0e07e8bba565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a43838b989448ecf9013b0e07e8bba565">STM32_I2C_I2C3_DMA_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a43838b989448ecf9013b0e07e8bba565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98f682be6c4559a663f6279c867cd69a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a98f682be6c4559a663f6279c867cd69a">STM32_I2C_DMA_ERROR_HOOK</a>(i2cp)&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td></tr>
<tr class="separator:a98f682be6c4559a663f6279c867cd69a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd22e1bd87deb8a1af4147fb1d1f56a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#acd22e1bd87deb8a1af4147fb1d1f56a8">STM32_I2S_USE_SPI2</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:acd22e1bd87deb8a1af4147fb1d1f56a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0212e8071f0240410c1c341389596a7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a0212e8071f0240410c1c341389596a7b">STM32_I2S_USE_SPI3</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a0212e8071f0240410c1c341389596a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c246418932b7600c8226c1d8795b3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a8c246418932b7600c8226c1d8795b3e0">STM32_I2S_SPI2_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a8c246418932b7600c8226c1d8795b3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8efaca9152088f4b512f9fcd3c5cc3b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a8efaca9152088f4b512f9fcd3c5cc3b4">STM32_I2S_SPI3_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a8efaca9152088f4b512f9fcd3c5cc3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8bf5d54f8163403a4108ef3de30ffbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#ac8bf5d54f8163403a4108ef3de30ffbd">STM32_I2S_SPI2_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ac8bf5d54f8163403a4108ef3de30ffbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c1411b30180879096a278d276620892"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a6c1411b30180879096a278d276620892">STM32_I2S_SPI3_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a6c1411b30180879096a278d276620892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7274407f8027e27d348b078dc9b7c256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a7274407f8027e27d348b078dc9b7c256">STM32_I2S_SPI2_RX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 3)</td></tr>
<tr class="separator:a7274407f8027e27d348b078dc9b7c256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1063ddaea19482e9cbc08125f10c921d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a1063ddaea19482e9cbc08125f10c921d">STM32_I2S_SPI2_TX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 4)</td></tr>
<tr class="separator:a1063ddaea19482e9cbc08125f10c921d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31a304120f94a8d132b5dc90a65d4dc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a31a304120f94a8d132b5dc90a65d4dc2">STM32_I2S_SPI3_RX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 0)</td></tr>
<tr class="separator:a31a304120f94a8d132b5dc90a65d4dc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2ce8c8f2c768074caa2c28c2c78bec0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#ab2ce8c8f2c768074caa2c28c2c78bec0">STM32_I2S_SPI3_TX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 7)</td></tr>
<tr class="separator:ab2ce8c8f2c768074caa2c28c2c78bec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e72e40f561c49b450e3074e7a0ca2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a20e72e40f561c49b450e3074e7a0ca2c">STM32_I2S_DMA_ERROR_HOOK</a>(i2sp)&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td></tr>
<tr class="separator:a20e72e40f561c49b450e3074e7a0ca2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f5e9b802c24ad1637cd2aaee14606ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a5f5e9b802c24ad1637cd2aaee14606ed">STM32_ICU_USE_TIM1</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a5f5e9b802c24ad1637cd2aaee14606ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d125141e8f301e2b6d590067fd7890e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a9d125141e8f301e2b6d590067fd7890e">STM32_ICU_USE_TIM2</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a9d125141e8f301e2b6d590067fd7890e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a877fa83cee0173d5f451b77e59180725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a877fa83cee0173d5f451b77e59180725">STM32_ICU_USE_TIM3</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a877fa83cee0173d5f451b77e59180725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91c55b2ce77da8f5c236bc960b30beed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a91c55b2ce77da8f5c236bc960b30beed">STM32_ICU_USE_TIM4</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a91c55b2ce77da8f5c236bc960b30beed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbb5ae4322aab0bda8084bd23f3eeb56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#afbb5ae4322aab0bda8084bd23f3eeb56">STM32_ICU_USE_TIM5</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:afbb5ae4322aab0bda8084bd23f3eeb56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b5d34aeac1b12c901e2fed5952ae29d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a2b5d34aeac1b12c901e2fed5952ae29d">STM32_ICU_USE_TIM8</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a2b5d34aeac1b12c901e2fed5952ae29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac08fa5f6e6f65e2c919ffd636fc888eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#ac08fa5f6e6f65e2c919ffd636fc888eb">STM32_ICU_USE_TIM9</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ac08fa5f6e6f65e2c919ffd636fc888eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51083eefd4e7d0303f11081df496d2ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a51083eefd4e7d0303f11081df496d2ed">STM32_ICU_TIM1_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a51083eefd4e7d0303f11081df496d2ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a639272943cb5b9bdcbd78e5ced2b52a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a639272943cb5b9bdcbd78e5ced2b52a0">STM32_ICU_TIM2_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a639272943cb5b9bdcbd78e5ced2b52a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a90d9b62fd7b1a0180c2aec7d00089d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a5a90d9b62fd7b1a0180c2aec7d00089d">STM32_ICU_TIM3_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a5a90d9b62fd7b1a0180c2aec7d00089d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c9e95d0806fd4faa34694d2f7ed8099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a5c9e95d0806fd4faa34694d2f7ed8099">STM32_ICU_TIM4_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a5c9e95d0806fd4faa34694d2f7ed8099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d41fed5b7b1c735e1ea5a26970dd564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a4d41fed5b7b1c735e1ea5a26970dd564">STM32_ICU_TIM5_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a4d41fed5b7b1c735e1ea5a26970dd564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11ecef34dc3af18a62f81e90b34dde00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a11ecef34dc3af18a62f81e90b34dde00">STM32_ICU_TIM8_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a11ecef34dc3af18a62f81e90b34dde00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1f8569a392f522faadcc52ec0e71b83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#aa1f8569a392f522faadcc52ec0e71b83">STM32_ICU_TIM9_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:aa1f8569a392f522faadcc52ec0e71b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00ad81d320aaeb3ca4899228c4155848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a00ad81d320aaeb3ca4899228c4155848">STM32_MAC_TRANSMIT_BUFFERS</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a00ad81d320aaeb3ca4899228c4155848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a836b06331ed123d7742dd7aba7db02fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a836b06331ed123d7742dd7aba7db02fd">STM32_MAC_RECEIVE_BUFFERS</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a836b06331ed123d7742dd7aba7db02fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1635e93ba4b8de905dfc7558fc043a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#af1635e93ba4b8de905dfc7558fc043a3">STM32_MAC_BUFFERS_SIZE</a>&#160;&#160;&#160;1522</td></tr>
<tr class="separator:af1635e93ba4b8de905dfc7558fc043a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7607417f985da8e638c7871afc61003a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a7607417f985da8e638c7871afc61003a">STM32_MAC_PHY_TIMEOUT</a>&#160;&#160;&#160;100</td></tr>
<tr class="separator:a7607417f985da8e638c7871afc61003a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd42d4db3b7dfc7e12f68466ccf55f15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#afd42d4db3b7dfc7e12f68466ccf55f15">STM32_MAC_ETH1_CHANGE_PHY_STATE</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:afd42d4db3b7dfc7e12f68466ccf55f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addcd7b72b6811260a2a9a6ce03756b29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#addcd7b72b6811260a2a9a6ce03756b29">STM32_MAC_ETH1_IRQ_PRIORITY</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:addcd7b72b6811260a2a9a6ce03756b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a241d0b75f05fe97673e1bd71bff136"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a1a241d0b75f05fe97673e1bd71bff136">STM32_MAC_IP_CHECKSUM_OFFLOAD</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a1a241d0b75f05fe97673e1bd71bff136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a554728f749ad9aca0102d189cc6bb9e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a554728f749ad9aca0102d189cc6bb9e7">STM32_PWM_USE_ADVANCED</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a554728f749ad9aca0102d189cc6bb9e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f066eafb341c481f419dc609e1cd147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a6f066eafb341c481f419dc609e1cd147">STM32_PWM_USE_TIM1</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a6f066eafb341c481f419dc609e1cd147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a061e9a31faab6d787c73d7f21893e483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a061e9a31faab6d787c73d7f21893e483">STM32_PWM_USE_TIM2</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a061e9a31faab6d787c73d7f21893e483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f108deab28dba83858c5a6d5089a322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a3f108deab28dba83858c5a6d5089a322">STM32_PWM_USE_TIM3</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a3f108deab28dba83858c5a6d5089a322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4ecf8f03432b8aabf2f96ca370310d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#aa4ecf8f03432b8aabf2f96ca370310d6">STM32_PWM_USE_TIM4</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:aa4ecf8f03432b8aabf2f96ca370310d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae98fcb3612d26b3cf74c2d28e4994249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#ae98fcb3612d26b3cf74c2d28e4994249">STM32_PWM_USE_TIM5</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ae98fcb3612d26b3cf74c2d28e4994249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9be48d9e825a860764b4a928124f046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#af9be48d9e825a860764b4a928124f046">STM32_PWM_USE_TIM8</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:af9be48d9e825a860764b4a928124f046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78c57d64b293ef3b265175e2a2f9004a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a78c57d64b293ef3b265175e2a2f9004a">STM32_PWM_USE_TIM9</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a78c57d64b293ef3b265175e2a2f9004a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae631e1c4b6541c9d67de9d009196b770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#ae631e1c4b6541c9d67de9d009196b770">STM32_PWM_TIM1_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ae631e1c4b6541c9d67de9d009196b770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01b2a27910cfaed8a40043c8efe1e9a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a01b2a27910cfaed8a40043c8efe1e9a4">STM32_PWM_TIM2_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a01b2a27910cfaed8a40043c8efe1e9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b4f8d9d4308f0503738704437284592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a8b4f8d9d4308f0503738704437284592">STM32_PWM_TIM3_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a8b4f8d9d4308f0503738704437284592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a072aabc3f06ec1702c1fc5eb3c6b01f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a072aabc3f06ec1702c1fc5eb3c6b01f8">STM32_PWM_TIM4_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a072aabc3f06ec1702c1fc5eb3c6b01f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5e7265edffef2f0b796b755ca4cfbad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#ab5e7265edffef2f0b796b755ca4cfbad">STM32_PWM_TIM5_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ab5e7265edffef2f0b796b755ca4cfbad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab879e56e8632bb4beb029c28133cc504"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#ab879e56e8632bb4beb029c28133cc504">STM32_PWM_TIM8_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ab879e56e8632bb4beb029c28133cc504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f416a1eac8b8cea90cc80535a8269dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a6f416a1eac8b8cea90cc80535a8269dd">STM32_PWM_TIM9_IRQ_PRIORITY</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:a6f416a1eac8b8cea90cc80535a8269dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad724435f50c9e308e2e1e2d5ed28c35b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#ad724435f50c9e308e2e1e2d5ed28c35b">STM32_PWM1_UP_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 5)</td></tr>
<tr class="separator:ad724435f50c9e308e2e1e2d5ed28c35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ebd9e3a6e9fdcccbb6cec60289d7969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a8ebd9e3a6e9fdcccbb6cec60289d7969">STM32_PWM1_UP_DMA_CHANNEL</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a8ebd9e3a6e9fdcccbb6cec60289d7969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdcca99bb25db402521d082866c475dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#afdcca99bb25db402521d082866c475dc">STM32_PWM1_UP_DMA_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:afdcca99bb25db402521d082866c475dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a699a58eeecb8a32a946149cffca4ea60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a699a58eeecb8a32a946149cffca4ea60">STM32_PWM1_UP_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a699a58eeecb8a32a946149cffca4ea60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95c08221b219e9d2ad283df9b9bbebfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a95c08221b219e9d2ad283df9b9bbebfc">STM32_PWM2_UP_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 1)</td></tr>
<tr class="separator:a95c08221b219e9d2ad283df9b9bbebfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56072c3bbd9eeb03098d4292ed9fc333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a56072c3bbd9eeb03098d4292ed9fc333">STM32_PWM2_UP_DMA_CHANNEL</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a56072c3bbd9eeb03098d4292ed9fc333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c0cec5ff42dcec11dc13afb18b6ebeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a4c0cec5ff42dcec11dc13afb18b6ebeb">STM32_PWM2_UP_DMA_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a4c0cec5ff42dcec11dc13afb18b6ebeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad1835f50ae3c8c73b1a2be002f01ee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#aad1835f50ae3c8c73b1a2be002f01ee0">STM32_PWM2_UP_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:aad1835f50ae3c8c73b1a2be002f01ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a983e561c629ff2403922535f44719022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a983e561c629ff2403922535f44719022">STM32_PWM3_UP_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 2)</td></tr>
<tr class="separator:a983e561c629ff2403922535f44719022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf24f3f33f4f0f2ba0d40652f38ed90e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#aaf24f3f33f4f0f2ba0d40652f38ed90e">STM32_PWM3_UP_DMA_CHANNEL</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:aaf24f3f33f4f0f2ba0d40652f38ed90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fbc5ed5cd75144530b7836fb9efcd4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a2fbc5ed5cd75144530b7836fb9efcd4b">STM32_PWM3_UP_DMA_IRQ_PRIORITY</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a2fbc5ed5cd75144530b7836fb9efcd4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a479bf443874403f9d9bc03de81e4a8ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a479bf443874403f9d9bc03de81e4a8ca">STM32_PWM3_UP_DMA_PRIORITY</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a479bf443874403f9d9bc03de81e4a8ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab047313b94213e723aa9457d40fc5dc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#ab047313b94213e723aa9457d40fc5dc3">STM32_RTC_PRESA_VALUE</a>&#160;&#160;&#160;32</td></tr>
<tr class="separator:ab047313b94213e723aa9457d40fc5dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb5ea6f9775215dc0f6c75244bbdabe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#abb5ea6f9775215dc0f6c75244bbdabe2">STM32_RTC_PRESS_VALUE</a>&#160;&#160;&#160;1024</td></tr>
<tr class="separator:abb5ea6f9775215dc0f6c75244bbdabe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9429cc1d79dd9990e7eef350d6c6852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#aa9429cc1d79dd9990e7eef350d6c6852">STM32_RTC_CR_INIT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aa9429cc1d79dd9990e7eef350d6c6852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8147974425e64e44807e01638739cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#aa8147974425e64e44807e01638739cd6">STM32_RTC_TAMPCR_INIT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aa8147974425e64e44807e01638739cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada8dcd788c90fb949c1c103d85eb2113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#ada8dcd788c90fb949c1c103d85eb2113">STM32_SDC_SDIO_DMA_PRIORITY</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ada8dcd788c90fb949c1c103d85eb2113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7e466a98c91762b5ef81caa63b4d745"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#af7e466a98c91762b5ef81caa63b4d745">STM32_SDC_SDIO_IRQ_PRIORITY</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:af7e466a98c91762b5ef81caa63b4d745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20eafd1cb6f83cbd057dab18c2a6462d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a20eafd1cb6f83cbd057dab18c2a6462d">STM32_SDC_WRITE_TIMEOUT_MS</a>&#160;&#160;&#160;250</td></tr>
<tr class="separator:a20eafd1cb6f83cbd057dab18c2a6462d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5498cae29922990f276ed50f25b90884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a5498cae29922990f276ed50f25b90884">STM32_SDC_READ_TIMEOUT_MS</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:a5498cae29922990f276ed50f25b90884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76aeddaeff614e55e90337ca86e33e70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a76aeddaeff614e55e90337ca86e33e70">STM32_SDC_CLOCK_ACTIVATION_DELAY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a76aeddaeff614e55e90337ca86e33e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19c8e2d64659c3d56a23647ac8c4e992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a19c8e2d64659c3d56a23647ac8c4e992">STM32_SDC_SDIO_UNALIGNED_SUPPORT</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a19c8e2d64659c3d56a23647ac8c4e992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaae4f606c65a38ec13692b57895e2399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#aaae4f606c65a38ec13692b57895e2399">STM32_SDC_SDIO_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 3)</td></tr>
<tr class="separator:aaae4f606c65a38ec13692b57895e2399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f657adda8b7f6aa955f0806a29b0b9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a7f657adda8b7f6aa955f0806a29b0b9d">STM32_SERIAL_USE_USART1</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a7f657adda8b7f6aa955f0806a29b0b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf6b4949732fac0a1ded862174aabba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#acf6b4949732fac0a1ded862174aabba7">STM32_SERIAL_USE_USART2</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:acf6b4949732fac0a1ded862174aabba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59976b6c28b2561d2b6bd7e3940ea377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a59976b6c28b2561d2b6bd7e3940ea377">STM32_SERIAL_USE_USART3</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a59976b6c28b2561d2b6bd7e3940ea377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9863e1adf0d2aab7bf31b61fe4a6118e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a9863e1adf0d2aab7bf31b61fe4a6118e">STM32_SERIAL_USE_UART4</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a9863e1adf0d2aab7bf31b61fe4a6118e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6366c26f605ce31e89deee1af686f5e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a6366c26f605ce31e89deee1af686f5e6">STM32_SERIAL_USE_UART5</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a6366c26f605ce31e89deee1af686f5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fa35e1fea5f5813af76c2d2b9c03215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a5fa35e1fea5f5813af76c2d2b9c03215">STM32_SERIAL_USE_USART6</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a5fa35e1fea5f5813af76c2d2b9c03215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7509c7a01a83276aa7768474357ec61d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a7509c7a01a83276aa7768474357ec61d">STM32_SERIAL_USART1_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a7509c7a01a83276aa7768474357ec61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a562945e4ccd2bca4a4277eaa05ae70a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a562945e4ccd2bca4a4277eaa05ae70a0">STM32_SERIAL_USART2_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a562945e4ccd2bca4a4277eaa05ae70a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a228a6b5e5aed69db051dcea1ef58232a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a228a6b5e5aed69db051dcea1ef58232a">STM32_SERIAL_USART3_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a228a6b5e5aed69db051dcea1ef58232a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bc2adc3f0b24eadf5705b40f03b7648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a2bc2adc3f0b24eadf5705b40f03b7648">STM32_SERIAL_UART4_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a2bc2adc3f0b24eadf5705b40f03b7648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a868d30e39ec6441e34b33a9db1028d60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a868d30e39ec6441e34b33a9db1028d60">STM32_SERIAL_UART5_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a868d30e39ec6441e34b33a9db1028d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4450f9b0b7a50cdf4f86c67a67d030b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#ad4450f9b0b7a50cdf4f86c67a67d030b">STM32_SERIAL_USART6_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ad4450f9b0b7a50cdf4f86c67a67d030b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af105fbdfb7b9076472b373ed0c7b3fef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#af105fbdfb7b9076472b373ed0c7b3fef">STM32_SPI_USE_SPI1</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:af105fbdfb7b9076472b373ed0c7b3fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a626416dc22cf5f3deff2a8c7d8efa5b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a626416dc22cf5f3deff2a8c7d8efa5b2">STM32_SPI_USE_SPI2</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:a626416dc22cf5f3deff2a8c7d8efa5b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe588bf112fc8f8a22c767aa3d3bcbb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#afe588bf112fc8f8a22c767aa3d3bcbb7">STM32_SPI_USE_SPI3</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:afe588bf112fc8f8a22c767aa3d3bcbb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a620b74e1fca03c6e11c054d137c56524"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a620b74e1fca03c6e11c054d137c56524">STM32_SPI_SPI1_RX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 0)</td></tr>
<tr class="separator:a620b74e1fca03c6e11c054d137c56524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f72e7206a6300a9d86bccf73f85279a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a9f72e7206a6300a9d86bccf73f85279a">STM32_SPI_SPI1_TX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 5)</td></tr>
<tr class="separator:a9f72e7206a6300a9d86bccf73f85279a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa499e5a7c6352b58178e0651483d88ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#aa499e5a7c6352b58178e0651483d88ee">STM32_SPI_SPI2_RX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 3)</td></tr>
<tr class="separator:aa499e5a7c6352b58178e0651483d88ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aefcd7246075d08426d5bc833e86b97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a9aefcd7246075d08426d5bc833e86b97">STM32_SPI_SPI2_TX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 4)</td></tr>
<tr class="separator:a9aefcd7246075d08426d5bc833e86b97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb9e4ecbe8f121a049306536fa66542c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#acb9e4ecbe8f121a049306536fa66542c">STM32_SPI_SPI3_RX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 0)</td></tr>
<tr class="separator:acb9e4ecbe8f121a049306536fa66542c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d7890ef7b4b607b90eb9eafae504f0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a4d7890ef7b4b607b90eb9eafae504f0d">STM32_SPI_SPI3_TX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 7)</td></tr>
<tr class="separator:a4d7890ef7b4b607b90eb9eafae504f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d3ce19419dc8bbc47f94c065f3271c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a22d3ce19419dc8bbc47f94c065f3271c">STM32_SPI_SPI1_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a22d3ce19419dc8bbc47f94c065f3271c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90bd623120d1e54038094fba54ba05c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a90bd623120d1e54038094fba54ba05c0">STM32_SPI_SPI2_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a90bd623120d1e54038094fba54ba05c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0330335b8223bb2fd7b30a8bf6748a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a0330335b8223bb2fd7b30a8bf6748a25">STM32_SPI_SPI3_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a0330335b8223bb2fd7b30a8bf6748a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b3f4734d9855324ef89b57cb9858e49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a0b3f4734d9855324ef89b57cb9858e49">STM32_SPI_SPI1_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a0b3f4734d9855324ef89b57cb9858e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47d90eaca23f3eea99d74d1bb3539541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a47d90eaca23f3eea99d74d1bb3539541">STM32_SPI_SPI2_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a47d90eaca23f3eea99d74d1bb3539541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a311306228435a4ddb879e8f0d80e3c10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a311306228435a4ddb879e8f0d80e3c10">STM32_SPI_SPI3_IRQ_PRIORITY</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a311306228435a4ddb879e8f0d80e3c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afda450bd11b4c1408739367b23c9f852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#afda450bd11b4c1408739367b23c9f852">STM32_SPI_DMA_ERROR_HOOK</a>(spip)&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td></tr>
<tr class="separator:afda450bd11b4c1408739367b23c9f852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0086a7a701003e795861e93bd2c7a7fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a0086a7a701003e795861e93bd2c7a7fd">STM32_ST_IRQ_PRIORITY</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a0086a7a701003e795861e93bd2c7a7fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a607a901e51e89bc6f1a2a1051a3cf359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a607a901e51e89bc6f1a2a1051a3cf359">STM32_ST_USE_TIMER</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a607a901e51e89bc6f1a2a1051a3cf359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b366b1eb660467c7ef9667705ad8308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a7b366b1eb660467c7ef9667705ad8308">STM32_UART_USE_USART1</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a7b366b1eb660467c7ef9667705ad8308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9f8b9dcf8dd01e163b8d47c56cee1aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#ad9f8b9dcf8dd01e163b8d47c56cee1aa">STM32_UART_USE_USART2</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ad9f8b9dcf8dd01e163b8d47c56cee1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42b1761cd3b7e70eb3c5c90d9b92f52c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a42b1761cd3b7e70eb3c5c90d9b92f52c">STM32_UART_USE_USART3</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a42b1761cd3b7e70eb3c5c90d9b92f52c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bf6f75268559ffdb5d7f9b53a319267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a2bf6f75268559ffdb5d7f9b53a319267">STM32_UART_USE_UART4</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a2bf6f75268559ffdb5d7f9b53a319267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51645272d956b6e1ec578bdcd88c88b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a51645272d956b6e1ec578bdcd88c88b0">STM32_UART_USE_UART5</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a51645272d956b6e1ec578bdcd88c88b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f5d3dfc7539503f8639d4be5b81928d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a6f5d3dfc7539503f8639d4be5b81928d">STM32_UART_USE_USART6</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a6f5d3dfc7539503f8639d4be5b81928d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a969b79cb637b8b69cec9257705d74484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a969b79cb637b8b69cec9257705d74484">STM32_UART_USART1_RX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 5)</td></tr>
<tr class="separator:a969b79cb637b8b69cec9257705d74484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02c568ae2c758034cdf478f81b447af3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a02c568ae2c758034cdf478f81b447af3">STM32_UART_USART1_TX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 7)</td></tr>
<tr class="separator:a02c568ae2c758034cdf478f81b447af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af80e6c340ebc738f24275329c32db853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#af80e6c340ebc738f24275329c32db853">STM32_UART_USART2_RX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 5)</td></tr>
<tr class="separator:af80e6c340ebc738f24275329c32db853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacb71b8fee4d07ab0317ac8cc6ee9856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#aacb71b8fee4d07ab0317ac8cc6ee9856">STM32_UART_USART2_TX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 6)</td></tr>
<tr class="separator:aacb71b8fee4d07ab0317ac8cc6ee9856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5644ee22605eb7f136b390dba9f9725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#ad5644ee22605eb7f136b390dba9f9725">STM32_UART_USART3_RX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 1)</td></tr>
<tr class="separator:ad5644ee22605eb7f136b390dba9f9725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5339fe32096faad20bbcf31d2d5b45d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a5339fe32096faad20bbcf31d2d5b45d1">STM32_UART_USART3_TX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 3)</td></tr>
<tr class="separator:a5339fe32096faad20bbcf31d2d5b45d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb98861d06d9f4145f01c9d4d0fa09dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#afb98861d06d9f4145f01c9d4d0fa09dd">STM32_UART_UART4_RX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 2)</td></tr>
<tr class="separator:afb98861d06d9f4145f01c9d4d0fa09dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4258a650515c19e5df92b5917399195"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#ae4258a650515c19e5df92b5917399195">STM32_UART_UART4_TX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 4)</td></tr>
<tr class="separator:ae4258a650515c19e5df92b5917399195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25122dae8d088e5f5a12926e43d78efb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a25122dae8d088e5f5a12926e43d78efb">STM32_UART_UART5_RX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 0)</td></tr>
<tr class="separator:a25122dae8d088e5f5a12926e43d78efb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b92c8345705d855f58f3cc0a3610175"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a9b92c8345705d855f58f3cc0a3610175">STM32_UART_UART5_TX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 7)</td></tr>
<tr class="separator:a9b92c8345705d855f58f3cc0a3610175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cf68b359bf671f56cd200677a8496a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a0cf68b359bf671f56cd200677a8496a5">STM32_UART_USART6_RX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 2)</td></tr>
<tr class="separator:a0cf68b359bf671f56cd200677a8496a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae32ac88b3b64552f9ecec5a038dfc544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#ae32ac88b3b64552f9ecec5a038dfc544">STM32_UART_USART6_TX_DMA_STREAM</a>&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 6)</td></tr>
<tr class="separator:ae32ac88b3b64552f9ecec5a038dfc544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a050fc59913309402f34dd2ea6ab3cdf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a050fc59913309402f34dd2ea6ab3cdf8">STM32_UART_USART1_IRQ_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a050fc59913309402f34dd2ea6ab3cdf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1d292d78abf8f0b5a9e210d217a1cfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#ad1d292d78abf8f0b5a9e210d217a1cfe">STM32_UART_USART2_IRQ_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ad1d292d78abf8f0b5a9e210d217a1cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c9553fdd3fc1f7790cbcbd784d54d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a9c9553fdd3fc1f7790cbcbd784d54d54">STM32_UART_USART3_IRQ_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a9c9553fdd3fc1f7790cbcbd784d54d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13318059ca6faaff587992e69e22a7e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a13318059ca6faaff587992e69e22a7e0">STM32_UART_UART4_IRQ_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a13318059ca6faaff587992e69e22a7e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5df333941ca2fb9dec26a569e802dd57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a5df333941ca2fb9dec26a569e802dd57">STM32_UART_UART5_IRQ_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a5df333941ca2fb9dec26a569e802dd57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebae084c5d2daf88c58efd5a9c1d52af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#aebae084c5d2daf88c58efd5a9c1d52af">STM32_UART_USART6_IRQ_PRIORITY</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:aebae084c5d2daf88c58efd5a9c1d52af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8307c6c43bf456405efe19e5908d5a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a8307c6c43bf456405efe19e5908d5a25">STM32_UART_USART1_DMA_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a8307c6c43bf456405efe19e5908d5a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02ab064f32c429288dce0b15b2e443a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a02ab064f32c429288dce0b15b2e443a1">STM32_UART_USART2_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a02ab064f32c429288dce0b15b2e443a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f49346cf0c36ac85466517ceff6299b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a4f49346cf0c36ac85466517ceff6299b">STM32_UART_USART3_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a4f49346cf0c36ac85466517ceff6299b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02086c51746a93818f7b50d8d184bdfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a02086c51746a93818f7b50d8d184bdfc">STM32_UART_UART4_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a02086c51746a93818f7b50d8d184bdfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b30eda5a6f930b068db7bc108e0478d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a1b30eda5a6f930b068db7bc108e0478d">STM32_UART_UART5_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a1b30eda5a6f930b068db7bc108e0478d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e58662e757ecd7f20e8135c82393312"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a7e58662e757ecd7f20e8135c82393312">STM32_UART_USART6_DMA_PRIORITY</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a7e58662e757ecd7f20e8135c82393312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a4cb321d74c57b544a1628faaae1569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a9a4cb321d74c57b544a1628faaae1569">STM32_UART_DMA_ERROR_HOOK</a>(uartp)&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td></tr>
<tr class="separator:a9a4cb321d74c57b544a1628faaae1569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7d6b8123d2eacf524927fc68f70baa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#ac7d6b8123d2eacf524927fc68f70baa1">STM32_USB_USE_OTG1</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ac7d6b8123d2eacf524927fc68f70baa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56a0c40fe1260ca2265cc01d42668ca7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a56a0c40fe1260ca2265cc01d42668ca7">STM32_USB_USE_OTG2</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a56a0c40fe1260ca2265cc01d42668ca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6f3292830116ce88ed2268f15f45448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#aa6f3292830116ce88ed2268f15f45448">STM32_USB_OTG1_IRQ_PRIORITY</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:aa6f3292830116ce88ed2268f15f45448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4026ae95617bb7ee1cbc32248e97e263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a4026ae95617bb7ee1cbc32248e97e263">STM32_USB_OTG2_IRQ_PRIORITY</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:a4026ae95617bb7ee1cbc32248e97e263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bef70abed53b8df90c5edb807077e37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a3bef70abed53b8df90c5edb807077e37">STM32_USB_OTG1_RX_FIFO_SIZE</a>&#160;&#160;&#160;512</td></tr>
<tr class="separator:a3bef70abed53b8df90c5edb807077e37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c6ca71505c504cbd011d772af8cf665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a7c6ca71505c504cbd011d772af8cf665">STM32_USB_OTG2_RX_FIFO_SIZE</a>&#160;&#160;&#160;512</td></tr>
<tr class="separator:a7c6ca71505c504cbd011d772af8cf665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f3f6d6fa204b07d1f9d0aaaab8eb770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a6f3f6d6fa204b07d1f9d0aaaab8eb770">STM32_USB_HOST_WAKEUP_DURATION</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a6f3f6d6fa204b07d1f9d0aaaab8eb770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d89a31bf8ff315d8c13102cea1284ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a3d89a31bf8ff315d8c13102cea1284ac">STM32_WDG_USE_IWDG</a>&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:a3d89a31bf8ff315d8c13102cea1284ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab773feef7e8e53c9239138d7c8ca6345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#ab773feef7e8e53c9239138d7c8ca6345">SDLOG_QUEUE_BUCKETS</a>&#160;&#160;&#160;1024</td></tr>
<tr class="separator:ab773feef7e8e53c9239138d7c8ca6345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44f10bdd155d7e6d76a21b00bc10e6a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#a44f10bdd155d7e6d76a21b00bc10e6a4">SDLOG_MAX_MESSAGE_LEN</a>&#160;&#160;&#160;300</td></tr>
<tr class="separator:a44f10bdd155d7e6d76a21b00bc10e6a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfa7a6086a22ce269b39b1a7cd3ca4a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#abfa7a6086a22ce269b39b1a7cd3ca4a1">SDLOG_NUM_FILES</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:abfa7a6086a22ce269b39b1a7cd3ca4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf3ea4f6b58f67f72d53c6f7e35d76f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html#abf3ea4f6b58f67f72d53c6f7e35d76f0">SDLOG_ALL_BUFFERS_SIZE</a>&#160;&#160;&#160;(<a class="el" href="tawaki_2chibios_2common_2mcuconf_8h.html#abfa7a6086a22ce269b39b1a7cd3ca4a1">SDLOG_NUM_FILES</a>*8*1024)</td></tr>
<tr class="separator:abf3ea4f6b58f67f72d53c6f7e35d76f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="abf3ea4f6b58f67f72d53c6f7e35d76f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf3ea4f6b58f67f72d53c6f7e35d76f0">&#9670;&nbsp;</a></span>SDLOG_ALL_BUFFERS_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDLOG_ALL_BUFFERS_SIZE&#160;&#160;&#160;(<a class="el" href="tawaki_2chibios_2common_2mcuconf_8h.html#abfa7a6086a22ce269b39b1a7cd3ca4a1">SDLOG_NUM_FILES</a>*8*1024)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00436">436</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a44f10bdd155d7e6d76a21b00bc10e6a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44f10bdd155d7e6d76a21b00bc10e6a4">&#9670;&nbsp;</a></span>SDLOG_MAX_MESSAGE_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDLOG_MAX_MESSAGE_LEN&#160;&#160;&#160;300</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00434">434</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="abfa7a6086a22ce269b39b1a7cd3ca4a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfa7a6086a22ce269b39b1a7cd3ca4a1">&#9670;&nbsp;</a></span>SDLOG_NUM_FILES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDLOG_NUM_FILES&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00435">435</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="ab773feef7e8e53c9239138d7c8ca6345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab773feef7e8e53c9239138d7c8ca6345">&#9670;&nbsp;</a></span>SDLOG_QUEUE_BUCKETS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDLOG_QUEUE_BUCKETS&#160;&#160;&#160;1024</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00433">433</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a19080c8c395ae24df995fa57a2291465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19080c8c395ae24df995fa57a2291465">&#9670;&nbsp;</a></span>STM32_ADC_ADC1_DMA_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC1_DMA_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00103">103</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="ad19de93466026d8b03a895cae792bce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad19de93466026d8b03a895cae792bce9">&#9670;&nbsp;</a></span>STM32_ADC_ADC1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC1_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00099">99</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a5a1f7bc818507d43f4d6592bff2ad486"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a1f7bc818507d43f4d6592bff2ad486">&#9670;&nbsp;</a></span>STM32_ADC_ADC1_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC1_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00096">96</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a6d5f6197c12d2a74a041b54d6e1b80a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d5f6197c12d2a74a041b54d6e1b80a2">&#9670;&nbsp;</a></span>STM32_ADC_ADC2_DMA_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC2_DMA_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00104">104</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a65cadd46c1d4b5739f1ef3a623faf196"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65cadd46c1d4b5739f1ef3a623faf196">&#9670;&nbsp;</a></span>STM32_ADC_ADC2_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC2_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00100">100</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a14406df3e82b63f96a67959b5dbff667"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14406df3e82b63f96a67959b5dbff667">&#9670;&nbsp;</a></span>STM32_ADC_ADC2_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC2_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00097">97</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a45424a47f5a33df11692d9763b72aa48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45424a47f5a33df11692d9763b72aa48">&#9670;&nbsp;</a></span>STM32_ADC_ADC3_DMA_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC3_DMA_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00105">105</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="aba49d4d898766a690874ccc9e072e4e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba49d4d898766a690874ccc9e072e4e4">&#9670;&nbsp;</a></span>STM32_ADC_ADC3_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC3_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00101">101</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="ab34182c029cd8f6e924f1b449e3bae0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab34182c029cd8f6e924f1b449e3bae0e">&#9670;&nbsp;</a></span>STM32_ADC_ADC3_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADC3_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00098">98</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a47f41637b35e1b3176029cd1ea95e481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47f41637b35e1b3176029cd1ea95e481">&#9670;&nbsp;</a></span>STM32_ADC_ADCPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_ADCPRE&#160;&#160;&#160;ADC_CCR_ADCPRE_DIV8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00092">92</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a58e21948e78c6cf50c04e64363637dd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58e21948e78c6cf50c04e64363637dd4">&#9670;&nbsp;</a></span>STM32_ADC_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00102">102</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a7256aa7c13b88f877cfb8d4913dcec0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7256aa7c13b88f877cfb8d4913dcec0a">&#9670;&nbsp;</a></span>STM32_ADC_USE_ADC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_USE_ADC1&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00093">93</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a0324f80d5775896053a81432c0475ac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0324f80d5775896053a81432c0475ac3">&#9670;&nbsp;</a></span>STM32_ADC_USE_ADC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_USE_ADC2&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00094">94</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="abdbb6a582b057e5065023d7b0fb27821"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdbb6a582b057e5065023d7b0fb27821">&#9670;&nbsp;</a></span>STM32_ADC_USE_ADC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC_USE_ADC3&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00095">95</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a2fc47be2589d2a861f2a7e94048d7035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fc47be2589d2a861f2a7e94048d7035">&#9670;&nbsp;</a></span>STM32_BKPRAM_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_BKPRAM_ENABLE&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00046">46</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="abe8dc2c331e59b626884d0b40433bfab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe8dc2c331e59b626884d0b40433bfab">&#9670;&nbsp;</a></span>STM32_CAN_CAN1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_CAN_CAN1_IRQ_PRIORITY&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00120">120</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="aea17e07d4f22e7757ac6193ab9d72a15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea17e07d4f22e7757ac6193ab9d72a15">&#9670;&nbsp;</a></span>STM32_CAN_CAN2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_CAN_CAN2_IRQ_PRIORITY&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00121">121</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a89f37b0b924eaabb6185f95446eed1dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89f37b0b924eaabb6185f95446eed1dd">&#9670;&nbsp;</a></span>STM32_CAN_USE_CAN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_CAN_USE_CAN1&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00113">113</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a00b873df699111f00e6093ed5759e08e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00b873df699111f00e6093ed5759e08e">&#9670;&nbsp;</a></span>STM32_CAN_USE_CAN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_CAN_USE_CAN2&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00118">118</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="ab61440cd331858b31458b3ce72abf906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab61440cd331858b31458b3ce72abf906">&#9670;&nbsp;</a></span>STM32_CLOCK48_REQUIRED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_CLOCK48_REQUIRED&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00051">51</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a97e3b10a8ba64b330697293890ae9dfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97e3b10a8ba64b330697293890ae9dfe">&#9670;&nbsp;</a></span>STM32_DAC_DAC1_CH1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC1_CH1_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00131">131</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a1d984652edc3d0045750f20e2094fe15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d984652edc3d0045750f20e2094fe15">&#9670;&nbsp;</a></span>STM32_DAC_DAC1_CH1_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC1_CH1_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00133">133</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a0f4f7b6d6f81c3776c89d829bf32f318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f4f7b6d6f81c3776c89d829bf32f318">&#9670;&nbsp;</a></span>STM32_DAC_DAC1_CH1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC1_CH1_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00129">129</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="af5e7dd5c5bd6b91423c84da0f38b7821"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5e7dd5c5bd6b91423c84da0f38b7821">&#9670;&nbsp;</a></span>STM32_DAC_DAC1_CH2_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC1_CH2_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00132">132</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a730e1cfbd99b7f3a0e6cdf03b224c9f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a730e1cfbd99b7f3a0e6cdf03b224c9f4">&#9670;&nbsp;</a></span>STM32_DAC_DAC1_CH2_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC1_CH2_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00134">134</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="aa2f70df5cf087cd6960d96a88fa9a8dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2f70df5cf087cd6960d96a88fa9a8dc">&#9670;&nbsp;</a></span>STM32_DAC_DAC1_CH2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DAC1_CH2_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00130">130</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="aede2afbb11fd84b6db4e101664b4b722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aede2afbb11fd84b6db4e101664b4b722">&#9670;&nbsp;</a></span>STM32_DAC_DUAL_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_DUAL_MODE&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00126">126</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a44a9902eb911602a3e113a64907cc051"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44a9902eb911602a3e113a64907cc051">&#9670;&nbsp;</a></span>STM32_DAC_USE_DAC1_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_USE_DAC1_CH1&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00127">127</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a50529a6ef0b6920d19203b8dd5473aa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50529a6ef0b6920d19203b8dd5473aa9">&#9670;&nbsp;</a></span>STM32_DAC_USE_DAC1_CH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DAC_USE_DAC1_CH2&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00128">128</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="aa4b3131ca12f2d5a12047abb987961a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4b3131ca12f2d5a12047abb987961a4">&#9670;&nbsp;</a></span>STM32_GPT_TIM11_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM11_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00160">160</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="acbf13880831c81c27d5c7f65c737f70f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbf13880831c81c27d5c7f65c737f70f">&#9670;&nbsp;</a></span>STM32_GPT_TIM12_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM12_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00161">161</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a42381c2949b271a74c562c3502403881"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42381c2949b271a74c562c3502403881">&#9670;&nbsp;</a></span>STM32_GPT_TIM14_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM14_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00162">162</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a1e249eb52e9aafc7325e6cfde76db4cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e249eb52e9aafc7325e6cfde76db4cf">&#9670;&nbsp;</a></span>STM32_GPT_TIM1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM1_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00151">151</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a314cec15b23670096752964ec5caf3ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a314cec15b23670096752964ec5caf3ce">&#9670;&nbsp;</a></span>STM32_GPT_TIM2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM2_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00152">152</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="aa0e96044581d47cc827e2cbeb0227a8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0e96044581d47cc827e2cbeb0227a8e">&#9670;&nbsp;</a></span>STM32_GPT_TIM3_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM3_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00153">153</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a3f29be9a3823107fef0db45e685c21c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f29be9a3823107fef0db45e685c21c8">&#9670;&nbsp;</a></span>STM32_GPT_TIM4_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM4_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00154">154</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a7dd2cd16d440c306ca4078c26c6b32a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dd2cd16d440c306ca4078c26c6b32a1">&#9670;&nbsp;</a></span>STM32_GPT_TIM5_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM5_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00155">155</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a7fe3dc866ef2fdf7f3280ff2a81a0206"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fe3dc866ef2fdf7f3280ff2a81a0206">&#9670;&nbsp;</a></span>STM32_GPT_TIM6_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM6_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00156">156</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a39e918aab997f42ca310524e74dc44ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39e918aab997f42ca310524e74dc44ae">&#9670;&nbsp;</a></span>STM32_GPT_TIM7_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM7_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00157">157</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a93f570ee0efe3af8c1584d66c00b99ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93f570ee0efe3af8c1584d66c00b99ad">&#9670;&nbsp;</a></span>STM32_GPT_TIM8_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM8_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00158">158</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a7ec15e13e1cd4f876f8a4408e5cb1ed1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ec15e13e1cd4f876f8a4408e5cb1ed1">&#9670;&nbsp;</a></span>STM32_GPT_TIM9_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_TIM9_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00159">159</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a44c0e5a4a20e05dbb598a408cf1ebee7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44c0e5a4a20e05dbb598a408cf1ebee7">&#9670;&nbsp;</a></span>STM32_GPT_USE_TIM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM1&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00139">139</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="aa2b58d4e2c9e019ecd077794231a0a17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2b58d4e2c9e019ecd077794231a0a17">&#9670;&nbsp;</a></span>STM32_GPT_USE_TIM11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM11&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00148">148</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="ad9cad374b91eaa3e5ff2a68319d1721a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9cad374b91eaa3e5ff2a68319d1721a">&#9670;&nbsp;</a></span>STM32_GPT_USE_TIM12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM12&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00149">149</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a690972d52bfd04ed8051b61a661f2f53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a690972d52bfd04ed8051b61a661f2f53">&#9670;&nbsp;</a></span>STM32_GPT_USE_TIM14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM14&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00150">150</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a87dac50603730367a564c5ba63c6e9a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87dac50603730367a564c5ba63c6e9a1">&#9670;&nbsp;</a></span>STM32_GPT_USE_TIM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM2&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00140">140</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a13e83c85f2c204e9302199f07dfc982e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13e83c85f2c204e9302199f07dfc982e">&#9670;&nbsp;</a></span>STM32_GPT_USE_TIM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM3&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00141">141</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a8433ca3b26de12e90ad85d24ddc146ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8433ca3b26de12e90ad85d24ddc146ae">&#9670;&nbsp;</a></span>STM32_GPT_USE_TIM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM4&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00142">142</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a742ec02fd96ff66ed1de33aef54f0707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a742ec02fd96ff66ed1de33aef54f0707">&#9670;&nbsp;</a></span>STM32_GPT_USE_TIM5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM5&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00143">143</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="aab9d5547752dc673dc08c01b257bbc5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab9d5547752dc673dc08c01b257bbc5e">&#9670;&nbsp;</a></span>STM32_GPT_USE_TIM6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM6&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00144">144</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a841def6dae41ef14c28273dc71c917df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a841def6dae41ef14c28273dc71c917df">&#9670;&nbsp;</a></span>STM32_GPT_USE_TIM7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM7&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00145">145</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a1b1fc49ad496637c0d24c274c6c17c01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b1fc49ad496637c0d24c274c6c17c01">&#9670;&nbsp;</a></span>STM32_GPT_USE_TIM8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM8&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00146">146</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a2ae899fce9dc050c533cf90d97599d27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ae899fce9dc050c533cf90d97599d27">&#9670;&nbsp;</a></span>STM32_GPT_USE_TIM9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_GPT_USE_TIM9&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00147">147</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a035ea0d8259c0f89306c6a7d344705f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a035ea0d8259c0f89306c6a7d344705f2">&#9670;&nbsp;</a></span>STM32_HPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE&#160;&#160;&#160;STM32_HPRE_DIV1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00058">58</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="ad94c4a0da6c8c7a3d0b800fdc0dbebfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad94c4a0da6c8c7a3d0b800fdc0dbebfa">&#9670;&nbsp;</a></span>STM32_HSE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSE_ENABLED&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00049">49</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a2044f0288f2c20b27d6eee1e1a1e6256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2044f0288f2c20b27d6eee1e1a1e6256">&#9670;&nbsp;</a></span>STM32_HSI_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSI_ENABLED&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00047">47</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a84197e5ed8ac37628137ae10b1e55a80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84197e5ed8ac37628137ae10b1e55a80">&#9670;&nbsp;</a></span>STM32_I2C_BUSY_TIMEOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_BUSY_TIMEOUT&#160;&#160;&#160;50</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00182">182</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a98f682be6c4559a663f6279c867cd69a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98f682be6c4559a663f6279c867cd69a">&#9670;&nbsp;</a></span>STM32_I2C_DMA_ERROR_HOOK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_DMA_ERROR_HOOK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2cp</td><td>)</td>
          <td>&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00195">195</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="afd104f0cde2014ea9788f9e3f71de00a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd104f0cde2014ea9788f9e3f71de00a">&#9670;&nbsp;</a></span>STM32_I2C_I2C1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C1_DMA_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00192">192</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a904706fc1fb970ddb6dc919a651cbc48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a904706fc1fb970ddb6dc919a651cbc48">&#9670;&nbsp;</a></span>STM32_I2C_I2C1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C1_IRQ_PRIORITY&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00189">189</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="adae68423fc725ae1da125e4929e6de73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adae68423fc725ae1da125e4929e6de73">&#9670;&nbsp;</a></span>STM32_I2C_I2C1_RX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C1_RX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00183">183</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="aaad3d45e3630b5efb746260aedba2bd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaad3d45e3630b5efb746260aedba2bd2">&#9670;&nbsp;</a></span>STM32_I2C_I2C1_TX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C1_TX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00184">184</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a6b4a662792401dae73ae072183bd8e02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b4a662792401dae73ae072183bd8e02">&#9670;&nbsp;</a></span>STM32_I2C_I2C2_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C2_DMA_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00193">193</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="ace43c4d497b0be3dbe8c28836fafd0a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace43c4d497b0be3dbe8c28836fafd0a5">&#9670;&nbsp;</a></span>STM32_I2C_I2C2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C2_IRQ_PRIORITY&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00190">190</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a2b4cea50a1c9434b330a6a6f13432e00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b4cea50a1c9434b330a6a6f13432e00">&#9670;&nbsp;</a></span>STM32_I2C_I2C2_RX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C2_RX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00185">185</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a3170ef2ff695720e55d0957eb1951a99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3170ef2ff695720e55d0957eb1951a99">&#9670;&nbsp;</a></span>STM32_I2C_I2C2_TX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C2_TX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00186">186</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a43838b989448ecf9013b0e07e8bba565"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43838b989448ecf9013b0e07e8bba565">&#9670;&nbsp;</a></span>STM32_I2C_I2C3_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C3_DMA_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00194">194</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a978ffaebe063c8a9f64525ed2f13bd09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a978ffaebe063c8a9f64525ed2f13bd09">&#9670;&nbsp;</a></span>STM32_I2C_I2C3_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C3_IRQ_PRIORITY&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00191">191</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a39873d5a932294ccab14f1bdd766fffb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39873d5a932294ccab14f1bdd766fffb">&#9670;&nbsp;</a></span>STM32_I2C_I2C3_RX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C3_RX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00187">187</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a9ac12a927168fe9a90122b0a54110e24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ac12a927168fe9a90122b0a54110e24">&#9670;&nbsp;</a></span>STM32_I2C_I2C3_TX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_I2C3_TX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00188">188</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="ad73fb3ae5b2aca05e0f5155cff7a8b2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad73fb3ae5b2aca05e0f5155cff7a8b2d">&#9670;&nbsp;</a></span>STM32_I2C_USE_I2C1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_USE_I2C1&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00170">170</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a58845293676556a52d2046a00bcfbf9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58845293676556a52d2046a00bcfbf9c">&#9670;&nbsp;</a></span>STM32_I2C_USE_I2C2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_USE_I2C2&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00175">175</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a086d8965c7249503bdce6f9b4a7352cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a086d8965c7249503bdce6f9b4a7352cb">&#9670;&nbsp;</a></span>STM32_I2C_USE_I2C3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C_USE_I2C3&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00180">180</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a20e72e40f561c49b450e3074e7a0ca2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20e72e40f561c49b450e3074e7a0ca2c">&#9670;&nbsp;</a></span>STM32_I2S_DMA_ERROR_HOOK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2S_DMA_ERROR_HOOK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2sp</td><td>)</td>
          <td>&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00210">210</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="ac8bf5d54f8163403a4108ef3de30ffbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8bf5d54f8163403a4108ef3de30ffbd">&#9670;&nbsp;</a></span>STM32_I2S_SPI2_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2S_SPI2_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00204">204</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a8c246418932b7600c8226c1d8795b3e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c246418932b7600c8226c1d8795b3e0">&#9670;&nbsp;</a></span>STM32_I2S_SPI2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2S_SPI2_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00202">202</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a7274407f8027e27d348b078dc9b7c256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7274407f8027e27d348b078dc9b7c256">&#9670;&nbsp;</a></span>STM32_I2S_SPI2_RX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2S_SPI2_RX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00206">206</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a1063ddaea19482e9cbc08125f10c921d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1063ddaea19482e9cbc08125f10c921d">&#9670;&nbsp;</a></span>STM32_I2S_SPI2_TX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2S_SPI2_TX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00207">207</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a6c1411b30180879096a278d276620892"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c1411b30180879096a278d276620892">&#9670;&nbsp;</a></span>STM32_I2S_SPI3_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2S_SPI3_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00205">205</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a8efaca9152088f4b512f9fcd3c5cc3b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8efaca9152088f4b512f9fcd3c5cc3b4">&#9670;&nbsp;</a></span>STM32_I2S_SPI3_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2S_SPI3_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00203">203</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a31a304120f94a8d132b5dc90a65d4dc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31a304120f94a8d132b5dc90a65d4dc2">&#9670;&nbsp;</a></span>STM32_I2S_SPI3_RX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2S_SPI3_RX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00208">208</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="ab2ce8c8f2c768074caa2c28c2c78bec0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2ce8c8f2c768074caa2c28c2c78bec0">&#9670;&nbsp;</a></span>STM32_I2S_SPI3_TX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2S_SPI3_TX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00209">209</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="acd22e1bd87deb8a1af4147fb1d1f56a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd22e1bd87deb8a1af4147fb1d1f56a8">&#9670;&nbsp;</a></span>STM32_I2S_USE_SPI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2S_USE_SPI2&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00200">200</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a0212e8071f0240410c1c341389596a7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0212e8071f0240410c1c341389596a7b">&#9670;&nbsp;</a></span>STM32_I2S_USE_SPI3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2S_USE_SPI3&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00201">201</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a54203015c2973969adee1dd719010d3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54203015c2973969adee1dd719010d3a">&#9670;&nbsp;</a></span>STM32_I2SSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2SSRC&#160;&#160;&#160;STM32_I2SSRC_CKIN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00067">67</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a51083eefd4e7d0303f11081df496d2ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51083eefd4e7d0303f11081df496d2ed">&#9670;&nbsp;</a></span>STM32_ICU_TIM1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_TIM1_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00222">222</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a639272943cb5b9bdcbd78e5ced2b52a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a639272943cb5b9bdcbd78e5ced2b52a0">&#9670;&nbsp;</a></span>STM32_ICU_TIM2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_TIM2_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00223">223</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a5a90d9b62fd7b1a0180c2aec7d00089d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a90d9b62fd7b1a0180c2aec7d00089d">&#9670;&nbsp;</a></span>STM32_ICU_TIM3_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_TIM3_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00224">224</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a5c9e95d0806fd4faa34694d2f7ed8099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c9e95d0806fd4faa34694d2f7ed8099">&#9670;&nbsp;</a></span>STM32_ICU_TIM4_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_TIM4_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00225">225</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a4d41fed5b7b1c735e1ea5a26970dd564"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d41fed5b7b1c735e1ea5a26970dd564">&#9670;&nbsp;</a></span>STM32_ICU_TIM5_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_TIM5_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00226">226</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a11ecef34dc3af18a62f81e90b34dde00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11ecef34dc3af18a62f81e90b34dde00">&#9670;&nbsp;</a></span>STM32_ICU_TIM8_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_TIM8_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00227">227</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="aa1f8569a392f522faadcc52ec0e71b83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1f8569a392f522faadcc52ec0e71b83">&#9670;&nbsp;</a></span>STM32_ICU_TIM9_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_TIM9_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00228">228</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a5f5e9b802c24ad1637cd2aaee14606ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f5e9b802c24ad1637cd2aaee14606ed">&#9670;&nbsp;</a></span>STM32_ICU_USE_TIM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_USE_TIM1&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00215">215</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a9d125141e8f301e2b6d590067fd7890e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d125141e8f301e2b6d590067fd7890e">&#9670;&nbsp;</a></span>STM32_ICU_USE_TIM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_USE_TIM2&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00216">216</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a877fa83cee0173d5f451b77e59180725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a877fa83cee0173d5f451b77e59180725">&#9670;&nbsp;</a></span>STM32_ICU_USE_TIM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_USE_TIM3&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00217">217</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a91c55b2ce77da8f5c236bc960b30beed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91c55b2ce77da8f5c236bc960b30beed">&#9670;&nbsp;</a></span>STM32_ICU_USE_TIM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_USE_TIM4&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00218">218</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="afbb5ae4322aab0bda8084bd23f3eeb56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbb5ae4322aab0bda8084bd23f3eeb56">&#9670;&nbsp;</a></span>STM32_ICU_USE_TIM5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_USE_TIM5&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00219">219</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a2b5d34aeac1b12c901e2fed5952ae29d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b5d34aeac1b12c901e2fed5952ae29d">&#9670;&nbsp;</a></span>STM32_ICU_USE_TIM8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_USE_TIM8&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00220">220</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="ac08fa5f6e6f65e2c919ffd636fc888eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac08fa5f6e6f65e2c919ffd636fc888eb">&#9670;&nbsp;</a></span>STM32_ICU_USE_TIM9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ICU_USE_TIM9&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00221">221</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a41843060367f2e2b20468f1a5769948b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41843060367f2e2b20468f1a5769948b">&#9670;&nbsp;</a></span>STM32_IRQ_EXTI0_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI0_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00074">74</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a2f21ba8c5368006a26a3e5e1d7e60fdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f21ba8c5368006a26a3e5e1d7e60fdb">&#9670;&nbsp;</a></span>STM32_IRQ_EXTI10_15_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI10_15_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00080">80</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a0a7f425a6497d9bc92b54a3c420731fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a7f425a6497d9bc92b54a3c420731fe">&#9670;&nbsp;</a></span>STM32_IRQ_EXTI16_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI16_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00081">81</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a9d2286ff5fc5fdf03b469795a704619e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d2286ff5fc5fdf03b469795a704619e">&#9670;&nbsp;</a></span>STM32_IRQ_EXTI17_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI17_PRIORITY&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00082">82</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a15b7522f34798df184f9e8d5024881df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15b7522f34798df184f9e8d5024881df">&#9670;&nbsp;</a></span>STM32_IRQ_EXTI18_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI18_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00083">83</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a2c23ca2f86fdf0dee176c1f762d2b2dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c23ca2f86fdf0dee176c1f762d2b2dc">&#9670;&nbsp;</a></span>STM32_IRQ_EXTI19_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI19_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00084">84</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a6f5e4469d6bb2263c760f685f9ce86ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f5e4469d6bb2263c760f685f9ce86ef">&#9670;&nbsp;</a></span>STM32_IRQ_EXTI1_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI1_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00075">75</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a3d47540519839760fa98c1b07e38a15e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d47540519839760fa98c1b07e38a15e">&#9670;&nbsp;</a></span>STM32_IRQ_EXTI20_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI20_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00085">85</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a71fda7273ead6331f250642d18e55b25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71fda7273ead6331f250642d18e55b25">&#9670;&nbsp;</a></span>STM32_IRQ_EXTI21_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI21_PRIORITY&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00086">86</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a4331268b38458a2ad2cb4ff49021e371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4331268b38458a2ad2cb4ff49021e371">&#9670;&nbsp;</a></span>STM32_IRQ_EXTI22_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI22_PRIORITY&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00087">87</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="ae4ffb9c3ba8d88b6367b675054e3c710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4ffb9c3ba8d88b6367b675054e3c710">&#9670;&nbsp;</a></span>STM32_IRQ_EXTI2_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI2_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00076">76</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a38fe6fb696c105d6e048bde844db0224"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38fe6fb696c105d6e048bde844db0224">&#9670;&nbsp;</a></span>STM32_IRQ_EXTI3_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI3_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00077">77</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a366b4f70dd30f409ad8c14e609e4bbaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a366b4f70dd30f409ad8c14e609e4bbaa">&#9670;&nbsp;</a></span>STM32_IRQ_EXTI4_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI4_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00078">78</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a129d06108ea8829ba174e33ff73e7e67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a129d06108ea8829ba174e33ff73e7e67">&#9670;&nbsp;</a></span>STM32_IRQ_EXTI5_9_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_IRQ_EXTI5_9_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00079">79</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a05b49e91f478558d33b2b862718758fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05b49e91f478558d33b2b862718758fa">&#9670;&nbsp;</a></span>STM32_LSE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSE_ENABLED&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00050">50</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a02b4e3e6222baab7ee448cbbb2273370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02b4e3e6222baab7ee448cbbb2273370">&#9670;&nbsp;</a></span>STM32_LSI_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSI_ENABLED&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00048">48</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="af1635e93ba4b8de905dfc7558fc043a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1635e93ba4b8de905dfc7558fc043a3">&#9670;&nbsp;</a></span>STM32_MAC_BUFFERS_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MAC_BUFFERS_SIZE&#160;&#160;&#160;1522</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00235">235</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="afd42d4db3b7dfc7e12f68466ccf55f15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd42d4db3b7dfc7e12f68466ccf55f15">&#9670;&nbsp;</a></span>STM32_MAC_ETH1_CHANGE_PHY_STATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MAC_ETH1_CHANGE_PHY_STATE&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00237">237</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="addcd7b72b6811260a2a9a6ce03756b29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addcd7b72b6811260a2a9a6ce03756b29">&#9670;&nbsp;</a></span>STM32_MAC_ETH1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MAC_ETH1_IRQ_PRIORITY&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00238">238</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a1a241d0b75f05fe97673e1bd71bff136"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a241d0b75f05fe97673e1bd71bff136">&#9670;&nbsp;</a></span>STM32_MAC_IP_CHECKSUM_OFFLOAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MAC_IP_CHECKSUM_OFFLOAD&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00239">239</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a7607417f985da8e638c7871afc61003a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7607417f985da8e638c7871afc61003a">&#9670;&nbsp;</a></span>STM32_MAC_PHY_TIMEOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MAC_PHY_TIMEOUT&#160;&#160;&#160;100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00236">236</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a836b06331ed123d7742dd7aba7db02fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a836b06331ed123d7742dd7aba7db02fd">&#9670;&nbsp;</a></span>STM32_MAC_RECEIVE_BUFFERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MAC_RECEIVE_BUFFERS&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00234">234</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a00ad81d320aaeb3ca4899228c4155848"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00ad81d320aaeb3ca4899228c4155848">&#9670;&nbsp;</a></span>STM32_MAC_TRANSMIT_BUFFERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MAC_TRANSMIT_BUFFERS&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00233">233</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="aeadb80a063dd3d4975ca3947a18ff995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeadb80a063dd3d4975ca3947a18ff995">&#9670;&nbsp;</a></span>STM32_MCO1PRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO1PRE&#160;&#160;&#160;STM32_MCO1PRE_DIV1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00064">64</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a66f4dea2ca69a6afdc2a05593ddb4999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66f4dea2ca69a6afdc2a05593ddb4999">&#9670;&nbsp;</a></span>STM32_MCO1SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO1SEL&#160;&#160;&#160;STM32_MCO1SEL_HSI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00063">63</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a7625378f7bf7e1a50a58739742839619"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7625378f7bf7e1a50a58739742839619">&#9670;&nbsp;</a></span>STM32_MCO2PRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO2PRE&#160;&#160;&#160;STM32_MCO2PRE_DIV5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00066">66</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="ada1164056ea271b26c923140f69ace87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada1164056ea271b26c923140f69ace87">&#9670;&nbsp;</a></span>STM32_MCO2SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCO2SEL&#160;&#160;&#160;STM32_MCO2SEL_SYSCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00065">65</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="affb519ca907542b6bff9104700c0009d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affb519ca907542b6bff9104700c0009d">&#9670;&nbsp;</a></span>STM32_NO_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_NO_INIT&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00043">43</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="aa2179285dbf70d5d5a370c3353737813"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2179285dbf70d5d5a370c3353737813">&#9670;&nbsp;</a></span>STM32_PLLI2SN_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLI2SN_VALUE&#160;&#160;&#160;192</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00068">68</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="aa6385bafac509e5ef0926a722fc54adb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6385bafac509e5ef0926a722fc54adb">&#9670;&nbsp;</a></span>STM32_PLLI2SR_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLI2SR_VALUE&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00069">69</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="acba56aaa8c0bd717ad217771ee8300c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acba56aaa8c0bd717ad217771ee8300c2">&#9670;&nbsp;</a></span>STM32_PLLM_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLM_VALUE&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00054">54</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a42a8bb439be9c6c643c7ab48f02ee662"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42a8bb439be9c6c643c7ab48f02ee662">&#9670;&nbsp;</a></span>STM32_PLLN_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLN_VALUE&#160;&#160;&#160;336</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00055">55</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a0a2a10496ad437bb1bf6bf23892148e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a2a10496ad437bb1bf6bf23892148e4">&#9670;&nbsp;</a></span>STM32_PLLP_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLP_VALUE&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00056">56</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="adc27d1e2fcdedcb56fc15a41e5f43d91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc27d1e2fcdedcb56fc15a41e5f43d91">&#9670;&nbsp;</a></span>STM32_PLLQ_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLQ_VALUE&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00057">57</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a811cfbd049f0ab00976def9593849d32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a811cfbd049f0ab00976def9593849d32">&#9670;&nbsp;</a></span>STM32_PLLSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSRC&#160;&#160;&#160;STM32_PLLSRC_HSE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00053">53</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a6f4f9c19c6b1a1c3694278a542e3c60d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f4f9c19c6b1a1c3694278a542e3c60d">&#9670;&nbsp;</a></span>STM32_PLS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLS&#160;&#160;&#160;STM32_PLS_LEV0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00045">45</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a5f9c3734d5d06c9ccd5214af5c78c4f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f9c3734d5d06c9ccd5214af5c78c4f8">&#9670;&nbsp;</a></span>STM32_PPRE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1&#160;&#160;&#160;STM32_PPRE1_DIV4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00059">59</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a3670f3886d02bb3010016bbf0db0db83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3670f3886d02bb3010016bbf0db0db83">&#9670;&nbsp;</a></span>STM32_PPRE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2&#160;&#160;&#160;STM32_PPRE2_DIV2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00060">60</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="ab70d9b5c3764aac6282d594d8f6a88ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab70d9b5c3764aac6282d594d8f6a88ec">&#9670;&nbsp;</a></span>STM32_PVD_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PVD_ENABLE&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00044">44</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a8ebd9e3a6e9fdcccbb6cec60289d7969"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ebd9e3a6e9fdcccbb6cec60289d7969">&#9670;&nbsp;</a></span>STM32_PWM1_UP_DMA_CHANNEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM1_UP_DMA_CHANNEL&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00267">267</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="afdcca99bb25db402521d082866c475dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdcca99bb25db402521d082866c475dc">&#9670;&nbsp;</a></span>STM32_PWM1_UP_DMA_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM1_UP_DMA_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00268">268</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a699a58eeecb8a32a946149cffca4ea60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a699a58eeecb8a32a946149cffca4ea60">&#9670;&nbsp;</a></span>STM32_PWM1_UP_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM1_UP_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00269">269</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="ad724435f50c9e308e2e1e2d5ed28c35b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad724435f50c9e308e2e1e2d5ed28c35b">&#9670;&nbsp;</a></span>STM32_PWM1_UP_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM1_UP_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00266">266</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a56072c3bbd9eeb03098d4292ed9fc333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56072c3bbd9eeb03098d4292ed9fc333">&#9670;&nbsp;</a></span>STM32_PWM2_UP_DMA_CHANNEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM2_UP_DMA_CHANNEL&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00272">272</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a4c0cec5ff42dcec11dc13afb18b6ebeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c0cec5ff42dcec11dc13afb18b6ebeb">&#9670;&nbsp;</a></span>STM32_PWM2_UP_DMA_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM2_UP_DMA_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00273">273</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="aad1835f50ae3c8c73b1a2be002f01ee0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad1835f50ae3c8c73b1a2be002f01ee0">&#9670;&nbsp;</a></span>STM32_PWM2_UP_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM2_UP_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00274">274</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a95c08221b219e9d2ad283df9b9bbebfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95c08221b219e9d2ad283df9b9bbebfc">&#9670;&nbsp;</a></span>STM32_PWM2_UP_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM2_UP_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00271">271</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="aaf24f3f33f4f0f2ba0d40652f38ed90e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf24f3f33f4f0f2ba0d40652f38ed90e">&#9670;&nbsp;</a></span>STM32_PWM3_UP_DMA_CHANNEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM3_UP_DMA_CHANNEL&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00277">277</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a2fbc5ed5cd75144530b7836fb9efcd4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fbc5ed5cd75144530b7836fb9efcd4b">&#9670;&nbsp;</a></span>STM32_PWM3_UP_DMA_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM3_UP_DMA_IRQ_PRIORITY&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00278">278</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a479bf443874403f9d9bc03de81e4a8ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a479bf443874403f9d9bc03de81e4a8ca">&#9670;&nbsp;</a></span>STM32_PWM3_UP_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM3_UP_DMA_PRIORITY&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00279">279</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a983e561c629ff2403922535f44719022"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a983e561c629ff2403922535f44719022">&#9670;&nbsp;</a></span>STM32_PWM3_UP_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM3_UP_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00276">276</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="ae631e1c4b6541c9d67de9d009196b770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae631e1c4b6541c9d67de9d009196b770">&#9670;&nbsp;</a></span>STM32_PWM_TIM1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_TIM1_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00258">258</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a01b2a27910cfaed8a40043c8efe1e9a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01b2a27910cfaed8a40043c8efe1e9a4">&#9670;&nbsp;</a></span>STM32_PWM_TIM2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_TIM2_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00259">259</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a8b4f8d9d4308f0503738704437284592"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b4f8d9d4308f0503738704437284592">&#9670;&nbsp;</a></span>STM32_PWM_TIM3_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_TIM3_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00260">260</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a072aabc3f06ec1702c1fc5eb3c6b01f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a072aabc3f06ec1702c1fc5eb3c6b01f8">&#9670;&nbsp;</a></span>STM32_PWM_TIM4_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_TIM4_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00261">261</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="ab5e7265edffef2f0b796b755ca4cfbad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5e7265edffef2f0b796b755ca4cfbad">&#9670;&nbsp;</a></span>STM32_PWM_TIM5_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_TIM5_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00262">262</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="ab879e56e8632bb4beb029c28133cc504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab879e56e8632bb4beb029c28133cc504">&#9670;&nbsp;</a></span>STM32_PWM_TIM8_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_TIM8_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00263">263</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a6f416a1eac8b8cea90cc80535a8269dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f416a1eac8b8cea90cc80535a8269dd">&#9670;&nbsp;</a></span>STM32_PWM_TIM9_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_TIM9_IRQ_PRIORITY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00264">264</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a554728f749ad9aca0102d189cc6bb9e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a554728f749ad9aca0102d189cc6bb9e7">&#9670;&nbsp;</a></span>STM32_PWM_USE_ADVANCED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_USE_ADVANCED&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00244">244</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a6f066eafb341c481f419dc609e1cd147"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f066eafb341c481f419dc609e1cd147">&#9670;&nbsp;</a></span>STM32_PWM_USE_TIM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_USE_TIM1&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00246">246</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a061e9a31faab6d787c73d7f21893e483"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a061e9a31faab6d787c73d7f21893e483">&#9670;&nbsp;</a></span>STM32_PWM_USE_TIM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_USE_TIM2&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00249">249</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a3f108deab28dba83858c5a6d5089a322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f108deab28dba83858c5a6d5089a322">&#9670;&nbsp;</a></span>STM32_PWM_USE_TIM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_USE_TIM3&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00252">252</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="aa4ecf8f03432b8aabf2f96ca370310d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4ecf8f03432b8aabf2f96ca370310d6">&#9670;&nbsp;</a></span>STM32_PWM_USE_TIM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_USE_TIM4&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00254">254</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="ae98fcb3612d26b3cf74c2d28e4994249"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae98fcb3612d26b3cf74c2d28e4994249">&#9670;&nbsp;</a></span>STM32_PWM_USE_TIM5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_USE_TIM5&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00255">255</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="af9be48d9e825a860764b4a928124f046"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9be48d9e825a860764b4a928124f046">&#9670;&nbsp;</a></span>STM32_PWM_USE_TIM8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_USE_TIM8&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00256">256</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a78c57d64b293ef3b265175e2a2f9004a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78c57d64b293ef3b265175e2a2f9004a">&#9670;&nbsp;</a></span>STM32_PWM_USE_TIM9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PWM_USE_TIM9&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00257">257</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="aa9429cc1d79dd9990e7eef350d6c6852"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9429cc1d79dd9990e7eef350d6c6852">&#9670;&nbsp;</a></span>STM32_RTC_CR_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTC_CR_INIT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00286">286</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="ab047313b94213e723aa9457d40fc5dc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab047313b94213e723aa9457d40fc5dc3">&#9670;&nbsp;</a></span>STM32_RTC_PRESA_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTC_PRESA_VALUE&#160;&#160;&#160;32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00284">284</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="abb5ea6f9775215dc0f6c75244bbdabe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb5ea6f9775215dc0f6c75244bbdabe2">&#9670;&nbsp;</a></span>STM32_RTC_PRESS_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTC_PRESS_VALUE&#160;&#160;&#160;1024</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00285">285</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="aa8147974425e64e44807e01638739cd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8147974425e64e44807e01638739cd6">&#9670;&nbsp;</a></span>STM32_RTC_TAMPCR_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTC_TAMPCR_INIT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00287">287</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="aea50a21db71009ebc7951180dc0d29ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea50a21db71009ebc7951180dc0d29ea">&#9670;&nbsp;</a></span>STM32_RTCPRE_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCPRE_VALUE&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00062">62</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a945eb1f70822303bd0191ef633e5eaca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a945eb1f70822303bd0191ef633e5eaca">&#9670;&nbsp;</a></span>STM32_RTCSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCSEL&#160;&#160;&#160;STM32_RTCSEL_LSE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00061">61</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a76aeddaeff614e55e90337ca86e33e70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76aeddaeff614e55e90337ca86e33e70">&#9670;&nbsp;</a></span>STM32_SDC_CLOCK_ACTIVATION_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SDC_CLOCK_ACTIVATION_DELAY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00296">296</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a5498cae29922990f276ed50f25b90884"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5498cae29922990f276ed50f25b90884">&#9670;&nbsp;</a></span>STM32_SDC_READ_TIMEOUT_MS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SDC_READ_TIMEOUT_MS&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00295">295</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="ada8dcd788c90fb949c1c103d85eb2113"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada8dcd788c90fb949c1c103d85eb2113">&#9670;&nbsp;</a></span>STM32_SDC_SDIO_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SDC_SDIO_DMA_PRIORITY&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00292">292</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="aaae4f606c65a38ec13692b57895e2399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaae4f606c65a38ec13692b57895e2399">&#9670;&nbsp;</a></span>STM32_SDC_SDIO_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SDC_SDIO_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00298">298</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="af7e466a98c91762b5ef81caa63b4d745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7e466a98c91762b5ef81caa63b4d745">&#9670;&nbsp;</a></span>STM32_SDC_SDIO_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SDC_SDIO_IRQ_PRIORITY&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00293">293</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a19c8e2d64659c3d56a23647ac8c4e992"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19c8e2d64659c3d56a23647ac8c4e992">&#9670;&nbsp;</a></span>STM32_SDC_SDIO_UNALIGNED_SUPPORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SDC_SDIO_UNALIGNED_SUPPORT&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00297">297</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a20eafd1cb6f83cbd057dab18c2a6462d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20eafd1cb6f83cbd057dab18c2a6462d">&#9670;&nbsp;</a></span>STM32_SDC_WRITE_TIMEOUT_MS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SDC_WRITE_TIMEOUT_MS&#160;&#160;&#160;250</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00294">294</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a2bc2adc3f0b24eadf5705b40f03b7648"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bc2adc3f0b24eadf5705b40f03b7648">&#9670;&nbsp;</a></span>STM32_SERIAL_UART4_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_UART4_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00336">336</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a868d30e39ec6441e34b33a9db1028d60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a868d30e39ec6441e34b33a9db1028d60">&#9670;&nbsp;</a></span>STM32_SERIAL_UART5_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_UART5_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00337">337</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a7509c7a01a83276aa7768474357ec61d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7509c7a01a83276aa7768474357ec61d">&#9670;&nbsp;</a></span>STM32_SERIAL_USART1_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USART1_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00333">333</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a562945e4ccd2bca4a4277eaa05ae70a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a562945e4ccd2bca4a4277eaa05ae70a0">&#9670;&nbsp;</a></span>STM32_SERIAL_USART2_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USART2_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00334">334</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a228a6b5e5aed69db051dcea1ef58232a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a228a6b5e5aed69db051dcea1ef58232a">&#9670;&nbsp;</a></span>STM32_SERIAL_USART3_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USART3_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00335">335</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="ad4450f9b0b7a50cdf4f86c67a67d030b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4450f9b0b7a50cdf4f86c67a67d030b">&#9670;&nbsp;</a></span>STM32_SERIAL_USART6_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USART6_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00338">338</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a9863e1adf0d2aab7bf31b61fe4a6118e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9863e1adf0d2aab7bf31b61fe4a6118e">&#9670;&nbsp;</a></span>STM32_SERIAL_USE_UART4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USE_UART4&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00321">321</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a6366c26f605ce31e89deee1af686f5e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6366c26f605ce31e89deee1af686f5e6">&#9670;&nbsp;</a></span>STM32_SERIAL_USE_UART5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USE_UART5&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00326">326</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a7f657adda8b7f6aa955f0806a29b0b9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f657adda8b7f6aa955f0806a29b0b9d">&#9670;&nbsp;</a></span>STM32_SERIAL_USE_USART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USE_USART1&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00306">306</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="acf6b4949732fac0a1ded862174aabba7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf6b4949732fac0a1ded862174aabba7">&#9670;&nbsp;</a></span>STM32_SERIAL_USE_USART2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USE_USART2&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00311">311</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a59976b6c28b2561d2b6bd7e3940ea377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59976b6c28b2561d2b6bd7e3940ea377">&#9670;&nbsp;</a></span>STM32_SERIAL_USE_USART3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USE_USART3&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00316">316</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a5fa35e1fea5f5813af76c2d2b9c03215"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fa35e1fea5f5813af76c2d2b9c03215">&#9670;&nbsp;</a></span>STM32_SERIAL_USE_USART6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SERIAL_USE_USART6&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00331">331</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="afda450bd11b4c1408739367b23c9f852"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afda450bd11b4c1408739367b23c9f852">&#9670;&nbsp;</a></span>STM32_SPI_DMA_ERROR_HOOK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_DMA_ERROR_HOOK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">spip</td><td>)</td>
          <td>&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00370">370</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a22d3ce19419dc8bbc47f94c065f3271c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22d3ce19419dc8bbc47f94c065f3271c">&#9670;&nbsp;</a></span>STM32_SPI_SPI1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI1_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00364">364</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a0b3f4734d9855324ef89b57cb9858e49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b3f4734d9855324ef89b57cb9858e49">&#9670;&nbsp;</a></span>STM32_SPI_SPI1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI1_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00367">367</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a620b74e1fca03c6e11c054d137c56524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a620b74e1fca03c6e11c054d137c56524">&#9670;&nbsp;</a></span>STM32_SPI_SPI1_RX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI1_RX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00358">358</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a9f72e7206a6300a9d86bccf73f85279a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f72e7206a6300a9d86bccf73f85279a">&#9670;&nbsp;</a></span>STM32_SPI_SPI1_TX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI1_TX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00359">359</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a90bd623120d1e54038094fba54ba05c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90bd623120d1e54038094fba54ba05c0">&#9670;&nbsp;</a></span>STM32_SPI_SPI2_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI2_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00365">365</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a47d90eaca23f3eea99d74d1bb3539541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47d90eaca23f3eea99d74d1bb3539541">&#9670;&nbsp;</a></span>STM32_SPI_SPI2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI2_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00368">368</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="aa499e5a7c6352b58178e0651483d88ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa499e5a7c6352b58178e0651483d88ee">&#9670;&nbsp;</a></span>STM32_SPI_SPI2_RX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI2_RX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00360">360</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a9aefcd7246075d08426d5bc833e86b97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9aefcd7246075d08426d5bc833e86b97">&#9670;&nbsp;</a></span>STM32_SPI_SPI2_TX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI2_TX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00361">361</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a0330335b8223bb2fd7b30a8bf6748a25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0330335b8223bb2fd7b30a8bf6748a25">&#9670;&nbsp;</a></span>STM32_SPI_SPI3_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI3_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00366">366</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a311306228435a4ddb879e8f0d80e3c10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a311306228435a4ddb879e8f0d80e3c10">&#9670;&nbsp;</a></span>STM32_SPI_SPI3_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI3_IRQ_PRIORITY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00369">369</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="acb9e4ecbe8f121a049306536fa66542c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb9e4ecbe8f121a049306536fa66542c">&#9670;&nbsp;</a></span>STM32_SPI_SPI3_RX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI3_RX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00362">362</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a4d7890ef7b4b607b90eb9eafae504f0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d7890ef7b4b607b90eb9eafae504f0d">&#9670;&nbsp;</a></span>STM32_SPI_SPI3_TX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_SPI3_TX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00363">363</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="af105fbdfb7b9076472b373ed0c7b3fef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af105fbdfb7b9076472b373ed0c7b3fef">&#9670;&nbsp;</a></span>STM32_SPI_USE_SPI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_USE_SPI1&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00344">344</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a626416dc22cf5f3deff2a8c7d8efa5b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a626416dc22cf5f3deff2a8c7d8efa5b2">&#9670;&nbsp;</a></span>STM32_SPI_USE_SPI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_USE_SPI2&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00349">349</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="afe588bf112fc8f8a22c767aa3d3bcbb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe588bf112fc8f8a22c767aa3d3bcbb7">&#9670;&nbsp;</a></span>STM32_SPI_USE_SPI3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_USE_SPI3&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00356">356</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a0086a7a701003e795861e93bd2c7a7fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0086a7a701003e795861e93bd2c7a7fd">&#9670;&nbsp;</a></span>STM32_ST_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ST_IRQ_PRIORITY&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00375">375</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a607a901e51e89bc6f1a2a1051a3cf359"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a607a901e51e89bc6f1a2a1051a3cf359">&#9670;&nbsp;</a></span>STM32_ST_USE_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ST_USE_TIMER&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00376">376</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a29204b81c265dd6e124fbcf12a2c8d6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29204b81c265dd6e124fbcf12a2c8d6f">&#9670;&nbsp;</a></span>STM32_SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SW&#160;&#160;&#160;STM32_SW_PLL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00052">52</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a9a4cb321d74c57b544a1628faaae1569"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a4cb321d74c57b544a1628faaae1569">&#9670;&nbsp;</a></span>STM32_UART_DMA_ERROR_HOOK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_DMA_ERROR_HOOK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">uartp</td><td>)</td>
          <td>&#160;&#160;&#160;osalSysHalt(&quot;DMA failure&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00411">411</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a02086c51746a93818f7b50d8d184bdfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02086c51746a93818f7b50d8d184bdfc">&#9670;&nbsp;</a></span>STM32_UART_UART4_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_UART4_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00408">408</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a13318059ca6faaff587992e69e22a7e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13318059ca6faaff587992e69e22a7e0">&#9670;&nbsp;</a></span>STM32_UART_UART4_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_UART4_IRQ_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00402">402</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="afb98861d06d9f4145f01c9d4d0fa09dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb98861d06d9f4145f01c9d4d0fa09dd">&#9670;&nbsp;</a></span>STM32_UART_UART4_RX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_UART4_RX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00393">393</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="ae4258a650515c19e5df92b5917399195"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4258a650515c19e5df92b5917399195">&#9670;&nbsp;</a></span>STM32_UART_UART4_TX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_UART4_TX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00394">394</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a1b30eda5a6f930b068db7bc108e0478d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b30eda5a6f930b068db7bc108e0478d">&#9670;&nbsp;</a></span>STM32_UART_UART5_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_UART5_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00409">409</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a5df333941ca2fb9dec26a569e802dd57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5df333941ca2fb9dec26a569e802dd57">&#9670;&nbsp;</a></span>STM32_UART_UART5_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_UART5_IRQ_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00403">403</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a25122dae8d088e5f5a12926e43d78efb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25122dae8d088e5f5a12926e43d78efb">&#9670;&nbsp;</a></span>STM32_UART_UART5_RX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_UART5_RX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00395">395</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a9b92c8345705d855f58f3cc0a3610175"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b92c8345705d855f58f3cc0a3610175">&#9670;&nbsp;</a></span>STM32_UART_UART5_TX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_UART5_TX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00396">396</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a8307c6c43bf456405efe19e5908d5a25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8307c6c43bf456405efe19e5908d5a25">&#9670;&nbsp;</a></span>STM32_UART_USART1_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART1_DMA_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00405">405</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a050fc59913309402f34dd2ea6ab3cdf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a050fc59913309402f34dd2ea6ab3cdf8">&#9670;&nbsp;</a></span>STM32_UART_USART1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART1_IRQ_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00399">399</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a969b79cb637b8b69cec9257705d74484"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a969b79cb637b8b69cec9257705d74484">&#9670;&nbsp;</a></span>STM32_UART_USART1_RX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART1_RX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00387">387</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a02c568ae2c758034cdf478f81b447af3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02c568ae2c758034cdf478f81b447af3">&#9670;&nbsp;</a></span>STM32_UART_USART1_TX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART1_TX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00388">388</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a02ab064f32c429288dce0b15b2e443a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02ab064f32c429288dce0b15b2e443a1">&#9670;&nbsp;</a></span>STM32_UART_USART2_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART2_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00406">406</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="ad1d292d78abf8f0b5a9e210d217a1cfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1d292d78abf8f0b5a9e210d217a1cfe">&#9670;&nbsp;</a></span>STM32_UART_USART2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART2_IRQ_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00400">400</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="af80e6c340ebc738f24275329c32db853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af80e6c340ebc738f24275329c32db853">&#9670;&nbsp;</a></span>STM32_UART_USART2_RX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART2_RX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00389">389</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="aacb71b8fee4d07ab0317ac8cc6ee9856"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacb71b8fee4d07ab0317ac8cc6ee9856">&#9670;&nbsp;</a></span>STM32_UART_USART2_TX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART2_TX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00390">390</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a4f49346cf0c36ac85466517ceff6299b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f49346cf0c36ac85466517ceff6299b">&#9670;&nbsp;</a></span>STM32_UART_USART3_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART3_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00407">407</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a9c9553fdd3fc1f7790cbcbd784d54d54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c9553fdd3fc1f7790cbcbd784d54d54">&#9670;&nbsp;</a></span>STM32_UART_USART3_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART3_IRQ_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00401">401</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="ad5644ee22605eb7f136b390dba9f9725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5644ee22605eb7f136b390dba9f9725">&#9670;&nbsp;</a></span>STM32_UART_USART3_RX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART3_RX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00391">391</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a5339fe32096faad20bbcf31d2d5b45d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5339fe32096faad20bbcf31d2d5b45d1">&#9670;&nbsp;</a></span>STM32_UART_USART3_TX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART3_TX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(1, 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00392">392</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a7e58662e757ecd7f20e8135c82393312"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e58662e757ecd7f20e8135c82393312">&#9670;&nbsp;</a></span>STM32_UART_USART6_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART6_DMA_PRIORITY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00410">410</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="aebae084c5d2daf88c58efd5a9c1d52af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebae084c5d2daf88c58efd5a9c1d52af">&#9670;&nbsp;</a></span>STM32_UART_USART6_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART6_IRQ_PRIORITY&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00404">404</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a0cf68b359bf671f56cd200677a8496a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cf68b359bf671f56cd200677a8496a5">&#9670;&nbsp;</a></span>STM32_UART_USART6_RX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART6_RX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00397">397</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="ae32ac88b3b64552f9ecec5a038dfc544"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae32ac88b3b64552f9ecec5a038dfc544">&#9670;&nbsp;</a></span>STM32_UART_USART6_TX_DMA_STREAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USART6_TX_DMA_STREAM&#160;&#160;&#160;STM32_DMA_STREAM_ID(2, 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00398">398</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a2bf6f75268559ffdb5d7f9b53a319267"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bf6f75268559ffdb5d7f9b53a319267">&#9670;&nbsp;</a></span>STM32_UART_USE_UART4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USE_UART4&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00384">384</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a51645272d956b6e1ec578bdcd88c88b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51645272d956b6e1ec578bdcd88c88b0">&#9670;&nbsp;</a></span>STM32_UART_USE_UART5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USE_UART5&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00385">385</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a7b366b1eb660467c7ef9667705ad8308"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b366b1eb660467c7ef9667705ad8308">&#9670;&nbsp;</a></span>STM32_UART_USE_USART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USE_USART1&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00381">381</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="ad9f8b9dcf8dd01e163b8d47c56cee1aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9f8b9dcf8dd01e163b8d47c56cee1aa">&#9670;&nbsp;</a></span>STM32_UART_USE_USART2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USE_USART2&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00382">382</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a42b1761cd3b7e70eb3c5c90d9b92f52c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42b1761cd3b7e70eb3c5c90d9b92f52c">&#9670;&nbsp;</a></span>STM32_UART_USE_USART3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USE_USART3&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00383">383</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a6f5d3dfc7539503f8639d4be5b81928d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f5d3dfc7539503f8639d4be5b81928d">&#9670;&nbsp;</a></span>STM32_UART_USE_USART6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART_USE_USART6&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00386">386</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a6f3f6d6fa204b07d1f9d0aaaab8eb770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f3f6d6fa204b07d1f9d0aaaab8eb770">&#9670;&nbsp;</a></span>STM32_USB_HOST_WAKEUP_DURATION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_HOST_WAKEUP_DURATION&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00422">422</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="aa6f3292830116ce88ed2268f15f45448"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6f3292830116ce88ed2268f15f45448">&#9670;&nbsp;</a></span>STM32_USB_OTG1_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_OTG1_IRQ_PRIORITY&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00418">418</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a3bef70abed53b8df90c5edb807077e37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bef70abed53b8df90c5edb807077e37">&#9670;&nbsp;</a></span>STM32_USB_OTG1_RX_FIFO_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_OTG1_RX_FIFO_SIZE&#160;&#160;&#160;512</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00420">420</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a4026ae95617bb7ee1cbc32248e97e263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4026ae95617bb7ee1cbc32248e97e263">&#9670;&nbsp;</a></span>STM32_USB_OTG2_IRQ_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_OTG2_IRQ_PRIORITY&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00419">419</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a7c6ca71505c504cbd011d772af8cf665"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c6ca71505c504cbd011d772af8cf665">&#9670;&nbsp;</a></span>STM32_USB_OTG2_RX_FIFO_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_OTG2_RX_FIFO_SIZE&#160;&#160;&#160;512</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00421">421</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="ac7d6b8123d2eacf524927fc68f70baa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7d6b8123d2eacf524927fc68f70baa1">&#9670;&nbsp;</a></span>STM32_USB_USE_OTG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_USE_OTG1&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00416">416</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a56a0c40fe1260ca2265cc01d42668ca7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56a0c40fe1260ca2265cc01d42668ca7">&#9670;&nbsp;</a></span>STM32_USB_USE_OTG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_USE_OTG2&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00417">417</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a3d89a31bf8ff315d8c13102cea1284ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d89a31bf8ff315d8c13102cea1284ac">&#9670;&nbsp;</a></span>STM32_WDG_USE_IWDG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_WDG_USE_IWDG&#160;&#160;&#160;<a class="el" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00427">427</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="ac53bd5c2b11b39ed0691812bf91b6144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac53bd5c2b11b39ed0691812bf91b6144">&#9670;&nbsp;</a></span>STM32F405_MCUCONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32F405_MCUCONF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00035">35</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="aeb36e6e11262ea2ca40a8f50da930002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb36e6e11262ea2ca40a8f50da930002">&#9670;&nbsp;</a></span>STM32F407_MCUCONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32F407_MCUCONF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00037">37</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="abb579efb75147d7b6341465bb59f11a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb579efb75147d7b6341465bb59f11a6">&#9670;&nbsp;</a></span>STM32F415_MCUCONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32F415_MCUCONF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00036">36</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a7275e212adb489098bfcb05dc20afd16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7275e212adb489098bfcb05dc20afd16">&#9670;&nbsp;</a></span>STM32F417_MCUCONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32F417_MCUCONF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00038">38</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
<a id="a6c41ac9534659a9a1d50d6772bdb7c91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c41ac9534659a9a1d50d6772bdb7c91">&#9670;&nbsp;</a></span>STM32F4xx_MCUCONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32F4xx_MCUCONF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html#l00034">34</a> of file <a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h_source.html">mcuconf.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_01fcd3835fb4e7d9331b722d86291b65.html">sw</a></li><li class="navelem"><a class="el" href="dir_5e9153041680afc3c016fd52fa730b56.html">airborne</a></li><li class="navelem"><a class="el" href="dir_e030268cd18297cf6282390f76bfcf7f.html">boards</a></li><li class="navelem"><a class="el" href="dir_906fcced062b34dea0e143ec53b4cca3.html">apogee</a></li><li class="navelem"><a class="el" href="dir_d80e81afc648ccfe0c5d0ba6bef93947.html">chibios</a></li><li class="navelem"><a class="el" href="dir_ac30925fa52d2a539368a9111fda4132.html">v1.0</a></li><li class="navelem"><a class="el" href="apogee_2chibios_2v1_80_2mcuconf_8h.html">mcuconf.h</a></li>
    <li class="footer">Generated on Mon Jan 31 2022 16:25:03 for Paparazzi UAS by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
