{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605387632150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605387632151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 14 15:00:32 2020 " "Processing started: Sat Nov 14 15:00:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605387632151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1605387632151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUVectorial -c CPUVectorial --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUVectorial -c CPUVectorial --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1605387632151 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1605387632839 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1605387632839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/n_bit_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file componentes/n_bit_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_register " "Found entity 1: n_bit_register" {  } { { "Componentes/n_bit_register.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Componentes/n_bit_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605387643580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605387643580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/fetch/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath/fetch/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "Datapath/Fetch/Fetch.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Fetch/Fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605387643582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605387643582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/execute/alu/scalaralu.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath/execute/alu/scalaralu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ScalarALU " "Found entity 1: ScalarALU" {  } { { "Datapath/Execute/ALU/ScalarALU.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Execute/ALU/ScalarALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605387643585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605387643585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/execute/alu/vecalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath/execute/alu/vecalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VecALU " "Found entity 1: VecALU" {  } { { "Datapath/Execute/ALU/VecALU.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Execute/ALU/VecALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605387643588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605387643588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes/fetchpipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipes/fetchpipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FetchPipe " "Found entity 1: FetchPipe" {  } { { "Pipes/FetchPipe.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Pipes/FetchPipe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605387643590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605387643590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes/decodepipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipes/decodepipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodePipe " "Found entity 1: DecodePipe" {  } { { "Pipes/DecodePipe.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Pipes/DecodePipe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605387643593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605387643593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes/writebackpipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipes/writebackpipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WriteBackPipe " "Found entity 1: WriteBackPipe" {  } { { "Pipes/WriteBackPipe.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Pipes/WriteBackPipe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605387643596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605387643596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/n_bit_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file componentes/n_bit_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_mux " "Found entity 1: n_bit_mux" {  } { { "Componentes/n_bit_mux.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Componentes/n_bit_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605387643598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605387643598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/decode/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath/decode/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "Datapath/Decode/Decode.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Decode/Decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605387643601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605387643601 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "TestbenchALU.sv(21) " "Verilog HDL information at TestbenchALU.sv(21): always construct contains both blocking and non-blocking assignments" {  } { { "TestBenchs/TestbenchALU.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestbenchALU.sv" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1605387643604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/testbenchalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/testbenchalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestbenchALU " "Found entity 1: TestbenchALU" {  } { { "TestBenchs/TestbenchALU.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestbenchALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605387643604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605387643604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/extendunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file componentes/extendunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extendUnit " "Found entity 1: extendUnit" {  } { { "Componentes/extendUnit.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Componentes/extendUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605387643607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605387643607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/decode/vecregfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath/decode/vecregfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VecRegFile " "Found entity 1: VecRegFile" {  } { { "Datapath/Decode/VecRegFile.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Decode/VecRegFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605387643610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605387643610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/vecmux3_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file componentes/vecmux3_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VecMux3_1 " "Found entity 1: VecMux3_1" {  } { { "Componentes/VecMux3_1.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Componentes/VecMux3_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605387643612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605387643612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/vecmux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file componentes/vecmux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VecMux2_1 " "Found entity 1: VecMux2_1" {  } { { "Componentes/VecMux2_1.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Componentes/VecMux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605387643615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605387643615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/execute/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath/execute/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "Datapath/Execute/Execute.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/Execute/Execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605387643618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605387643618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/writeback/writeback.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath/writeback/writeback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WriteBack " "Found entity 1: WriteBack" {  } { { "Datapath/WriteBack/WriteBack.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/WriteBack/WriteBack.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605387643621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605387643621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes/executepipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipes/executepipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExecutePipe " "Found entity 1: ExecutePipe" {  } { { "Pipes/ExecutePipe.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Pipes/ExecutePipe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605387643624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605387643624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "Datapath/DataPath.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Datapath/DataPath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605387643627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605387643627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazardunit/hazardunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazardunit/hazardunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HazardUnit " "Found entity 1: HazardUnit" {  } { { "HazardUnit/HazardUnit.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/HazardUnit/HazardUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605387643629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605387643629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control-unit/maindecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file control-unit/maindecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MainDecoder " "Found entity 1: MainDecoder" {  } { { "Control-Unit/MainDecoder.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Control-Unit/MainDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605387643632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605387643632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control-unit/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file control-unit/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Control-Unit/Decoder.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Control-Unit/Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605387643635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605387643635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control-unit/aludecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file control-unit/aludecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDecoder " "Found entity 1: ALUDecoder" {  } { { "Control-Unit/ALUDecoder.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Control-Unit/ALUDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605387643637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605387643637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control-unit/controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control-unit/controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "Control-Unit/ControlUnit.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Control-Unit/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605387643640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605387643640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/instrmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoria/instrmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstrMem " "Found entity 1: InstrMem" {  } { { "Memoria/InstrMem.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/InstrMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605387643642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605387643642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/testbenchinstrmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/testbenchinstrmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestBenchInstrMem " "Found entity 1: TestBenchInstrMem" {  } { { "TestBenchs/TestBenchInstrMem.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchInstrMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605387643645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605387643645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/testbenchhazardunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/testbenchhazardunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestBenchHazardUnit " "Found entity 1: TestBenchHazardUnit" {  } { { "TestBenchs/TestBenchHazardUnit.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchHazardUnit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605387643648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1605387643648 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TestBenchHazardUnit " "Elaborating entity \"TestBenchHazardUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1605387643712 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Caso 1 Exitoso TestBenchHazardUnit.sv(39) " "Verilog HDL Display System Task info at TestBenchHazardUnit.sv(39): Caso 1 Exitoso" {  } { { "TestBenchs/TestBenchHazardUnit.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchHazardUnit.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1605387643713 "|TestBenchHazardUnit"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Caso 2 Falló TestBenchHazardUnit.sv(43) " "Verilog HDL Display System Task info at TestBenchHazardUnit.sv(43): Caso 2 Falló" {  } { { "TestBenchs/TestBenchHazardUnit.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchHazardUnit.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1605387643713 "|TestBenchHazardUnit"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Fordward succeeded TestBenchHazardUnit.sv(57) " "Verilog HDL Display System Task info at TestBenchHazardUnit.sv(57): Fordward succeeded" {  } { { "TestBenchs/TestBenchHazardUnit.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchHazardUnit.sv" 57 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1605387643713 "|TestBenchHazardUnit"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Fordward failed TestBenchHazardUnit.sv(61) " "Verilog HDL Display System Task info at TestBenchHazardUnit.sv(61): Fordward failed" {  } { { "TestBenchs/TestBenchHazardUnit.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchHazardUnit.sv" 61 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1605387643714 "|TestBenchHazardUnit"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Fordward succeeded TestBenchHazardUnit.sv(75) " "Verilog HDL Display System Task info at TestBenchHazardUnit.sv(75): Fordward succeeded" {  } { { "TestBenchs/TestBenchHazardUnit.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchHazardUnit.sv" 75 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1605387643714 "|TestBenchHazardUnit"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test Failed TestBenchHazardUnit.sv(79) " "Verilog HDL Display System Task info at TestBenchHazardUnit.sv(79): Test Failed" {  } { { "TestBenchs/TestBenchHazardUnit.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchHazardUnit.sv" 79 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1605387643714 "|TestBenchHazardUnit"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Fordward succeeded TestBenchHazardUnit.sv(94) " "Verilog HDL Display System Task info at TestBenchHazardUnit.sv(94): Fordward succeeded" {  } { { "TestBenchs/TestBenchHazardUnit.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchHazardUnit.sv" 94 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1605387643714 "|TestBenchHazardUnit"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Fordward failed TestBenchHazardUnit.sv(98) " "Verilog HDL Display System Task info at TestBenchHazardUnit.sv(98): Fordward failed" {  } { { "TestBenchs/TestBenchHazardUnit.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchHazardUnit.sv" 98 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1605387643714 "|TestBenchHazardUnit"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Fordward succeeded TestBenchHazardUnit.sv(110) " "Verilog HDL Display System Task info at TestBenchHazardUnit.sv(110): Fordward succeeded" {  } { { "TestBenchs/TestBenchHazardUnit.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchHazardUnit.sv" 110 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1605387643714 "|TestBenchHazardUnit"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Fordward failed TestBenchHazardUnit.sv(114) " "Verilog HDL Display System Task info at TestBenchHazardUnit.sv(114): Fordward failed" {  } { { "TestBenchs/TestBenchHazardUnit.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchHazardUnit.sv" 114 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1605387643714 "|TestBenchHazardUnit"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Fordward succeeded TestBenchHazardUnit.sv(126) " "Verilog HDL Display System Task info at TestBenchHazardUnit.sv(126): Fordward succeeded" {  } { { "TestBenchs/TestBenchHazardUnit.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchHazardUnit.sv" 126 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1605387643714 "|TestBenchHazardUnit"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test Failed TestBenchHazardUnit.sv(129) " "Verilog HDL Display System Task info at TestBenchHazardUnit.sv(129): Test Failed" {  } { { "TestBenchs/TestBenchHazardUnit.sv" "" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchHazardUnit.sv" 129 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1605387643714 "|TestBenchHazardUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardUnit HazardUnit:hazardunit " "Elaborating entity \"HazardUnit\" for hierarchy \"HazardUnit:hazardunit\"" {  } { { "TestBenchs/TestBenchHazardUnit.sv" "hazardunit" { Text "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchHazardUnit.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1605387643726 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/output_files/CPUVectorial.map.smsg " "Generated suppressed messages file C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/output_files/CPUVectorial.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1605387643813 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605387643824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 14 15:00:43 2020 " "Processing ended: Sat Nov 14 15:00:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605387643824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605387643824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605387643824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1605387643824 ""}
