
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
Options:	-overwrite -init scripts/innoCts.tcl -log logs/innoCts.log -cmd logs/innoCts.cmdlog 
Date:		Wed Apr 24 13:51:54 2024
Host:		centauri.esat.kuleuven.be (x86_64 w/Linux 3.10.0-1160.114.2.el7.x86_64) (12cores*48cpus*Intel(R) Xeon(R) Gold 6126 CPU @ 2.60GHz 19712KB)
OS:		CentOS Linux 7 (Core)

License:
		[13:51:54.179097] Configured Lic search path (21.01-s002): /esat/micas-data/software/Cadence/innovus_21.17/share/license/license.dat

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (1157 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
Sourcing file "scripts/innoCts.tcl" ...
<CMD> suppressMessage ENCLF 200
<CMD> suppressMessage ENCESI 3010
<CMD> suppressMessage IMPESI 2013 2014 3086 3140
<CMD> suppressMessage IMPCCOPT 2187 2311
<CMD> setDesignMode -process 45
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both -checkType setup
<CMD> is_common_ui_mode
<CMD> restoreDesign /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat sparc_exu_alu
#% Begin load design ... (date=04/24 13:52:15, mem=811.6M)
Set Default Input Pin Transition as 0.1 ps.
Loading design 'sparc_exu_alu' saved by 'Innovus' '21.17-s075_1' on 'Wed Apr 24 13:30:27 2024'.
% Begin Load MMMC data ... (date=04/24 13:52:16, mem=813.5M)
% End Load MMMC data ... (date=04/24 13:52:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=814.7M, current mem=814.7M)
rc0 default_rc_corner rc125
**WARN: (IMPSYT-4001):	init_cpf_file '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/libs/cpf/sparc_exu_alu.cpf' specified along with init_mmmc_file '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/viewDefinition.tcl'. The init_cpf_file will not be loaded by init_design.

Loading LEF file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/libs/lef/gsclib045_tech.lef ...

Loading LEF file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/libs/lef/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.

Loading LEF file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/libs/lef/gsclib045_hvt_macro.lef ...

Loading LEF file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/libs/lef/gsclib045_lvt_macro.lef ...

##  Check design process and node:  
##  Design tech node is not set.

Loading view definition file from /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/viewDefinition.tcl
Reading gpdk045_wc_lib timing library '/esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
Read 489 cells in library 'slow_vdd1v0' 
Reading gpdk045_wc_lib timing library '/esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib' ...
**WARN: (TECHLIB-459):	Appending library 'slow_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNALVT'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 480 cells in library 'slow_vdd1v0' 
Reading gpdk045_bc_lib timing library '/esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/fast_vdd1v0_basicCells.lib' ...
Read 489 cells in library 'fast_vdd1v0' 
Reading gpdk045_bc_lib timing library '/esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/fast_vdd1v0_basicCells_lvt.lib' ...
**WARN: (TECHLIB-459):	Appending library 'fast_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/fast_vdd1v0_basicCells_lvt.lib)
Read 480 cells in library 'fast_vdd1v0' 
*** End library_loading (cpu=0.03min, real=0.03min, mem=26.9M, fe_cpu=0.39min, fe_real=0.42min, fe_mem=1156.6M) ***
% Begin Load netlist data ... (date=04/24 13:52:19, mem=843.8M)
*** Begin netlist parsing (mem=1156.6M) ***
Created 969 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/sparc_exu_alu.v.bin'

*** Memory Usage v#1 (Current mem = 1162.570M, initial mem = 478.035M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1162.6M) ***
% End Load netlist data ... (date=04/24 13:52:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=860.7M, current mem=860.7M)
Set top cell to sparc_exu_alu.
Hooked 1938 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell sparc_exu_alu ...
*** Netlist is unique.
** info: there are 2537 modules.
** info: there are 2206 stdCell insts.

*** Memory Usage v#1 (Current mem = 1225.996M, initial mem = 478.035M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Loading preference file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/gui.pref.tcl ...
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
**WARN: (IMPOPT-3602):	The specified path group name tdgp_reg2reg_default is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for tdgp_reg2reg_default path_group
Slack adjustment of -0 applied on tdgp_reg2reg_default path_group
Slack adjustment of -0 applied on <default> path group
**WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for reg2reg path_group
Slack adjustment of -0 applied on reg2reg path_group
**WARN: (IMPOPT-3602):	The specified path group name reg2cgate is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for reg2cgate path_group
Slack adjustment of -0 applied on reg2cgate path_group
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
**WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Change floorplan default-technical-site to 'CoreSite'.
*Info: initialize multi-corner CTS.
Total number of combinational cells: 636
Total number of sequential cells: 304
Total number of tristate cells: 20
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 9
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX2LVT BUFX12LVT BUFX16LVT BUFX20LVT CLKBUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT CLKBUFX12LVT CLKBUFX16LVT CLKBUFX20LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT CLKBUFX8LVT
Total number of usable buffers: 32
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL CLKINVX1LVT CLKINVX2LVT CLKINVX12LVT CLKINVX16LVT CLKINVX20LVT CLKINVX4LVT CLKINVX3LVT CLKINVX6LVT CLKINVX8LVT INVX1LVT INVX2LVT INVX12LVT INVX16LVT INVX20LVT INVXLLVT INVX3LVT INVX4LVT INVX6LVT INVX8LVT
Total number of usable inverters: 38
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT
Total number of identified usable delay cells: 16
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
% Begin Load MMMC data post ... (date=04/24 13:52:20, mem=1178.1M)
% End Load MMMC data post ... (date=04/24 13:52:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1178.1M, current mem=1177.1M)
Reading floorplan file - /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/sparc_exu_alu.fp.gz (mem = 1485.2M).
% Begin Load floorplan data ... (date=04/24 13:52:20, mem=1176.2M)
*info: reset 3057 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 580000 528200)
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
There are 1772 members in group TOP.
 ... processed partition successfully.
Reading binary special route file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/sparc_exu_alu.fp.spr.gz (Created by Innovus v21.17-s075_1 on Wed Apr 24 13:30:25 2024, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1177.1M, current mem=1177.1M)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
% End Load floorplan data ... (date=04/24 13:52:21, total cpu=0:00:00.1, real=0:00:01.0, peak res=1179.4M, current mem=1179.4M)
Reading congestion map file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/sparc_exu_alu.route.congmap.gz ...
% Begin Load SymbolTable ... (date=04/24 13:52:21, mem=1179.6M)
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
% End Load SymbolTable ... (date=04/24 13:52:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1180.5M, current mem=1180.5M)
Loading place ...
% Begin Load placement data ... (date=04/24 13:52:21, mem=1180.5M)
Reading placement file - /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/sparc_exu_alu.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v21.17-s075_1 on Wed Apr 24 13:30:26 2024, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1490.2M) ***
Total net length = 8.860e+04 (6.394e+04 2.466e+04) (ext = 6.125e+04)
% End Load placement data ... (date=04/24 13:52:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1181.9M, current mem=1181.8M)
Reading PG file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/sparc_exu_alu.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on       Wed Apr 24 13:30:26 2024)
*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1487.2M) ***
Restoring CPF database ...
Total number of combinational cells: 636
Total number of sequential cells: 304
Total number of tristate cells: 20
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 9
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX2LVT BUFX12LVT BUFX16LVT BUFX20LVT CLKBUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT CLKBUFX12LVT CLKBUFX16LVT CLKBUFX20LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT CLKBUFX8LVT
Total number of usable buffers: 32
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL CLKINVX1LVT CLKINVX2LVT CLKINVX12LVT CLKINVX16LVT CLKINVX20LVT CLKINVX4LVT CLKINVX3LVT CLKINVX6LVT CLKINVX8LVT INVX1LVT INVX2LVT INVX12LVT INVX16LVT INVX20LVT INVXLLVT INVX3LVT INVX4LVT INVX6LVT INVX8LVT
Total number of usable inverters: 38
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT
Total number of identified usable delay cells: 16
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Verifying CPF level_shifter rules ...
Verifying CPF isolation rules ...
No isolation cell in libraries.
No level shifter cell in libraries.
restoreCpf: cpu=0:00:00.26 real=0:00:00.00
% Begin Load routing data ... (date=04/24 13:52:21, mem=1196.2M)
Reading routing file - /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/sparc_exu_alu.route.gz.
Reading Innovus routing data (Created by Innovus v21.17-s075_1 on Wed Apr 24 13:30:26 2024 Format: 20.1) ...
*** Total 2685 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1534.8M) ***
% End Load routing data ... (date=04/24 13:52:22, total cpu=0:00:00.0, real=0:00:01.0, peak res=1198.6M, current mem=1198.6M)
TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
Reading property file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/sparc_exu_alu.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1537.8M) ***
Set Default Input Pin Transition as 0.1 ps.
Loading preRoute extraction data from directory '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/extraction/' ...
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Loading preRoute extracted patterns from file '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/sparc_exu_alu.techData.gz' ...
Completed (cpu: 0:00:00.9 real: 0:00:01.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: AV_0100_wc_rc125_setup
    RC-Corner Name        : rc125
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/libs/mmmc/rc0/qrcTechFile'
 
 Analysis View: AV_0100_bc_rc0_hold
    RC-Corner Name        : rc0
    RC-Corner Index       : 1
    RC-Corner Temperature : 0 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/libs/mmmc/rc0/qrcTechFile'
Restored RC grid for preRoute extraction.
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
Start generating vias ..
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed.
% Begin Load power constraints ... (date=04/24 13:52:26, mem=1239.7M)
'set_default_switching_activity' finished successfully.
% End Load power constraints ... (date=04/24 13:52:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1246.1M, current mem=1246.1M)
AV_0100_wc_rc125_setup_dc AV_0100_bc_rc0_hold_dc AV_0100_wc_rc125_hold_dc
% Begin load AAE data ... (date=04/24 13:52:26, mem=1265.5M)
AAE DB initialization (MEM=1605.41 CPU=0:00:00.0 REAL=0:00:00.0) 
% End load AAE data ... (date=04/24 13:52:26, total cpu=0:00:00.6, real=0:00:00.0, peak res=1270.9M, current mem=1270.9M)
Total number of combinational cells: 636
Total number of sequential cells: 304
Total number of tristate cells: 20
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 9
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX2LVT BUFX12LVT BUFX16LVT BUFX20LVT CLKBUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT CLKBUFX12LVT CLKBUFX16LVT CLKBUFX20LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT CLKBUFX8LVT
Total number of usable buffers: 32
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL CLKINVX1LVT CLKINVX2LVT CLKINVX12LVT CLKINVX16LVT CLKINVX20LVT CLKINVX4LVT CLKINVX3LVT CLKINVX6LVT CLKINVX8LVT INVX1LVT INVX2LVT INVX12LVT INVX16LVT INVX20LVT INVXLLVT INVX3LVT INVX4LVT INVX6LVT INVX8LVT
Total number of usable inverters: 38
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT
Total number of identified usable delay cells: 16
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version . They will be removed in the next release. 
timing_enable_separate_device_slew_effect_sensitivities
#% End load design ... (date=04/24 13:52:26, total cpu=0:00:07.6, real=0:00:11.0, peak res=1296.0M, current mem=1271.3M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
WARNING   IMPSYT-4001          1  init_cpf_file '%s' specified along with ...
WARNING   IMPOPT-3602          3  The specified path group name %s is not ...
WARNING   NRIF-91              1  Option setNanoRouteMode -routeTopRouting...
WARNING   IMPCTE-107           1  The following globals have been obsolete...
WARNING   IMPPSP-1003          1  Found use of '%s'. This will continue to...
WARNING   TECHLIB-302         42  No function defined for cell '%s'. The c...
WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
*** Message Summary: 56 warning(s), 0 error(s)

<CMD> set_analysis_view -setup {AV_0100_wc_rc125_setup } -hold {AV_0100_bc_rc0_hold}
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'AV_0100_wc_rc125_hold' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Type 'man IMPCTE-104' for more detail.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Completed (cpu: 0:00:00.0 real: 0:00:00.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: AV_0100_wc_rc125_setup
    RC-Corner Name        : rc125
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/libs/mmmc/rc0/qrcTechFile'
 
 Analysis View: AV_0100_bc_rc0_hold
    RC-Corner Name        : rc0
    RC-Corner Index       : 1
    RC-Corner Temperature : 0 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/libs/mmmc/rc0/qrcTechFile'
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
Reading timing constraints file '/tmp/innovus_temp_195760_centauri.esat.kuleuven.be_wjiang_kzO02u/.mmmcAxtdSr/modes/0100_mode/0100_mode.sdc' ...
Current (total cpu=0:00:28.5, real=0:00:33.0, peak res=1299.6M, current mem=1279.5M)
sparc_exu_alu
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1292.1M, current mem=1292.1M)
Current (total cpu=0:00:28.6, real=0:00:33.0, peak res=1299.6M, current mem=1292.1M)
Reading latency file '/tmp/innovus_temp_195760_centauri.esat.kuleuven.be_wjiang_kzO02u/.mmmcAxtdSr/views/AV_0100_wc_rc125_setup/latency.sdc' ...
Reading latency file '/tmp/innovus_temp_195760_centauri.esat.kuleuven.be_wjiang_kzO02u/.mmmcAxtdSr/views/AV_0100_bc_rc0_hold/latency.sdc' ...
Current (total cpu=0:00:28.6, real=0:00:33.0, peak res=1299.6M, current mem=1292.1M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1293.9M, current mem=1293.9M)
Current (total cpu=0:00:28.7, real=0:00:33.0, peak res=1299.6M, current mem=1293.9M)
Current (total cpu=0:00:28.7, real=0:00:33.0, peak res=1299.6M, current mem=1293.9M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1295.8M, current mem=1295.8M)
Current (total cpu=0:00:28.7, real=0:00:33.0, peak res=1299.6M, current mem=1295.8M)
Total number of combinational cells: 636
Total number of sequential cells: 304
Total number of tristate cells: 20
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 9
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX2LVT BUFX12LVT BUFX16LVT BUFX20LVT CLKBUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT CLKBUFX12LVT CLKBUFX16LVT CLKBUFX20LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT CLKBUFX8LVT
Total number of usable buffers: 32
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL CLKINVX1LVT CLKINVX2LVT CLKINVX12LVT CLKINVX16LVT CLKINVX20LVT CLKINVX4LVT CLKINVX3LVT CLKINVX6LVT CLKINVX8LVT INVX1LVT INVX2LVT INVX12LVT INVX16LVT INVX20LVT INVXLLVT INVX3LVT INVX4LVT INVX6LVT INVX8LVT
Total number of usable inverters: 38
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT
Total number of identified usable delay cells: 16
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both -checkType setup
<CMD> set_timing_derate -early 0.925 -late 1.0 -delay_corner AV_0100_wc_rc125_setup_dc
<CMD> set_timing_derate -early 1.0 -late 1.12 -delay_corner AV_0100_bc_rc0_hold_dc
<CMD> getPlaceMode -doneQuickCTS -quiet
<CMD> add_ndr -name default_2x_space -spacing {Metal1 0.38 Metal2:Metal5 0.42 Metal6 0.84}
<CMD> create_route_type -name leaf_rule -non_default_rule default_2x_space -top_preferred_layer Metal4 -bottom_preferred_layer Metal2
<CMD> create_route_type -name trunk_rule -non_default_rule default_2x_space -top_preferred_layer Metal4 -bottom_preferred_layer Metal2 -shield_net VSS -shield_side both_side
<CMD> create_route_type -name top_rule -non_default_rule default_2x_space -top_preferred_layer Metal4 -bottom_preferred_layer Metal2 -shield_net VSS -shield_side both_side
<CMD> set_ccopt_property route_type -net_type leaf leaf_rule
<CMD> set_ccopt_property route_type -net_type trunk trunk_rule
<CMD> set_ccopt_property route_type -net_type top top_rule
<CMD> set_ccopt_property target_max_trans 0.100
<CMD> set_ccopt_property target_skew 0.150
<CMD> set_ccopt_property update_io_latency 0
<CMD> set_ccopt_property buffer_cells {CLKBUFX4 CLKBUFX8 CLKBUFX12}
<CMD> set_ccopt_property inverter_cells {CLKINVX4 CLKINVX8 CLKINVX12}
<CMD> create_ccopt_clock_tree_spec -views {AV_0100_wc_rc125_setup AV_0100_bc_rc0_hold } -file ../DesignDataIn/cts/ctsSpec_ccopt.tcl
Creating clock tree spec for modes (timing configs): 0100_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ../DesignDataIn/cts/ctsSpec_ccopt.tcl
<CMD> get_ccopt_clock_trees
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> set_ccopt_property cts_is_sdc_clock_root -pin rclk true
<CMD> create_ccopt_clock_tree -name RCLK -source rclk -no_skew_group
Extracting original clock gating for RCLK...
  clock_tree RCLK contains 192 sinks and 1 clock gates.
Extracting original clock gating for RCLK done.
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner AV_0100_wc_rc125_setup_dc -early -clock_tree RCLK 0.040
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner AV_0100_wc_rc125_setup_dc -late -clock_tree RCLK 0.040
<CMD> set_ccopt_property source_output_max_trans -delay_corner AV_0100_wc_rc125_setup_dc -early -clock_tree RCLK 0.200
<CMD> set_ccopt_property source_output_max_trans -delay_corner AV_0100_bc_rc0_hold_dc -early -clock_tree RCLK 0.200
<CMD> set_ccopt_property source_output_max_trans -delay_corner AV_0100_wc_rc125_setup_dc -late -clock_tree RCLK 0.200
<CMD> set_ccopt_property source_output_max_trans -delay_corner AV_0100_bc_rc0_hold_dc -late -clock_tree RCLK 0.200
<CMD> set_ccopt_property clock_period -pin rclk 4
<CMD> set_ccopt_property timing_connectivity_info {}
<CMD> create_ccopt_skew_group -name RCLK/0100_mode -sources rclk -auto_sinks
The skew group RCLK/0100_mode was created. It contains 192 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group RCLK/0100_mode true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group RCLK/0100_mode RCLK
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group RCLK/0100_mode 0100_mode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group RCLK/0100_mode {AV_0100_wc_rc125_setup_dc AV_0100_bc_rc0_hold_dc}
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> ccopt_design
#% Begin ccopt_design (date=04/24 13:52:28, mem=1342.5M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:00:29.3/0:00:33.0 (0.9), mem = 1681.4M
Runtime...
**INFO: User's settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          25.5
setNanoRouteMode -routeTopRoutingLayer         4
setDesignMode -process                         45
setDesignMode -topRoutingLayer                 Metal4
setExtractRCMode -coupling_c_th                0.1
setExtractRCMode -engine                       preRoute
setExtractRCMode -relative_c_th                1
setExtractRCMode -total_c_th                   0
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setOptMode -activeHoldViews                    { AV_0100_bc_rc0_hold }
setOptMode -activeSetupViews                   { AV_0100_wc_rc125_setup }
setOptMode -autoSetupViews                     { AV_0100_wc_rc125_setup}
setOptMode -autoTDGRSetupViews                 { AV_0100_wc_rc125_setup}
setOptMode -drcMargin                          0
setOptMode -fixDrc                             true
setOptMode -optimizeFF                         true
setOptMode -preserveAllSequential              true
setOptMode -setupTargetSlack                   0
setRouteMode -earlyGlobalMaxRouteLayer         4

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...

Begin checking placement ... (start mem=1681.4M, init mem=1829.2M)
*info: Placed = 2206          
*info: Unplaced = 0           
Placement Density:9.68%(4533/46803)
Placement Density (including fixed std cells):9.68%(4533/46803)
PowerDomain Density <TOP>:9.68%(4533/46803)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1829.2M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.3 real=0:00:00.3)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.3 real=0:00:00.3)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.3 real=0:00:00.3)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:29.7/0:00:33.4 (0.9), mem = 1829.2M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 192 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 192 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1829.16 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 14848 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 14848
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2544 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2544
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2544 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 9.244260e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         3( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         4( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   7324 
[NR-eGR]  Metal2   (2V)         18783  11493 
[NR-eGR]  Metal3   (3H)         66481   1097 
[NR-eGR]  Metal4   (4V)         10111      0 
[NR-eGR]  Metal5   (5H)             0      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        95375  19914 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 88603um
[NR-eGR] Total length: 95375um, number of vias: 19914
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1028um, number of vias: 594
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1832.22 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.2)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
Estimated cell power/ground rail width = 0.160 um
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.2)
Validating CTS configuration...
CCOpt power management detected and enabled.
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    buffer_cells is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    inverter_cells is set for at least one object
    route_type is set for at least one object
    source_output_max_trans is set for at least one object
    target_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
    target_skew is set for at least one object
    update_io_latency: 0 (default: true)
  No private non-default CCOpt properties
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Route type trimming info:
  No route type modifications were made.
AAE DB initialization (MEM=1851.78 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: Cdb files are: 
 	/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/libs/mmmc/slow.cdb
	/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/libs/mmmc/fast.cdb
 
**WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPCCOPT-1041):	The source_output_max_trans is set for clock_tree RCLK, but source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.250.
Type 'man IMPCCOPT-1041' for more detail.
Clock tree balancer configuration for clock_tree RCLK:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): leaf_rule (default: default)
    route_type (top): top_rule (default: default)
    route_type (trunk): trunk_rule (default: default)
  No private non-default CCOpt properties
For power domain TOP:
  Buffers:     CLKBUFX12 CLKBUFX8 CLKBUFX4 
  Inverters:   CLKINVX12 CLKINVX8 CLKINVX4 
  Clock gates: TLATNCAX20LVT TLATNCAX16LVT TLATNCAX20 TLATNCAX12LVT TLATNCAX16 TLATNCAX8LVT TLATNCAX12 TLATNCAX6LVT TLATNCAX8 TLATNCAX6 TLATNCAX4LVT TLATNCAX3LVT TLATNCAX4 TLATNCAX3 TLATNCAX2LVT TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain TOP: 46802.700um^2
Top Routing info:
  Route-type name: top_rule; Top/bottom preferred layer name: Metal4/Metal2; 
  Non-default rule name: default_2x_space; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: trunk_rule; Top/bottom preferred layer name: Metal4/Metal2; 
  Non-default rule name: default_2x_space; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: leaf_rule; Top/bottom preferred layer name: Metal4/Metal2; 
  Non-default rule name: default_2x_space; Unshielded; Mask Constraint: 0; Source: route_type.
For timing_corner AV_0100_wc_rc125_setup_dc:setup, late and power domain TOP:
  Slew time target (leaf):    0.100ns
  Slew time target (trunk):   0.100ns
  Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.101ns
  Buffer max distance: 318.723um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX12, fastest_considered_half_corner=AV_0100_wc_rc125_setup_dc:setup.late, optimalDrivingDistance=318.723um, saturatedSlew=0.096ns, speed=2120.579um per ns, cellArea=16.095um^2 per 1000um}
  Inverter  : {lib_cell:CLKINVX12, fastest_considered_half_corner=AV_0100_wc_rc125_setup_dc:setup.late, optimalDrivingDistance=257.931um, saturatedSlew=0.093ns, speed=3113.229um per ns, cellArea=15.911um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20LVT, fastest_considered_half_corner=AV_0100_wc_rc125_setup_dc:setup.late, optimalDrivingDistance=800.000um, saturatedSlew=0.096ns, speed=3040.669um per ns, cellArea=18.810um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20LVT, fastest_considered_half_corner=AV_0100_wc_rc125_setup_dc:setup.late, optimalDrivingDistance=800.816um, saturatedSlew=0.096ns, speed=3043.771um per ns, cellArea=17.083um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group RCLK/0100_mode:
  Sources:                     pin rclk
  Total number of sinks:       192
  Delay constrained sinks:     192
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner AV_0100_wc_rc125_setup_dc:setup.late:
  Skew target:                 0.150ns
Primary reporting skew groups are:
skew_group RCLK/0100_mode with 192 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=1, dcg=0, l=0, total=1
  sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=6.156um^2, dcg=0.000um^2, l=0.000um^2, total=6.156um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.530um, total=163.530um
Clock DAG library cell distribution initial state {count}:
   ICGs: TLATNCAX4: 1 

Distribution of half-perimeter wire length by ICG depth:

---------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
---------------------------------------------------------------------------
   0          0         1      [min=164, max=164, avg=164, sd=0, total=164]
   0          1         1      [min=247, max=247, avg=247, sd=0, total=247]
---------------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:01.9 real=0:00:02.0)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.3 real=0:00:02.4)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Library trimming clock gates in power domain TOP and half-corner AV_0100_wc_rc125_setup_dc:setup.late removed 7 of 16 cells
  Original list had 16 cells:
  TLATNCAX20LVT TLATNCAX16LVT TLATNCAX20 TLATNCAX12LVT TLATNCAX16 TLATNCAX8LVT TLATNCAX12 TLATNCAX6LVT TLATNCAX8 TLATNCAX6 TLATNCAX4LVT TLATNCAX3LVT TLATNCAX4 TLATNCAX2LVT TLATNCAX3 TLATNCAX2 
  New trimmed list has 9 cells:
  TLATNCAX20LVT TLATNCAX16LVT TLATNCAX12LVT TLATNCAX8LVT TLATNCAX6LVT TLATNCAX4LVT TLATNCAX3LVT TLATNCAX2LVT TLATNCAX2 
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=1, dcg=0, l=0, total=1
      sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=6.156um^2, dcg=0.000um^2, l=0.000um^2, total=6.156um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.530um, total=163.530um
    Clock DAG library cell distribution before merging {count}:
       ICGs: TLATNCAX4: 1 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Clock gate merging summary:
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              1
    Globally unique enables                        1
    Potentially mergeable clock gates              0
    Actually merged clock gates                    0
    ----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                   1
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=1, dcg=0, l=0, total=1
      sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=13.680um^2, dcg=0.000um^2, l=0.000um^2, total=13.680um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.530um, total=163.530um
    Clock DAG library cell distribution before clustering {count}:
       ICGs: TLATNCAX20LVT: 1 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree RCLK...
          Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late...
          Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clustering clock_tree RCLK done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=5, i=0, icg=1, dcg=0, l=0, total=6
      sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
      misc counts      : r=1, pp=0
      cell areas       : b=25.650um^2, i=0.000um^2, icg=13.680um^2, dcg=0.000um^2, l=0.000um^2, total=39.330um^2
      hp wire lengths  : top=0.000um, trunk=142.750um, leaf=450.040um, total=592.790um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX12: 5 
       ICGs: TLATNCAX20LVT: 1 
    Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:00:32.4 mem=1971.2M) ***
Total net bbox length = 8.882e+04 (6.407e+04 2.476e+04) (ext = 5.279e+04)
Move report: Detail placement moves 21 insts, mean move: 1.57 um, max move: 3.42 um 
	Max move on inst (CTS_ccl_a_buf_00004): (72.40, 136.04) --> (72.40, 132.62)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1943.3MB
Summary Report:
Instances move: 21 (out of 2211 movable)
Instances flipped: 0
Mean displacement: 1.57 um
Max displacement: 3.42 um (Instance: CTS_ccl_a_buf_00004) (72.4, 136.04) -> (72.4, 132.62)
	Length: 15 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX12
Total net bbox length = 8.884e+04 (6.407e+04 2.477e+04) (ext = 5.279e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1943.3MB
*** Finished refinePlace (0:00:32.5 mem=1943.3M) ***
    ClockRefiner summary
    All clock instances: Moved 8, flipped 5 and cell swapped 0 (out of a total of 198).
    The largest move was 3.42 um for CTS_ccl_a_buf_00004.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late...
    Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [2.8,3.11)              1
    [3.11,3.42)             1
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired             Achieved            Node
                     location            location            
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------
        3.42         (72.400,136.040)    (72.400,132.620)    CTS_ccl_a_buf_00004 (a lib_cell CLKBUFX12) at (72.400,132.620), in power domain TOP
        2.8          (30.000,199.310)    (32.800,199.310)    CTS_ccl_a_buf_00005 (a lib_cell CLKBUFX12) at (32.800,199.310), in power domain TOP
        0            (96.677,130.262)    (96.677,130.262)    CTS_ccl_a_buf_00003 (a lib_cell CLKBUFX12) at (95.600,129.200), in power domain TOP
        0            (73.478,137.102)    (73.478,137.102)    CTS_ccl_a_buf_00002 (a lib_cell CLKBUFX12) at (72.400,136.040), in power domain TOP
        0            (73.278,126.842)    (73.278,126.842)    CTS_ccl_a_buf_00001 (a lib_cell CLKBUFX12) at (72.200,125.780), in power domain TOP
        0            (97.915,123.193)    (97.915,123.193)    cell RC_CG_HIER_INST0/RC_CGIC_INST (a lib_cell TLATNCAX20LVT) at (91.800,122.360), in power domain TOP
        0            (73.478,133.683)    (73.478,133.683)    CTS_ccl_a_buf_00004 (a lib_cell CLKBUFX12) at (72.400,132.620), in power domain TOP
        0            (33.877,199.958)    (33.877,199.958)    CTS_ccl_a_buf_00005 (a lib_cell CLKBUFX12) at (32.800,199.310), in power domain TOP
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.4 real=0:00:00.4)
    Clock DAG stats after 'Clustering':
      cell counts      : b=5, i=0, icg=1, dcg=0, l=0, total=6
      sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
      misc counts      : r=1, pp=0
      cell areas       : b=25.650um^2, i=0.000um^2, icg=13.680um^2, dcg=0.000um^2, l=0.000um^2, total=39.330um^2
      cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.093pF, total=0.109pF
      wire lengths     : top=0.000um, trunk=185.044um, leaf=971.737um, total=1156.781um
      hp wire lengths  : top=0.000um, trunk=143.370um, leaf=449.515um, total=592.885um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.100ns count=3 avg=0.096ns sd=0.090ns min=0.039ns max=0.200ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=4 avg=0.078ns sd=0.007ns min=0.067ns max=0.082ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX12: 5 
       ICGs: TLATNCAX20LVT: 1 
    Primary reporting skew groups after 'Clustering':
      skew_group RCLK/0100_mode: insertion delay [min=0.390, max=0.495, avg=0.425, sd=0.049], skew [0.105 vs 0.150], 100% {0.390, 0.495} (wid=0.002 ws=0.001) (gid=0.493 gs=0.105)
    Skew group summary after 'Clustering':
      skew_group RCLK/0100_mode: insertion delay [min=0.390, max=0.495, avg=0.425, sd=0.049], skew [0.105 vs 0.150], 100% {0.390, 0.495} (wid=0.002 ws=0.001) (gid=0.493 gs=0.105)
    Legalizer API calls during this step: 75 succeeded with high effort: 75 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.5 real=0:00:00.5)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         7 (unrouted=7, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  3451 (unrouted=910, trialRouted=2541, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=909, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 7 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 7 nets for routing of which 7 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 7 all nets
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 10100 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 10100
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2549 nets ( ignored 2542 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 7 clock nets ( 7 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: default_2x_space  Nets: 3
[NR-eGR] Rule id: 1  Rule name: default_2x_space  Nets: 4
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 7 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.173060e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   7333 
[NR-eGR]  Metal2   (2V)         18584  11397 
[NR-eGR]  Metal3   (3H)         66517   1164 
[NR-eGR]  Metal4   (4V)         10302      0 
[NR-eGR]  Metal5   (5H)             0      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        95403  19894 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 88836um
[NR-eGR] Total length: 95403um, number of vias: 19894
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1208um, number of vias: 578
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   204 
[NR-eGR]  Metal2   (2V)           314   296 
[NR-eGR]  Metal3   (3H)           628    78 
[NR-eGR]  Metal4   (4V)           266     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         1208   578 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 630um
[NR-eGR] Total length: 1208um, number of vias: 578
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1208um, number of vias: 578
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1957.50 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR only done.
Net route status summary:
  Clock:         7 (unrouted=0, trialRouted=0, noStatus=0, routed=7, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  3451 (unrouted=910, trialRouted=2541, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=909, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:00:32.9/0:00:36.7 (0.9), mem = 1957.5M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 14848 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 14848
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 7  Num Prerouted Wires = 751
[NR-eGR] Read 2549 nets ( ignored 7 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 2  Nets: 2542
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2542 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.27% H + 0.01% V. EstWL: 9.152604e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         5( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)        48( 0.18%)         2( 0.01%)   ( 0.19%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        53( 0.07%)         2( 0.00%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.19% H + 0.01% V
Early Global Route congestion estimation runtime: 0.10 seconds, mem = 1959.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   7334 
[NR-eGR]  Metal2   (2V)         18103  11308 
[NR-eGR]  Metal3   (3H)         66647   1303 
[NR-eGR]  Metal4   (4V)         10862      0 
[NR-eGR]  Metal5   (5H)             0      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        95612  19945 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 88836um
[NR-eGR] Total length: 95612um, number of vias: 19945
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.08 seconds, mem = 1959.6M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.1), totSession cpu/real = 0:00:33.1/0:00:36.9 (0.9), mem = 1959.6M
    Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.5 real=0:00:00.5)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'sparc_exu_alu' of instances=2211 and nets=3458 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sparc_exu_alu.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1959.570M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late...
  Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=5, i=0, icg=1, dcg=0, l=0, total=6
    sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
    misc counts      : r=1, pp=0
    cell areas       : b=25.650um^2, i=0.000um^2, icg=13.680um^2, dcg=0.000um^2, l=0.000um^2, total=39.330um^2
    cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
    sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.093pF, total=0.110pF
    wire lengths     : top=0.000um, trunk=185.044um, leaf=971.737um, total=1156.781um
    hp wire lengths  : top=0.000um, trunk=143.370um, leaf=449.515um, total=592.885um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.100ns count=3 avg=0.096ns sd=0.090ns min=0.039ns max=0.200ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=4 avg=0.078ns sd=0.007ns min=0.067ns max=0.082ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX12: 5 
     ICGs: TLATNCAX20LVT: 1 
  Primary reporting skew groups after clustering cong repair call:
    skew_group RCLK/0100_mode: insertion delay [min=0.389, max=0.494, avg=0.424, sd=0.049], skew [0.106 vs 0.150], 100% {0.389, 0.494} (wid=0.002 ws=0.001) (gid=0.493 gs=0.105)
  Skew group summary after clustering cong repair call:
    skew_group RCLK/0100_mode: insertion delay [min=0.389, max=0.494, avg=0.424, sd=0.049], skew [0.106 vs 0.150], 100% {0.389, 0.494} (wid=0.002 ws=0.001) (gid=0.493 gs=0.105)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Clustering done. (took cpu=0:00:01.1 real=0:00:01.1)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% .**WARN: (IMPCCOPT-2340):	Unfixable transition violation found at RCLK. The SDC-specified input transition 0.200ns is greater than the transition target of 0.100ns in corner AV_0100_wc_rc125_setup_dc:setup.late.
**WARN: (IMPCCOPT-2340):	Unfixable transition violation found at RCLK. The SDC-specified input transition 0.200ns is greater than the transition target of 0.100ns in corner AV_0100_wc_rc125_setup_dc:setup.late.
..100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=5, i=0, icg=1, dcg=0, l=0, total=6
      sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
      misc counts      : r=1, pp=0
      cell areas       : b=25.650um^2, i=0.000um^2, icg=13.680um^2, dcg=0.000um^2, l=0.000um^2, total=39.330um^2
      cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.093pF, total=0.110pF
      wire lengths     : top=0.000um, trunk=185.044um, leaf=971.737um, total=1156.781um
      hp wire lengths  : top=0.000um, trunk=146.170um, leaf=449.515um, total=595.685um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.100ns count=3 avg=0.096ns sd=0.090ns min=0.039ns max=0.200ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=4 avg=0.078ns sd=0.007ns min=0.067ns max=0.082ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX12: 5 
       ICGs: TLATNCAX20LVT: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group RCLK/0100_mode: insertion delay [min=0.389, max=0.495], skew [0.106 vs 0.150]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group RCLK/0100_mode: insertion delay [min=0.389, max=0.495], skew [0.106 vs 0.150]
    Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=5, i=0, icg=1, dcg=0, l=0, total=6
      sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
      misc counts      : r=1, pp=0
      cell areas       : b=25.650um^2, i=0.000um^2, icg=13.680um^2, dcg=0.000um^2, l=0.000um^2, total=39.330um^2
      cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.093pF, total=0.110pF
      wire lengths     : top=0.000um, trunk=185.044um, leaf=971.737um, total=1156.781um
      hp wire lengths  : top=0.000um, trunk=146.170um, leaf=449.515um, total=595.685um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.100ns count=3 avg=0.096ns sd=0.090ns min=0.039ns max=0.200ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=4 avg=0.078ns sd=0.007ns min=0.067ns max=0.082ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX12: 5 
       ICGs: TLATNCAX20LVT: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group RCLK/0100_mode: insertion delay [min=0.389, max=0.495, avg=0.425, sd=0.049], skew [0.106 vs 0.150], 100% {0.389, 0.495} (wid=0.002 ws=0.001) (gid=0.493 gs=0.105)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group RCLK/0100_mode: insertion delay [min=0.389, max=0.495, avg=0.425, sd=0.049], skew [0.106 vs 0.150], 100% {0.389, 0.495} (wid=0.002 ws=0.001) (gid=0.493 gs=0.105)
    Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=5, i=0, icg=1, dcg=0, l=0, total=6
      sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
      misc counts      : r=1, pp=0
      cell areas       : b=25.650um^2, i=0.000um^2, icg=13.680um^2, dcg=0.000um^2, l=0.000um^2, total=39.330um^2
      cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.093pF, total=0.110pF
      wire lengths     : top=0.000um, trunk=185.044um, leaf=971.737um, total=1156.781um
      hp wire lengths  : top=0.000um, trunk=146.170um, leaf=449.515um, total=595.685um
    Clock DAG net violations after 'Removing unnecessary root buffering':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.100ns count=3 avg=0.096ns sd=0.090ns min=0.039ns max=0.200ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=4 avg=0.078ns sd=0.007ns min=0.067ns max=0.082ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX12: 5 
       ICGs: TLATNCAX20LVT: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group RCLK/0100_mode: insertion delay [min=0.389, max=0.495], skew [0.106 vs 0.150]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group RCLK/0100_mode: insertion delay [min=0.389, max=0.495], skew [0.106 vs 0.150]
    Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=5, i=0, icg=1, dcg=0, l=0, total=6
      sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
      misc counts      : r=1, pp=0
      cell areas       : b=25.650um^2, i=0.000um^2, icg=13.680um^2, dcg=0.000um^2, l=0.000um^2, total=39.330um^2
      cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.093pF, total=0.110pF
      wire lengths     : top=0.000um, trunk=185.044um, leaf=971.737um, total=1156.781um
      hp wire lengths  : top=0.000um, trunk=146.170um, leaf=449.515um, total=595.685um
    Clock DAG net violations after 'Removing unconstrained drivers':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.100ns count=3 avg=0.096ns sd=0.090ns min=0.039ns max=0.200ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=4 avg=0.078ns sd=0.007ns min=0.067ns max=0.082ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX12: 5 
       ICGs: TLATNCAX20LVT: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group RCLK/0100_mode: insertion delay [min=0.389, max=0.495], skew [0.106 vs 0.150]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group RCLK/0100_mode: insertion delay [min=0.389, max=0.495], skew [0.106 vs 0.150]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=5, i=0, icg=1, dcg=0, l=0, total=6
      sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
      misc counts      : r=1, pp=0
      cell areas       : b=25.650um^2, i=0.000um^2, icg=13.680um^2, dcg=0.000um^2, l=0.000um^2, total=39.330um^2
      cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.093pF, total=0.110pF
      wire lengths     : top=0.000um, trunk=185.044um, leaf=971.737um, total=1156.781um
      hp wire lengths  : top=0.000um, trunk=146.170um, leaf=449.515um, total=595.685um
    Clock DAG net violations after 'Reducing insertion delay 1':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.100ns count=3 avg=0.096ns sd=0.090ns min=0.039ns max=0.200ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=4 avg=0.078ns sd=0.007ns min=0.067ns max=0.082ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX12: 5 
       ICGs: TLATNCAX20LVT: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group RCLK/0100_mode: insertion delay [min=0.389, max=0.495], skew [0.106 vs 0.150]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group RCLK/0100_mode: insertion delay [min=0.389, max=0.495], skew [0.106 vs 0.150]
    Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
      sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
      misc counts      : r=1, pp=0
      cell areas       : b=20.520um^2, i=0.000um^2, icg=13.680um^2, dcg=0.000um^2, l=0.000um^2, total=34.200um^2
      cell capacitance : b=0.005pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.093pF, total=0.109pF
      wire lengths     : top=0.000um, trunk=176.630um, leaf=967.322um, total=1143.952um
      hp wire lengths  : top=0.000um, trunk=139.150um, leaf=451.700um, total=590.850um
    Clock DAG net violations after 'Removing longest path buffering':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.100ns count=2 avg=0.131ns sd=0.097ns min=0.062ns max=0.200ns {0 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=4 avg=0.078ns sd=0.007ns min=0.067ns max=0.082ns {0 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX12: 4 
       ICGs: TLATNCAX20LVT: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group RCLK/0100_mode: insertion delay [min=0.307, max=0.410], skew [0.103 vs 0.150]
    Skew group summary after 'Removing longest path buffering':
      skew_group RCLK/0100_mode: insertion delay [min=0.307, max=0.410], skew [0.103 vs 0.150]
    Legalizer API calls during this step: 34 succeeded with high effort: 34 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
      sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
      misc counts      : r=1, pp=0
      cell areas       : b=20.520um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=30.096um^2
      cell capacitance : b=0.005pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.017pF, leaf=0.090pF, total=0.107pF
      wire lengths     : top=0.000um, trunk=190.555um, leaf=934.832um, total=1125.387um
      hp wire lengths  : top=0.000um, trunk=30.550um, leaf=451.700um, total=482.250um
    Clock DAG net violations after 'Reducing insertion delay 2':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.100ns count=2 avg=0.120ns sd=0.113ns min=0.040ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=4 avg=0.082ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX12: 4 
       ICGs: TLATNCAX12LVT: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group RCLK/0100_mode: insertion delay [min=0.290, max=0.383, avg=0.321, sd=0.043], skew [0.093 vs 0.150], 100% {0.290, 0.383} (wid=0.003 ws=0.002) (gid=0.380 gs=0.091)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group RCLK/0100_mode: insertion delay [min=0.290, max=0.383, avg=0.321, sd=0.043], skew [0.093 vs 0.150], 100% {0.290, 0.383} (wid=0.003 ws=0.002) (gid=0.380 gs=0.091)
    Legalizer API calls during this step: 89 succeeded with high effort: 89 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.5 real=0:00:00.5)
  CCOpt::Phase::Construction done. (took cpu=0:00:01.6 real=0:00:01.6)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
      sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
      misc counts      : r=1, pp=0
      cell areas       : b=20.520um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=30.096um^2
      cell capacitance : b=0.005pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.090pF, total=0.106pF
      wire lengths     : top=0.000um, trunk=172.370um, leaf=934.832um, total=1107.202um
      hp wire lengths  : top=0.000um, trunk=30.550um, leaf=451.700um, total=482.250um
    Clock DAG net violations after 'Improving clock tree routing':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.100ns count=2 avg=0.120ns sd=0.113ns min=0.040ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=4 avg=0.082ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX12: 4 
       ICGs: TLATNCAX12LVT: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group RCLK/0100_mode: insertion delay [min=0.291, max=0.383], skew [0.093 vs 0.150]
    Skew group summary after 'Improving clock tree routing':
      skew_group RCLK/0100_mode: insertion delay [min=0.291, max=0.383], skew [0.093 vs 0.150]
    Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
      sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
      misc counts      : r=1, pp=0
      cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.090pF, total=0.106pF
      wire lengths     : top=0.000um, trunk=172.310um, leaf=934.832um, total=1107.142um
      hp wire lengths  : top=0.000um, trunk=30.550um, leaf=451.700um, total=482.250um
    Clock DAG net violations after reducing clock tree power 1 iteration 1:
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.046ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
       ICGs: TLATNCAX12LVT: 1 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388], skew [0.092 vs 0.150]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388], skew [0.092 vs 0.150]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
      sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
      misc counts      : r=1, pp=0
      cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.090pF, total=0.106pF
      wire lengths     : top=0.000um, trunk=172.310um, leaf=934.832um, total=1107.142um
      hp wire lengths  : top=0.000um, trunk=30.550um, leaf=451.700um, total=482.250um
    Clock DAG net violations after 'Reducing clock tree power 1':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.046ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
       ICGs: TLATNCAX12LVT: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388], skew [0.092 vs 0.150]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388], skew [0.092 vs 0.150]
    Legalizer API calls during this step: 23 succeeded with high effort: 23 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
      sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
      misc counts      : r=1, pp=0
      cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.090pF, total=0.106pF
      wire lengths     : top=0.000um, trunk=172.310um, leaf=934.832um, total=1107.142um
      hp wire lengths  : top=0.000um, trunk=30.550um, leaf=451.700um, total=482.250um
    Clock DAG net violations after 'Reducing clock tree power 2':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.046ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
       ICGs: TLATNCAX12LVT: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388, avg=0.327, sd=0.043], skew [0.092 vs 0.150], 100% {0.296, 0.388} (wid=0.003 ws=0.002) (gid=0.385 gs=0.090)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388, avg=0.327, sd=0.043], skew [0.092 vs 0.150], 100% {0.296, 0.388} (wid=0.003 ws=0.002) (gid=0.385 gs=0.090)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 7 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
          sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
          misc counts      : r=1, pp=0
          cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
          cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
          sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.090pF, total=0.106pF
          wire lengths     : top=0.000um, trunk=172.310um, leaf=934.832um, total=1107.142um
          hp wire lengths  : top=0.000um, trunk=30.550um, leaf=451.700um, total=482.250um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew':
          Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.046ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
          Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
           ICGs: TLATNCAX12LVT: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
          sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
          misc counts      : r=1, pp=0
          cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
          cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
          sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.090pF, total=0.106pF
          wire lengths     : top=0.000um, trunk=172.310um, leaf=934.832um, total=1107.142um
          hp wire lengths  : top=0.000um, trunk=30.550um, leaf=451.700um, total=482.250um
        Clock DAG net violations after 'Approximately balancing fragments bottom up':
          Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.046ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
          Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
           ICGs: TLATNCAX12LVT: 1 
        Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
          sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
          misc counts      : r=1, pp=0
          cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
          cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
          sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.090pF, total=0.106pF
          wire lengths     : top=0.000um, trunk=172.310um, leaf=934.832um, total=1107.142um
          hp wire lengths  : top=0.000um, trunk=30.550um, leaf=451.700um, total=482.250um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
          Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.046ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
          Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
           ICGs: TLATNCAX12LVT: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
      sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
      misc counts      : r=1, pp=0
      cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.090pF, total=0.106pF
      wire lengths     : top=0.000um, trunk=172.310um, leaf=934.832um, total=1107.142um
      hp wire lengths  : top=0.000um, trunk=30.550um, leaf=451.700um, total=482.250um
    Clock DAG net violations after 'Approximately balancing fragments step':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.046ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
       ICGs: TLATNCAX12LVT: 1 
    Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
    sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
    misc counts      : r=1, pp=0
    cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
    cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
    sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.090pF, total=0.106pF
    wire lengths     : top=0.000um, trunk=172.310um, leaf=934.832um, total=1107.142um
    hp wire lengths  : top=0.000um, trunk=30.550um, leaf=451.700um, total=482.250um
  Clock DAG net violations after Approximately balancing fragments:
    Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.046ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
     ICGs: TLATNCAX12LVT: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388], skew [0.092 vs 0.150]
  Skew group summary after Approximately balancing fragments:
    skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388], skew [0.092 vs 0.150]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
      sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
      misc counts      : r=1, pp=0
      cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.090pF, total=0.106pF
      wire lengths     : top=0.000um, trunk=172.310um, leaf=934.832um, total=1107.142um
      hp wire lengths  : top=0.000um, trunk=30.550um, leaf=451.700um, total=482.250um
    Clock DAG net violations after 'Improving fragments clock skew':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.046ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
       ICGs: TLATNCAX12LVT: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388], skew [0.092 vs 0.150]
    Skew group summary after 'Improving fragments clock skew':
      skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388], skew [0.092 vs 0.150]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
          sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
          misc counts      : r=1, pp=0
          cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
          cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
          sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.090pF, total=0.106pF
          wire lengths     : top=0.000um, trunk=172.310um, leaf=934.832um, total=1107.142um
          hp wire lengths  : top=0.000um, trunk=30.550um, leaf=451.700um, total=482.250um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
          Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.046ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
          Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
           ICGs: TLATNCAX12LVT: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
      sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
      misc counts      : r=1, pp=0
      cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.090pF, total=0.106pF
      wire lengths     : top=0.000um, trunk=172.310um, leaf=934.832um, total=1107.142um
      hp wire lengths  : top=0.000um, trunk=30.550um, leaf=451.700um, total=482.250um
    Clock DAG net violations after 'Approximately balancing step':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.046ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
       ICGs: TLATNCAX12LVT: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388], skew [0.092 vs 0.150]
    Skew group summary after 'Approximately balancing step':
      skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388], skew [0.092 vs 0.150]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
      sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
      misc counts      : r=1, pp=0
      cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.090pF, total=0.106pF
      wire lengths     : top=0.000um, trunk=172.310um, leaf=934.832um, total=1107.142um
      hp wire lengths  : top=0.000um, trunk=30.550um, leaf=451.700um, total=482.250um
    Clock DAG net violations after 'Fixing clock tree overload':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.046ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
       ICGs: TLATNCAX12LVT: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388], skew [0.092 vs 0.150]
    Skew group summary after 'Fixing clock tree overload':
      skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388], skew [0.092 vs 0.150]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
      sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
      misc counts      : r=1, pp=0
      cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.090pF, total=0.106pF
      wire lengths     : top=0.000um, trunk=172.310um, leaf=934.832um, total=1107.142um
      hp wire lengths  : top=0.000um, trunk=30.550um, leaf=451.700um, total=482.250um
    Clock DAG net violations after 'Approximately balancing paths':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.046ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
       ICGs: TLATNCAX12LVT: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388, avg=0.327, sd=0.043], skew [0.092 vs 0.150], 100% {0.296, 0.388} (wid=0.003 ws=0.002) (gid=0.385 gs=0.090)
    Skew group summary after 'Approximately balancing paths':
      skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388, avg=0.327, sd=0.043], skew [0.092 vs 0.150], 100% {0.296, 0.388} (wid=0.003 ws=0.002) (gid=0.385 gs=0.090)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late...
  Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
    sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
    misc counts      : r=1, pp=0
    cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
    cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
    sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.090pF, total=0.106pF
    wire lengths     : top=0.000um, trunk=172.310um, leaf=934.832um, total=1107.142um
    hp wire lengths  : top=0.000um, trunk=30.550um, leaf=451.700um, total=482.250um
  Clock DAG net violations before polishing:
    Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.046ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
     ICGs: TLATNCAX12LVT: 1 
  Primary reporting skew groups before polishing:
    skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388], skew [0.092 vs 0.150]
  Skew group summary before polishing:
    skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388], skew [0.092 vs 0.150]
  Merging balancing drivers for power...
    Tried: 7 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
      sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
      misc counts      : r=1, pp=0
      cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.090pF, total=0.106pF
      wire lengths     : top=0.000um, trunk=172.310um, leaf=934.832um, total=1107.142um
      hp wire lengths  : top=0.000um, trunk=30.550um, leaf=451.700um, total=482.250um
    Clock DAG net violations after 'Merging balancing drivers for power':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.046ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
       ICGs: TLATNCAX12LVT: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388], skew [0.092 vs 0.150]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388], skew [0.092 vs 0.150]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
      sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
      misc counts      : r=1, pp=0
      cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.090pF, total=0.106pF
      wire lengths     : top=0.000um, trunk=172.310um, leaf=934.832um, total=1107.142um
      hp wire lengths  : top=0.000um, trunk=30.550um, leaf=451.700um, total=482.250um
    Clock DAG net violations after 'Improving clock skew':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.100ns count=2 avg=0.123ns sd=0.109ns min=0.046ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
       ICGs: TLATNCAX12LVT: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388, avg=0.327, sd=0.043], skew [0.092 vs 0.150], 100% {0.296, 0.388} (wid=0.003 ws=0.002) (gid=0.385 gs=0.091)
    Skew group summary after 'Improving clock skew':
      skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388, avg=0.327, sd=0.043], skew [0.092 vs 0.150], 100% {0.296, 0.388} (wid=0.003 ws=0.002) (gid=0.385 gs=0.091)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 65 succeeded with high effort: 65 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 30 succeeded with high effort: 30 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 65 succeeded with high effort: 65 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
      sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
      misc counts      : r=1, pp=0
      cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.090pF, total=0.105pF
      wire lengths     : top=0.000um, trunk=165.640um, leaf=937.357um, total=1102.997um
      hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.100ns count=2 avg=0.123ns sd=0.108ns min=0.047ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
       ICGs: TLATNCAX12LVT: 1 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388, avg=0.327, sd=0.043], skew [0.092 vs 0.150], 100% {0.296, 0.388} (wid=0.003 ws=0.002) (gid=0.385 gs=0.091)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388, avg=0.327, sd=0.043], skew [0.092 vs 0.150], 100% {0.296, 0.388} (wid=0.003 ws=0.002) (gid=0.385 gs=0.091)
    Legalizer API calls during this step: 192 succeeded with high effort: 192 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.2 real=0:00:00.3)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.047pF fall=0.041pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
      sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
      misc counts      : r=1, pp=0
      cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.090pF, total=0.105pF
      wire lengths     : top=0.000um, trunk=165.640um, leaf=937.357um, total=1102.997um
      hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.100ns count=2 avg=0.123ns sd=0.108ns min=0.047ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
       ICGs: TLATNCAX12LVT: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388, avg=0.327, sd=0.043], skew [0.092 vs 0.150], 100% {0.296, 0.388} (wid=0.003 ws=0.002) (gid=0.385 gs=0.091)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388, avg=0.327, sd=0.043], skew [0.092 vs 0.150], 100% {0.296, 0.388} (wid=0.003 ws=0.002) (gid=0.385 gs=0.091)
    Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
      sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
      misc counts      : r=1, pp=0
      cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.090pF, total=0.105pF
      wire lengths     : top=0.000um, trunk=165.640um, leaf=937.357um, total=1102.997um
      hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
    Clock DAG net violations after 'Improving insertion delay':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.100ns count=2 avg=0.123ns sd=0.108ns min=0.047ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
       ICGs: TLATNCAX12LVT: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388, avg=0.327, sd=0.043], skew [0.092 vs 0.150], 100% {0.296, 0.388} (wid=0.003 ws=0.002) (gid=0.385 gs=0.091)
    Skew group summary after 'Improving insertion delay':
      skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388, avg=0.327, sd=0.043], skew [0.092 vs 0.150], 100% {0.296, 0.388} (wid=0.003 ws=0.002) (gid=0.385 gs=0.091)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=6, filtered=6, permitted=5, cannotCompute=0, computed=5, moveTooSmall=9, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=15, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=6, filtered=6, permitted=5, cannotCompute=5, computed=0, moveTooSmall=5, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 22 succeeded with high effort: 22 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=6, filtered=6, permitted=5, cannotCompute=0, computed=5, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=5, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
        sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
        misc counts      : r=1, pp=0
        cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
        cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
        sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.090pF, total=0.105pF
        wire lengths     : top=0.000um, trunk=165.640um, leaf=937.357um, total=1102.997um
        hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.100ns count=2 avg=0.123ns sd=0.108ns min=0.047ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
        Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
         ICGs: TLATNCAX12LVT: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388, avg=0.327, sd=0.043], skew [0.092 vs 0.150], 100% {0.296, 0.388} (wid=0.003 ws=0.002) (gid=0.385 gs=0.091)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388, avg=0.327, sd=0.043], skew [0.092 vs 0.150], 100% {0.296, 0.388} (wid=0.003 ws=0.002) (gid=0.385 gs=0.091)
      Legalizer API calls during this step: 47 succeeded with high effort: 47 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.1 real=0:00:00.1)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 7 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 5 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
      sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
      misc counts      : r=1, pp=0
      cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.090pF, total=0.105pF
      wire lengths     : top=0.000um, trunk=165.640um, leaf=937.357um, total=1102.997um
      hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
    Clock DAG net violations after 'Wire Opt OverFix':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.100ns count=2 avg=0.123ns sd=0.108ns min=0.047ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=4 avg=0.083ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
       ICGs: TLATNCAX12LVT: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388, avg=0.327, sd=0.043], skew [0.092 vs 0.150], 100% {0.296, 0.388} (wid=0.003 ws=0.002) (gid=0.385 gs=0.091)
    Skew group summary after 'Wire Opt OverFix':
      skew_group RCLK/0100_mode: insertion delay [min=0.296, max=0.388, avg=0.327, sd=0.043], skew [0.092 vs 0.150], 100% {0.296, 0.388} (wid=0.003 ws=0.002) (gid=0.385 gs=0.091)
    Legalizer API calls during this step: 47 succeeded with high effort: 47 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
  Total capacitance is (rise=0.152pF fall=0.147pF), of which (rise=0.105pF fall=0.105pF) is wire, and (rise=0.047pF fall=0.041pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 5 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:00:34.4 mem=1957.8M) ***
Total net bbox length = 8.882e+04 (6.407e+04 2.475e+04) (ext = 5.288e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1957.8MB
Summary Report:
Instances move: 0 (out of 2210 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.882e+04 (6.407e+04 2.475e+04) (ext = 5.288e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1957.8MB
*** Finished refinePlace (0:00:34.4 mem=1957.8M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 197).
  Restoring pStatusCts on 5 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.7 real=0:00:00.7)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         6 (unrouted=6, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  3451 (unrouted=910, trialRouted=2541, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=909, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 6 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 6 nets for routing of which 6 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 6 all nets
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 10100 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 10100
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2548 nets ( ignored 2542 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 6 clock nets ( 6 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: default_2x_space  Nets: 2
[NR-eGR] Rule id: 1  Rule name: default_2x_space  Nets: 4
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 6 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.108080e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   7331 
[NR-eGR]  Metal2   (2V)         18031  11304 
[NR-eGR]  Metal3   (3H)         66506   1300 
[NR-eGR]  Metal4   (4V)         10862      0 
[NR-eGR]  Metal5   (5H)             0      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        95399  19935 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 88816um
[NR-eGR] Total length: 95399um, number of vias: 19935
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1150um, number of vias: 570
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   202 
[NR-eGR]  Metal2   (2V)           304   293 
[NR-eGR]  Metal3   (3H)           579    75 
[NR-eGR]  Metal4   (4V)           267     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         1150   570 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 617um
[NR-eGR] Total length: 1150um, number of vias: 570
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1150um, number of vias: 570
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1958.82 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
        Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
      Routing using eGR only done.
Net route status summary:
  Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=6, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  3451 (unrouted=910, trialRouted=2541, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=909, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'sparc_exu_alu' of instances=2210 and nets=3457 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sparc_exu_alu.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1958.816M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late...
        Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
          sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
          misc counts      : r=1, pp=0
          cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
          cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
          sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.098pF, total=0.114pF
          wire lengths     : top=0.000um, trunk=165.880um, leaf=984.485um, total=1150.365um
          hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
        Clock DAG net violations eGRPC initial state:
          Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.100ns count=2 avg=0.124ns sd=0.108ns min=0.047ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
          Leaf  : target=0.100ns count=4 avg=0.086ns sd=0.003ns min=0.084ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
           ICGs: TLATNCAX12LVT: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group RCLK/0100_mode: insertion delay [min=0.297, max=0.391, avg=0.329, sd=0.043], skew [0.094 vs 0.150], 100% {0.297, 0.391} (wid=0.003 ws=0.002) (gid=0.388 gs=0.092)
        Skew group summary eGRPC initial state:
          skew_group RCLK/0100_mode: insertion delay [min=0.297, max=0.391, avg=0.329, sd=0.043], skew [0.094 vs 0.150], 100% {0.297, 0.391} (wid=0.003 ws=0.002) (gid=0.388 gs=0.092)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
            sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
            misc counts      : r=1, pp=0
            cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
            cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
            sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.098pF, total=0.114pF
            wire lengths     : top=0.000um, trunk=165.880um, leaf=984.485um, total=1150.365um
            hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.100ns count=2 avg=0.124ns sd=0.108ns min=0.047ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
            Leaf  : target=0.100ns count=4 avg=0.086ns sd=0.003ns min=0.084ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
             ICGs: TLATNCAX12LVT: 1 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group RCLK/0100_mode: insertion delay [min=0.297, max=0.391], skew [0.094 vs 0.150]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group RCLK/0100_mode: insertion delay [min=0.297, max=0.391], skew [0.094 vs 0.150]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 5, numSkippedDueToCloseToSkewTarget = 1
          CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
            sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
            misc counts      : r=1, pp=0
            cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
            cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
            sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.098pF, total=0.114pF
            wire lengths     : top=0.000um, trunk=165.880um, leaf=984.485um, total=1150.365um
            hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.100ns count=2 avg=0.124ns sd=0.108ns min=0.047ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
            Leaf  : target=0.100ns count=4 avg=0.086ns sd=0.003ns min=0.084ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
             ICGs: TLATNCAX12LVT: 1 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group RCLK/0100_mode: insertion delay [min=0.297, max=0.391], skew [0.094 vs 0.150]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group RCLK/0100_mode: insertion delay [min=0.297, max=0.391], skew [0.094 vs 0.150]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 6, tested: 6, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
            sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
            misc counts      : r=1, pp=0
            cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
            cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
            sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.098pF, total=0.114pF
            wire lengths     : top=0.000um, trunk=165.880um, leaf=984.485um, total=1150.365um
            hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.100ns count=2 avg=0.124ns sd=0.108ns min=0.047ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
            Leaf  : target=0.100ns count=4 avg=0.086ns sd=0.003ns min=0.084ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
             ICGs: TLATNCAX12LVT: 1 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group RCLK/0100_mode: insertion delay [min=0.297, max=0.391], skew [0.094 vs 0.150]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group RCLK/0100_mode: insertion delay [min=0.297, max=0.391], skew [0.094 vs 0.150]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
          sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
          misc counts      : r=1, pp=0
          cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
          cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
          sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.098pF, total=0.114pF
          wire lengths     : top=0.000um, trunk=165.880um, leaf=984.485um, total=1150.365um
          hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
        Clock DAG net violations before routing clock trees:
          Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.100ns count=2 avg=0.124ns sd=0.108ns min=0.047ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
          Leaf  : target=0.100ns count=4 avg=0.086ns sd=0.003ns min=0.084ns max=0.091ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
           ICGs: TLATNCAX12LVT: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group RCLK/0100_mode: insertion delay [min=0.297, max=0.391, avg=0.329, sd=0.043], skew [0.094 vs 0.150], 100% {0.297, 0.391} (wid=0.003 ws=0.002) (gid=0.388 gs=0.092)
        Skew group summary before routing clock trees:
          skew_group RCLK/0100_mode: insertion delay [min=0.297, max=0.391, avg=0.329, sd=0.043], skew [0.094 vs 0.150], 100% {0.297, 0.391} (wid=0.003 ws=0.002) (gid=0.388 gs=0.092)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 5 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:00:34.9 mem=1959.0M) ***
Total net bbox length = 8.882e+04 (6.407e+04 2.475e+04) (ext = 5.288e+04)
Move report: Detail placement moves 17 insts, mean move: 1.44 um, max move: 2.71 um 
	Max move on inst (FE_OFC3_exu_ifu_brpc_e_45): (93.60, 130.91) --> (94.60, 129.20)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1947.0MB
Summary Report:
Instances move: 17 (out of 2210 movable)
Instances flipped: 0
Mean displacement: 1.44 um
Max displacement: 2.71 um (Instance: FE_OFC3_exu_ifu_brpc_e_45) (93.6, 130.91) -> (94.6, 129.2)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX3LVT
Total net bbox length = 8.881e+04 (6.407e+04 2.474e+04) (ext = 5.288e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1947.0MB
*** Finished refinePlace (0:00:35.0 mem=1947.0M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 197).
  Restoring pStatusCts on 5 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.6 real=0:00:00.6)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=6, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  3451 (unrouted=910, trialRouted=2541, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=909, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 6 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 6 nets for routing of which 6 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 6 all nets
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 10100 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 10100
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2548 nets ( ignored 2542 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 6 clock nets ( 6 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: default_2x_space  Nets: 2
[NR-eGR] Rule id: 1  Rule name: default_2x_space  Nets: 4
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 6 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.108080e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   7331 
[NR-eGR]  Metal2   (2V)         18031  11304 
[NR-eGR]  Metal3   (3H)         66506   1300 
[NR-eGR]  Metal4   (4V)         10862      0 
[NR-eGR]  Metal5   (5H)             0      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        95399  19935 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 88808um
[NR-eGR] Total length: 95399um, number of vias: 19935
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1150um, number of vias: 570
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   202 
[NR-eGR]  Metal2   (2V)           304   293 
[NR-eGR]  Metal3   (3H)           579    75 
[NR-eGR]  Metal4   (4V)           267     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         1150   570 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 617um
[NR-eGR] Total length: 1150um, number of vias: 570
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1150um, number of vias: 570
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 1952.03 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 6 clock nets with NanoRoute.
  0 nets are default rule and 6 are default_2x_space.
  Preferred NanoRoute mode settings: Current
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=04/24 13:52:34, mem=1443.5M)

globalDetailRoute

#Start globalDetailRoute on Wed Apr 24 13:52:34 2024
#
#create default rule from bind_ndr_rule rule=0x7f5c9cb6e950 0x7f5c5736c568
#num needed restored net=0
#need_extraction net=0 (total=3457)
#WARNING (NRDB-2005) SPECIAL_NET VDD1 has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 1150 um.
#Total half perimeter of net bounding box = 622 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 304 um.
#Total wire length on LAYER Metal3 = 579 um.
#Total wire length on LAYER Metal4 = 267 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 570
#Up-Via Summary (total 570):
#           
#-----------------------
# Metal1            202
# Metal2            293
# Metal3             75
#-----------------------
#                   570 
#
#Start routing data preparation on Wed Apr 24 13:52:35 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 3454 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=4(Metal4)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1538.00 (MB), peak = 1569.32 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1575.30 (MB), peak = 1575.81 (MB)
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#
#Distribution of nets:
#  
# #pin range           #net       %
#------------------------------------
#          2            1810 ( 52.4%)
#          3             321 (  9.3%)
#          4             236 (  6.8%)
#          5              78 (  2.3%)
#          6              10 (  0.3%)
#          7               6 (  0.2%)
#          8              56 (  1.6%)
#          9               3 (  0.1%)
#  10  -  19               3 (  0.1%)
#  20  -  29               3 (  0.1%)
#  30  -  39               2 (  0.1%)
#  40  -  49               5 (  0.1%)
#  50  -  59               3 (  0.1%)
#  60  -  69              10 (  0.3%)
#  70  -  79               2 (  0.1%)
#     >=2000               0 (  0.0%)
#
#Total: 3457 nets, 2548 non-trivial nets
#                              #net       %
#-------------------------------------------
#  Fully global routed            6 ( 0.2%)
#  Clock                          6
#  Nondefault rule                6
#  Shield rule                    2
#  Extra space                    2
#  Prefer layer range             6
#
#  Rule                    #net     #shield    Pref.Layer
#--------------------------------------------------------
#  default_2x_space           6           2      [ 2, --]
#
#Nets in 1 layer range:
#  Bottom Pref.Layer    Top Pref.Layer       #net       %
#---------------------------------------------------------
#             Metal2          -------           6 (  0.2%)
#
#6 nets selected.
#
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.88 (MB)
#Total memory = 1601.84 (MB)
#Peak memory = 1601.84 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 1129 um.
#Total half perimeter of net bounding box = 622 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 336 um.
#Total wire length on LAYER Metal3 = 551 um.
#Total wire length on LAYER Metal4 = 243 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 566
#Up-Via Summary (total 566):
#           
#-----------------------
# Metal1            202
# Metal2            314
# Metal3             50
#-----------------------
#                   566 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 69.22 (MB)
#Total memory = 1595.55 (MB)
#Peak memory = 1602.28 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1597.68 (MB), peak = 1628.44 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 1181 um.
#Total half perimeter of net bounding box = 622 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 323 um.
#Total wire length on LAYER Metal3 = 592 um.
#Total wire length on LAYER Metal4 = 266 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 486
#Up-Via Summary (total 486):
#           
#-----------------------
# Metal1            202
# Metal2            229
# Metal3             55
#-----------------------
#                   486 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 2.05 (MB)
#Total memory = 1597.70 (MB)
#Peak memory = 1628.44 (MB)
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=4(Metal4)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#Analyzing shielding information. 
#  Total shield net = 2 (one-side = 0, hf = 0 ), 2 nets need to be shielded.
#  Bottom shield layer is layer 1.
#  Bottom routing layer for shield is layer 1.
#  Start shielding step 1
#  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1597.77 (MB), peak = 1628.44 (MB)
#  Start shielding step 2 
#    Inner loop #1
#    Inner loop #2
#  Finished shielding step 2:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1597.90 (MB), peak = 1628.44 (MB)
#  Start shielding step 3
#    Start loop 1
#    Finished loop 1 cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1598.16 (MB), peak = 1628.44 (MB)
#  Finished shielding step 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1598.16 (MB), peak = 1628.44 (MB)
#  Start shielding step 4
#    Inner loop #1
#  Finished shielding step 4:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1598.38 (MB), peak = 1628.44 (MB)
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1598.38 (MB), peak = 1628.44 (MB)
#-------------------------------------------------------------------------------
#
#	Shielding Summary
#-------------------------------------------------------------------------------
#Primary shielding net(s): VSS 
#Opportunistic shielding net(s): VDD VDD1 
#
#Number of nets with shield attribute: 2
#Number of nets reported: 2
#Number of nets without shielding: 0
#Average ratio                   : 0.988
#
#Name   Average Length     Shield    Ratio
#Metal2:           4.3        7.2     0.842
#Metal3:          47.2       94.4     1.000
#Metal4:          31.2       61.7     0.990
#-------------------------------------------------------------------------------
#Bottom shield layer (Metal1) and above: 
#Average (BotShieldLayer) ratio  : 0.988
#
#Name    Actual Length     Shield    Ratio
#Metal2:           8.6       14.4     0.842
#Metal3:          94.4      188.8     1.000
#Metal4:          62.3      123.4     0.990
#-------------------------------------------------------------------------------
#Preferred routing layer range: Metal2 - Metal4
#Average (PrefLayerOnly) ratio   : 0.988
#
#Name    Actual Length     Shield    Ratio
#Metal2:           8.6       14.4     0.842
#Metal3:          94.4      188.8     1.000
#Metal4:          62.3      123.4     0.990
#-------------------------------------------------------------------------------
#Done Shielding:    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1598.43 (MB), peak = 1628.44 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 2.89 (MB)
#Total memory = 1598.45 (MB)
#Peak memory = 1628.44 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 143.61 (MB)
#Total memory = 1587.12 (MB)
#Peak memory = 1628.44 (MB)
#Number of warnings = 1
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Apr 24 13:52:41 2024
#
% End globalDetailRoute (date=04/24 13:52:41, total cpu=0:00:07.3, real=0:00:07.0, peak res=1628.4M, current mem=1585.0M)
        NanoRoute done. (took cpu=0:00:07.3 real=0:00:07.3)
      Clock detailed routing done.
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 6 net(s)
Set FIXED placed status on 5 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2106.13 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 14942 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 14942
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 6  Num Prerouted Wires = 630
[NR-eGR] Read 2548 nets ( ignored 6 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 2  Nets: 2542
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2542 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.24% H + 0.01% V. EstWL: 9.153288e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         4( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)        41( 0.16%)   ( 0.16%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        45( 0.06%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.16% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   7332 
[NR-eGR]  Metal2   (2V)         18476  11265 
[NR-eGR]  Metal3   (3H)         66609   1269 
[NR-eGR]  Metal4   (4V)         10526      0 
[NR-eGR]  Metal5   (5H)             0      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        95611  19866 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 88808um
[NR-eGR] Total length: 95611um, number of vias: 19866
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2105.18 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=6, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  3451 (unrouted=909, trialRouted=2542, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=909, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:07.7 real=0:00:07.7)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'sparc_exu_alu' of instances=2210 and nets=3457 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sparc_exu_alu.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2105.184M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late...
  Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
    sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
    misc counts      : r=1, pp=0
    cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
    cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
    sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.096pF, total=0.111pF
    wire lengths     : top=0.000um, trunk=165.300um, leaf=1015.650um, total=1180.950um
    hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
  Clock DAG net violations after routing clock trees:
    Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.100ns count=2 avg=0.123ns sd=0.108ns min=0.047ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=4 avg=0.085ns sd=0.004ns min=0.081ns max=0.090ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
     ICGs: TLATNCAX12LVT: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group RCLK/0100_mode: insertion delay [min=0.295, max=0.390, avg=0.328, sd=0.044], skew [0.095 vs 0.150], 100% {0.295, 0.390} (wid=0.003 ws=0.002) (gid=0.387 gs=0.093)
  Skew group summary after routing clock trees:
    skew_group RCLK/0100_mode: insertion delay [min=0.295, max=0.390, avg=0.328, sd=0.044], skew [0.095 vs 0.150], 100% {0.295, 0.390} (wid=0.003 ws=0.002) (gid=0.387 gs=0.093)
  CCOpt::Phase::Routing done. (took cpu=0:00:07.8 real=0:00:07.8)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 6, tested: 6, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
        sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
        misc counts      : r=1, pp=0
        cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
        cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
        sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.096pF, total=0.111pF
        wire lengths     : top=0.000um, trunk=165.300um, leaf=1015.650um, total=1180.950um
        hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.100ns count=2 avg=0.123ns sd=0.108ns min=0.047ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
        Leaf  : target=0.100ns count=4 avg=0.085ns sd=0.004ns min=0.081ns max=0.090ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
         ICGs: TLATNCAX12LVT: 1 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group RCLK/0100_mode: insertion delay [min=0.295, max=0.390], skew [0.095 vs 0.150]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group RCLK/0100_mode: insertion delay [min=0.295, max=0.390], skew [0.095 vs 0.150]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 6, tested: 6, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
        sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
        misc counts      : r=1, pp=0
        cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
        cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
        sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.096pF, total=0.111pF
        wire lengths     : top=0.000um, trunk=165.300um, leaf=1015.650um, total=1180.950um
        hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.100ns count=2 avg=0.123ns sd=0.108ns min=0.047ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
        Leaf  : target=0.100ns count=4 avg=0.085ns sd=0.004ns min=0.081ns max=0.090ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
         ICGs: TLATNCAX12LVT: 1 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group RCLK/0100_mode: insertion delay [min=0.295, max=0.390], skew [0.095 vs 0.150]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group RCLK/0100_mode: insertion delay [min=0.295, max=0.390], skew [0.095 vs 0.150]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 6, nets tested: 6, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
      sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
      misc counts      : r=1, pp=0
      cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
      sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.096pF, total=0.111pF
      wire lengths     : top=0.000um, trunk=165.300um, leaf=1015.650um, total=1180.950um
      hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.100ns count=2 avg=0.123ns sd=0.108ns min=0.047ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=4 avg=0.085ns sd=0.004ns min=0.081ns max=0.090ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
       ICGs: TLATNCAX12LVT: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group RCLK/0100_mode: insertion delay [min=0.295, max=0.390, avg=0.328, sd=0.044], skew [0.095 vs 0.150], 100% {0.295, 0.390} (wid=0.003 ws=0.002) (gid=0.387 gs=0.093)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group RCLK/0100_mode: insertion delay [min=0.295, max=0.390, avg=0.328, sd=0.044], skew [0.095 vs 0.150], 100% {0.295, 0.390} (wid=0.003 ws=0.002) (gid=0.387 gs=0.093)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
        sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
        misc counts      : r=1, pp=0
        cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
        cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
        sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.096pF, total=0.111pF
        wire lengths     : top=0.000um, trunk=165.300um, leaf=1015.650um, total=1180.950um
        hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.100ns count=2 avg=0.123ns sd=0.108ns min=0.047ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
        Leaf  : target=0.100ns count=4 avg=0.085ns sd=0.004ns min=0.081ns max=0.090ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
         ICGs: TLATNCAX12LVT: 1 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group RCLK/0100_mode: insertion delay [min=0.295, max=0.390, avg=0.328, sd=0.044], skew [0.095 vs 0.150], 100% {0.295, 0.390} (wid=0.003 ws=0.002) (gid=0.387 gs=0.093)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group RCLK/0100_mode: insertion delay [min=0.295, max=0.390, avg=0.328, sd=0.044], skew [0.095 vs 0.150], 100% {0.295, 0.390} (wid=0.003 ws=0.002) (gid=0.387 gs=0.093)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=6, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  3451 (unrouted=909, trialRouted=2542, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=909, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late...
  Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
    sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
    misc counts      : r=1, pp=0
    cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
    cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
    sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.096pF, total=0.111pF
    wire lengths     : top=0.000um, trunk=165.300um, leaf=1015.650um, total=1180.950um
    hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
  Clock DAG net violations after post-conditioning:
    Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.100ns count=2 avg=0.123ns sd=0.108ns min=0.047ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=4 avg=0.085ns sd=0.004ns min=0.081ns max=0.090ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
     ICGs: TLATNCAX12LVT: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group RCLK/0100_mode: insertion delay [min=0.295, max=0.390, avg=0.328, sd=0.044], skew [0.095 vs 0.150], 100% {0.295, 0.390} (wid=0.003 ws=0.002) (gid=0.387 gs=0.093)
  Skew group summary after post-conditioning:
    skew_group RCLK/0100_mode: insertion delay [min=0.295, max=0.390, avg=0.328, sd=0.044], skew [0.095 vs 0.150], 100% {0.295, 0.390} (wid=0.003 ws=0.002) (gid=0.387 gs=0.093)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.2 real=0:00:00.2)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------
  Cell type                 Count    Area      Capacitance
  --------------------------------------------------------
  Buffers                     4      19.152       0.004
  Inverters                   0       0.000       0.000
  Integrated Clock Gates      1       9.576       0.000
  Discrete Clock Gates        0       0.000       0.000
  Clock Logic                 0       0.000       0.000
  All                         5      28.728       0.005
  --------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular              192
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total                192
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      165.300
  Leaf      1015.650
  Total     1180.950
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top           0.000
  Trunk        32.130
  Leaf        455.120
  Total       487.250
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.005    0.015    0.020
  Leaf     0.042    0.096    0.138
  Total    0.047    0.111    0.157
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  0.042     0.000       0.000      0.000    0.000
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  --------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  --------------------------------------------------------------------------------------------
  Unfixable Transition    ns         1       0.100       0.000      0.100    [0.100]
  --------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.100       2       0.123       0.108      0.047    0.200    {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}    {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
  Leaf        0.100       4       0.085       0.004      0.081    0.090    {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}                                      -
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ----------------------------------------------
  Name             Type      Inst     Inst Area 
                             Count    (um^2)
  ----------------------------------------------
  CLKBUFX12        buffer      3        15.390
  CLKBUFX8         buffer      1         3.762
  TLATNCAX12LVT    icg         1         9.576
  ----------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                             Skew Group        Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  AV_0100_wc_rc125_setup_dc:setup.late    RCLK/0100_mode    0.295     0.390     0.095       0.150         0.002           0.002           0.328        0.044     100% {0.295, 0.390}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                             Skew Group        Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  AV_0100_wc_rc125_setup_dc:setup.late    RCLK/0100_mode    0.295     0.390     0.095       0.150         0.002           0.002           0.328        0.044     100% {0.295, 0.390}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 2 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 2 violating pins:
  =====================================================================
  
  Target and measured clock slews (in ns):
  
  ----------------------------------------------------------------------------------------------------------------
  Half corner                           Violation  Slew    Slew      Dont   Ideal  Target    Pin
                                        amount     target  achieved  touch  net?   source    
                                                                     net?                    
  ----------------------------------------------------------------------------------------------------------------
  AV_0100_wc_rc125_setup_dc:setup.late    0.100    0.100    0.200    N      N      explicit  CTS_ccl_a_buf_00005/A
  AV_0100_wc_rc125_setup_dc:setup.late    0.100    0.100    0.200    N      N      explicit  rclk
  ----------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
0100_mode
External - Set all clocks to propagated mode done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock DAG stats after update timingGraph:
  cell counts      : b=4, i=0, icg=1, dcg=0, l=0, total=5
  sink counts      : regular=192, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=192
  misc counts      : r=1, pp=0
  cell areas       : b=19.152um^2, i=0.000um^2, icg=9.576um^2, dcg=0.000um^2, l=0.000um^2, total=28.728um^2
  cell capacitance : b=0.004pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.005pF
  sink capacitance : total=0.042pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.096pF, total=0.111pF
  wire lengths     : top=0.000um, trunk=165.300um, leaf=1015.650um, total=1180.950um
  hp wire lengths  : top=0.000um, trunk=32.130um, leaf=455.120um, total=487.250um
Clock DAG net violations after update timingGraph:
  Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.100ns count=2 avg=0.123ns sd=0.108ns min=0.047ns max=0.200ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
  Leaf  : target=0.100ns count=4 avg=0.085ns sd=0.004ns min=0.081ns max=0.090ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX12: 3 CLKBUFX8: 1 
   ICGs: TLATNCAX12LVT: 1 
Primary reporting skew groups after update timingGraph:
  skew_group RCLK/0100_mode: insertion delay [min=0.295, max=0.390, avg=0.328, sd=0.044], skew [0.095 vs 0.150], 100% {0.295, 0.390} (wid=0.003 ws=0.002) (gid=0.387 gs=0.093)
Skew group summary after update timingGraph:
  skew_group RCLK/0100_mode: insertion delay [min=0.295, max=0.390, avg=0.328, sd=0.044], skew [0.095 vs 0.150], 100% {0.295, 0.390} (wid=0.003 ws=0.002) (gid=0.387 gs=0.093)
Logging CTS constraint violations...
  Clock tree RCLK has 1 slew violation.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below the root driver for clock_tree RCLK at (0.000,198.645), in power domain TOP with half corner AV_0100_wc_rc125_setup_dc:setup.late. The worst violation was at the pin rclk with a slew time target of 0.100ns. Achieved a slew time of 0.200ns.

Type 'man IMPCCOPT-1007' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.1 real=0:00:00.1)
Runtime done. (took cpu=0:00:13.8 real=0:00:14.0)
Runtime Summary
===============
Clock Runtime:  (31%) Core CTS           4.31 (Init 2.36, Construction 0.75, Implementation 0.60, eGRPC 0.16, PostConditioning 0.19, Other 0.24)
Clock Runtime:  (61%) CTS services       8.55 (RefinePlace 0.61, EarlyGlobalClock 0.39, NanoRoute 7.33, ExtractRC 0.21, TimingAnalysis 0.00)
Clock Runtime:   (7%) Other CTS          1.04 (Init 0.54, CongRepair/EGR-DP 0.41, TimingUpdate 0.09, Other 0.00)
Clock Runtime: (100%) Total             13.90

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:13.4/0:00:13.6 (1.0), totSession cpu/real = 0:00:43.2/0:00:47.0 (0.9), mem = 2138.4M
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1604.9M, totSessionCpu=0:00:43 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:43.2/0:00:47.0 (0.9), mem = 2138.4M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
[GPS-MSV] CPF Flow. Number of Power Domains: 2
[GPS-MSV]   Power Domain 'virtual_PDaon' (tag=1) Logical Virtual
[GPS-MSV]   Power Domain 'TOP' (tag=2) Default
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell ACHCONX2HVT, site CoreSite.
	Cell ADDFHX1HVT, site CoreSite.
	Cell ADDFHX2HVT, site CoreSite.
	Cell ADDFHX4HVT, site CoreSite.
	Cell ADDFHXLHVT, site CoreSite.
	Cell ADDFX1HVT, site CoreSite.
	Cell ADDFX2HVT, site CoreSite.
	Cell ADDFX4HVT, site CoreSite.
	Cell ADDFXLHVT, site CoreSite.
	Cell ADDHX1HVT, site CoreSite.
	Cell ADDHX2HVT, site CoreSite.
	Cell ADDHX4HVT, site CoreSite.
	Cell ADDHXLHVT, site CoreSite.
	Cell AND2X1HVT, site CoreSite.
	Cell AND2X2HVT, site CoreSite.
	Cell AND2X4HVT, site CoreSite.
	Cell AND2X6HVT, site CoreSite.
	Cell AND2X8HVT, site CoreSite.
	Cell AND2XLHVT, site CoreSite.
	Cell AND3X1HVT, site CoreSite.
	...
	Reporting only the 20 first cells found...
.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1621.1M, totSessionCpu=0:00:44 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2140.5M)

Footprint cell information for calculating maxBufDist
*info: There is 0 candidate always on buffer/inverter cell
*info: There are 11 candidate Buffer cells
*info: There are 16 candidate Inverter cells
Buffers found for each power domain:
	PowerDomain "virtual_PDaon" (pd tag = "1") is virtual.
	PowerDomain "TOP" has 27 buffer(s) to use
Always on buffers found for each power domain:
	PowerDomain "virtual_PDaon" (pd tag = "1") is virtual.
	PowerDomain "TOP" (pd tag = "2") has 0 always on buffer(s) to use

Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: sparc_exu_alu
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2264.28)
Total number of fetched objects 2549
End delay calculation. (MEM=2255.33 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2218.71 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:46.5 mem=2242.7M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.073  |  0.073  |   N/A   |  0.359  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 9.733%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1676.8M, totSessionCpu=0:00:47 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:03.5/0:00:03.5 (1.0), totSession cpu/real = 0:00:46.7/0:00:50.5 (0.9), mem = 2219.7M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:47.0/0:00:50.8 (0.9), mem = 2219.7M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+------------------+
|     Layer     |    CLK     |       Rule       |
+---------------+------------+------------------+
| Metal2 (z=2)  |          6 | default_2x_space |
+---------------+------------+------------------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.7), totSession cpu/real = 0:00:47.0/0:00:50.8 (0.9), mem = 2219.7M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:47.0/0:00:50.8 (0.9), mem = 2220.7M
Info: 0 don't touch net , 130 undriven nets excluded from IPO operation.
Info: 6 nets with fixed/cover wires excluded.
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 6 clock nets excluded from IPO operation.
Usable buffer cells for single buffer setup transform:
CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT 
Number of usable buffer cells above: 11

Netlist preparation processing... 
Removed 0 instance
**WARN: (IMPOPT-7098):	WARNING: so is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: nsleep_out is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: clk is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: invert_d2e_n_2 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: n_3917 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: n_3918 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: n_3919 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: n_3920 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: n_3921 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: n_3922 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: n_3923 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: n_3924 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: n_3925 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: n_3926 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: n_3927 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: n_3928 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: n_3929 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: n_3930 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: n_3931 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: n_3932 is an undriven net with 1 fanouts.
**WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:00:48.0/0:00:51.8 (0.9), mem = 2245.0M
*** Starting optimizing excluded clock nets MEM= 2245.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2245.0M) ***
*** Starting optimizing excluded clock nets MEM= 2245.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2245.0M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:48.0/0:00:51.8 (0.9), mem = 2245.0M
Info: 0 don't touch net , 130 undriven nets excluded from IPO operation.
Info: 6 nets with fixed/cover wires excluded.
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 6 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:48.4/0:00:52.2 (0.9), mem = 2245.1M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 0 don't touch net , 130 undriven nets excluded from IPO operation.
Info: 6 nets with fixed/cover wires excluded.
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 6 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:48.6/0:00:52.4 (0.9), mem = 2245.1M
*info: 6 clock nets excluded
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 504 no-driver nets excluded.
*info: 6 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------------------+---------+---------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |      Worst View      |Pathgroup|            End Point            |
+--------+--------+---------+------------+--------+----------------------+---------+---------------------------------+
|   0.000|   0.000|    9.73%|   0:00:00.0| 2308.4M|AV_0100_wc_rc125_setup|       NA| NA                              |
+--------+--------+---------+------------+--------+----------------------+---------+---------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2308.4M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2308.4M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:00:49.9/0:00:53.7 (0.9), mem = 2249.3M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 0 don't touch net , 130 undriven nets excluded from IPO operation.
Info: 6 nets with fixed/cover wires excluded.
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 6 clock nets excluded from IPO operation.
Info: 0 don't touch net , 130 undriven nets excluded from IPO operation.
Info: 6 nets with fixed/cover wires excluded.
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 6 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:50.2/0:00:54.0 (0.9), mem = 2302.5M
Usable buffer cells for single buffer setup transform:
CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT 
Number of usable buffer cells above: 11
Reclaim Optimization WNS Slack 0.051  TNS Slack 0.000 Density 9.73
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    9.73%|        -|   0.051|   0.000|   0:00:00.0| 2308.6M|
|    9.73%|        0|   0.051|   0.000|   0:00:00.0| 2309.6M|
|    9.73%|        0|   0.051|   0.000|   0:00:00.0| 2309.6M|
|    9.70%|       12|   0.051|   0.000|   0:00:01.0| 2333.8M|
|    9.68%|       79|   0.051|   0.000|   0:00:00.0| 2346.3M|
|    9.68%|        0|   0.051|   0.000|   0:00:00.0| 2346.3M|
|    9.68%|        0|   0.051|   0.000|   0:00:00.0| 2346.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.051  TNS Slack 0.000 Density 9.68

Number of times islegalLocAvaiable called = 163 skipped = 0, called in commitmove = 79, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:02.2) (real = 0:00:02.0) **
*** Starting refinePlace (0:00:52.5 mem=2346.3M) ***
Total net bbox length = 8.879e+04 (6.405e+04 2.474e+04) (ext = 5.288e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2330.3MB
Summary Report:
Instances move: 0 (out of 2193 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.879e+04 (6.405e+04 2.474e+04) (ext = 5.288e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2330.3MB
*** Finished refinePlace (0:00:52.5 mem=2330.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2330.3M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=2346.3M) ***
*** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:00:52.7/0:00:56.5 (0.9), mem = 2346.3M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:03, mem=2266.21M, totSessionCpu=0:00:53).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:00:52.8 mem=2266.2M) ***
*** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
Timing cost in AAE based: 1135.5576447286284747
Move report: Detail placement moves 1200 insts, mean move: 3.38 um, max move: 29.63 um 
	Max move on inst (FE_OFC157_n_688): (61.00, 158.27) --> (53.60, 136.04)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 2252.2MB
Summary Report:
Instances move: 1200 (out of 2193 movable)
Instances flipped: 0
Mean displacement: 3.38 um
Max displacement: 29.63 um (Instance: FE_OFC157_n_688) (61, 158.27) -> (53.6, 136.04)
	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: BUFX2LVT
Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 2252.2MB
*** Finished refinePlace (0:00:54.5 mem=2252.2M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: sparc_exu_alu
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2220.21)
Total number of fetched objects 2537
End delay calculation. (MEM=2267.91 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2267.91 CPU=0:00:00.5 REAL=0:00:00.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 14942 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 14942
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 6  Num Prerouted Wires = 630
[NR-eGR] Read 2536 nets ( ignored 6 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 2  Nets: 2530
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2530 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.26% H + 0.03% V. EstWL: 9.007083e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         7( 0.03%)         1( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)        45( 0.17%)         1( 0.00%)   ( 0.18%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        52( 0.07%)         2( 0.00%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.18% H + 0.01% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   7303 
[NR-eGR]  Metal2   (2V)         18363  10707 
[NR-eGR]  Metal3   (3H)         65961   1250 
[NR-eGR]  Metal4   (4V)          9742      0 
[NR-eGR]  Metal5   (5H)             0      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        94066  19260 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 87486um
[NR-eGR] Total length: 94066um, number of vias: 19260
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 2196.24 MB )
Extraction called for design 'sparc_exu_alu' of instances=2198 and nets=3049 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sparc_exu_alu.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2193.238M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:56.0/0:00:59.8 (0.9), mem = 2228.3M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+------------------+
|     Layer     |    CLK     |       Rule       |
+---------------+------------+------------------+
| Metal2 (z=2)  |          6 | default_2x_space |
+---------------+------------+------------------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.3), totSession cpu/real = 0:00:56.0/0:00:59.8 (0.9), mem = 2228.3M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
OPTC: user 20.0
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: sparc_exu_alu
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2246.05)
Total number of fetched objects 2537
End delay calculation. (MEM=2269.73 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2269.73 CPU=0:00:00.4 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:56.7/0:01:00.6 (0.9), mem = 2293.7M
Info: 0 don't touch net , 130 undriven nets excluded from IPO operation.
Info: 6 nets with fixed/cover wires excluded.
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 6 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    43|   159|    -0.20|     0|     0|     0.00|     0|     0|     0|     0|     0.09|     0.00|       0|       0|       0|  9.68%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.10|     0.00|      10|       0|      33|  9.72%| 0:00:01.0|  2366.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.10|     0.00|       0|       0|       0|  9.72%| 0:00:00.0|  2366.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=2366.4M) ***

*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:00:57.8/0:01:01.6 (0.9), mem = 2284.3M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true
*** Starting refinePlace (0:00:57.9 mem=2284.3M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 69.830%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2284.3M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 17 insts, mean move: 0.51 um, max move: 1.71 um 
	Max move on inst (g16998): (136.60, 95.00) --> (136.60, 93.29)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2255.4MB
Summary Report:
Instances move: 17 (out of 2203 movable)
Instances flipped: 0
Mean displacement: 0.51 um
Max displacement: 1.71 um (Instance: g16998) (136.6, 95) -> (136.6, 93.29)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2XL
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2255.4MB
*** Finished refinePlace (0:00:58.0 mem=2255.4M) ***
Register exp ratio and priority group on 0 nets on 2676 nets : 

Active setup views:
 AV_0100_wc_rc125_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'sparc_exu_alu' of instances=2208 and nets=3059 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sparc_exu_alu.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2225.805M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: sparc_exu_alu
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2254.59)
Total number of fetched objects 2547
End delay calculation. (MEM=2275.8 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2275.8 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:59.0 mem=2299.8M)
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 1723.7M, totSessionCpu=0:00:59 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.107  |  0.107  |   N/A   |  0.404  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 9.716%
Routing Overflow: 0.18% H and 0.01% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:19, mem = 1727.6M, totSessionCpu=0:01:00 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPESI-3311      31298  Pin %s of Cell %s for timing library %s ...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-7098        132  WARNING: %s is an undriven net with %d f...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1041        1  The source_output_max_trans is set for %...
WARNING   IMPCCOPT-2340        2  Unfixable transition violation found at ...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
WARNING   IMPPSP-1003         17  Found use of '%s'. This will continue to...
*** Message Summary: 31457 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:30.6/0:00:32.7 (0.9), totSession cpu/real = 0:01:00.0/0:01:05.7 (0.9), mem = 2247.0M
#% End ccopt_design (date=04/24 13:53:01, total cpu=0:00:30.7, real=0:00:33.0, peak res=1753.9M, current mem=1682.4M)
<CMD> timeDesign -postCTS -numPaths 10 -outDir timingReports/cts
*** timeDesign #1 [begin] : totSession cpu/real = 0:01:00.0/0:01:05.7 (0.9), mem = 2207.0M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2207.0M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.107  |  0.107  |   N/A   |  0.404  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 9.716%
Routing Overflow: 0.18% H and 0.01% V
------------------------------------------------------------------
Reported timing to dir timingReports/cts
Total CPU time: 0.8 sec
Total Real time: 3.0 sec
Total Memory Usage: 2207.136719 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:00.8/0:00:02.8 (0.3), totSession cpu/real = 0:01:00.8/0:01:08.5 (0.9), mem = 2207.1M
<CMD> timeDesign -postCTS -hold -numPaths 10 -outDir timingReports/cts
*** timeDesign #2 [begin] : totSession cpu/real = 0:01:00.8/0:01:08.5 (0.9), mem = 2207.1M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2170.4M)
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: sparc_exu_alu
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2201.2)
*** Calculating scaling factor for gpdk045_bc_lib libraries using the default operating condition of each library.
Total number of fetched objects 2547
End delay calculation. (MEM=2237.41 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2237.41 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:02 mem=2245.4M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AV_0100_bc_rc0_hold 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.042  |  0.014  |   N/A   | -0.042  |
|           TNS (ns):| -0.400  |  0.000  |   N/A   | -0.400  |
|    Violating Paths:|   47    |    0    |   N/A   |   47    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

Density: 9.716%
Routing Overflow: 0.18% H and 0.01% V
------------------------------------------------------------------
Reported timing to dir timingReports/cts
Total CPU time: 1.27 sec
Total Real time: 1.0 sec
Total Memory Usage: 2158.679688 Mbytes
*** timeDesign #2 [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:01:02.1/0:01:09.8 (0.9), mem = 2158.7M
<CMD> all_constraint_modes 
0100_mode
<CMD> get_constraint_mode  $mode -sdc_files 
/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/mmmc/modes/0100_mode/0100_mode.sdc
<CMD> update_constraint_mode -name 0100_mode -sdc "/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/mmmc/modes/0100_mode/0100_mode.sdc"
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'AV_0100_wc_rc125_hold' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Type 'man IMPCTE-104' for more detail.
Reading timing constraints file '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/mmmc/modes/0100_mode/0100_mode.sdc' ...
Current (total cpu=0:01:03, real=0:01:11, peak res=1753.9M, current mem=1589.8M)
sparc_exu_alu
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1601.1M, current mem=1601.1M)
Current (total cpu=0:01:03, real=0:01:11, peak res=1753.9M, current mem=1601.1M)
Reading latency file '/tmp/innovus_temp_195760_centauri.esat.kuleuven.be_wjiang_kzO02u/.mmmcilnZfL/views/AV_0100_wc_rc125_setup/latency.sdc' ...
Reading latency file '/tmp/innovus_temp_195760_centauri.esat.kuleuven.be_wjiang_kzO02u/.mmmcilnZfL/views/AV_0100_bc_rc0_hold/latency.sdc' ...
Current (total cpu=0:01:03, real=0:01:11, peak res=1753.9M, current mem=1601.1M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=1603.0M, current mem=1603.0M)
Current (total cpu=0:01:03, real=0:01:12, peak res=1753.9M, current mem=1603.0M)
Current (total cpu=0:01:03, real=0:01:12, peak res=1753.9M, current mem=1603.0M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1604.9M, current mem=1604.9M)
Current (total cpu=0:01:03, real=0:01:12, peak res=1753.9M, current mem=1604.9M)
<CMD> saveDesign ../DesignDataOut/cts.enc
#% Begin save design ... (date=04/24 13:53:06, mem=1608.0M)
% Begin Save ccopt configuration ... (date=04/24 13:53:06, mem=1608.0M)
% End Save ccopt configuration ... (date=04/24 13:53:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1609.2M, current mem=1609.2M)
% Begin Save netlist data ... (date=04/24 13:53:06, mem=1609.2M)
Writing Binary DB to ../DesignDataOut/cts.enc.dat/sparc_exu_alu.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/24 13:53:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1609.3M, current mem=1609.3M)
Saving symbol-table file ...
Saving congestion map file ../DesignDataOut/cts.enc.dat/sparc_exu_alu.route.congmap.gz ...
% Begin Save AAE data ... (date=04/24 13:53:06, mem=1609.9M)
Saving AAE Data ...
% End Save AAE data ... (date=04/24 13:53:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1609.9M, current mem=1609.9M)
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'AV_0100_wc_rc125_hold' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Type 'man IMPCTE-104' for more detail.
Saving preference file ../DesignDataOut/cts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/24 13:53:07, mem=1616.4M)
Saving floorplan file ...
Convert 0 swires and 0 svias from compressed groups
% End Save floorplan data ... (date=04/24 13:53:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1616.8M, current mem=1616.8M)
Saving PG file ../DesignDataOut/cts.enc.dat/sparc_exu_alu.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on Wed Apr 24 13:53:07 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2152.7M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/24 13:53:07, mem=1616.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=04/24 13:53:07, total cpu=0:00:00.0, real=0:00:01.0, peak res=1616.9M, current mem=1616.9M)
% Begin Save routing data ... (date=04/24 13:53:08, mem=1616.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2152.7M) ***
% End Save routing data ... (date=04/24 13:53:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=1617.1M, current mem=1617.1M)
Saving property file ../DesignDataOut/cts.enc.dat/sparc_exu_alu.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2155.7M) ***
#Saving pin access data to file ../DesignDataOut/cts.enc.dat/sparc_exu_alu.apa ...
#
Saving preRoute extracted patterns in file '../DesignDataOut/cts.enc.dat/sparc_exu_alu.techData.gz' ...
Saving preRoute extraction data in directory '../DesignDataOut/cts.enc.dat/extraction/' ...
Saving CPF database ...
AV_0100_wc_rc125_setup_dc AV_0100_bc_rc0_hold_dc AV_0100_wc_rc125_hold_dc
*** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
% Begin Save power constraints data ... (date=04/24 13:53:09, mem=1620.4M)
% End Save power constraints data ... (date=04/24 13:53:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1620.5M, current mem=1620.5M)
rc0 default_rc_corner rc125
rc0 default_rc_corner rc125
rc0 default_rc_corner rc125
rc0 default_rc_corner rc125
rc0 default_rc_corner rc125
Generated self-contained design cts.enc.dat
#% End save design ... (date=04/24 13:53:10, total cpu=0:00:01.3, real=0:00:04.0, peak res=1623.5M, current mem=1623.5M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> saveDesign ../DesignDataIn/dbs/cts.enc
#% Begin save design ... (date=04/24 13:53:10, mem=1623.5M)
% Begin Save ccopt configuration ... (date=04/24 13:53:10, mem=1623.5M)
% End Save ccopt configuration ... (date=04/24 13:53:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1623.5M, current mem=1623.5M)
% Begin Save netlist data ... (date=04/24 13:53:10, mem=1623.5M)
Writing Binary DB to ../DesignDataIn/dbs/cts.enc.dat/sparc_exu_alu.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/24 13:53:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1623.5M, current mem=1623.5M)
Saving symbol-table file ...
Saving congestion map file ../DesignDataIn/dbs/cts.enc.dat/sparc_exu_alu.route.congmap.gz ...
% Begin Save AAE data ... (date=04/24 13:53:10, mem=1623.5M)
Saving AAE Data ...
% End Save AAE data ... (date=04/24 13:53:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1623.5M, current mem=1623.5M)
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'AV_0100_wc_rc125_hold' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Type 'man IMPCTE-104' for more detail.
Saving preference file ../DesignDataIn/dbs/cts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/24 13:53:11, mem=1623.5M)
Saving floorplan file ...
Convert 0 swires and 0 svias from compressed groups
% End Save floorplan data ... (date=04/24 13:53:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=1623.5M, current mem=1623.5M)
Saving PG file ../DesignDataIn/dbs/cts.enc.dat/sparc_exu_alu.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on Wed Apr 24 13:53:11 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2217.6M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/24 13:53:11, mem=1623.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=04/24 13:53:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1623.5M, current mem=1623.5M)
% Begin Save routing data ... (date=04/24 13:53:11, mem=1623.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2217.6M) ***
% End Save routing data ... (date=04/24 13:53:12, total cpu=0:00:00.0, real=0:00:01.0, peak res=1623.5M, current mem=1623.5M)
Saving property file ../DesignDataIn/dbs/cts.enc.dat/sparc_exu_alu.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2220.6M) ***
#Saving pin access data to file ../DesignDataIn/dbs/cts.enc.dat/sparc_exu_alu.apa ...
#
Saving preRoute extracted patterns in file '../DesignDataIn/dbs/cts.enc.dat/sparc_exu_alu.techData.gz' ...
Saving preRoute extraction data in directory '../DesignDataIn/dbs/cts.enc.dat/extraction/' ...
Saving CPF database ...
AV_0100_wc_rc125_setup_dc AV_0100_bc_rc0_hold_dc AV_0100_wc_rc125_hold_dc
*** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
% Begin Save power constraints data ... (date=04/24 13:53:13, mem=1623.7M)
% End Save power constraints data ... (date=04/24 13:53:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1623.7M, current mem=1623.7M)
rc0 default_rc_corner rc125
rc0 default_rc_corner rc125
rc0 default_rc_corner rc125
rc0 default_rc_corner rc125
rc0 default_rc_corner rc125
Generated self-contained design cts.enc.dat
#% End save design ... (date=04/24 13:53:13, total cpu=0:00:01.1, real=0:00:03.0, peak res=1624.2M, current mem=1624.2M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> win
<CMD> zoomBox -23.38250 26.18750 557.14150 346.92450
<CMD> zoomBox -11.48950 67.32900 407.93900 299.06150
<CMD> zoomBox -10.35450 115.54150 292.68300 282.96850
<CMD> zoomBox -6.79900 164.24800 179.30400 267.06900
<CMD> zoomBox -5.77350 201.23850 91.37400 254.91200
<CMD> zoomBox -5.33700 221.00750 45.37450 249.02550
<CMD> zoomBox -18.80750 199.45900 78.34100 253.13300
<CMD> zoomBox -36.48650 171.73300 121.70400 259.13250
<CMD> zoomBox -51.12700 152.03800 167.82200 273.00650
<CMD> zoomBox -102.65800 94.36750 316.77950 326.10500
<CMD> zoomBox -143.69600 50.00250 436.84150 370.74700
<CMD> zoomBox -243.52150 -4.61950 701.78700 517.65950
<CMD> zoomBox -132.72050 -2.70000 447.81700 318.04450
<CMD> zoomBox -59.32800 4.89150 243.71700 172.32250
<CMD> zoomBox -15.80500 10.50100 118.65850 84.79150
<CMD> zoomBox -11.92400 26.49250 85.22600 80.16750
<CMD> zoomBox -7.38050 41.13900 52.28250 74.10250
<CMD> zoomBox -16.38800 16.83300 118.07950 91.12550
<CMD> zoomBox -32.46350 -22.12850 225.13400 120.19300
<CMD> zoomBox -45.74650 -53.97300 310.79000 143.01200
<CMD> zoomBox -93.98700 -93.57000 399.49000 179.07400
<CMD> zoomBox 15.29500 -21.78450 371.83300 175.20100
<CMD> zoomBox 120.78350 49.18900 339.74200 170.16250
<CMD> zoomBox -35.65050 7.94050 383.80700 239.68900
<CMD> zoomBox -235.97950 -37.15450 447.03850 340.21000
<CMD> zoomBox -154.86400 2.87400 425.70150 323.63400
<CMD> zoomBox 16.85000 86.16050 373.39050 283.14750
<CMD> zoomBox -30.15000 62.66050 389.30950 294.41000
<CMD> zoomBox -25.97350 110.77350 277.08600 278.21250
<CMD> zoomBox -16.45200 148.95050 169.66450 251.77900
<CMD> zoomBox -10.63500 169.57200 103.66450 232.72200
<CMD> zoomBox -6.76350 179.74400 63.43050 218.52600
<CMD> zoomBox -4.20850 185.81200 38.90050 209.62950
<CMD> zoomBox -2.52400 189.75300 23.95150 204.38050
<CMD> zoomBox -1.32850 193.39700 12.49250 201.03300
<CMD> zoomBox -0.82800 195.64750 7.66100 200.33750
<CMD> zoomBox -0.64700 196.55150 5.48650 199.94000
<CMD> zoomBox -0.42550 197.65650 2.77700 199.42600
<CMD> zoomBox -0.29450 198.01900 1.67250 199.10600
<CMD> zoomBox -0.22250 198.23650 0.98550 198.90400
<CMD> selectPhyPin 0.0000 198.6050 0.5200 198.6850 4 rclk
<CMD> zoomBox -0.48000 197.86600 1.83700 199.14600
<CMD> zoomBox -1.27150 196.80500 3.95200 199.69100
<CMD> zoomBox -2.16650 195.61250 6.34050 200.31250
<CMD> zoomBox -3.63250 193.72300 10.22000 201.37650
<CMD> zoomBox -6.01950 190.70200 16.53650 203.16400
<CMD> zoomBox -9.93650 186.31850 26.79300 206.61150
<CMD> zoomBox -15.98750 178.71850 43.82050 211.76200
<CMD> zoomBox -18.93050 175.20600 51.43200 214.08100
<CMD> zoomBox -11.36250 183.92800 31.84950 207.80250
<CMD> zoomBox -6.79750 189.35600 19.74050 204.01800
<CMD> zoomBox -3.25350 193.67100 10.60000 201.32500
<CMD> zoomBox -1.76050 195.49000 6.74750 200.19050
<CMD> deselectAll
<CMD> selectPhyPin 0.0000 198.6050 0.5200 198.6850 4 rclk
<CMD> deselectAll
<CMD> zoomBox -2.87050 194.30150 8.90550 200.80750
<CMD> zoomBox -3.57650 193.54550 10.27800 201.20000
<CMD> selectWire 0.0600 198.0350 3.3400 198.1150 3 VSS
<CMD> deselectAll
<CMD> selectPhyPin 0.0000 195.7550 0.5200 195.8350 3 save
<CMD> zoomBox -2.50150 194.14750 7.50850 199.67800
<CMD> zoomBox -3.06700 193.81400 8.70950 200.32050
<CMD> zoomBox -3.73300 193.42150 10.12250 201.07650
<CMD> zoomBox -6.62500 191.79300 15.93650 204.25800
<CMD> zoomBox -16.33000 186.10550 34.51950 214.19950
<CMD> zoomBox -19.52700 183.90200 40.29600 216.95400
<CMD> zoomBox -11.23050 187.31100 25.50950 207.60950
<CMD> zoomBox -5.01450 189.78900 14.16500 200.38550
<CMD> zoomBox -2.35650 190.95250 9.42300 197.46050
<CMD> deselectAll
<CMD> selectWire -0.0400 192.9050 52.3400 192.9850 3 ifu_lsu_casa_e
<CMD> setLayerPreference Metal3 -isVisible 0
<CMD> zoomBox -5.63000 189.30850 13.55300 199.90700
<CMD> zoomBox -12.73550 185.83150 24.01450 206.13550
<CMD> zoomBox -22.27450 181.26000 37.56750 214.32250
<CMD> zoomBox -31.94100 176.48600 50.88700 222.24800
<CMD> zoomBox -53.64950 164.90050 81.22300 239.41700
<CMD> zoomBox -75.52400 152.59550 111.15150 255.73300
<CMD> zoomBox -106.25250 135.11250 152.12250 277.86350
<CMD> zoomBox -130.73750 124.09950 173.23300 292.04200
<CMD> zoomBox -160.28250 111.38900 197.33000 308.96850
<CMD> zoomBox -75.80850 140.99800 143.81150 262.33700
<CMD> zoomBox -31.19700 159.27400 103.67750 233.79150
<CMD> zoomBox -21.51700 164.17200 93.12650 227.51200
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> deselectAll
<CMD> zoomBox -26.11350 158.42600 108.76150 232.94400
<CMD> zoomBox -31.52200 151.66650 127.15550 239.33500
<CMD> zoomBox -18.16000 169.23050 79.28850 223.07050
<CMD> zoomBox -9.31200 182.71750 41.55700 210.82250
<CMD> zoomBox -4.80700 189.92950 21.74800 204.60100
<CMD> zoomBox -2.45400 193.77400 11.40850 201.43300
<CMD> zoomBox -1.46300 195.53500 7.05100 200.23900
<CMD> zoomBox -0.70650 196.87550 3.73800 199.33100
<CMD> selectWire 0.6600 148.8250 0.7400 198.6850 4 rclk
<CMD> zoomBox -1.72500 195.47800 6.79000 200.18250
<CMD> zoomBox -3.71500 192.48200 12.59800 201.49500
<CMD> zoomBox -7.51300 186.91150 23.73950 204.17850
<CMD> zoomBox -12.50850 179.73800 38.38150 207.85450
<CMD> zoomBox -20.69050 168.21700 62.17550 214.00000
<CMD> zoomBox -16.08600 177.30700 43.78450 210.38500
<CMD> zoomBox -8.61650 185.92200 28.15250 206.23650
<CMD> zoomBox -2.90200 192.16200 16.29200 202.76650
<CMD> zoomBox -0.80750 194.57950 10.98100 201.09250
<CMD> zoomBox -1.54100 192.73250 14.77600 201.74750
<CMD> zoomBox -2.59150 190.17600 19.99350 202.65400
<CMD> zoomBox -6.10900 184.35400 30.66800 204.67300
<CMD> zoomBox -9.60200 178.62400 41.30050 206.74750
<CMD> zoomBox -14.43650 170.69350 56.01700 209.61900
<CMD> zoomBox -21.12850 159.71750 76.38550 213.59350
<CMD> zoomBox -31.31900 145.39900 103.64900 219.96800
<CMD> zoomBox -54.77100 113.62700 165.00200 235.05050
<CMD> zoomBox -39.51100 136.74000 119.27500 224.46850
<CMD> zoomBox -23.84400 161.55350 73.67000 215.42950
<CMD> zoomBox -14.92900 177.36500 44.95750 210.45200
<CMD> zoomBox -9.18250 187.03250 27.59550 207.35200
<CMD> zoomBox -6.62650 191.08350 19.94550 205.76450
<CMD> deselectAll
<CMD> selectWire 0.6600 148.8250 0.7400 198.6850 4 rclk
<CMD> zoomBox -11.33500 186.28050 31.93400 210.18650
<CMD> zoomBox -19.17200 172.05000 63.72050 217.84750
<CMD> zoomBox -35.23050 145.34050 123.56650 233.07500
<CMD> zoomBox -58.41500 111.79450 200.16000 254.65600
<CMD> zoomBox -96.16650 57.17150 324.87950 289.79750
<CMD> zoomBox -159.46050 -28.88950 526.14300 349.90350
<CMD> zoomBox -91.76550 40.15500 329.28100 272.78150
<CMD> zoomBox -53.73500 89.55800 204.84100 232.42000
<CMD> zoomBox -32.66950 131.69000 126.12900 219.42550
<CMD> zoomBox -19.90850 158.44300 77.61450 212.32400
<CMD> zoomBox -12.89300 174.78650 46.99900 207.87650
<CMD> zoomBox -8.23800 184.63900 28.54400 204.96100
<CMD> zoomBox -224.81300 8.12000 322.09150 310.28250
<CMD> zoomBox -311.03750 -63.41050 445.92500 354.80800
<CMD> zoomBox -208.73000 -7.13000 338.17500 295.03250
<CMD> zoomBox -98.01100 49.84950 237.85750 235.41550
<CMD> zoomBox -34.21350 84.57400 172.05250 198.53500
<CMD> zoomBox 5.82900 106.82500 132.50250 176.81150
<CMD> zoomBox 30.19850 118.46300 107.99200 161.44350
<CMD> zoomBox 45.06150 125.59300 92.83650 151.98850
<CMD> zoomBox 56.30700 131.02700 81.24650 144.80600
<CMD> zoomBox 61.02200 133.35800 76.33850 141.82050
<CMD> ctd_win -side none -id ctd_window
Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late...
Clock tree timing engine global stage delay update for AV_0100_wc_rc125_setup_dc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
<CMD> selectInst {addsub_sub_dff_lo/q_reg[58]}
<CMD> zoomSelected
<CMD> deselectInst {addsub_sub_dff_lo/q_reg[58]}
<CMD> selectInst RC_CG_HIER_INST0/RC_CGIC_INST
<CMD> zoomSelected
<CMD> deselectInst RC_CG_HIER_INST0/RC_CGIC_INST

--------------------------------------------------------------------------------
Exiting Innovus on Wed Apr 24 15:12:29 2024
  Total CPU time:     0:10:01
  Total real time:    1:20:37
  Peak memory (main): 2132.54MB


*** Memory Usage v#1 (Current mem = 3067.953M, initial mem = 478.035M) ***
*** Message Summary: 31517 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:09:48, real=1:20:35, mem=3068.0M) ---
