Release 14.5 Map P.58f (nt64)
Xilinx Map Application Log File for Design 'ncas1000_top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7k160t-ffg676-2 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off
-power off -o ncas1000_top_map.ncd ncas1000_top.ngd ncas1000_top.pcf 
Target Device  : xc7k160t
Target Package : ffg676
Target Speed   : -2
Mapper Version : kintex7 -- $Revision: 1.55 $
Mapped Date    : Mon Feb 01 18:20:20 2016

WARNING:LIT:701 - PAD symbol "mgt_rxp<1>" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "mgt_rxp<1>" is not constrained (LOC) to a specific
   location.
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Pack:1653 - At least one timing constraint is impossible to meet because component delays alone exceed the constraint. A timing
   constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the Timing Analyzer (GUI) or TRCE
   (command line) with the Mapped NCD and PCF files to identify which constraints and paths are failing because of the component delays
   alone. If the failing path(s) is mapped to Xilinx components as expected, consider relaxing the constraint. If it is not mapped to
   components as expected, re-evaluate your HDL and how synthesis is optimizing the path. To allow the tools to bypass this error, set the
   environment variable XIL_TIMING_ALLOW_IMPOSSIBLE to 1.


   For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for more information on TRCE,
   consult the Xilinx Command Line Tools User Guide "TRACE" chapter.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_u0_pll_27m_clkout1 = PERIOD TIMEGRP "u | SETUP       |    -3.754ns|   338.699ns|       1|        3754
  0_pll_27m_clkout1" TS_clk_27m / 4.6704545 | HOLD        |     0.057ns|            |       0|           0
  5 HIGH 50%                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_u0_pll_27m_clkout0 = PERIOD TIMEGRP "u | SETUP       |    -3.576ns|   142.472ns|       1|        3576
  0_pll_27m_clkout0" TS_clk_27m / 3.7027027 | HOLD        |     0.008ns|            |       0|           0
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns H | SETUP       |    27.882ns|     2.118ns|       0|           0
  IGH 50%                                   | HOLD        |    -0.102ns|            |      56|        5692
----------------------------------------------------------------------------------------------------------
  TS_clk_27m = PERIOD TIMEGRP "clk_27m" 37. | SETUP       |    36.085ns|     0.952ns|       0|           0
  037 ns HIGH 50%                           | HOLD        |     0.060ns|            |       0|           0
                                            | MINLOWPULSE |    27.036ns|    10.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    14.395ns|     0.605ns|       0|           0
   TO TIMEGRP "J_CLK" 15 ns                 | HOLD        |     0.083ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    14.733ns|     0.267ns|       0|           0
   TO TIMEGRP "U_CLK" 15 ns                 | HOLD        |     0.060ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_D2_TO_T2_ila_pro_0_path" TIG     | SETUP       |         N/A|     0.471ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J2_TO_D2_ila_pro_0_path" TIG     | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_J3_TO_D2_ila_pro_0_path" TIG     | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_J4_TO_D2_ila_pro_0_path" TIG     | SETUP       |         N/A|     0.309ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J_TO_D_path" TIG                 | SETUP       |         N/A|     1.965ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_D_TO_J_path" TIG                 | SETUP       |         N/A|     0.554ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_clk_27m
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TS_clk_27m                     |     37.037ns|     10.000ns|   1581.878ns|            0|            2|         1542|   
      794|
| TS_u0_pll_27m_clkout1         |      7.930ns|    338.699ns|          N/A|            1|            0|            4|   
        0|
| TS_u0_pll_27m_clkout0         |     10.003ns|    142.472ns|          N/A|            1|            0|          790|   
        0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

3 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 46 secs 
Total CPU  time at the beginning of Placer: 41 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f605cf37) REAL time: 51 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:f605cf37) REAL time: 51 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:bf994989) REAL time: 51 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:e1469bd6) REAL time: 58 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:e1469bd6) REAL time: 58 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:e1469bd6) REAL time: 59 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:e1469bd6) REAL time: 59 secs 

Phase 8.8  Global Placement
........................................
....................
..................
..............................
..........................................................
Phase 8.8  Global Placement (Checksum:cb1190eb) REAL time: 1 mins 11 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:cb1190eb) REAL time: 1 mins 11 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:4cd5dbbb) REAL time: 1 mins 17 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:4cd5dbbb) REAL time: 1 mins 17 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:4cd5dbbb) REAL time: 1 mins 17 secs 

Total REAL time to Placer completion: 1 mins 25 secs 
Total CPU  time to Placer completion: 1 mins 20 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:372 - Gated clock. Clock net icon_control0<13> is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:2381 - Issue with pin connections and/or configuration
   on block:<u0_common_block/gtxe2_common_lane1_i>:<GTXE2_COMMON_GTXE2_COMMON>. 
   The output clock pins QPLLOUTCLK and QPLLOUTREFCLK should be connected
   (unless this is just for access to the DRP).

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:    5
Slice Logic Utilization:
  Number of Slice Registers:                 1,508 out of 202,800    1%
    Number used as Flip Flops:               1,491
    Number used as Latches:                     17
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      1,146 out of 101,400    1%
    Number used as logic:                      814 out of 101,400    1%
      Number using O6 output only:             428
      Number using O5 output only:             197
      Number using O5 and O6:                  189
      Number used as ROM:                        0
    Number used as Memory:                     233 out of  35,000    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:           233
        Number using O6 output only:           191
        Number using O5 output only:             1
        Number using O5 and O6:                 41
    Number used exclusively as route-thrus:     99
      Number with same-slice register load:     81
      Number with same-slice carry load:        18
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   703 out of  25,350    2%
  Number of LUT Flip Flop pairs used:        1,660
    Number with an unused Flip Flop:           343 out of   1,660   20%
    Number with an unused LUT:                 514 out of   1,660   30%
    Number of fully used LUT-FF pairs:         803 out of   1,660   48%
    Number of unique control sets:             138
    Number of slice register sites lost
      to control set restrictions:             602 out of 202,800    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         7 out of     400    1%
    Number of LOCed IOBs:                        7 out of       7  100%
    Number of bonded IPADs:                      6
      Number of LOCed IPADs:                     2 out of       6   33%
    Number of bonded OPADs:                      4

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  2 out of     325    1%
    Number using RAMB36E1 only:                  2
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  1 out of     650    1%
    Number using RAMB18E1 only:                  1
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      7 out of      32   21%
    Number used as BUFGs:                        7
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     400    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     400    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0%
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     400    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      32    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      32    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     120    0%
  Number of BUFRs:                               0 out of      32    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     600    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE2_CHANNELs:                      2 out of       8   25%
    Number of LOCed GTXE2_CHANNELs:              2 out of       2  100%
  Number of GTXE2_COMMONs:                       2 out of       2  100%
  Number of IBUFDS_GTE2s:                        1 out of       4   25%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       8    0%
  Number of IN_FIFOs:                            0 out of      32    0%
  Number of MMCME2_ADVs:                         1 out of       8   12%
  Number of OUT_FIFOs:                           0 out of      32    0%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         0 out of       8    0%
  Number of PHY_CONTROLs:                        0 out of       8    0%
  Number of PLLE2_ADVs:                          0 out of       8    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

  Number of RPM macros:            9
Average Fanout of Non-Clock Nets:                2.65

Peak Memory Usage:  948 MB
Total REAL time to MAP completion:  1 mins 29 secs 
Total CPU time to MAP completion:   1 mins 23 secs 

Mapping completed.
See MAP report file "ncas1000_top_map.mrp" for details.
