#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "c:\iverilog\lib\ivl\system.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\va_math.vpi";
S_0000023aa7e57b20 .scope module, "tb_r2r" "tb_r2r" 2 3;
 .timescale -9 -12;
v0000023aa7f079a0_0 .net "OX1", 9 0, L_0000023aa7f62680;  1 drivers
v0000023aa7f07a40_0 .net "OY1", 8 0, L_0000023aa7f627c0;  1 drivers
v0000023aa7f07ae0_0 .var "RGB", 2 0;
v0000023aa7f06460_0 .net "Rfinish", 0 0, v0000023aa7efe240_0;  1 drivers
v0000023aa7f07d60_0 .var "Rreset", 0 0;
v0000023aa7f07ea0_0 .var "Rstart", 0 0;
v0000023aa7f07f40_0 .var "_buff_add", 18 0;
v0000023aa7f09910_0 .var "clk", 0 0;
v0000023aa7f09410_0 .net "monitor_h_sync", 0 0, L_0000023aa7e9dce0;  1 drivers
v0000023aa7f099b0_0 .var "monitor_rest", 0 0;
v0000023aa7f09cd0_0 .net "monitor_v_sync", 0 0, L_0000023aa7e9df80;  1 drivers
v0000023aa7f08ab0_0 .net "monitor_video_on", 0 0, L_0000023aa7e9dff0;  1 drivers
v0000023aa7f09050_0 .net "p_x", 9 0, L_0000023aa7e9d2d0;  1 drivers
v0000023aa7f09a50_0 .net "p_y", 9 0, L_0000023aa7e9d420;  1 drivers
v0000023aa7f08650_0 .var "ram_read_addr", 7 0;
v0000023aa7f09730_0 .net "ram_read_data1", 31 0, L_0000023aa7e9d650;  1 drivers
v0000023aa7f092d0_0 .net "ram_read_data2", 31 0, L_0000023aa7e9dc00;  1 drivers
v0000023aa7f08a10_0 .net "ram_read_data3", 31 0, L_0000023aa7e9e140;  1 drivers
v0000023aa7f09c30_0 .net "ram_read_data4", 31 0, L_0000023aa7e9dc70;  1 drivers
v0000023aa7f086f0_0 .net "ram_read_data5", 31 0, L_0000023aa7e9d880;  1 drivers
v0000023aa7f085b0_0 .net "ram_read_data6", 31 0, L_0000023aa7e9e1b0;  1 drivers
v0000023aa7f094b0_0 .net "ram_read_data7", 31 0, L_0000023aa7e9d3b0;  1 drivers
v0000023aa7f08150_0 .net "ram_read_data8", 31 0, L_0000023aa7e9d6c0;  1 drivers
v0000023aa7f09d70_0 .net "ram_read_data9", 31 0, L_0000023aa7e9d730;  1 drivers
v0000023aa7f08790_0 .net "stat", 0 0, L_0000023aa7f62900;  1 drivers
v0000023aa7f08b50_0 .net "tfinish", 0 0, L_0000023aa7e9d8f0;  1 drivers
v0000023aa7f09550_0 .var "treset", 0 0;
v0000023aa7f095f0_0 .var/s "tx1", 31 0;
v0000023aa7f081f0_0 .var/s "tx2", 31 0;
v0000023aa7f08830_0 .var/s "tx3", 31 0;
v0000023aa7f08bf0_0 .var/s "ty1", 31 0;
v0000023aa7f080b0_0 .var/s "ty2", 31 0;
v0000023aa7f08fb0_0 .var/s "ty3", 31 0;
v0000023aa7f08c90_0 .var "vid_buff_we", 0 0;
E_0000023aa7e8e780 .event anyedge, v0000023aa7f03660_0, v0000023aa7e9f320_0;
E_0000023aa7e8e280/0 .event anyedge, v0000023aa7e9eba0_0, v0000023aa7f06780_0, v0000023aa7f066e0_0, v0000023aa7f028a0_0;
E_0000023aa7e8e280/1 .event anyedge, v0000023aa7f035c0_0;
E_0000023aa7e8e280 .event/or E_0000023aa7e8e280/0, E_0000023aa7e8e280/1;
E_0000023aa7e8e640/0 .event anyedge, v0000023aa7efee20_0, v0000023aa7eff460_0, v0000023aa7efece0_0, v0000023aa7eff5a0_0;
E_0000023aa7e8e640/1 .event anyedge, v0000023aa7efea60_0, v0000023aa7eff140_0;
E_0000023aa7e8e640 .event/or E_0000023aa7e8e640/0, E_0000023aa7e8e640/1;
S_0000023aa7e57cb0 .scope module, "c1" "video_buffer" 2 67, 3 1 0, S_0000023aa7e57b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 19 "read_addr";
    .port_info 3 /INPUT 19 "wr_addr";
    .port_info 4 /INPUT 1 "wr_data";
    .port_info 5 /OUTPUT 1 "read_data1";
P_0000023aa7e57960 .param/l "addr_width" 0 3 2, +C4<00000000000000000000000000010011>;
P_0000023aa7e57998 .param/l "data_width" 0 3 2, +C4<00000000000000000000000000000001>;
L_0000023aa7f0a9c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000023aa7e9df10 .functor XNOR 1, L_0000023aa7f63e40, L_0000023aa7f0a9c0, C4<0>, C4<0>;
v0000023aa7e9f140_0 .net *"_ivl_0", 0 0, L_0000023aa7f63e40;  1 drivers
L_0000023aa7f0aa08 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000023aa7e9f000_0 .net/2s *"_ivl_10", 1 0, L_0000023aa7f0aa08;  1 drivers
L_0000023aa7f0aa50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023aa7e9f780_0 .net/2s *"_ivl_12", 1 0, L_0000023aa7f0aa50;  1 drivers
v0000023aa7e9f1e0_0 .net *"_ivl_14", 1 0, L_0000023aa7f62ae0;  1 drivers
v0000023aa7e9f0a0_0 .net *"_ivl_2", 20 0, L_0000023aa7f633a0;  1 drivers
L_0000023aa7f0a978 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023aa7e9f3c0_0 .net *"_ivl_5", 1 0, L_0000023aa7f0a978;  1 drivers
v0000023aa7e9f960_0 .net/2u *"_ivl_6", 0 0, L_0000023aa7f0a9c0;  1 drivers
v0000023aa7e9fbe0_0 .net *"_ivl_8", 0 0, L_0000023aa7e9df10;  1 drivers
v0000023aa7e9ec40 .array "buffer", 0 524287, 0 0;
v0000023aa7e9ea60_0 .net "clk", 0 0, v0000023aa7f09910_0;  1 drivers
v0000023aa7e9eb00_0 .net "read_addr", 18 0, v0000023aa7f07f40_0;  1 drivers
v0000023aa7e9f320_0 .net "read_data1", 0 0, L_0000023aa7f62900;  alias, 1 drivers
v0000023aa7e9eba0_0 .net "we", 0 0, v0000023aa7f08c90_0;  1 drivers
v0000023aa7e9f460_0 .net "wr_addr", 18 0, v0000023aa7f07f40_0;  alias, 1 drivers
v0000023aa7e9fd20_0 .net "wr_data", 0 0, v0000023aa7f08c90_0;  alias, 1 drivers
E_0000023aa7e8f180 .event posedge, v0000023aa7e9ea60_0;
L_0000023aa7f63e40 .array/port v0000023aa7e9ec40, L_0000023aa7f633a0;
L_0000023aa7f633a0 .concat [ 19 2 0 0], v0000023aa7f07f40_0, L_0000023aa7f0a978;
L_0000023aa7f62ae0 .functor MUXZ 2, L_0000023aa7f0aa50, L_0000023aa7f0aa08, L_0000023aa7e9df10, C4<>;
L_0000023aa7f62900 .part L_0000023aa7f62ae0, 0, 1;
S_0000023aa7e410f0 .scope module, "circ3" "ROM2RAM" 2 13, 4 1 0, S_0000023aa7e57b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "finish";
    .port_info 4 /INPUT 8 "ram_read_addr";
    .port_info 5 /OUTPUT 32 "ram_read_data1";
    .port_info 6 /OUTPUT 32 "ram_read_data2";
    .port_info 7 /OUTPUT 32 "ram_read_data3";
    .port_info 8 /OUTPUT 32 "ram_read_data4";
    .port_info 9 /OUTPUT 32 "ram_read_data5";
    .port_info 10 /OUTPUT 32 "ram_read_data6";
    .port_info 11 /OUTPUT 32 "ram_read_data7";
    .port_info 12 /OUTPUT 32 "ram_read_data8";
    .port_info 13 /OUTPUT 32 "ram_read_data9";
P_0000023aa7e57e40 .param/l "addr_width" 0 4 2, +C4<00000000000000000000000000001000>;
P_0000023aa7e57e78 .param/l "data_width" 0 4 2, +C4<00000000000000000000000000100000>;
P_0000023aa7e57eb0 .param/l "rom_theke_ram" 1 4 10, C4<01>;
P_0000023aa7e57ee8 .param/l "sesh" 1 4 11, C4<10>;
P_0000023aa7e57f20 .param/l "suru" 1 4 9, C4<00>;
P_0000023aa7e57f58 .param/l "vul" 1 4 12, C4<11>;
L_0000023aa7f0a540 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000023aa7eff780_0 .net/2u *"_ivl_0", 1 0, L_0000023aa7f0a540;  1 drivers
v0000023aa7efeb00_0 .net *"_ivl_10", 0 0, L_0000023aa7f62fe0;  1 drivers
L_0000023aa7f0a618 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000023aa7eff1e0_0 .net/2u *"_ivl_12", 0 0, L_0000023aa7f0a618;  1 drivers
L_0000023aa7f0a660 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023aa7efe880_0 .net/2u *"_ivl_14", 0 0, L_0000023aa7f0a660;  1 drivers
L_0000023aa7f0a6a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000023aa7eff8c0_0 .net/2u *"_ivl_18", 1 0, L_0000023aa7f0a6a8;  1 drivers
v0000023aa7effb40_0 .net *"_ivl_2", 0 0, L_0000023aa7f62f40;  1 drivers
v0000023aa7eff960_0 .net *"_ivl_20", 0 0, L_0000023aa7f63300;  1 drivers
L_0000023aa7f0a6f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000023aa7effa00_0 .net/2u *"_ivl_22", 7 0, L_0000023aa7f0a6f0;  1 drivers
L_0000023aa7f0a738 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000023aa7effbe0_0 .net/2u *"_ivl_26", 1 0, L_0000023aa7f0a738;  1 drivers
v0000023aa7efeba0_0 .net *"_ivl_28", 0 0, L_0000023aa7f62d60;  1 drivers
L_0000023aa7f0a780 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023aa7effaa0_0 .net/2u *"_ivl_30", 31 0, L_0000023aa7f0a780;  1 drivers
L_0000023aa7f0a7c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000023aa7efed80_0 .net/2u *"_ivl_34", 1 0, L_0000023aa7f0a7c8;  1 drivers
v0000023aa7effc80_0 .net *"_ivl_36", 0 0, L_0000023aa7f62540;  1 drivers
L_0000023aa7f0a810 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000023aa7effd20_0 .net/2u *"_ivl_38", 7 0, L_0000023aa7f0a810;  1 drivers
L_0000023aa7f0a588 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000023aa7effdc0_0 .net/2u *"_ivl_4", 7 0, L_0000023aa7f0a588;  1 drivers
L_0000023aa7f0a5d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000023aa7efff00_0 .net/2u *"_ivl_8", 1 0, L_0000023aa7f0a5d0;  1 drivers
v0000023aa7efe100_0 .var "addr_counter_next", 7 0;
v0000023aa7efe1a0_0 .var "addr_counter_reg", 7 0;
v0000023aa7efe2e0_0 .net "clk", 0 0, v0000023aa7f09910_0;  alias, 1 drivers
v0000023aa7efe240_0 .var "finish", 0 0;
v0000023aa7efe420_0 .net "local_ram_read_addr", 7 0, L_0000023aa7f639e0;  1 drivers
v0000023aa7f01d30_0 .net "ram_read_addr", 7 0, v0000023aa7f08650_0;  1 drivers
v0000023aa7f00cf0_0 .net "ram_read_data1", 31 0, L_0000023aa7e9d650;  alias, 1 drivers
v0000023aa7f007f0_0 .net "ram_read_data2", 31 0, L_0000023aa7e9dc00;  alias, 1 drivers
v0000023aa7f01650_0 .net "ram_read_data3", 31 0, L_0000023aa7e9e140;  alias, 1 drivers
v0000023aa7f016f0_0 .net "ram_read_data4", 31 0, L_0000023aa7e9dc70;  alias, 1 drivers
v0000023aa7f01790_0 .net "ram_read_data5", 31 0, L_0000023aa7e9d880;  alias, 1 drivers
v0000023aa7f00d90_0 .net "ram_read_data6", 31 0, L_0000023aa7e9e1b0;  alias, 1 drivers
v0000023aa7f00e30_0 .net "ram_read_data7", 31 0, L_0000023aa7e9d3b0;  alias, 1 drivers
v0000023aa7f01a10_0 .net "ram_read_data8", 31 0, L_0000023aa7e9d6c0;  alias, 1 drivers
v0000023aa7f00430_0 .net "ram_read_data9", 31 0, L_0000023aa7e9d730;  alias, 1 drivers
v0000023aa7f00610_0 .net "ram_we", 0 0, L_0000023aa7f63620;  1 drivers
v0000023aa7f01150_0 .net "ram_wr_addr", 7 0, L_0000023aa7f62a40;  1 drivers
v0000023aa7f01830_0 .net "ram_write_data", 31 0, L_0000023aa7f62720;  1 drivers
v0000023aa7f01970_0 .net "reset", 0 0, v0000023aa7f07d60_0;  1 drivers
v0000023aa7f009d0_0 .net "rom_data", 31 0, v0000023aa7efe060_0;  1 drivers
v0000023aa7f00750_0 .net "rom_read_addr", 7 0, L_0000023aa7f63ee0;  1 drivers
v0000023aa7f018d0_0 .net "start", 0 0, v0000023aa7f07ea0_0;  1 drivers
v0000023aa7f00f70_0 .var "state_next", 1 0;
v0000023aa7f00930_0 .var "state_reg", 1 0;
E_0000023aa7e8eac0 .event anyedge, v0000023aa7f00930_0, v0000023aa7efe1a0_0, v0000023aa7f018d0_0;
E_0000023aa7e8f0c0/0 .event anyedge, v0000023aa7f01970_0;
E_0000023aa7e8f0c0/1 .event posedge, v0000023aa7e9ea60_0;
E_0000023aa7e8f0c0 .event/or E_0000023aa7e8f0c0/0, E_0000023aa7e8f0c0/1;
L_0000023aa7f62f40 .cmp/eq 2, v0000023aa7f00930_0, L_0000023aa7f0a540;
L_0000023aa7f639e0 .functor MUXZ 8, L_0000023aa7f0a588, v0000023aa7f08650_0, L_0000023aa7f62f40, C4<>;
L_0000023aa7f62fe0 .cmp/eq 2, v0000023aa7f00930_0, L_0000023aa7f0a5d0;
L_0000023aa7f63620 .functor MUXZ 1, L_0000023aa7f0a660, L_0000023aa7f0a618, L_0000023aa7f62fe0, C4<>;
L_0000023aa7f63300 .cmp/eq 2, v0000023aa7f00930_0, L_0000023aa7f0a6a8;
L_0000023aa7f62a40 .functor MUXZ 8, L_0000023aa7f0a6f0, v0000023aa7efe1a0_0, L_0000023aa7f63300, C4<>;
L_0000023aa7f62d60 .cmp/eq 2, v0000023aa7f00930_0, L_0000023aa7f0a738;
L_0000023aa7f62720 .functor MUXZ 32, L_0000023aa7f0a780, v0000023aa7efe060_0, L_0000023aa7f62d60, C4<>;
L_0000023aa7f62540 .cmp/eq 2, v0000023aa7f00930_0, L_0000023aa7f0a7c8;
L_0000023aa7f63ee0 .functor MUXZ 8, L_0000023aa7f0a810, v0000023aa7efe1a0_0, L_0000023aa7f62540, C4<>;
S_0000023aa7e41280 .scope module, "circ1" "RAM" 4 21, 5 1 0, S_0000023aa7e410f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 8 "read_addr";
    .port_info 3 /INPUT 8 "wr_addr";
    .port_info 4 /INPUT 32 "wr_data";
    .port_info 5 /OUTPUT 32 "read_data1";
    .port_info 6 /OUTPUT 32 "read_data2";
    .port_info 7 /OUTPUT 32 "read_data3";
    .port_info 8 /OUTPUT 32 "read_data4";
    .port_info 9 /OUTPUT 32 "read_data5";
    .port_info 10 /OUTPUT 32 "read_data6";
    .port_info 11 /OUTPUT 32 "read_data7";
    .port_info 12 /OUTPUT 32 "read_data8";
    .port_info 13 /OUTPUT 32 "read_data9";
P_0000023aa7e571e0 .param/l "addr_width" 0 5 2, +C4<00000000000000000000000000001000>;
P_0000023aa7e57218 .param/l "data_width" 0 5 2, +C4<00000000000000000000000000100000>;
L_0000023aa7e9d650 .functor BUFZ 32, L_0000023aa7f09690, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023aa7e9dc00 .functor BUFZ 32, L_0000023aa7f09af0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023aa7e9e140 .functor BUFZ 32, L_0000023aa7f088d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023aa7e9dc70 .functor BUFZ 32, L_0000023aa7f08330, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023aa7e9d880 .functor BUFZ 32, L_0000023aa7f09f50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023aa7e9e1b0 .functor BUFZ 32, L_0000023aa7f08510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023aa7e9d3b0 .functor BUFZ 32, L_0000023aa7f08dd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023aa7e9d6c0 .functor BUFZ 32, L_0000023aa7f09190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023aa7e9d730 .functor BUFZ 32, L_0000023aa7f62b80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023aa7e9f500_0 .net *"_ivl_0", 31 0, L_0000023aa7f09690;  1 drivers
v0000023aa7e9ece0_0 .net *"_ivl_10", 31 0, L_0000023aa7f09370;  1 drivers
v0000023aa7e9e7e0_0 .net *"_ivl_100", 31 0, L_0000023aa7f636c0;  1 drivers
L_0000023aa7f0a0c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023aa7e9f640_0 .net *"_ivl_13", 23 0, L_0000023aa7f0a0c0;  1 drivers
L_0000023aa7f0a108 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023aa7e9e4c0_0 .net/2u *"_ivl_14", 31 0, L_0000023aa7f0a108;  1 drivers
v0000023aa7e9ef60_0 .net *"_ivl_16", 31 0, L_0000023aa7f09870;  1 drivers
v0000023aa7e9f820_0 .net *"_ivl_2", 9 0, L_0000023aa7f097d0;  1 drivers
v0000023aa7e9f6e0_0 .net *"_ivl_20", 31 0, L_0000023aa7f088d0;  1 drivers
v0000023aa7e9ed80_0 .net *"_ivl_22", 31 0, L_0000023aa7f09e10;  1 drivers
L_0000023aa7f0a150 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023aa7e9f8c0_0 .net *"_ivl_25", 23 0, L_0000023aa7f0a150;  1 drivers
L_0000023aa7f0a198 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000023aa7e9ee20_0 .net/2u *"_ivl_26", 31 0, L_0000023aa7f0a198;  1 drivers
v0000023aa7e9fa00_0 .net *"_ivl_28", 31 0, L_0000023aa7f08290;  1 drivers
v0000023aa7e9faa0_0 .net *"_ivl_32", 31 0, L_0000023aa7f08330;  1 drivers
v0000023aa7e9fdc0_0 .net *"_ivl_34", 31 0, L_0000023aa7f083d0;  1 drivers
L_0000023aa7f0a1e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023aa7e9fb40_0 .net *"_ivl_37", 23 0, L_0000023aa7f0a1e0;  1 drivers
L_0000023aa7f0a228 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000023aa7e9fe60_0 .net/2u *"_ivl_38", 31 0, L_0000023aa7f0a228;  1 drivers
v0000023aa7e9ff00_0 .net *"_ivl_40", 31 0, L_0000023aa7f09b90;  1 drivers
v0000023aa7ea00e0_0 .net *"_ivl_44", 31 0, L_0000023aa7f09f50;  1 drivers
v0000023aa7e9eec0_0 .net *"_ivl_46", 31 0, L_0000023aa7f09eb0;  1 drivers
L_0000023aa7f0a270 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023aa7ea0180_0 .net *"_ivl_49", 23 0, L_0000023aa7f0a270;  1 drivers
L_0000023aa7f0a078 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023aa7e9e2e0_0 .net *"_ivl_5", 1 0, L_0000023aa7f0a078;  1 drivers
L_0000023aa7f0a2b8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000023aa7e9e600_0 .net/2u *"_ivl_50", 31 0, L_0000023aa7f0a2b8;  1 drivers
v0000023aa7e9e380_0 .net *"_ivl_52", 31 0, L_0000023aa7f08470;  1 drivers
v0000023aa7e9e560_0 .net *"_ivl_56", 31 0, L_0000023aa7f08510;  1 drivers
v0000023aa7e9e6a0_0 .net *"_ivl_58", 31 0, L_0000023aa7f08970;  1 drivers
L_0000023aa7f0a300 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023aa7e9e740_0 .net *"_ivl_61", 23 0, L_0000023aa7f0a300;  1 drivers
L_0000023aa7f0a348 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0000023aa7e9e880_0 .net/2u *"_ivl_62", 31 0, L_0000023aa7f0a348;  1 drivers
v0000023aa7e9e920_0 .net *"_ivl_64", 31 0, L_0000023aa7f08d30;  1 drivers
v0000023aa7e79d60_0 .net *"_ivl_68", 31 0, L_0000023aa7f08dd0;  1 drivers
v0000023aa7e79e00_0 .net *"_ivl_70", 31 0, L_0000023aa7f090f0;  1 drivers
L_0000023aa7f0a390 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023aa7e79ea0_0 .net *"_ivl_73", 23 0, L_0000023aa7f0a390;  1 drivers
L_0000023aa7f0a3d8 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0000023aa7e6f330_0 .net/2u *"_ivl_74", 31 0, L_0000023aa7f0a3d8;  1 drivers
v0000023aa7effe60_0 .net *"_ivl_76", 31 0, L_0000023aa7f08e70;  1 drivers
v0000023aa7efe6a0_0 .net *"_ivl_8", 31 0, L_0000023aa7f09af0;  1 drivers
v0000023aa7eff0a0_0 .net *"_ivl_80", 31 0, L_0000023aa7f09190;  1 drivers
v0000023aa7efe4c0_0 .net *"_ivl_82", 31 0, L_0000023aa7f08f10;  1 drivers
L_0000023aa7f0a420 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023aa7efec40_0 .net *"_ivl_85", 23 0, L_0000023aa7f0a420;  1 drivers
L_0000023aa7f0a468 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0000023aa7efe560_0 .net/2u *"_ivl_86", 31 0, L_0000023aa7f0a468;  1 drivers
v0000023aa7efe740_0 .net *"_ivl_88", 31 0, L_0000023aa7f09230;  1 drivers
v0000023aa7efeec0_0 .net *"_ivl_92", 31 0, L_0000023aa7f62b80;  1 drivers
v0000023aa7efe920_0 .net *"_ivl_94", 31 0, L_0000023aa7f63120;  1 drivers
L_0000023aa7f0a4b0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023aa7efe380_0 .net *"_ivl_97", 23 0, L_0000023aa7f0a4b0;  1 drivers
L_0000023aa7f0a4f8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0000023aa7efef60_0 .net/2u *"_ivl_98", 31 0, L_0000023aa7f0a4f8;  1 drivers
v0000023aa7eff640_0 .net "clk", 0 0, v0000023aa7f09910_0;  alias, 1 drivers
v0000023aa7efe600 .array "ram", 0 255, 31 0;
v0000023aa7efe9c0_0 .net "read_addr", 7 0, L_0000023aa7f639e0;  alias, 1 drivers
v0000023aa7efee20_0 .net "read_data1", 31 0, L_0000023aa7e9d650;  alias, 1 drivers
v0000023aa7eff460_0 .net "read_data2", 31 0, L_0000023aa7e9dc00;  alias, 1 drivers
v0000023aa7efe7e0_0 .net "read_data3", 31 0, L_0000023aa7e9e140;  alias, 1 drivers
v0000023aa7efece0_0 .net "read_data4", 31 0, L_0000023aa7e9dc70;  alias, 1 drivers
v0000023aa7eff5a0_0 .net "read_data5", 31 0, L_0000023aa7e9d880;  alias, 1 drivers
v0000023aa7eff000_0 .net "read_data6", 31 0, L_0000023aa7e9e1b0;  alias, 1 drivers
v0000023aa7efea60_0 .net "read_data7", 31 0, L_0000023aa7e9d3b0;  alias, 1 drivers
v0000023aa7eff140_0 .net "read_data8", 31 0, L_0000023aa7e9d6c0;  alias, 1 drivers
v0000023aa7eff820_0 .net "read_data9", 31 0, L_0000023aa7e9d730;  alias, 1 drivers
v0000023aa7eff500_0 .net "we", 0 0, L_0000023aa7f63620;  alias, 1 drivers
v0000023aa7eff6e0_0 .net "wr_addr", 7 0, L_0000023aa7f62a40;  alias, 1 drivers
v0000023aa7eff280_0 .net "wr_data", 31 0, L_0000023aa7f62720;  alias, 1 drivers
L_0000023aa7f09690 .array/port v0000023aa7efe600, L_0000023aa7f097d0;
L_0000023aa7f097d0 .concat [ 8 2 0 0], L_0000023aa7f639e0, L_0000023aa7f0a078;
L_0000023aa7f09af0 .array/port v0000023aa7efe600, L_0000023aa7f09870;
L_0000023aa7f09370 .concat [ 8 24 0 0], L_0000023aa7f639e0, L_0000023aa7f0a0c0;
L_0000023aa7f09870 .arith/sum 32, L_0000023aa7f09370, L_0000023aa7f0a108;
L_0000023aa7f088d0 .array/port v0000023aa7efe600, L_0000023aa7f08290;
L_0000023aa7f09e10 .concat [ 8 24 0 0], L_0000023aa7f639e0, L_0000023aa7f0a150;
L_0000023aa7f08290 .arith/sum 32, L_0000023aa7f09e10, L_0000023aa7f0a198;
L_0000023aa7f08330 .array/port v0000023aa7efe600, L_0000023aa7f09b90;
L_0000023aa7f083d0 .concat [ 8 24 0 0], L_0000023aa7f639e0, L_0000023aa7f0a1e0;
L_0000023aa7f09b90 .arith/sum 32, L_0000023aa7f083d0, L_0000023aa7f0a228;
L_0000023aa7f09f50 .array/port v0000023aa7efe600, L_0000023aa7f08470;
L_0000023aa7f09eb0 .concat [ 8 24 0 0], L_0000023aa7f639e0, L_0000023aa7f0a270;
L_0000023aa7f08470 .arith/sum 32, L_0000023aa7f09eb0, L_0000023aa7f0a2b8;
L_0000023aa7f08510 .array/port v0000023aa7efe600, L_0000023aa7f08d30;
L_0000023aa7f08970 .concat [ 8 24 0 0], L_0000023aa7f639e0, L_0000023aa7f0a300;
L_0000023aa7f08d30 .arith/sum 32, L_0000023aa7f08970, L_0000023aa7f0a348;
L_0000023aa7f08dd0 .array/port v0000023aa7efe600, L_0000023aa7f08e70;
L_0000023aa7f090f0 .concat [ 8 24 0 0], L_0000023aa7f639e0, L_0000023aa7f0a390;
L_0000023aa7f08e70 .arith/sum 32, L_0000023aa7f090f0, L_0000023aa7f0a3d8;
L_0000023aa7f09190 .array/port v0000023aa7efe600, L_0000023aa7f09230;
L_0000023aa7f08f10 .concat [ 8 24 0 0], L_0000023aa7f639e0, L_0000023aa7f0a420;
L_0000023aa7f09230 .arith/sum 32, L_0000023aa7f08f10, L_0000023aa7f0a468;
L_0000023aa7f62b80 .array/port v0000023aa7efe600, L_0000023aa7f636c0;
L_0000023aa7f63120 .concat [ 8 24 0 0], L_0000023aa7f639e0, L_0000023aa7f0a4b0;
L_0000023aa7f636c0 .arith/sum 32, L_0000023aa7f63120, L_0000023aa7f0a4f8;
S_0000023aa7e24170 .scope module, "circ2" "ROM" 4 40, 6 1 0, S_0000023aa7e410f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "read_addr";
    .port_info 1 /OUTPUT 32 "read_data";
P_0000023aa7e57260 .param/l "addr_width" 0 6 2, +C4<00000000000000000000000000001000>;
P_0000023aa7e57298 .param/l "data_width" 0 6 2, +C4<00000000000000000000000000100000>;
v0000023aa7efe060_0 .var "data", 31 0;
v0000023aa7eff320_0 .net "read_addr", 7 0, L_0000023aa7f63ee0;  alias, 1 drivers
v0000023aa7eff3c0_0 .net "read_data", 31 0, v0000023aa7efe060_0;  alias, 1 drivers
E_0000023aa7e8e940 .event anyedge, v0000023aa7eff320_0;
S_0000023aa7e17e50 .scope module, "circ6" "Vga_Sync" 2 83, 7 1 0, S_0000023aa7e57b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 10 "pixel_x";
    .port_info 3 /OUTPUT 10 "pixel_y";
    .port_info 4 /OUTPUT 1 "h_sync";
    .port_info 5 /OUTPUT 1 "v_sync";
    .port_info 6 /OUTPUT 1 "P_tick";
    .port_info 7 /OUTPUT 1 "video_on";
P_0000023aa7e1df60 .param/l "HB" 1 7 10, +C4<00000000000000000000000000010000>;
P_0000023aa7e1df98 .param/l "HD" 1 7 8, +C4<00000000000000000000001010000000>;
P_0000023aa7e1dfd0 .param/l "HF" 1 7 9, +C4<00000000000000000000000000110000>;
P_0000023aa7e1e008 .param/l "HR" 1 7 11, +C4<00000000000000000000000001100000>;
P_0000023aa7e1e040 .param/l "VB" 1 7 14, +C4<00000000000000000000000000100001>;
P_0000023aa7e1e078 .param/l "VD" 1 7 12, +C4<00000000000000000000000111100000>;
P_0000023aa7e1e0b0 .param/l "VF" 1 7 13, +C4<00000000000000000000000000001010>;
P_0000023aa7e1e0e8 .param/l "VR" 1 7 15, +C4<00000000000000000000000000000010>;
L_0000023aa7e9d960 .functor NOT 1, v0000023aa7f01330_0, C4<0>, C4<0>, C4<0>;
L_0000023aa7e9d9d0 .functor BUFZ 1, v0000023aa7f01330_0, C4<0>, C4<0>, C4<0>;
L_0000023aa7e9da40 .functor AND 1, L_0000023aa7f63f80, L_0000023aa7f634e0, C4<1>, C4<1>;
L_0000023aa7e9db20 .functor AND 1, L_0000023aa7f63d00, L_0000023aa7f63580, C4<1>, C4<1>;
L_0000023aa7e9dff0 .functor AND 1, L_0000023aa7f62c20, L_0000023aa7f62cc0, C4<1>, C4<1>;
L_0000023aa7e9dce0 .functor BUFZ 1, v0000023aa7f037a0_0, C4<0>, C4<0>, C4<0>;
L_0000023aa7e9df80 .functor BUFZ 1, v0000023aa7f02620_0, C4<0>, C4<0>, C4<0>;
L_0000023aa7e9d2d0 .functor BUFZ 10, v0000023aa7f03840_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0000023aa7e9d340 .functor BUFZ 1, L_0000023aa7e9d9d0, C4<0>, C4<0>, C4<0>;
L_0000023aa7e9d420 .functor BUFZ 10, v0000023aa7f029e0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0000023aa7f01510_0 .net "Mod2_next", 0 0, L_0000023aa7e9d960;  1 drivers
v0000023aa7f01330_0 .var "Mod2_reg", 0 0;
o0000023aa7eb1978 .functor BUFZ 1, C4<z>; HiZ drive
v0000023aa7f004d0_0 .net "P_tick", 0 0, o0000023aa7eb1978;  0 drivers
v0000023aa7f006b0_0 .net *"_ivl_12", 31 0, L_0000023aa7f62360;  1 drivers
L_0000023aa7f0ab28 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023aa7f01dd0_0 .net *"_ivl_15", 21 0, L_0000023aa7f0ab28;  1 drivers
L_0000023aa7f0ab70 .functor BUFT 1, C4<00000000000000000000001000001100>, C4<0>, C4<0>, C4<0>;
v0000023aa7f00570_0 .net/2u *"_ivl_16", 31 0, L_0000023aa7f0ab70;  1 drivers
v0000023aa7f00a70_0 .net *"_ivl_20", 31 0, L_0000023aa7f631c0;  1 drivers
L_0000023aa7f0abb8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023aa7f00890_0 .net *"_ivl_23", 21 0, L_0000023aa7f0abb8;  1 drivers
L_0000023aa7f0ac00 .functor BUFT 1, C4<00000000000000000000001010010000>, C4<0>, C4<0>, C4<0>;
v0000023aa7f01ab0_0 .net/2u *"_ivl_24", 31 0, L_0000023aa7f0ac00;  1 drivers
v0000023aa7f01010_0 .net *"_ivl_26", 0 0, L_0000023aa7f63f80;  1 drivers
v0000023aa7f010b0_0 .net *"_ivl_28", 31 0, L_0000023aa7f63440;  1 drivers
L_0000023aa7f0ac48 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023aa7f01b50_0 .net *"_ivl_31", 21 0, L_0000023aa7f0ac48;  1 drivers
L_0000023aa7f0ac90 .functor BUFT 1, C4<00000000000000000000001011101111>, C4<0>, C4<0>, C4<0>;
v0000023aa7f01e70_0 .net/2u *"_ivl_32", 31 0, L_0000023aa7f0ac90;  1 drivers
v0000023aa7f01bf0_0 .net *"_ivl_34", 0 0, L_0000023aa7f634e0;  1 drivers
v0000023aa7f00b10_0 .net *"_ivl_38", 31 0, L_0000023aa7f62ea0;  1 drivers
v0000023aa7f01f10_0 .net *"_ivl_4", 31 0, L_0000023aa7f63c60;  1 drivers
L_0000023aa7f0acd8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023aa7f001b0_0 .net *"_ivl_41", 21 0, L_0000023aa7f0acd8;  1 drivers
L_0000023aa7f0ad20 .functor BUFT 1, C4<00000000000000000000001000000001>, C4<0>, C4<0>, C4<0>;
v0000023aa7f01c90_0 .net/2u *"_ivl_42", 31 0, L_0000023aa7f0ad20;  1 drivers
v0000023aa7f00bb0_0 .net *"_ivl_44", 0 0, L_0000023aa7f63d00;  1 drivers
v0000023aa7f011f0_0 .net *"_ivl_46", 31 0, L_0000023aa7f629a0;  1 drivers
L_0000023aa7f0ad68 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023aa7f00c50_0 .net *"_ivl_49", 21 0, L_0000023aa7f0ad68;  1 drivers
L_0000023aa7f0adb0 .functor BUFT 1, C4<00000000000000000000001000000010>, C4<0>, C4<0>, C4<0>;
v0000023aa7f00ed0_0 .net/2u *"_ivl_50", 31 0, L_0000023aa7f0adb0;  1 drivers
v0000023aa7f01290_0 .net *"_ivl_52", 0 0, L_0000023aa7f63580;  1 drivers
v0000023aa7f00070_0 .net *"_ivl_56", 31 0, L_0000023aa7f63800;  1 drivers
L_0000023aa7f0adf8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023aa7f00110_0 .net *"_ivl_59", 21 0, L_0000023aa7f0adf8;  1 drivers
L_0000023aa7f0ae40 .functor BUFT 1, C4<00000000000000000000001010000000>, C4<0>, C4<0>, C4<0>;
v0000023aa7f00390_0 .net/2u *"_ivl_60", 31 0, L_0000023aa7f0ae40;  1 drivers
v0000023aa7f00250_0 .net *"_ivl_62", 0 0, L_0000023aa7f62c20;  1 drivers
v0000023aa7f002f0_0 .net *"_ivl_64", 31 0, L_0000023aa7f622c0;  1 drivers
L_0000023aa7f0ae88 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023aa7f013d0_0 .net *"_ivl_67", 21 0, L_0000023aa7f0ae88;  1 drivers
L_0000023aa7f0aed0 .functor BUFT 1, C4<00000000000000000000000111100000>, C4<0>, C4<0>, C4<0>;
v0000023aa7f01470_0 .net/2u *"_ivl_68", 31 0, L_0000023aa7f0aed0;  1 drivers
L_0000023aa7f0aa98 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023aa7f015b0_0 .net *"_ivl_7", 21 0, L_0000023aa7f0aa98;  1 drivers
v0000023aa7f03480_0 .net *"_ivl_70", 0 0, L_0000023aa7f62cc0;  1 drivers
L_0000023aa7f0aae0 .functor BUFT 1, C4<00000000000000000000001100011111>, C4<0>, C4<0>, C4<0>;
v0000023aa7f03340_0 .net/2u *"_ivl_8", 31 0, L_0000023aa7f0aae0;  1 drivers
v0000023aa7f02800_0 .net "clk", 0 0, v0000023aa7f09910_0;  alias, 1 drivers
v0000023aa7f032a0_0 .var "h_count_next", 9 0;
v0000023aa7f03840_0 .var "h_count_reg", 9 0;
v0000023aa7f02580_0 .net "h_end", 0 0, L_0000023aa7f63760;  1 drivers
v0000023aa7f03020_0 .net "h_sync", 0 0, L_0000023aa7e9dce0;  alias, 1 drivers
v0000023aa7f030c0_0 .net "h_sync_next", 0 0, L_0000023aa7e9da40;  1 drivers
v0000023aa7f037a0_0 .var "h_sync_reg", 0 0;
v0000023aa7f02ee0_0 .net "p_tick", 0 0, L_0000023aa7e9d340;  1 drivers
v0000023aa7f03a20_0 .net "pixel_tick", 0 0, L_0000023aa7e9d9d0;  1 drivers
v0000023aa7f028a0_0 .net "pixel_x", 9 0, L_0000023aa7e9d2d0;  alias, 1 drivers
v0000023aa7f035c0_0 .net "pixel_y", 9 0, L_0000023aa7e9d420;  alias, 1 drivers
v0000023aa7f038e0_0 .net "reset", 0 0, v0000023aa7f099b0_0;  1 drivers
v0000023aa7f03e80_0 .var "v_count_next", 9 0;
v0000023aa7f029e0_0 .var "v_count_reg", 9 0;
v0000023aa7f03c00_0 .net "v_end", 0 0, L_0000023aa7f620e0;  1 drivers
v0000023aa7f02f80_0 .net "v_sync", 0 0, L_0000023aa7e9df80;  alias, 1 drivers
v0000023aa7f03980_0 .net "v_sync_next", 0 0, L_0000023aa7e9db20;  1 drivers
v0000023aa7f02620_0 .var "v_sync_reg", 0 0;
v0000023aa7f03660_0 .net "video_on", 0 0, L_0000023aa7e9dff0;  alias, 1 drivers
E_0000023aa7e8ee00 .event anyedge, v0000023aa7f03a20_0, v0000023aa7f02580_0, v0000023aa7f03c00_0, v0000023aa7f029e0_0;
E_0000023aa7e8e5c0 .event anyedge, v0000023aa7f03a20_0, v0000023aa7f02580_0, v0000023aa7f03840_0;
E_0000023aa7e8e980 .event posedge, v0000023aa7f038e0_0, v0000023aa7e9ea60_0;
L_0000023aa7f63c60 .concat [ 10 22 0 0], v0000023aa7f03840_0, L_0000023aa7f0aa98;
L_0000023aa7f63760 .cmp/eq 32, L_0000023aa7f63c60, L_0000023aa7f0aae0;
L_0000023aa7f62360 .concat [ 10 22 0 0], v0000023aa7f029e0_0, L_0000023aa7f0ab28;
L_0000023aa7f620e0 .cmp/eq 32, L_0000023aa7f62360, L_0000023aa7f0ab70;
L_0000023aa7f631c0 .concat [ 10 22 0 0], v0000023aa7f03840_0, L_0000023aa7f0abb8;
L_0000023aa7f63f80 .cmp/ge 32, L_0000023aa7f631c0, L_0000023aa7f0ac00;
L_0000023aa7f63440 .concat [ 10 22 0 0], v0000023aa7f03840_0, L_0000023aa7f0ac48;
L_0000023aa7f634e0 .cmp/ge 32, L_0000023aa7f0ac90, L_0000023aa7f63440;
L_0000023aa7f62ea0 .concat [ 10 22 0 0], v0000023aa7f029e0_0, L_0000023aa7f0acd8;
L_0000023aa7f63d00 .cmp/ge 32, L_0000023aa7f62ea0, L_0000023aa7f0ad20;
L_0000023aa7f629a0 .concat [ 10 22 0 0], v0000023aa7f029e0_0, L_0000023aa7f0ad68;
L_0000023aa7f63580 .cmp/ge 32, L_0000023aa7f0adb0, L_0000023aa7f629a0;
L_0000023aa7f63800 .concat [ 10 22 0 0], v0000023aa7f03840_0, L_0000023aa7f0adf8;
L_0000023aa7f62c20 .cmp/ge 32, L_0000023aa7f63800, L_0000023aa7f0ae40;
L_0000023aa7f622c0 .concat [ 10 22 0 0], v0000023aa7f029e0_0, L_0000023aa7f0ae88;
L_0000023aa7f62cc0 .cmp/ge 32, L_0000023aa7f622c0, L_0000023aa7f0aed0;
S_0000023aa7e2de60 .scope module, "uut" "filled_tris" 2 35, 8 1 0, S_0000023aa7e57b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "x1";
    .port_info 1 /INPUT 32 "y1";
    .port_info 2 /INPUT 32 "x2";
    .port_info 3 /INPUT 32 "y2";
    .port_info 4 /INPUT 32 "x3";
    .port_info 5 /INPUT 32 "y3";
    .port_info 6 /OUTPUT 10 "OX1";
    .port_info 7 /OUTPUT 9 "OY1";
    .port_info 8 /OUTPUT 1 "finish";
    .port_info 9 /INPUT 1 "reset";
    .port_info 10 /INPUT 1 "clk";
L_0000023aa7e9d8f0 .functor BUFZ 1, v0000023aa7f070e0_0, C4<0>, C4<0>, C4<0>;
v0000023aa7f02300_0 .var "LR", 0 0;
v0000023aa7f02440_0 .net "LX", 9 0, L_0000023aa7f62e00;  1 drivers
v0000023aa7f024e0_0 .net "LY", 8 0, L_0000023aa7f62860;  1 drivers
v0000023aa7f06780_0 .net "OX1", 9 0, L_0000023aa7f62680;  alias, 1 drivers
v0000023aa7f066e0_0 .net "OY1", 8 0, L_0000023aa7f627c0;  alias, 1 drivers
v0000023aa7f06b40_0 .var/s "X0", 31 0;
v0000023aa7f065a0_0 .var/s "X1", 31 0;
v0000023aa7f06c80_0 .var/s "X2", 31 0;
v0000023aa7f072c0 .array/s "X_01", 0 640, 31 0;
v0000023aa7f06e60 .array/s "X_02", 0 640, 31 0;
v0000023aa7f07e00 .array/s "X_12", 0 640, 31 0;
v0000023aa7f06140_0 .var/s "Y0", 31 0;
v0000023aa7f075e0_0 .var/s "Y1", 31 0;
v0000023aa7f061e0_0 .var/s "Y2", 31 0;
v0000023aa7f07720_0 .var/s "Y_itr", 31 0;
v0000023aa7f06320_0 .var/s "Y_itr_next", 31 0;
L_0000023aa7f0a858 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0000023aa7f07360_0 .net/2u *"_ivl_0", 3 0, L_0000023aa7f0a858;  1 drivers
v0000023aa7f07b80_0 .net *"_ivl_10", 0 0, L_0000023aa7f63da0;  1 drivers
L_0000023aa7f0a930 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000023aa7f077c0_0 .net/2u *"_ivl_12", 8 0, L_0000023aa7f0a930;  1 drivers
v0000023aa7f06640_0 .net *"_ivl_2", 0 0, L_0000023aa7f625e0;  1 drivers
L_0000023aa7f0a8a0 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0000023aa7f06dc0_0 .net/2u *"_ivl_4", 9 0, L_0000023aa7f0a8a0;  1 drivers
L_0000023aa7f0a8e8 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0000023aa7f06f00_0 .net/2u *"_ivl_8", 3 0, L_0000023aa7f0a8e8;  1 drivers
v0000023aa7f060a0_0 .net "clk", 0 0, v0000023aa7f09910_0;  alias, 1 drivers
v0000023aa7f07540_0 .net "finish", 0 0, L_0000023aa7e9d8f0;  alias, 1 drivers
v0000023aa7f070e0_0 .var "finish_reg", 0 0;
v0000023aa7f06fa0_0 .net "line_finish", 0 0, v0000023aa7f02940_0;  1 drivers
v0000023aa7f06820_0 .var "line_start", 0 0;
v0000023aa7f07400_0 .var/s "lnX1", 31 0;
v0000023aa7f07900_0 .var/s "lnX2", 31 0;
v0000023aa7f07c20_0 .var/s "lnY1", 31 0;
v0000023aa7f068c0_0 .var/s "lnY2", 31 0;
v0000023aa7f07860_0 .var "lx1", 31 0;
v0000023aa7f06a00_0 .var "lx2", 31 0;
v0000023aa7f07040_0 .var "ly1", 31 0;
v0000023aa7f07220_0 .var "ly2", 31 0;
v0000023aa7f07cc0_0 .net "reset", 0 0, v0000023aa7f09550_0;  1 drivers
v0000023aa7f06960_0 .var "size", 31 0;
v0000023aa7f06aa0_0 .var "state_next", 3 0;
v0000023aa7f06be0_0 .var "state_reg", 3 0;
v0000023aa7f06280_0 .var/s "temp", 31 0;
v0000023aa7f06500_0 .net/s "x1", 31 0, v0000023aa7f095f0_0;  1 drivers
v0000023aa7f063c0_0 .net/s "x2", 31 0, v0000023aa7f081f0_0;  1 drivers
v0000023aa7f06d20_0 .net/s "x3", 31 0, v0000023aa7f08830_0;  1 drivers
v0000023aa7f074a0_0 .net/s "y1", 31 0, v0000023aa7f08bf0_0;  1 drivers
v0000023aa7f07180_0 .net/s "y2", 31 0, v0000023aa7f080b0_0;  1 drivers
v0000023aa7f07680_0 .net/s "y3", 31 0, v0000023aa7f08fb0_0;  1 drivers
E_0000023aa7e8e240/0 .event anyedge, v0000023aa7f06be0_0, v0000023aa7f07400_0, v0000023aa7f07c20_0, v0000023aa7f07900_0;
E_0000023aa7e8e240/1 .event anyedge, v0000023aa7f068c0_0;
E_0000023aa7e8e240 .event/or E_0000023aa7e8e240/0, E_0000023aa7e8e240/1;
L_0000023aa7f625e0 .cmp/eq 4, v0000023aa7f06be0_0, L_0000023aa7f0a858;
L_0000023aa7f62680 .functor MUXZ 10, L_0000023aa7f0a8a0, L_0000023aa7f62e00, L_0000023aa7f625e0, C4<>;
L_0000023aa7f63da0 .cmp/eq 4, v0000023aa7f06be0_0, L_0000023aa7f0a8e8;
L_0000023aa7f627c0 .functor MUXZ 9, L_0000023aa7f0a930, L_0000023aa7f62860, L_0000023aa7f63da0, C4<>;
S_0000023aa7e2dff0 .scope module, "ln" "B_Line" 8 34, 9 1 0, S_0000023aa7e2de60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 32 "x1";
    .port_info 3 /INPUT 32 "y1";
    .port_info 4 /INPUT 32 "x2";
    .port_info 5 /INPUT 32 "y2";
    .port_info 6 /OUTPUT 10 "X";
    .port_info 7 /OUTPUT 9 "Y";
    .port_info 8 /OUTPUT 1 "finish";
v0000023aa7f03f20_0 .net "X", 9 0, L_0000023aa7f62e00;  alias, 1 drivers
v0000023aa7f02c60_0 .var/s "X1", 31 0;
v0000023aa7f026c0_0 .var/s "X2", 31 0;
v0000023aa7f03200_0 .net "Y", 8 0, L_0000023aa7f62860;  alias, 1 drivers
v0000023aa7f03160_0 .var/s "Y1", 31 0;
v0000023aa7f02260_0 .var/s "Y2", 31 0;
v0000023aa7f033e0_0 .net "clk", 0 0, v0000023aa7f09910_0;  alias, 1 drivers
v0000023aa7f02d00_0 .var/s "d", 31 0;
v0000023aa7f03520_0 .var/s "d_next", 31 0;
v0000023aa7f03700_0 .var/s "ds", 31 0;
v0000023aa7f02760_0 .var/s "dt", 31 0;
v0000023aa7f02da0_0 .var/s "dx", 31 0;
v0000023aa7f03ca0_0 .var/s "dy", 31 0;
v0000023aa7f02940_0 .var "finish", 0 0;
v0000023aa7f03ac0_0 .net "start", 0 0, v0000023aa7f06820_0;  1 drivers
v0000023aa7f023a0_0 .var "state_next", 2 0;
v0000023aa7f02e40_0 .var "state_reg", 2 0;
v0000023aa7f03b60_0 .var/s "x", 31 0;
v0000023aa7f03d40_0 .net "x1", 31 0, v0000023aa7f07860_0;  1 drivers
v0000023aa7f03de0_0 .net "x2", 31 0, v0000023aa7f06a00_0;  1 drivers
v0000023aa7f02b20_0 .var/s "x_next", 31 0;
v0000023aa7f02080_0 .var/s "y", 31 0;
v0000023aa7f02bc0_0 .net "y1", 31 0, v0000023aa7f07040_0;  1 drivers
v0000023aa7f02120_0 .net "y2", 31 0, v0000023aa7f07220_0;  1 drivers
v0000023aa7f021c0_0 .var/s "y_next", 31 0;
E_0000023aa7e8ef00/0 .event anyedge, v0000023aa7f02e40_0, v0000023aa7f03b60_0, v0000023aa7f02080_0, v0000023aa7f02d00_0;
E_0000023aa7e8ef00/1 .event anyedge, v0000023aa7f02c60_0, v0000023aa7f03160_0, v0000023aa7f026c0_0, v0000023aa7f02260_0;
E_0000023aa7e8ef00/2 .event anyedge, v0000023aa7f02da0_0, v0000023aa7f03ca0_0, v0000023aa7f03700_0, v0000023aa7f02760_0;
E_0000023aa7e8ef00 .event/or E_0000023aa7e8ef00/0, E_0000023aa7e8ef00/1, E_0000023aa7e8ef00/2;
E_0000023aa7e8eb00 .event anyedge, v0000023aa7f03d40_0, v0000023aa7f02bc0_0, v0000023aa7f03de0_0, v0000023aa7f02120_0;
L_0000023aa7f62e00 .part v0000023aa7f03b60_0, 0, 10;
L_0000023aa7f62860 .part v0000023aa7f02080_0, 0, 9;
    .scope S_0000023aa7e41280;
T_0 ;
    %wait E_0000023aa7e8f180;
    %load/vec4 v0000023aa7eff500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000023aa7eff280_0;
    %load/vec4 v0000023aa7eff6e0_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0000023aa7efe600, 4, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000023aa7e24170;
T_1 ;
    %wait E_0000023aa7e8e940;
    %load/vec4 v0000023aa7eff320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023aa7efe060_0, 0, 32;
    %jmp T_1.19;
T_1.0 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000023aa7efe060_0, 0, 32;
    %jmp T_1.19;
T_1.1 ;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0000023aa7efe060_0, 0, 32;
    %jmp T_1.19;
T_1.2 ;
    %pushi/vec4 800, 0, 32;
    %store/vec4 v0000023aa7efe060_0, 0, 32;
    %jmp T_1.19;
T_1.3 ;
    %pushi/vec4 35, 0, 32;
    %store/vec4 v0000023aa7efe060_0, 0, 32;
    %jmp T_1.19;
T_1.4 ;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v0000023aa7efe060_0, 0, 32;
    %jmp T_1.19;
T_1.5 ;
    %pushi/vec4 660, 0, 32;
    %store/vec4 v0000023aa7efe060_0, 0, 32;
    %jmp T_1.19;
T_1.6 ;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0000023aa7efe060_0, 0, 32;
    %jmp T_1.19;
T_1.7 ;
    %pushi/vec4 60, 0, 32;
    %store/vec4 v0000023aa7efe060_0, 0, 32;
    %jmp T_1.19;
T_1.8 ;
    %pushi/vec4 700, 0, 32;
    %store/vec4 v0000023aa7efe060_0, 0, 32;
    %jmp T_1.19;
T_1.9 ;
    %pushi/vec4 36, 0, 32;
    %store/vec4 v0000023aa7efe060_0, 0, 32;
    %jmp T_1.19;
T_1.10 ;
    %pushi/vec4 41, 0, 32;
    %store/vec4 v0000023aa7efe060_0, 0, 32;
    %jmp T_1.19;
T_1.11 ;
    %pushi/vec4 660, 0, 32;
    %store/vec4 v0000023aa7efe060_0, 0, 32;
    %jmp T_1.19;
T_1.12 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000023aa7efe060_0, 0, 32;
    %jmp T_1.19;
T_1.13 ;
    %pushi/vec4 61, 0, 32;
    %store/vec4 v0000023aa7efe060_0, 0, 32;
    %jmp T_1.19;
T_1.14 ;
    %pushi/vec4 700, 0, 32;
    %store/vec4 v0000023aa7efe060_0, 0, 32;
    %jmp T_1.19;
T_1.15 ;
    %pushi/vec4 45, 0, 32;
    %store/vec4 v0000023aa7efe060_0, 0, 32;
    %jmp T_1.19;
T_1.16 ;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v0000023aa7efe060_0, 0, 32;
    %jmp T_1.19;
T_1.17 ;
    %pushi/vec4 750, 0, 32;
    %store/vec4 v0000023aa7efe060_0, 0, 32;
    %jmp T_1.19;
T_1.19 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000023aa7e410f0;
T_2 ;
    %wait E_0000023aa7e8f0c0;
    %load/vec4 v0000023aa7f01970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023aa7f00930_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023aa7efe1a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000023aa7f00f70_0;
    %assign/vec4 v0000023aa7f00930_0, 0;
    %load/vec4 v0000023aa7efe100_0;
    %assign/vec4 v0000023aa7efe1a0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000023aa7e410f0;
T_3 ;
    %wait E_0000023aa7e8eac0;
    %load/vec4 v0000023aa7f00930_0;
    %store/vec4 v0000023aa7f00f70_0, 0, 2;
    %load/vec4 v0000023aa7efe1a0_0;
    %store/vec4 v0000023aa7efe100_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023aa7efe240_0, 0, 1;
    %load/vec4 v0000023aa7f00930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0000023aa7f018d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000023aa7f00f70_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023aa7efe100_0, 0, 8;
T_3.5 ;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0000023aa7efe1a0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_3.7, 5;
    %load/vec4 v0000023aa7efe1a0_0;
    %addi 1, 0, 8;
    %store/vec4 v0000023aa7efe100_0, 0, 8;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000023aa7f00f70_0, 0, 2;
T_3.8 ;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023aa7efe240_0, 0, 1;
    %jmp T_3.4;
T_3.3 ;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000023aa7e2dff0;
T_4 ;
    %wait E_0000023aa7e8eb00;
    %load/vec4 v0000023aa7f03d40_0;
    %assign/vec4 v0000023aa7f02c60_0, 0;
    %load/vec4 v0000023aa7f02bc0_0;
    %assign/vec4 v0000023aa7f03160_0, 0;
    %load/vec4 v0000023aa7f03de0_0;
    %assign/vec4 v0000023aa7f026c0_0, 0;
    %load/vec4 v0000023aa7f02120_0;
    %assign/vec4 v0000023aa7f02260_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000023aa7e2dff0;
T_5 ;
    %wait E_0000023aa7e8f180;
    %load/vec4 v0000023aa7f03ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023aa7f02e40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023aa7f023a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023aa7f02940_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000023aa7f023a0_0;
    %store/vec4 v0000023aa7f02e40_0, 0, 3;
    %load/vec4 v0000023aa7f02b20_0;
    %store/vec4 v0000023aa7f03b60_0, 0, 32;
    %load/vec4 v0000023aa7f021c0_0;
    %store/vec4 v0000023aa7f02080_0, 0, 32;
    %load/vec4 v0000023aa7f03520_0;
    %store/vec4 v0000023aa7f02d00_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000023aa7e2dff0;
T_6 ;
    %wait E_0000023aa7e8ef00;
    %load/vec4 v0000023aa7f02e40_0;
    %store/vec4 v0000023aa7f023a0_0, 0, 3;
    %load/vec4 v0000023aa7f03b60_0;
    %store/vec4 v0000023aa7f02b20_0, 0, 32;
    %load/vec4 v0000023aa7f02080_0;
    %store/vec4 v0000023aa7f021c0_0, 0, 32;
    %load/vec4 v0000023aa7f02d00_0;
    %store/vec4 v0000023aa7f03520_0, 0, 32;
    %load/vec4 v0000023aa7f02e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0000023aa7f02c60_0;
    %store/vec4 v0000023aa7f02b20_0, 0, 32;
    %load/vec4 v0000023aa7f03160_0;
    %store/vec4 v0000023aa7f021c0_0, 0, 32;
    %load/vec4 v0000023aa7f026c0_0;
    %load/vec4 v0000023aa7f02c60_0;
    %sub;
    %store/vec4 v0000023aa7f02da0_0, 0, 32;
    %load/vec4 v0000023aa7f02260_0;
    %load/vec4 v0000023aa7f03160_0;
    %sub;
    %store/vec4 v0000023aa7f03ca0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023aa7f023a0_0, 0, 3;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0000023aa7f03ca0_0;
    %load/vec4 v0000023aa7f02da0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_6.6, 5;
    %load/vec4 v0000023aa7f03ca0_0;
    %load/vec4 v0000023aa7f02da0_0;
    %sub;
    %muli 2, 0, 32;
    %store/vec4 v0000023aa7f02760_0, 0, 32;
    %load/vec4 v0000023aa7f03ca0_0;
    %muli 2, 0, 32;
    %store/vec4 v0000023aa7f03700_0, 0, 32;
    %load/vec4 v0000023aa7f03ca0_0;
    %muli 2, 0, 32;
    %load/vec4 v0000023aa7f02da0_0;
    %sub;
    %store/vec4 v0000023aa7f03520_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000023aa7f023a0_0, 0, 3;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0000023aa7f02da0_0;
    %load/vec4 v0000023aa7f03ca0_0;
    %sub;
    %muli 2, 0, 32;
    %store/vec4 v0000023aa7f02760_0, 0, 32;
    %load/vec4 v0000023aa7f02da0_0;
    %muli 2, 0, 32;
    %store/vec4 v0000023aa7f03700_0, 0, 32;
    %load/vec4 v0000023aa7f02da0_0;
    %muli 2, 0, 32;
    %load/vec4 v0000023aa7f03ca0_0;
    %sub;
    %store/vec4 v0000023aa7f03520_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000023aa7f023a0_0, 0, 3;
T_6.7 ;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0000023aa7f03b60_0;
    %load/vec4 v0000023aa7f026c0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_6.8, 5;
    %load/vec4 v0000023aa7f03b60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023aa7f02b20_0, 0, 32;
    %load/vec4 v0000023aa7f02d00_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_6.10, 5;
    %load/vec4 v0000023aa7f02d00_0;
    %load/vec4 v0000023aa7f03700_0;
    %add;
    %store/vec4 v0000023aa7f03520_0, 0, 32;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v0000023aa7f02080_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023aa7f021c0_0, 0, 32;
    %load/vec4 v0000023aa7f02d00_0;
    %load/vec4 v0000023aa7f02760_0;
    %add;
    %store/vec4 v0000023aa7f03520_0, 0, 32;
T_6.11 ;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000023aa7f023a0_0, 0, 3;
T_6.9 ;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0000023aa7f02080_0;
    %load/vec4 v0000023aa7f02260_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_6.12, 5;
    %load/vec4 v0000023aa7f02080_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023aa7f021c0_0, 0, 32;
    %load/vec4 v0000023aa7f02d00_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_6.14, 5;
    %load/vec4 v0000023aa7f02d00_0;
    %load/vec4 v0000023aa7f03700_0;
    %add;
    %store/vec4 v0000023aa7f03520_0, 0, 32;
    %jmp T_6.15;
T_6.14 ;
    %load/vec4 v0000023aa7f03b60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023aa7f02b20_0, 0, 32;
    %load/vec4 v0000023aa7f02d00_0;
    %load/vec4 v0000023aa7f02760_0;
    %add;
    %store/vec4 v0000023aa7f03520_0, 0, 32;
T_6.15 ;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000023aa7f023a0_0, 0, 3;
T_6.13 ;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023aa7f02940_0, 0, 1;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000023aa7e2de60;
T_7 ;
    %wait E_0000023aa7e8f180;
    %load/vec4 v0000023aa7f07cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023aa7f06be0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023aa7f06aa0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023aa7f070e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023aa7f07720_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023aa7f06320_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000023aa7f06aa0_0;
    %store/vec4 v0000023aa7f06be0_0, 0, 4;
    %load/vec4 v0000023aa7f06320_0;
    %store/vec4 v0000023aa7f07720_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000023aa7e2de60;
T_8 ;
    %wait E_0000023aa7e8f180;
    %load/vec4 v0000023aa7f06be0_0;
    %store/vec4 v0000023aa7f06aa0_0, 0, 4;
    %load/vec4 v0000023aa7f070e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000023aa7f06be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %jmp T_8.12;
T_8.2 ;
    %load/vec4 v0000023aa7f06500_0;
    %store/vec4 v0000023aa7f06b40_0, 0, 32;
    %load/vec4 v0000023aa7f074a0_0;
    %store/vec4 v0000023aa7f06140_0, 0, 32;
    %load/vec4 v0000023aa7f063c0_0;
    %store/vec4 v0000023aa7f065a0_0, 0, 32;
    %load/vec4 v0000023aa7f07180_0;
    %store/vec4 v0000023aa7f075e0_0, 0, 32;
    %load/vec4 v0000023aa7f06d20_0;
    %store/vec4 v0000023aa7f06c80_0, 0, 32;
    %load/vec4 v0000023aa7f07680_0;
    %store/vec4 v0000023aa7f061e0_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000023aa7f06aa0_0, 0, 4;
    %jmp T_8.12;
T_8.3 ;
    %load/vec4 v0000023aa7f075e0_0;
    %load/vec4 v0000023aa7f06140_0;
    %cmp/s;
    %jmp/0xz  T_8.13, 5;
    %load/vec4 v0000023aa7f06140_0;
    %store/vec4 v0000023aa7f06280_0, 0, 32;
    %load/vec4 v0000023aa7f075e0_0;
    %store/vec4 v0000023aa7f06140_0, 0, 32;
    %load/vec4 v0000023aa7f06280_0;
    %store/vec4 v0000023aa7f075e0_0, 0, 32;
    %load/vec4 v0000023aa7f06b40_0;
    %store/vec4 v0000023aa7f06280_0, 0, 32;
    %load/vec4 v0000023aa7f065a0_0;
    %store/vec4 v0000023aa7f06b40_0, 0, 32;
    %load/vec4 v0000023aa7f06280_0;
    %store/vec4 v0000023aa7f065a0_0, 0, 32;
T_8.13 ;
    %load/vec4 v0000023aa7f061e0_0;
    %load/vec4 v0000023aa7f06140_0;
    %cmp/s;
    %jmp/0xz  T_8.15, 5;
    %load/vec4 v0000023aa7f06140_0;
    %store/vec4 v0000023aa7f06280_0, 0, 32;
    %load/vec4 v0000023aa7f061e0_0;
    %store/vec4 v0000023aa7f06140_0, 0, 32;
    %load/vec4 v0000023aa7f06280_0;
    %store/vec4 v0000023aa7f061e0_0, 0, 32;
    %load/vec4 v0000023aa7f06b40_0;
    %store/vec4 v0000023aa7f06280_0, 0, 32;
    %load/vec4 v0000023aa7f06c80_0;
    %store/vec4 v0000023aa7f06b40_0, 0, 32;
    %load/vec4 v0000023aa7f06280_0;
    %store/vec4 v0000023aa7f06c80_0, 0, 32;
T_8.15 ;
    %load/vec4 v0000023aa7f061e0_0;
    %load/vec4 v0000023aa7f075e0_0;
    %cmp/s;
    %jmp/0xz  T_8.17, 5;
    %load/vec4 v0000023aa7f075e0_0;
    %store/vec4 v0000023aa7f06280_0, 0, 32;
    %load/vec4 v0000023aa7f061e0_0;
    %store/vec4 v0000023aa7f075e0_0, 0, 32;
    %load/vec4 v0000023aa7f06280_0;
    %store/vec4 v0000023aa7f061e0_0, 0, 32;
    %load/vec4 v0000023aa7f065a0_0;
    %store/vec4 v0000023aa7f06280_0, 0, 32;
    %load/vec4 v0000023aa7f06c80_0;
    %store/vec4 v0000023aa7f065a0_0, 0, 32;
    %load/vec4 v0000023aa7f06280_0;
    %store/vec4 v0000023aa7f06c80_0, 0, 32;
T_8.17 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023aa7f06aa0_0, 0, 4;
    %jmp T_8.12;
T_8.4 ;
    %load/vec4 v0000023aa7f061e0_0;
    %load/vec4 v0000023aa7f06140_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0000023aa7f06960_0, 0, 32;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000023aa7f06aa0_0, 0, 4;
    %jmp T_8.12;
T_8.5 ;
    %load/vec4 v0000023aa7f06140_0;
    %store/vec4 v0000023aa7f06320_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000023aa7f06aa0_0, 0, 4;
    %jmp T_8.12;
T_8.6 ;
    %load/vec4 v0000023aa7f07720_0;
    %load/vec4 v0000023aa7f075e0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_8.19, 5;
    %load/vec4 v0000023aa7f07720_0;
    %load/vec4 v0000023aa7f06140_0;
    %sub;
    %load/vec4 v0000023aa7f065a0_0;
    %load/vec4 v0000023aa7f06b40_0;
    %sub;
    %mul;
    %store/vec4 v0000023aa7f06280_0, 0, 32;
    %load/vec4 v0000023aa7f06b40_0;
    %load/vec4 v0000023aa7f06280_0;
    %load/vec4 v0000023aa7f075e0_0;
    %load/vec4 v0000023aa7f06140_0;
    %sub;
    %div/s;
    %add;
    %load/vec4 v0000023aa7f07720_0;
    %load/vec4 v0000023aa7f06140_0;
    %sub;
    %ix/vec4/s 4;
    %store/vec4a v0000023aa7f072c0, 4, 0;
    %load/vec4 v0000023aa7f07720_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000023aa7f06320_0, 0;
    %jmp T_8.20;
T_8.19 ;
    %load/vec4 v0000023aa7f06140_0;
    %store/vec4 v0000023aa7f06320_0, 0, 32;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000023aa7f06aa0_0, 0, 4;
T_8.20 ;
    %jmp T_8.12;
T_8.7 ;
    %load/vec4 v0000023aa7f07720_0;
    %load/vec4 v0000023aa7f061e0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_8.21, 5;
    %load/vec4 v0000023aa7f07720_0;
    %load/vec4 v0000023aa7f06140_0;
    %sub;
    %load/vec4 v0000023aa7f06c80_0;
    %load/vec4 v0000023aa7f06b40_0;
    %sub;
    %mul;
    %store/vec4 v0000023aa7f06280_0, 0, 32;
    %load/vec4 v0000023aa7f06b40_0;
    %load/vec4 v0000023aa7f06280_0;
    %load/vec4 v0000023aa7f061e0_0;
    %load/vec4 v0000023aa7f06140_0;
    %sub;
    %div/s;
    %add;
    %load/vec4 v0000023aa7f07720_0;
    %load/vec4 v0000023aa7f06140_0;
    %sub;
    %ix/vec4/s 4;
    %store/vec4a v0000023aa7f06e60, 4, 0;
    %load/vec4 v0000023aa7f07720_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000023aa7f06320_0, 0;
    %jmp T_8.22;
T_8.21 ;
    %load/vec4 v0000023aa7f075e0_0;
    %store/vec4 v0000023aa7f06320_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000023aa7f06aa0_0, 0, 4;
T_8.22 ;
    %jmp T_8.12;
T_8.8 ;
    %load/vec4 v0000023aa7f07720_0;
    %load/vec4 v0000023aa7f061e0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_8.23, 5;
    %load/vec4 v0000023aa7f07720_0;
    %load/vec4 v0000023aa7f075e0_0;
    %sub;
    %load/vec4 v0000023aa7f06c80_0;
    %load/vec4 v0000023aa7f065a0_0;
    %sub;
    %mul;
    %store/vec4 v0000023aa7f06280_0, 0, 32;
    %load/vec4 v0000023aa7f065a0_0;
    %load/vec4 v0000023aa7f06280_0;
    %load/vec4 v0000023aa7f061e0_0;
    %load/vec4 v0000023aa7f075e0_0;
    %sub;
    %div/s;
    %add;
    %load/vec4 v0000023aa7f07720_0;
    %load/vec4 v0000023aa7f075e0_0;
    %sub;
    %ix/vec4/s 4;
    %store/vec4a v0000023aa7f07e00, 4, 0;
    %load/vec4 v0000023aa7f07720_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000023aa7f06320_0, 0;
    %jmp T_8.24;
T_8.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023aa7f06320_0, 0, 32;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000023aa7f06aa0_0, 0, 4;
T_8.24 ;
    %jmp T_8.12;
T_8.9 ;
    %load/vec4 v0000023aa7f06960_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0000023aa7f06e60, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000023aa7f07e00, 4;
    %cmp/s;
    %jmp/0xz  T_8.25, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023aa7f02300_0, 0, 1;
    %jmp T_8.26;
T_8.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023aa7f02300_0, 0, 1;
T_8.26 ;
    %load/vec4 v0000023aa7f06140_0;
    %store/vec4 v0000023aa7f06320_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000023aa7f06aa0_0, 0, 4;
    %jmp T_8.12;
T_8.10 ;
    %load/vec4 v0000023aa7f06140_0;
    %load/vec4 v0000023aa7f07720_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0000023aa7f07720_0;
    %load/vec4 v0000023aa7f075e0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.27, 8;
    %load/vec4 v0000023aa7f02300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.29, 8;
    %load/vec4 v0000023aa7f07720_0;
    %load/vec4 v0000023aa7f06140_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v0000023aa7f06e60, 4;
    %store/vec4 v0000023aa7f07400_0, 0, 32;
    %load/vec4 v0000023aa7f07720_0;
    %load/vec4 v0000023aa7f06140_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v0000023aa7f072c0, 4;
    %store/vec4 v0000023aa7f07900_0, 0, 32;
    %jmp T_8.30;
T_8.29 ;
    %load/vec4 v0000023aa7f07720_0;
    %load/vec4 v0000023aa7f06140_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v0000023aa7f06e60, 4;
    %store/vec4 v0000023aa7f07900_0, 0, 32;
    %load/vec4 v0000023aa7f07720_0;
    %load/vec4 v0000023aa7f06140_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v0000023aa7f072c0, 4;
    %store/vec4 v0000023aa7f07400_0, 0, 32;
T_8.30 ;
    %load/vec4 v0000023aa7f07720_0;
    %store/vec4 v0000023aa7f07c20_0, 0, 32;
    %load/vec4 v0000023aa7f07720_0;
    %store/vec4 v0000023aa7f068c0_0, 0, 32;
    %load/vec4 v0000023aa7f07720_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023aa7f06320_0, 0, 32;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000023aa7f06aa0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023aa7f06820_0, 0, 1;
    %jmp T_8.28;
T_8.27 ;
    %load/vec4 v0000023aa7f075e0_0;
    %load/vec4 v0000023aa7f07720_0;
    %cmp/s;
    %flag_get/vec4 5;
    %load/vec4 v0000023aa7f07720_0;
    %load/vec4 v0000023aa7f061e0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.31, 8;
    %load/vec4 v0000023aa7f02300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.33, 8;
    %load/vec4 v0000023aa7f07720_0;
    %load/vec4 v0000023aa7f06140_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v0000023aa7f06e60, 4;
    %store/vec4 v0000023aa7f07400_0, 0, 32;
    %load/vec4 v0000023aa7f07720_0;
    %load/vec4 v0000023aa7f075e0_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v0000023aa7f07e00, 4;
    %store/vec4 v0000023aa7f07900_0, 0, 32;
    %jmp T_8.34;
T_8.33 ;
    %load/vec4 v0000023aa7f07720_0;
    %load/vec4 v0000023aa7f06140_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v0000023aa7f06e60, 4;
    %store/vec4 v0000023aa7f07900_0, 0, 32;
    %load/vec4 v0000023aa7f07720_0;
    %load/vec4 v0000023aa7f075e0_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v0000023aa7f07e00, 4;
    %store/vec4 v0000023aa7f07400_0, 0, 32;
T_8.34 ;
    %load/vec4 v0000023aa7f07720_0;
    %store/vec4 v0000023aa7f07c20_0, 0, 32;
    %load/vec4 v0000023aa7f07720_0;
    %store/vec4 v0000023aa7f068c0_0, 0, 32;
    %load/vec4 v0000023aa7f07720_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023aa7f06320_0, 0, 32;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000023aa7f06aa0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023aa7f06820_0, 0, 1;
    %jmp T_8.32;
T_8.31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023aa7f070e0_0, 0, 1;
T_8.32 ;
T_8.28 ;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023aa7f06820_0, 0, 1;
    %load/vec4 v0000023aa7f06fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.35, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000023aa7f06aa0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023aa7f06820_0, 0, 1;
T_8.35 ;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000023aa7e2de60;
T_9 ;
    %wait E_0000023aa7e8e240;
    %load/vec4 v0000023aa7f06be0_0;
    %cmpi/e 9, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_9.0, 8;
    %load/vec4 v0000023aa7f07400_0;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %assign/vec4 v0000023aa7f07860_0, 0;
    %load/vec4 v0000023aa7f06be0_0;
    %cmpi/e 9, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_9.2, 8;
    %load/vec4 v0000023aa7f07c20_0;
    %jmp/1 T_9.3, 8;
T_9.2 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.3, 8;
 ; End of false expr.
    %blend;
T_9.3;
    %assign/vec4 v0000023aa7f07040_0, 0;
    %load/vec4 v0000023aa7f06be0_0;
    %cmpi/e 9, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_9.4, 8;
    %load/vec4 v0000023aa7f07900_0;
    %jmp/1 T_9.5, 8;
T_9.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.5, 8;
 ; End of false expr.
    %blend;
T_9.5;
    %assign/vec4 v0000023aa7f06a00_0, 0;
    %load/vec4 v0000023aa7f06be0_0;
    %cmpi/e 9, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_9.6, 8;
    %load/vec4 v0000023aa7f068c0_0;
    %jmp/1 T_9.7, 8;
T_9.6 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.7, 8;
 ; End of false expr.
    %blend;
T_9.7;
    %assign/vec4 v0000023aa7f07220_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000023aa7e57cb0;
T_10 ;
    %wait E_0000023aa7e8f180;
    %load/vec4 v0000023aa7e9eba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000023aa7e9fd20_0;
    %load/vec4 v0000023aa7e9f460_0;
    %pad/u 21;
    %ix/vec4 4;
    %store/vec4a v0000023aa7e9ec40, 4, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000023aa7e17e50;
T_11 ;
    %wait E_0000023aa7e8e980;
    %load/vec4 v0000023aa7f038e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023aa7f01330_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000023aa7f03840_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000023aa7f029e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023aa7f02620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023aa7f037a0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000023aa7f01510_0;
    %assign/vec4 v0000023aa7f01330_0, 0;
    %load/vec4 v0000023aa7f032a0_0;
    %assign/vec4 v0000023aa7f03840_0, 0;
    %load/vec4 v0000023aa7f03e80_0;
    %assign/vec4 v0000023aa7f029e0_0, 0;
    %load/vec4 v0000023aa7f03980_0;
    %assign/vec4 v0000023aa7f02620_0, 0;
    %load/vec4 v0000023aa7f030c0_0;
    %assign/vec4 v0000023aa7f037a0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000023aa7e17e50;
T_12 ;
    %wait E_0000023aa7e8e5c0;
    %load/vec4 v0000023aa7f03a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000023aa7f02580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0000023aa7f032a0_0, 0, 10;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0000023aa7f03840_0;
    %addi 1, 0, 10;
    %store/vec4 v0000023aa7f032a0_0, 0, 10;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000023aa7f03840_0;
    %store/vec4 v0000023aa7f032a0_0, 0, 10;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000023aa7e17e50;
T_13 ;
    %wait E_0000023aa7e8ee00;
    %load/vec4 v0000023aa7f03a20_0;
    %load/vec4 v0000023aa7f02580_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000023aa7f03c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0000023aa7f03e80_0, 0, 10;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0000023aa7f029e0_0;
    %addi 1, 0, 10;
    %store/vec4 v0000023aa7f03e80_0, 0, 10;
T_13.3 ;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000023aa7f029e0_0;
    %store/vec4 v0000023aa7f03e80_0, 0, 10;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000023aa7e57b20;
T_14 ;
    %wait E_0000023aa7e8e640;
    %load/vec4 v0000023aa7f09730_0;
    %store/vec4 v0000023aa7f095f0_0, 0, 32;
    %load/vec4 v0000023aa7f092d0_0;
    %store/vec4 v0000023aa7f08bf0_0, 0, 32;
    %load/vec4 v0000023aa7f09c30_0;
    %store/vec4 v0000023aa7f081f0_0, 0, 32;
    %load/vec4 v0000023aa7f086f0_0;
    %store/vec4 v0000023aa7f080b0_0, 0, 32;
    %load/vec4 v0000023aa7f094b0_0;
    %store/vec4 v0000023aa7f08830_0, 0, 32;
    %load/vec4 v0000023aa7f08150_0;
    %store/vec4 v0000023aa7f08fb0_0, 0, 32;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000023aa7e57b20;
T_15 ;
    %wait E_0000023aa7e8e280;
    %load/vec4 v0000023aa7f08c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0000023aa7f079a0_0;
    %load/vec4 v0000023aa7f07a40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023aa7f07f40_0, 0, 19;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000023aa7f09050_0;
    %load/vec4 v0000023aa7f09a50_0;
    %parti/s 9, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023aa7f07f40_0, 0, 19;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000023aa7e57b20;
T_16 ;
    %wait E_0000023aa7e8e780;
    %load/vec4 v0000023aa7f08ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.0, 8;
    %load/vec4 v0000023aa7f08790_0;
    %load/vec4 v0000023aa7f08790_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023aa7f08790_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_16.1, 8;
T_16.0 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_16.1, 8;
 ; End of false expr.
    %blend;
T_16.1;
    %assign/vec4 v0000023aa7f07ae0_0, 0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000023aa7e57b20;
T_17 ;
    %load/vec4 v0000023aa7f09910_0;
    %inv;
    %store/vec4 v0000023aa7f09910_0, 0, 1;
    %delay 1000, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000023aa7e57b20;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023aa7f099b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023aa7f09910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023aa7f07d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023aa7f07ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023aa7f08c90_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023aa7f07d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023aa7f07ea0_0, 0, 1;
    %delay 18000, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023aa7f08650_0, 0, 8;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023aa7f08c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023aa7f09550_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023aa7f09550_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023aa7f08c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023aa7f099b0_0, 0, 1;
    %delay 2431504384, 46;
    %vpi_call 2 130 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0000023aa7e57b20;
T_19 ;
    %vpi_call 2 135 "$monitor", "x=%d,y=%d", v0000023aa7f079a0_0, v0000023aa7f07a40_0 {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "master_circ.v";
    "video_buffer.v";
    "ROM_TO_RAM_LOADER.v";
    "RAM.v";
    "ROM.v";
    "Vga_Sync.v";
    "filled_tris.v";
    "LINE_MODULE.v";
