[DEBUG] The public device information is:
[DEBUG] Device type:         0x6
[DEBUG] Firmware version:    0x12
[DEBUG] Support FMC0:        0x1
[DEBUG] Support FMC1:        0x1
[DEBUG] Status reg number:   8
[DEBUG] Control reg number:  6
[DEBUG] Interface slaves:    6
[DEBUG] Other slave type:    0x2
[INFO] 
AFCK ID:  0x6166
[INFO] 
AFCK MAC: fc:00:00:00:61:66
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c 2 val 0x  a3
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c 2 val 0x  a3
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e8ed
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [130,   2,  163 ]
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c 0 val 0x  1f
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c 0 val 0x  1f
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c7c7
[DEBUG] Initial written value. val 31
[DEBUG] read_val 31
[DEBUG] Register value set correctly: [130,   0,   31 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c 3 val 0x  1f
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c 3 val 0x  1f
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3c7da
[DEBUG] Initial written value. val 31
[DEBUG] read_val 31
[DEBUG] Register value set correctly: [130,   3,   31 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c13 val 0x  1f
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c13 val 0x  1f
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c7f6
[DEBUG] Initial written value. val 31
[DEBUG] read_val 31
[DEBUG] Register value set correctly: [130,  13,   31 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r192 c 4 val 0x   0
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r192 c 4 val 0x   0
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a00009
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [192,   4,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r192 c 5 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r192 c 5 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a00025
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [192,   5,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r192 c 6 val 0x   0
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r192 c 6 val 0x   0
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a00038
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [192,   6,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r192 c 7 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r192 c 7 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a00014
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [192,   7,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r192 c 8 val 0x   0
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r192 c 8 val 0x   0
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a0002e
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [192,   8,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r192 c 9 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r192 c 9 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a00002
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [192,   9,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r192 c10 val 0x   0
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r192 c10 val 0x   0
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a0001f
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [192,  10,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r192 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r192 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a00033
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [192,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r192 c12 val 0x   0
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r192 c12 val 0x   0
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a00009
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [192,  12,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r192 c13 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r192 c13 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a00025
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [192,  13,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r192 c 3 val 0x   1
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r192 c 3 val 0x   1
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a0007d
[DEBUG] Initial written value. val 1
[DEBUG] read_val 1
[DEBUG] Register value set correctly: [192,   3,    1 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r192 c18 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r192 c18 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a00014
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [192,  18,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r192 c20 val 0x   0
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r192 c20 val 0x   0
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a0002e
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [192,  20,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c 5 val 0x   3
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c 5 val 0x   3
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c0c2
[DEBUG] Initial written value. val 3
[DEBUG] read_val 3
[DEBUG] Register value set correctly: [130,   5,    3 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c 8 val 0x  16
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c 8 val 0x  16
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3c59b
[DEBUG] Initial written value. val 22
[DEBUG] read_val 22
[DEBUG] Register value set correctly: [130,   8,   22 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c 9 val 0x  3a
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c 9 val 0x  3a
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3ceb7
[DEBUG] Initial written value. val 58
[DEBUG] read_val 58
[DEBUG] Register value set correctly: [130,   9,   58 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c10 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c10 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  10,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c18 val 0x  78
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c18 val 0x  78
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c5a1
[DEBUG] Return val = 0x00a3ceaa
[DEBUG] Return val = 0x00a3e032
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c 7 val 0x  16
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c 7 val 0x  16
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3c58d
[DEBUG] Return val = 0x00a3c590
[DEBUG] Return val = 0x00a3ce9b
[DEBUG] Return val = 0x00a3e024
[DEBUG] Return val = 0x00a3c5aa
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c 1 val 0x  3f
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c 1 val 0x  3f
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3cfc1
[DEBUG] Initial written value. val 63
[DEBUG] read_val 63
[DEBUG] Register value set correctly: [130,   1,   63 ]
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r  0 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r  0 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3fd1e
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [  0,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r  1 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r  1 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3fd32
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [  1,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r  2 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r  2 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3fd08
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [  2,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r  3 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r  3 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3fd24
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [  3,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r  4 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r  4 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3fd39
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [  4,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r  5 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r  5 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3fd15
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [  5,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r  6 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r  6 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3fd2f
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [  6,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r  7 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r  7 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3fd03
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [  7,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r  8 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r  8 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3fd1e
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [  8,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r  9 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r  9 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3fd32
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [  9,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r 10 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r 10 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3fd08
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 10,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r 11 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r 11 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3fd24
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 11,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r 12 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r 12 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3fd39
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 12,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r 13 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r 13 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3fd15
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 13,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r 14 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r 14 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3fd2f
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 14,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r 15 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r 15 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3fd03
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 15,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r 16 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r 16 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3fd1e
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 16,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r 17 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r 17 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3fd32
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 17,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r 18 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r 18 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3fd08
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 18,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r 19 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r 19 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3fd24
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 19,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r 20 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r 20 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3fd39
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 20,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r 21 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r 21 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3fd15
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 21,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r 22 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r 22 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3fd2f
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 22,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r 23 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r 23 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3fd03
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 23,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r 24 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r 24 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3fd1e
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 24,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r 25 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r 25 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3fd32
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 25,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r 26 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r 26 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3fd08
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 26,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r 27 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r 27 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3fd24
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 27,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r 28 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r 28 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3fd39
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 28,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r 29 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r 29 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3fd15
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 29,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r 30 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r 30 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3fd2f
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 30,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r 31 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r 31 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3fd03
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 31,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r 32 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r 32 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3fd1e
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 32,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r 33 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r 33 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3fd32
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 33,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r 34 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r 34 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3fd08
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 34,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r 35 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r 35 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3fd24
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 35,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r 36 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r 36 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3fd39
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 36,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r 37 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r 37 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3fd15
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 37,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r 38 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r 38 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3fd2f
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 38,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r 39 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r 39 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3fd03
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 39,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r 40 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r 40 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3fd1e
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 40,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r 41 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r 41 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3fd32
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 41,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r 42 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r 42 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3fd08
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 42,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r 43 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r 43 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3fd24
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 43,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r 44 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r 44 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3fd39
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 44,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r 45 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r 45 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3fd15
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 45,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r 46 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r 46 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3fd2f
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 46,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r 47 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r 47 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3fd03
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 47,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r 48 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r 48 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3fd1e
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 48,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r 49 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r 49 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3fd32
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 49,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r 50 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r 50 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3fd08
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 50,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r 51 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r 51 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3fd24
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 51,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r 52 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r 52 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3fd39
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 52,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r 53 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r 53 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3fd15
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 53,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r 54 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r 54 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3fd2f
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 54,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r 55 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r 55 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3fd03
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 55,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r 56 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r 56 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3fd1e
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 56,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r 57 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r 57 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3fd32
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 57,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r 58 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r 58 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3fd08
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 58,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r 59 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r 59 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3fd24
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 59,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r 60 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r 60 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3fd39
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 60,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r 61 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r 61 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3fd15
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 61,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r 62 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r 62 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3fd2f
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 62,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r 63 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r 63 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3fd03
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 63,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r 64 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r 64 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3fd1e
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 64,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r 65 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r 65 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3fd32
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 65,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r 66 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r 66 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3fd08
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 66,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r 67 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r 67 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3fd24
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 67,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r 68 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r 68 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3fd39
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 68,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r 69 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r 69 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3fd15
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 69,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r 70 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r 70 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3fd2f
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 70,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r 71 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r 71 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3fd03
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 71,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r 72 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r 72 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3fd1e
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 72,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r 73 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r 73 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3fd32
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 73,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r 74 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r 74 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3fd08
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 74,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r 75 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r 75 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3fd24
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 75,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r 76 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r 76 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3fd39
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 76,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r 77 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r 77 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3fd15
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 77,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r 78 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r 78 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3fd2f
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 78,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r 79 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r 79 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3fd03
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 79,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r 80 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r 80 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3fd1e
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 80,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r 81 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r 81 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3fd32
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 81,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r 82 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r 82 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3fd08
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 82,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r 83 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r 83 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3fd24
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 83,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r 84 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r 84 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3fd39
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 84,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r 85 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r 85 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3fd15
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 85,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r 86 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r 86 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3fd2f
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 86,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r 87 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r 87 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3fd03
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 87,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r 88 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r 88 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3fd1e
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 88,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r 89 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r 89 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3fd32
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 89,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r 90 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r 90 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3fd08
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 90,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r 91 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r 91 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3fd24
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 91,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r 92 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r 92 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3fd39
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 92,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r 93 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r 93 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3fd15
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 93,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r 94 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r 94 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3fd2f
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 94,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r 95 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r 95 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3fd03
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 95,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r 96 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r 96 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3fd1e
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 96,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r 97 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r 97 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3fd32
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 97,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r 98 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r 98 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3fd08
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 98,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r 99 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r 99 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3fd24
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [ 99,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r100 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r100 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3fd39
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [100,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r101 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r101 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3fd15
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [101,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r102 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r102 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3fd2f
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [102,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r103 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r103 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3fd03
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [103,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r104 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r104 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3fd1e
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [104,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r105 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r105 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3fd32
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [105,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r106 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r106 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3fd08
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [106,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r107 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r107 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3fd24
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [107,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r108 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r108 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3fd39
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [108,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r109 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r109 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3fd15
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [109,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r110 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r110 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3fd2f
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [110,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r111 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r111 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3fd03
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [111,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r112 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r112 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3fd1e
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [112,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r113 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r113 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3fd32
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [113,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r114 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r114 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3fd08
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [114,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r115 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r115 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3fd24
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [115,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r116 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r116 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3fd39
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [116,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r117 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r117 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3fd15
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [117,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r118 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r118 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3fd2f
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [118,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r119 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r119 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3fd03
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [119,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r120 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r120 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3fd1e
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [120,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r121 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r121 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3fd32
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [121,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r122 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r122 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3fd08
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [122,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r123 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r123 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3fd24
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [123,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r124 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r124 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3fd39
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [124,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r125 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r125 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3fd15
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [125,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r126 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r126 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3fd2f
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [126,  65,  244 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r127 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r127 c65 val 0x  f4
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3fd03
[DEBUG] Initial written value. val 244
[DEBUG] read_val 244
[DEBUG] Register value set correctly: [127,  65,  244 ]
[DEBUG] Return val = 0x00a3cc4d
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089200d when writing r192 c 2 val 0x  2a
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 0 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089a00c when writing r192 c 2 val 0x  2a
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 0 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a00aa6
[DEBUG] Initial written value. val 42
[DEBUG] read_val 42
[DEBUG] Register value set correctly: [192,   2,   42 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r192 c 2 val 0x   0
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r192 c 2 val 0x   0
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a00038
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [192,   2,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c 0 val 0x  1f
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c 0 val 0x  1f
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3c7eb
[DEBUG] Initial written value. val 31
[DEBUG] read_val 31
[DEBUG] Register value set correctly: [130,   0,   31 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c13 val 0x  1f
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c13 val 0x  1f
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c7c7
[DEBUG] Initial written value. val 31
[DEBUG] read_val 31
[DEBUG] Register value set correctly: [130,  13,   31 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c 4 val 0x   0
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c 4 val 0x   0
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3c01b
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,   4,    0 ]
[DEBUG] findfont: Matching :family=sans-serif:style=normal:variant=normal:weight=normal:stretch=normal:size=10.0 to DejaVu Sans (u'/home/ststest/.local/lib/python2.7/site-packages/matplotlib/mpl-data/fonts/ttf/DejaVuSans.ttf') with score of 0.050000
[DEBUG] findfont: Matching :family=sans-serif:style=normal:variant=normal:weight=normal:stretch=normal:size=12.0 to DejaVu Sans (u'/home/ststest/.local/lib/python2.7/site-packages/matplotlib/mpl-data/fonts/ttf/DejaVuSans.ttf') with score of 0.050000
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r192 c 2 val 0x  3f
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r192 c 2 val 0x  3f
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a00ff4
[DEBUG] Initial written value. val 63
[DEBUG] read_val 63
[DEBUG] Register value set correctly: [192,   2,   63 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r192 c 2 val 0x   0
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r192 c 2 val 0x   0
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a00009
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [192,   2,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c 5 val 0x   3
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c 5 val 0x   3
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c0e5
[DEBUG] Initial written value. val 3
[DEBUG] read_val 3
[DEBUG] Register value set correctly: [130,   5,    3 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Return val = 0x00a0002e
[DEBUG] Return val = 0x00a00033
[DEBUG] Return val = 0x00a00038
[DEBUG] Return val = 0x00a00002
[DEBUG] Return val = 0x00a00009
[DEBUG] Return val = 0x00a00014
[DEBUG] Return val = 0x00a0001f
[DEBUG] Return val = 0x00a00025
[DEBUG] Return val = 0x00a0002e
[DEBUG] Return val = 0x00a00033
[DEBUG] Return val = 0x00a00038
[DEBUG] Return val = 0x00a00002
[DEBUG] Return val = 0x00a00009
[DEBUG] Return val = 0x00a00014
[DEBUG] Return val = 0x00a0001f
[DEBUG] Return val = 0x00a00025
[DEBUG] Return val = 0x00a0002e
[DEBUG] Return val = 0x00a00033
[DEBUG] Return val = 0x00a00038
[DEBUG] Return val = 0x00a00002
[DEBUG] Return val = 0x00a00009
[DEBUG] Return val = 0x00a00014
[DEBUG] Return val = 0x00a0001f
[DEBUG] Return val = 0x00a00025
[DEBUG] Return val = 0x00a0002e
[DEBUG] Return val = 0x00a00033
[DEBUG] Return val = 0x00a00038
[DEBUG] Return val = 0x00a00002
[DEBUG] Return val = 0x00a00009
[DEBUG] Return val = 0x00a009d4
[DEBUG] Return val = 0x00a0e61e
[DEBUG] Return val = 0x00a3e1e2
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c 4 val 0x   1
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c 4 val 0x   1
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3c079
[DEBUG] Initial written value. val 1
[DEBUG] read_val 1
[DEBUG] Register value set correctly: [130,   4,    1 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r192 c 2 val 0x  3f
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r192 c 2 val 0x  3f
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a00fd3
[DEBUG] Initial written value. val 63
[DEBUG] read_val 63
[DEBUG] Register value set correctly: [192,   2,   63 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r192 c 2 val 0x   0
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r192 c 2 val 0x   0
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a0002e
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [192,   2,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c 5 val 0x   3
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c 5 val 0x   3
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c0c2
[DEBUG] Initial written value. val 3
[DEBUG] read_val 3
[DEBUG] Register value set correctly: [130,   5,    3 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Return val = 0x00a00009
[DEBUG] Return val = 0x00a00014
[DEBUG] Return val = 0x00a0001f
[DEBUG] Return val = 0x00a00025
[DEBUG] Return val = 0x00a0002e
[DEBUG] Return val = 0x00a00033
[DEBUG] Return val = 0x00a00038
[DEBUG] Return val = 0x00a00002
[DEBUG] Return val = 0x00a00009
[DEBUG] Return val = 0x00a00014
[DEBUG] Return val = 0x00a0001f
[DEBUG] Return val = 0x00a00025
[DEBUG] Return val = 0x00a0002e
[DEBUG] Return val = 0x00a00033
[DEBUG] Return val = 0x00a00038
[DEBUG] Return val = 0x00a00002
[DEBUG] Return val = 0x00a00009
[DEBUG] Return val = 0x00a00014
[DEBUG] Return val = 0x00a0001f
[DEBUG] Return val = 0x00a00025
[DEBUG] Return val = 0x00a0002e
[DEBUG] Return val = 0x00a00033
[DEBUG] Return val = 0x00a00038
[DEBUG] Return val = 0x00a00002
[DEBUG] Return val = 0x00a00009
[DEBUG] Return val = 0x00a00014
[DEBUG] Return val = 0x00a0001f
[DEBUG] Return val = 0x00a00060
[DEBUG] Return val = 0x00a000af
[DEBUG] Return val = 0x00a00835
[DEBUG] Return val = 0x00a07a39
[DEBUG] Return val = 0x00a30bc1
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c 4 val 0x   2
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c 4 val 0x   2
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3c09a
[DEBUG] Initial written value. val 2
[DEBUG] read_val 2
[DEBUG] Register value set correctly: [130,   4,    2 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r192 c 2 val 0x  3f
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r192 c 2 val 0x  3f
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a00ff4
[DEBUG] Initial written value. val 63
[DEBUG] read_val 63
[DEBUG] Register value set correctly: [192,   2,   63 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r192 c 2 val 0x   0
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r192 c 2 val 0x   0
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a00009
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [192,   2,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c 5 val 0x   3
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c 5 val 0x   3
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c0e5
[DEBUG] Initial written value. val 3
[DEBUG] read_val 3
[DEBUG] Register value set correctly: [130,   5,    3 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Return val = 0x00a0002e
[DEBUG] Return val = 0x00a00033
[DEBUG] Return val = 0x00a00038
[DEBUG] Return val = 0x00a00002
[DEBUG] Return val = 0x00a00009
[DEBUG] Return val = 0x00a00014
[DEBUG] Return val = 0x00a0001f
[DEBUG] Return val = 0x00a00025
[DEBUG] Return val = 0x00a0002e
[DEBUG] Return val = 0x00a00033
[DEBUG] Return val = 0x00a00038
[DEBUG] Return val = 0x00a00002
[DEBUG] Return val = 0x00a00009
[DEBUG] Return val = 0x00a00014
[DEBUG] Return val = 0x00a0001f
[DEBUG] Return val = 0x00a00025
[DEBUG] Return val = 0x00a0002e
[DEBUG] Return val = 0x00a00033
[DEBUG] Return val = 0x00a00038
[DEBUG] Return val = 0x00a00002
[DEBUG] Return val = 0x00a00009
[DEBUG] Return val = 0x00a00014
[DEBUG] Return val = 0x00a0001f
[DEBUG] Return val = 0x00a00025
[DEBUG] Return val = 0x00a0002e
[DEBUG] Return val = 0x00a00033
[DEBUG] Return val = 0x00a00038
[DEBUG] Return val = 0x00a00002
[DEBUG] Return val = 0x00a00009
[DEBUG] Return val = 0x00a00a53
[DEBUG] Return val = 0x00a0a4df
[DEBUG] Return val = 0x00a02725
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c 4 val 0x   3
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c 4 val 0x   3
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3c0f8
[DEBUG] Initial written value. val 3
[DEBUG] read_val 3
[DEBUG] Register value set correctly: [130,   4,    3 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r192 c 2 val 0x  3f
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r192 c 2 val 0x  3f
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a00fd3
[DEBUG] Initial written value. val 63
[DEBUG] read_val 63
[DEBUG] Register value set correctly: [192,   2,   63 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r192 c 2 val 0x   0
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r192 c 2 val 0x   0
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a0002e
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [192,   2,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c 5 val 0x   3
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c 5 val 0x   3
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c0c2
[DEBUG] Initial written value. val 3
[DEBUG] read_val 3
[DEBUG] Register value set correctly: [130,   5,    3 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Return val = 0x00a00009
[DEBUG] Return val = 0x00a00014
[DEBUG] Return val = 0x00a0001f
[DEBUG] Return val = 0x00a00025
[DEBUG] Return val = 0x00a0002e
[DEBUG] Return val = 0x00a00033
[DEBUG] Return val = 0x00a00038
[DEBUG] Return val = 0x00a00002
[DEBUG] Return val = 0x00a00009
[DEBUG] Return val = 0x00a00014
[DEBUG] Return val = 0x00a0001f
[DEBUG] Return val = 0x00a00025
[DEBUG] Return val = 0x00a0002e
[DEBUG] Return val = 0x00a00033
[DEBUG] Return val = 0x00a00038
[DEBUG] Return val = 0x00a00002
[DEBUG] Return val = 0x00a00009
[DEBUG] Return val = 0x00a00014
[DEBUG] Return val = 0x00a0001f
[DEBUG] Return val = 0x00a00025
[DEBUG] Return val = 0x00a0002e
[DEBUG] Return val = 0x00a00033
[DEBUG] Return val = 0x00a00038
[DEBUG] Return val = 0x00a00002
[DEBUG] Return val = 0x00a00009
[DEBUG] Return val = 0x00a00014
[DEBUG] Return val = 0x00a0001f
[DEBUG] Return val = 0x00a00025
[DEBUG] Return val = 0x00a000ea
[DEBUG] Return val = 0x00a006f0
[DEBUG] Return val = 0x00a08d3d
[DEBUG] Return val = 0x00a0e442
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c 4 val 0x   4
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c 4 val 0x   4
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3c119
[DEBUG] Initial written value. val 4
[DEBUG] read_val 4
[DEBUG] Register value set correctly: [130,   4,    4 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r192 c 2 val 0x  3f
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r192 c 2 val 0x  3f
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a00ff4
[DEBUG] Initial written value. val 63
[DEBUG] read_val 63
[DEBUG] Register value set correctly: [192,   2,   63 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r192 c 2 val 0x   0
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r192 c 2 val 0x   0
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a00009
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [192,   2,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c 5 val 0x   3
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c 5 val 0x   3
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c0e5
[DEBUG] Initial written value. val 3
[DEBUG] read_val 3
[DEBUG] Register value set correctly: [130,   5,    3 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x008d600c when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e600a when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008ee00b when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fe009 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x00886006 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896004 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x0089e005 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ae003 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008b6000 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c600e when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x008ce00f when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c010
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008de00d when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x008e600a when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status 8 TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6008 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008fe009 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status 8 TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c006
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088e007 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x00896004 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status 8 TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6002 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008ae003 when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status 8 TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c037
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008be001 when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008c600e when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status 8 TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [130,  11,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d600c when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status 8 TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008de00d when writing r130 c11 val 0x   0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status 8 TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [130,  11,    0 ]
[DEBUG] Return val = 0x00a0002e
[DEBUG] Return val = 0x00a00033
[DEBUG] Return val = 0x00a00038
[DEBUG] Return val = 0x00a00002
[DEBUG] Return val = 0x00a00009
[DEBUG] Return val = 0x00a00014
[DEBUG] Return val = 0x00a0001f
[DEBUG] Return val = 0x00a00025
[DEBUG] Return val = 0x00a0002e
[DEBUG] Return val = 0x00a00033
[DEBUG] Return val = 0x00a00038
[DEBUG] Return val = 0x00a00002
[DEBUG] Return val = 0x00a00009
[DEBUG] Return val = 0x00a00014
[DEBUG] Return val = 0x00a0001f
[DEBUG] Return val = 0x00a00025
[DEBUG] Return val = 0x00a0002e
[DEBUG] Return val = 0x00a00033
[DEBUG] Return val = 0x00a00038
[DEBUG] Return val = 0x00a00002
[DEBUG] Return val = 0x00a00009
[DEBUG] Return val = 0x00a00014
[DEBUG] Return val = 0x00a0001f
[DEBUG] Return val = 0x00a00025
[DEBUG] Return val = 0x00a0002e
[DEBUG] Return val = 0x00a00033
[DEBUG] Return val = 0x00a00038
[DEBUG] Return val = 0x00a00002
[DEBUG] Return val = 0x00a00009
[DEBUG] Return val = 0x00a00711
[DEBUG] Return val = 0x00a06ede
[DEBUG] Return val = 0x00a24461
[DEBUG] Write wraddr ACK: 0x008ee00b when writing r130 c 4 val 0x   5
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status 8 TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008f6008 when writing r130 c 4 val 0x   5
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status 8 TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3c17b
[DEBUG] Initial written value. val 5
[DEBUG] read_val 5
[DEBUG] Register value set correctly: [130,   4,    5 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886006 when writing r192 c 2 val 0x  3f
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status 8 TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x0088e007 when writing r192 c 2 val 0x  3f
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status 8 TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a00fd3
[DEBUG] Initial written value. val 63
[DEBUG] read_val 63
[DEBUG] Register value set correctly: [192,   2,   63 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089e005 when writing r192 c 2 val 0x   0
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status 8 TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008a6002 when writing r192 c 2 val 0x   0
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status 8 TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a0002e
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [192,   2,    0 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6000 when writing r130 c 5 val 0x   3
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status 8 TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x008be001 when writing r130 c 5 val 0x   3
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status 8 TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c0c2
[DEBUG] Initial written value. val 3
[DEBUG] read_val 3
[DEBUG] Register value set correctly: [130,   5,    3 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008ce00f when writing r130 c11 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status 8 TS_MSB 0 CRC f
