#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026aab3a4b70 .scope module, "test" "test" 2 7;
 .timescale -9 -12;
v0000026aab417ef0_0 .var "clk", 0 0;
v0000026aab418e90_0 .var "pause", 0 0;
S_0000026aab16b7a0 .scope module, "dut" "uart_hello" 2 19, 3 10 0, S_0000026aab3a4b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "pause";
    .port_info 2 /OUTPUT 1 "tx";
    .port_info 3 /OUTPUT 1 "tx_debug";
P_0000026aab16b930 .param/l "BAUD_RATE" 0 3 12, +C4<00000000000000000010010110000000>;
P_0000026aab16b968 .param/l "BIT_INDEX_WIDTH" 0 3 27, +C4<000000000000000000000000000000111>;
P_0000026aab16b9a0 .param/l "BYTE_INDEX_WIDTH" 0 3 26, +C4<00000000000000000000000000000100>;
P_0000026aab16b9d8 .param/l "FREQ_CLKIN" 0 3 11, +C4<00000101111101011110000100000000>;
P_0000026aab16ba10 .param/l "STATE_IDLE" 1 3 23, C4<0>;
P_0000026aab16ba48 .param/l "STATE_SEND" 1 3 24, C4<1>;
P_0000026aab16ba80 .param/l "STRING_LEN" 1 3 22, +C4<00000000000000000000000000001101>;
P_0000026aab16bab8 .param/str "STRING_SEND" 1 3 21, "Hello World!\012";
L_0000026aab3bcb40 .functor BUFZ 1, v0000026aab3a2f70_0, C4<0>, C4<0>, C4<0>;
v0000026aab417a90_0 .var "bitpos", 6 0;
v0000026aab418210_0 .var "bytepos", 3 0;
v0000026aab4188f0_0 .net "clk", 0 0, v0000026aab417ef0_0;  1 drivers
v0000026aab418710_0 .net "pause", 0 0, v0000026aab418e90_0;  1 drivers
v0000026aab4187b0_0 .net "send", 0 0, L_0000026aab416ff0;  1 drivers
v0000026aab417b30_0 .var "state", 0 0;
v0000026aab417e50_0 .net "tx", 0 0, v0000026aab3a2f70_0;  1 drivers
v0000026aab418c10_0 .net "tx_busy", 0 0, L_0000026aab3bc980;  1 drivers
v0000026aab418670_0 .var "tx_data", 7 0;
v0000026aab418850_0 .net "tx_debug", 0 0, L_0000026aab3bcb40;  1 drivers
L_0000026aab7a0088 .functor BUFT 1, C4<01001000011001010110110001101100011011110010000001010111011011110111001001101100011001000010000100001010>, C4<0>, C4<0>, C4<0>;
v0000026aab418df0_0 .net "tx_str_bit", 103 0, L_0000026aab7a0088;  1 drivers
v0000026aab418d50_0 .var "wr_en", 0 0;
E_0000026aab3a0910/0 .event negedge, v0000026aab3a2ed0_0;
E_0000026aab3a0910/1 .event posedge, v0000026aab3a3470_0;
E_0000026aab3a0910 .event/or E_0000026aab3a0910/0, E_0000026aab3a0910/1;
S_0000026aab3b2b10 .scope module, "U_send_signal" "send_signal" 3 87, 4 9 0, S_0000026aab16b7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "pause";
    .port_info 2 /OUTPUT 1 "send";
P_0000026aab3a4e90 .param/l "FREQ_CLKIN" 0 4 10, +C4<00000101111101011110000100000000>;
P_0000026aab3a4ec8 .param/l "SEND_CNT_MAX" 0 4 18, +C4<00000101111101011110000100000000>;
P_0000026aab3a4f00 .param/l "SEND_CNT_WIDTH" 0 4 19, +C4<00000000000000000000000000011011>;
P_0000026aab3a4f38 .param/l "SEND_RATE" 0 4 17, +C4<00000000000000000000000000000001>;
L_0000026aab7a0160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026aab3a2570_0 .net/2u *"_ivl_0", 0 0, L_0000026aab7a0160;  1 drivers
v0000026aab3a2bb0_0 .net *"_ivl_2", 31 0, L_0000026aab418cb0;  1 drivers
L_0000026aab7a01a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000026aab3a2930_0 .net *"_ivl_5", 4 0, L_0000026aab7a01a8;  1 drivers
L_0000026aab7a01f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026aab3a3150_0 .net/2u *"_ivl_6", 31 0, L_0000026aab7a01f0;  1 drivers
v0000026aab3a3290_0 .net *"_ivl_8", 0 0, L_0000026aab4176d0;  1 drivers
v0000026aab3a3330_0 .net "clk", 0 0, v0000026aab417ef0_0;  alias, 1 drivers
v0000026aab3a33d0_0 .var "cnt", 26 0;
v0000026aab3a2d90_0 .net "pause", 0 0, v0000026aab418e90_0;  alias, 1 drivers
v0000026aab3a3470_0 .net "send", 0 0, L_0000026aab416ff0;  alias, 1 drivers
E_0000026aab3a0310 .event posedge, v0000026aab3a3330_0;
L_0000026aab418cb0 .concat [ 27 5 0 0], v0000026aab3a33d0_0, L_0000026aab7a01a8;
L_0000026aab4176d0 .cmp/eq 32, L_0000026aab418cb0, L_0000026aab7a01f0;
L_0000026aab416ff0 .functor MUXZ 1, L_0000026aab4176d0, L_0000026aab7a0160, v0000026aab418e90_0, C4<>;
S_0000026aab3b2ca0 .scope module, "U_uart" "uart" 3 76, 5 8 0, S_0000026aab16b7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data_in";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /OUTPUT 1 "tx";
    .port_info 4 /OUTPUT 1 "tx_busy";
P_0000026aab167320 .param/l "BAUD_RATE" 0 5 10, +C4<00000000000000000010010110000000>;
P_0000026aab167358 .param/l "FREQ_CLKIN" 0 5 9, +C4<00000101111101011110000100000000>;
v0000026aab418530_0 .net "clk", 0 0, v0000026aab417ef0_0;  alias, 1 drivers
v0000026aab418b70_0 .net "data_in", 7 0, v0000026aab418670_0;  1 drivers
v0000026aab4179f0_0 .net "tx", 0 0, v0000026aab3a2f70_0;  alias, 1 drivers
v0000026aab4185d0_0 .net "tx_busy", 0 0, L_0000026aab3bc980;  alias, 1 drivers
v0000026aab4183f0_0 .net "tx_clk", 0 0, L_0000026aab4178b0;  1 drivers
v0000026aab418170_0 .net "wr_en", 0 0, v0000026aab418d50_0;  1 drivers
S_0000026aab3b2e30 .scope module, "U_baud_clk" "baud_clk" 5 26, 6 8 0, S_0000026aab3b2ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "tx_clk";
P_0000026aab16a010 .param/l "BAUD_RATE" 0 6 10, +C4<00000000000000000010010110000000>;
P_0000026aab16a048 .param/l "FREQ_CLKIN" 0 6 9, +C4<00000101111101011110000100000000>;
P_0000026aab16a080 .param/l "TX_ACC_MAX" 0 6 17, +C4<00000000000000000010100010110000>;
P_0000026aab16a0b8 .param/l "TX_ACC_WIDTH" 0 6 18, +C4<00000000000000000000000000001110>;
v0000026aab3a2e30_0 .net "clk", 0 0, v0000026aab417ef0_0;  alias, 1 drivers
v0000026aab3a31f0_0 .var "tx_acc", 13 0;
v0000026aab3a29d0_0 .net "tx_clk", 0 0, L_0000026aab4178b0;  alias, 1 drivers
L_0000026aab4178b0 .part v0000026aab3a31f0_0, 0, 1;
S_0000026aab3a53a0 .scope module, "U_tx" "tx" 5 31, 7 7 0, S_0000026aab3b2ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "tx_clk";
    .port_info 4 /OUTPUT 1 "tx";
    .port_info 5 /OUTPUT 1 "tx_busy";
P_0000026aab16bb00 .param/l "STATE_DATA" 1 7 20, C4<11>;
P_0000026aab16bb38 .param/l "STATE_IDLE" 1 7 18, C4<00>;
P_0000026aab16bb70 .param/l "STATE_START" 1 7 19, C4<01>;
P_0000026aab16bba8 .param/l "STATE_STOP" 1 7 21, C4<10>;
L_0000026aab3bc980 .functor OR 1, L_0000026aab4182b0, L_0000026aab418350, C4<0>, C4<0>;
L_0000026aab7a00d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000026aab3a2a70_0 .net/2u *"_ivl_0", 1 0, L_0000026aab7a00d0;  1 drivers
v0000026aab3a26b0_0 .net *"_ivl_2", 0 0, L_0000026aab4182b0;  1 drivers
L_0000026aab7a0118 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000026aab3a3010_0 .net/2u *"_ivl_4", 1 0, L_0000026aab7a0118;  1 drivers
v0000026aab3a2c50_0 .net *"_ivl_6", 0 0, L_0000026aab418350;  1 drivers
v0000026aab3a2750_0 .var "bitpos", 2 0;
v0000026aab3a2890_0 .net "clk", 0 0, v0000026aab417ef0_0;  alias, 1 drivers
v0000026aab3a30b0_0 .var "data", 7 0;
v0000026aab3a2b10_0 .net "data_in", 7 0, v0000026aab418670_0;  alias, 1 drivers
v0000026aab3a2cf0_0 .var "state", 1 0;
v0000026aab3a2f70_0 .var "tx", 0 0;
v0000026aab3a2ed0_0 .net "tx_busy", 0 0, L_0000026aab3bc980;  alias, 1 drivers
v0000026aab4180d0_0 .net "tx_clk", 0 0, L_0000026aab4178b0;  alias, 1 drivers
v0000026aab417090_0 .net "wr_en", 0 0, v0000026aab418d50_0;  alias, 1 drivers
L_0000026aab4182b0 .cmp/eq 2, v0000026aab3a2cf0_0, L_0000026aab7a00d0;
L_0000026aab418350 .cmp/eq 2, v0000026aab3a2cf0_0, L_0000026aab7a0118;
S_0000026aab3a4d00 .scope module, "timeunit" "timeunit" 2 3;
 .timescale -9 -12;
    .scope S_0000026aab3b2e30;
T_0 ;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0000026aab3a31f0_0, 0, 14;
    %end;
    .thread T_0;
    .scope S_0000026aab3b2e30;
T_1 ;
    %wait E_0000026aab3a0310;
    %load/vec4 v0000026aab3a31f0_0;
    %cmpi/e 10416, 0, 14;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000026aab3a31f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000026aab3a31f0_0;
    %addi 1, 0, 14;
    %assign/vec4 v0000026aab3a31f0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026aab3a53a0;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026aab3a30b0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026aab3a2750_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026aab3a2cf0_0, 0, 2;
    %end;
    .thread T_2;
    .scope S_0000026aab3a53a0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026aab3a2f70_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0000026aab3a53a0;
T_4 ;
    %wait E_0000026aab3a0310;
    %load/vec4 v0000026aab3a2cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026aab3a2f70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026aab3a2cf0_0, 0;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0000026aab417090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000026aab3a2cf0_0, 0;
    %load/vec4 v0000026aab3a2b10_0;
    %assign/vec4 v0000026aab3a30b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026aab3a2750_0, 0;
T_4.6 ;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0000026aab4180d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026aab3a2f70_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000026aab3a2cf0_0, 0;
T_4.8 ;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0000026aab4180d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %load/vec4 v0000026aab3a2750_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000026aab3a2cf0_0, 0;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0000026aab3a2750_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000026aab3a2750_0, 0;
T_4.13 ;
    %load/vec4 v0000026aab3a30b0_0;
    %load/vec4 v0000026aab3a2750_0;
    %part/u 1;
    %assign/vec4 v0000026aab3a2f70_0, 0;
T_4.10 ;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0000026aab4180d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026aab3a2f70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026aab3a2cf0_0, 0;
T_4.14 ;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026aab3b2b10;
T_5 ;
    %pushi/vec4 0, 0, 27;
    %store/vec4 v0000026aab3a33d0_0, 0, 27;
    %end;
    .thread T_5;
    .scope S_0000026aab3b2b10;
T_6 ;
    %wait E_0000026aab3a0310;
    %load/vec4 v0000026aab3a33d0_0;
    %addi 1, 0, 27;
    %assign/vec4 v0000026aab3a33d0_0, 0;
    %load/vec4 v0000026aab3a33d0_0;
    %pad/u 32;
    %cmpi/e 100000000, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 27;
    %assign/vec4 v0000026aab3a33d0_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000026aab16b7a0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aab417b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aab418d50_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0000026aab16b7a0;
T_8 ;
    %wait E_0000026aab3a0910;
    %load/vec4 v0000026aab4187b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000026aab418210_0, 0, 4;
    %load/vec4 v0000026aab418210_0;
    %pad/u 7;
    %muli 8, 0, 7;
    %subi 1, 0, 7;
    %store/vec4 v0000026aab417a90_0, 0, 7;
    %load/vec4 v0000026aab418df0_0;
    %load/vec4 v0000026aab417a90_0;
    %pad/u 9;
    %subi 7, 0, 9;
    %part/s 8;
    %store/vec4 v0000026aab418670_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026aab418d50_0, 0, 1;
    %load/vec4 v0000026aab418210_0;
    %subi 1, 0, 4;
    %store/vec4 v0000026aab418210_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026aab417b30_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000026aab417b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aab417b30_0, 0, 1;
    %jmp T_8.5;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aab418d50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026aab418670_0, 0, 8;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0000026aab418210_0;
    %pad/u 7;
    %muli 8, 0, 7;
    %subi 1, 0, 7;
    %store/vec4 v0000026aab417a90_0, 0, 7;
    %load/vec4 v0000026aab418df0_0;
    %load/vec4 v0000026aab417a90_0;
    %pad/u 9;
    %subi 7, 0, 9;
    %part/s 8;
    %store/vec4 v0000026aab418670_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026aab418d50_0, 0, 1;
    %load/vec4 v0000026aab418210_0;
    %subi 1, 0, 4;
    %store/vec4 v0000026aab418210_0, 0, 4;
    %load/vec4 v0000026aab418210_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aab417b30_0, 0, 1;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026aab417b30_0, 0, 1;
T_8.7 ;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000026aab3a4b70;
T_9 ;
    %delay 1000, 0;
    %load/vec4 v0000026aab417ef0_0;
    %inv;
    %store/vec4 v0000026aab417ef0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0000026aab3a4b70;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aab417ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aab418e90_0, 0, 1;
    %delay 10000, 0;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aab418e90_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 57 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000026aab3a4b70;
T_11 ;
    %vpi_call 2 61 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 62 "$dumpvars" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0000026aab3a4d00;
T_12 ;
    %vpi_call 2 4 "$timeformat", 32'sb11111111111111111111111111110111, 32'sb00000000000000000000000000000001, " ns", 32'sb00000000000000000000000000001001 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "hello.v";
    "uart_hello.v";
    "send_signal.v";
    "uart.v";
    "baud_clk.v";
    "tx.v";
