0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab17/lab17.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab17/lab17.srcs/sim_1/new/BH_FIFO_TB.vhd,1742234883,vhdl,,,,bh_fifo_tb,,,,,,,,
C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab17/lab17.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v,1742233072,verilog,,,,fifo_generator_0,,,,,,,,
