Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed May 04 02:18:27 2016

  SmartGuide Results
  ------------------
  This section describes the guide results after invoking the Router. This
  report accurately reflects the differences between the input design
  and the guide design.

  Number of Components in the input design    |   2726
    Number of guided Components               |   2662 out of   2726  97.7%
    Number of re-implemented Components       |     28 out of   2726   1.0%
    Number of new/changed Components          |     36 out of   2726   1.3%
  Number of Nets in the input design          |   9239
    Number of guided Nets                     |   8654 out of   9239  93.7%
    Number of partially guided Nets           |    206 out of   9239   2.2%
    Number of re-routed Nets                  |    252 out of   9239   2.7%
    Number of new/changed Nets                |    127 out of   9239   1.4%


The following Components were re-implemented.
---------------------------------------------
 u_ddr_to_bram_controller/GND_1006_o_GND_1006_o_AND_140_o : SLICE_X26Y65.
 u_ddr_to_bram_controller/Mcompar_GND_1006_o_I1_proc.address_count[31]_LessThan_88_o_cy<3> : SLICE_X36Y77.
 u_ddr_to_bram_controller/Mcompar_GND_1006_o_I1_proc.address_count[31]_LessThan_88_o_cy<4> : SLICE_X36Y78.
 hdmi_input_0/input_decoder/dec_g/cbnd/rcvd_ctkn_q : SLICE_X34Y78.
 u_ddr_to_bram_controller/internal_v_count<1> : SLICE_X14Y60.
 DDR_p4_cmd_byte_addr<16> : SLICE_X14Y61.
 DDR_p4_cmd_byte_addr<20> : SLICE_X15Y61.
 DDR_p4_cmd_byte_addr<14> : SLICE_X16Y62.
 DDR_p4_cmd_byte_addr<18> : SLICE_X17Y61.
 u_BRAM_interface/Port5/Px_data_out_I0_S1<17> : SLICE_X18Y63.
 u_ddr_to_bram_controller/Mmux_c3_p4_cmd_byte_addr[29]_c3_p4_cmd_byte_addr[29]_mux_154_OUT151 : SLICE_X19Y57.
 hdmi_output_0/green_encoder/GND_35_o_GND_35_o_OR_152_o2 : SLICE_X19Y71.
 hdmi_output_0/green_encoder/ADDERTREE_INTERNAL_Madd5_cy<0> : SLICE_X20Y71.
 hdmi_output_0/green_encoder/ADDERTREE_INTERNAL_Madd4_lut<0> : SLICE_X20Y72.
 hdmi_output_0/green_encoder/ADDERTREE_INTERNAL_Madd_03 : SLICE_X21Y68.
 hdmi_output_0/green_encoder/N20 : SLICE_X21Y71.
 u_ddr_to_bram_controller/I1_proc.count_buffer<8> : SLICE_X23Y61.
 P1_set_3<3> : SLICE_X26Y84.
 DDR_p5_cmd_byte_addr<16> : SLICE_X28Y65.
 DDR_p5_cmd_byte_addr<26> : SLICE_X28Y66.
 P4_set_1<3> : SLICE_X28Y68.
 P4_set_1<11> : SLICE_X29Y67.
 hdmi_output_0/blue_encoder/N51 : SLICE_X31Y72.
 DDR_p5_cmd_byte_addr<4> : SLICE_X32Y76.
 DDR_p5_cmd_byte_addr<6> : SLICE_X34Y76.
 u_ddr_to_bram_controller/I1_proc.address_count<3> : SLICE_X35Y76.
 P5_set_1<11> : SLICE_X37Y72.
 u_ddr_to_bram_controller/I1_proc.address_count<5> : SLICE_X41Y78.


The following Components are new/changed.
-----------------------------------------
 u_ddr_to_bram_controller/Mcompar_n0110_cy<3> : SLICE_X42Y79.
 u_ddr_to_bram_controller/Mcompar_n0110_cy<7> : SLICE_X42Y80.
 u_ddr_to_bram_controller/N81 : SLICE_X42Y81.
 u_ddr_to_bram_controller/Mmux_n0473_rs_cy<3> : SLICE_X10Y58.
 u_ddr_to_bram_controller/Mmux_n0473_rs_cy<7> : SLICE_X10Y59.
 u_ddr_to_bram_controller/Mmux_n0473_rs_cy<11> : SLICE_X10Y60.
 u_ddr_to_bram_controller/Mmux_n0473_rs_cy<15> : SLICE_X10Y61.
 u_ddr_to_bram_controller/Mmux_n0473_rs_cy<19> : SLICE_X10Y62.
 u_ddr_to_bram_controller/Mmux_n0473_rs_cy<23> : SLICE_X10Y63.
 u_ddr_to_bram_controller/Mmux_n0473_rs_cy<27> : SLICE_X10Y64.
 u_ddr_to_bram_controller/n0473<31> : SLICE_X10Y65.
 u_ddr_to_bram_controller/Mmux_n0459_rs_cy<3> : SLICE_X24Y59.
 u_ddr_to_bram_controller/Mmux_n0459_rs_cy<7> : SLICE_X24Y60.
 u_ddr_to_bram_controller/Mmux_n0459_rs_cy<11> : SLICE_X24Y61.
 u_ddr_to_bram_controller/Mmux_n0459_rs_cy<15> : SLICE_X24Y62.
 u_ddr_to_bram_controller/Mmux_n0459_rs_cy<19> : SLICE_X24Y63.
 u_ddr_to_bram_controller/Mmux_n0459_rs_cy<23> : SLICE_X24Y64.
 u_ddr_to_bram_controller/Mmux_n0459_rs_cy<27> : SLICE_X24Y65.
 u_ddr_to_bram_controller/n0459<31> : SLICE_X24Y66.
 u_ddr_to_bram_controller/Mcompar_n0131_cy<3> : SLICE_X26Y64.
 u_ddr_to_bram_controller/Mcompar_n0206_cy<3> : SLICE_X8Y59.
 u_ddr_to_bram_controller/Mcompar_n0185_cy<3> : SLICE_X18Y64.
 u_ddr_to_bram_controller/Mcompar_n0185_cy<7> : SLICE_X18Y65.
 u_ddr_to_bram_controller/_n0551_inv1 : SLICE_X13Y64.
 u_ddr_to_bram_controller/N70 : SLICE_X16Y61.
 u_ddr_to_bram_controller/n0462[11:0]<9> : SLICE_X19Y65.
 u_ddr_to_bram_controller/n0462[11:0]<7> : SLICE_X19Y66.
 u_ddr_to_bram_controller/_n0605_inv1 : SLICE_X20Y60.
 u_ddr_to_bram_controller/_n0599_inv : SLICE_X21Y65.
 u_ddr_to_bram_controller/n0462[11:0]<10> : SLICE_X21Y66.
 u_ddr_to_bram_controller/_n0513_inv : SLICE_X23Y59.
 u_ddr_to_bram_controller/_n0534_inv1 : SLICE_X30Y73.
 u_ddr_to_bram_controller/n0448[11:0]<7> : SLICE_X38Y79.
 u_ddr_to_bram_controller/n0453[11:0]<9> : SLICE_X38Y81.
 u_ddr_to_bram_controller/n0448[11:0]<10> : SLICE_X39Y78.
 u_ddr_to_bram_controller/n0453[11:0]<10> : SLICE_X39Y81.


The following Nets were re-routed.
----------------------------------
 hdmi_output_0/green_encoder/GND_35_o_GND_35_o_OR_150_o.
 hdmi_output_0/green_encoder/ADDERTREE_INTERNAL_Madd5_cy<0>.
 hdmi_output_0/green_encoder/N20.
 hdmi_output_0/green_encoder/N43.
 hdmi_output_0/green_encoder/ADDERTREE_INTERNAL_Madd_03.
 hdmi_input_0/input_decoder/dec_g/cbnd/ra_en.
 hdmi_output_0/green_encoder/ones_pipeline<2>.
 u_BRAM_interface/Port4/Px_data_out_I0_S1<11>.
 u_ddr_to_bram_controller/run_I1.
 u_ddr_to_bram_controller/scaling1.
 u_ddr_to_bram_controller/I0_proc.address_count[31]_GND_1006_o_add_149_OUT<10>.
 u_ddr_to_bram_controller/scaling.
 hdmi_output_0/green_encoder/data_pipeline<7>.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<9>.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<8>.
 u_BRAM_interface/Port1/Px_data_out_I1_S0<8>.
 P5_set_1<10>.
 P5_set_1<9>.
 P5_set_1<11>.
 P5_set_1<8>.
 hdmi_output_0/green_encoder/ones_pipeline<0>.
 hdmi_output_0/green_encoder/ones_pipeline<1>.
 u_BRAM_interface/Port4/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_do
utb<0>.
 u_BRAM_interface/Port4/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_do
utb<9>.
 u_BRAM_interface/Port4/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_do
utb<6>.
 u_BRAM_interface/Port4/Px_data_out_I1_S1<15>.
 u_ddr_to_bram_controller/N2.
 u_ddr_to_bram_controller/Mmux_c3_p4_cmd_byte_addr[29]_c3_p4_cmd_byte_addr[29]_mux_154_OUT15.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<16>.
 u_BRAM_interface/Port4/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_do
utb<2>.
 u_ddr_to_bram_controller/run_I0.
 DDR_p5_cmd_byte_addr<2>.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<20>.
 u_ddr_to_bram_controller/Mmux_internal_v_count72.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<21>.
 u_ddr_to_bram_controller/Mcompar_GND_1006_o_I0_proc.address_count[31]_LessThan_148_o_cy<4>.
 u_ddr_to_bram_controller/N62.
 u_ddr_to_bram_controller/internal_v_count[10]_P3_set_2[9]_add_137_OUT<0>.
 u_ddr_to_bram_controller/internal_v_count[10]_P2_set_2[9]_add_124_OUT<0>.
 u_ddr_to_bram_controller/Mmux_c3_p4_cmd_byte_addr[29]_c3_p4_cmd_byte_addr[29]_mux_154_OUT1015.
 DDR_p4_cmd_byte_addr<13>.
 u_ddr_to_bram_controller/Mmux_c3_p4_cmd_byte_addr[29]_c3_p4_cmd_byte_addr[29]_mux_154_OUT1011.
 u_ddr_to_bram_controller/internal_v_count[10]_P3_set_2[9]_add_137_OUT<1>.
 u_ddr_to_bram_controller/internal_v_count[10]_P2_set_2[9]_add_124_OUT<1>.
 u_ddr_to_bram_controller/internal_v_count<1>.
 DDR_p4_cmd_byte_addr<14>.
 P4_set_1<11>.
 u_ddr_to_bram_controller/I1_proc.address_count[31]_GND_1006_o_add_89_OUT<10>.
 u_ddr_to_bram_controller/I1_proc.address_count[31]_GND_1006_o_add_89_OUT<11>.
 hdmi_output_0/red_encoder/data_pipeline<5>.
 Configuration_manager/_n0394<3>.
 u_ddr_to_bram_controller/Mmux_c3_p4_cmd_byte_addr[29]_c3_p4_cmd_byte_addr[29]_mux_154_OUT151.
 u_ddr_to_bram_controller/N64.
 P4_set_1<10>.
 P4_set_1<9>.
 P4_set_1<7>.
 P4_set_1<8>.
 u_BRAM_interface/Port4/Px_data_out_I0_S1<15>.
 u_BRAM_interface/Port4/Px_data_out_I1_S1<13>.
 u_BRAM_interface/Port4/Px_data_out_I0_S1<13>.
 u_BRAM_interface/Port4/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_do
utb<7>.
 u_ddr_to_bram_controller/N48.
 u_ddr_to_bram_controller/Mcompar_GND_1006_o_I1_proc.address_count[31]_LessThan_88_o_cy<4>.
 u_ddr_to_bram_controller/N66.
 u_ddr_to_bram_controller/I1_proc.count_buffer<26>.
 u_ddr_to_bram_controller/I1_proc.count_buffer<6>.
 u_ddr_to_bram_controller/I1_proc.count_buffer<31>.
 u_BRAM_interface/Port1/Px_data_out_I0_S0<17>.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<17>.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<14>.
 u_BRAM_interface/Port1/Px_data_out_I0_S0<3>.
 u_BRAM_interface/Port5/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_do
utb<1>.
 u_BRAM_interface/Port1/Px_data_out_I0_S0<11>.
 u_BRAM_interface/Port4/Px_data_out_I0_S1<5>.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<13>.
 u_BRAM_interface/Port4/Px_data_out_I0_S1<3>.
 u_BRAM_interface/Port4/Px_data_out_I1_S0<3>.
 u_BRAM_interface/Port4/Px_data_out_I0_S1<6>.
 u_BRAM_interface/Port4/Px_data_out_I0_S1<16>.
 hdmi_output_0/green_encoder/n0011.
 hdmi_output_0/green_encoder/q_m<3>.
 u_ddr_to_bram_controller/I1_proc.count_buffer[31]_GND_1006_o_add_90_OUT<5>.
 u_ddr_to_bram_controller/I1_proc.count_buffer<5>.
 u_ddr_to_bram_controller/I1_proc.count_buffer<4>.
 hdmi_output_0/green_encoder/ones_pipeline<3>.
 u_BRAM_interface/Port5/Px_data_out_I0_S1<17>.
 u_BRAM_interface/Port1/Px_I0_S0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_do
utb<4>.
 u_BRAM_interface/Port1/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_do
utb<1>.
 u_BRAM_interface/Port4/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_do
utb<4>.
 u_BRAM_interface/Port4/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_do
utb<1>.
 u_BRAM_interface/Port4/Px_I1_S0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_do
utb<8>.
 u_BRAM_interface/Port4/Px_I1_S0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_do
utb<2>.
 u_BRAM_interface/Port4/Px_I1_S0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_do
utb<1>.
 u_BRAM_interface/Port4/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_do
utb<4>.
 u_BRAM_interface/Port4/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_do
utb<3>.
 u_BRAM_interface/Port4/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_do
utb<3>.
 u_BRAM_interface/Port4/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_do
utb<2>.
 u_BRAM_interface/Port4/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_do
utb<1>.
 u_BRAM_interface/Port4/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_do
utb<0>.
 u_BRAM_interface/Port5/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_do
utb<8>.
 u_BRAM_interface/Port5/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_do
utb<3>.
 u_BRAM_interface/Port5/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_do
utb<1>.
 u_BRAM_interface/Port1/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_do
utb<9>.
 u_BRAM_interface/Port1/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_do
utb<1>.
 u_BRAM_interface/Port1/Px_I1_S0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_do
utb<8>.
 u_BRAM_interface/Port4/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_do
utb<20>.
 u_BRAM_interface/Port4/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_do
utb<16>.
 u_BRAM_interface/Port4/Px_I1_S0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_do
utb<11>.
 u_BRAM_interface/Port4/Px_I1_S0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_do
utb<4>.
 u_BRAM_interface/Port4/Px_I1_S0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_do
utb<2>.
 u_BRAM_interface/Port4/Px_I1_S0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_do
utb<1>.
 u_BRAM_interface/Port4/Px_I1_S0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_do
utb<12>.
 u_BRAM_interface/Port4/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_do
utb<10>.
 u_BRAM_interface/Port4/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_do
utb<3>.
 u_BRAM_interface/Port4/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_do
utb<22>.
 u_BRAM_interface/Port4/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_do
utb<21>.
 u_BRAM_interface/Port4/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_do
utb<20>.
 u_BRAM_interface/Port5/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_do
utb<10>.
 u_BRAM_interface/Port5/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_do
utb<17>.
 u_ddr_to_bram_controller/I1_proc.count_buffer[31]_GND_1006_o_add_90_OUT<7>.
 u_ddr_to_bram_controller/I1_proc.count_buffer[31]_GND_1006_o_add_90_OUT<8>.
 P4_set_1<1>.
 P4_set_1<2>.
 P4_set_1<3>.
 u_ddr_to_bram_controller/I1_proc.address_count<2>.
 P4_set_1<4>.
 u_ddr_to_bram_controller/I1_proc.address_count<3>.
 P4_set_1<5>.
 u_ddr_to_bram_controller/I1_proc.address_count<4>.
 P4_set_1<6>.
 u_ddr_to_bram_controller/I1_proc.address_count[31]_GND_1006_o_add_89_OUT<5>.
 u_ddr_to_bram_controller/I1_proc.address_count[31]_GND_1006_o_add_89_OUT<7>.
 u_ddr_to_bram_controller/I1_proc.address_count[31]_GND_1006_o_add_89_OUT<9>.
 u_ddr_to_bram_controller/I1_proc.address_count[31]_GND_1006_o_add_89_OUT<12>.
 u_ddr_to_bram_controller/N81.
 u_ddr_to_bram_controller/I1_proc.count_buffer<7>.
 u_ddr_to_bram_controller/I1_proc.count_buffer<8>.
 u_ddr_to_bram_controller/I1_proc.count_buffer<16>.
 u_ddr_to_bram_controller/I1_proc.count_buffer<25>.
 u_ddr_to_bram_controller/I1_proc.count_buffer<28>.
 u_ddr_to_bram_controller/I0_proc.address_count[31]_GND_1006_o_add_149_OUT<7>.
 u_ddr_to_bram_controller/I0_proc.address_count[31]_GND_1006_o_add_149_OUT<8>.
 u_ddr_to_bram_controller/I1_proc.address_count<5>.
 P1_set_3<0>.
 P1_set_3<1>.
 P1_set_3<2>.
 P1_set_3<3>.
 P4_set_1<0>.
 P4_set_3<4>.
 P4_set_3<5>.
 P5_set_3<10>.
 u_ddr_to_bram_controller/internal_v_count<3>.
 u_ddr_to_bram_controller/internal_v_count[10]_P3_set_2[9]_add_137_OUT<2>.
 u_ddr_to_bram_controller/internal_v_count<4>.
 u_ddr_to_bram_controller/internal_v_count[10]_P3_set_2[9]_add_137_OUT<3>.
 u_ddr_to_bram_controller/internal_v_count[10]_P3_set_2[9]_add_137_OUT<4>.
 u_ddr_to_bram_controller/internal_v_count[10]_P3_set_2[9]_add_137_OUT<5>.
 u_ddr_to_bram_controller/internal_v_count[10]_P3_set_2[9]_add_137_OUT<6>.
 u_ddr_to_bram_controller/internal_v_count[10]_P3_set_2[9]_add_137_OUT<7>.
 u_ddr_to_bram_controller/GND_1006_o_GND_1006_o_AND_140_o.
 u_ddr_to_bram_controller/GND_1006_o_GND_1006_o_AND_150_o.
 u_output_controller/Port_1_controller/Mmux_Px_h_count_out101.
 u_ddr_to_bram_controller/N192.
 u_ddr_to_bram_controller/internal_v_count[10]_P2_set_2[9]_add_124_OUT<2>.
 u_ddr_to_bram_controller/internal_v_count[10]_P2_set_2[9]_add_124_OUT<3>.
 u_ddr_to_bram_controller/internal_v_count[10]_P2_set_2[9]_add_124_OUT<4>.
 u_ddr_to_bram_controller/internal_v_count[10]_P2_set_2[9]_add_124_OUT<5>.
 u_ddr_to_bram_controller/internal_v_count[10]_P2_set_2[9]_add_124_OUT<6>.
 u_ddr_to_bram_controller/internal_v_count[10]_P2_set_2[9]_add_124_OUT<7>.
 u_ddr_to_bram_controller/internal_v_count[10]_P2_set_2[9]_add_124_OUT<8>.
 u_ddr_to_bram_controller/internal_v_count[10]_P2_set_2[9]_add_124_OUT<9>.
 u_ddr_to_bram_controller/internal_v_count[10]_P5_set_2[9]_add_77_OUT<0>.
 u_ddr_to_bram_controller/internal_v_count[10]_P5_set_2[9]_add_77_OUT<1>.
 u_ddr_to_bram_controller/internal_v_count[10]_P5_set_2[9]_add_77_OUT<2>.
 u_ddr_to_bram_controller/internal_v_count[10]_P5_set_2[9]_add_77_OUT<3>.
 u_ddr_to_bram_controller/internal_v_count[10]_P5_set_2[9]_add_77_OUT<6>.
 u_ddr_to_bram_controller/Mcompar_GND_1006_o_I1_proc.address_count[31]_LessThan_88_o_cy<3>.
 u_ddr_to_bram_controller/N108.
 u_ddr_to_bram_controller/internal_v_count[10]_P4_set_2[9]_add_64_OUT<0>.
 u_ddr_to_bram_controller/internal_v_count[10]_P4_set_2[9]_add_64_OUT<1>.
 u_ddr_to_bram_controller/internal_v_count[10]_P4_set_2[9]_add_64_OUT<2>.
 u_ddr_to_bram_controller/internal_v_count[10]_P4_set_2[9]_add_64_OUT<3>.
 u_ddr_to_bram_controller/internal_v_count[10]_P4_set_2[9]_add_64_OUT<4>.
 u_ddr_to_bram_controller/internal_v_count[10]_P4_set_2[9]_add_64_OUT<5>.
 hdmi_output_0/green_encoder/GND_35_o_GND_35_o_OR_150_o11.
 u_BRAM_interface/Port4/Px_data_out_I1_S0<20>.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<2>.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<4>.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<1>.
 u_BRAM_interface/Port4/Px_data_out_I0_S1<18>.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<12>.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<22>.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<23>.
 u_BRAM_interface/Port4/Px_data_out_I0_S1<2>.
 u_BRAM_interface/Port4/Px_data_out_I0_S1<22>.
 u_BRAM_interface/Port4/Px_data_out_I1_S1<18>.
 u_BRAM_interface/Port4/Px_data_out_I0_S1<4>.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<0>.
 u_BRAM_interface/Port4/Px_data_out_I0_S1<23>.
 u_BRAM_interface/Port1/Px_data_out_I0_S0<0>.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<10>.
 u_BRAM_interface/Port4/Px_data_out_I0_S1<12>.
 hdmi_output_0/encoded_green<8>.
 u_ddr_to_bram_controller/N146.
 DDR_p4_cmd_byte_addr<19>.
 DDR_p4_cmd_byte_addr<20>.
 DDR_p4_cmd_byte_addr<17>.
 u_ddr_to_bram_controller/internal_v_count<5>.
 DDR_p4_cmd_byte_addr<18>.
 u_ddr_to_bram_controller/Mmux_c3_p4_cmd_byte_addr[29]_c3_p4_cmd_byte_addr[29]_mux_154_OUT1093.
 u_BRAM_interface/Port5/Px_data_out_I0_S0<11>.
 u_ddr_to_bram_controller/Mmux_c3_p4_cmd_byte_addr[29]_c3_p4_cmd_byte_addr[29]_mux_154_OUT1033.
 DDR_p4_cmd_byte_addr<15>.
 DDR_p4_cmd_byte_addr<16>.
 hdmi_output_0/green_encoder/N48.
 hdmi_output_0/green_encoder/ADDERTREE_INTERNAL_Madd4_lut<0>.
 hdmi_output_0/green_encoder/q_m<7>.
 hdmi_output_0/green_encoder/GND_35_o_GND_35_o_OR_152_o2.
 hdmi_output_0/green_encoder/GND_35_o_GND_35_o_OR_150_o1.
 hdmi_output_0/green_encoder/N15.
 DDR_p5_cmd_byte_addr<26>.
 u_ddr_to_bram_controller/N0.
 DDR_p5_cmd_byte_addr<13>.
 DDR_p5_cmd_byte_addr<14>.
 DDR_p5_cmd_byte_addr<15>.
 DDR_p5_cmd_byte_addr<16>.
 hdmi_output_0/blue_encoder/N48.
 DDR_p5_cmd_byte_addr<5>.
 DDR_p5_cmd_byte_addr<6>.
 hdmi_input_0/input_decoder/dec_g/cbnd/rcvd_ctkn_q.
 DDR_p5_cmd_byte_addr<3>.
 DDR_p5_cmd_byte_addr<4>.
 u_BRAM_interface/Port4/Px_data_out_I1_S0<19>.
 u_BRAM_interface/Port4/Px_data_out_I1_S1<19>.
 u_ddr_to_bram_controller/N110.
 u_ddr_to_bram_controller/N156.
 u_BRAM_interface/Port5/Px_data_out_I0_S1<10>.
 u_ddr_to_bram_controller/N70.
 u_ddr_to_bram_controller/N116.
 u_ddr_to_bram_controller/N113.
 u_ddr_to_bram_controller/N72.
 u_ddr_to_bram_controller/N193.
 u_ddr_to_bram_controller/N83.
 u_ddr_to_bram_controller/N190.
 u_ddr_to_bram_controller/N89.
 u_ddr_to_bram_controller/N92.
 hdmi_input_0/input_decoder/dec_g/cbnd/_n0064.
 u_ddr_to_bram_controller/N101.
 u_ddr_to_bram_controller/N104.
 u_ddr_to_bram_controller/N95.
 u_ddr_to_bram_controller/N98.
 u_ddr_to_bram_controller/N143.


The following Nets are new/changed.
-----------------------------------
 u_ddr_to_bram_controller/n0467[11:0]<9>.
 u_ddr_to_bram_controller/n0467[11:0]<8>.
 u_ddr_to_bram_controller/_n0513_inv.
 u_ddr_to_bram_controller/_n0512_inv.
 u_ddr_to_bram_controller/Mcompar_n0206_cy<6>.
 u_ddr_to_bram_controller/Mcompar_n0185_cy<9>.
 u_ddr_to_bram_controller/_n0588_inv.
 u_ddr_to_bram_controller/_n0517_inv.
 u_ddr_to_bram_controller/n0453[11:0]<10>.
 u_ddr_to_bram_controller/Madd_n0453[11:0]_cy<10>.
 u_ddr_to_bram_controller/n0462[11:0]<7>.
 u_ddr_to_bram_controller/n0467[11:0]<7>.
 u_ddr_to_bram_controller/_n0516_inv.
 u_ddr_to_bram_controller/_n0534_inv1_rstpot.
 u_ddr_to_bram_controller/Mcompar_n0131_cy<6>.
 u_ddr_to_bram_controller/_n0491.
 u_ddr_to_bram_controller/_n0534_inv1.
 u_ddr_to_bram_controller/_n0551_inv1.
 u_ddr_to_bram_controller/_n0551_inv.
 u_ddr_to_bram_controller/Mcompar_n0110_cy<9>.
 u_ddr_to_bram_controller/_n0568_inv.
 u_ddr_to_bram_controller/n0448[11:0]<9>.
 u_ddr_to_bram_controller/n0448[11:0]<8>.
 u_ddr_to_bram_controller/n0448[11:0]<10>.
 u_ddr_to_bram_controller/Madd_n0448[11:0]_cy<10>.
 u_ddr_to_bram_controller/n0459<9>.
 u_ddr_to_bram_controller/n0459<0>.
 u_ddr_to_bram_controller/n0459<26>.
 u_ddr_to_bram_controller/n0459<1>.
 u_ddr_to_bram_controller/n0459<6>.
 u_ddr_to_bram_controller/n0459<2>.
 u_ddr_to_bram_controller/n0459<31>.
 u_ddr_to_bram_controller/n0459<3>.
 u_ddr_to_bram_controller/_n0599_inv.
 u_ddr_to_bram_controller/_n0605_inv2.
 u_ddr_to_bram_controller/n0467[11:0]<10>.
 u_ddr_to_bram_controller/Madd_n0467[11:0]_cy<10>.
 u_ddr_to_bram_controller/n0462[11:0]<10>.
 u_ddr_to_bram_controller/Madd_n0462[11:0]_cy<10>.
 u_ddr_to_bram_controller/n0453[11:0]<9>.
 u_ddr_to_bram_controller/n0453[11:0]<8>.
 u_ddr_to_bram_controller/n0462[11:0]<9>.
 u_ddr_to_bram_controller/n0462[11:0]<8>.
 u_ddr_to_bram_controller/_n0555_inv.
 u_ddr_to_bram_controller/_n0609_inv2.
 u_ddr_to_bram_controller/n0459<5>.
 u_ddr_to_bram_controller/n0459<4>.
 u_ddr_to_bram_controller/n0448[11:0]<7>.
 u_ddr_to_bram_controller/n0453[11:0]<7>.
 u_ddr_to_bram_controller/n0459<7>.
 u_ddr_to_bram_controller/n0459<8>.
 u_ddr_to_bram_controller/n0459<10>.
 u_ddr_to_bram_controller/n0459<11>.
 u_ddr_to_bram_controller/n0459<12>.
 u_ddr_to_bram_controller/n0459<13>.
 u_ddr_to_bram_controller/n0459<14>.
 u_ddr_to_bram_controller/n0459<15>.
 u_ddr_to_bram_controller/n0459<16>.
 u_ddr_to_bram_controller/n0459<17>.
 u_ddr_to_bram_controller/n0459<18>.
 u_ddr_to_bram_controller/n0459<19>.
 u_ddr_to_bram_controller/n0459<20>.
 u_ddr_to_bram_controller/n0459<21>.
 u_ddr_to_bram_controller/n0459<22>.
 u_ddr_to_bram_controller/n0459<23>.
 u_ddr_to_bram_controller/n0459<24>.
 u_ddr_to_bram_controller/n0459<25>.
 u_ddr_to_bram_controller/n0459<27>.
 u_ddr_to_bram_controller/n0459<28>.
 u_ddr_to_bram_controller/n0459<29>.
 u_ddr_to_bram_controller/n0459<30>.
 u_ddr_to_bram_controller/Mcompar_n0110_cy<3>.
 u_ddr_to_bram_controller/Mcompar_n0110_cy<7>.
 u_ddr_to_bram_controller/n0473<0>.
 u_ddr_to_bram_controller/n0473<1>.
 u_ddr_to_bram_controller/n0473<2>.
 u_ddr_to_bram_controller/Mmux_n0473_rs_cy<3>.
 u_ddr_to_bram_controller/n0473<3>.
 u_ddr_to_bram_controller/n0473<4>.
 u_ddr_to_bram_controller/n0473<5>.
 u_ddr_to_bram_controller/n0473<6>.
 u_ddr_to_bram_controller/Mmux_n0473_rs_cy<7>.
 u_ddr_to_bram_controller/n0473<7>.
 u_ddr_to_bram_controller/n0473<8>.
 u_ddr_to_bram_controller/n0473<9>.
 u_ddr_to_bram_controller/n0473<10>.
 u_ddr_to_bram_controller/Mmux_n0473_rs_cy<11>.
 u_ddr_to_bram_controller/n0473<11>.
 u_ddr_to_bram_controller/n0473<12>.
 u_ddr_to_bram_controller/n0473<13>.
 u_ddr_to_bram_controller/n0473<14>.
 u_ddr_to_bram_controller/Mmux_n0473_rs_cy<15>.
 u_ddr_to_bram_controller/n0473<15>.
 u_ddr_to_bram_controller/n0473<16>.
 u_ddr_to_bram_controller/n0473<17>.
 u_ddr_to_bram_controller/n0473<18>.
 u_ddr_to_bram_controller/Mmux_n0473_rs_cy<19>.
 u_ddr_to_bram_controller/n0473<19>.
 u_ddr_to_bram_controller/n0473<20>.
 u_ddr_to_bram_controller/n0473<21>.
 u_ddr_to_bram_controller/n0473<22>.
 u_ddr_to_bram_controller/Mmux_n0473_rs_cy<23>.
 u_ddr_to_bram_controller/n0473<23>.
 u_ddr_to_bram_controller/n0473<24>.
 u_ddr_to_bram_controller/n0473<25>.
 u_ddr_to_bram_controller/n0473<26>.
 u_ddr_to_bram_controller/Mmux_n0473_rs_cy<27>.
 u_ddr_to_bram_controller/n0473<27>.
 u_ddr_to_bram_controller/n0473<28>.
 u_ddr_to_bram_controller/n0473<29>.
 u_ddr_to_bram_controller/n0473<30>.
 u_ddr_to_bram_controller/n0473<31>.
 u_ddr_to_bram_controller/Mmux_n0459_rs_cy<3>.
 u_ddr_to_bram_controller/Mmux_n0459_rs_cy<7>.
 u_ddr_to_bram_controller/Mmux_n0459_rs_cy<11>.
 u_ddr_to_bram_controller/Mmux_n0459_rs_cy<15>.
 u_ddr_to_bram_controller/Mmux_n0459_rs_cy<19>.
 u_ddr_to_bram_controller/Mmux_n0459_rs_cy<23>.
 u_ddr_to_bram_controller/Mmux_n0459_rs_cy<27>.
 u_ddr_to_bram_controller/Mcompar_n0131_cy<3>.
 u_ddr_to_bram_controller/Mcompar_n0206_cy<3>.
 u_ddr_to_bram_controller/Mcompar_n0185_cy<3>.
 u_ddr_to_bram_controller/Mcompar_n0185_cy<7>.
 u_ddr_to_bram_controller/_n0551_inv1_rstpot.
 u_ddr_to_bram_controller/_n0534_inv.
 u_ddr_to_bram_controller/_n0609_inv1.
 u_ddr_to_bram_controller/_n0605_inv1.


The following Nets were partially guided.
-----------------------------------------
 hdmi_output_0/green_encoder/dc_bias<0>.
 hdmi_output_0/green_encoder/ADDERTREE_INTERNAL_Madd_06.
 hdmi_output_0/green_encoder/ADDERTREE_INTERNAL_Madd5_lut<1>.
 hdmi_output_0/green_encoder/N35.
 hdmi_output_0/green_encoder/dc_bias<2>.
 hdmi_output_0/green_encoder/dc_bias<1>.
 hdmi_output_0/green_encoder/n0015.
 hdmi_output_0/green_encoder/xored<5>.
 global_pixel_clock_I0.
 global_pixel_clock.
 global_output_active_video_controller.
 P3_set_1<10>.
 P3_set_1<9>.
 P3_set_1<7>.
 P3_set_1<8>.
 GCLK_i_BUFG.
 leds_6_OBUF.
 leds_4_OBUF.
 Configuration_manager/_n0408_inv.
 P1_conf<1>.
 P1_conf<3>.
 P1_conf<2>.
 hdmi_output_0/green_encoder/GND_35_o_GND_35_o_OR_152_o.
 P4_conf<1>.
 P4_conf<2>.
 P4_conf<3>.
 change_S.
 u_ddr_to_bram_controller/change_S_1.
 P3_conf<1>.
 P3_conf<2>.
 P3_conf<3>.
 p0_h_count_out_I0<10>.
 DDR_p4_rd_empty.
 P5_conf<1>.
 P5_conf<2>.
 P5_conf<3>.
 P2_set_1<11>.
 u_ddr_to_bram_controller/scaling2.
 u_ddr_to_bram_controller/N111.
 P3_set_1<11>.
 u_ddr_to_bram_controller/I0_proc.address_count[31]_GND_1006_o_add_149_OUT<11>.
 u_ddr_to_bram_controller/Mcompar_GND_1006_o_I0_proc.address_count[31]_LessThan_120_o_cy<9>.
 u_ddr_to_bram_controller/N147.
 DDR_p4_cmd_en.
 u_ddr_to_bram_controller/I0_proc.scaling_done_FSM_FFd1.
 DDR_p4_cmd_empty.
 reset_btn_IBUF_1.
 hdmi_input_0/leds<3>.
 global_h_count_pixel_out<8>.
 global_h_count_pixel_out<10>.
 P5_set_1<7>.
 p0_h_count_out_I1<10>.
 DDR_p5_rd_empty.
 u_BRAM_interface/Port5/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_
d1<2>.
 u_BRAM_interface/Port5/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_
d1<1>.
 u_BRAM_interface/Port5/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_
d1<0>.
 hdmi_output_0/blue_encoder/ones_pipeline<0>.
 hdmi_output_0/blue_encoder/ones_pipeline<2>.
 hdmi_output_0/blue_encoder/ones_pipeline<1>.
 global_v_count_pixel_out<10>.
 u_output_controller/Port_3_controller/global_v_count[11]_PWR_178_o_equal_33_o<11>2.
 u_output_controller/Port_3_controller/global_v_count[11]_PWR_178_o_equal_33_o<11>11.
 u_output_controller/Port_1_controller/global_v_count[11]_PWR_178_o_equal_33_o<11>1.
 u_output_controller/Port_1_controller/global_v_count[11]_PWR_178_o_equal_33_o<11>.
 u_BRAM_interface/Port1/Px_S1_read.
 P1_BRAM_h_count<9>.
 P1_BRAM_h_count<8>.
 global_v_count_pixel_out<9>.
 global_v_count_pixel_out<6>.
 Configuration_manager/_n0316_inv.
 global_h_count_pixel_out<4>.
 P5_conf<0>.
 global_h_count_pixel_out<6>.
 P2_set_1<8>.
 P2_set_1<7>.
 DDR_p5_cmd_en.
 DDR_p5_cmd_empty.
 u_ddr_to_bram_controller/I1_proc.address_count<0>.
 P4_data_out<1>.
 u_ddr_to_bram_controller/Mmux_internal_v_count721.
 global_v_count_pixel_out<5>.
 global_v_count_pixel_out<4>.
 u_ddr_to_bram_controller/Mmux_c3_p4_cmd_byte_addr[29]_c3_p4_cmd_byte_addr[29]_mux_154_OUT10811.
 global_v_count_pixel_out<11>.
 u_ddr_to_bram_controller/Mcompar_GND_1006_o_I0_proc.address_count[31]_LessThan_133_o_cy<9>.
 global_v_count_pixel_out<0>.
 u_ddr_to_bram_controller/Mmux_internal_v_count51.
 u_ddr_to_bram_controller/N84.
 u_ddr_to_bram_controller/I1_proc.address_count<10>.
 u_ddr_to_bram_controller/Mcompar_GND_1006_o_I1_proc.address_count[31]_LessThan_60_o_cy<9>.
 u_ddr_to_bram_controller/I1_proc.address_count<11>.
 u_ddr_to_bram_controller/N150.
 u_ddr_to_bram_controller/I1_proc.scaling_done_FSM_FFd1.
 hdmi_output_0/green_encoder/data_pipeline<0>.
 hdmi_output_0/green_encoder/data_pipeline<1>.
 hdmi_output_0/green_encoder/data_pipeline<3>.
 hdmi_output_0/blue_encoder/data_pipeline<0>.
 Configuration_manager/_n0436_inv.
 leds_1_OBUF.
 Configuration_manager/_n0394<2>.
 global_h_count_pixel_out<0>.
 global_h_count_pixel_out<2>.
 u_DDR_Memory_Interface/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_s
oft_calibration_inst/P_Term<4>.
 global_v_count_pixel_out<1>.
 hdmi_input_0/leds<1>.
 hdmi_input_0/leds<2>.
 u_ddr_to_bram_controller/Mcompar_GND_1006_o_I1_proc.address_count[31]_LessThan_73_o_cy<9>.
 u_ddr_to_bram_controller/Mmux_I1_proc.count_buffer[31]_GND_1006_o_mux_105_OUT101.
 u_ddr_to_bram_controller/I1_proc.count_buffer<0>.
 P4_data_out<20>.
 P3_conf<0>.
 hdmi_input_0/input_decoder/dec_g/cbnd/rawdata_vld_rising.
 P2_set_1<10>.
 P2_set_1<9>.
 global_v_count_pixel_out<3>.
 hdmi_output_0/blue_encoder/data_pipeline<1>.
 hdmi_output_0/red_encoder/data_pipeline<2>.
 hdmi_output_0/green_encoder/data_pipeline<4>.
 hdmi_output_0/green_encoder/data_pipeline<2>.
 hdmi_output_0/green_encoder/data_pipeline<5>.
 hdmi_output_0/green_encoder/data_pipeline<6>.
 P4_data_out<5>.
 P4_data_out<3>.
 P4_data_out<22>.
 hdmi_output_0/blue_encoder/ones_pipeline<3>.
 global_h_count_pixel_out<5>.
 p0_h_count_out_I0<9>.
 p0_h_count_out_I0<8>.
 p0_h_count_out_I0<7>.
 p0_h_count_out_I0<6>.
 p0_h_count_out_I0<5>.
 p0_h_count_out_I0<4>.
 p0_h_count_out_I0<3>.
 p0_h_count_out_I0<2>.
 p0_h_count_out_I0<0>.
 p0_h_count_out_I1<9>.
 p0_h_count_out_I1<8>.
 p0_h_count_out_I1<7>.
 p0_h_count_out_I1<6>.
 p0_h_count_out_I1<5>.
 p0_h_count_out_I1<4>.
 p0_h_count_out_I1<3>.
 p0_h_count_out_I1<2>.
 p0_h_count_out_I1<1>.
 p0_h_count_out_I1<0>.
 P1_BRAM_h_count<7>.
 P1_BRAM_h_count<6>.
 P1_BRAM_h_count<5>.
 P1_BRAM_h_count<4>.
 P1_BRAM_h_count<3>.
 P1_BRAM_h_count<1>.
 P1_BRAM_h_count<0>.
 P4_BRAM_h_count<4>.
 u_ddr_to_bram_controller/I1_proc.address_count<1>.
 u_ddr_to_bram_controller/I1_proc.address_count[31]_GND_1006_o_add_89_OUT<6>.
 u_ddr_to_bram_controller/I1_proc.address_count[31]_GND_1006_o_add_89_OUT<8>.
 u_ddr_to_bram_controller/I0_proc.address_count[31]_GND_1006_o_add_149_OUT<5>.
 u_ddr_to_bram_controller/I0_proc.address_count[31]_GND_1006_o_add_149_OUT<6>.
 u_ddr_to_bram_controller/I0_proc.address_count<9>.
 u_ddr_to_bram_controller/I1_proc.address_count<7>.
 u_ddr_to_bram_controller/I1_proc.address_count<8>.
 u_ddr_to_bram_controller/I1_proc.address_count<9>.
 P1_set_1<0>.
 P2_set_1<1>.
 P2_set_1<2>.
 P2_set_1<3>.
 P2_set_1<4>.
 P2_set_1<5>.
 GPI_2<12>.
 GPI_2<13>.
 GPI_2<14>.
 GPI_2<15>.
 P5_set_1<3>.
 P5_set_1<4>.
 P5_set_1<5>.
 P5_set_1<6>.
 u_ddr_to_bram_controller/Madd_global_v_count[10]_GND_1006_o_add_1_OUT_xor<6>11.
 u_ddr_to_bram_controller/Mmux_c3_p4_cmd_byte_addr[29]_c3_p4_cmd_byte_addr[29]_mux_154_OUT1081.
 u_ddr_to_bram_controller/I0_proc.address_count<0>.
 u_ddr_to_bram_controller/I0_proc.address_count<1>.
 u_ddr_to_bram_controller/I0_proc.address_count<2>.
 u_ddr_to_bram_controller/I0_proc.address_count<3>.
 u_ddr_to_bram_controller/I0_proc.address_count<4>.
 u_BRAM_interface/Port1/Px_I0_S0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_
d1<1>.
 u_BRAM_interface/Port1/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_
d1<2>.
 u_BRAM_interface/Port1/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_
d1<1>.
 u_BRAM_interface/Port1/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_
d1<0>.
 u_BRAM_interface/Port4/Px_I1_S0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_
d1<0>.
 global_v_count_pixel_out<2>.
 DDR_p4_cmd_byte_addr<12>.
 u_ddr_to_bram_controller/internal_v_count<9>.
 GPI_2<20>.
 GPI_2<21>.
 GPI_2<22>.
 GPI_2<23>.
 GPI_2<16>.
 GPI_2<17>.
 GPI_2<18>.
 GPI_2<19>.
 GPI_3<12>.
 GPI_3<13>.
 GPI_3<14>.
 GPI_3<15>.
 hdmi_input_0/input_decoder/dec_g/cbnd/rcvd_ctkn.
 DDR_p4_cmd_byte_addr<4>.
 hdmi_output_4/red_encoder/ADDERTREE_INTERNAL_Madd2_lut<0>.
