

================================================================
== Vivado HLS Report for 'reduce_2'
================================================================
* Date:           Mon Mar  1 22:17:10 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.962|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   59|   59|   59|   59|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   24|   24|         3|          -|          -|     8|    no    |
        |- Loop 2  |    4|    4|         2|          -|          -|     2|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
	5  / (exitcond3)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	6  / (!exitcond)
	7  / (exitcond)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%left_7_V = alloca i18"   --->   Operation 9 'alloca' 'left_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%left_7_V_1 = alloca i18"   --->   Operation 10 'alloca' 'left_7_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%left_7_V_2 = alloca i18"   --->   Operation 11 'alloca' 'left_7_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%left_7_V_3 = alloca i18"   --->   Operation 12 'alloca' 'left_7_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%left_7_V_4 = alloca i18"   --->   Operation 13 'alloca' 'left_7_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%left_7_V_5 = alloca i18"   --->   Operation 14 'alloca' 'left_7_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%left_7_V_6 = alloca i18"   --->   Operation 15 'alloca' 'left_7_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%left_7_V_7 = alloca i18"   --->   Operation 16 'alloca' 'left_7_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %branch0" [firmware/nnet_utils/nnet_common.h:74]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %arrayctor.loop1.preheader ], [ %i_4, %branch0.backedge ]"   --->   Operation 18 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.30ns)   --->   "%exitcond3 = icmp eq i4 %i, -8" [firmware/nnet_utils/nnet_common.h:74]   --->   Operation 19 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.73ns)   --->   "%i_4 = add i4 %i, 1" [firmware/nnet_utils/nnet_common.h:74]   --->   Operation 21 'add' 'i_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader.preheader, label %0" [firmware/nnet_utils/nnet_common.h:74]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = zext i4 %i to i64" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 23 'zext' 'tmp' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%x_V_addr = getelementptr [10 x i18]* %x_V, i64 0, i64 %tmp" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 24 'getelementptr' 'x_V_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.32ns)   --->   "%left_0_V = load i18* %x_V_addr, align 4" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 25 'load' 'left_0_V' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_18 = trunc i4 %i to i3" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 26 'trunc' 'tmp_18' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_common.h:77]   --->   Operation 27 'br' <Predicate = (exitcond3)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 28 [1/2] (2.32ns)   --->   "%left_0_V = load i18* %x_V_addr, align 4" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 28 'load' 'left_0_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_3 : Operation 29 [1/1] (1.36ns)   --->   "switch i3 %tmp_18, label %branch7 [
    i3 0, label %.branch0.backedge_crit_edge
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 29 'switch' <Predicate = true> <Delay = 1.36>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "store i18 %left_0_V, i18* %left_7_V_6" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 30 'store' <Predicate = (tmp_18 == 6)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 31 'br' <Predicate = (tmp_18 == 6)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "store i18 %left_0_V, i18* %left_7_V_5" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 32 'store' <Predicate = (tmp_18 == 5)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 33 'br' <Predicate = (tmp_18 == 5)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "store i18 %left_0_V, i18* %left_7_V_4" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 34 'store' <Predicate = (tmp_18 == 4)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 35 'br' <Predicate = (tmp_18 == 4)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "store i18 %left_0_V, i18* %left_7_V_3" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 36 'store' <Predicate = (tmp_18 == 3)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 37 'br' <Predicate = (tmp_18 == 3)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "store i18 %left_0_V, i18* %left_7_V_2" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 38 'store' <Predicate = (tmp_18 == 2)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 39 'br' <Predicate = (tmp_18 == 2)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "store i18 %left_0_V, i18* %left_7_V_1" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 40 'store' <Predicate = (tmp_18 == 1)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 41 'br' <Predicate = (tmp_18 == 1)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "store i18 %left_0_V, i18* %left_7_V" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 42 'store' <Predicate = (tmp_18 == 0)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 43 'br' <Predicate = (tmp_18 == 0)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "store i18 %left_0_V, i18* %left_7_V_7" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 44 'store' <Predicate = (tmp_18 == 7)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 45 'br' <Predicate = (tmp_18 == 7)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br label %branch0"   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 2.32>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%p_Val2_7 = phi i18 [ %right_1_V_1, %1 ], [ undef, %.preheader.preheader ]"   --->   Operation 47 'phi' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i18 [ %right_1_V_2, %1 ], [ undef, %.preheader.preheader ]"   --->   Operation 48 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%i2 = phi i2 [ %i_3, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 49 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %i2, -2" [firmware/nnet_utils/nnet_common.h:77]   --->   Operation 50 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 51 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.56ns)   --->   "%i_3 = add i2 %i2, 1" [firmware/nnet_utils/nnet_common.h:77]   --->   Operation 52 'add' 'i_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %2, label %1" [firmware/nnet_utils/nnet_common.h:77]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 -2, i2 %i2)" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 54 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_5 = zext i4 %tmp_s to i64" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 55 'zext' 'tmp_5' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%x_V_addr_1 = getelementptr [10 x i18]* %x_V, i64 0, i64 %tmp_5" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 56 'getelementptr' 'x_V_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 57 [2/2] (2.32ns)   --->   "%right_0_V = load i18* %x_V_addr_1, align 4" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 57 'load' 'right_0_V' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_19 = trunc i2 %i2 to i1" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 58 'trunc' 'tmp_19' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%left_7_V_load = load i18* %left_7_V" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 59 'load' 'left_7_V_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%left_7_V_1_load = load i18* %left_7_V_1" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 60 'load' 'left_7_V_1_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%left_7_V_2_load = load i18* %left_7_V_2" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 61 'load' 'left_7_V_2_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%left_7_V_3_load = load i18* %left_7_V_3" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 62 'load' 'left_7_V_3_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%left_7_V_4_load = load i18* %left_7_V_4" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 63 'load' 'left_7_V_4_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%left_7_V_5_load = load i18* %left_7_V_5" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 64 'load' 'left_7_V_5_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%left_7_V_6_load = load i18* %left_7_V_6" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 65 'load' 'left_7_V_6_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%left_7_V_7_load = load i18* %left_7_V_7" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 66 'load' 'left_7_V_7_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_5 : Operation 67 [2/2] (0.00ns)   --->   "%p_Val2_8 = call fastcc i18 @reduce(i18 %left_7_V_load, i18 %left_7_V_1_load, i18 %left_7_V_2_load, i18 %left_7_V_3_load, i18 %left_7_V_4_load, i18 %left_7_V_5_load, i18 %left_7_V_6_load, i18 %left_7_V_7_load)" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 67 'call' 'p_Val2_8' <Predicate = (exitcond)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 3.07>
ST_6 : Operation 68 [1/2] (2.32ns)   --->   "%right_0_V = load i18* %x_V_addr_1, align 4" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 68 'load' 'right_0_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_6 : Operation 69 [1/1] (0.75ns)   --->   "%right_1_V_1 = select i1 %tmp_19, i18 %right_0_V, i18 %p_Val2_7" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 69 'select' 'right_1_V_1' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.75ns)   --->   "%right_1_V_2 = select i1 %tmp_19, i18 %p_Val2_s, i18 %right_0_V" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 70 'select' 'right_1_V_2' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_common.h:77]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 2.13>
ST_7 : Operation 72 [1/2] (2.13ns)   --->   "%p_Val2_8 = call fastcc i18 @reduce(i18 %left_7_V_load, i18 %left_7_V_1_load, i18 %left_7_V_2_load, i18 %left_7_V_3_load, i18 %left_7_V_4_load, i18 %left_7_V_5_load, i18 %left_7_V_6_load, i18 %left_7_V_7_load)" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 72 'call' 'p_Val2_8' <Predicate = true> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 4> <Delay = 3.96>
ST_8 : Operation 73 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i18 %p_Val2_s, %p_Val2_8" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 73 'add' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 74 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%agg_result_i = add i18 %tmp1, %p_Val2_7" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 74 'add' 'agg_result_i' <Predicate = true> <Delay = 3.96> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "ret i18 %agg_result_i" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 75 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_common.h:74) [12]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_common.h:74) [12]  (0 ns)
	'getelementptr' operation ('x_V_addr', firmware/nnet_utils/nnet_common.h:75) [19]  (0 ns)
	'load' operation ('left[0].V', firmware/nnet_utils/nnet_common.h:75) on array 'x_V' [20]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('left[0].V', firmware/nnet_utils/nnet_common.h:75) on array 'x_V' [20]  (2.32 ns)
	'store' operation (firmware/nnet_utils/nnet_common.h:75) of variable 'left[0].V', firmware/nnet_utils/nnet_common.h:75 on local variable 'left[7].V' [45]  (0 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_common.h:77) [54]  (0 ns)
	'getelementptr' operation ('x_V_addr_1', firmware/nnet_utils/nnet_common.h:78) [62]  (0 ns)
	'load' operation ('right[0].V', firmware/nnet_utils/nnet_common.h:78) on array 'x_V' [63]  (2.32 ns)

 <State 6>: 3.08ns
The critical path consists of the following:
	'load' operation ('right[0].V', firmware/nnet_utils/nnet_common.h:78) on array 'x_V' [63]  (2.32 ns)
	'select' operation ('right[1].V', firmware/nnet_utils/nnet_common.h:78) [65]  (0.756 ns)

 <State 7>: 2.14ns
The critical path consists of the following:
	'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:80) to 'reduce' [77]  (2.14 ns)

 <State 8>: 3.96ns
The critical path consists of the following:
	'add' operation ('tmp1', firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80) [78]  (0 ns)
	'add' operation ('agg_result_i', firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80) [79]  (3.96 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
