// Seed: 2616713530
module module_0;
  assign id_1 = 1;
  parameter id_2 = -1;
  assign module_1.id_1 = 0;
  always $display(-1);
  module_2 modCall_1 (
      id_2,
      id_1
  );
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1
);
  assign id_3 = id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_1 = id_3;
  initial if (-1) id_2 = 1;
  assign module_3.id_7 = 0;
endmodule
module module_3 (
    input tri0 id_0,
    input tri1 id_1,
    input wand id_2,
    input supply1 id_3,
    input tri id_4,
    output wire id_5,
    input wor id_6,
    input tri1 id_7,
    input tri0 id_8,
    input tri id_9,
    input tri id_10,
    output wire id_11,
    input wire id_12
);
  assign id_5 = {id_12{id_3}} == 1;
  logic [7:0][-1 'b0] id_14;
  assign id_11 = ~(id_8);
  wire id_15;
  wire id_16, id_17;
  module_2 modCall_1 (
      id_17,
      id_17
  );
  assign id_14 = id_14;
  assign id_14 = id_0;
  wire id_18;
  wire id_19;
  wire id_20 = -1;
endmodule
