# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALU.v" \
"../../../../project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ALUControl.v" \
"../../../../project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_Forwarding_unit.v" \
"../../../../project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/EX_pipe_stage.v" \
"../../../../project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/Hazard_detection.v" \
"../../../../project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/ID_pipe_stage.v" \
"../../../../project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/IF_pipe_stage.v" \
"../../../../project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/control.v" \
"../../../../project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/data_memory.v" \
"../../../../project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/instruction_mem.v" \
"../../../../project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mips_32.v" \
"../../../../project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mux.v" \
"../../../../project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/mux4.v" \
"../../../../project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg.v" \
"../../../../project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/pipe_reg_en.v" \
"../../../../project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/register_file.v" \
"../../../../project_1.srcs/sources_1/imports/Lab4_file_uploaded 3/sign_extend.v" \
"../../../../project_1.srcs/sim_1/imports/Lab4_file_uploaded 3/tb_mips_32.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
