module EXP12 (
    input clk,
    input reset,
    output reg [3:0] q
);

always @(negedge clk or posedge reset)
begin
    if (reset)
        q <= 4'b0000;
    else
        q[0] <= ~q[0];
end

always @(negedge q[0] or posedge reset)
begin
    if (reset)
        q[1] <= 1'b0;
    else
        q[1] <= ~q[1];
end

always @(negedge q[1] or posedge reset)
begin
    if (reset)
        q[2] <= 1'b0;
    else
        q[2] <= ~q[2];
end

always @(negedge q[2] or posedge reset)
begin
    if (reset)
        q[3] <= 1'b0;
    else
        q[3] <= ~q[3];
end

endmodule
