

================================================================
== Vitis HLS Report for 'kernel_mhsa_Pipeline_INPUT_COPY'
================================================================
* Date:           Sat Sep 27 23:15:26 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.240 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      770|      770|  3.080 us|  3.080 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- INPUT_COPY  |      768|      768|         2|          1|          1|   768|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       18|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       35|     -|
|Register             |        -|      -|       23|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       23|       53|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln71_fu_218_p2         |         +|   0|  0|  10|          10|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln71_fu_224_p2        |      icmp|   0|  0|   4|          10|          10|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  18|          22|          14|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   1|          2|    1|          2|
    |ap_sig_allocacmp_i       |  16|          2|   10|         20|
    |gmem0_blk_n_R            |   1|          2|    1|          2|
    |i_4_fu_84                |  16|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  35|         10|   23|         46|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_4_fu_84                |  10|   0|   10|          0|
    |lshr_ln1_reg_350         |   7|   0|    7|          0|
    |trunc_ln71_reg_346       |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  23|   0|   23|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_INPUT_COPY|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_INPUT_COPY|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_INPUT_COPY|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_INPUT_COPY|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_INPUT_COPY|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_INPUT_COPY|  return value|
|m_axi_gmem0_0_AWVALID      |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_AWREADY      |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_AWADDR       |  out|   64|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_AWID         |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_AWLEN        |  out|   32|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_AWSIZE       |  out|    3|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_AWBURST      |  out|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_AWLOCK       |  out|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_AWCACHE      |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_AWPROT       |  out|    3|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_AWQOS        |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_AWREGION     |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_AWUSER       |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_WVALID       |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_WREADY       |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_WDATA        |  out|   32|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_WSTRB        |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_WLAST        |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_WID          |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_WUSER        |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_ARVALID      |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_ARREADY      |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_ARADDR       |  out|   64|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_ARID         |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_ARLEN        |  out|   32|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_ARSIZE       |  out|    3|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_ARBURST      |  out|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_ARLOCK       |  out|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_ARCACHE      |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_ARPROT       |  out|    3|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_ARQOS        |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_ARREGION     |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_ARUSER       |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_RVALID       |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_RREADY       |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_RDATA        |   in|   32|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_RLAST        |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_RID          |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_RFIFONUM     |   in|   13|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_RUSER        |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_RRESP        |   in|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_BVALID       |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_BREADY       |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_BRESP        |   in|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_BID          |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_0_BUSER        |   in|    1|       m_axi|                            gmem0|       pointer|
|sext_ln71                  |   in|   62|     ap_none|                        sext_ln71|        scalar|
|current_input_14_address0  |  out|    7|   ap_memory|                 current_input_14|         array|
|current_input_14_ce0       |  out|    1|   ap_memory|                 current_input_14|         array|
|current_input_14_we0       |  out|    1|   ap_memory|                 current_input_14|         array|
|current_input_14_d0        |  out|   32|   ap_memory|                 current_input_14|         array|
|current_input_13_address0  |  out|    7|   ap_memory|                 current_input_13|         array|
|current_input_13_ce0       |  out|    1|   ap_memory|                 current_input_13|         array|
|current_input_13_we0       |  out|    1|   ap_memory|                 current_input_13|         array|
|current_input_13_d0        |  out|   32|   ap_memory|                 current_input_13|         array|
|current_input_12_address0  |  out|    7|   ap_memory|                 current_input_12|         array|
|current_input_12_ce0       |  out|    1|   ap_memory|                 current_input_12|         array|
|current_input_12_we0       |  out|    1|   ap_memory|                 current_input_12|         array|
|current_input_12_d0        |  out|   32|   ap_memory|                 current_input_12|         array|
|current_input_11_address0  |  out|    7|   ap_memory|                 current_input_11|         array|
|current_input_11_ce0       |  out|    1|   ap_memory|                 current_input_11|         array|
|current_input_11_we0       |  out|    1|   ap_memory|                 current_input_11|         array|
|current_input_11_d0        |  out|   32|   ap_memory|                 current_input_11|         array|
|current_input_10_address0  |  out|    7|   ap_memory|                 current_input_10|         array|
|current_input_10_ce0       |  out|    1|   ap_memory|                 current_input_10|         array|
|current_input_10_we0       |  out|    1|   ap_memory|                 current_input_10|         array|
|current_input_10_d0        |  out|   32|   ap_memory|                 current_input_10|         array|
|current_input_9_address0   |  out|    7|   ap_memory|                  current_input_9|         array|
|current_input_9_ce0        |  out|    1|   ap_memory|                  current_input_9|         array|
|current_input_9_we0        |  out|    1|   ap_memory|                  current_input_9|         array|
|current_input_9_d0         |  out|   32|   ap_memory|                  current_input_9|         array|
|current_input_8_address0   |  out|    7|   ap_memory|                  current_input_8|         array|
|current_input_8_ce0        |  out|    1|   ap_memory|                  current_input_8|         array|
|current_input_8_we0        |  out|    1|   ap_memory|                  current_input_8|         array|
|current_input_8_d0         |  out|   32|   ap_memory|                  current_input_8|         array|
|current_input_address0     |  out|    7|   ap_memory|                    current_input|         array|
|current_input_ce0          |  out|    1|   ap_memory|                    current_input|         array|
|current_input_we0          |  out|    1|   ap_memory|                    current_input|         array|
|current_input_d0           |  out|   32|   ap_memory|                    current_input|         array|
+---------------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1" [kernel_MHSA.cpp:71]   --->   Operation 5 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln71_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln71"   --->   Operation 6 'read' 'sext_ln71_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln71_cast = sext i62 %sext_ln71_read"   --->   Operation 7 'sext' 'sext_ln71_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_54, i32 0, i32 0, void @empty_113, i32 0, i32 0, void @empty_55, void @empty_56, void @empty_113, i32 16, i32 16, i32 256, i32 256, void @empty_113, void @empty_113, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.39ns)   --->   "%store_ln71 = store i10 0, i10 %i_4" [kernel_MHSA.cpp:71]   --->   Operation 9 'store' 'store_ln71' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc23"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i10 %i_4" [kernel_MHSA.cpp:71]   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.71ns)   --->   "%add_ln71 = add i10 %i, i10 1" [kernel_MHSA.cpp:71]   --->   Operation 12 'add' 'add_ln71' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.60ns)   --->   "%icmp_ln71 = icmp_eq  i10 %i, i10 768" [kernel_MHSA.cpp:71]   --->   Operation 14 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %for.inc23.split, void %LAYER_LOOP.exitStub" [kernel_MHSA.cpp:71]   --->   Operation 15 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i10 %i" [kernel_MHSA.cpp:71]   --->   Operation 16 'trunc' 'trunc_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i, i32 3, i32 9" [kernel_MHSA.cpp:71]   --->   Operation 17 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.36ns)   --->   "%switch_ln73 = switch i3 %trunc_ln71, void %arrayidx22.case.7, i3 0, void %arrayidx22.case.0, i3 1, void %arrayidx22.case.1, i3 2, void %arrayidx22.case.2, i3 3, void %arrayidx22.case.3, i3 4, void %arrayidx22.case.4, i3 5, void %arrayidx22.case.5, i3 6, void %arrayidx22.case.6" [kernel_MHSA.cpp:73]   --->   Operation 18 'switch' 'switch_ln73' <Predicate = (!icmp_ln71)> <Delay = 0.36>
ST_1 : Operation 19 [1/1] (0.39ns)   --->   "%store_ln71 = store i10 %add_ln71, i10 %i_4" [kernel_MHSA.cpp:71]   --->   Operation 19 'store' 'store_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.39>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln71 = br void %for.inc23" [kernel_MHSA.cpp:71]   --->   Operation 20 'br' 'br_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln71)> <Delay = 0.28>

State 2 <SV = 1> <Delay = 2.24>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln71_cast" [kernel_MHSA.cpp:71]   --->   Operation 21 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln72 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_113" [kernel_MHSA.cpp:72]   --->   Operation 22 'specpipeline' 'specpipeline_ln72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln71 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_MHSA.cpp:71]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_83" [kernel_MHSA.cpp:71]   --->   Operation 24 'specloopname' 'specloopname_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i7 %lshr_ln1" [kernel_MHSA.cpp:71]   --->   Operation 25 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%muxLogicAXIMCE_to_gmem0_addr_read = muxlogic"   --->   Operation 26 'muxlogic' 'muxLogicAXIMCE_to_gmem0_addr_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.08ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem0_addr" [kernel_MHSA.cpp:73]   --->   Operation 27 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%bitcast_ln73 = bitcast i32 %gmem0_addr_read" [kernel_MHSA.cpp:73]   --->   Operation 28 'bitcast' 'bitcast_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%current_input_addr = getelementptr i32 %current_input, i64 0, i64 %zext_ln71" [kernel_MHSA.cpp:73]   --->   Operation 29 'getelementptr' 'current_input_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%current_input_8_addr = getelementptr i32 %current_input_8, i64 0, i64 %zext_ln71" [kernel_MHSA.cpp:73]   --->   Operation 30 'getelementptr' 'current_input_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%current_input_9_addr = getelementptr i32 %current_input_9, i64 0, i64 %zext_ln71" [kernel_MHSA.cpp:73]   --->   Operation 31 'getelementptr' 'current_input_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%current_input_10_addr = getelementptr i32 %current_input_10, i64 0, i64 %zext_ln71" [kernel_MHSA.cpp:73]   --->   Operation 32 'getelementptr' 'current_input_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%current_input_11_addr = getelementptr i32 %current_input_11, i64 0, i64 %zext_ln71" [kernel_MHSA.cpp:73]   --->   Operation 33 'getelementptr' 'current_input_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%current_input_12_addr = getelementptr i32 %current_input_12, i64 0, i64 %zext_ln71" [kernel_MHSA.cpp:73]   --->   Operation 34 'getelementptr' 'current_input_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%current_input_13_addr = getelementptr i32 %current_input_13, i64 0, i64 %zext_ln71" [kernel_MHSA.cpp:73]   --->   Operation 35 'getelementptr' 'current_input_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%current_input_14_addr = getelementptr i32 %current_input_14, i64 0, i64 %zext_ln71" [kernel_MHSA.cpp:73]   --->   Operation 36 'getelementptr' 'current_input_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln73 = muxlogic i32 %bitcast_ln73"   --->   Operation 37 'muxlogic' 'muxLogicRAMData_to_store_ln73' <Predicate = (trunc_ln71 == 6)> <Delay = 0.43>
ST_2 : Operation 38 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln73 = muxlogic i7 %current_input_13_addr"   --->   Operation 38 'muxlogic' 'muxLogicRAMAddr_to_store_ln73' <Predicate = (trunc_ln71 == 6)> <Delay = 0.43>
ST_2 : Operation 39 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 6)   --->   "%store_ln73 = store i32 %bitcast_ln73, i7 %current_input_13_addr" [kernel_MHSA.cpp:73]   --->   Operation 39 'store' 'store_ln73' <Predicate = (trunc_ln71 == 6)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx22.exit" [kernel_MHSA.cpp:73]   --->   Operation 40 'br' 'br_ln73' <Predicate = (trunc_ln71 == 6)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln73 = muxlogic i32 %bitcast_ln73"   --->   Operation 41 'muxlogic' 'muxLogicRAMData_to_store_ln73' <Predicate = (trunc_ln71 == 5)> <Delay = 0.43>
ST_2 : Operation 42 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln73 = muxlogic i7 %current_input_12_addr"   --->   Operation 42 'muxlogic' 'muxLogicRAMAddr_to_store_ln73' <Predicate = (trunc_ln71 == 5)> <Delay = 0.43>
ST_2 : Operation 43 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 6)   --->   "%store_ln73 = store i32 %bitcast_ln73, i7 %current_input_12_addr" [kernel_MHSA.cpp:73]   --->   Operation 43 'store' 'store_ln73' <Predicate = (trunc_ln71 == 5)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx22.exit" [kernel_MHSA.cpp:73]   --->   Operation 44 'br' 'br_ln73' <Predicate = (trunc_ln71 == 5)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln73 = muxlogic i32 %bitcast_ln73"   --->   Operation 45 'muxlogic' 'muxLogicRAMData_to_store_ln73' <Predicate = (trunc_ln71 == 4)> <Delay = 0.43>
ST_2 : Operation 46 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln73 = muxlogic i7 %current_input_11_addr"   --->   Operation 46 'muxlogic' 'muxLogicRAMAddr_to_store_ln73' <Predicate = (trunc_ln71 == 4)> <Delay = 0.43>
ST_2 : Operation 47 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 6)   --->   "%store_ln73 = store i32 %bitcast_ln73, i7 %current_input_11_addr" [kernel_MHSA.cpp:73]   --->   Operation 47 'store' 'store_ln73' <Predicate = (trunc_ln71 == 4)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx22.exit" [kernel_MHSA.cpp:73]   --->   Operation 48 'br' 'br_ln73' <Predicate = (trunc_ln71 == 4)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln73 = muxlogic i32 %bitcast_ln73"   --->   Operation 49 'muxlogic' 'muxLogicRAMData_to_store_ln73' <Predicate = (trunc_ln71 == 3)> <Delay = 0.43>
ST_2 : Operation 50 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln73 = muxlogic i7 %current_input_10_addr"   --->   Operation 50 'muxlogic' 'muxLogicRAMAddr_to_store_ln73' <Predicate = (trunc_ln71 == 3)> <Delay = 0.43>
ST_2 : Operation 51 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 6)   --->   "%store_ln73 = store i32 %bitcast_ln73, i7 %current_input_10_addr" [kernel_MHSA.cpp:73]   --->   Operation 51 'store' 'store_ln73' <Predicate = (trunc_ln71 == 3)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx22.exit" [kernel_MHSA.cpp:73]   --->   Operation 52 'br' 'br_ln73' <Predicate = (trunc_ln71 == 3)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln73 = muxlogic i32 %bitcast_ln73"   --->   Operation 53 'muxlogic' 'muxLogicRAMData_to_store_ln73' <Predicate = (trunc_ln71 == 2)> <Delay = 0.43>
ST_2 : Operation 54 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln73 = muxlogic i7 %current_input_9_addr"   --->   Operation 54 'muxlogic' 'muxLogicRAMAddr_to_store_ln73' <Predicate = (trunc_ln71 == 2)> <Delay = 0.43>
ST_2 : Operation 55 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 6)   --->   "%store_ln73 = store i32 %bitcast_ln73, i7 %current_input_9_addr" [kernel_MHSA.cpp:73]   --->   Operation 55 'store' 'store_ln73' <Predicate = (trunc_ln71 == 2)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx22.exit" [kernel_MHSA.cpp:73]   --->   Operation 56 'br' 'br_ln73' <Predicate = (trunc_ln71 == 2)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln73 = muxlogic i32 %bitcast_ln73"   --->   Operation 57 'muxlogic' 'muxLogicRAMData_to_store_ln73' <Predicate = (trunc_ln71 == 1)> <Delay = 0.43>
ST_2 : Operation 58 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln73 = muxlogic i7 %current_input_8_addr"   --->   Operation 58 'muxlogic' 'muxLogicRAMAddr_to_store_ln73' <Predicate = (trunc_ln71 == 1)> <Delay = 0.43>
ST_2 : Operation 59 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 6)   --->   "%store_ln73 = store i32 %bitcast_ln73, i7 %current_input_8_addr" [kernel_MHSA.cpp:73]   --->   Operation 59 'store' 'store_ln73' <Predicate = (trunc_ln71 == 1)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx22.exit" [kernel_MHSA.cpp:73]   --->   Operation 60 'br' 'br_ln73' <Predicate = (trunc_ln71 == 1)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln73 = muxlogic i32 %bitcast_ln73"   --->   Operation 61 'muxlogic' 'muxLogicRAMData_to_store_ln73' <Predicate = (trunc_ln71 == 0)> <Delay = 0.43>
ST_2 : Operation 62 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln73 = muxlogic i7 %current_input_addr"   --->   Operation 62 'muxlogic' 'muxLogicRAMAddr_to_store_ln73' <Predicate = (trunc_ln71 == 0)> <Delay = 0.43>
ST_2 : Operation 63 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 6)   --->   "%store_ln73 = store i32 %bitcast_ln73, i7 %current_input_addr" [kernel_MHSA.cpp:73]   --->   Operation 63 'store' 'store_ln73' <Predicate = (trunc_ln71 == 0)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx22.exit" [kernel_MHSA.cpp:73]   --->   Operation 64 'br' 'br_ln73' <Predicate = (trunc_ln71 == 0)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln73 = muxlogic i32 %bitcast_ln73"   --->   Operation 65 'muxlogic' 'muxLogicRAMData_to_store_ln73' <Predicate = (trunc_ln71 == 7)> <Delay = 0.43>
ST_2 : Operation 66 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln73 = muxlogic i7 %current_input_14_addr"   --->   Operation 66 'muxlogic' 'muxLogicRAMAddr_to_store_ln73' <Predicate = (trunc_ln71 == 7)> <Delay = 0.43>
ST_2 : Operation 67 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 6)   --->   "%store_ln73 = store i32 %bitcast_ln73, i7 %current_input_14_addr" [kernel_MHSA.cpp:73]   --->   Operation 67 'store' 'store_ln73' <Predicate = (trunc_ln71 == 7)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx22.exit" [kernel_MHSA.cpp:73]   --->   Operation 68 'br' 'br_ln73' <Predicate = (trunc_ln71 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln71]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ current_input_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ current_input_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ current_input_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ current_input_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ current_input_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ current_input_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ current_input_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ current_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_4                               (alloca           ) [ 010]
sext_ln71_read                    (read             ) [ 000]
sext_ln71_cast                    (sext             ) [ 011]
specinterface_ln0                 (specinterface    ) [ 000]
store_ln71                        (store            ) [ 000]
br_ln0                            (br               ) [ 000]
i                                 (load             ) [ 000]
add_ln71                          (add              ) [ 000]
specbitsmap_ln0                   (specbitsmap      ) [ 000]
icmp_ln71                         (icmp             ) [ 010]
br_ln71                           (br               ) [ 000]
trunc_ln71                        (trunc            ) [ 011]
lshr_ln1                          (partselect       ) [ 011]
switch_ln73                       (switch           ) [ 000]
store_ln71                        (store            ) [ 000]
br_ln71                           (br               ) [ 000]
gmem0_addr                        (getelementptr    ) [ 000]
specpipeline_ln72                 (specpipeline     ) [ 000]
speclooptripcount_ln71            (speclooptripcount) [ 000]
specloopname_ln71                 (specloopname     ) [ 000]
zext_ln71                         (zext             ) [ 000]
muxLogicAXIMCE_to_gmem0_addr_read (muxlogic         ) [ 000]
gmem0_addr_read                   (read             ) [ 000]
bitcast_ln73                      (bitcast          ) [ 000]
current_input_addr                (getelementptr    ) [ 000]
current_input_8_addr              (getelementptr    ) [ 000]
current_input_9_addr              (getelementptr    ) [ 000]
current_input_10_addr             (getelementptr    ) [ 000]
current_input_11_addr             (getelementptr    ) [ 000]
current_input_12_addr             (getelementptr    ) [ 000]
current_input_13_addr             (getelementptr    ) [ 000]
current_input_14_addr             (getelementptr    ) [ 000]
muxLogicRAMData_to_store_ln73     (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln73     (muxlogic         ) [ 000]
store_ln73                        (store            ) [ 000]
br_ln73                           (br               ) [ 000]
muxLogicRAMData_to_store_ln73     (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln73     (muxlogic         ) [ 000]
store_ln73                        (store            ) [ 000]
br_ln73                           (br               ) [ 000]
muxLogicRAMData_to_store_ln73     (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln73     (muxlogic         ) [ 000]
store_ln73                        (store            ) [ 000]
br_ln73                           (br               ) [ 000]
muxLogicRAMData_to_store_ln73     (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln73     (muxlogic         ) [ 000]
store_ln73                        (store            ) [ 000]
br_ln73                           (br               ) [ 000]
muxLogicRAMData_to_store_ln73     (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln73     (muxlogic         ) [ 000]
store_ln73                        (store            ) [ 000]
br_ln73                           (br               ) [ 000]
muxLogicRAMData_to_store_ln73     (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln73     (muxlogic         ) [ 000]
store_ln73                        (store            ) [ 000]
br_ln73                           (br               ) [ 000]
muxLogicRAMData_to_store_ln73     (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln73     (muxlogic         ) [ 000]
store_ln73                        (store            ) [ 000]
br_ln73                           (br               ) [ 000]
muxLogicRAMData_to_store_ln73     (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln73     (muxlogic         ) [ 000]
store_ln73                        (store            ) [ 000]
br_ln73                           (br               ) [ 000]
ret_ln0                           (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln71">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln71"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="current_input_14">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_input_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="current_input_13">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_input_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="current_input_12">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_input_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="current_input_11">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_input_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="current_input_10">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_input_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="current_input_9">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_input_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="current_input_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_input_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="current_input">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_input"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_54"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_113"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_55"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_56"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_83"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="i_4_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sext_ln71_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="62" slack="0"/>
<pin id="90" dir="0" index="1" bw="62" slack="0"/>
<pin id="91" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln71_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="current_input_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="7" slack="0"/>
<pin id="98" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_input_addr/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="current_input_8_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="7" slack="0"/>
<pin id="105" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_input_8_addr/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="current_input_9_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="7" slack="0"/>
<pin id="112" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_input_9_addr/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="current_input_10_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="7" slack="0"/>
<pin id="119" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_input_10_addr/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="current_input_11_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="7" slack="0"/>
<pin id="126" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_input_11_addr/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="current_input_12_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="7" slack="0"/>
<pin id="133" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_input_12_addr/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="current_input_13_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="7" slack="0"/>
<pin id="140" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_input_13_addr/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="current_input_14_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="7" slack="0"/>
<pin id="147" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_input_14_addr/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln73_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln73_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="7" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln73_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="7" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln73_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln73_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="7" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln73_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln73_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln73_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="gmem0_addr_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln73/2 muxLogicRAMData_to_store_ln73/2 muxLogicRAMData_to_store_ln73/2 muxLogicRAMData_to_store_ln73/2 muxLogicRAMData_to_store_ln73/2 muxLogicRAMData_to_store_ln73/2 muxLogicRAMData_to_store_ln73/2 muxLogicRAMData_to_store_ln73/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sext_ln71_cast_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="62" slack="0"/>
<pin id="208" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln71_cast/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln71_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="10" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="i_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="10" slack="0"/>
<pin id="217" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln71_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln71_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="10" slack="0"/>
<pin id="226" dir="0" index="1" bw="10" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="trunc_ln71_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="0"/>
<pin id="232" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln71/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="lshr_ln1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="7" slack="0"/>
<pin id="236" dir="0" index="1" bw="10" slack="0"/>
<pin id="237" dir="0" index="2" bw="3" slack="0"/>
<pin id="238" dir="0" index="3" bw="5" slack="0"/>
<pin id="239" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="switch_ln73_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="3" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="0" index="3" bw="3" slack="0"/>
<pin id="249" dir="0" index="4" bw="3" slack="0"/>
<pin id="250" dir="0" index="5" bw="3" slack="0"/>
<pin id="251" dir="0" index="6" bw="3" slack="0"/>
<pin id="252" dir="0" index="7" bw="2" slack="0"/>
<pin id="253" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln73/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln71_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="10" slack="0"/>
<pin id="264" dir="0" index="1" bw="10" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="gmem0_addr_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="0"/>
<pin id="269" dir="0" index="1" bw="64" slack="1"/>
<pin id="270" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln71_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="7" slack="1"/>
<pin id="275" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="muxLogicAXIMCE_to_gmem0_addr_read_fu_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMCE_to_gmem0_addr_read/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="bitcast_ln73_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln73/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="muxLogicRAMAddr_to_store_ln73_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="7" slack="0"/>
<pin id="301" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln73/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="muxLogicRAMAddr_to_store_ln73_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="7" slack="0"/>
<pin id="305" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln73/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="muxLogicRAMAddr_to_store_ln73_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="7" slack="0"/>
<pin id="309" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln73/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="muxLogicRAMAddr_to_store_ln73_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="7" slack="0"/>
<pin id="313" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln73/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="muxLogicRAMAddr_to_store_ln73_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="7" slack="0"/>
<pin id="317" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln73/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="muxLogicRAMAddr_to_store_ln73_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="7" slack="0"/>
<pin id="321" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln73/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="muxLogicRAMAddr_to_store_ln73_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="7" slack="0"/>
<pin id="325" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln73/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="muxLogicRAMAddr_to_store_ln73_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="7" slack="0"/>
<pin id="329" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln73/2 "/>
</bind>
</comp>

<comp id="331" class="1005" name="i_4_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="10" slack="0"/>
<pin id="333" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="338" class="1005" name="sext_ln71_cast_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="1"/>
<pin id="340" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln71_cast "/>
</bind>
</comp>

<comp id="346" class="1005" name="trunc_ln71_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="3" slack="1"/>
<pin id="348" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln71 "/>
</bind>
</comp>

<comp id="350" class="1005" name="lshr_ln1_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="7" slack="1"/>
<pin id="352" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="82" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="82" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="82" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="82" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="82" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="82" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="82" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="4" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="82" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="136" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="129" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="122" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="115" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="108" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="101" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="94" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="143" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="80" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="88" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="42" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="222"><net_src comp="215" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="44" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="215" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="48" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="215" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="50" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="215" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="242"><net_src comp="52" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="243"><net_src comp="54" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="254"><net_src comp="230" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="255"><net_src comp="56" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="58" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="257"><net_src comp="60" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="258"><net_src comp="62" pin="0"/><net_sink comp="244" pin=4"/></net>

<net id="259"><net_src comp="64" pin="0"/><net_sink comp="244" pin=5"/></net>

<net id="260"><net_src comp="66" pin="0"/><net_sink comp="244" pin=6"/></net>

<net id="261"><net_src comp="68" pin="0"/><net_sink comp="244" pin=7"/></net>

<net id="266"><net_src comp="218" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="0" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="267" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="276"><net_src comp="273" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="279"><net_src comp="273" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="280"><net_src comp="273" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="281"><net_src comp="273" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="282"><net_src comp="273" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="289"><net_src comp="198" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="292"><net_src comp="286" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="293"><net_src comp="286" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="294"><net_src comp="286" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="295"><net_src comp="286" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="297"><net_src comp="286" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="298"><net_src comp="286" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="302"><net_src comp="136" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="129" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="122" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="115" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="108" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="101" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="94" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="143" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="84" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="337"><net_src comp="331" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="341"><net_src comp="206" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="349"><net_src comp="230" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="234" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="273" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {}
	Port: current_input_14 | {2 }
	Port: current_input_13 | {2 }
	Port: current_input_12 | {2 }
	Port: current_input_11 | {2 }
	Port: current_input_10 | {2 }
	Port: current_input_9 | {2 }
	Port: current_input_8 | {2 }
	Port: current_input | {2 }
 - Input state : 
	Port: kernel_mhsa_Pipeline_INPUT_COPY : gmem0 | {2 }
	Port: kernel_mhsa_Pipeline_INPUT_COPY : sext_ln71 | {1 }
  - Chain level:
	State 1
		store_ln71 : 1
		i : 1
		add_ln71 : 2
		icmp_ln71 : 2
		br_ln71 : 3
		trunc_ln71 : 2
		lshr_ln1 : 2
		switch_ln73 : 3
		store_ln71 : 3
	State 2
		gmem0_addr_read : 1
		bitcast_ln73 : 1
		current_input_addr : 1
		current_input_8_addr : 1
		current_input_9_addr : 1
		current_input_10_addr : 1
		current_input_11_addr : 1
		current_input_12_addr : 1
		current_input_13_addr : 1
		current_input_14_addr : 1
		muxLogicRAMData_to_store_ln73 : 2
		muxLogicRAMAddr_to_store_ln73 : 2
		store_ln73 : 2
		muxLogicRAMData_to_store_ln73 : 2
		muxLogicRAMAddr_to_store_ln73 : 2
		store_ln73 : 2
		muxLogicRAMData_to_store_ln73 : 2
		muxLogicRAMAddr_to_store_ln73 : 2
		store_ln73 : 2
		muxLogicRAMData_to_store_ln73 : 2
		muxLogicRAMAddr_to_store_ln73 : 2
		store_ln73 : 2
		muxLogicRAMData_to_store_ln73 : 2
		muxLogicRAMAddr_to_store_ln73 : 2
		store_ln73 : 2
		muxLogicRAMData_to_store_ln73 : 2
		muxLogicRAMAddr_to_store_ln73 : 2
		store_ln73 : 2
		muxLogicRAMData_to_store_ln73 : 2
		muxLogicRAMAddr_to_store_ln73 : 2
		store_ln73 : 2
		muxLogicRAMData_to_store_ln73 : 2
		muxLogicRAMAddr_to_store_ln73 : 2
		store_ln73 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|
| Operation|              Functional Unit             |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|
|    add   |              add_ln71_fu_218             |    0    |    10   |
|----------|------------------------------------------|---------|---------|
|   icmp   |             icmp_ln71_fu_224             |    0    |    4    |
|----------|------------------------------------------|---------|---------|
|   read   |         sext_ln71_read_read_fu_88        |    0    |    0    |
|          |        gmem0_addr_read_read_fu_198       |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |                grp_fu_203                |    0    |    0    |
|          | muxLogicAXIMCE_to_gmem0_addr_read_fu_284 |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln73_fu_299   |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln73_fu_303   |    0    |    0    |
| muxlogic |   muxLogicRAMAddr_to_store_ln73_fu_307   |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln73_fu_311   |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln73_fu_315   |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln73_fu_319   |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln73_fu_323   |    0    |    0    |
|          |   muxLogicRAMAddr_to_store_ln73_fu_327   |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   sext   |           sext_ln71_cast_fu_206          |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   trunc  |             trunc_ln71_fu_230            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|partselect|              lshr_ln1_fu_234             |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|  switch  |            switch_ln73_fu_244            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   zext   |             zext_ln71_fu_273             |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   Total  |                                          |    0    |    14   |
|----------|------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      i_4_reg_331     |   10   |
|   lshr_ln1_reg_350   |    7   |
|sext_ln71_cast_reg_338|   64   |
|  trunc_ln71_reg_346  |    3   |
+----------------------+--------+
|         Total        |   84   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   14   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   84   |    -   |
+-----------+--------+--------+
|   Total   |   84   |   14   |
+-----------+--------+--------+
