Parameter,Throughput_Value,Tool,Resource_Type,Resource_Value,Parameter3,FF_Value,Flow
Throughput,0.5687745070715735,catapult,CLB,89,FF,255,catapult_fpga_area
Throughput,0.5687745070715735,catapult,LUT,382,FF,255,catapult_fpga_area
Throughput,0.5687745070715735,catapult,FF,255,FF,255,catapult_fpga_area
Throughput,0.5687745070715735,catapult,DSP,1,FF,255,catapult_fpga_area
Throughput,0.5687745070715735,catapult,BRAM,0,FF,255,catapult_fpga_area
Throughput,0.6166140489344909,catapult,CLB,112,FF,257,catapult_fpga_area
Throughput,0.6166140489344909,catapult,LUT,414,FF,257,catapult_fpga_area
Throughput,0.6166140489344909,catapult,FF,257,FF,257,catapult_fpga_area
Throughput,0.6166140489344909,catapult,DSP,1,FF,257,catapult_fpga_area
Throughput,0.6166140489344909,catapult,BRAM,0,FF,257,catapult_fpga_area
Throughput,0.6067254300469848,catapult,CLB,189,FF,264,catapult_fpga_area
Throughput,0.6067254300469848,catapult,LUT,575,FF,264,catapult_fpga_area
Throughput,0.6067254300469848,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.6067254300469848,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.6067254300469848,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.6482040857599933,catapult,CLB,76,FF,292,catapult_fpga_area
Throughput,0.6482040857599933,catapult,LUT,357,FF,292,catapult_fpga_area
Throughput,0.6482040857599933,catapult,FF,292,FF,292,catapult_fpga_area
Throughput,0.6482040857599933,catapult,DSP,1,FF,292,catapult_fpga_area
Throughput,0.6482040857599933,catapult,BRAM,0,FF,292,catapult_fpga_area
Throughput,0.6147316757708429,catapult,CLB,119,FF,294,catapult_fpga_area
Throughput,0.6147316757708429,catapult,LUT,442,FF,294,catapult_fpga_area
Throughput,0.6147316757708429,catapult,FF,294,FF,294,catapult_fpga_area
Throughput,0.6147316757708429,catapult,DSP,1,FF,294,catapult_fpga_area
Throughput,0.6147316757708429,catapult,BRAM,0,FF,294,catapult_fpga_area
Throughput,0.6438710558068799,catapult,CLB,132,FF,303,catapult_fpga_area
Throughput,0.6438710558068799,catapult,LUT,567,FF,303,catapult_fpga_area
Throughput,0.6438710558068799,catapult,FF,303,FF,303,catapult_fpga_area
Throughput,0.6438710558068799,catapult,DSP,1,FF,303,catapult_fpga_area
Throughput,0.6438710558068799,catapult,BRAM,0,FF,303,catapult_fpga_area
Throughput,0.500502254011901,catapult,CLB,116,FF,331,catapult_fpga_area
Throughput,0.500502254011901,catapult,LUT,564,FF,331,catapult_fpga_area
Throughput,0.500502254011901,catapult,FF,331,FF,331,catapult_fpga_area
Throughput,0.500502254011901,catapult,DSP,1,FF,331,catapult_fpga_area
Throughput,0.500502254011901,catapult,BRAM,0,FF,331,catapult_fpga_area
Throughput,0.49065209626201606,catapult,CLB,129,FF,333,catapult_fpga_area
Throughput,0.49065209626201606,catapult,LUT,570,FF,333,catapult_fpga_area
Throughput,0.49065209626201606,catapult,FF,333,FF,333,catapult_fpga_area
Throughput,0.49065209626201606,catapult,DSP,1,FF,333,catapult_fpga_area
Throughput,0.49065209626201606,catapult,BRAM,0,FF,333,catapult_fpga_area
Throughput,0.5110640250789339,catapult,CLB,166,FF,340,catapult_fpga_area
Throughput,0.5110640250789339,catapult,LUT,840,FF,340,catapult_fpga_area
Throughput,0.5110640250789339,catapult,FF,340,FF,340,catapult_fpga_area
Throughput,0.5110640250789339,catapult,DSP,1,FF,340,catapult_fpga_area
Throughput,0.5110640250789339,catapult,BRAM,0,FF,340,catapult_fpga_area
Throughput,0.5461857391995867,catapult,CLB,115,FF,263,catapult_fpga_area
Throughput,0.5461857391995867,catapult,LUT,548,FF,263,catapult_fpga_area
Throughput,0.5461857391995867,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5461857391995867,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5461857391995867,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5338036499358368,catapult,CLB,161,FF,265,catapult_fpga_area
Throughput,0.5338036499358368,catapult,LUT,638,FF,265,catapult_fpga_area
Throughput,0.5338036499358368,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5338036499358368,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5338036499358368,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5182687129988531,catapult,CLB,234,FF,272,catapult_fpga_area
Throughput,0.5182687129988531,catapult,LUT,959,FF,272,catapult_fpga_area
Throughput,0.5182687129988531,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5182687129988531,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5182687129988531,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.6433909275445306,catapult,CLB,77,FF,293,catapult_fpga_area
Throughput,0.6433909275445306,catapult,LUT,359,FF,293,catapult_fpga_area
Throughput,0.6433909275445306,catapult,FF,293,FF,293,catapult_fpga_area
Throughput,0.6433909275445306,catapult,DSP,1,FF,293,catapult_fpga_area
Throughput,0.6433909275445306,catapult,BRAM,0,FF,293,catapult_fpga_area
Throughput,0.6110127719999731,catapult,CLB,102,FF,295,catapult_fpga_area
Throughput,0.6110127719999731,catapult,LUT,452,FF,295,catapult_fpga_area
Throughput,0.6110127719999731,catapult,FF,295,FF,295,catapult_fpga_area
Throughput,0.6110127719999731,catapult,DSP,1,FF,295,catapult_fpga_area
Throughput,0.6110127719999731,catapult,BRAM,0,FF,295,catapult_fpga_area
Throughput,0.5606474805623518,catapult,CLB,141,FF,304,catapult_fpga_area
Throughput,0.5606474805623518,catapult,LUT,595,FF,304,catapult_fpga_area
Throughput,0.5606474805623518,catapult,FF,304,FF,304,catapult_fpga_area
Throughput,0.5606474805623518,catapult,DSP,1,FF,304,catapult_fpga_area
Throughput,0.5606474805623518,catapult,BRAM,0,FF,304,catapult_fpga_area
Throughput,0.4736741387183136,catapult,CLB,118,FF,332,catapult_fpga_area
Throughput,0.4736741387183136,catapult,LUT,543,FF,332,catapult_fpga_area
Throughput,0.4736741387183136,catapult,FF,332,FF,332,catapult_fpga_area
Throughput,0.4736741387183136,catapult,DSP,1,FF,332,catapult_fpga_area
Throughput,0.4736741387183136,catapult,BRAM,0,FF,332,catapult_fpga_area
Throughput,0.5388381033976437,catapult,CLB,138,FF,334,catapult_fpga_area
Throughput,0.5388381033976437,catapult,LUT,654,FF,334,catapult_fpga_area
Throughput,0.5388381033976437,catapult,FF,334,FF,334,catapult_fpga_area
Throughput,0.5388381033976437,catapult,DSP,1,FF,334,catapult_fpga_area
Throughput,0.5388381033976437,catapult,BRAM,0,FF,334,catapult_fpga_area
Throughput,0.4681279749532808,catapult,CLB,216,FF,341,catapult_fpga_area
Throughput,0.4681279749532808,catapult,LUT,827,FF,341,catapult_fpga_area
Throughput,0.4681279749532808,catapult,FF,341,FF,341,catapult_fpga_area
Throughput,0.4681279749532808,catapult,DSP,1,FF,341,catapult_fpga_area
Throughput,0.4681279749532808,catapult,BRAM,0,FF,341,catapult_fpga_area
Throughput,0.5530805202275373,catapult,CLB,136,FF,263,catapult_fpga_area
Throughput,0.5530805202275373,catapult,LUT,637,FF,263,catapult_fpga_area
Throughput,0.5530805202275373,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5530805202275373,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5530805202275373,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.4876041278615048,catapult,CLB,176,FF,265,catapult_fpga_area
Throughput,0.4876041278615048,catapult,LUT,803,FF,265,catapult_fpga_area
Throughput,0.4876041278615048,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.4876041278615048,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.4876041278615048,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5476490248835287,catapult,CLB,230,FF,272,catapult_fpga_area
Throughput,0.5476490248835287,catapult,LUT,1090,FF,272,catapult_fpga_area
Throughput,0.5476490248835287,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5476490248835287,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5476490248835287,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.534005753377987,catapult,CLB,150,FF,264,catapult_fpga_area
Throughput,0.534005753377987,catapult,LUT,749,FF,264,catapult_fpga_area
Throughput,0.534005753377987,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.534005753377987,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.534005753377987,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5057155976850363,catapult,CLB,207,FF,266,catapult_fpga_area
Throughput,0.5057155976850363,catapult,LUT,957,FF,266,catapult_fpga_area
Throughput,0.5057155976850363,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5057155976850363,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5057155976850363,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.4841121649157136,catapult,CLB,342,FF,273,catapult_fpga_area
Throughput,0.4841121649157136,catapult,LUT,1392,FF,273,catapult_fpga_area
Throughput,0.4841121649157136,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.4841121649157136,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.4841121649157136,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.4894738645430027,catapult,CLB,106,FF,334,catapult_fpga_area
Throughput,0.4894738645430027,catapult,LUT,562,FF,334,catapult_fpga_area
Throughput,0.4894738645430027,catapult,FF,334,FF,334,catapult_fpga_area
Throughput,0.4894738645430027,catapult,DSP,1,FF,334,catapult_fpga_area
Throughput,0.4894738645430027,catapult,BRAM,0,FF,334,catapult_fpga_area
Throughput,0.5071662592431051,catapult,CLB,142,FF,336,catapult_fpga_area
Throughput,0.5071662592431051,catapult,LUT,694,FF,336,catapult_fpga_area
Throughput,0.5071662592431051,catapult,FF,336,FF,336,catapult_fpga_area
Throughput,0.5071662592431051,catapult,DSP,1,FF,336,catapult_fpga_area
Throughput,0.5071662592431051,catapult,BRAM,0,FF,336,catapult_fpga_area
Throughput,0.5327349654201734,catapult,CLB,181,FF,343,catapult_fpga_area
Throughput,0.5327349654201734,catapult,LUT,874,FF,343,catapult_fpga_area
Throughput,0.5327349654201734,catapult,FF,343,FF,343,catapult_fpga_area
Throughput,0.5327349654201734,catapult,DSP,1,FF,343,catapult_fpga_area
Throughput,0.5327349654201734,catapult,BRAM,0,FF,343,catapult_fpga_area
Throughput,0.5671033551535801,catapult,CLB,140,FF,263,catapult_fpga_area
Throughput,0.5671033551535801,catapult,LUT,699,FF,263,catapult_fpga_area
Throughput,0.5671033551535801,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5671033551535801,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5671033551535801,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5150659361658182,catapult,CLB,186,FF,265,catapult_fpga_area
Throughput,0.5150659361658182,catapult,LUT,833,FF,265,catapult_fpga_area
Throughput,0.5150659361658182,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5150659361658182,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5150659361658182,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5510288535238571,catapult,CLB,299,FF,272,catapult_fpga_area
Throughput,0.5510288535238571,catapult,LUT,1155,FF,272,catapult_fpga_area
Throughput,0.5510288535238571,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5510288535238571,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5510288535238571,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5083672160082803,catapult,CLB,174,FF,264,catapult_fpga_area
Throughput,0.5083672160082803,catapult,LUT,901,FF,264,catapult_fpga_area
Throughput,0.5083672160082803,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5083672160082803,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5083672160082803,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.46712840752655976,catapult,CLB,250,FF,266,catapult_fpga_area
Throughput,0.46712840752655976,catapult,LUT,1141,FF,266,catapult_fpga_area
Throughput,0.46712840752655976,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.46712840752655976,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.46712840752655976,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5251215525113676,catapult,CLB,318,FF,275,catapult_fpga_area
Throughput,0.5251215525113676,catapult,LUT,1473,FF,275,catapult_fpga_area
Throughput,0.5251215525113676,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5251215525113676,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5251215525113676,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.51922131341185,catapult,CLB,229,FF,265,catapult_fpga_area
Throughput,0.51922131341185,catapult,LUT,1116,FF,265,catapult_fpga_area
Throughput,0.51922131341185,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.51922131341185,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.51922131341185,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5153701414124131,catapult,CLB,293,FF,269,catapult_fpga_area
Throughput,0.5153701414124131,catapult,LUT,1492,FF,269,catapult_fpga_area
Throughput,0.5153701414124131,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5153701414124131,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5153701414124131,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.4836705565065056,catapult,CLB,472,FF,279,catapult_fpga_area
Throughput,0.4836705565065056,catapult,LUT,2254,FF,279,catapult_fpga_area
Throughput,0.4836705565065056,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.4836705565065056,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.4836705565065056,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.5067416914632268,catapult,CLB,143,FF,263,catapult_fpga_area
Throughput,0.5067416914632268,catapult,LUT,677,FF,263,catapult_fpga_area
Throughput,0.5067416914632268,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5067416914632268,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5067416914632268,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5439506702016207,catapult,CLB,156,FF,265,catapult_fpga_area
Throughput,0.5439506702016207,catapult,LUT,829,FF,265,catapult_fpga_area
Throughput,0.5439506702016207,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5439506702016207,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5439506702016207,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5038595642622489,catapult,CLB,183,FF,264,catapult_fpga_area
Throughput,0.5038595642622489,catapult,LUT,972,FF,264,catapult_fpga_area
Throughput,0.5038595642622489,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5038595642622489,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5038595642622489,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.48240895736952044,catapult,CLB,252,FF,266,catapult_fpga_area
Throughput,0.48240895736952044,catapult,LUT,1216,FF,266,catapult_fpga_area
Throughput,0.48240895736952044,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.48240895736952044,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.48240895736952044,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.4738330439792878,catapult,CLB,394,FF,278,catapult_fpga_area
Throughput,0.4738330439792878,catapult,LUT,1851,FF,278,catapult_fpga_area
Throughput,0.4738330439792878,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.4738330439792878,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.4738330439792878,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.49287791414066734,catapult,CLB,253,FF,265,catapult_fpga_area
Throughput,0.49287791414066734,catapult,LUT,1369,FF,265,catapult_fpga_area
Throughput,0.49287791414066734,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.49287791414066734,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.49287791414066734,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5234355166701126,catapult,CLB,368,FF,270,catapult_fpga_area
Throughput,0.5234355166701126,catapult,LUT,1895,FF,270,catapult_fpga_area
Throughput,0.5234355166701126,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5234355166701126,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5234355166701126,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.4732309797821529,catapult,CLB,501,FF,280,catapult_fpga_area
Throughput,0.4732309797821529,catapult,LUT,2545,FF,280,catapult_fpga_area
Throughput,0.4732309797821529,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.4732309797821529,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.4732309797821529,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.6052733838292742,catapult,CLB,88,FF,304,catapult_fpga_area
Throughput,0.6052733838292742,catapult,LUT,418,FF,304,catapult_fpga_area
Throughput,0.6052733838292742,catapult,FF,304,FF,304,catapult_fpga_area
Throughput,0.6052733838292742,catapult,DSP,1,FF,304,catapult_fpga_area
Throughput,0.6052733838292742,catapult,BRAM,0,FF,304,catapult_fpga_area
Throughput,0.6215364879210599,catapult,CLB,115,FF,306,catapult_fpga_area
Throughput,0.6215364879210599,catapult,LUT,486,FF,306,catapult_fpga_area
Throughput,0.6215364879210599,catapult,FF,306,FF,306,catapult_fpga_area
Throughput,0.6215364879210599,catapult,DSP,1,FF,306,catapult_fpga_area
Throughput,0.6215364879210599,catapult,BRAM,0,FF,306,catapult_fpga_area
Throughput,0.5975407612430281,catapult,CLB,192,FF,298,catapult_fpga_area
Throughput,0.5975407612430281,catapult,LUT,726,FF,298,catapult_fpga_area
Throughput,0.5975407612430281,catapult,FF,298,FF,298,catapult_fpga_area
Throughput,0.5975407612430281,catapult,DSP,1,FF,298,catapult_fpga_area
Throughput,0.5975407612430281,catapult,BRAM,0,FF,298,catapult_fpga_area
Throughput,0.57478763034028,catapult,CLB,104,FF,295,catapult_fpga_area
Throughput,0.57478763034028,catapult,LUT,490,FF,295,catapult_fpga_area
Throughput,0.57478763034028,catapult,FF,295,FF,295,catapult_fpga_area
Throughput,0.57478763034028,catapult,DSP,1,FF,295,catapult_fpga_area
Throughput,0.57478763034028,catapult,BRAM,0,FF,295,catapult_fpga_area
Throughput,0.6190919283413474,catapult,CLB,162,FF,297,catapult_fpga_area
Throughput,0.6190919283413474,catapult,LUT,615,FF,297,catapult_fpga_area
Throughput,0.6190919283413474,catapult,FF,297,FF,297,catapult_fpga_area
Throughput,0.6190919283413474,catapult,DSP,1,FF,297,catapult_fpga_area
Throughput,0.6190919283413474,catapult,BRAM,0,FF,297,catapult_fpga_area
Throughput,0.6204455419436697,catapult,CLB,189,FF,266,catapult_fpga_area
Throughput,0.6204455419436697,catapult,LUT,864,FF,266,catapult_fpga_area
Throughput,0.6204455419436697,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.6204455419436697,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.6204455419436697,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5059028747424954,catapult,CLB,136,FF,449,catapult_fpga_area
Throughput,0.5059028747424954,catapult,LUT,697,FF,449,catapult_fpga_area
Throughput,0.5059028747424954,catapult,FF,449,FF,449,catapult_fpga_area
Throughput,0.5059028747424954,catapult,DSP,1,FF,449,catapult_fpga_area
Throughput,0.5059028747424954,catapult,BRAM,0,FF,449,catapult_fpga_area
Throughput,0.46364340258620296,catapult,CLB,232,FF,451,catapult_fpga_area
Throughput,0.46364340258620296,catapult,LUT,1115,FF,451,catapult_fpga_area
Throughput,0.46364340258620296,catapult,FF,451,FF,451,catapult_fpga_area
Throughput,0.46364340258620296,catapult,DSP,1,FF,451,catapult_fpga_area
Throughput,0.46364340258620296,catapult,BRAM,0,FF,451,catapult_fpga_area
Throughput,0.4831657794937679,catapult,CLB,295,FF,382,catapult_fpga_area
Throughput,0.4831657794937679,catapult,LUT,1196,FF,382,catapult_fpga_area
Throughput,0.4831657794937679,catapult,FF,382,FF,382,catapult_fpga_area
Throughput,0.4831657794937679,catapult,DSP,1,FF,382,catapult_fpga_area
Throughput,0.4831657794937679,catapult,BRAM,0,FF,382,catapult_fpga_area
Throughput,0.49211896090065643,catapult,CLB,193,FF,420,catapult_fpga_area
Throughput,0.49211896090065643,catapult,LUT,958,FF,420,catapult_fpga_area
Throughput,0.49211896090065643,catapult,FF,420,FF,420,catapult_fpga_area
Throughput,0.49211896090065643,catapult,DSP,1,FF,420,catapult_fpga_area
Throughput,0.49211896090065643,catapult,BRAM,0,FF,420,catapult_fpga_area
Throughput,0.5128068379715003,catapult,CLB,315,FF,423,catapult_fpga_area
Throughput,0.5128068379715003,catapult,LUT,1548,FF,423,catapult_fpga_area
Throughput,0.5128068379715003,catapult,FF,423,FF,423,catapult_fpga_area
Throughput,0.5128068379715003,catapult,DSP,1,FF,423,catapult_fpga_area
Throughput,0.5128068379715003,catapult,BRAM,0,FF,423,catapult_fpga_area
Throughput,0.5327644829360864,catapult,CLB,333,FF,280,catapult_fpga_area
Throughput,0.5327644829360864,catapult,LUT,1602,FF,280,catapult_fpga_area
Throughput,0.5327644829360864,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.5327644829360864,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.5327644829360864,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.5662212770101704,catapult,CLB,108,FF,296,catapult_fpga_area
Throughput,0.5662212770101704,catapult,LUT,529,FF,296,catapult_fpga_area
Throughput,0.5662212770101704,catapult,FF,296,FF,296,catapult_fpga_area
Throughput,0.5662212770101704,catapult,DSP,1,FF,296,catapult_fpga_area
Throughput,0.5662212770101704,catapult,BRAM,0,FF,296,catapult_fpga_area
Throughput,0.5131144352944739,catapult,CLB,145,FF,298,catapult_fpga_area
Throughput,0.5131144352944739,catapult,LUT,642,FF,298,catapult_fpga_area
Throughput,0.5131144352944739,catapult,FF,298,FF,298,catapult_fpga_area
Throughput,0.5131144352944739,catapult,DSP,1,FF,298,catapult_fpga_area
Throughput,0.5131144352944739,catapult,BRAM,0,FF,298,catapult_fpga_area
Throughput,0.5509040886999654,catapult,CLB,196,FF,267,catapult_fpga_area
Throughput,0.5509040886999654,catapult,LUT,888,FF,267,catapult_fpga_area
Throughput,0.5509040886999654,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5509040886999654,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5509040886999654,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.47910847494981346,catapult,CLB,135,FF,450,catapult_fpga_area
Throughput,0.47910847494981346,catapult,LUT,726,FF,450,catapult_fpga_area
Throughput,0.47910847494981346,catapult,FF,450,FF,450,catapult_fpga_area
Throughput,0.47910847494981346,catapult,DSP,1,FF,450,catapult_fpga_area
Throughput,0.47910847494981346,catapult,BRAM,0,FF,450,catapult_fpga_area
Throughput,0.46502932939980524,catapult,CLB,193,FF,452,catapult_fpga_area
Throughput,0.46502932939980524,catapult,LUT,912,FF,452,catapult_fpga_area
Throughput,0.46502932939980524,catapult,FF,452,FF,452,catapult_fpga_area
Throughput,0.46502932939980524,catapult,DSP,1,FF,452,catapult_fpga_area
Throughput,0.46502932939980524,catapult,BRAM,0,FF,452,catapult_fpga_area
Throughput,0.5062288934190751,catapult,CLB,210,FF,387,catapult_fpga_area
Throughput,0.5062288934190751,catapult,LUT,1135,FF,387,catapult_fpga_area
Throughput,0.5062288934190751,catapult,FF,387,FF,387,catapult_fpga_area
Throughput,0.5062288934190751,catapult,DSP,1,FF,387,catapult_fpga_area
Throughput,0.5062288934190751,catapult,BRAM,0,FF,387,catapult_fpga_area
Throughput,0.498264792858869,catapult,CLB,186,FF,421,catapult_fpga_area
Throughput,0.498264792858869,catapult,LUT,956,FF,421,catapult_fpga_area
Throughput,0.498264792858869,catapult,FF,421,FF,421,catapult_fpga_area
Throughput,0.498264792858869,catapult,DSP,1,FF,421,catapult_fpga_area
Throughput,0.498264792858869,catapult,BRAM,0,FF,421,catapult_fpga_area
Throughput,0.5378616985457295,catapult,CLB,298,FF,421,catapult_fpga_area
Throughput,0.5378616985457295,catapult,LUT,1449,FF,421,catapult_fpga_area
Throughput,0.5378616985457295,catapult,FF,421,FF,421,catapult_fpga_area
Throughput,0.5378616985457295,catapult,DSP,1,FF,421,catapult_fpga_area
Throughput,0.5378616985457295,catapult,BRAM,0,FF,421,catapult_fpga_area
Throughput,0.5386102777613202,catapult,CLB,358,FF,278,catapult_fpga_area
Throughput,0.5386102777613202,catapult,LUT,1628,FF,278,catapult_fpga_area
Throughput,0.5386102777613202,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5386102777613202,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5386102777613202,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.49851566959378446,catapult,CLB,321,FF,588,catapult_fpga_area
Throughput,0.49851566959378446,catapult,LUT,1585,FF,588,catapult_fpga_area
Throughput,0.49851566959378446,catapult,FF,588,FF,588,catapult_fpga_area
Throughput,0.49851566959378446,catapult,DSP,1,FF,588,catapult_fpga_area
Throughput,0.49851566959378446,catapult,BRAM,0,FF,588,catapult_fpga_area
Throughput,0.47878136736128263,catapult,CLB,651,FF,658,catapult_fpga_area
Throughput,0.47878136736128263,catapult,LUT,3882,FF,658,catapult_fpga_area
Throughput,0.47878136736128263,catapult,FF,658,FF,658,catapult_fpga_area
Throughput,0.47878136736128263,catapult,DSP,1,FF,658,catapult_fpga_area
Throughput,0.47878136736128263,catapult,BRAM,0,FF,658,catapult_fpga_area
Throughput,0.502279848231121,catapult,CLB,463,FF,295,catapult_fpga_area
Throughput,0.502279848231121,catapult,LUT,2297,FF,295,catapult_fpga_area
Throughput,0.502279848231121,catapult,FF,295,FF,295,catapult_fpga_area
Throughput,0.502279848231121,catapult,DSP,1,FF,295,catapult_fpga_area
Throughput,0.502279848231121,catapult,BRAM,0,FF,295,catapult_fpga_area
Throughput,0.5007985232453147,catapult,CLB,141,FF,452,catapult_fpga_area
Throughput,0.5007985232453147,catapult,LUT,705,FF,452,catapult_fpga_area
Throughput,0.5007985232453147,catapult,FF,452,FF,452,catapult_fpga_area
Throughput,0.5007985232453147,catapult,DSP,1,FF,452,catapult_fpga_area
Throughput,0.5007985232453147,catapult,BRAM,0,FF,452,catapult_fpga_area
Throughput,0.5006806753781766,catapult,CLB,206,FF,454,catapult_fpga_area
Throughput,0.5006806753781766,catapult,LUT,960,FF,454,catapult_fpga_area
Throughput,0.5006806753781766,catapult,FF,454,FF,454,catapult_fpga_area
Throughput,0.5006806753781766,catapult,DSP,1,FF,454,catapult_fpga_area
Throughput,0.5006806753781766,catapult,BRAM,0,FF,454,catapult_fpga_area
Throughput,0.4831746507251244,catapult,CLB,255,FF,389,catapult_fpga_area
Throughput,0.4831746507251244,catapult,LUT,1113,FF,389,catapult_fpga_area
Throughput,0.4831746507251244,catapult,FF,389,FF,389,catapult_fpga_area
Throughput,0.4831746507251244,catapult,DSP,1,FF,389,catapult_fpga_area
Throughput,0.4831746507251244,catapult,BRAM,0,FF,389,catapult_fpga_area
Throughput,0.5243107149186322,catapult,CLB,218,FF,423,catapult_fpga_area
Throughput,0.5243107149186322,catapult,LUT,1071,FF,423,catapult_fpga_area
Throughput,0.5243107149186322,catapult,FF,423,FF,423,catapult_fpga_area
Throughput,0.5243107149186322,catapult,DSP,1,FF,423,catapult_fpga_area
Throughput,0.5243107149186322,catapult,BRAM,0,FF,423,catapult_fpga_area
Throughput,0.4847276848339372,catapult,CLB,304,FF,424,catapult_fpga_area
Throughput,0.4847276848339372,catapult,LUT,1501,FF,424,catapult_fpga_area
Throughput,0.4847276848339372,catapult,FF,424,FF,424,catapult_fpga_area
Throughput,0.4847276848339372,catapult,DSP,1,FF,424,catapult_fpga_area
Throughput,0.4847276848339372,catapult,BRAM,0,FF,424,catapult_fpga_area
Throughput,0.5274289421357707,catapult,CLB,384,FF,284,catapult_fpga_area
Throughput,0.5274289421357707,catapult,LUT,1670,FF,284,catapult_fpga_area
Throughput,0.5274289421357707,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.5274289421357707,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.5274289421357707,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.47667418699642344,catapult,CLB,329,FF,583,catapult_fpga_area
Throughput,0.47667418699642344,catapult,LUT,1624,FF,583,catapult_fpga_area
Throughput,0.47667418699642344,catapult,FF,583,FF,583,catapult_fpga_area
Throughput,0.47667418699642344,catapult,DSP,1,FF,583,catapult_fpga_area
Throughput,0.47667418699642344,catapult,BRAM,0,FF,583,catapult_fpga_area
Throughput,0.4859235243838854,catapult,CLB,589,FF,660,catapult_fpga_area
Throughput,0.4859235243838854,catapult,LUT,3267,FF,660,catapult_fpga_area
Throughput,0.4859235243838854,catapult,FF,660,FF,660,catapult_fpga_area
Throughput,0.4859235243838854,catapult,DSP,1,FF,660,catapult_fpga_area
Throughput,0.4859235243838854,catapult,BRAM,0,FF,660,catapult_fpga_area
Throughput,0.47056232668601305,catapult,CLB,502,FF,291,catapult_fpga_area
Throughput,0.47056232668601305,catapult,LUT,2366,FF,291,catapult_fpga_area
Throughput,0.47056232668601305,catapult,FF,291,FF,291,catapult_fpga_area
Throughput,0.47056232668601305,catapult,DSP,1,FF,291,catapult_fpga_area
Throughput,0.47056232668601305,catapult,BRAM,0,FF,291,catapult_fpga_area
Throughput,0.48828125,catapult,CLB,549,FF,895,catapult_fpga_area
Throughput,0.48828125,catapult,LUT,2586,FF,895,catapult_fpga_area
Throughput,0.48828125,catapult,FF,895,FF,895,catapult_fpga_area
Throughput,0.48828125,catapult,DSP,1,FF,895,catapult_fpga_area
Throughput,0.48828125,catapult,BRAM,0,FF,895,catapult_fpga_area
Throughput,0.4700591146342564,catapult,CLB,728,FF,903,catapult_fpga_area
Throughput,0.4700591146342564,catapult,LUT,4367,FF,903,catapult_fpga_area
Throughput,0.4700591146342564,catapult,FF,903,FF,903,catapult_fpga_area
Throughput,0.4700591146342564,catapult,DSP,1,FF,903,catapult_fpga_area
Throughput,0.4700591146342564,catapult,BRAM,0,FF,903,catapult_fpga_area
Throughput,0.45930785062757534,catapult,CLB,756,FF,307,catapult_fpga_area
Throughput,0.45930785062757534,catapult,LUT,3846,FF,307,catapult_fpga_area
Throughput,0.45930785062757534,catapult,FF,307,FF,307,catapult_fpga_area
Throughput,0.45930785062757534,catapult,DSP,1,FF,307,catapult_fpga_area
Throughput,0.45930785062757534,catapult,BRAM,0,FF,307,catapult_fpga_area
Throughput,0.5086992661504387,catapult,CLB,192,FF,418,catapult_fpga_area
Throughput,0.5086992661504387,catapult,LUT,957,FF,418,catapult_fpga_area
Throughput,0.5086992661504387,catapult,FF,418,FF,418,catapult_fpga_area
Throughput,0.5086992661504387,catapult,DSP,1,FF,418,catapult_fpga_area
Throughput,0.5086992661504387,catapult,BRAM,0,FF,418,catapult_fpga_area
Throughput,0.502039031526545,catapult,CLB,243,FF,421,catapult_fpga_area
Throughput,0.502039031526545,catapult,LUT,1270,FF,421,catapult_fpga_area
Throughput,0.502039031526545,catapult,FF,421,FF,421,catapult_fpga_area
Throughput,0.502039031526545,catapult,DSP,1,FF,421,catapult_fpga_area
Throughput,0.502039031526545,catapult,BRAM,0,FF,421,catapult_fpga_area
Throughput,0.5296523203273675,catapult,CLB,342,FF,281,catapult_fpga_area
Throughput,0.5296523203273675,catapult,LUT,1587,FF,281,catapult_fpga_area
Throughput,0.5296523203273675,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5296523203273675,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5296523203273675,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.5134956938251116,catapult,CLB,346,FF,589,catapult_fpga_area
Throughput,0.5134956938251116,catapult,LUT,1730,FF,589,catapult_fpga_area
Throughput,0.5134956938251116,catapult,FF,589,FF,589,catapult_fpga_area
Throughput,0.5134956938251116,catapult,DSP,1,FF,589,catapult_fpga_area
Throughput,0.5134956938251116,catapult,BRAM,0,FF,589,catapult_fpga_area
Throughput,0.4886787787330905,catapult,CLB,526,FF,603,catapult_fpga_area
Throughput,0.4886787787330905,catapult,LUT,2893,FF,603,catapult_fpga_area
Throughput,0.4886787787330905,catapult,FF,603,FF,603,catapult_fpga_area
Throughput,0.4886787787330905,catapult,DSP,1,FF,603,catapult_fpga_area
Throughput,0.4886787787330905,catapult,BRAM,0,FF,603,catapult_fpga_area
Throughput,0.4716765317813289,catapult,CLB,550,FF,301,catapult_fpga_area
Throughput,0.4716765317813289,catapult,LUT,2747,FF,301,catapult_fpga_area
Throughput,0.4716765317813289,catapult,FF,301,FF,301,catapult_fpga_area
Throughput,0.4716765317813289,catapult,DSP,1,FF,301,catapult_fpga_area
Throughput,0.4716765317813289,catapult,BRAM,0,FF,301,catapult_fpga_area
Throughput,0.4966954849387028,catapult,CLB,507,FF,903,catapult_fpga_area
Throughput,0.4966954849387028,catapult,LUT,2777,FF,903,catapult_fpga_area
Throughput,0.4966954849387028,catapult,FF,903,FF,903,catapult_fpga_area
Throughput,0.4966954849387028,catapult,DSP,1,FF,903,catapult_fpga_area
Throughput,0.4966954849387028,catapult,BRAM,0,FF,903,catapult_fpga_area
Throughput,0.47338779502119127,catapult,CLB,880,FF,975,catapult_fpga_area
Throughput,0.47338779502119127,catapult,LUT,5207,FF,975,catapult_fpga_area
Throughput,0.47338779502119127,catapult,FF,975,FF,975,catapult_fpga_area
Throughput,0.47338779502119127,catapult,DSP,1,FF,975,catapult_fpga_area
Throughput,0.47338779502119127,catapult,BRAM,0,FF,975,catapult_fpga_area
Throughput,0.46308902608673097,catapult,CLB,719,FF,313,catapult_fpga_area
Throughput,0.46308902608673097,catapult,LUT,3896,FF,313,catapult_fpga_area
Throughput,0.46308902608673097,catapult,FF,313,FF,313,catapult_fpga_area
Throughput,0.46308902608673097,catapult,DSP,1,FF,313,catapult_fpga_area
Throughput,0.46308902608673097,catapult,BRAM,0,FF,313,catapult_fpga_area
Throughput,0.6231399273169589,catapult,CLB,87,FF,303,catapult_fpga_area
Throughput,0.6231399273169589,catapult,LUT,476,FF,303,catapult_fpga_area
Throughput,0.6231399273169589,catapult,FF,303,FF,303,catapult_fpga_area
Throughput,0.6231399273169589,catapult,DSP,1,FF,303,catapult_fpga_area
Throughput,0.6231399273169589,catapult,BRAM,0,FF,303,catapult_fpga_area
Throughput,0.5624736692013605,catapult,CLB,145,FF,305,catapult_fpga_area
Throughput,0.5624736692013605,catapult,LUT,620,FF,305,catapult_fpga_area
Throughput,0.5624736692013605,catapult,FF,305,FF,305,catapult_fpga_area
Throughput,0.5624736692013605,catapult,DSP,1,FF,305,catapult_fpga_area
Throughput,0.5624736692013605,catapult,BRAM,0,FF,305,catapult_fpga_area
Throughput,0.6726501136442368,catapult,CLB,218,FF,312,catapult_fpga_area
Throughput,0.6726501136442368,catapult,LUT,871,FF,312,catapult_fpga_area
Throughput,0.6726501136442368,catapult,FF,312,FF,312,catapult_fpga_area
Throughput,0.6726501136442368,catapult,DSP,1,FF,312,catapult_fpga_area
Throughput,0.6726501136442368,catapult,BRAM,0,FF,312,catapult_fpga_area
Throughput,0.47829566037564386,catapult,CLB,147,FF,351,catapult_fpga_area
Throughput,0.47829566037564386,catapult,LUT,747,FF,351,catapult_fpga_area
Throughput,0.47829566037564386,catapult,FF,351,FF,351,catapult_fpga_area
Throughput,0.47829566037564386,catapult,DSP,1,FF,351,catapult_fpga_area
Throughput,0.47829566037564386,catapult,BRAM,0,FF,351,catapult_fpga_area
Throughput,0.5098321122854244,catapult,CLB,192,FF,358,catapult_fpga_area
Throughput,0.5098321122854244,catapult,LUT,945,FF,358,catapult_fpga_area
Throughput,0.5098321122854244,catapult,FF,358,FF,358,catapult_fpga_area
Throughput,0.5098321122854244,catapult,DSP,1,FF,358,catapult_fpga_area
Throughput,0.5098321122854244,catapult,BRAM,0,FF,358,catapult_fpga_area
Throughput,0.432308488420401,catapult,CLB,297,FF,366,catapult_fpga_area
Throughput,0.432308488420401,catapult,LUT,1317,FF,366,catapult_fpga_area
Throughput,0.432308488420401,catapult,FF,366,FF,366,catapult_fpga_area
Throughput,0.432308488420401,catapult,DSP,1,FF,366,catapult_fpga_area
Throughput,0.432308488420401,catapult,BRAM,0,FF,366,catapult_fpga_area
Throughput,0.5479578160154919,catapult,CLB,194,FF,265,catapult_fpga_area
Throughput,0.5479578160154919,catapult,LUT,959,FF,265,catapult_fpga_area
Throughput,0.5479578160154919,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5479578160154919,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5479578160154919,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5330004567813914,catapult,CLB,243,FF,267,catapult_fpga_area
Throughput,0.5330004567813914,catapult,LUT,1145,FF,267,catapult_fpga_area
Throughput,0.5330004567813914,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5330004567813914,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5330004567813914,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5107813166409999,catapult,CLB,349,FF,274,catapult_fpga_area
Throughput,0.5107813166409999,catapult,LUT,1608,FF,274,catapult_fpga_area
Throughput,0.5107813166409999,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5107813166409999,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5107813166409999,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5047700772298218,catapult,CLB,256,FF,266,catapult_fpga_area
Throughput,0.5047700772298218,catapult,LUT,1310,FF,266,catapult_fpga_area
Throughput,0.5047700772298218,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5047700772298218,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5047700772298218,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5233004770407148,catapult,CLB,324,FF,268,catapult_fpga_area
Throughput,0.5233004770407148,catapult,LUT,1645,FF,268,catapult_fpga_area
Throughput,0.5233004770407148,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5233004770407148,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5233004770407148,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5277565648958499,catapult,CLB,469,FF,279,catapult_fpga_area
Throughput,0.5277565648958499,catapult,LUT,2392,FF,279,catapult_fpga_area
Throughput,0.5277565648958499,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.5277565648958499,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.5277565648958499,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.43617286228408897,catapult,CLB,144,FF,352,catapult_fpga_area
Throughput,0.43617286228408897,catapult,LUT,758,FF,352,catapult_fpga_area
Throughput,0.43617286228408897,catapult,FF,352,FF,352,catapult_fpga_area
Throughput,0.43617286228408897,catapult,DSP,1,FF,352,catapult_fpga_area
Throughput,0.43617286228408897,catapult,BRAM,0,FF,352,catapult_fpga_area
Throughput,0.4902381331731889,catapult,CLB,230,FF,360,catapult_fpga_area
Throughput,0.4902381331731889,catapult,LUT,984,FF,360,catapult_fpga_area
Throughput,0.4902381331731889,catapult,FF,360,FF,360,catapult_fpga_area
Throughput,0.4902381331731889,catapult,DSP,1,FF,360,catapult_fpga_area
Throughput,0.4902381331731889,catapult,BRAM,0,FF,360,catapult_fpga_area
Throughput,0.4604594279988802,catapult,CLB,274,FF,361,catapult_fpga_area
Throughput,0.4604594279988802,catapult,LUT,1229,FF,361,catapult_fpga_area
Throughput,0.4604594279988802,catapult,FF,361,FF,361,catapult_fpga_area
Throughput,0.4604594279988802,catapult,DSP,1,FF,361,catapult_fpga_area
Throughput,0.4604594279988802,catapult,BRAM,0,FF,361,catapult_fpga_area
Throughput,0.5626268371876085,catapult,CLB,188,FF,265,catapult_fpga_area
Throughput,0.5626268371876085,catapult,LUT,1009,FF,265,catapult_fpga_area
Throughput,0.5626268371876085,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5626268371876085,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5626268371876085,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5023454509103003,catapult,CLB,243,FF,267,catapult_fpga_area
Throughput,0.5023454509103003,catapult,LUT,1173,FF,267,catapult_fpga_area
Throughput,0.5023454509103003,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5023454509103003,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5023454509103003,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.533229246984322,catapult,CLB,407,FF,274,catapult_fpga_area
Throughput,0.533229246984322,catapult,LUT,1695,FF,274,catapult_fpga_area
Throughput,0.533229246984322,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.533229246984322,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.533229246984322,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5101723260082791,catapult,CLB,293,FF,271,catapult_fpga_area
Throughput,0.5101723260082791,catapult,LUT,1510,FF,271,catapult_fpga_area
Throughput,0.5101723260082791,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5101723260082791,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5101723260082791,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5331999622494427,catapult,CLB,353,FF,276,catapult_fpga_area
Throughput,0.5331999622494427,catapult,LUT,1775,FF,276,catapult_fpga_area
Throughput,0.5331999622494427,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5331999622494427,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5331999622494427,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5043360290094084,catapult,CLB,495,FF,282,catapult_fpga_area
Throughput,0.5043360290094084,catapult,LUT,2458,FF,282,catapult_fpga_area
Throughput,0.5043360290094084,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.5043360290094084,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.5043360290094084,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.48011830114940324,catapult,CLB,375,FF,280,catapult_fpga_area
Throughput,0.48011830114940324,catapult,LUT,2103,FF,280,catapult_fpga_area
Throughput,0.48011830114940324,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.48011830114940324,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.48011830114940324,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.467572010765378,catapult,CLB,595,FF,285,catapult_fpga_area
Throughput,0.467572010765378,catapult,LUT,3117,FF,285,catapult_fpga_area
Throughput,0.467572010765378,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.467572010765378,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.467572010765378,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.49290147934521,catapult,CLB,684,FF,292,catapult_fpga_area
Throughput,0.49290147934521,catapult,LUT,3545,FF,292,catapult_fpga_area
Throughput,0.49290147934521,catapult,FF,292,FF,292,catapult_fpga_area
Throughput,0.49290147934521,catapult,DSP,1,FF,292,catapult_fpga_area
Throughput,0.49290147934521,catapult,BRAM,0,FF,292,catapult_fpga_area
Throughput,0.5249068290378458,catapult,CLB,204,FF,265,catapult_fpga_area
Throughput,0.5249068290378458,catapult,LUT,986,FF,265,catapult_fpga_area
Throughput,0.5249068290378458,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5249068290378458,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5249068290378458,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.49586719486440267,catapult,CLB,254,FF,272,catapult_fpga_area
Throughput,0.49586719486440267,catapult,LUT,1276,FF,272,catapult_fpga_area
Throughput,0.49586719486440267,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.49586719486440267,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.49586719486440267,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5368366577838094,catapult,CLB,364,FF,274,catapult_fpga_area
Throughput,0.5368366577838094,catapult,LUT,1625,FF,274,catapult_fpga_area
Throughput,0.5368366577838094,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5368366577838094,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5368366577838094,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5262080552981521,catapult,CLB,296,FF,271,catapult_fpga_area
Throughput,0.5262080552981521,catapult,LUT,1597,FF,271,catapult_fpga_area
Throughput,0.5262080552981521,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5262080552981521,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5262080552981521,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5025226637721362,catapult,CLB,406,FF,281,catapult_fpga_area
Throughput,0.5025226637721362,catapult,LUT,2114,FF,281,catapult_fpga_area
Throughput,0.5025226637721362,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5025226637721362,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5025226637721362,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.4919427162223522,catapult,CLB,501,FF,282,catapult_fpga_area
Throughput,0.4919427162223522,catapult,LUT,2507,FF,282,catapult_fpga_area
Throughput,0.4919427162223522,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.4919427162223522,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.4919427162223522,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.46960967921902036,catapult,CLB,460,FF,288,catapult_fpga_area
Throughput,0.46960967921902036,catapult,LUT,2366,FF,288,catapult_fpga_area
Throughput,0.46960967921902036,catapult,FF,288,FF,288,catapult_fpga_area
Throughput,0.46960967921902036,catapult,DSP,1,FF,288,catapult_fpga_area
Throughput,0.46960967921902036,catapult,BRAM,0,FF,288,catapult_fpga_area
Throughput,0.4729858842092716,catapult,CLB,571,FF,290,catapult_fpga_area
Throughput,0.4729858842092716,catapult,LUT,2998,FF,290,catapult_fpga_area
Throughput,0.4729858842092716,catapult,FF,290,FF,290,catapult_fpga_area
Throughput,0.4729858842092716,catapult,DSP,1,FF,290,catapult_fpga_area
Throughput,0.4729858842092716,catapult,BRAM,0,FF,290,catapult_fpga_area
Throughput,0.4878796069251583,catapult,CLB,724,FF,298,catapult_fpga_area
Throughput,0.4878796069251583,catapult,LUT,3737,FF,298,catapult_fpga_area
Throughput,0.4878796069251583,catapult,FF,298,FF,298,catapult_fpga_area
Throughput,0.4878796069251583,catapult,DSP,1,FF,298,catapult_fpga_area
Throughput,0.4878796069251583,catapult,BRAM,0,FF,298,catapult_fpga_area
Throughput,0.5233007508842474,catapult,CLB,310,FF,275,catapult_fpga_area
Throughput,0.5233007508842474,catapult,LUT,1588,FF,275,catapult_fpga_area
Throughput,0.5233007508842474,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5233007508842474,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5233007508842474,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.50209826866475,catapult,CLB,520,FF,284,catapult_fpga_area
Throughput,0.50209826866475,catapult,LUT,2371,FF,284,catapult_fpga_area
Throughput,0.50209826866475,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.50209826866475,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.50209826866475,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.5155494881109133,catapult,CLB,469,FF,279,catapult_fpga_area
Throughput,0.5155494881109133,catapult,LUT,2625,FF,279,catapult_fpga_area
Throughput,0.5155494881109133,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.5155494881109133,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.5155494881109133,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.4848033540635247,catapult,CLB,724,FF,310,catapult_fpga_area
Throughput,0.4848033540635247,catapult,LUT,4244,FF,310,catapult_fpga_area
Throughput,0.4848033540635247,catapult,FF,310,FF,310,catapult_fpga_area
Throughput,0.4848033540635247,catapult,DSP,1,FF,310,catapult_fpga_area
Throughput,0.4848033540635247,catapult,BRAM,0,FF,310,catapult_fpga_area
Throughput,0.4738438210765732,catapult,CLB,808,FF,307,catapult_fpga_area
Throughput,0.4738438210765732,catapult,LUT,4178,FF,307,catapult_fpga_area
Throughput,0.4738438210765732,catapult,FF,307,FF,307,catapult_fpga_area
Throughput,0.4738438210765732,catapult,DSP,1,FF,307,catapult_fpga_area
Throughput,0.4738438210765732,catapult,BRAM,0,FF,307,catapult_fpga_area
Throughput,0.5208311632034867,catapult,CLB,133,FF,339,catapult_fpga_area
Throughput,0.5208311632034867,catapult,LUT,643,FF,339,catapult_fpga_area
Throughput,0.5208311632034867,catapult,FF,339,FF,339,catapult_fpga_area
Throughput,0.5208311632034867,catapult,DSP,1,FF,339,catapult_fpga_area
Throughput,0.5208311632034867,catapult,BRAM,0,FF,339,catapult_fpga_area
Throughput,0.4854331228495313,catapult,CLB,194,FF,341,catapult_fpga_area
Throughput,0.4854331228495313,catapult,LUT,940,FF,341,catapult_fpga_area
Throughput,0.4854331228495313,catapult,FF,341,FF,341,catapult_fpga_area
Throughput,0.4854331228495313,catapult,DSP,1,FF,341,catapult_fpga_area
Throughput,0.4854331228495313,catapult,BRAM,0,FF,341,catapult_fpga_area
Throughput,0.5259744597321844,catapult,CLB,292,FF,349,catapult_fpga_area
Throughput,0.5259744597321844,catapult,LUT,1315,FF,349,catapult_fpga_area
Throughput,0.5259744597321844,catapult,FF,349,FF,349,catapult_fpga_area
Throughput,0.5259744597321844,catapult,DSP,1,FF,349,catapult_fpga_area
Throughput,0.5259744597321844,catapult,BRAM,0,FF,349,catapult_fpga_area
Throughput,0.5536574333216512,catapult,CLB,137,FF,265,catapult_fpga_area
Throughput,0.5536574333216512,catapult,LUT,709,FF,265,catapult_fpga_area
Throughput,0.5536574333216512,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5536574333216512,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5536574333216512,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5669715272568727,catapult,CLB,200,FF,267,catapult_fpga_area
Throughput,0.5669715272568727,catapult,LUT,944,FF,267,catapult_fpga_area
Throughput,0.5669715272568727,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5669715272568727,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5669715272568727,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.52400465316132,catapult,CLB,285,FF,276,catapult_fpga_area
Throughput,0.52400465316132,catapult,LUT,1428,FF,276,catapult_fpga_area
Throughput,0.52400465316132,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.52400465316132,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.52400465316132,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5405861251002787,catapult,CLB,224,FF,266,catapult_fpga_area
Throughput,0.5405861251002787,catapult,LUT,1123,FF,266,catapult_fpga_area
Throughput,0.5405861251002787,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5405861251002787,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5405861251002787,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5040838351907982,catapult,CLB,288,FF,268,catapult_fpga_area
Throughput,0.5040838351907982,catapult,LUT,1348,FF,268,catapult_fpga_area
Throughput,0.5040838351907982,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5040838351907982,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5040838351907982,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5138078142975245,catapult,CLB,451,FF,280,catapult_fpga_area
Throughput,0.5138078142975245,catapult,LUT,2317,FF,280,catapult_fpga_area
Throughput,0.5138078142975245,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.5138078142975245,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.5138078142975245,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.49897211743807757,catapult,CLB,262,FF,267,catapult_fpga_area
Throughput,0.49897211743807757,catapult,LUT,1337,FF,267,catapult_fpga_area
Throughput,0.49897211743807757,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.49897211743807757,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.49897211743807757,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.49371988308713166,catapult,CLB,405,FF,271,catapult_fpga_area
Throughput,0.49371988308713166,catapult,LUT,2176,FF,271,catapult_fpga_area
Throughput,0.49371988308713166,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.49371988308713166,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.49371988308713166,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.525720065630893,catapult,CLB,618,FF,278,catapult_fpga_area
Throughput,0.525720065630893,catapult,LUT,3181,FF,278,catapult_fpga_area
Throughput,0.525720065630893,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.525720065630893,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.525720065630893,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5420336234297286,catapult,CLB,157,FF,265,catapult_fpga_area
Throughput,0.5420336234297286,catapult,LUT,777,FF,265,catapult_fpga_area
Throughput,0.5420336234297286,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5420336234297286,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5420336234297286,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5583803396515931,catapult,CLB,198,FF,267,catapult_fpga_area
Throughput,0.5583803396515931,catapult,LUT,995,FF,267,catapult_fpga_area
Throughput,0.5583803396515931,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5583803396515931,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5583803396515931,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5288117810803836,catapult,CLB,290,FF,276,catapult_fpga_area
Throughput,0.5288117810803836,catapult,LUT,1483,FF,276,catapult_fpga_area
Throughput,0.5288117810803836,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5288117810803836,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5288117810803836,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5216606545276232,catapult,CLB,217,FF,266,catapult_fpga_area
Throughput,0.5216606545276232,catapult,LUT,1172,FF,266,catapult_fpga_area
Throughput,0.5216606545276232,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5216606545276232,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5216606545276232,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.514752550727577,catapult,CLB,294,FF,269,catapult_fpga_area
Throughput,0.514752550727577,catapult,LUT,1596,FF,269,catapult_fpga_area
Throughput,0.514752550727577,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.514752550727577,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.514752550727577,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5018792869901346,catapult,CLB,461,FF,281,catapult_fpga_area
Throughput,0.5018792869901346,catapult,LUT,2213,FF,281,catapult_fpga_area
Throughput,0.5018792869901346,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5018792869901346,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5018792869901346,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.5248068317254126,catapult,CLB,296,FF,267,catapult_fpga_area
Throughput,0.5248068317254126,catapult,LUT,1584,FF,267,catapult_fpga_area
Throughput,0.5248068317254126,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5248068317254126,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5248068317254126,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.4872909643585643,catapult,CLB,418,FF,271,catapult_fpga_area
Throughput,0.4872909643585643,catapult,LUT,2186,FF,271,catapult_fpga_area
Throughput,0.4872909643585643,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.4872909643585643,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.4872909643585643,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.514297998660768,catapult,CLB,654,FF,283,catapult_fpga_area
Throughput,0.514297998660768,catapult,LUT,3153,FF,283,catapult_fpga_area
Throughput,0.514297998660768,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.514297998660768,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.514297998660768,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.5311557364553959,catapult,CLB,210,FF,266,catapult_fpga_area
Throughput,0.5311557364553959,catapult,LUT,1044,FF,266,catapult_fpga_area
Throughput,0.5311557364553959,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5311557364553959,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5311557364553959,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5305025716112158,catapult,CLB,289,FF,270,catapult_fpga_area
Throughput,0.5305025716112158,catapult,LUT,1510,FF,270,catapult_fpga_area
Throughput,0.5305025716112158,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5305025716112158,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5305025716112158,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5247594633809728,catapult,CLB,451,FF,283,catapult_fpga_area
Throughput,0.5247594633809728,catapult,LUT,2209,FF,283,catapult_fpga_area
Throughput,0.5247594633809728,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.5247594633809728,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.5247594633809728,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.5070101762012466,catapult,CLB,316,FF,267,catapult_fpga_area
Throughput,0.5070101762012466,catapult,LUT,1799,FF,267,catapult_fpga_area
Throughput,0.5070101762012466,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5070101762012466,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5070101762012466,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.498285896515985,catapult,CLB,434,FF,271,catapult_fpga_area
Throughput,0.498285896515985,catapult,LUT,2363,FF,271,catapult_fpga_area
Throughput,0.498285896515985,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.498285896515985,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.498285896515985,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.4860489373512083,catapult,CLB,627,FF,282,catapult_fpga_area
Throughput,0.4860489373512083,catapult,LUT,3234,FF,282,catapult_fpga_area
Throughput,0.4860489373512083,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.4860489373512083,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.4860489373512083,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.5282290908437826,catapult,CLB,300,FF,267,catapult_fpga_area
Throughput,0.5282290908437826,catapult,LUT,1606,FF,267,catapult_fpga_area
Throughput,0.5282290908437826,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5282290908437826,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5282290908437826,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.49902241508884093,catapult,CLB,462,FF,271,catapult_fpga_area
Throughput,0.49902241508884093,catapult,LUT,2319,FF,271,catapult_fpga_area
Throughput,0.49902241508884093,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.49902241508884093,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.49902241508884093,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.49638113334733125,catapult,CLB,655,FF,281,catapult_fpga_area
Throughput,0.49638113334733125,catapult,LUT,3276,FF,281,catapult_fpga_area
Throughput,0.49638113334733125,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.49638113334733125,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.49638113334733125,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.6317322920700541,catapult,CLB,81,FF,282,catapult_fpga_area
Throughput,0.6317322920700541,catapult,LUT,352,FF,282,catapult_fpga_area
Throughput,0.6317322920700541,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.6317322920700541,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.6317322920700541,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.6156869650449883,catapult,CLB,128,FF,284,catapult_fpga_area
Throughput,0.6156869650449883,catapult,LUT,447,FF,284,catapult_fpga_area
Throughput,0.6156869650449883,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.6156869650449883,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.6156869650449883,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.6052338199816736,catapult,CLB,147,FF,294,catapult_fpga_area
Throughput,0.6052338199816736,catapult,LUT,575,FF,294,catapult_fpga_area
Throughput,0.6052338199816736,catapult,FF,294,FF,294,catapult_fpga_area
Throughput,0.6052338199816736,catapult,DSP,1,FF,294,catapult_fpga_area
Throughput,0.6052338199816736,catapult,BRAM,0,FF,294,catapult_fpga_area
Throughput,0.6159512905719415,catapult,CLB,85,FF,310,catapult_fpga_area
Throughput,0.6159512905719415,catapult,LUT,378,FF,310,catapult_fpga_area
Throughput,0.6159512905719415,catapult,FF,310,FF,310,catapult_fpga_area
Throughput,0.6159512905719415,catapult,DSP,1,FF,310,catapult_fpga_area
Throughput,0.6159512905719415,catapult,BRAM,0,FF,310,catapult_fpga_area
Throughput,0.5835061484042857,catapult,CLB,102,FF,312,catapult_fpga_area
Throughput,0.5835061484042857,catapult,LUT,479,FF,312,catapult_fpga_area
Throughput,0.5835061484042857,catapult,FF,312,FF,312,catapult_fpga_area
Throughput,0.5835061484042857,catapult,DSP,1,FF,312,catapult_fpga_area
Throughput,0.5835061484042857,catapult,BRAM,0,FF,312,catapult_fpga_area
Throughput,0.5958811503128078,catapult,CLB,153,FF,321,catapult_fpga_area
Throughput,0.5958811503128078,catapult,LUT,624,FF,321,catapult_fpga_area
Throughput,0.5958811503128078,catapult,FF,321,FF,321,catapult_fpga_area
Throughput,0.5958811503128078,catapult,DSP,1,FF,321,catapult_fpga_area
Throughput,0.5958811503128078,catapult,BRAM,0,FF,321,catapult_fpga_area
Throughput,0.5073499791479159,catapult,CLB,135,FF,367,catapult_fpga_area
Throughput,0.5073499791479159,catapult,LUT,596,FF,367,catapult_fpga_area
Throughput,0.5073499791479159,catapult,FF,367,FF,367,catapult_fpga_area
Throughput,0.5073499791479159,catapult,DSP,1,FF,367,catapult_fpga_area
Throughput,0.5073499791479159,catapult,BRAM,0,FF,367,catapult_fpga_area
Throughput,0.4481376965812024,catapult,CLB,164,FF,369,catapult_fpga_area
Throughput,0.4481376965812024,catapult,LUT,724,FF,369,catapult_fpga_area
Throughput,0.4481376965812024,catapult,FF,369,FF,369,catapult_fpga_area
Throughput,0.4481376965812024,catapult,DSP,1,FF,369,catapult_fpga_area
Throughput,0.4481376965812024,catapult,BRAM,0,FF,369,catapult_fpga_area
Throughput,0.5115707062335914,catapult,CLB,207,FF,376,catapult_fpga_area
Throughput,0.5115707062335914,catapult,LUT,1010,FF,376,catapult_fpga_area
Throughput,0.5115707062335914,catapult,FF,376,FF,376,catapult_fpga_area
Throughput,0.5115707062335914,catapult,DSP,1,FF,376,catapult_fpga_area
Throughput,0.5115707062335914,catapult,BRAM,0,FF,376,catapult_fpga_area
Throughput,0.5268987058313988,catapult,CLB,157,FF,263,catapult_fpga_area
Throughput,0.5268987058313988,catapult,LUT,815,FF,263,catapult_fpga_area
Throughput,0.5268987058313988,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5268987058313988,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5268987058313988,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5569122556895548,catapult,CLB,208,FF,265,catapult_fpga_area
Throughput,0.5569122556895548,catapult,LUT,1093,FF,265,catapult_fpga_area
Throughput,0.5569122556895548,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5569122556895548,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5569122556895548,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5321855156132587,catapult,CLB,292,FF,272,catapult_fpga_area
Throughput,0.5321855156132587,catapult,LUT,1337,FF,272,catapult_fpga_area
Throughput,0.5321855156132587,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5321855156132587,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5321855156132587,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.6007766840972009,catapult,CLB,93,FF,255,catapult_fpga_area
Throughput,0.6007766840972009,catapult,LUT,375,FF,255,catapult_fpga_area
Throughput,0.6007766840972009,catapult,FF,255,FF,255,catapult_fpga_area
Throughput,0.6007766840972009,catapult,DSP,1,FF,255,catapult_fpga_area
Throughput,0.6007766840972009,catapult,BRAM,0,FF,255,catapult_fpga_area
Throughput,0.5824641027373483,catapult,CLB,125,FF,257,catapult_fpga_area
Throughput,0.5824641027373483,catapult,LUT,471,FF,257,catapult_fpga_area
Throughput,0.5824641027373483,catapult,FF,257,FF,257,catapult_fpga_area
Throughput,0.5824641027373483,catapult,DSP,1,FF,257,catapult_fpga_area
Throughput,0.5824641027373483,catapult,BRAM,0,FF,257,catapult_fpga_area
Throughput,0.6071398431272073,catapult,CLB,148,FF,266,catapult_fpga_area
Throughput,0.6071398431272073,catapult,LUT,633,FF,266,catapult_fpga_area
Throughput,0.6071398431272073,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.6071398431272073,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.6071398431272073,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5296060366614482,catapult,CLB,132,FF,368,catapult_fpga_area
Throughput,0.5296060366614482,catapult,LUT,627,FF,368,catapult_fpga_area
Throughput,0.5296060366614482,catapult,FF,368,FF,368,catapult_fpga_area
Throughput,0.5296060366614482,catapult,DSP,1,FF,368,catapult_fpga_area
Throughput,0.5296060366614482,catapult,BRAM,0,FF,368,catapult_fpga_area
Throughput,0.5225613238777603,catapult,CLB,182,FF,370,catapult_fpga_area
Throughput,0.5225613238777603,catapult,LUT,791,FF,370,catapult_fpga_area
Throughput,0.5225613238777603,catapult,FF,370,FF,370,catapult_fpga_area
Throughput,0.5225613238777603,catapult,DSP,1,FF,370,catapult_fpga_area
Throughput,0.5225613238777603,catapult,BRAM,0,FF,370,catapult_fpga_area
Throughput,0.5078614411787261,catapult,CLB,237,FF,377,catapult_fpga_area
Throughput,0.5078614411787261,catapult,LUT,978,FF,377,catapult_fpga_area
Throughput,0.5078614411787261,catapult,FF,377,FF,377,catapult_fpga_area
Throughput,0.5078614411787261,catapult,DSP,1,FF,377,catapult_fpga_area
Throughput,0.5078614411787261,catapult,BRAM,0,FF,377,catapult_fpga_area
Throughput,0.5285873239473844,catapult,CLB,181,FF,263,catapult_fpga_area
Throughput,0.5285873239473844,catapult,LUT,802,FF,263,catapult_fpga_area
Throughput,0.5285873239473844,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5285873239473844,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5285873239473844,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5266844686017054,catapult,CLB,225,FF,265,catapult_fpga_area
Throughput,0.5266844686017054,catapult,LUT,1027,FF,265,catapult_fpga_area
Throughput,0.5266844686017054,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5266844686017054,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5266844686017054,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5121266468712646,catapult,CLB,319,FF,274,catapult_fpga_area
Throughput,0.5121266468712646,catapult,LUT,1347,FF,274,catapult_fpga_area
Throughput,0.5121266468712646,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5121266468712646,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5121266468712646,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5088281687274208,catapult,CLB,234,FF,264,catapult_fpga_area
Throughput,0.5088281687274208,catapult,LUT,1211,FF,264,catapult_fpga_area
Throughput,0.5088281687274208,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5088281687274208,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5088281687274208,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.52755415343385,catapult,CLB,279,FF,268,catapult_fpga_area
Throughput,0.52755415343385,catapult,LUT,1426,FF,268,catapult_fpga_area
Throughput,0.52755415343385,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.52755415343385,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.52755415343385,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5251383739615388,catapult,CLB,454,FF,279,catapult_fpga_area
Throughput,0.5251383739615388,catapult,LUT,2022,FF,279,catapult_fpga_area
Throughput,0.5251383739615388,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.5251383739615388,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.5251383739615388,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.47551682735172796,catapult,CLB,119,FF,370,catapult_fpga_area
Throughput,0.47551682735172796,catapult,LUT,602,FF,370,catapult_fpga_area
Throughput,0.47551682735172796,catapult,FF,370,FF,370,catapult_fpga_area
Throughput,0.47551682735172796,catapult,DSP,1,FF,370,catapult_fpga_area
Throughput,0.47551682735172796,catapult,BRAM,0,FF,370,catapult_fpga_area
Throughput,0.5055519717538003,catapult,CLB,176,FF,372,catapult_fpga_area
Throughput,0.5055519717538003,catapult,LUT,747,FF,372,catapult_fpga_area
Throughput,0.5055519717538003,catapult,FF,372,FF,372,catapult_fpga_area
Throughput,0.5055519717538003,catapult,DSP,1,FF,372,catapult_fpga_area
Throughput,0.5055519717538003,catapult,BRAM,0,FF,372,catapult_fpga_area
Throughput,0.512081801995378,catapult,CLB,227,FF,379,catapult_fpga_area
Throughput,0.512081801995378,catapult,LUT,948,FF,379,catapult_fpga_area
Throughput,0.512081801995378,catapult,FF,379,FF,379,catapult_fpga_area
Throughput,0.512081801995378,catapult,DSP,1,FF,379,catapult_fpga_area
Throughput,0.512081801995378,catapult,BRAM,0,FF,379,catapult_fpga_area
Throughput,0.5589086972341285,catapult,CLB,163,FF,263,catapult_fpga_area
Throughput,0.5589086972341285,catapult,LUT,795,FF,263,catapult_fpga_area
Throughput,0.5589086972341285,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5589086972341285,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5589086972341285,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.4924754673345947,catapult,CLB,188,FF,265,catapult_fpga_area
Throughput,0.4924754673345947,catapult,LUT,961,FF,265,catapult_fpga_area
Throughput,0.4924754673345947,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.4924754673345947,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.4924754673345947,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5341403838439627,catapult,CLB,276,FF,272,catapult_fpga_area
Throughput,0.5341403838439627,catapult,LUT,1386,FF,272,catapult_fpga_area
Throughput,0.5341403838439627,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5341403838439627,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5341403838439627,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5092380881572609,catapult,CLB,261,FF,264,catapult_fpga_area
Throughput,0.5092380881572609,catapult,LUT,1279,FF,264,catapult_fpga_area
Throughput,0.5092380881572609,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5092380881572609,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5092380881572609,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5078361659588277,catapult,CLB,310,FF,267,catapult_fpga_area
Throughput,0.5078361659588277,catapult,LUT,1584,FF,267,catapult_fpga_area
Throughput,0.5078361659588277,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5078361659588277,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5078361659588277,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.4851328609109533,catapult,CLB,469,FF,280,catapult_fpga_area
Throughput,0.4851328609109533,catapult,LUT,2191,FF,280,catapult_fpga_area
Throughput,0.4851328609109533,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.4851328609109533,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.4851328609109533,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.45956009069877946,catapult,CLB,358,FF,269,catapult_fpga_area
Throughput,0.45956009069877946,catapult,LUT,1816,FF,269,catapult_fpga_area
Throughput,0.45956009069877946,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.45956009069877946,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.45956009069877946,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.46864572632589246,catapult,CLB,465,FF,272,catapult_fpga_area
Throughput,0.46864572632589246,catapult,LUT,2527,FF,272,catapult_fpga_area
Throughput,0.46864572632589246,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.46864572632589246,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.46864572632589246,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.48855701753528846,catapult,CLB,688,FF,283,catapult_fpga_area
Throughput,0.48855701753528846,catapult,LUT,3465,FF,283,catapult_fpga_area
Throughput,0.48855701753528846,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.48855701753528846,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.48855701753528846,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.5307252785511625,catapult,CLB,154,FF,263,catapult_fpga_area
Throughput,0.5307252785511625,catapult,LUT,782,FF,263,catapult_fpga_area
Throughput,0.5307252785511625,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5307252785511625,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5307252785511625,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5508488580903171,catapult,CLB,199,FF,265,catapult_fpga_area
Throughput,0.5508488580903171,catapult,LUT,916,FF,265,catapult_fpga_area
Throughput,0.5508488580903171,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5508488580903171,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5508488580903171,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5229398002160787,catapult,CLB,330,FF,274,catapult_fpga_area
Throughput,0.5229398002160787,catapult,LUT,1334,FF,274,catapult_fpga_area
Throughput,0.5229398002160787,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5229398002160787,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5229398002160787,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.48526563683593216,catapult,CLB,226,FF,264,catapult_fpga_area
Throughput,0.48526563683593216,catapult,LUT,1159,FF,264,catapult_fpga_area
Throughput,0.48526563683593216,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.48526563683593216,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.48526563683593216,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.47483786661044586,catapult,CLB,289,FF,266,catapult_fpga_area
Throughput,0.47483786661044586,catapult,LUT,1491,FF,266,catapult_fpga_area
Throughput,0.47483786661044586,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.47483786661044586,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.47483786661044586,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5282218362681339,catapult,CLB,507,FF,285,catapult_fpga_area
Throughput,0.5282218362681339,catapult,LUT,2194,FF,285,catapult_fpga_area
Throughput,0.5282218362681339,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.5282218362681339,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.5282218362681339,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.48117174944424657,catapult,CLB,401,FF,268,catapult_fpga_area
Throughput,0.48117174944424657,catapult,LUT,2045,FF,268,catapult_fpga_area
Throughput,0.48117174944424657,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.48117174944424657,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.48117174944424657,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5181937837473701,catapult,CLB,508,FF,274,catapult_fpga_area
Throughput,0.5181937837473701,catapult,LUT,2721,FF,274,catapult_fpga_area
Throughput,0.5181937837473701,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5181937837473701,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5181937837473701,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.4885403099495142,catapult,CLB,695,FF,284,catapult_fpga_area
Throughput,0.4885403099495142,catapult,LUT,3443,FF,284,catapult_fpga_area
Throughput,0.4885403099495142,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.4885403099495142,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.4885403099495142,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.5852268836844012,catapult,CLB,103,FF,330,catapult_fpga_area
Throughput,0.5852268836844012,catapult,LUT,429,FF,330,catapult_fpga_area
Throughput,0.5852268836844012,catapult,FF,330,FF,330,catapult_fpga_area
Throughput,0.5852268836844012,catapult,DSP,1,FF,330,catapult_fpga_area
Throughput,0.5852268836844012,catapult,BRAM,0,FF,330,catapult_fpga_area
Throughput,0.5819498929503172,catapult,CLB,134,FF,332,catapult_fpga_area
Throughput,0.5819498929503172,catapult,LUT,548,FF,332,catapult_fpga_area
Throughput,0.5819498929503172,catapult,FF,332,FF,332,catapult_fpga_area
Throughput,0.5819498929503172,catapult,DSP,1,FF,332,catapult_fpga_area
Throughput,0.5819498929503172,catapult,BRAM,0,FF,332,catapult_fpga_area
Throughput,0.5657996729677891,catapult,CLB,240,FF,305,catapult_fpga_area
Throughput,0.5657996729677891,catapult,LUT,753,FF,305,catapult_fpga_area
Throughput,0.5657996729677891,catapult,FF,305,FF,305,catapult_fpga_area
Throughput,0.5657996729677891,catapult,DSP,1,FF,305,catapult_fpga_area
Throughput,0.5657996729677891,catapult,BRAM,0,FF,305,catapult_fpga_area
Throughput,0.5085479278451858,catapult,CLB,120,FF,407,catapult_fpga_area
Throughput,0.5085479278451858,catapult,LUT,638,FF,407,catapult_fpga_area
Throughput,0.5085479278451858,catapult,FF,407,FF,407,catapult_fpga_area
Throughput,0.5085479278451858,catapult,DSP,1,FF,407,catapult_fpga_area
Throughput,0.5085479278451858,catapult,BRAM,0,FF,407,catapult_fpga_area
Throughput,0.4458706359854165,catapult,CLB,202,FF,409,catapult_fpga_area
Throughput,0.4458706359854165,catapult,LUT,856,FF,409,catapult_fpga_area
Throughput,0.4458706359854165,catapult,FF,409,FF,409,catapult_fpga_area
Throughput,0.4458706359854165,catapult,DSP,1,FF,409,catapult_fpga_area
Throughput,0.4458706359854165,catapult,BRAM,0,FF,409,catapult_fpga_area
Throughput,0.46221592786843113,catapult,CLB,280,FF,340,catapult_fpga_area
Throughput,0.46221592786843113,catapult,LUT,1073,FF,340,catapult_fpga_area
Throughput,0.46221592786843113,catapult,FF,340,FF,340,catapult_fpga_area
Throughput,0.46221592786843113,catapult,DSP,1,FF,340,catapult_fpga_area
Throughput,0.46221592786843113,catapult,BRAM,0,FF,340,catapult_fpga_area
Throughput,0.5427826730743971,catapult,CLB,235,FF,415,catapult_fpga_area
Throughput,0.5427826730743971,catapult,LUT,1045,FF,415,catapult_fpga_area
Throughput,0.5427826730743971,catapult,FF,415,FF,415,catapult_fpga_area
Throughput,0.5427826730743971,catapult,DSP,1,FF,415,catapult_fpga_area
Throughput,0.5427826730743971,catapult,BRAM,0,FF,415,catapult_fpga_area
Throughput,0.5016396090622198,catapult,CLB,258,FF,417,catapult_fpga_area
Throughput,0.5016396090622198,catapult,LUT,1225,FF,417,catapult_fpga_area
Throughput,0.5016396090622198,catapult,FF,417,FF,417,catapult_fpga_area
Throughput,0.5016396090622198,catapult,DSP,1,FF,417,catapult_fpga_area
Throughput,0.5016396090622198,catapult,BRAM,0,FF,417,catapult_fpga_area
Throughput,0.5442381237717225,catapult,CLB,331,FF,276,catapult_fpga_area
Throughput,0.5442381237717225,catapult,LUT,1347,FF,276,catapult_fpga_area
Throughput,0.5442381237717225,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5442381237717225,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5442381237717225,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5058245699226595,catapult,CLB,259,FF,571,catapult_fpga_area
Throughput,0.5058245699226595,catapult,LUT,1320,FF,571,catapult_fpga_area
Throughput,0.5058245699226595,catapult,FF,571,FF,571,catapult_fpga_area
Throughput,0.5058245699226595,catapult,DSP,1,FF,571,catapult_fpga_area
Throughput,0.5058245699226595,catapult,BRAM,0,FF,571,catapult_fpga_area
Throughput,0.5538043032809582,catapult,CLB,329,FF,576,catapult_fpga_area
Throughput,0.5538043032809582,catapult,LUT,1606,FF,576,catapult_fpga_area
Throughput,0.5538043032809582,catapult,FF,576,FF,576,catapult_fpga_area
Throughput,0.5538043032809582,catapult,DSP,1,FF,576,catapult_fpga_area
Throughput,0.5538043032809582,catapult,BRAM,0,FF,576,catapult_fpga_area
Throughput,0.47872383714389527,catapult,CLB,408,FF,282,catapult_fpga_area
Throughput,0.47872383714389527,catapult,LUT,1870,FF,282,catapult_fpga_area
Throughput,0.47872383714389527,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.47872383714389527,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.47872383714389527,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.4806585406533784,catapult,CLB,143,FF,408,catapult_fpga_area
Throughput,0.4806585406533784,catapult,LUT,678,FF,408,catapult_fpga_area
Throughput,0.4806585406533784,catapult,FF,408,FF,408,catapult_fpga_area
Throughput,0.4806585406533784,catapult,DSP,1,FF,408,catapult_fpga_area
Throughput,0.4806585406533784,catapult,BRAM,0,FF,408,catapult_fpga_area
Throughput,0.5126370150581997,catapult,CLB,185,FF,410,catapult_fpga_area
Throughput,0.5126370150581997,catapult,LUT,863,FF,410,catapult_fpga_area
Throughput,0.5126370150581997,catapult,FF,410,FF,410,catapult_fpga_area
Throughput,0.5126370150581997,catapult,DSP,1,FF,410,catapult_fpga_area
Throughput,0.5126370150581997,catapult,BRAM,0,FF,410,catapult_fpga_area
Throughput,0.5191323636979044,catapult,CLB,296,FF,341,catapult_fpga_area
Throughput,0.5191323636979044,catapult,LUT,1098,FF,341,catapult_fpga_area
Throughput,0.5191323636979044,catapult,FF,341,FF,341,catapult_fpga_area
Throughput,0.5191323636979044,catapult,DSP,1,FF,341,catapult_fpga_area
Throughput,0.5191323636979044,catapult,BRAM,0,FF,341,catapult_fpga_area
Throughput,0.5556237738077842,catapult,CLB,199,FF,416,catapult_fpga_area
Throughput,0.5556237738077842,catapult,LUT,1035,FF,416,catapult_fpga_area
Throughput,0.5556237738077842,catapult,FF,416,FF,416,catapult_fpga_area
Throughput,0.5556237738077842,catapult,DSP,1,FF,416,catapult_fpga_area
Throughput,0.5556237738077842,catapult,BRAM,0,FF,416,catapult_fpga_area
Throughput,0.5147522857575249,catapult,CLB,265,FF,419,catapult_fpga_area
Throughput,0.5147522857575249,catapult,LUT,1261,FF,419,catapult_fpga_area
Throughput,0.5147522857575249,catapult,FF,419,FF,419,catapult_fpga_area
Throughput,0.5147522857575249,catapult,DSP,1,FF,419,catapult_fpga_area
Throughput,0.5147522857575249,catapult,BRAM,0,FF,419,catapult_fpga_area
Throughput,0.5241862140074088,catapult,CLB,344,FF,274,catapult_fpga_area
Throughput,0.5241862140074088,catapult,LUT,1503,FF,274,catapult_fpga_area
Throughput,0.5241862140074088,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5241862140074088,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5241862140074088,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.516973800801723,catapult,CLB,314,FF,576,catapult_fpga_area
Throughput,0.516973800801723,catapult,LUT,1579,FF,576,catapult_fpga_area
Throughput,0.516973800801723,catapult,FF,576,FF,576,catapult_fpga_area
Throughput,0.516973800801723,catapult,DSP,1,FF,576,catapult_fpga_area
Throughput,0.516973800801723,catapult,BRAM,0,FF,576,catapult_fpga_area
Throughput,0.5115751552502702,catapult,CLB,387,FF,579,catapult_fpga_area
Throughput,0.5115751552502702,catapult,LUT,1929,FF,579,catapult_fpga_area
Throughput,0.5115751552502702,catapult,FF,579,FF,579,catapult_fpga_area
Throughput,0.5115751552502702,catapult,DSP,1,FF,579,catapult_fpga_area
Throughput,0.5115751552502702,catapult,BRAM,0,FF,579,catapult_fpga_area
Throughput,0.500109273876342,catapult,CLB,449,FF,287,catapult_fpga_area
Throughput,0.500109273876342,catapult,LUT,2246,FF,287,catapult_fpga_area
Throughput,0.500109273876342,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.500109273876342,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.500109273876342,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.5045673435942148,catapult,CLB,520,FF,887,catapult_fpga_area
Throughput,0.5045673435942148,catapult,LUT,2449,FF,887,catapult_fpga_area
Throughput,0.5045673435942148,catapult,FF,887,FF,887,catapult_fpga_area
Throughput,0.5045673435942148,catapult,DSP,1,FF,887,catapult_fpga_area
Throughput,0.5045673435942148,catapult,BRAM,0,FF,887,catapult_fpga_area
Throughput,0.4942689515072732,catapult,CLB,647,FF,893,catapult_fpga_area
Throughput,0.4942689515072732,catapult,LUT,3503,FF,893,catapult_fpga_area
Throughput,0.4942689515072732,catapult,FF,893,FF,893,catapult_fpga_area
Throughput,0.4942689515072732,catapult,DSP,1,FF,893,catapult_fpga_area
Throughput,0.4942689515072732,catapult,BRAM,0,FF,893,catapult_fpga_area
Throughput,0.4950151969665469,catapult,CLB,709,FF,291,catapult_fpga_area
Throughput,0.4950151969665469,catapult,LUT,3441,FF,291,catapult_fpga_area
Throughput,0.4950151969665469,catapult,FF,291,FF,291,catapult_fpga_area
Throughput,0.4950151969665469,catapult,DSP,1,FF,291,catapult_fpga_area
Throughput,0.4950151969665469,catapult,BRAM,0,FF,291,catapult_fpga_area
Throughput,0.5572173013743208,catapult,CLB,206,FF,415,catapult_fpga_area
Throughput,0.5572173013743208,catapult,LUT,1022,FF,415,catapult_fpga_area
Throughput,0.5572173013743208,catapult,FF,415,FF,415,catapult_fpga_area
Throughput,0.5572173013743208,catapult,DSP,1,FF,415,catapult_fpga_area
Throughput,0.5572173013743208,catapult,BRAM,0,FF,415,catapult_fpga_area
Throughput,0.48283730652105583,catapult,CLB,265,FF,421,catapult_fpga_area
Throughput,0.48283730652105583,catapult,LUT,1281,FF,421,catapult_fpga_area
Throughput,0.48283730652105583,catapult,FF,421,FF,421,catapult_fpga_area
Throughput,0.48283730652105583,catapult,DSP,1,FF,421,catapult_fpga_area
Throughput,0.48283730652105583,catapult,BRAM,0,FF,421,catapult_fpga_area
Throughput,0.5285993386165075,catapult,CLB,336,FF,277,catapult_fpga_area
Throughput,0.5285993386165075,catapult,LUT,1588,FF,277,catapult_fpga_area
Throughput,0.5285993386165075,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5285993386165075,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5285993386165075,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.4891123588910845,catapult,CLB,349,FF,576,catapult_fpga_area
Throughput,0.4891123588910845,catapult,LUT,1580,FF,576,catapult_fpga_area
Throughput,0.4891123588910845,catapult,FF,576,FF,576,catapult_fpga_area
Throughput,0.4891123588910845,catapult,DSP,1,FF,576,catapult_fpga_area
Throughput,0.4891123588910845,catapult,BRAM,0,FF,576,catapult_fpga_area
Throughput,0.5237998958685807,catapult,CLB,427,FF,581,catapult_fpga_area
Throughput,0.5237998958685807,catapult,LUT,2044,FF,581,catapult_fpga_area
Throughput,0.5237998958685807,catapult,FF,581,FF,581,catapult_fpga_area
Throughput,0.5237998958685807,catapult,DSP,1,FF,581,catapult_fpga_area
Throughput,0.5237998958685807,catapult,BRAM,0,FF,581,catapult_fpga_area
Throughput,0.5350451925921923,catapult,CLB,496,FF,283,catapult_fpga_area
Throughput,0.5350451925921923,catapult,LUT,2198,FF,283,catapult_fpga_area
Throughput,0.5350451925921923,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.5350451925921923,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.5350451925921923,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.5223596027977581,catapult,CLB,536,FF,895,catapult_fpga_area
Throughput,0.5223596027977581,catapult,LUT,2625,FF,895,catapult_fpga_area
Throughput,0.5223596027977581,catapult,FF,895,FF,895,catapult_fpga_area
Throughput,0.5223596027977581,catapult,DSP,1,FF,895,catapult_fpga_area
Throughput,0.5223596027977581,catapult,BRAM,0,FF,895,catapult_fpga_area
Throughput,0.4790302129145588,catapult,CLB,678,FF,903,catapult_fpga_area
Throughput,0.4790302129145588,catapult,LUT,3607,FF,903,catapult_fpga_area
Throughput,0.4790302129145588,catapult,FF,903,FF,903,catapult_fpga_area
Throughput,0.4790302129145588,catapult,DSP,1,FF,903,catapult_fpga_area
Throughput,0.4790302129145588,catapult,BRAM,0,FF,903,catapult_fpga_area
Throughput,0.5146018268364853,catapult,CLB,738,FF,301,catapult_fpga_area
Throughput,0.5146018268364853,catapult,LUT,3693,FF,301,catapult_fpga_area
Throughput,0.5146018268364853,catapult,FF,301,FF,301,catapult_fpga_area
Throughput,0.5146018268364853,catapult,DSP,1,FF,301,catapult_fpga_area
Throughput,0.5146018268364853,catapult,BRAM,0,FF,301,catapult_fpga_area
Throughput,0.4844294680383126,catapult,CLB,345,FF,575,catapult_fpga_area
Throughput,0.4844294680383126,catapult,LUT,1694,FF,575,catapult_fpga_area
Throughput,0.4844294680383126,catapult,FF,575,FF,575,catapult_fpga_area
Throughput,0.4844294680383126,catapult,DSP,1,FF,575,catapult_fpga_area
Throughput,0.4844294680383126,catapult,BRAM,0,FF,575,catapult_fpga_area
Throughput,0.4741866986837525,catapult,CLB,424,FF,580,catapult_fpga_area
Throughput,0.4741866986837525,catapult,LUT,2003,FF,580,catapult_fpga_area
Throughput,0.4741866986837525,catapult,FF,580,FF,580,catapult_fpga_area
Throughput,0.4741866986837525,catapult,DSP,1,FF,580,catapult_fpga_area
Throughput,0.4741866986837525,catapult,BRAM,0,FF,580,catapult_fpga_area
Throughput,0.5138117743050953,catapult,CLB,512,FF,285,catapult_fpga_area
Throughput,0.5138117743050953,catapult,LUT,2435,FF,285,catapult_fpga_area
Throughput,0.5138117743050953,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.5138117743050953,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.5138117743050953,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.5053521849912422,catapult,CLB,553,FF,892,catapult_fpga_area
Throughput,0.5053521849912422,catapult,LUT,2683,FF,892,catapult_fpga_area
Throughput,0.5053521849912422,catapult,FF,892,FF,892,catapult_fpga_area
Throughput,0.5053521849912422,catapult,DSP,1,FF,892,catapult_fpga_area
Throughput,0.5053521849912422,catapult,BRAM,0,FF,892,catapult_fpga_area
Throughput,0.5040373390860795,catapult,CLB,657,FF,897,catapult_fpga_area
Throughput,0.5040373390860795,catapult,LUT,3594,FF,897,catapult_fpga_area
Throughput,0.5040373390860795,catapult,FF,897,FF,897,catapult_fpga_area
Throughput,0.5040373390860795,catapult,DSP,1,FF,897,catapult_fpga_area
Throughput,0.5040373390860795,catapult,BRAM,0,FF,897,catapult_fpga_area
Throughput,0.4872111933848413,catapult,CLB,765,FF,306,catapult_fpga_area
Throughput,0.4872111933848413,catapult,LUT,3969,FF,306,catapult_fpga_area
Throughput,0.4872111933848413,catapult,FF,306,FF,306,catapult_fpga_area
Throughput,0.4872111933848413,catapult,DSP,1,FF,306,catapult_fpga_area
Throughput,0.4872111933848413,catapult,BRAM,0,FF,306,catapult_fpga_area
Throughput,0.5435125257896694,catapult,CLB,120,FF,257,catapult_fpga_area
Throughput,0.5435125257896694,catapult,LUT,644,FF,257,catapult_fpga_area
Throughput,0.5435125257896694,catapult,FF,257,FF,257,catapult_fpga_area
Throughput,0.5435125257896694,catapult,DSP,1,FF,257,catapult_fpga_area
Throughput,0.5435125257896694,catapult,BRAM,0,FF,257,catapult_fpga_area
Throughput,0.553135281402043,catapult,CLB,146,FF,259,catapult_fpga_area
Throughput,0.553135281402043,catapult,LUT,749,FF,259,catapult_fpga_area
Throughput,0.553135281402043,catapult,FF,259,FF,259,catapult_fpga_area
Throughput,0.553135281402043,catapult,DSP,1,FF,259,catapult_fpga_area
Throughput,0.553135281402043,catapult,BRAM,0,FF,259,catapult_fpga_area
Throughput,0.49978509241026364,catapult,CLB,249,FF,270,catapult_fpga_area
Throughput,0.49978509241026364,catapult,LUT,1082,FF,270,catapult_fpga_area
Throughput,0.49978509241026364,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.49978509241026364,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.49978509241026364,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5166879886576653,catapult,CLB,146,FF,374,catapult_fpga_area
Throughput,0.5166879886576653,catapult,LUT,820,FF,374,catapult_fpga_area
Throughput,0.5166879886576653,catapult,FF,374,FF,374,catapult_fpga_area
Throughput,0.5166879886576653,catapult,DSP,1,FF,374,catapult_fpga_area
Throughput,0.5166879886576653,catapult,BRAM,0,FF,374,catapult_fpga_area
Throughput,0.45414395000783403,catapult,CLB,222,FF,381,catapult_fpga_area
Throughput,0.45414395000783403,catapult,LUT,1068,FF,381,catapult_fpga_area
Throughput,0.45414395000783403,catapult,FF,381,FF,381,catapult_fpga_area
Throughput,0.45414395000783403,catapult,DSP,1,FF,381,catapult_fpga_area
Throughput,0.45414395000783403,catapult,BRAM,0,FF,381,catapult_fpga_area
Throughput,0.5131576179018114,catapult,CLB,269,FF,385,catapult_fpga_area
Throughput,0.5131576179018114,catapult,LUT,1302,FF,385,catapult_fpga_area
Throughput,0.5131576179018114,catapult,FF,385,FF,385,catapult_fpga_area
Throughput,0.5131576179018114,catapult,DSP,1,FF,385,catapult_fpga_area
Throughput,0.5131576179018114,catapult,BRAM,0,FF,385,catapult_fpga_area
Throughput,0.53802462108271,catapult,CLB,213,FF,269,catapult_fpga_area
Throughput,0.53802462108271,catapult,LUT,1058,FF,269,catapult_fpga_area
Throughput,0.53802462108271,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.53802462108271,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.53802462108271,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5432128541544105,catapult,CLB,268,FF,270,catapult_fpga_area
Throughput,0.5432128541544105,catapult,LUT,1308,FF,270,catapult_fpga_area
Throughput,0.5432128541544105,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5432128541544105,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5432128541544105,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5073548698710862,catapult,CLB,398,FF,277,catapult_fpga_area
Throughput,0.5073548698710862,catapult,LUT,1803,FF,277,catapult_fpga_area
Throughput,0.5073548698710862,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5073548698710862,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5073548698710862,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.47947258016182204,catapult,CLB,314,FF,275,catapult_fpga_area
Throughput,0.47947258016182204,catapult,LUT,1693,FF,275,catapult_fpga_area
Throughput,0.47947258016182204,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.47947258016182204,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.47947258016182204,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.46692229105694394,catapult,CLB,408,FF,282,catapult_fpga_area
Throughput,0.46692229105694394,catapult,LUT,1940,FF,282,catapult_fpga_area
Throughput,0.46692229105694394,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.46692229105694394,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.46692229105694394,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.51736697460349,catapult,CLB,547,FF,291,catapult_fpga_area
Throughput,0.51736697460349,catapult,LUT,2814,FF,291,catapult_fpga_area
Throughput,0.51736697460349,catapult,FF,291,FF,291,catapult_fpga_area
Throughput,0.51736697460349,catapult,DSP,1,FF,291,catapult_fpga_area
Throughput,0.51736697460349,catapult,BRAM,0,FF,291,catapult_fpga_area
Throughput,0.468033104917577,catapult,CLB,149,FF,375,catapult_fpga_area
Throughput,0.468033104917577,catapult,LUT,751,FF,375,catapult_fpga_area
Throughput,0.468033104917577,catapult,FF,375,FF,375,catapult_fpga_area
Throughput,0.468033104917577,catapult,DSP,1,FF,375,catapult_fpga_area
Throughput,0.468033104917577,catapult,BRAM,0,FF,375,catapult_fpga_area
Throughput,0.5001357868661341,catapult,CLB,179,FF,382,catapult_fpga_area
Throughput,0.5001357868661341,catapult,LUT,899,FF,382,catapult_fpga_area
Throughput,0.5001357868661341,catapult,FF,382,FF,382,catapult_fpga_area
Throughput,0.5001357868661341,catapult,DSP,1,FF,382,catapult_fpga_area
Throughput,0.5001357868661341,catapult,BRAM,0,FF,382,catapult_fpga_area
Throughput,0.5159309147867863,catapult,CLB,298,FF,384,catapult_fpga_area
Throughput,0.5159309147867863,catapult,LUT,1201,FF,384,catapult_fpga_area
Throughput,0.5159309147867863,catapult,FF,384,FF,384,catapult_fpga_area
Throughput,0.5159309147867863,catapult,DSP,1,FF,384,catapult_fpga_area
Throughput,0.5159309147867863,catapult,BRAM,0,FF,384,catapult_fpga_area
Throughput,0.5479728293152313,catapult,CLB,205,FF,266,catapult_fpga_area
Throughput,0.5479728293152313,catapult,LUT,1085,FF,266,catapult_fpga_area
Throughput,0.5479728293152313,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5479728293152313,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5479728293152313,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5169379901864491,catapult,CLB,268,FF,267,catapult_fpga_area
Throughput,0.5169379901864491,catapult,LUT,1278,FF,267,catapult_fpga_area
Throughput,0.5169379901864491,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5169379901864491,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5169379901864491,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5403638269646953,catapult,CLB,392,FF,281,catapult_fpga_area
Throughput,0.5403638269646953,catapult,LUT,1766,FF,281,catapult_fpga_area
Throughput,0.5403638269646953,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5403638269646953,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5403638269646953,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.4859875217843906,catapult,CLB,321,FF,276,catapult_fpga_area
Throughput,0.4859875217843906,catapult,LUT,1663,FF,276,catapult_fpga_area
Throughput,0.4859875217843906,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.4859875217843906,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.4859875217843906,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.4937220769307865,catapult,CLB,376,FF,279,catapult_fpga_area
Throughput,0.4937220769307865,catapult,LUT,2031,FF,279,catapult_fpga_area
Throughput,0.4937220769307865,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.4937220769307865,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.4937220769307865,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.48582201327557234,catapult,CLB,641,FF,288,catapult_fpga_area
Throughput,0.48582201327557234,catapult,LUT,3000,FF,288,catapult_fpga_area
Throughput,0.48582201327557234,catapult,FF,288,FF,288,catapult_fpga_area
Throughput,0.48582201327557234,catapult,DSP,1,FF,288,catapult_fpga_area
Throughput,0.48582201327557234,catapult,BRAM,0,FF,288,catapult_fpga_area
Throughput,0.4758489978858029,catapult,CLB,498,FF,285,catapult_fpga_area
Throughput,0.4758489978858029,catapult,LUT,2662,FF,285,catapult_fpga_area
Throughput,0.4758489978858029,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.4758489978858029,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.4758489978858029,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.47222736425352185,catapult,CLB,629,FF,284,catapult_fpga_area
Throughput,0.47222736425352185,catapult,LUT,3202,FF,284,catapult_fpga_area
Throughput,0.47222736425352185,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.47222736425352185,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.47222736425352185,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.5301824941162998,catapult,CLB,195,FF,267,catapult_fpga_area
Throughput,0.5301824941162998,catapult,LUT,1006,FF,267,catapult_fpga_area
Throughput,0.5301824941162998,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5301824941162998,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5301824941162998,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5049745038373012,catapult,CLB,234,FF,268,catapult_fpga_area
Throughput,0.5049745038373012,catapult,LUT,1156,FF,268,catapult_fpga_area
Throughput,0.5049745038373012,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5049745038373012,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5049745038373012,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5234393524845834,catapult,CLB,418,FF,278,catapult_fpga_area
Throughput,0.5234393524845834,catapult,LUT,1865,FF,278,catapult_fpga_area
Throughput,0.5234393524845834,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5234393524845834,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5234393524845834,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5037971188850365,catapult,CLB,309,FF,271,catapult_fpga_area
Throughput,0.5037971188850365,catapult,LUT,1693,FF,271,catapult_fpga_area
Throughput,0.5037971188850365,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5037971188850365,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5037971188850365,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5130349351139066,catapult,CLB,466,FF,282,catapult_fpga_area
Throughput,0.5130349351139066,catapult,LUT,2206,FF,282,catapult_fpga_area
Throughput,0.5130349351139066,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.5130349351139066,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.5130349351139066,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.44517096345680596,catapult,CLB,587,FF,287,catapult_fpga_area
Throughput,0.44517096345680596,catapult,LUT,2879,FF,287,catapult_fpga_area
Throughput,0.44517096345680596,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.44517096345680596,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.44517096345680596,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.49016075802380904,catapult,CLB,505,FF,286,catapult_fpga_area
Throughput,0.49016075802380904,catapult,LUT,2684,FF,286,catapult_fpga_area
Throughput,0.49016075802380904,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.49016075802380904,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.49016075802380904,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.4783846671973548,catapult,CLB,624,FF,292,catapult_fpga_area
Throughput,0.4783846671973548,catapult,LUT,3040,FF,292,catapult_fpga_area
Throughput,0.4783846671973548,catapult,FF,292,FF,292,catapult_fpga_area
Throughput,0.4783846671973548,catapult,DSP,1,FF,292,catapult_fpga_area
Throughput,0.4783846671973548,catapult,BRAM,0,FF,292,catapult_fpga_area
Throughput,0.4973355249252132,catapult,CLB,834,FF,302,catapult_fpga_area
Throughput,0.4973355249252132,catapult,LUT,4431,FF,302,catapult_fpga_area
Throughput,0.4973355249252132,catapult,FF,302,FF,302,catapult_fpga_area
Throughput,0.4973355249252132,catapult,DSP,1,FF,302,catapult_fpga_area
Throughput,0.4973355249252132,catapult,BRAM,0,FF,302,catapult_fpga_area
Throughput,0.49214269579035896,catapult,CLB,260,FF,274,catapult_fpga_area
Throughput,0.49214269579035896,catapult,LUT,1379,FF,274,catapult_fpga_area
Throughput,0.49214269579035896,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.49214269579035896,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.49214269579035896,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.49129523109545087,catapult,CLB,360,FF,276,catapult_fpga_area
Throughput,0.49129523109545087,catapult,LUT,1708,FF,276,catapult_fpga_area
Throughput,0.49129523109545087,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.49129523109545087,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.49129523109545087,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5055113373555186,catapult,CLB,520,FF,286,catapult_fpga_area
Throughput,0.5055113373555186,catapult,LUT,2571,FF,286,catapult_fpga_area
Throughput,0.5055113373555186,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.5055113373555186,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.5055113373555186,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.5069592835651404,catapult,CLB,500,FF,293,catapult_fpga_area
Throughput,0.5069592835651404,catapult,LUT,2748,FF,293,catapult_fpga_area
Throughput,0.5069592835651404,catapult,FF,293,FF,293,catapult_fpga_area
Throughput,0.5069592835651404,catapult,DSP,1,FF,293,catapult_fpga_area
Throughput,0.5069592835651404,catapult,BRAM,0,FF,293,catapult_fpga_area
Throughput,0.4850175649111133,catapult,CLB,654,FF,298,catapult_fpga_area
Throughput,0.4850175649111133,catapult,LUT,3488,FF,298,catapult_fpga_area
Throughput,0.4850175649111133,catapult,FF,298,FF,298,catapult_fpga_area
Throughput,0.4850175649111133,catapult,DSP,1,FF,298,catapult_fpga_area
Throughput,0.4850175649111133,catapult,BRAM,0,FF,298,catapult_fpga_area
Throughput,0.5244107982476288,catapult,CLB,796,FF,307,catapult_fpga_area
Throughput,0.5244107982476288,catapult,LUT,4429,FF,307,catapult_fpga_area
Throughput,0.5244107982476288,catapult,FF,307,FF,307,catapult_fpga_area
Throughput,0.5244107982476288,catapult,DSP,1,FF,307,catapult_fpga_area
Throughput,0.5244107982476288,catapult,BRAM,0,FF,307,catapult_fpga_area
Throughput,0.5186033389757376,catapult,CLB,126,FF,351,catapult_fpga_area
Throughput,0.5186033389757376,catapult,LUT,648,FF,351,catapult_fpga_area
Throughput,0.5186033389757376,catapult,FF,351,FF,351,catapult_fpga_area
Throughput,0.5186033389757376,catapult,DSP,3,FF,351,catapult_fpga_area
Throughput,0.5186033389757376,catapult,BRAM,0,FF,351,catapult_fpga_area
Throughput,0.5015593480129723,catapult,CLB,180,FF,354,catapult_fpga_area
Throughput,0.5015593480129723,catapult,LUT,935,FF,354,catapult_fpga_area
Throughput,0.5015593480129723,catapult,FF,354,FF,354,catapult_fpga_area
Throughput,0.5015593480129723,catapult,DSP,3,FF,354,catapult_fpga_area
Throughput,0.5015593480129723,catapult,BRAM,0,FF,354,catapult_fpga_area
Throughput,0.48164684689891674,catapult,CLB,271,FF,360,catapult_fpga_area
Throughput,0.48164684689891674,catapult,LUT,1224,FF,360,catapult_fpga_area
Throughput,0.48164684689891674,catapult,FF,360,FF,360,catapult_fpga_area
Throughput,0.48164684689891674,catapult,DSP,3,FF,360,catapult_fpga_area
Throughput,0.48164684689891674,catapult,BRAM,0,FF,360,catapult_fpga_area
Throughput,0.5322251695669391,catapult,CLB,162,FF,263,catapult_fpga_area
Throughput,0.5322251695669391,catapult,LUT,836,FF,263,catapult_fpga_area
Throughput,0.5322251695669391,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5322251695669391,catapult,DSP,3,FF,263,catapult_fpga_area
Throughput,0.5322251695669391,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5023303103095259,catapult,CLB,229,FF,266,catapult_fpga_area
Throughput,0.5023303103095259,catapult,LUT,1089,FF,266,catapult_fpga_area
Throughput,0.5023303103095259,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5023303103095259,catapult,DSP,3,FF,266,catapult_fpga_area
Throughput,0.5023303103095259,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5111881187612686,catapult,CLB,318,FF,272,catapult_fpga_area
Throughput,0.5111881187612686,catapult,LUT,1582,FF,272,catapult_fpga_area
Throughput,0.5111881187612686,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5111881187612686,catapult,DSP,3,FF,272,catapult_fpga_area
Throughput,0.5111881187612686,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5228569531347628,catapult,CLB,232,FF,264,catapult_fpga_area
Throughput,0.5228569531347628,catapult,LUT,1170,FF,264,catapult_fpga_area
Throughput,0.5228569531347628,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5228569531347628,catapult,DSP,3,FF,264,catapult_fpga_area
Throughput,0.5228569531347628,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5102579711224604,catapult,CLB,314,FF,267,catapult_fpga_area
Throughput,0.5102579711224604,catapult,LUT,1507,FF,267,catapult_fpga_area
Throughput,0.5102579711224604,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5102579711224604,catapult,DSP,3,FF,267,catapult_fpga_area
Throughput,0.5102579711224604,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.47690924655492684,catapult,CLB,468,FF,281,catapult_fpga_area
Throughput,0.47690924655492684,catapult,LUT,2314,FF,281,catapult_fpga_area
Throughput,0.47690924655492684,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.47690924655492684,catapult,DSP,3,FF,281,catapult_fpga_area
Throughput,0.47690924655492684,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.49298166650480435,catapult,CLB,310,FF,265,catapult_fpga_area
Throughput,0.49298166650480435,catapult,LUT,1657,FF,265,catapult_fpga_area
Throughput,0.49298166650480435,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.49298166650480435,catapult,DSP,3,FF,265,catapult_fpga_area
Throughput,0.49298166650480435,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.47909470264987275,catapult,CLB,412,FF,268,catapult_fpga_area
Throughput,0.47909470264987275,catapult,LUT,2133,FF,268,catapult_fpga_area
Throughput,0.47909470264987275,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.47909470264987275,catapult,DSP,3,FF,268,catapult_fpga_area
Throughput,0.47909470264987275,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5056176650677351,catapult,CLB,677,FF,284,catapult_fpga_area
Throughput,0.5056176650677351,catapult,LUT,3432,FF,284,catapult_fpga_area
Throughput,0.5056176650677351,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.5056176650677351,catapult,DSP,3,FF,284,catapult_fpga_area
Throughput,0.5056176650677351,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.5169895697354306,catapult,CLB,160,FF,263,catapult_fpga_area
Throughput,0.5169895697354306,catapult,LUT,817,FF,263,catapult_fpga_area
Throughput,0.5169895697354306,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5169895697354306,catapult,DSP,3,FF,263,catapult_fpga_area
Throughput,0.5169895697354306,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5004554144271287,catapult,CLB,215,FF,266,catapult_fpga_area
Throughput,0.5004554144271287,catapult,LUT,1041,FF,266,catapult_fpga_area
Throughput,0.5004554144271287,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5004554144271287,catapult,DSP,3,FF,266,catapult_fpga_area
Throughput,0.5004554144271287,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5149553327744352,catapult,CLB,309,FF,272,catapult_fpga_area
Throughput,0.5149553327744352,catapult,LUT,1624,FF,272,catapult_fpga_area
Throughput,0.5149553327744352,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5149553327744352,catapult,DSP,3,FF,272,catapult_fpga_area
Throughput,0.5149553327744352,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5267091580501437,catapult,CLB,202,FF,264,catapult_fpga_area
Throughput,0.5267091580501437,catapult,LUT,1098,FF,264,catapult_fpga_area
Throughput,0.5267091580501437,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5267091580501437,catapult,DSP,3,FF,264,catapult_fpga_area
Throughput,0.5267091580501437,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.4900216883599269,catapult,CLB,272,FF,267,catapult_fpga_area
Throughput,0.4900216883599269,catapult,LUT,1372,FF,267,catapult_fpga_area
Throughput,0.4900216883599269,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.4900216883599269,catapult,DSP,3,FF,267,catapult_fpga_area
Throughput,0.4900216883599269,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5168150959622271,catapult,CLB,473,FF,273,catapult_fpga_area
Throughput,0.5168150959622271,catapult,LUT,2258,FF,273,catapult_fpga_area
Throughput,0.5168150959622271,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5168150959622271,catapult,DSP,3,FF,273,catapult_fpga_area
Throughput,0.5168150959622271,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.505186241959961,catapult,CLB,328,FF,265,catapult_fpga_area
Throughput,0.505186241959961,catapult,LUT,1762,FF,265,catapult_fpga_area
Throughput,0.505186241959961,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.505186241959961,catapult,DSP,3,FF,265,catapult_fpga_area
Throughput,0.505186241959961,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.47387525707732703,catapult,CLB,435,FF,268,catapult_fpga_area
Throughput,0.47387525707732703,catapult,LUT,2240,FF,268,catapult_fpga_area
Throughput,0.47387525707732703,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.47387525707732703,catapult,DSP,3,FF,268,catapult_fpga_area
Throughput,0.47387525707732703,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5101379719158844,catapult,CLB,668,FF,278,catapult_fpga_area
Throughput,0.5101379719158844,catapult,LUT,3314,FF,278,catapult_fpga_area
Throughput,0.5101379719158844,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5101379719158844,catapult,DSP,3,FF,278,catapult_fpga_area
Throughput,0.5101379719158844,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5288271618322169,catapult,CLB,236,FF,264,catapult_fpga_area
Throughput,0.5288271618322169,catapult,LUT,1230,FF,264,catapult_fpga_area
Throughput,0.5288271618322169,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5288271618322169,catapult,DSP,3,FF,264,catapult_fpga_area
Throughput,0.5288271618322169,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5249704835345633,catapult,CLB,345,FF,267,catapult_fpga_area
Throughput,0.5249704835345633,catapult,LUT,1673,FF,267,catapult_fpga_area
Throughput,0.5249704835345633,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5249704835345633,catapult,DSP,3,FF,267,catapult_fpga_area
Throughput,0.5249704835345633,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5147098940624096,catapult,CLB,489,FF,273,catapult_fpga_area
Throughput,0.5147098940624096,catapult,LUT,2440,FF,273,catapult_fpga_area
Throughput,0.5147098940624096,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5147098940624096,catapult,DSP,3,FF,273,catapult_fpga_area
Throughput,0.5147098940624096,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.47524948221568913,catapult,CLB,343,FF,265,catapult_fpga_area
Throughput,0.47524948221568913,catapult,LUT,1867,FF,265,catapult_fpga_area
Throughput,0.47524948221568913,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.47524948221568913,catapult,DSP,3,FF,265,catapult_fpga_area
Throughput,0.47524948221568913,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5070482238354244,catapult,CLB,446,FF,268,catapult_fpga_area
Throughput,0.5070482238354244,catapult,LUT,2230,FF,268,catapult_fpga_area
Throughput,0.5070482238354244,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5070482238354244,catapult,DSP,3,FF,268,catapult_fpga_area
Throughput,0.5070482238354244,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.4908570511369967,catapult,CLB,732,FF,280,catapult_fpga_area
Throughput,0.4908570511369967,catapult,LUT,3532,FF,280,catapult_fpga_area
Throughput,0.4908570511369967,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.4908570511369967,catapult,DSP,3,FF,280,catapult_fpga_area
Throughput,0.4908570511369967,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.48956372528621117,catapult,CLB,352,FF,266,catapult_fpga_area
Throughput,0.48956372528621117,catapult,LUT,1952,FF,266,catapult_fpga_area
Throughput,0.48956372528621117,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.48956372528621117,catapult,DSP,3,FF,266,catapult_fpga_area
Throughput,0.48956372528621117,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.49631486214854703,catapult,CLB,513,FF,271,catapult_fpga_area
Throughput,0.49631486214854703,catapult,LUT,2810,FF,271,catapult_fpga_area
Throughput,0.49631486214854703,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.49631486214854703,catapult,DSP,3,FF,271,catapult_fpga_area
Throughput,0.49631486214854703,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.48939744896685755,catapult,CLB,718,FF,282,catapult_fpga_area
Throughput,0.48939744896685755,catapult,LUT,3665,FF,282,catapult_fpga_area
Throughput,0.48939744896685755,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.48939744896685755,catapult,DSP,3,FF,282,catapult_fpga_area
Throughput,0.48939744896685755,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.5858471056223746,catapult,CLB,88,FF,300,catapult_fpga_area
Throughput,0.5858471056223746,catapult,LUT,400,FF,300,catapult_fpga_area
Throughput,0.5858471056223746,catapult,FF,300,FF,300,catapult_fpga_area
Throughput,0.5858471056223746,catapult,DSP,1,FF,300,catapult_fpga_area
Throughput,0.5858471056223746,catapult,BRAM,0,FF,300,catapult_fpga_area
Throughput,0.6387135797532905,catapult,CLB,115,FF,302,catapult_fpga_area
Throughput,0.6387135797532905,catapult,LUT,485,FF,302,catapult_fpga_area
Throughput,0.6387135797532905,catapult,FF,302,FF,302,catapult_fpga_area
Throughput,0.6387135797532905,catapult,DSP,1,FF,302,catapult_fpga_area
Throughput,0.6387135797532905,catapult,BRAM,0,FF,302,catapult_fpga_area
Throughput,0.602897040860744,catapult,CLB,171,FF,313,catapult_fpga_area
Throughput,0.602897040860744,catapult,LUT,606,FF,313,catapult_fpga_area
Throughput,0.602897040860744,catapult,FF,313,FF,313,catapult_fpga_area
Throughput,0.602897040860744,catapult,DSP,1,FF,313,catapult_fpga_area
Throughput,0.602897040860744,catapult,BRAM,0,FF,313,catapult_fpga_area
Throughput,0.5778770185244257,catapult,CLB,100,FF,257,catapult_fpga_area
Throughput,0.5778770185244257,catapult,LUT,453,FF,257,catapult_fpga_area
Throughput,0.5778770185244257,catapult,FF,257,FF,257,catapult_fpga_area
Throughput,0.5778770185244257,catapult,DSP,1,FF,257,catapult_fpga_area
Throughput,0.5778770185244257,catapult,BRAM,0,FF,257,catapult_fpga_area
Throughput,0.5465702443879534,catapult,CLB,146,FF,260,catapult_fpga_area
Throughput,0.5465702443879534,catapult,LUT,626,FF,260,catapult_fpga_area
Throughput,0.5465702443879534,catapult,FF,260,FF,260,catapult_fpga_area
Throughput,0.5465702443879534,catapult,DSP,1,FF,260,catapult_fpga_area
Throughput,0.5465702443879534,catapult,BRAM,0,FF,260,catapult_fpga_area
Throughput,0.577327205967254,catapult,CLB,208,FF,268,catapult_fpga_area
Throughput,0.577327205967254,catapult,LUT,858,FF,268,catapult_fpga_area
Throughput,0.577327205967254,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.577327205967254,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.577327205967254,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.539800867459994,catapult,CLB,149,FF,265,catapult_fpga_area
Throughput,0.539800867459994,catapult,LUT,642,FF,265,catapult_fpga_area
Throughput,0.539800867459994,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.539800867459994,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.539800867459994,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5199134656027851,catapult,CLB,193,FF,267,catapult_fpga_area
Throughput,0.5199134656027851,catapult,LUT,891,FF,267,catapult_fpga_area
Throughput,0.5199134656027851,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5199134656027851,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5199134656027851,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5326926816015939,catapult,CLB,254,FF,274,catapult_fpga_area
Throughput,0.5326926816015939,catapult,LUT,1146,FF,274,catapult_fpga_area
Throughput,0.5326926816015939,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5326926816015939,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5326926816015939,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5344538336106258,catapult,CLB,189,FF,266,catapult_fpga_area
Throughput,0.5344538336106258,catapult,LUT,954,FF,266,catapult_fpga_area
Throughput,0.5344538336106258,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5344538336106258,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5344538336106258,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5168316565591622,catapult,CLB,276,FF,268,catapult_fpga_area
Throughput,0.5168316565591622,catapult,LUT,1292,FF,268,catapult_fpga_area
Throughput,0.5168316565591622,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5168316565591622,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5168316565591622,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5186617075691934,catapult,CLB,464,FF,282,catapult_fpga_area
Throughput,0.5186617075691934,catapult,LUT,1906,FF,282,catapult_fpga_area
Throughput,0.5186617075691934,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.5186617075691934,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.5186617075691934,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.4599595971489865,catapult,CLB,104,FF,346,catapult_fpga_area
Throughput,0.4599595971489865,catapult,LUT,528,FF,346,catapult_fpga_area
Throughput,0.4599595971489865,catapult,FF,346,FF,346,catapult_fpga_area
Throughput,0.4599595971489865,catapult,DSP,1,FF,346,catapult_fpga_area
Throughput,0.4599595971489865,catapult,BRAM,0,FF,346,catapult_fpga_area
Throughput,0.4654546537785376,catapult,CLB,170,FF,348,catapult_fpga_area
Throughput,0.4654546537785376,catapult,LUT,748,FF,348,catapult_fpga_area
Throughput,0.4654546537785376,catapult,FF,348,FF,348,catapult_fpga_area
Throughput,0.4654546537785376,catapult,DSP,1,FF,348,catapult_fpga_area
Throughput,0.4654546537785376,catapult,BRAM,0,FF,348,catapult_fpga_area
Throughput,0.5027593949391234,catapult,CLB,235,FF,359,catapult_fpga_area
Throughput,0.5027593949391234,catapult,LUT,984,FF,359,catapult_fpga_area
Throughput,0.5027593949391234,catapult,FF,359,FF,359,catapult_fpga_area
Throughput,0.5027593949391234,catapult,DSP,1,FF,359,catapult_fpga_area
Throughput,0.5027593949391234,catapult,BRAM,0,FF,359,catapult_fpga_area
Throughput,0.5381905388256036,catapult,CLB,148,FF,265,catapult_fpga_area
Throughput,0.5381905388256036,catapult,LUT,720,FF,265,catapult_fpga_area
Throughput,0.5381905388256036,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5381905388256036,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5381905388256036,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.48431004948195777,catapult,CLB,205,FF,267,catapult_fpga_area
Throughput,0.48431004948195777,catapult,LUT,901,FF,267,catapult_fpga_area
Throughput,0.48431004948195777,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.48431004948195777,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.48431004948195777,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5194324888399929,catapult,CLB,260,FF,274,catapult_fpga_area
Throughput,0.5194324888399929,catapult,LUT,1181,FF,274,catapult_fpga_area
Throughput,0.5194324888399929,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5194324888399929,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5194324888399929,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5363250258374581,catapult,CLB,205,FF,266,catapult_fpga_area
Throughput,0.5363250258374581,catapult,LUT,1032,FF,266,catapult_fpga_area
Throughput,0.5363250258374581,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5363250258374581,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5363250258374581,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5109700152575646,catapult,CLB,294,FF,269,catapult_fpga_area
Throughput,0.5109700152575646,catapult,LUT,1481,FF,269,catapult_fpga_area
Throughput,0.5109700152575646,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5109700152575646,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5109700152575646,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.49966996798614516,catapult,CLB,450,FF,283,catapult_fpga_area
Throughput,0.49966996798614516,catapult,LUT,1998,FF,283,catapult_fpga_area
Throughput,0.49966996798614516,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.49966996798614516,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.49966996798614516,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.44988788793832574,catapult,CLB,295,FF,271,catapult_fpga_area
Throughput,0.44988788793832574,catapult,LUT,1587,FF,271,catapult_fpga_area
Throughput,0.44988788793832574,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.44988788793832574,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.44988788793832574,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.4766964554281664,catapult,CLB,477,FF,276,catapult_fpga_area
Throughput,0.4766964554281664,catapult,LUT,2415,FF,276,catapult_fpga_area
Throughput,0.4766964554281664,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.4766964554281664,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.4766964554281664,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.48803342052863774,catapult,CLB,642,FF,289,catapult_fpga_area
Throughput,0.48803342052863774,catapult,LUT,2985,FF,289,catapult_fpga_area
Throughput,0.48803342052863774,catapult,FF,289,FF,289,catapult_fpga_area
Throughput,0.48803342052863774,catapult,DSP,1,FF,289,catapult_fpga_area
Throughput,0.48803342052863774,catapult,BRAM,0,FF,289,catapult_fpga_area
Throughput,0.5255951708315704,catapult,CLB,145,FF,265,catapult_fpga_area
Throughput,0.5255951708315704,catapult,LUT,725,FF,265,catapult_fpga_area
Throughput,0.5255951708315704,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5255951708315704,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5255951708315704,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5406504240861927,catapult,CLB,201,FF,267,catapult_fpga_area
Throughput,0.5406504240861927,catapult,LUT,939,FF,267,catapult_fpga_area
Throughput,0.5406504240861927,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5406504240861927,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5406504240861927,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5381838769797767,catapult,CLB,279,FF,276,catapult_fpga_area
Throughput,0.5381838769797767,catapult,LUT,1230,FF,276,catapult_fpga_area
Throughput,0.5381838769797767,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5381838769797767,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5381838769797767,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5169040548538583,catapult,CLB,222,FF,266,catapult_fpga_area
Throughput,0.5169040548538583,catapult,LUT,1117,FF,266,catapult_fpga_area
Throughput,0.5169040548538583,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5169040548538583,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5169040548538583,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5134050046719856,catapult,CLB,292,FF,269,catapult_fpga_area
Throughput,0.5134050046719856,catapult,LUT,1472,FF,269,catapult_fpga_area
Throughput,0.5134050046719856,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5134050046719856,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5134050046719856,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5175337858993779,catapult,CLB,442,FF,285,catapult_fpga_area
Throughput,0.5175337858993779,catapult,LUT,2135,FF,285,catapult_fpga_area
Throughput,0.5175337858993779,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.5175337858993779,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.5175337858993779,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.495820727091347,catapult,CLB,307,FF,270,catapult_fpga_area
Throughput,0.495820727091347,catapult,LUT,1600,FF,270,catapult_fpga_area
Throughput,0.495820727091347,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.495820727091347,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.495820727091347,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.4981466454057678,catapult,CLB,514,FF,279,catapult_fpga_area
Throughput,0.4981466454057678,catapult,LUT,2625,FF,279,catapult_fpga_area
Throughput,0.4981466454057678,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.4981466454057678,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.4981466454057678,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.4879043629383943,catapult,CLB,536,FF,282,catapult_fpga_area
Throughput,0.4879043629383943,catapult,LUT,2650,FF,282,catapult_fpga_area
Throughput,0.4879043629383943,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.4879043629383943,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.4879043629383943,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.49312704185415773,catapult,CLB,225,FF,266,catapult_fpga_area
Throughput,0.49312704185415773,catapult,LUT,1101,FF,266,catapult_fpga_area
Throughput,0.49312704185415773,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.49312704185415773,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.49312704185415773,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.548470835886008,catapult,CLB,259,FF,270,catapult_fpga_area
Throughput,0.548470835886008,catapult,LUT,1362,FF,270,catapult_fpga_area
Throughput,0.548470835886008,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.548470835886008,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.548470835886008,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.48496158376814186,catapult,CLB,428,FF,279,catapult_fpga_area
Throughput,0.48496158376814186,catapult,LUT,1853,FF,279,catapult_fpga_area
Throughput,0.48496158376814186,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.48496158376814186,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.48496158376814186,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.4996941871574596,catapult,CLB,338,FF,272,catapult_fpga_area
Throughput,0.4996941871574596,catapult,LUT,1720,FF,272,catapult_fpga_area
Throughput,0.4996941871574596,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.4996941871574596,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.4996941871574596,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.4797695570863403,catapult,CLB,469,FF,275,catapult_fpga_area
Throughput,0.4797695570863403,catapult,LUT,2400,FF,275,catapult_fpga_area
Throughput,0.4797695570863403,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.4797695570863403,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.4797695570863403,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.50558264355008,catapult,CLB,598,FF,285,catapult_fpga_area
Throughput,0.50558264355008,catapult,LUT,3147,FF,285,catapult_fpga_area
Throughput,0.50558264355008,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.50558264355008,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.50558264355008,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.6273238427600242,catapult,CLB,109,FF,388,catapult_fpga_area
Throughput,0.6273238427600242,catapult,LUT,463,FF,388,catapult_fpga_area
Throughput,0.6273238427600242,catapult,FF,388,FF,388,catapult_fpga_area
Throughput,0.6273238427600242,catapult,DSP,1,FF,388,catapult_fpga_area
Throughput,0.6273238427600242,catapult,BRAM,0,FF,388,catapult_fpga_area
Throughput,0.6185906278571154,catapult,CLB,146,FF,393,catapult_fpga_area
Throughput,0.6185906278571154,catapult,LUT,621,FF,393,catapult_fpga_area
Throughput,0.6185906278571154,catapult,FF,393,FF,393,catapult_fpga_area
Throughput,0.6185906278571154,catapult,DSP,1,FF,393,catapult_fpga_area
Throughput,0.6185906278571154,catapult,BRAM,0,FF,393,catapult_fpga_area
Throughput,0.610534156333376,catapult,CLB,235,FF,325,catapult_fpga_area
Throughput,0.610534156333376,catapult,LUT,763,FF,325,catapult_fpga_area
Throughput,0.610534156333376,catapult,FF,325,FF,325,catapult_fpga_area
Throughput,0.610534156333376,catapult,DSP,1,FF,325,catapult_fpga_area
Throughput,0.610534156333376,catapult,BRAM,0,FF,325,catapult_fpga_area
Throughput,0.4793167627137573,catapult,CLB,146,FF,522,catapult_fpga_area
Throughput,0.4793167627137573,catapult,LUT,724,FF,522,catapult_fpga_area
Throughput,0.4793167627137573,catapult,FF,522,FF,522,catapult_fpga_area
Throughput,0.4793167627137573,catapult,DSP,1,FF,522,catapult_fpga_area
Throughput,0.4793167627137573,catapult,BRAM,0,FF,522,catapult_fpga_area
Throughput,0.5075420752380372,catapult,CLB,223,FF,524,catapult_fpga_area
Throughput,0.5075420752380372,catapult,LUT,1063,FF,524,catapult_fpga_area
Throughput,0.5075420752380372,catapult,FF,524,FF,524,catapult_fpga_area
Throughput,0.5075420752380372,catapult,DSP,1,FF,524,catapult_fpga_area
Throughput,0.5075420752380372,catapult,BRAM,0,FF,524,catapult_fpga_area
Throughput,0.47515283290870514,catapult,CLB,271,FF,384,catapult_fpga_area
Throughput,0.47515283290870514,catapult,LUT,1255,FF,384,catapult_fpga_area
Throughput,0.47515283290870514,catapult,FF,384,FF,384,catapult_fpga_area
Throughput,0.47515283290870514,catapult,DSP,1,FF,384,catapult_fpga_area
Throughput,0.47515283290870514,catapult,BRAM,0,FF,384,catapult_fpga_area
Throughput,0.5402248740060538,catapult,CLB,236,FF,572,catapult_fpga_area
Throughput,0.5402248740060538,catapult,LUT,1137,FF,572,catapult_fpga_area
Throughput,0.5402248740060538,catapult,FF,572,FF,572,catapult_fpga_area
Throughput,0.5402248740060538,catapult,DSP,1,FF,572,catapult_fpga_area
Throughput,0.5402248740060538,catapult,BRAM,0,FF,572,catapult_fpga_area
Throughput,0.5352774610719466,catapult,CLB,318,FF,575,catapult_fpga_area
Throughput,0.5352774610719466,catapult,LUT,1524,FF,575,catapult_fpga_area
Throughput,0.5352774610719466,catapult,FF,575,FF,575,catapult_fpga_area
Throughput,0.5352774610719466,catapult,DSP,1,FF,575,catapult_fpga_area
Throughput,0.5352774610719466,catapult,BRAM,0,FF,575,catapult_fpga_area
Throughput,0.5064504055908073,catapult,CLB,375,FF,885,catapult_fpga_area
Throughput,0.5064504055908073,catapult,LUT,1779,FF,885,catapult_fpga_area
Throughput,0.5064504055908073,catapult,FF,885,FF,885,catapult_fpga_area
Throughput,0.5064504055908073,catapult,DSP,1,FF,885,catapult_fpga_area
Throughput,0.5064504055908073,catapult,BRAM,0,FF,885,catapult_fpga_area
Throughput,0.5125954965410056,catapult,CLB,524,FF,885,catapult_fpga_area
Throughput,0.5125954965410056,catapult,LUT,2679,FF,885,catapult_fpga_area
Throughput,0.5125954965410056,catapult,FF,885,FF,885,catapult_fpga_area
Throughput,0.5125954965410056,catapult,DSP,1,FF,885,catapult_fpga_area
Throughput,0.5125954965410056,catapult,BRAM,0,FF,885,catapult_fpga_area
Throughput,0.5230259562091288,catapult,CLB,546,FF,289,catapult_fpga_area
Throughput,0.5230259562091288,catapult,LUT,2659,FF,289,catapult_fpga_area
Throughput,0.5230259562091288,catapult,FF,289,FF,289,catapult_fpga_area
Throughput,0.5230259562091288,catapult,DSP,1,FF,289,catapult_fpga_area
Throughput,0.5230259562091288,catapult,BRAM,0,FF,289,catapult_fpga_area
Throughput,0.4363993735050594,catapult,CLB,138,FF,523,catapult_fpga_area
Throughput,0.4363993735050594,catapult,LUT,695,FF,523,catapult_fpga_area
Throughput,0.4363993735050594,catapult,FF,523,FF,523,catapult_fpga_area
Throughput,0.4363993735050594,catapult,DSP,1,FF,523,catapult_fpga_area
Throughput,0.4363993735050594,catapult,BRAM,0,FF,523,catapult_fpga_area
Throughput,0.4400457471558743,catapult,CLB,178,FF,526,catapult_fpga_area
Throughput,0.4400457471558743,catapult,LUT,971,FF,526,catapult_fpga_area
Throughput,0.4400457471558743,catapult,FF,526,FF,526,catapult_fpga_area
Throughput,0.4400457471558743,catapult,DSP,1,FF,526,catapult_fpga_area
Throughput,0.4400457471558743,catapult,BRAM,0,FF,526,catapult_fpga_area
Throughput,0.47604108996272126,catapult,CLB,297,FF,382,catapult_fpga_area
Throughput,0.47604108996272126,catapult,LUT,1167,FF,382,catapult_fpga_area
Throughput,0.47604108996272126,catapult,FF,382,FF,382,catapult_fpga_area
Throughput,0.47604108996272126,catapult,DSP,1,FF,382,catapult_fpga_area
Throughput,0.47604108996272126,catapult,BRAM,0,FF,382,catapult_fpga_area
Throughput,0.5635930182096904,catapult,CLB,239,FF,569,catapult_fpga_area
Throughput,0.5635930182096904,catapult,LUT,1138,FF,569,catapult_fpga_area
Throughput,0.5635930182096904,catapult,FF,569,FF,569,catapult_fpga_area
Throughput,0.5635930182096904,catapult,DSP,1,FF,569,catapult_fpga_area
Throughput,0.5635930182096904,catapult,BRAM,0,FF,569,catapult_fpga_area
Throughput,0.5355090709881535,catapult,CLB,312,FF,572,catapult_fpga_area
Throughput,0.5355090709881535,catapult,LUT,1510,FF,572,catapult_fpga_area
Throughput,0.5355090709881535,catapult,FF,572,FF,572,catapult_fpga_area
Throughput,0.5355090709881535,catapult,DSP,1,FF,572,catapult_fpga_area
Throughput,0.5355090709881535,catapult,BRAM,0,FF,572,catapult_fpga_area
Throughput,0.5596747618024214,catapult,CLB,401,FF,281,catapult_fpga_area
Throughput,0.5596747618024214,catapult,LUT,1838,FF,281,catapult_fpga_area
Throughput,0.5596747618024214,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5596747618024214,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5596747618024214,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.4722411905767104,catapult,CLB,415,FF,886,catapult_fpga_area
Throughput,0.4722411905767104,catapult,LUT,1861,FF,886,catapult_fpga_area
Throughput,0.4722411905767104,catapult,FF,886,FF,886,catapult_fpga_area
Throughput,0.4722411905767104,catapult,DSP,1,FF,886,catapult_fpga_area
Throughput,0.4722411905767104,catapult,BRAM,0,FF,886,catapult_fpga_area
Throughput,0.4817860773459368,catapult,CLB,506,FF,887,catapult_fpga_area
Throughput,0.4817860773459368,catapult,LUT,2707,FF,887,catapult_fpga_area
Throughput,0.4817860773459368,catapult,FF,887,FF,887,catapult_fpga_area
Throughput,0.4817860773459368,catapult,DSP,1,FF,887,catapult_fpga_area
Throughput,0.4817860773459368,catapult,BRAM,0,FF,887,catapult_fpga_area
Throughput,0.5001990792335349,catapult,CLB,557,FF,290,catapult_fpga_area
Throughput,0.5001990792335349,catapult,LUT,2741,FF,290,catapult_fpga_area
Throughput,0.5001990792335349,catapult,FF,290,FF,290,catapult_fpga_area
Throughput,0.5001990792335349,catapult,DSP,1,FF,290,catapult_fpga_area
Throughput,0.5001990792335349,catapult,BRAM,0,FF,290,catapult_fpga_area
Throughput,0.45998794831575407,catapult,CLB,617,FF,1504,catapult_fpga_area
Throughput,0.45998794831575407,catapult,LUT,3023,FF,1504,catapult_fpga_area
Throughput,0.45998794831575407,catapult,FF,1504,FF,1504,catapult_fpga_area
Throughput,0.45998794831575407,catapult,DSP,1,FF,1504,catapult_fpga_area
Throughput,0.45998794831575407,catapult,BRAM,0,FF,1504,catapult_fpga_area
Throughput,0.4848689375018486,catapult,CLB,779,FF,1502,catapult_fpga_area
Throughput,0.4848689375018486,catapult,LUT,4633,FF,1502,catapult_fpga_area
Throughput,0.4848689375018486,catapult,FF,1502,FF,1502,catapult_fpga_area
Throughput,0.4848689375018486,catapult,DSP,1,FF,1502,catapult_fpga_area
Throughput,0.4848689375018486,catapult,BRAM,0,FF,1502,catapult_fpga_area
Throughput,0.496491542514819,catapult,CLB,809,FF,300,catapult_fpga_area
Throughput,0.496491542514819,catapult,LUT,4281,FF,300,catapult_fpga_area
Throughput,0.496491542514819,catapult,FF,300,FF,300,catapult_fpga_area
Throughput,0.496491542514819,catapult,DSP,1,FF,300,catapult_fpga_area
Throughput,0.496491542514819,catapult,BRAM,0,FF,300,catapult_fpga_area
Throughput,0.5531386469675557,catapult,CLB,219,FF,568,catapult_fpga_area
Throughput,0.5531386469675557,catapult,LUT,1035,FF,568,catapult_fpga_area
Throughput,0.5531386469675557,catapult,FF,568,FF,568,catapult_fpga_area
Throughput,0.5531386469675557,catapult,DSP,1,FF,568,catapult_fpga_area
Throughput,0.5531386469675557,catapult,BRAM,0,FF,568,catapult_fpga_area
Throughput,0.5109360757656888,catapult,CLB,272,FF,572,catapult_fpga_area
Throughput,0.5109360757656888,catapult,LUT,1367,FF,572,catapult_fpga_area
Throughput,0.5109360757656888,catapult,FF,572,FF,572,catapult_fpga_area
Throughput,0.5109360757656888,catapult,DSP,1,FF,572,catapult_fpga_area
Throughput,0.5109360757656888,catapult,BRAM,0,FF,572,catapult_fpga_area
Throughput,0.5477408156189388,catapult,CLB,314,FF,275,catapult_fpga_area
Throughput,0.5477408156189388,catapult,LUT,1473,FF,275,catapult_fpga_area
Throughput,0.5477408156189388,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5477408156189388,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5477408156189388,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.4909553746112247,catapult,CLB,376,FF,882,catapult_fpga_area
Throughput,0.4909553746112247,catapult,LUT,1801,FF,882,catapult_fpga_area
Throughput,0.4909553746112247,catapult,FF,882,FF,882,catapult_fpga_area
Throughput,0.4909553746112247,catapult,DSP,1,FF,882,catapult_fpga_area
Throughput,0.4909553746112247,catapult,BRAM,0,FF,882,catapult_fpga_area
Throughput,0.5118658174471511,catapult,CLB,516,FF,887,catapult_fpga_area
Throughput,0.5118658174471511,catapult,LUT,2591,FF,887,catapult_fpga_area
Throughput,0.5118658174471511,catapult,FF,887,FF,887,catapult_fpga_area
Throughput,0.5118658174471511,catapult,DSP,1,FF,887,catapult_fpga_area
Throughput,0.5118658174471511,catapult,BRAM,0,FF,887,catapult_fpga_area
Throughput,0.5164510311461288,catapult,CLB,559,FF,287,catapult_fpga_area
Throughput,0.5164510311461288,catapult,LUT,2771,FF,287,catapult_fpga_area
Throughput,0.5164510311461288,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.5164510311461288,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.5164510311461288,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.4862890794061438,catapult,CLB,687,FF,1507,catapult_fpga_area
Throughput,0.4862890794061438,catapult,LUT,3141,FF,1507,catapult_fpga_area
Throughput,0.4862890794061438,catapult,FF,1507,FF,1507,catapult_fpga_area
Throughput,0.4862890794061438,catapult,DSP,1,FF,1507,catapult_fpga_area
Throughput,0.4862890794061438,catapult,BRAM,0,FF,1507,catapult_fpga_area
Throughput,0.44542219565526275,catapult,CLB,960,FF,1509,catapult_fpga_area
Throughput,0.44542219565526275,catapult,LUT,4891,FF,1509,catapult_fpga_area
Throughput,0.44542219565526275,catapult,FF,1509,FF,1509,catapult_fpga_area
Throughput,0.44542219565526275,catapult,DSP,1,FF,1509,catapult_fpga_area
Throughput,0.44542219565526275,catapult,BRAM,0,FF,1509,catapult_fpga_area
Throughput,0.46533964209797446,catapult,CLB,873,FF,305,catapult_fpga_area
Throughput,0.46533964209797446,catapult,LUT,4463,FF,305,catapult_fpga_area
Throughput,0.46533964209797446,catapult,FF,305,FF,305,catapult_fpga_area
Throughput,0.46533964209797446,catapult,DSP,1,FF,305,catapult_fpga_area
Throughput,0.46533964209797446,catapult,BRAM,0,FF,305,catapult_fpga_area
Throughput,0.501269716191112,catapult,CLB,330,FF,877,catapult_fpga_area
Throughput,0.501269716191112,catapult,LUT,1607,FF,877,catapult_fpga_area
Throughput,0.501269716191112,catapult,FF,877,FF,877,catapult_fpga_area
Throughput,0.501269716191112,catapult,DSP,1,FF,877,catapult_fpga_area
Throughput,0.501269716191112,catapult,BRAM,0,FF,877,catapult_fpga_area
Throughput,0.4951603031965569,catapult,CLB,424,FF,883,catapult_fpga_area
Throughput,0.4951603031965569,catapult,LUT,2174,FF,883,catapult_fpga_area
Throughput,0.4951603031965569,catapult,FF,883,FF,883,catapult_fpga_area
Throughput,0.4951603031965569,catapult,DSP,1,FF,883,catapult_fpga_area
Throughput,0.4951603031965569,catapult,BRAM,0,FF,883,catapult_fpga_area
Throughput,0.5050681059087412,catapult,CLB,479,FF,280,catapult_fpga_area
Throughput,0.5050681059087412,catapult,LUT,2235,FF,280,catapult_fpga_area
Throughput,0.5050681059087412,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.5050681059087412,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.5050681059087412,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.49713377521897495,catapult,CLB,645,FF,1509,catapult_fpga_area
Throughput,0.49713377521897495,catapult,LUT,3435,FF,1509,catapult_fpga_area
Throughput,0.49713377521897495,catapult,FF,1509,FF,1509,catapult_fpga_area
Throughput,0.49713377521897495,catapult,DSP,1,FF,1509,catapult_fpga_area
Throughput,0.49713377521897495,catapult,BRAM,0,FF,1509,catapult_fpga_area
Throughput,0.4832806637956573,catapult,CLB,849,FF,1515,catapult_fpga_area
Throughput,0.4832806637956573,catapult,LUT,4660,FF,1515,catapult_fpga_area
Throughput,0.4832806637956573,catapult,FF,1515,FF,1515,catapult_fpga_area
Throughput,0.4832806637956573,catapult,DSP,1,FF,1515,catapult_fpga_area
Throughput,0.4832806637956573,catapult,BRAM,0,FF,1515,catapult_fpga_area
Throughput,0.47383416657071525,catapult,CLB,869,FF,314,catapult_fpga_area
Throughput,0.47383416657071525,catapult,LUT,4461,FF,314,catapult_fpga_area
Throughput,0.47383416657071525,catapult,FF,314,FF,314,catapult_fpga_area
Throughput,0.47383416657071525,catapult,DSP,1,FF,314,catapult_fpga_area
Throughput,0.47383416657071525,catapult,BRAM,0,FF,314,catapult_fpga_area
Throughput,0.4819444337345682,catapult,CLB,150,FF,336,catapult_fpga_area
Throughput,0.4819444337345682,catapult,LUT,746,FF,336,catapult_fpga_area
Throughput,0.4819444337345682,catapult,FF,336,FF,336,catapult_fpga_area
Throughput,0.4819444337345682,catapult,DSP,1,FF,336,catapult_fpga_area
Throughput,0.4819444337345682,catapult,BRAM,0,FF,336,catapult_fpga_area
Throughput,0.4753154430938092,catapult,CLB,182,FF,337,catapult_fpga_area
Throughput,0.4753154430938092,catapult,LUT,836,FF,337,catapult_fpga_area
Throughput,0.4753154430938092,catapult,FF,337,FF,337,catapult_fpga_area
Throughput,0.4753154430938092,catapult,DSP,1,FF,337,catapult_fpga_area
Throughput,0.4753154430938092,catapult,BRAM,0,FF,337,catapult_fpga_area
Throughput,0.4660105858964692,catapult,CLB,335,FF,351,catapult_fpga_area
Throughput,0.4660105858964692,catapult,LUT,1310,FF,351,catapult_fpga_area
Throughput,0.4660105858964692,catapult,FF,351,FF,351,catapult_fpga_area
Throughput,0.4660105858964692,catapult,DSP,1,FF,351,catapult_fpga_area
Throughput,0.4660105858964692,catapult,BRAM,0,FF,351,catapult_fpga_area
Throughput,0.5414492973341744,catapult,CLB,193,FF,264,catapult_fpga_area
Throughput,0.5414492973341744,catapult,LUT,992,FF,264,catapult_fpga_area
Throughput,0.5414492973341744,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5414492973341744,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5414492973341744,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.529148124434473,catapult,CLB,225,FF,270,catapult_fpga_area
Throughput,0.529148124434473,catapult,LUT,1120,FF,270,catapult_fpga_area
Throughput,0.529148124434473,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.529148124434473,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.529148124434473,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5026471914336855,catapult,CLB,407,FF,273,catapult_fpga_area
Throughput,0.5026471914336855,catapult,LUT,1738,FF,273,catapult_fpga_area
Throughput,0.5026471914336855,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5026471914336855,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.5026471914336855,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5234971704977934,catapult,CLB,250,FF,265,catapult_fpga_area
Throughput,0.5234971704977934,catapult,LUT,1289,FF,265,catapult_fpga_area
Throughput,0.5234971704977934,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5234971704977934,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5234971704977934,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5009199394688345,catapult,CLB,341,FF,266,catapult_fpga_area
Throughput,0.5009199394688345,catapult,LUT,1738,FF,266,catapult_fpga_area
Throughput,0.5009199394688345,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5009199394688345,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5009199394688345,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5189332807480942,catapult,CLB,478,FF,275,catapult_fpga_area
Throughput,0.5189332807480942,catapult,LUT,2130,FF,275,catapult_fpga_area
Throughput,0.5189332807480942,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5189332807480942,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5189332807480942,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.508605865548005,catapult,CLB,346,FF,272,catapult_fpga_area
Throughput,0.508605865548005,catapult,LUT,1851,FF,272,catapult_fpga_area
Throughput,0.508605865548005,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.508605865548005,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.508605865548005,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.49253295414862974,catapult,CLB,455,FF,270,catapult_fpga_area
Throughput,0.49253295414862974,catapult,LUT,2334,FF,270,catapult_fpga_area
Throughput,0.49253295414862974,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.49253295414862974,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.49253295414862974,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.522430828852183,catapult,CLB,681,FF,293,catapult_fpga_area
Throughput,0.522430828852183,catapult,LUT,3412,FF,293,catapult_fpga_area
Throughput,0.522430828852183,catapult,FF,293,FF,293,catapult_fpga_area
Throughput,0.522430828852183,catapult,DSP,1,FF,293,catapult_fpga_area
Throughput,0.522430828852183,catapult,BRAM,0,FF,293,catapult_fpga_area
Throughput,0.5353536867666994,catapult,CLB,200,FF,264,catapult_fpga_area
Throughput,0.5353536867666994,catapult,LUT,1042,FF,264,catapult_fpga_area
Throughput,0.5353536867666994,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5353536867666994,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5353536867666994,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.507157256786398,catapult,CLB,391,FF,278,catapult_fpga_area
Throughput,0.507157256786398,catapult,LUT,1679,FF,278,catapult_fpga_area
Throughput,0.507157256786398,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.507157256786398,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.507157256786398,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.49907670809003346,catapult,CLB,271,FF,269,catapult_fpga_area
Throughput,0.49907670809003346,catapult,LUT,1441,FF,269,catapult_fpga_area
Throughput,0.49907670809003346,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.49907670809003346,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.49907670809003346,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.44669299772990617,catapult,CLB,332,FF,274,catapult_fpga_area
Throughput,0.44669299772990617,catapult,LUT,1717,FF,274,catapult_fpga_area
Throughput,0.44669299772990617,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.44669299772990617,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.44669299772990617,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.49653246552699226,catapult,CLB,488,FF,286,catapult_fpga_area
Throughput,0.49653246552699226,catapult,LUT,2479,FF,286,catapult_fpga_area
Throughput,0.49653246552699226,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.49653246552699226,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.49653246552699226,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.49015018691877377,catapult,CLB,419,FF,273,catapult_fpga_area
Throughput,0.49015018691877377,catapult,LUT,2264,FF,273,catapult_fpga_area
Throughput,0.49015018691877377,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.49015018691877377,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.49015018691877377,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.4848273287468668,catapult,CLB,517,FF,279,catapult_fpga_area
Throughput,0.4848273287468668,catapult,LUT,2668,FF,279,catapult_fpga_area
Throughput,0.4848273287468668,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.4848273287468668,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.4848273287468668,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.4949617840006573,catapult,CLB,741,FF,290,catapult_fpga_area
Throughput,0.4949617840006573,catapult,LUT,3442,FF,290,catapult_fpga_area
Throughput,0.4949617840006573,catapult,FF,290,FF,290,catapult_fpga_area
Throughput,0.4949617840006573,catapult,DSP,1,FF,290,catapult_fpga_area
Throughput,0.4949617840006573,catapult,BRAM,0,FF,290,catapult_fpga_area
Throughput,0.48865848098556547,catapult,CLB,540,FF,279,catapult_fpga_area
Throughput,0.48865848098556547,catapult,LUT,3088,FF,279,catapult_fpga_area
Throughput,0.48865848098556547,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.48865848098556547,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.48865848098556547,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.4755267766750312,catapult,CLB,295,FF,267,catapult_fpga_area
Throughput,0.4755267766750312,catapult,LUT,1547,FF,267,catapult_fpga_area
Throughput,0.4755267766750312,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.4755267766750312,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.4755267766750312,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.4771684442781778,catapult,CLB,375,FF,277,catapult_fpga_area
Throughput,0.4771684442781778,catapult,LUT,1909,FF,277,catapult_fpga_area
Throughput,0.4771684442781778,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.4771684442781778,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.4771684442781778,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.4975005572006241,catapult,CLB,519,FF,287,catapult_fpga_area
Throughput,0.4975005572006241,catapult,LUT,2573,FF,287,catapult_fpga_area
Throughput,0.4975005572006241,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.4975005572006241,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.4975005572006241,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.48894160765956357,catapult,CLB,458,FF,281,catapult_fpga_area
Throughput,0.48894160765956357,catapult,LUT,2400,FF,281,catapult_fpga_area
Throughput,0.48894160765956357,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.48894160765956357,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.48894160765956357,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.47343934271469174,catapult,CLB,560,FF,287,catapult_fpga_area
Throughput,0.47343934271469174,catapult,LUT,2942,FF,287,catapult_fpga_area
Throughput,0.47343934271469174,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.47343934271469174,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.47343934271469174,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.4896680050925473,catapult,CLB,790,FF,296,catapult_fpga_area
Throughput,0.4896680050925473,catapult,LUT,4107,FF,296,catapult_fpga_area
Throughput,0.4896680050925473,catapult,FF,296,FF,296,catapult_fpga_area
Throughput,0.4896680050925473,catapult,DSP,1,FF,296,catapult_fpga_area
Throughput,0.4896680050925473,catapult,BRAM,0,FF,296,catapult_fpga_area
Throughput,0.47420603683253126,catapult,CLB,662,FF,293,catapult_fpga_area
Throughput,0.47420603683253126,catapult,LUT,3634,FF,293,catapult_fpga_area
Throughput,0.47420603683253126,catapult,FF,293,FF,293,catapult_fpga_area
Throughput,0.47420603683253126,catapult,DSP,1,FF,293,catapult_fpga_area
Throughput,0.47420603683253126,catapult,BRAM,0,FF,293,catapult_fpga_area
Throughput,0.49320584291097985,catapult,CLB,408,FF,284,catapult_fpga_area
Throughput,0.49320584291097985,catapult,LUT,2281,FF,284,catapult_fpga_area
Throughput,0.49320584291097985,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.49320584291097985,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.49320584291097985,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.49400182978277746,catapult,CLB,804,FF,300,catapult_fpga_area
Throughput,0.49400182978277746,catapult,LUT,4055,FF,300,catapult_fpga_area
Throughput,0.49400182978277746,catapult,FF,300,FF,300,catapult_fpga_area
Throughput,0.49400182978277746,catapult,DSP,1,FF,300,catapult_fpga_area
Throughput,0.49400182978277746,catapult,BRAM,0,FF,300,catapult_fpga_area
Throughput,0.45781152357385985,catapult,CLB,645,FF,304,catapult_fpga_area
Throughput,0.45781152357385985,catapult,LUT,3617,FF,304,catapult_fpga_area
Throughput,0.45781152357385985,catapult,FF,304,FF,304,catapult_fpga_area
Throughput,0.45781152357385985,catapult,DSP,1,FF,304,catapult_fpga_area
Throughput,0.45781152357385985,catapult,BRAM,0,FF,304,catapult_fpga_area
Throughput,0.5464892981000753,catapult,CLB,131,FF,264,catapult_fpga_area
Throughput,0.5464892981000753,catapult,LUT,659,FF,264,catapult_fpga_area
Throughput,0.5464892981000753,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5464892981000753,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5464892981000753,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5359226256350013,catapult,CLB,215,FF,266,catapult_fpga_area
Throughput,0.5359226256350013,catapult,LUT,991,FF,266,catapult_fpga_area
Throughput,0.5359226256350013,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5359226256350013,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5359226256350013,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5453865208812138,catapult,CLB,308,FF,275,catapult_fpga_area
Throughput,0.5453865208812138,catapult,LUT,1431,FF,275,catapult_fpga_area
Throughput,0.5453865208812138,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5453865208812138,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5453865208812138,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5453261459347298,catapult,CLB,129,FF,265,catapult_fpga_area
Throughput,0.5453261459347298,catapult,LUT,643,FF,265,catapult_fpga_area
Throughput,0.5453261459347298,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5453261459347298,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5453261459347298,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5487167162157861,catapult,CLB,221,FF,269,catapult_fpga_area
Throughput,0.5487167162157861,catapult,LUT,994,FF,269,catapult_fpga_area
Throughput,0.5487167162157861,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5487167162157861,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5487167162157861,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5440225791131235,catapult,CLB,350,FF,277,catapult_fpga_area
Throughput,0.5440225791131235,catapult,LUT,1525,FF,277,catapult_fpga_area
Throughput,0.5440225791131235,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5440225791131235,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5440225791131235,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.5528239907921636,catapult,CLB,145,FF,266,catapult_fpga_area
Throughput,0.5528239907921636,catapult,LUT,777,FF,266,catapult_fpga_area
Throughput,0.5528239907921636,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5528239907921636,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5528239907921636,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5613631694115455,catapult,CLB,264,FF,269,catapult_fpga_area
Throughput,0.5613631694115455,catapult,LUT,1196,FF,269,catapult_fpga_area
Throughput,0.5613631694115455,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5613631694115455,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5613631694115455,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5798795706107756,catapult,CLB,378,FF,278,catapult_fpga_area
Throughput,0.5798795706107756,catapult,LUT,1787,FF,278,catapult_fpga_area
Throughput,0.5798795706107756,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5798795706107756,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5798795706107756,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5237219874201978,catapult,CLB,155,FF,267,catapult_fpga_area
Throughput,0.5237219874201978,catapult,LUT,812,FF,267,catapult_fpga_area
Throughput,0.5237219874201978,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5237219874201978,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5237219874201978,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5362548497547975,catapult,CLB,252,FF,270,catapult_fpga_area
Throughput,0.5362548497547975,catapult,LUT,1322,FF,270,catapult_fpga_area
Throughput,0.5362548497547975,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5362548497547975,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5362548497547975,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5400731583100247,catapult,CLB,149,FF,265,catapult_fpga_area
Throughput,0.5400731583100247,catapult,LUT,783,FF,265,catapult_fpga_area
Throughput,0.5400731583100247,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5400731583100247,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5400731583100247,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5294913441402517,catapult,CLB,233,FF,269,catapult_fpga_area
Throughput,0.5294913441402517,catapult,LUT,1131,FF,269,catapult_fpga_area
Throughput,0.5294913441402517,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5294913441402517,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5294913441402517,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5175755725032801,catapult,CLB,414,FF,276,catapult_fpga_area
Throughput,0.5175755725032801,catapult,LUT,1799,FF,276,catapult_fpga_area
Throughput,0.5175755725032801,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5175755725032801,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5175755725032801,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5537052571545641,catapult,CLB,202,FF,266,catapult_fpga_area
Throughput,0.5537052571545641,catapult,LUT,935,FF,266,catapult_fpga_area
Throughput,0.5537052571545641,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5537052571545641,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5537052571545641,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5350703858339045,catapult,CLB,275,FF,270,catapult_fpga_area
Throughput,0.5350703858339045,catapult,LUT,1303,FF,270,catapult_fpga_area
Throughput,0.5350703858339045,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5350703858339045,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5350703858339045,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5237299417978916,catapult,CLB,458,FF,278,catapult_fpga_area
Throughput,0.5237299417978916,catapult,LUT,2249,FF,278,catapult_fpga_area
Throughput,0.5237299417978916,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5237299417978916,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5237299417978916,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5474361648374088,catapult,CLB,233,FF,270,catapult_fpga_area
Throughput,0.5474361648374088,catapult,LUT,1257,FF,270,catapult_fpga_area
Throughput,0.5474361648374088,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5474361648374088,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5474361648374088,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5078972950405861,catapult,CLB,385,FF,273,catapult_fpga_area
Throughput,0.5078972950405861,catapult,LUT,1809,FF,273,catapult_fpga_area
Throughput,0.5078972950405861,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5078972950405861,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.5078972950405861,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5047662553662963,catapult,CLB,262,FF,266,catapult_fpga_area
Throughput,0.5047662553662963,catapult,LUT,1297,FF,266,catapult_fpga_area
Throughput,0.5047662553662963,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5047662553662963,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5047662553662963,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.4746242162767628,catapult,CLB,378,FF,270,catapult_fpga_area
Throughput,0.4746242162767628,catapult,LUT,1870,FF,270,catapult_fpga_area
Throughput,0.4746242162767628,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.4746242162767628,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.4746242162767628,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.515723640204371,catapult,CLB,540,FF,278,catapult_fpga_area
Throughput,0.515723640204371,catapult,LUT,2575,FF,278,catapult_fpga_area
Throughput,0.515723640204371,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.515723640204371,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.515723640204371,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5342770803680955,catapult,CLB,260,FF,270,catapult_fpga_area
Throughput,0.5342770803680955,catapult,LUT,1405,FF,270,catapult_fpga_area
Throughput,0.5342770803680955,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5342770803680955,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5342770803680955,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5180209114681542,catapult,CLB,427,FF,273,catapult_fpga_area
Throughput,0.5180209114681542,catapult,LUT,2251,FF,273,catapult_fpga_area
Throughput,0.5180209114681542,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5180209114681542,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.5180209114681542,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.484625263514987,catapult,CLB,312,FF,270,catapult_fpga_area
Throughput,0.484625263514987,catapult,LUT,1653,FF,270,catapult_fpga_area
Throughput,0.484625263514987,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.484625263514987,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.484625263514987,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5351270793031575,catapult,CLB,457,FF,272,catapult_fpga_area
Throughput,0.5351270793031575,catapult,LUT,2498,FF,272,catapult_fpga_area
Throughput,0.5351270793031575,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5351270793031575,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5351270793031575,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.4942743262052385,catapult,CLB,115,FF,335,catapult_fpga_area
Throughput,0.4942743262052385,catapult,LUT,578,FF,335,catapult_fpga_area
Throughput,0.4942743262052385,catapult,FF,335,FF,335,catapult_fpga_area
Throughput,0.4942743262052385,catapult,DSP,1,FF,335,catapult_fpga_area
Throughput,0.4942743262052385,catapult,BRAM,0,FF,335,catapult_fpga_area
Throughput,0.48078864723383063,catapult,CLB,151,FF,337,catapult_fpga_area
Throughput,0.48078864723383063,catapult,LUT,660,FF,337,catapult_fpga_area
Throughput,0.48078864723383063,catapult,FF,337,FF,337,catapult_fpga_area
Throughput,0.48078864723383063,catapult,DSP,1,FF,337,catapult_fpga_area
Throughput,0.48078864723383063,catapult,BRAM,0,FF,337,catapult_fpga_area
Throughput,0.5166431421822593,catapult,CLB,218,FF,348,catapult_fpga_area
Throughput,0.5166431421822593,catapult,LUT,1009,FF,348,catapult_fpga_area
Throughput,0.5166431421822593,catapult,FF,348,FF,348,catapult_fpga_area
Throughput,0.5166431421822593,catapult,DSP,1,FF,348,catapult_fpga_area
Throughput,0.5166431421822593,catapult,BRAM,0,FF,348,catapult_fpga_area
Throughput,0.5520399809435799,catapult,CLB,124,FF,265,catapult_fpga_area
Throughput,0.5520399809435799,catapult,LUT,583,FF,265,catapult_fpga_area
Throughput,0.5520399809435799,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5520399809435799,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5520399809435799,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5709633178906788,catapult,CLB,168,FF,267,catapult_fpga_area
Throughput,0.5709633178906788,catapult,LUT,854,FF,267,catapult_fpga_area
Throughput,0.5709633178906788,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5709633178906788,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5709633178906788,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5427982880141996,catapult,CLB,306,FF,278,catapult_fpga_area
Throughput,0.5427982880141996,catapult,LUT,1144,FF,278,catapult_fpga_area
Throughput,0.5427982880141996,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5427982880141996,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5427982880141996,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5209334502307995,catapult,CLB,164,FF,266,catapult_fpga_area
Throughput,0.5209334502307995,catapult,LUT,859,FF,266,catapult_fpga_area
Throughput,0.5209334502307995,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5209334502307995,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5209334502307995,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.48767998439424054,catapult,CLB,207,FF,270,catapult_fpga_area
Throughput,0.48767998439424054,catapult,LUT,1106,FF,270,catapult_fpga_area
Throughput,0.48767998439424054,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.48767998439424054,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.48767998439424054,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5359188918912257,catapult,CLB,388,FF,281,catapult_fpga_area
Throughput,0.5359188918912257,catapult,LUT,1669,FF,281,catapult_fpga_area
Throughput,0.5359188918912257,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5359188918912257,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5359188918912257,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.5018122951037672,catapult,CLB,244,FF,267,catapult_fpga_area
Throughput,0.5018122951037672,catapult,LUT,1249,FF,267,catapult_fpga_area
Throughput,0.5018122951037672,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5018122951037672,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5018122951037672,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.48904442675190385,catapult,CLB,322,FF,269,catapult_fpga_area
Throughput,0.48904442675190385,catapult,LUT,1664,FF,269,catapult_fpga_area
Throughput,0.48904442675190385,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.48904442675190385,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.48904442675190385,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.49543260679792983,catapult,CLB,578,FF,286,catapult_fpga_area
Throughput,0.49543260679792983,catapult,LUT,2531,FF,286,catapult_fpga_area
Throughput,0.49543260679792983,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.49543260679792983,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.49543260679792983,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.5497486823898455,catapult,CLB,133,FF,265,catapult_fpga_area
Throughput,0.5497486823898455,catapult,LUT,661,FF,265,catapult_fpga_area
Throughput,0.5497486823898455,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5497486823898455,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5497486823898455,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5295931347782753,catapult,CLB,179,FF,267,catapult_fpga_area
Throughput,0.5295931347782753,catapult,LUT,829,FF,267,catapult_fpga_area
Throughput,0.5295931347782753,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5295931347782753,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5295931347782753,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5517484909678773,catapult,CLB,239,FF,276,catapult_fpga_area
Throughput,0.5517484909678773,catapult,LUT,1181,FF,276,catapult_fpga_area
Throughput,0.5517484909678773,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5517484909678773,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5517484909678773,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.529270791873788,catapult,CLB,173,FF,266,catapult_fpga_area
Throughput,0.529270791873788,catapult,LUT,904,FF,266,catapult_fpga_area
Throughput,0.529270791873788,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.529270791873788,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.529270791873788,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5158367026067292,catapult,CLB,225,FF,269,catapult_fpga_area
Throughput,0.5158367026067292,catapult,LUT,1174,FF,269,catapult_fpga_area
Throughput,0.5158367026067292,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5158367026067292,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5158367026067292,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.521537136834134,catapult,CLB,420,FF,281,catapult_fpga_area
Throughput,0.521537136834134,catapult,LUT,1784,FF,281,catapult_fpga_area
Throughput,0.521537136834134,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.521537136834134,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.521537136834134,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.498497279949592,catapult,CLB,252,FF,267,catapult_fpga_area
Throughput,0.498497279949592,catapult,LUT,1306,FF,267,catapult_fpga_area
Throughput,0.498497279949592,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.498497279949592,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.498497279949592,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.512944671735928,catapult,CLB,371,FF,269,catapult_fpga_area
Throughput,0.512944671735928,catapult,LUT,1719,FF,269,catapult_fpga_area
Throughput,0.512944671735928,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.512944671735928,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.512944671735928,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.49820496750209,catapult,CLB,505,FF,284,catapult_fpga_area
Throughput,0.49820496750209,catapult,LUT,2507,FF,284,catapult_fpga_area
Throughput,0.49820496750209,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.49820496750209,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.49820496750209,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.5420303916440594,catapult,CLB,199,FF,266,catapult_fpga_area
Throughput,0.5420303916440594,catapult,LUT,965,FF,266,catapult_fpga_area
Throughput,0.5420303916440594,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5420303916440594,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5420303916440594,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.4664259597763581,catapult,CLB,265,FF,270,catapult_fpga_area
Throughput,0.4664259597763581,catapult,LUT,1272,FF,270,catapult_fpga_area
Throughput,0.4664259597763581,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.4664259597763581,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.4664259597763581,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.496877127255201,catapult,CLB,394,FF,279,catapult_fpga_area
Throughput,0.496877127255201,catapult,LUT,1781,FF,279,catapult_fpga_area
Throughput,0.496877127255201,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.496877127255201,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.496877127255201,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.48069273591558265,catapult,CLB,300,FF,267,catapult_fpga_area
Throughput,0.48069273591558265,catapult,LUT,1501,FF,267,catapult_fpga_area
Throughput,0.48069273591558265,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.48069273591558265,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.48069273591558265,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.4963074724053046,catapult,CLB,348,FF,271,catapult_fpga_area
Throughput,0.4963074724053046,catapult,LUT,1757,FF,271,catapult_fpga_area
Throughput,0.4963074724053046,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.4963074724053046,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.4963074724053046,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.48630634284499913,catapult,CLB,587,FF,280,catapult_fpga_area
Throughput,0.48630634284499913,catapult,LUT,2828,FF,280,catapult_fpga_area
Throughput,0.48630634284499913,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.48630634284499913,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.48630634284499913,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.4543986011793461,catapult,CLB,293,FF,267,catapult_fpga_area
Throughput,0.4543986011793461,catapult,LUT,1570,FF,267,catapult_fpga_area
Throughput,0.4543986011793461,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.4543986011793461,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.4543986011793461,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.4677102217133535,catapult,CLB,560,FF,273,catapult_fpga_area
Throughput,0.4677102217133535,catapult,LUT,3114,FF,273,catapult_fpga_area
Throughput,0.4677102217133535,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.4677102217133535,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.4677102217133535,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.49612255417782325,catapult,CLB,523,FF,284,catapult_fpga_area
Throughput,0.49612255417782325,catapult,LUT,2810,FF,284,catapult_fpga_area
Throughput,0.49612255417782325,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.49612255417782325,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.49612255417782325,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.49939149146764666,catapult,CLB,167,FF,503,catapult_fpga_area
Throughput,0.49939149146764666,catapult,LUT,747,FF,503,catapult_fpga_area
Throughput,0.49939149146764666,catapult,FF,503,FF,503,catapult_fpga_area
Throughput,0.49939149146764666,catapult,DSP,1,FF,503,catapult_fpga_area
Throughput,0.49939149146764666,catapult,BRAM,0,FF,503,catapult_fpga_area
Throughput,0.48646389878437535,catapult,CLB,175,FF,505,catapult_fpga_area
Throughput,0.48646389878437535,catapult,LUT,938,FF,505,catapult_fpga_area
Throughput,0.48646389878437535,catapult,FF,505,FF,505,catapult_fpga_area
Throughput,0.48646389878437535,catapult,DSP,1,FF,505,catapult_fpga_area
Throughput,0.48646389878437535,catapult,BRAM,0,FF,505,catapult_fpga_area
Throughput,0.4982831653537736,catapult,CLB,252,FF,361,catapult_fpga_area
Throughput,0.4982831653537736,catapult,LUT,1089,FF,361,catapult_fpga_area
Throughput,0.4982831653537736,catapult,FF,361,FF,361,catapult_fpga_area
Throughput,0.4982831653537736,catapult,DSP,1,FF,361,catapult_fpga_area
Throughput,0.4982831653537736,catapult,BRAM,0,FF,361,catapult_fpga_area
Throughput,0.4941392612914527,catapult,CLB,216,FF,568,catapult_fpga_area
Throughput,0.4941392612914527,catapult,LUT,1008,FF,568,catapult_fpga_area
Throughput,0.4941392612914527,catapult,FF,568,FF,568,catapult_fpga_area
Throughput,0.4941392612914527,catapult,DSP,1,FF,568,catapult_fpga_area
Throughput,0.4941392612914527,catapult,BRAM,0,FF,568,catapult_fpga_area
Throughput,0.53645133152585,catapult,CLB,279,FF,572,catapult_fpga_area
Throughput,0.53645133152585,catapult,LUT,1410,FF,572,catapult_fpga_area
Throughput,0.53645133152585,catapult,FF,572,FF,572,catapult_fpga_area
Throughput,0.53645133152585,catapult,DSP,1,FF,572,catapult_fpga_area
Throughput,0.53645133152585,catapult,BRAM,0,FF,572,catapult_fpga_area
Throughput,0.5448783613546112,catapult,CLB,341,FF,274,catapult_fpga_area
Throughput,0.5448783613546112,catapult,LUT,1596,FF,274,catapult_fpga_area
Throughput,0.5448783613546112,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5448783613546112,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5448783613546112,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5075170893691918,catapult,CLB,398,FF,880,catapult_fpga_area
Throughput,0.5075170893691918,catapult,LUT,1637,FF,880,catapult_fpga_area
Throughput,0.5075170893691918,catapult,FF,880,FF,880,catapult_fpga_area
Throughput,0.5075170893691918,catapult,DSP,1,FF,880,catapult_fpga_area
Throughput,0.5075170893691918,catapult,BRAM,0,FF,880,catapult_fpga_area
Throughput,0.49832935085127106,catapult,CLB,437,FF,882,catapult_fpga_area
Throughput,0.49832935085127106,catapult,LUT,2291,FF,882,catapult_fpga_area
Throughput,0.49832935085127106,catapult,FF,882,FF,882,catapult_fpga_area
Throughput,0.49832935085127106,catapult,DSP,1,FF,882,catapult_fpga_area
Throughput,0.49832935085127106,catapult,BRAM,0,FF,882,catapult_fpga_area
Throughput,0.5069744474738984,catapult,CLB,505,FF,289,catapult_fpga_area
Throughput,0.5069744474738984,catapult,LUT,2413,FF,289,catapult_fpga_area
Throughput,0.5069744474738984,catapult,FF,289,FF,289,catapult_fpga_area
Throughput,0.5069744474738984,catapult,DSP,1,FF,289,catapult_fpga_area
Throughput,0.5069744474738984,catapult,BRAM,0,FF,289,catapult_fpga_area
Throughput,0.4845383802851023,catapult,CLB,678,FF,1504,catapult_fpga_area
Throughput,0.4845383802851023,catapult,LUT,2861,FF,1504,catapult_fpga_area
Throughput,0.4845383802851023,catapult,FF,1504,FF,1504,catapult_fpga_area
Throughput,0.4845383802851023,catapult,DSP,1,FF,1504,catapult_fpga_area
Throughput,0.4845383802851023,catapult,BRAM,0,FF,1504,catapult_fpga_area
Throughput,0.5054903838036837,catapult,CLB,750,FF,1501,catapult_fpga_area
Throughput,0.5054903838036837,catapult,LUT,3975,FF,1501,catapult_fpga_area
Throughput,0.5054903838036837,catapult,FF,1501,FF,1501,catapult_fpga_area
Throughput,0.5054903838036837,catapult,DSP,1,FF,1501,catapult_fpga_area
Throughput,0.5054903838036837,catapult,BRAM,0,FF,1501,catapult_fpga_area
Throughput,0.5214917166255731,catapult,CLB,865,FF,308,catapult_fpga_area
Throughput,0.5214917166255731,catapult,LUT,4137,FF,308,catapult_fpga_area
Throughput,0.5214917166255731,catapult,FF,308,FF,308,catapult_fpga_area
Throughput,0.5214917166255731,catapult,DSP,1,FF,308,catapult_fpga_area
Throughput,0.5214917166255731,catapult,BRAM,0,FF,308,catapult_fpga_area
Throughput,0.5641106062947975,catapult,CLB,214,FF,568,catapult_fpga_area
Throughput,0.5641106062947975,catapult,LUT,1051,FF,568,catapult_fpga_area
Throughput,0.5641106062947975,catapult,FF,568,FF,568,catapult_fpga_area
Throughput,0.5641106062947975,catapult,DSP,1,FF,568,catapult_fpga_area
Throughput,0.5641106062947975,catapult,BRAM,0,FF,568,catapult_fpga_area
Throughput,0.5191436828779664,catapult,CLB,279,FF,572,catapult_fpga_area
Throughput,0.5191436828779664,catapult,LUT,1422,FF,572,catapult_fpga_area
Throughput,0.5191436828779664,catapult,FF,572,FF,572,catapult_fpga_area
Throughput,0.5191436828779664,catapult,DSP,1,FF,572,catapult_fpga_area
Throughput,0.5191436828779664,catapult,BRAM,0,FF,572,catapult_fpga_area
Throughput,0.5116712205405295,catapult,CLB,321,FF,275,catapult_fpga_area
Throughput,0.5116712205405295,catapult,LUT,1509,FF,275,catapult_fpga_area
Throughput,0.5116712205405295,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5116712205405295,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5116712205405295,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5245788811886538,catapult,CLB,369,FF,879,catapult_fpga_area
Throughput,0.5245788811886538,catapult,LUT,1702,FF,879,catapult_fpga_area
Throughput,0.5245788811886538,catapult,FF,879,FF,879,catapult_fpga_area
Throughput,0.5245788811886538,catapult,DSP,1,FF,879,catapult_fpga_area
Throughput,0.5245788811886538,catapult,BRAM,0,FF,879,catapult_fpga_area
Throughput,0.5030540410834174,catapult,CLB,453,FF,879,catapult_fpga_area
Throughput,0.5030540410834174,catapult,LUT,2348,FF,879,catapult_fpga_area
Throughput,0.5030540410834174,catapult,FF,879,FF,879,catapult_fpga_area
Throughput,0.5030540410834174,catapult,DSP,1,FF,879,catapult_fpga_area
Throughput,0.5030540410834174,catapult,BRAM,0,FF,879,catapult_fpga_area
Throughput,0.4865320627061984,catapult,CLB,519,FF,286,catapult_fpga_area
Throughput,0.4865320627061984,catapult,LUT,2397,FF,286,catapult_fpga_area
Throughput,0.4865320627061984,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.4865320627061984,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.4865320627061984,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.4799436354194563,catapult,CLB,659,FF,1502,catapult_fpga_area
Throughput,0.4799436354194563,catapult,LUT,2967,FF,1502,catapult_fpga_area
Throughput,0.4799436354194563,catapult,FF,1502,FF,1502,catapult_fpga_area
Throughput,0.4799436354194563,catapult,DSP,1,FF,1502,catapult_fpga_area
Throughput,0.4799436354194563,catapult,BRAM,0,FF,1502,catapult_fpga_area
Throughput,0.5043975903918312,catapult,CLB,808,FF,1503,catapult_fpga_area
Throughput,0.5043975903918312,catapult,LUT,4323,FF,1503,catapult_fpga_area
Throughput,0.5043975903918312,catapult,FF,1503,FF,1503,catapult_fpga_area
Throughput,0.5043975903918312,catapult,DSP,1,FF,1503,catapult_fpga_area
Throughput,0.5043975903918312,catapult,BRAM,0,FF,1503,catapult_fpga_area
Throughput,0.5156755039696701,catapult,CLB,840,FF,307,catapult_fpga_area
Throughput,0.5156755039696701,catapult,LUT,4380,FF,307,catapult_fpga_area
Throughput,0.5156755039696701,catapult,FF,307,FF,307,catapult_fpga_area
Throughput,0.5156755039696701,catapult,DSP,1,FF,307,catapult_fpga_area
Throughput,0.5156755039696701,catapult,BRAM,0,FF,307,catapult_fpga_area
Throughput,0.5346961669235882,catapult,CLB,373,FF,877,catapult_fpga_area
Throughput,0.5346961669235882,catapult,LUT,1603,FF,877,catapult_fpga_area
Throughput,0.5346961669235882,catapult,FF,877,FF,877,catapult_fpga_area
Throughput,0.5346961669235882,catapult,DSP,1,FF,877,catapult_fpga_area
Throughput,0.5346961669235882,catapult,BRAM,0,FF,877,catapult_fpga_area
Throughput,0.4880784400622593,catapult,CLB,448,FF,883,catapult_fpga_area
Throughput,0.4880784400622593,catapult,LUT,2422,FF,883,catapult_fpga_area
Throughput,0.4880784400622593,catapult,FF,883,FF,883,catapult_fpga_area
Throughput,0.4880784400622593,catapult,DSP,1,FF,883,catapult_fpga_area
Throughput,0.4880784400622593,catapult,BRAM,0,FF,883,catapult_fpga_area
Throughput,0.5006225241087292,catapult,CLB,496,FF,285,catapult_fpga_area
Throughput,0.5006225241087292,catapult,LUT,2260,FF,285,catapult_fpga_area
Throughput,0.5006225241087292,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.5006225241087292,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.5006225241087292,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.5016345762667653,catapult,CLB,656,FF,1499,catapult_fpga_area
Throughput,0.5016345762667653,catapult,LUT,2888,FF,1499,catapult_fpga_area
Throughput,0.5016345762667653,catapult,FF,1499,FF,1499,catapult_fpga_area
Throughput,0.5016345762667653,catapult,DSP,1,FF,1499,catapult_fpga_area
Throughput,0.5016345762667653,catapult,BRAM,0,FF,1499,catapult_fpga_area
Throughput,0.47931699245842646,catapult,CLB,739,FF,1501,catapult_fpga_area
Throughput,0.47931699245842646,catapult,LUT,4151,FF,1501,catapult_fpga_area
Throughput,0.47931699245842646,catapult,FF,1501,FF,1501,catapult_fpga_area
Throughput,0.47931699245842646,catapult,DSP,1,FF,1501,catapult_fpga_area
Throughput,0.47931699245842646,catapult,BRAM,0,FF,1501,catapult_fpga_area
Throughput,0.48503873761877986,catapult,CLB,817,FF,297,catapult_fpga_area
Throughput,0.48503873761877986,catapult,LUT,4111,FF,297,catapult_fpga_area
Throughput,0.48503873761877986,catapult,FF,297,FF,297,catapult_fpga_area
Throughput,0.48503873761877986,catapult,DSP,1,FF,297,catapult_fpga_area
Throughput,0.48503873761877986,catapult,BRAM,0,FF,297,catapult_fpga_area
Throughput,0.518386925037622,catapult,CLB,560,FF,1496,catapult_fpga_area
Throughput,0.518386925037622,catapult,LUT,2519,FF,1496,catapult_fpga_area
Throughput,0.518386925037622,catapult,FF,1496,FF,1496,catapult_fpga_area
Throughput,0.518386925037622,catapult,DSP,1,FF,1496,catapult_fpga_area
Throughput,0.518386925037622,catapult,BRAM,0,FF,1496,catapult_fpga_area
Throughput,0.48679732631436495,catapult,CLB,820,FF,1500,catapult_fpga_area
Throughput,0.48679732631436495,catapult,LUT,4640,FF,1500,catapult_fpga_area
Throughput,0.48679732631436495,catapult,FF,1500,FF,1500,catapult_fpga_area
Throughput,0.48679732631436495,catapult,DSP,1,FF,1500,catapult_fpga_area
Throughput,0.48679732631436495,catapult,BRAM,0,FF,1500,catapult_fpga_area
Throughput,0.470943492903117,catapult,CLB,751,FF,297,catapult_fpga_area
Throughput,0.470943492903117,catapult,LUT,3638,FF,297,catapult_fpga_area
Throughput,0.470943492903117,catapult,FF,297,FF,297,catapult_fpga_area
Throughput,0.470943492903117,catapult,DSP,1,FF,297,catapult_fpga_area
Throughput,0.470943492903117,catapult,BRAM,0,FF,297,catapult_fpga_area
Throughput,0.5432951940107138,catapult,CLB,168,FF,264,catapult_fpga_area
Throughput,0.5432951940107138,catapult,LUT,841,FF,264,catapult_fpga_area
Throughput,0.5432951940107138,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5432951940107138,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5432951940107138,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5019878719730131,catapult,CLB,243,FF,266,catapult_fpga_area
Throughput,0.5019878719730131,catapult,LUT,1014,FF,266,catapult_fpga_area
Throughput,0.5019878719730131,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5019878719730131,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5019878719730131,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5552634252979127,catapult,CLB,349,FF,273,catapult_fpga_area
Throughput,0.5552634252979127,catapult,LUT,1534,FF,273,catapult_fpga_area
Throughput,0.5552634252979127,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5552634252979127,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.5552634252979127,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5191485341062416,catapult,CLB,208,FF,268,catapult_fpga_area
Throughput,0.5191485341062416,catapult,LUT,1127,FF,268,catapult_fpga_area
Throughput,0.5191485341062416,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5191485341062416,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5191485341062416,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5180815646892184,catapult,CLB,260,FF,276,catapult_fpga_area
Throughput,0.5180815646892184,catapult,LUT,1316,FF,276,catapult_fpga_area
Throughput,0.5180815646892184,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5180815646892184,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5180815646892184,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5040068544932211,catapult,CLB,451,FF,282,catapult_fpga_area
Throughput,0.5040068544932211,catapult,LUT,2033,FF,282,catapult_fpga_area
Throughput,0.5040068544932211,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.5040068544932211,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.5040068544932211,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.4840057867731866,catapult,CLB,377,FF,284,catapult_fpga_area
Throughput,0.4840057867731866,catapult,LUT,1963,FF,284,catapult_fpga_area
Throughput,0.4840057867731866,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.4840057867731866,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.4840057867731866,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.4662608953514722,catapult,CLB,409,FF,285,catapult_fpga_area
Throughput,0.4662608953514722,catapult,LUT,1935,FF,285,catapult_fpga_area
Throughput,0.4662608953514722,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.4662608953514722,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.4662608953514722,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.5276217922573613,catapult,CLB,598,FF,298,catapult_fpga_area
Throughput,0.5276217922573613,catapult,LUT,3125,FF,298,catapult_fpga_area
Throughput,0.5276217922573613,catapult,FF,298,FF,298,catapult_fpga_area
Throughput,0.5276217922573613,catapult,DSP,1,FF,298,catapult_fpga_area
Throughput,0.5276217922573613,catapult,BRAM,0,FF,298,catapult_fpga_area
Throughput,0.4933265254272825,catapult,CLB,485,FF,285,catapult_fpga_area
Throughput,0.4933265254272825,catapult,LUT,2583,FF,285,catapult_fpga_area
Throughput,0.4933265254272825,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.4933265254272825,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.4933265254272825,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.48760198805082566,catapult,CLB,661,FF,289,catapult_fpga_area
Throughput,0.48760198805082566,catapult,LUT,3110,FF,289,catapult_fpga_area
Throughput,0.48760198805082566,catapult,FF,289,FF,289,catapult_fpga_area
Throughput,0.48760198805082566,catapult,DSP,1,FF,289,catapult_fpga_area
Throughput,0.48760198805082566,catapult,BRAM,0,FF,289,catapult_fpga_area
Throughput,0.5145258361430731,catapult,CLB,281,FF,272,catapult_fpga_area
Throughput,0.5145258361430731,catapult,LUT,1410,FF,272,catapult_fpga_area
Throughput,0.5145258361430731,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5145258361430731,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5145258361430731,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5051839450521527,catapult,CLB,279,FF,275,catapult_fpga_area
Throughput,0.5051839450521527,catapult,LUT,1460,FF,275,catapult_fpga_area
Throughput,0.5051839450521527,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5051839450521527,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5051839450521527,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.4969232993918156,catapult,CLB,420,FF,282,catapult_fpga_area
Throughput,0.4969232993918156,catapult,LUT,2022,FF,282,catapult_fpga_area
Throughput,0.4969232993918156,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.4969232993918156,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.4969232993918156,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.48616826964447973,catapult,CLB,354,FF,282,catapult_fpga_area
Throughput,0.48616826964447973,catapult,LUT,1916,FF,282,catapult_fpga_area
Throughput,0.48616826964447973,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.48616826964447973,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.48616826964447973,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.5198413028470669,catapult,CLB,538,FF,286,catapult_fpga_area
Throughput,0.5198413028470669,catapult,LUT,2440,FF,286,catapult_fpga_area
Throughput,0.5198413028470669,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.5198413028470669,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.5198413028470669,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.4913519598309946,catapult,CLB,671,FF,293,catapult_fpga_area
Throughput,0.4913519598309946,catapult,LUT,3122,FF,293,catapult_fpga_area
Throughput,0.4913519598309946,catapult,FF,293,FF,293,catapult_fpga_area
Throughput,0.4913519598309946,catapult,DSP,1,FF,293,catapult_fpga_area
Throughput,0.4913519598309946,catapult,BRAM,0,FF,293,catapult_fpga_area
Throughput,0.4972010069314793,catapult,CLB,553,FF,300,catapult_fpga_area
Throughput,0.4972010069314793,catapult,LUT,2857,FF,300,catapult_fpga_area
Throughput,0.4972010069314793,catapult,FF,300,FF,300,catapult_fpga_area
Throughput,0.4972010069314793,catapult,DSP,1,FF,300,catapult_fpga_area
Throughput,0.4972010069314793,catapult,BRAM,0,FF,300,catapult_fpga_area
Throughput,0.47812071783132093,catapult,CLB,660,FF,301,catapult_fpga_area
Throughput,0.47812071783132093,catapult,LUT,3706,FF,301,catapult_fpga_area
Throughput,0.47812071783132093,catapult,FF,301,FF,301,catapult_fpga_area
Throughput,0.47812071783132093,catapult,DSP,1,FF,301,catapult_fpga_area
Throughput,0.47812071783132093,catapult,BRAM,0,FF,301,catapult_fpga_area
Throughput,0.4532442315606649,catapult,CLB,356,FF,283,catapult_fpga_area
Throughput,0.4532442315606649,catapult,LUT,1917,FF,283,catapult_fpga_area
Throughput,0.4532442315606649,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.4532442315606649,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.4532442315606649,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.5022823710942523,catapult,CLB,467,FF,283,catapult_fpga_area
Throughput,0.5022823710942523,catapult,LUT,2291,FF,283,catapult_fpga_area
Throughput,0.5022823710942523,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.5022823710942523,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.5022823710942523,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.4940586971375721,catapult,CLB,691,FF,298,catapult_fpga_area
Throughput,0.4940586971375721,catapult,LUT,3365,FF,298,catapult_fpga_area
Throughput,0.4940586971375721,catapult,FF,298,FF,298,catapult_fpga_area
Throughput,0.4940586971375721,catapult,DSP,1,FF,298,catapult_fpga_area
Throughput,0.4940586971375721,catapult,BRAM,0,FF,298,catapult_fpga_area
Throughput,0.5195029188271494,catapult,CLB,147,FF,263,catapult_fpga_area
Throughput,0.5195029188271494,catapult,LUT,736,FF,263,catapult_fpga_area
Throughput,0.5195029188271494,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5195029188271494,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5195029188271494,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5633647296497167,catapult,CLB,218,FF,265,catapult_fpga_area
Throughput,0.5633647296497167,catapult,LUT,1125,FF,265,catapult_fpga_area
Throughput,0.5633647296497167,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5633647296497167,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5633647296497167,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5093441735355974,catapult,CLB,384,FF,272,catapult_fpga_area
Throughput,0.5093441735355974,catapult,LUT,1665,FF,272,catapult_fpga_area
Throughput,0.5093441735355974,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5093441735355974,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5093441735355974,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.507027399760683,catapult,CLB,195,FF,264,catapult_fpga_area
Throughput,0.507027399760683,catapult,LUT,1032,FF,264,catapult_fpga_area
Throughput,0.507027399760683,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.507027399760683,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.507027399760683,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5303452972161115,catapult,CLB,258,FF,268,catapult_fpga_area
Throughput,0.5303452972161115,catapult,LUT,1456,FF,268,catapult_fpga_area
Throughput,0.5303452972161115,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5303452972161115,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5303452972161115,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.48100788468124567,catapult,CLB,294,FF,265,catapult_fpga_area
Throughput,0.48100788468124567,catapult,LUT,1623,FF,265,catapult_fpga_area
Throughput,0.48100788468124567,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.48100788468124567,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.48100788468124567,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.4931931941311983,catapult,CLB,277,FF,264,catapult_fpga_area
Throughput,0.4931931941311983,catapult,LUT,1316,FF,264,catapult_fpga_area
Throughput,0.4931931941311983,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.4931931941311983,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.4931931941311983,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.4888992970117008,catapult,CLB,386,FF,269,catapult_fpga_area
Throughput,0.4888992970117008,catapult,LUT,1914,FF,269,catapult_fpga_area
Throughput,0.4888992970117008,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.4888992970117008,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.4888992970117008,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.47898799416592625,catapult,CLB,545,FF,283,catapult_fpga_area
Throughput,0.47898799416592625,catapult,LUT,2710,FF,283,catapult_fpga_area
Throughput,0.47898799416592625,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.47898799416592625,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.47898799416592625,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.4571771323655807,catapult,CLB,348,FF,265,catapult_fpga_area
Throughput,0.4571771323655807,catapult,LUT,1859,FF,265,catapult_fpga_area
Throughput,0.4571771323655807,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.4571771323655807,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.4571771323655807,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.4920707715866527,catapult,CLB,364,FF,265,catapult_fpga_area
Throughput,0.4920707715866527,catapult,LUT,1961,FF,265,catapult_fpga_area
Throughput,0.4920707715866527,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.4920707715866527,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.4920707715866527,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.4879065054038085,catapult,CLB,552,FF,274,catapult_fpga_area
Throughput,0.4879065054038085,catapult,LUT,2761,FF,274,catapult_fpga_area
Throughput,0.4879065054038085,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.4879065054038085,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.4879065054038085,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.6069655364968377,catapult,CLB,91,FF,255,catapult_fpga_area
Throughput,0.6069655364968377,catapult,LUT,382,FF,255,catapult_fpga_area
Throughput,0.6069655364968377,catapult,FF,255,FF,255,catapult_fpga_area
Throughput,0.6069655364968377,catapult,DSP,1,FF,255,catapult_fpga_area
Throughput,0.6069655364968377,catapult,BRAM,0,FF,255,catapult_fpga_area
Throughput,0.6172995736311845,catapult,CLB,112,FF,257,catapult_fpga_area
Throughput,0.6172995736311845,catapult,LUT,414,FF,257,catapult_fpga_area
Throughput,0.6172995736311845,catapult,FF,257,FF,257,catapult_fpga_area
Throughput,0.6172995736311845,catapult,DSP,1,FF,257,catapult_fpga_area
Throughput,0.6172995736311845,catapult,BRAM,0,FF,257,catapult_fpga_area
Throughput,0.6074001995917055,catapult,CLB,189,FF,264,catapult_fpga_area
Throughput,0.6074001995917055,catapult,LUT,575,FF,264,catapult_fpga_area
Throughput,0.6074001995917055,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.6074001995917055,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.6074001995917055,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.6489250556453235,catapult,CLB,76,FF,292,catapult_fpga_area
Throughput,0.6489250556453235,catapult,LUT,357,FF,292,catapult_fpga_area
Throughput,0.6489250556453235,catapult,FF,292,FF,292,catapult_fpga_area
Throughput,0.6489250556453235,catapult,DSP,1,FF,292,catapult_fpga_area
Throughput,0.6489250556453235,catapult,BRAM,0,FF,292,catapult_fpga_area
Throughput,0.6154152914699133,catapult,CLB,119,FF,294,catapult_fpga_area
Throughput,0.6154152914699133,catapult,LUT,442,FF,294,catapult_fpga_area
Throughput,0.6154152914699133,catapult,FF,294,FF,294,catapult_fpga_area
Throughput,0.6154152914699133,catapult,DSP,1,FF,294,catapult_fpga_area
Throughput,0.6154152914699133,catapult,BRAM,0,FF,294,catapult_fpga_area
Throughput,0.6445869841128646,catapult,CLB,132,FF,303,catapult_fpga_area
Throughput,0.6445869841128646,catapult,LUT,567,FF,303,catapult_fpga_area
Throughput,0.6445869841128646,catapult,FF,303,FF,303,catapult_fpga_area
Throughput,0.6445869841128646,catapult,DSP,1,FF,303,catapult_fpga_area
Throughput,0.6445869841128646,catapult,BRAM,0,FF,303,catapult_fpga_area
Throughput,0.5010589881715004,catapult,CLB,116,FF,331,catapult_fpga_area
Throughput,0.5010589881715004,catapult,LUT,564,FF,331,catapult_fpga_area
Throughput,0.5010589881715004,catapult,FF,331,FF,331,catapult_fpga_area
Throughput,0.5010589881715004,catapult,DSP,1,FF,331,catapult_fpga_area
Throughput,0.5010589881715004,catapult,BRAM,0,FF,331,catapult_fpga_area
Throughput,0.4911979778361648,catapult,CLB,129,FF,333,catapult_fpga_area
Throughput,0.4911979778361648,catapult,LUT,570,FF,333,catapult_fpga_area
Throughput,0.4911979778361648,catapult,FF,333,FF,333,catapult_fpga_area
Throughput,0.4911979778361648,catapult,DSP,1,FF,333,catapult_fpga_area
Throughput,0.4911979778361648,catapult,BRAM,0,FF,333,catapult_fpga_area
Throughput,0.511632475973739,catapult,CLB,166,FF,340,catapult_fpga_area
Throughput,0.511632475973739,catapult,LUT,840,FF,340,catapult_fpga_area
Throughput,0.511632475973739,catapult,FF,340,FF,340,catapult_fpga_area
Throughput,0.511632475973739,catapult,DSP,1,FF,340,catapult_fpga_area
Throughput,0.511632475973739,catapult,BRAM,0,FF,340,catapult_fpga_area
Throughput,0.5467931946118998,catapult,CLB,115,FF,263,catapult_fpga_area
Throughput,0.5467931946118998,catapult,LUT,548,FF,263,catapult_fpga_area
Throughput,0.5467931946118998,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5467931946118998,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5467931946118998,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.534397282696697,catapult,CLB,161,FF,265,catapult_fpga_area
Throughput,0.534397282696697,catapult,LUT,638,FF,265,catapult_fpga_area
Throughput,0.534397282696697,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.534397282696697,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.534397282696697,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.518844968085846,catapult,CLB,234,FF,272,catapult_fpga_area
Throughput,0.518844968085846,catapult,LUT,959,FF,272,catapult_fpga_area
Throughput,0.518844968085846,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.518844968085846,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.518844968085846,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.6441066176802114,catapult,CLB,77,FF,293,catapult_fpga_area
Throughput,0.6441066176802114,catapult,LUT,359,FF,293,catapult_fpga_area
Throughput,0.6441066176802114,catapult,FF,293,FF,293,catapult_fpga_area
Throughput,0.6441066176802114,catapult,DSP,1,FF,293,catapult_fpga_area
Throughput,0.6441066176802114,catapult,BRAM,0,FF,293,catapult_fpga_area
Throughput,0.6116922527341114,catapult,CLB,102,FF,295,catapult_fpga_area
Throughput,0.6116922527341114,catapult,LUT,452,FF,295,catapult_fpga_area
Throughput,0.6116922527341114,catapult,FF,295,FF,295,catapult_fpga_area
Throughput,0.6116922527341114,catapult,DSP,1,FF,295,catapult_fpga_area
Throughput,0.6116922527341114,catapult,BRAM,0,FF,295,catapult_fpga_area
Throughput,0.5612708519137372,catapult,CLB,141,FF,304,catapult_fpga_area
Throughput,0.5612708519137372,catapult,LUT,595,FF,304,catapult_fpga_area
Throughput,0.5612708519137372,catapult,FF,304,FF,304,catapult_fpga_area
Throughput,0.5612708519137372,catapult,DSP,1,FF,304,catapult_fpga_area
Throughput,0.5612708519137372,catapult,BRAM,0,FF,304,catapult_fpga_area
Throughput,0.47420086484753726,catapult,CLB,118,FF,332,catapult_fpga_area
Throughput,0.47420086484753726,catapult,LUT,543,FF,332,catapult_fpga_area
Throughput,0.47420086484753726,catapult,FF,332,FF,332,catapult_fpga_area
Throughput,0.47420086484753726,catapult,DSP,1,FF,332,catapult_fpga_area
Throughput,0.47420086484753726,catapult,BRAM,0,FF,332,catapult_fpga_area
Throughput,0.5394374638239751,catapult,CLB,138,FF,334,catapult_fpga_area
Throughput,0.5394374638239751,catapult,LUT,654,FF,334,catapult_fpga_area
Throughput,0.5394374638239751,catapult,FF,334,FF,334,catapult_fpga_area
Throughput,0.5394374638239751,catapult,DSP,1,FF,334,catapult_fpga_area
Throughput,0.5394374638239751,catapult,BRAM,0,FF,334,catapult_fpga_area
Throughput,0.4686485815179059,catapult,CLB,216,FF,341,catapult_fpga_area
Throughput,0.4686485815179059,catapult,LUT,827,FF,341,catapult_fpga_area
Throughput,0.4686485815179059,catapult,FF,341,FF,341,catapult_fpga_area
Throughput,0.4686485815179059,catapult,DSP,1,FF,341,catapult_fpga_area
Throughput,0.4686485815179059,catapult,BRAM,0,FF,341,catapult_fpga_area
Throughput,0.553695753042835,catapult,CLB,136,FF,263,catapult_fpga_area
Throughput,0.553695753042835,catapult,LUT,637,FF,263,catapult_fpga_area
Throughput,0.553695753042835,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.553695753042835,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.553695753042835,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.48814658065523914,catapult,CLB,176,FF,265,catapult_fpga_area
Throughput,0.48814658065523914,catapult,LUT,803,FF,265,catapult_fpga_area
Throughput,0.48814658065523914,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.48814658065523914,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.48814658065523914,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5482582384024194,catapult,CLB,230,FF,272,catapult_fpga_area
Throughput,0.5482582384024194,catapult,LUT,1090,FF,272,catapult_fpga_area
Throughput,0.5482582384024194,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5482582384024194,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5482582384024194,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5345995501879385,catapult,CLB,150,FF,264,catapult_fpga_area
Throughput,0.5345995501879385,catapult,LUT,749,FF,264,catapult_fpga_area
Throughput,0.5345995501879385,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5345995501879385,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5345995501879385,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5062781015988769,catapult,CLB,207,FF,266,catapult_fpga_area
Throughput,0.5062781015988769,catapult,LUT,957,FF,266,catapult_fpga_area
Throughput,0.5062781015988769,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5062781015988769,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5062781015988769,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.4846508647867706,catapult,CLB,342,FF,273,catapult_fpga_area
Throughput,0.4846508647867706,catapult,LUT,1392,FF,273,catapult_fpga_area
Throughput,0.4846508647867706,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.4846508647867706,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.4846508647867706,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.4900180865675752,catapult,CLB,106,FF,334,catapult_fpga_area
Throughput,0.4900180865675752,catapult,LUT,562,FF,334,catapult_fpga_area
Throughput,0.4900180865675752,catapult,FF,334,FF,334,catapult_fpga_area
Throughput,0.4900180865675752,catapult,DSP,1,FF,334,catapult_fpga_area
Throughput,0.4900180865675752,catapult,BRAM,0,FF,334,catapult_fpga_area
Throughput,0.5077301921758778,catapult,CLB,142,FF,336,catapult_fpga_area
Throughput,0.5077301921758778,catapult,LUT,694,FF,336,catapult_fpga_area
Throughput,0.5077301921758778,catapult,FF,336,FF,336,catapult_fpga_area
Throughput,0.5077301921758778,catapult,DSP,1,FF,336,catapult_fpga_area
Throughput,0.5077301921758778,catapult,BRAM,0,FF,336,catapult_fpga_area
Throughput,0.5333273600669006,catapult,CLB,181,FF,343,catapult_fpga_area
Throughput,0.5333273600669006,catapult,LUT,874,FF,343,catapult_fpga_area
Throughput,0.5333273600669006,catapult,FF,343,FF,343,catapult_fpga_area
Throughput,0.5333273600669006,catapult,DSP,1,FF,343,catapult_fpga_area
Throughput,0.5333273600669006,catapult,BRAM,0,FF,343,catapult_fpga_area
Throughput,0.5677340824395306,catapult,CLB,140,FF,263,catapult_fpga_area
Throughput,0.5677340824395306,catapult,LUT,699,FF,263,catapult_fpga_area
Throughput,0.5677340824395306,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5677340824395306,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5677340824395306,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5156388094518657,catapult,CLB,186,FF,265,catapult_fpga_area
Throughput,0.5156388094518657,catapult,LUT,833,FF,265,catapult_fpga_area
Throughput,0.5156388094518657,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5156388094518657,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5156388094518657,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5516416579921016,catapult,CLB,299,FF,272,catapult_fpga_area
Throughput,0.5516416579921016,catapult,LUT,1155,FF,272,catapult_fpga_area
Throughput,0.5516416579921016,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5516416579921016,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5516416579921016,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5242117689735829,catapult,CLB,172,FF,264,catapult_fpga_area
Throughput,0.5242117689735829,catapult,LUT,902,FF,264,catapult_fpga_area
Throughput,0.5242117689735829,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5242117689735829,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5242117689735829,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.46764810415458574,catapult,CLB,250,FF,266,catapult_fpga_area
Throughput,0.46764810415458574,catapult,LUT,1141,FF,266,catapult_fpga_area
Throughput,0.46764810415458574,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.46764810415458574,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.46764810415458574,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5257056941812266,catapult,CLB,318,FF,275,catapult_fpga_area
Throughput,0.5257056941812266,catapult,LUT,1473,FF,275,catapult_fpga_area
Throughput,0.5257056941812266,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5257056941812266,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5257056941812266,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5197988794175757,catapult,CLB,229,FF,265,catapult_fpga_area
Throughput,0.5197988794175757,catapult,LUT,1116,FF,265,catapult_fpga_area
Throughput,0.5197988794175757,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5197988794175757,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5197988794175757,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.48420850793085113,catapult,CLB,472,FF,279,catapult_fpga_area
Throughput,0.48420850793085113,catapult,LUT,2254,FF,279,catapult_fpga_area
Throughput,0.48420850793085113,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.48420850793085113,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.48420850793085113,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.5073051948051948,catapult,CLB,143,FF,263,catapult_fpga_area
Throughput,0.5073051948051948,catapult,LUT,677,FF,263,catapult_fpga_area
Throughput,0.5073051948051948,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5073051948051948,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5073051948051948,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5445555337733342,catapult,CLB,156,FF,265,catapult_fpga_area
Throughput,0.5445555337733342,catapult,LUT,829,FF,265,catapult_fpga_area
Throughput,0.5445555337733342,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5445555337733342,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5445555337733342,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5006002196633763,catapult,CLB,272,FF,272,catapult_fpga_area
Throughput,0.5006002196633763,catapult,LUT,1076,FF,272,catapult_fpga_area
Throughput,0.5006002196633763,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5006002196633763,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5006002196633763,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5044199800754108,catapult,CLB,183,FF,264,catapult_fpga_area
Throughput,0.5044199800754108,catapult,LUT,972,FF,264,catapult_fpga_area
Throughput,0.5044199800754108,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5044199800754108,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5044199800754108,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.4829455039463892,catapult,CLB,252,FF,266,catapult_fpga_area
Throughput,0.4829455039463892,catapult,LUT,1216,FF,266,catapult_fpga_area
Throughput,0.4829455039463892,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.4829455039463892,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.4829455039463892,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.47436012377004355,catapult,CLB,394,FF,278,catapult_fpga_area
Throughput,0.47436012377004355,catapult,LUT,1851,FF,278,catapult_fpga_area
Throughput,0.47436012377004355,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.47436012377004355,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.47436012377004355,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.4934260842791489,catapult,CLB,253,FF,265,catapult_fpga_area
Throughput,0.4934260842791489,catapult,LUT,1369,FF,265,catapult_fpga_area
Throughput,0.4934260842791489,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.4934260842791489,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.4934260842791489,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5240178333749055,catapult,CLB,368,FF,270,catapult_fpga_area
Throughput,0.5240178333749055,catapult,LUT,1895,FF,270,catapult_fpga_area
Throughput,0.5240178333749055,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5240178333749055,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5240178333749055,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.4737573935763235,catapult,CLB,501,FF,280,catapult_fpga_area
Throughput,0.4737573935763235,catapult,LUT,2545,FF,280,catapult_fpga_area
Throughput,0.4737573935763235,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.4737573935763235,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.4737573935763235,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.6059493317287795,catapult,CLB,88,FF,304,catapult_fpga_area
Throughput,0.6059493317287795,catapult,LUT,418,FF,304,catapult_fpga_area
Throughput,0.6059493317287795,catapult,FF,304,FF,304,catapult_fpga_area
Throughput,0.6059493317287795,catapult,DSP,1,FF,304,catapult_fpga_area
Throughput,0.6059493317287795,catapult,BRAM,0,FF,304,catapult_fpga_area
Throughput,0.6222306845595322,catapult,CLB,115,FF,306,catapult_fpga_area
Throughput,0.6222306845595322,catapult,LUT,486,FF,306,catapult_fpga_area
Throughput,0.6222306845595322,catapult,FF,306,FF,306,catapult_fpga_area
Throughput,0.6222306845595322,catapult,DSP,1,FF,306,catapult_fpga_area
Throughput,0.6222306845595322,catapult,BRAM,0,FF,306,catapult_fpga_area
Throughput,0.5982081273752602,catapult,CLB,192,FF,298,catapult_fpga_area
Throughput,0.5982081273752602,catapult,LUT,726,FF,298,catapult_fpga_area
Throughput,0.5982081273752602,catapult,FF,298,FF,298,catapult_fpga_area
Throughput,0.5982081273752602,catapult,DSP,1,FF,298,catapult_fpga_area
Throughput,0.5982081273752602,catapult,BRAM,0,FF,298,catapult_fpga_area
Throughput,0.5754296157511197,catapult,CLB,104,FF,295,catapult_fpga_area
Throughput,0.5754296157511197,catapult,LUT,490,FF,295,catapult_fpga_area
Throughput,0.5754296157511197,catapult,FF,295,FF,295,catapult_fpga_area
Throughput,0.5754296157511197,catapult,DSP,1,FF,295,catapult_fpga_area
Throughput,0.5754296157511197,catapult,BRAM,0,FF,295,catapult_fpga_area
Throughput,0.6197833609240226,catapult,CLB,162,FF,297,catapult_fpga_area
Throughput,0.6197833609240226,catapult,LUT,615,FF,297,catapult_fpga_area
Throughput,0.6197833609240226,catapult,FF,297,FF,297,catapult_fpga_area
Throughput,0.6197833609240226,catapult,DSP,1,FF,297,catapult_fpga_area
Throughput,0.6197833609240226,catapult,BRAM,0,FF,297,catapult_fpga_area
Throughput,0.5064681041582044,catapult,CLB,136,FF,449,catapult_fpga_area
Throughput,0.5064681041582044,catapult,LUT,697,FF,449,catapult_fpga_area
Throughput,0.5064681041582044,catapult,FF,449,FF,449,catapult_fpga_area
Throughput,0.5064681041582044,catapult,DSP,1,FF,449,catapult_fpga_area
Throughput,0.5064681041582044,catapult,BRAM,0,FF,449,catapult_fpga_area
Throughput,0.46416140191596544,catapult,CLB,232,FF,451,catapult_fpga_area
Throughput,0.46416140191596544,catapult,LUT,1115,FF,451,catapult_fpga_area
Throughput,0.46416140191596544,catapult,FF,451,FF,451,catapult_fpga_area
Throughput,0.46416140191596544,catapult,DSP,1,FF,451,catapult_fpga_area
Throughput,0.46416140191596544,catapult,BRAM,0,FF,451,catapult_fpga_area
Throughput,0.48370541566257486,catapult,CLB,295,FF,382,catapult_fpga_area
Throughput,0.48370541566257486,catapult,LUT,1196,FF,382,catapult_fpga_area
Throughput,0.48370541566257486,catapult,FF,382,FF,382,catapult_fpga_area
Throughput,0.48370541566257486,catapult,DSP,1,FF,382,catapult_fpga_area
Throughput,0.48370541566257486,catapult,BRAM,0,FF,382,catapult_fpga_area
Throughput,0.49266884130693217,catapult,CLB,193,FF,420,catapult_fpga_area
Throughput,0.49266884130693217,catapult,LUT,958,FF,420,catapult_fpga_area
Throughput,0.49266884130693217,catapult,FF,420,FF,420,catapult_fpga_area
Throughput,0.49266884130693217,catapult,DSP,1,FF,420,catapult_fpga_area
Throughput,0.49266884130693217,catapult,BRAM,0,FF,420,catapult_fpga_area
Throughput,0.5067267982467253,catapult,CLB,309,FF,423,catapult_fpga_area
Throughput,0.5067267982467253,catapult,LUT,1548,FF,423,catapult_fpga_area
Throughput,0.5067267982467253,catapult,FF,423,FF,423,catapult_fpga_area
Throughput,0.5067267982467253,catapult,DSP,1,FF,423,catapult_fpga_area
Throughput,0.5067267982467253,catapult,BRAM,0,FF,423,catapult_fpga_area
Throughput,0.533359787978817,catapult,CLB,333,FF,280,catapult_fpga_area
Throughput,0.533359787978817,catapult,LUT,1602,FF,280,catapult_fpga_area
Throughput,0.533359787978817,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.533359787978817,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.533359787978817,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.5668535771861842,catapult,CLB,108,FF,296,catapult_fpga_area
Throughput,0.5668535771861842,catapult,LUT,529,FF,296,catapult_fpga_area
Throughput,0.5668535771861842,catapult,FF,296,FF,296,catapult_fpga_area
Throughput,0.5668535771861842,catapult,DSP,1,FF,296,catapult_fpga_area
Throughput,0.5668535771861842,catapult,BRAM,0,FF,296,catapult_fpga_area
Throughput,0.5136877230688938,catapult,CLB,145,FF,298,catapult_fpga_area
Throughput,0.5136877230688938,catapult,LUT,642,FF,298,catapult_fpga_area
Throughput,0.5136877230688938,catapult,FF,298,FF,298,catapult_fpga_area
Throughput,0.5136877230688938,catapult,DSP,1,FF,298,catapult_fpga_area
Throughput,0.5136877230688938,catapult,BRAM,0,FF,298,catapult_fpga_area
Throughput,0.5515193530898597,catapult,CLB,196,FF,267,catapult_fpga_area
Throughput,0.5515193530898597,catapult,LUT,888,FF,267,catapult_fpga_area
Throughput,0.5515193530898597,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5515193530898597,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5515193530898597,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.47964368230129195,catapult,CLB,135,FF,450,catapult_fpga_area
Throughput,0.47964368230129195,catapult,LUT,726,FF,450,catapult_fpga_area
Throughput,0.47964368230129195,catapult,FF,450,FF,450,catapult_fpga_area
Throughput,0.47964368230129195,catapult,DSP,1,FF,450,catapult_fpga_area
Throughput,0.47964368230129195,catapult,BRAM,0,FF,450,catapult_fpga_area
Throughput,0.4655489147589248,catapult,CLB,193,FF,452,catapult_fpga_area
Throughput,0.4655489147589248,catapult,LUT,912,FF,452,catapult_fpga_area
Throughput,0.4655489147589248,catapult,FF,452,FF,452,catapult_fpga_area
Throughput,0.4655489147589248,catapult,DSP,1,FF,452,catapult_fpga_area
Throughput,0.4655489147589248,catapult,BRAM,0,FF,452,catapult_fpga_area
Throughput,0.5067943382963703,catapult,CLB,210,FF,387,catapult_fpga_area
Throughput,0.5067943382963703,catapult,LUT,1135,FF,387,catapult_fpga_area
Throughput,0.5067943382963703,catapult,FF,387,FF,387,catapult_fpga_area
Throughput,0.5067943382963703,catapult,DSP,1,FF,387,catapult_fpga_area
Throughput,0.5067943382963703,catapult,BRAM,0,FF,387,catapult_fpga_area
Throughput,0.4988215341256282,catapult,CLB,186,FF,421,catapult_fpga_area
Throughput,0.4988215341256282,catapult,LUT,956,FF,421,catapult_fpga_area
Throughput,0.4988215341256282,catapult,FF,421,FF,421,catapult_fpga_area
Throughput,0.4988215341256282,catapult,DSP,1,FF,421,catapult_fpga_area
Throughput,0.4988215341256282,catapult,BRAM,0,FF,421,catapult_fpga_area
Throughput,0.5392120386636601,catapult,CLB,358,FF,278,catapult_fpga_area
Throughput,0.5392120386636601,catapult,LUT,1628,FF,278,catapult_fpga_area
Throughput,0.5392120386636601,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5392120386636601,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5392120386636601,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.49907272288088733,catapult,CLB,321,FF,588,catapult_fpga_area
Throughput,0.49907272288088733,catapult,LUT,1585,FF,588,catapult_fpga_area
Throughput,0.49907272288088733,catapult,FF,588,FF,588,catapult_fpga_area
Throughput,0.49907272288088733,catapult,DSP,1,FF,588,catapult_fpga_area
Throughput,0.49907272288088733,catapult,BRAM,0,FF,588,catapult_fpga_area
Throughput,0.4793163032250798,catapult,CLB,651,FF,658,catapult_fpga_area
Throughput,0.4793163032250798,catapult,LUT,3882,FF,658,catapult_fpga_area
Throughput,0.4793163032250798,catapult,FF,658,FF,658,catapult_fpga_area
Throughput,0.4793163032250798,catapult,DSP,1,FF,658,catapult_fpga_area
Throughput,0.4793163032250798,catapult,BRAM,0,FF,658,catapult_fpga_area
Throughput,0.5028410519434807,catapult,CLB,463,FF,295,catapult_fpga_area
Throughput,0.5028410519434807,catapult,LUT,2297,FF,295,catapult_fpga_area
Throughput,0.5028410519434807,catapult,FF,295,FF,295,catapult_fpga_area
Throughput,0.5028410519434807,catapult,DSP,1,FF,295,catapult_fpga_area
Throughput,0.5028410519434807,catapult,BRAM,0,FF,295,catapult_fpga_area
Throughput,0.5013579279478467,catapult,CLB,141,FF,452,catapult_fpga_area
Throughput,0.5013579279478467,catapult,LUT,705,FF,452,catapult_fpga_area
Throughput,0.5013579279478467,catapult,FF,452,FF,452,catapult_fpga_area
Throughput,0.5013579279478467,catapult,DSP,1,FF,452,catapult_fpga_area
Throughput,0.5013579279478467,catapult,BRAM,0,FF,452,catapult_fpga_area
Throughput,0.5012398166865742,catapult,CLB,206,FF,454,catapult_fpga_area
Throughput,0.5012398166865742,catapult,LUT,960,FF,454,catapult_fpga_area
Throughput,0.5012398166865742,catapult,FF,454,FF,454,catapult_fpga_area
Throughput,0.5012398166865742,catapult,DSP,1,FF,454,catapult_fpga_area
Throughput,0.5012398166865742,catapult,BRAM,0,FF,454,catapult_fpga_area
Throughput,0.483714306721307,catapult,CLB,255,FF,389,catapult_fpga_area
Throughput,0.483714306721307,catapult,LUT,1113,FF,389,catapult_fpga_area
Throughput,0.483714306721307,catapult,FF,389,FF,389,catapult_fpga_area
Throughput,0.483714306721307,catapult,DSP,1,FF,389,catapult_fpga_area
Throughput,0.483714306721307,catapult,BRAM,0,FF,389,catapult_fpga_area
Throughput,0.5248966347302058,catapult,CLB,218,FF,423,catapult_fpga_area
Throughput,0.5248966347302058,catapult,LUT,1071,FF,423,catapult_fpga_area
Throughput,0.5248966347302058,catapult,FF,423,FF,423,catapult_fpga_area
Throughput,0.5248966347302058,catapult,DSP,1,FF,423,catapult_fpga_area
Throughput,0.5248966347302058,catapult,BRAM,0,FF,423,catapult_fpga_area
Throughput,0.5280182314134942,catapult,CLB,384,FF,284,catapult_fpga_area
Throughput,0.5280182314134942,catapult,LUT,1670,FF,284,catapult_fpga_area
Throughput,0.5280182314134942,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.5280182314134942,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.5280182314134942,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.4772066992185263,catapult,CLB,329,FF,583,catapult_fpga_area
Throughput,0.4772066992185263,catapult,LUT,1624,FF,583,catapult_fpga_area
Throughput,0.4772066992185263,catapult,FF,583,FF,583,catapult_fpga_area
Throughput,0.4772066992185263,catapult,DSP,1,FF,583,catapult_fpga_area
Throughput,0.4772066992185263,catapult,BRAM,0,FF,583,catapult_fpga_area
Throughput,0.48646650191667806,catapult,CLB,589,FF,660,catapult_fpga_area
Throughput,0.48646650191667806,catapult,LUT,3267,FF,660,catapult_fpga_area
Throughput,0.48646650191667806,catapult,FF,660,FF,660,catapult_fpga_area
Throughput,0.48646650191667806,catapult,DSP,1,FF,660,catapult_fpga_area
Throughput,0.48646650191667806,catapult,BRAM,0,FF,660,catapult_fpga_area
Throughput,0.4756620383164799,catapult,CLB,492,FF,291,catapult_fpga_area
Throughput,0.4756620383164799,catapult,LUT,2366,FF,291,catapult_fpga_area
Throughput,0.4756620383164799,catapult,FF,291,FF,291,catapult_fpga_area
Throughput,0.4756620383164799,catapult,DSP,1,FF,291,catapult_fpga_area
Throughput,0.4756620383164799,catapult,BRAM,0,FF,291,catapult_fpga_area
Throughput,0.4888268839143693,catapult,CLB,549,FF,895,catapult_fpga_area
Throughput,0.4888268839143693,catapult,LUT,2586,FF,895,catapult_fpga_area
Throughput,0.4888268839143693,catapult,FF,895,FF,895,catapult_fpga_area
Throughput,0.4888268839143693,catapult,DSP,1,FF,895,catapult_fpga_area
Throughput,0.4888268839143693,catapult,BRAM,0,FF,895,catapult_fpga_area
Throughput,0.47058424916871294,catapult,CLB,728,FF,903,catapult_fpga_area
Throughput,0.47058424916871294,catapult,LUT,4367,FF,903,catapult_fpga_area
Throughput,0.47058424916871294,catapult,FF,903,FF,903,catapult_fpga_area
Throughput,0.47058424916871294,catapult,DSP,1,FF,903,catapult_fpga_area
Throughput,0.47058424916871294,catapult,BRAM,0,FF,903,catapult_fpga_area
Throughput,0.4598210652306762,catapult,CLB,756,FF,307,catapult_fpga_area
Throughput,0.4598210652306762,catapult,LUT,3846,FF,307,catapult_fpga_area
Throughput,0.4598210652306762,catapult,FF,307,FF,307,catapult_fpga_area
Throughput,0.4598210652306762,catapult,DSP,1,FF,307,catapult_fpga_area
Throughput,0.4598210652306762,catapult,BRAM,0,FF,307,catapult_fpga_area
Throughput,0.509267393391237,catapult,CLB,192,FF,418,catapult_fpga_area
Throughput,0.509267393391237,catapult,LUT,957,FF,418,catapult_fpga_area
Throughput,0.509267393391237,catapult,FF,418,FF,418,catapult_fpga_area
Throughput,0.509267393391237,catapult,DSP,1,FF,418,catapult_fpga_area
Throughput,0.509267393391237,catapult,BRAM,0,FF,418,catapult_fpga_area
Throughput,0.5196392456500999,catapult,CLB,245,FF,421,catapult_fpga_area
Throughput,0.5196392456500999,catapult,LUT,1270,FF,421,catapult_fpga_area
Throughput,0.5196392456500999,catapult,FF,421,FF,421,catapult_fpga_area
Throughput,0.5196392456500999,catapult,DSP,1,FF,421,catapult_fpga_area
Throughput,0.5196392456500999,catapult,BRAM,0,FF,421,catapult_fpga_area
Throughput,0.5302440607362757,catapult,CLB,342,FF,281,catapult_fpga_area
Throughput,0.5302440607362757,catapult,LUT,1587,FF,281,catapult_fpga_area
Throughput,0.5302440607362757,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5302440607362757,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5302440607362757,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.5140695700630558,catapult,CLB,346,FF,589,catapult_fpga_area
Throughput,0.5140695700630558,catapult,LUT,1730,FF,589,catapult_fpga_area
Throughput,0.5140695700630558,catapult,FF,589,FF,589,catapult_fpga_area
Throughput,0.5140695700630558,catapult,DSP,1,FF,589,catapult_fpga_area
Throughput,0.5140695700630558,catapult,BRAM,0,FF,589,catapult_fpga_area
Throughput,0.48922458392672197,catapult,CLB,526,FF,603,catapult_fpga_area
Throughput,0.48922458392672197,catapult,LUT,2893,FF,603,catapult_fpga_area
Throughput,0.48922458392672197,catapult,FF,603,FF,603,catapult_fpga_area
Throughput,0.48922458392672197,catapult,DSP,1,FF,603,catapult_fpga_area
Throughput,0.48922458392672197,catapult,BRAM,0,FF,603,catapult_fpga_area
Throughput,0.47220350459997046,catapult,CLB,550,FF,301,catapult_fpga_area
Throughput,0.47220350459997046,catapult,LUT,2747,FF,301,catapult_fpga_area
Throughput,0.47220350459997046,catapult,FF,301,FF,301,catapult_fpga_area
Throughput,0.47220350459997046,catapult,DSP,1,FF,301,catapult_fpga_area
Throughput,0.47220350459997046,catapult,BRAM,0,FF,301,catapult_fpga_area
Throughput,0.4972504536167263,catapult,CLB,507,FF,903,catapult_fpga_area
Throughput,0.4972504536167263,catapult,LUT,2777,FF,903,catapult_fpga_area
Throughput,0.4972504536167263,catapult,FF,903,FF,903,catapult_fpga_area
Throughput,0.4972504536167263,catapult,DSP,1,FF,903,catapult_fpga_area
Throughput,0.4972504536167263,catapult,BRAM,0,FF,903,catapult_fpga_area
Throughput,0.47391680390507446,catapult,CLB,880,FF,975,catapult_fpga_area
Throughput,0.47391680390507446,catapult,LUT,5207,FF,975,catapult_fpga_area
Throughput,0.47391680390507446,catapult,FF,975,FF,975,catapult_fpga_area
Throughput,0.47391680390507446,catapult,DSP,1,FF,975,catapult_fpga_area
Throughput,0.47391680390507446,catapult,BRAM,0,FF,975,catapult_fpga_area
Throughput,0.4636064315193032,catapult,CLB,719,FF,313,catapult_fpga_area
Throughput,0.4636064315193032,catapult,LUT,3896,FF,313,catapult_fpga_area
Throughput,0.4636064315193032,catapult,FF,313,FF,313,catapult_fpga_area
Throughput,0.4636064315193032,catapult,DSP,1,FF,313,catapult_fpga_area
Throughput,0.4636064315193032,catapult,BRAM,0,FF,313,catapult_fpga_area
Throughput,0.6238392690600052,catapult,CLB,87,FF,303,catapult_fpga_area
Throughput,0.6238392690600052,catapult,LUT,476,FF,303,catapult_fpga_area
Throughput,0.6238392690600052,catapult,FF,303,FF,303,catapult_fpga_area
Throughput,0.6238392690600052,catapult,DSP,1,FF,303,catapult_fpga_area
Throughput,0.6238392690600052,catapult,BRAM,0,FF,303,catapult_fpga_area
Throughput,0.563104915455428,catapult,CLB,145,FF,305,catapult_fpga_area
Throughput,0.563104915455428,catapult,LUT,620,FF,305,catapult_fpga_area
Throughput,0.563104915455428,catapult,FF,305,FF,305,catapult_fpga_area
Throughput,0.563104915455428,catapult,DSP,1,FF,305,catapult_fpga_area
Throughput,0.563104915455428,catapult,BRAM,0,FF,305,catapult_fpga_area
Throughput,0.6734047546416106,catapult,CLB,218,FF,312,catapult_fpga_area
Throughput,0.6734047546416106,catapult,LUT,871,FF,312,catapult_fpga_area
Throughput,0.6734047546416106,catapult,FF,312,FF,312,catapult_fpga_area
Throughput,0.6734047546416106,catapult,DSP,1,FF,312,catapult_fpga_area
Throughput,0.6734047546416106,catapult,BRAM,0,FF,312,catapult_fpga_area
Throughput,0.4788322621855628,catapult,CLB,147,FF,351,catapult_fpga_area
Throughput,0.4788322621855628,catapult,LUT,747,FF,351,catapult_fpga_area
Throughput,0.4788322621855628,catapult,FF,351,FF,351,catapult_fpga_area
Throughput,0.4788322621855628,catapult,DSP,1,FF,351,catapult_fpga_area
Throughput,0.4788322621855628,catapult,BRAM,0,FF,351,catapult_fpga_area
Throughput,0.5104043372118959,catapult,CLB,192,FF,358,catapult_fpga_area
Throughput,0.5104043372118959,catapult,LUT,945,FF,358,catapult_fpga_area
Throughput,0.5104043372118959,catapult,FF,358,FF,358,catapult_fpga_area
Throughput,0.5104043372118959,catapult,DSP,1,FF,358,catapult_fpga_area
Throughput,0.5104043372118959,catapult,BRAM,0,FF,358,catapult_fpga_area
Throughput,0.432793452354418,catapult,CLB,297,FF,366,catapult_fpga_area
Throughput,0.432793452354418,catapult,LUT,1317,FF,366,catapult_fpga_area
Throughput,0.432793452354418,catapult,FF,366,FF,366,catapult_fpga_area
Throughput,0.432793452354418,catapult,DSP,1,FF,366,catapult_fpga_area
Throughput,0.432793452354418,catapult,BRAM,0,FF,366,catapult_fpga_area
Throughput,0.548572531985893,catapult,CLB,194,FF,265,catapult_fpga_area
Throughput,0.548572531985893,catapult,LUT,959,FF,265,catapult_fpga_area
Throughput,0.548572531985893,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.548572531985893,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.548572531985893,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5335985673945662,catapult,CLB,243,FF,267,catapult_fpga_area
Throughput,0.5335985673945662,catapult,LUT,1145,FF,267,catapult_fpga_area
Throughput,0.5335985673945662,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5335985673945662,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5335985673945662,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5113546295491387,catapult,CLB,349,FF,274,catapult_fpga_area
Throughput,0.5113546295491387,catapult,LUT,1608,FF,274,catapult_fpga_area
Throughput,0.5113546295491387,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5113546295491387,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5113546295491387,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.49135896130646445,catapult,CLB,260,FF,266,catapult_fpga_area
Throughput,0.49135896130646445,catapult,LUT,1310,FF,266,catapult_fpga_area
Throughput,0.49135896130646445,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.49135896130646445,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.49135896130646445,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5238877078131565,catapult,CLB,324,FF,268,catapult_fpga_area
Throughput,0.5238877078131565,catapult,LUT,1645,FF,268,catapult_fpga_area
Throughput,0.5238877078131565,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5238877078131565,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5238877078131565,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5283488201178324,catapult,CLB,469,FF,279,catapult_fpga_area
Throughput,0.5283488201178324,catapult,LUT,2392,FF,279,catapult_fpga_area
Throughput,0.5283488201178324,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.5283488201178324,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.5283488201178324,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.4366621544910703,catapult,CLB,144,FF,352,catapult_fpga_area
Throughput,0.4366621544910703,catapult,LUT,758,FF,352,catapult_fpga_area
Throughput,0.4366621544910703,catapult,FF,352,FF,352,catapult_fpga_area
Throughput,0.4366621544910703,catapult,DSP,1,FF,352,catapult_fpga_area
Throughput,0.4366621544910703,catapult,BRAM,0,FF,352,catapult_fpga_area
Throughput,0.49078815178507007,catapult,CLB,230,FF,360,catapult_fpga_area
Throughput,0.49078815178507007,catapult,LUT,984,FF,360,catapult_fpga_area
Throughput,0.49078815178507007,catapult,FF,360,FF,360,catapult_fpga_area
Throughput,0.49078815178507007,catapult,DSP,1,FF,360,catapult_fpga_area
Throughput,0.49078815178507007,catapult,BRAM,0,FF,360,catapult_fpga_area
Throughput,0.46097607073216834,catapult,CLB,274,FF,361,catapult_fpga_area
Throughput,0.46097607073216834,catapult,LUT,1229,FF,361,catapult_fpga_area
Throughput,0.46097607073216834,catapult,FF,361,FF,361,catapult_fpga_area
Throughput,0.46097607073216834,catapult,DSP,1,FF,361,catapult_fpga_area
Throughput,0.46097607073216834,catapult,BRAM,0,FF,361,catapult_fpga_area
Throughput,0.5632584274725918,catapult,CLB,188,FF,265,catapult_fpga_area
Throughput,0.5632584274725918,catapult,LUT,1009,FF,265,catapult_fpga_area
Throughput,0.5632584274725918,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5632584274725918,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5632584274725918,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5029093304768083,catapult,CLB,243,FF,267,catapult_fpga_area
Throughput,0.5029093304768083,catapult,LUT,1173,FF,267,catapult_fpga_area
Throughput,0.5029093304768083,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5029093304768083,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5029093304768083,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5338275865014221,catapult,CLB,407,FF,274,catapult_fpga_area
Throughput,0.5338275865014221,catapult,LUT,1695,FF,274,catapult_fpga_area
Throughput,0.5338275865014221,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5338275865014221,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5338275865014221,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5107447935952603,catapult,CLB,293,FF,271,catapult_fpga_area
Throughput,0.5107447935952603,catapult,LUT,1510,FF,271,catapult_fpga_area
Throughput,0.5107447935952603,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5107447935952603,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5107447935952603,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5337985209510582,catapult,CLB,353,FF,276,catapult_fpga_area
Throughput,0.5337985209510582,catapult,LUT,1775,FF,276,catapult_fpga_area
Throughput,0.5337985209510582,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5337985209510582,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5337985209510582,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5049018395088719,catapult,CLB,495,FF,282,catapult_fpga_area
Throughput,0.5049018395088719,catapult,LUT,2458,FF,282,catapult_fpga_area
Throughput,0.5049018395088719,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.5049018395088719,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.5049018395088719,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.4806571544615799,catapult,CLB,375,FF,280,catapult_fpga_area
Throughput,0.4806571544615799,catapult,LUT,2103,FF,280,catapult_fpga_area
Throughput,0.4806571544615799,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.4806571544615799,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.4806571544615799,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.4680968586019819,catapult,CLB,595,FF,285,catapult_fpga_area
Throughput,0.4680968586019819,catapult,LUT,3117,FF,285,catapult_fpga_area
Throughput,0.4680968586019819,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.4680968586019819,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.4680968586019819,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.49345481532946994,catapult,CLB,684,FF,292,catapult_fpga_area
Throughput,0.49345481532946994,catapult,LUT,3545,FF,292,catapult_fpga_area
Throughput,0.49345481532946994,catapult,FF,292,FF,292,catapult_fpga_area
Throughput,0.49345481532946994,catapult,DSP,1,FF,292,catapult_fpga_area
Throughput,0.49345481532946994,catapult,BRAM,0,FF,292,catapult_fpga_area
Throughput,0.525496015689209,catapult,CLB,204,FF,265,catapult_fpga_area
Throughput,0.525496015689209,catapult,LUT,986,FF,265,catapult_fpga_area
Throughput,0.525496015689209,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.525496015689209,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.525496015689209,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.49642351677340596,catapult,CLB,254,FF,272,catapult_fpga_area
Throughput,0.49642351677340596,catapult,LUT,1276,FF,272,catapult_fpga_area
Throughput,0.49642351677340596,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.49642351677340596,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.49642351677340596,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5374390812801368,catapult,CLB,364,FF,274,catapult_fpga_area
Throughput,0.5374390812801368,catapult,LUT,1625,FF,274,catapult_fpga_area
Throughput,0.5374390812801368,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5374390812801368,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5374390812801368,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5267985032600926,catapult,CLB,296,FF,271,catapult_fpga_area
Throughput,0.5267985032600926,catapult,LUT,1597,FF,271,catapult_fpga_area
Throughput,0.5267985032600926,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5267985032600926,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5267985032600926,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5030866883765343,catapult,CLB,406,FF,281,catapult_fpga_area
Throughput,0.5030866883765343,catapult,LUT,2114,FF,281,catapult_fpga_area
Throughput,0.5030866883765343,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5030866883765343,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5030866883765343,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.492494870665922,catapult,CLB,501,FF,282,catapult_fpga_area
Throughput,0.492494870665922,catapult,LUT,2507,FF,282,catapult_fpga_area
Throughput,0.492494870665922,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.492494870665922,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.492494870665922,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.4701366828378014,catapult,CLB,460,FF,288,catapult_fpga_area
Throughput,0.4701366828378014,catapult,LUT,2366,FF,288,catapult_fpga_area
Throughput,0.4701366828378014,catapult,FF,288,FF,288,catapult_fpga_area
Throughput,0.4701366828378014,catapult,DSP,1,FF,288,catapult_fpga_area
Throughput,0.4701366828378014,catapult,BRAM,0,FF,288,catapult_fpga_area
Throughput,0.47351668530744023,catapult,CLB,571,FF,290,catapult_fpga_area
Throughput,0.47351668530744023,catapult,LUT,2998,FF,290,catapult_fpga_area
Throughput,0.47351668530744023,catapult,FF,290,FF,290,catapult_fpga_area
Throughput,0.47351668530744023,catapult,DSP,1,FF,290,catapult_fpga_area
Throughput,0.47351668530744023,catapult,BRAM,0,FF,290,catapult_fpga_area
Throughput,0.488427205786104,catapult,CLB,724,FF,298,catapult_fpga_area
Throughput,0.488427205786104,catapult,LUT,3737,FF,298,catapult_fpga_area
Throughput,0.488427205786104,catapult,FF,298,FF,298,catapult_fpga_area
Throughput,0.488427205786104,catapult,DSP,1,FF,298,catapult_fpga_area
Throughput,0.488427205786104,catapult,BRAM,0,FF,298,catapult_fpga_area
Throughput,0.5238879822716307,catapult,CLB,310,FF,275,catapult_fpga_area
Throughput,0.5238879822716307,catapult,LUT,1588,FF,275,catapult_fpga_area
Throughput,0.5238879822716307,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5238879822716307,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5238879822716307,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.4726331242089303,catapult,CLB,362,FF,275,catapult_fpga_area
Throughput,0.4726331242089303,catapult,LUT,1758,FF,275,catapult_fpga_area
Throughput,0.4726331242089303,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.4726331242089303,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.4726331242089303,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5026618458044575,catapult,CLB,520,FF,284,catapult_fpga_area
Throughput,0.5026618458044575,catapult,LUT,2371,FF,284,catapult_fpga_area
Throughput,0.5026618458044575,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.5026618458044575,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.5026618458044575,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.5161279667035527,catapult,CLB,469,FF,279,catapult_fpga_area
Throughput,0.5161279667035527,catapult,LUT,2625,FF,279,catapult_fpga_area
Throughput,0.5161279667035527,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.5161279667035527,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.5161279667035527,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.4853475986699534,catapult,CLB,724,FF,310,catapult_fpga_area
Throughput,0.4853475986699534,catapult,LUT,4244,FF,310,catapult_fpga_area
Throughput,0.4853475986699534,catapult,FF,310,FF,310,catapult_fpga_area
Throughput,0.4853475986699534,catapult,DSP,1,FF,310,catapult_fpga_area
Throughput,0.4853475986699534,catapult,BRAM,0,FF,310,catapult_fpga_area
Throughput,0.4743756504876107,catapult,CLB,808,FF,307,catapult_fpga_area
Throughput,0.4743756504876107,catapult,LUT,4178,FF,307,catapult_fpga_area
Throughput,0.4743756504876107,catapult,FF,307,FF,307,catapult_fpga_area
Throughput,0.4743756504876107,catapult,DSP,1,FF,307,catapult_fpga_area
Throughput,0.4743756504876107,catapult,BRAM,0,FF,307,catapult_fpga_area
Throughput,0.5208311632034867,catapult,CLB,133,FF,339,catapult_fpga_area
Throughput,0.5208311632034867,catapult,LUT,643,FF,339,catapult_fpga_area
Throughput,0.5208311632034867,catapult,FF,339,FF,339,catapult_fpga_area
Throughput,0.5208311632034867,catapult,DSP,1,FF,339,catapult_fpga_area
Throughput,0.5208311632034867,catapult,BRAM,0,FF,339,catapult_fpga_area
Throughput,0.4854331228495313,catapult,CLB,194,FF,341,catapult_fpga_area
Throughput,0.4854331228495313,catapult,LUT,940,FF,341,catapult_fpga_area
Throughput,0.4854331228495313,catapult,FF,341,FF,341,catapult_fpga_area
Throughput,0.4854331228495313,catapult,DSP,1,FF,341,catapult_fpga_area
Throughput,0.4854331228495313,catapult,BRAM,0,FF,341,catapult_fpga_area
Throughput,0.5259744597321844,catapult,CLB,292,FF,349,catapult_fpga_area
Throughput,0.5259744597321844,catapult,LUT,1315,FF,349,catapult_fpga_area
Throughput,0.5259744597321844,catapult,FF,349,FF,349,catapult_fpga_area
Throughput,0.5259744597321844,catapult,DSP,1,FF,349,catapult_fpga_area
Throughput,0.5259744597321844,catapult,BRAM,0,FF,349,catapult_fpga_area
Throughput,0.5536574333216512,catapult,CLB,137,FF,265,catapult_fpga_area
Throughput,0.5536574333216512,catapult,LUT,709,FF,265,catapult_fpga_area
Throughput,0.5536574333216512,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5536574333216512,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5536574333216512,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5669715272568727,catapult,CLB,200,FF,267,catapult_fpga_area
Throughput,0.5669715272568727,catapult,LUT,944,FF,267,catapult_fpga_area
Throughput,0.5669715272568727,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5669715272568727,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5669715272568727,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.52400465316132,catapult,CLB,285,FF,276,catapult_fpga_area
Throughput,0.52400465316132,catapult,LUT,1428,FF,276,catapult_fpga_area
Throughput,0.52400465316132,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.52400465316132,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.52400465316132,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5405861251002787,catapult,CLB,224,FF,266,catapult_fpga_area
Throughput,0.5405861251002787,catapult,LUT,1123,FF,266,catapult_fpga_area
Throughput,0.5405861251002787,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5405861251002787,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5405861251002787,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5040838351907982,catapult,CLB,288,FF,268,catapult_fpga_area
Throughput,0.5040838351907982,catapult,LUT,1348,FF,268,catapult_fpga_area
Throughput,0.5040838351907982,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5040838351907982,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5040838351907982,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5207527793877718,catapult,CLB,455,FF,280,catapult_fpga_area
Throughput,0.5207527793877718,catapult,LUT,2317,FF,280,catapult_fpga_area
Throughput,0.5207527793877718,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.5207527793877718,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.5207527793877718,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.49897211743807757,catapult,CLB,262,FF,267,catapult_fpga_area
Throughput,0.49897211743807757,catapult,LUT,1337,FF,267,catapult_fpga_area
Throughput,0.49897211743807757,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.49897211743807757,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.49897211743807757,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.49371988308713166,catapult,CLB,405,FF,271,catapult_fpga_area
Throughput,0.49371988308713166,catapult,LUT,2176,FF,271,catapult_fpga_area
Throughput,0.49371988308713166,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.49371988308713166,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.49371988308713166,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.525720065630893,catapult,CLB,618,FF,278,catapult_fpga_area
Throughput,0.525720065630893,catapult,LUT,3181,FF,278,catapult_fpga_area
Throughput,0.525720065630893,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.525720065630893,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.525720065630893,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5420336234297286,catapult,CLB,157,FF,265,catapult_fpga_area
Throughput,0.5420336234297286,catapult,LUT,777,FF,265,catapult_fpga_area
Throughput,0.5420336234297286,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5420336234297286,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5420336234297286,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5583803396515931,catapult,CLB,198,FF,267,catapult_fpga_area
Throughput,0.5583803396515931,catapult,LUT,995,FF,267,catapult_fpga_area
Throughput,0.5583803396515931,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5583803396515931,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5583803396515931,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5288117810803836,catapult,CLB,290,FF,276,catapult_fpga_area
Throughput,0.5288117810803836,catapult,LUT,1483,FF,276,catapult_fpga_area
Throughput,0.5288117810803836,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5288117810803836,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5288117810803836,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5216606545276232,catapult,CLB,217,FF,266,catapult_fpga_area
Throughput,0.5216606545276232,catapult,LUT,1172,FF,266,catapult_fpga_area
Throughput,0.5216606545276232,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5216606545276232,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5216606545276232,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.514752550727577,catapult,CLB,294,FF,269,catapult_fpga_area
Throughput,0.514752550727577,catapult,LUT,1596,FF,269,catapult_fpga_area
Throughput,0.514752550727577,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.514752550727577,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.514752550727577,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5018792869901346,catapult,CLB,461,FF,281,catapult_fpga_area
Throughput,0.5018792869901346,catapult,LUT,2213,FF,281,catapult_fpga_area
Throughput,0.5018792869901346,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5018792869901346,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5018792869901346,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.5248068317254126,catapult,CLB,296,FF,267,catapult_fpga_area
Throughput,0.5248068317254126,catapult,LUT,1584,FF,267,catapult_fpga_area
Throughput,0.5248068317254126,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5248068317254126,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5248068317254126,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.4872909643585643,catapult,CLB,418,FF,271,catapult_fpga_area
Throughput,0.4872909643585643,catapult,LUT,2186,FF,271,catapult_fpga_area
Throughput,0.4872909643585643,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.4872909643585643,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.4872909643585643,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.514297998660768,catapult,CLB,654,FF,283,catapult_fpga_area
Throughput,0.514297998660768,catapult,LUT,3153,FF,283,catapult_fpga_area
Throughput,0.514297998660768,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.514297998660768,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.514297998660768,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.5311557364553959,catapult,CLB,210,FF,266,catapult_fpga_area
Throughput,0.5311557364553959,catapult,LUT,1044,FF,266,catapult_fpga_area
Throughput,0.5311557364553959,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5311557364553959,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5311557364553959,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5305025716112158,catapult,CLB,289,FF,270,catapult_fpga_area
Throughput,0.5305025716112158,catapult,LUT,1510,FF,270,catapult_fpga_area
Throughput,0.5305025716112158,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5305025716112158,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5305025716112158,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5247594633809728,catapult,CLB,451,FF,283,catapult_fpga_area
Throughput,0.5247594633809728,catapult,LUT,2209,FF,283,catapult_fpga_area
Throughput,0.5247594633809728,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.5247594633809728,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.5247594633809728,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.5070101762012466,catapult,CLB,316,FF,267,catapult_fpga_area
Throughput,0.5070101762012466,catapult,LUT,1799,FF,267,catapult_fpga_area
Throughput,0.5070101762012466,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5070101762012466,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5070101762012466,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.4973095553057957,catapult,CLB,440,FF,271,catapult_fpga_area
Throughput,0.4973095553057957,catapult,LUT,2363,FF,271,catapult_fpga_area
Throughput,0.4973095553057957,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.4973095553057957,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.4973095553057957,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.4860489373512083,catapult,CLB,627,FF,282,catapult_fpga_area
Throughput,0.4860489373512083,catapult,LUT,3234,FF,282,catapult_fpga_area
Throughput,0.4860489373512083,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.4860489373512083,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.4860489373512083,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.5282290908437826,catapult,CLB,300,FF,267,catapult_fpga_area
Throughput,0.5282290908437826,catapult,LUT,1606,FF,267,catapult_fpga_area
Throughput,0.5282290908437826,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5282290908437826,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5282290908437826,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.49902241508884093,catapult,CLB,462,FF,271,catapult_fpga_area
Throughput,0.49902241508884093,catapult,LUT,2319,FF,271,catapult_fpga_area
Throughput,0.49902241508884093,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.49902241508884093,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.49902241508884093,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.49638113334733125,catapult,CLB,655,FF,281,catapult_fpga_area
Throughput,0.49638113334733125,catapult,LUT,3276,FF,281,catapult_fpga_area
Throughput,0.49638113334733125,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.49638113334733125,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.49638113334733125,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.6324358646789628,catapult,CLB,81,FF,282,catapult_fpga_area
Throughput,0.6324358646789628,catapult,LUT,352,FF,282,catapult_fpga_area
Throughput,0.6324358646789628,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.6324358646789628,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.6324358646789628,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.6163723283341429,catapult,CLB,128,FF,284,catapult_fpga_area
Throughput,0.6163723283341429,catapult,LUT,447,FF,284,catapult_fpga_area
Throughput,0.6163723283341429,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.6163723283341429,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.6163723283341429,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.6059074767164905,catapult,CLB,147,FF,294,catapult_fpga_area
Throughput,0.6059074767164905,catapult,LUT,575,FF,294,catapult_fpga_area
Throughput,0.6059074767164905,catapult,FF,294,FF,294,catapult_fpga_area
Throughput,0.6059074767164905,catapult,DSP,1,FF,294,catapult_fpga_area
Throughput,0.6059074767164905,catapult,BRAM,0,FF,294,catapult_fpga_area
Throughput,0.6166372427928981,catapult,CLB,85,FF,310,catapult_fpga_area
Throughput,0.6166372427928981,catapult,LUT,378,FF,310,catapult_fpga_area
Throughput,0.6166372427928981,catapult,FF,310,FF,310,catapult_fpga_area
Throughput,0.6166372427928981,catapult,DSP,1,FF,310,catapult_fpga_area
Throughput,0.6166372427928981,catapult,BRAM,0,FF,310,catapult_fpga_area
Throughput,0.6041814187629748,catapult,CLB,105,FF,312,catapult_fpga_area
Throughput,0.6041814187629748,catapult,LUT,479,FF,312,catapult_fpga_area
Throughput,0.6041814187629748,catapult,FF,312,FF,312,catapult_fpga_area
Throughput,0.6041814187629748,catapult,DSP,1,FF,312,catapult_fpga_area
Throughput,0.6041814187629748,catapult,BRAM,0,FF,312,catapult_fpga_area
Throughput,0.59654445658081,catapult,CLB,153,FF,321,catapult_fpga_area
Throughput,0.59654445658081,catapult,LUT,624,FF,321,catapult_fpga_area
Throughput,0.59654445658081,catapult,FF,321,FF,321,catapult_fpga_area
Throughput,0.59654445658081,catapult,DSP,1,FF,321,catapult_fpga_area
Throughput,0.59654445658081,catapult,BRAM,0,FF,321,catapult_fpga_area
Throughput,0.5079148369034667,catapult,CLB,135,FF,367,catapult_fpga_area
Throughput,0.5079148369034667,catapult,LUT,596,FF,367,catapult_fpga_area
Throughput,0.5079148369034667,catapult,FF,367,FF,367,catapult_fpga_area
Throughput,0.5079148369034667,catapult,DSP,1,FF,367,catapult_fpga_area
Throughput,0.5079148369034667,catapult,BRAM,0,FF,367,catapult_fpga_area
Throughput,0.4486367052120369,catapult,CLB,164,FF,369,catapult_fpga_area
Throughput,0.4486367052120369,catapult,LUT,724,FF,369,catapult_fpga_area
Throughput,0.4486367052120369,catapult,FF,369,FF,369,catapult_fpga_area
Throughput,0.4486367052120369,catapult,DSP,1,FF,369,catapult_fpga_area
Throughput,0.4486367052120369,catapult,BRAM,0,FF,369,catapult_fpga_area
Throughput,0.5121402854669951,catapult,CLB,207,FF,376,catapult_fpga_area
Throughput,0.5121402854669951,catapult,LUT,1010,FF,376,catapult_fpga_area
Throughput,0.5121402854669951,catapult,FF,376,FF,376,catapult_fpga_area
Throughput,0.5121402854669951,catapult,DSP,1,FF,376,catapult_fpga_area
Throughput,0.5121402854669951,catapult,BRAM,0,FF,376,catapult_fpga_area
Throughput,0.5274854189843057,catapult,CLB,157,FF,263,catapult_fpga_area
Throughput,0.5274854189843057,catapult,LUT,815,FF,263,catapult_fpga_area
Throughput,0.5274854189843057,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5274854189843057,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5274854189843057,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.557532628203234,catapult,CLB,208,FF,265,catapult_fpga_area
Throughput,0.557532628203234,catapult,LUT,1093,FF,265,catapult_fpga_area
Throughput,0.557532628203234,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.557532628203234,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.557532628203234,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5327781075082287,catapult,CLB,292,FF,272,catapult_fpga_area
Throughput,0.5327781075082287,catapult,LUT,1337,FF,272,catapult_fpga_area
Throughput,0.5327781075082287,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5327781075082287,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5327781075082287,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.6014455141487051,catapult,CLB,93,FF,255,catapult_fpga_area
Throughput,0.6014455141487051,catapult,LUT,375,FF,255,catapult_fpga_area
Throughput,0.6014455141487051,catapult,FF,255,FF,255,catapult_fpga_area
Throughput,0.6014455141487051,catapult,DSP,1,FF,255,catapult_fpga_area
Throughput,0.6014455141487051,catapult,BRAM,0,FF,255,catapult_fpga_area
Throughput,0.5831124794817296,catapult,CLB,125,FF,257,catapult_fpga_area
Throughput,0.5831124794817296,catapult,LUT,471,FF,257,catapult_fpga_area
Throughput,0.5831124794817296,catapult,FF,257,FF,257,catapult_fpga_area
Throughput,0.5831124794817296,catapult,DSP,1,FF,257,catapult_fpga_area
Throughput,0.5831124794817296,catapult,BRAM,0,FF,257,catapult_fpga_area
Throughput,0.6078155352788294,catapult,CLB,148,FF,266,catapult_fpga_area
Throughput,0.6078155352788294,catapult,LUT,633,FF,266,catapult_fpga_area
Throughput,0.6078155352788294,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.6078155352788294,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.6078155352788294,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5301957058389393,catapult,CLB,132,FF,368,catapult_fpga_area
Throughput,0.5301957058389393,catapult,LUT,627,FF,368,catapult_fpga_area
Throughput,0.5301957058389393,catapult,FF,368,FF,368,catapult_fpga_area
Throughput,0.5301957058389393,catapult,DSP,1,FF,368,catapult_fpga_area
Throughput,0.5301957058389393,catapult,BRAM,0,FF,368,catapult_fpga_area
Throughput,0.5231430644569801,catapult,CLB,182,FF,370,catapult_fpga_area
Throughput,0.5231430644569801,catapult,LUT,791,FF,370,catapult_fpga_area
Throughput,0.5231430644569801,catapult,FF,370,FF,370,catapult_fpga_area
Throughput,0.5231430644569801,catapult,DSP,1,FF,370,catapult_fpga_area
Throughput,0.5231430644569801,catapult,BRAM,0,FF,370,catapult_fpga_area
Throughput,0.508426922019004,catapult,CLB,237,FF,377,catapult_fpga_area
Throughput,0.508426922019004,catapult,LUT,978,FF,377,catapult_fpga_area
Throughput,0.508426922019004,catapult,FF,377,FF,377,catapult_fpga_area
Throughput,0.508426922019004,catapult,DSP,1,FF,377,catapult_fpga_area
Throughput,0.508426922019004,catapult,BRAM,0,FF,377,catapult_fpga_area
Throughput,0.5291758456626895,catapult,CLB,181,FF,263,catapult_fpga_area
Throughput,0.5291758456626895,catapult,LUT,802,FF,263,catapult_fpga_area
Throughput,0.5291758456626895,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5291758456626895,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5291758456626895,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5272709824851125,catapult,CLB,225,FF,265,catapult_fpga_area
Throughput,0.5272709824851125,catapult,LUT,1027,FF,265,catapult_fpga_area
Throughput,0.5272709824851125,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5272709824851125,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5272709824851125,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5126969397119668,catapult,CLB,319,FF,274,catapult_fpga_area
Throughput,0.5126969397119668,catapult,LUT,1347,FF,274,catapult_fpga_area
Throughput,0.5126969397119668,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5126969397119668,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5126969397119668,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5093947677007041,catapult,CLB,234,FF,264,catapult_fpga_area
Throughput,0.5093947677007041,catapult,LUT,1211,FF,264,catapult_fpga_area
Throughput,0.5093947677007041,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5093947677007041,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5093947677007041,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5281414912180633,catapult,CLB,279,FF,268,catapult_fpga_area
Throughput,0.5281414912180633,catapult,LUT,1426,FF,268,catapult_fpga_area
Throughput,0.5281414912180633,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5281414912180633,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5281414912180633,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5257231058459358,catapult,CLB,454,FF,279,catapult_fpga_area
Throughput,0.5257231058459358,catapult,LUT,2022,FF,279,catapult_fpga_area
Throughput,0.5257231058459358,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.5257231058459358,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.5257231058459358,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.47604630216753396,catapult,CLB,119,FF,370,catapult_fpga_area
Throughput,0.47604630216753396,catapult,LUT,602,FF,370,catapult_fpga_area
Throughput,0.47604630216753396,catapult,FF,370,FF,370,catapult_fpga_area
Throughput,0.47604630216753396,catapult,DSP,1,FF,370,catapult_fpga_area
Throughput,0.47604630216753396,catapult,BRAM,0,FF,370,catapult_fpga_area
Throughput,0.5061148799799173,catapult,CLB,176,FF,372,catapult_fpga_area
Throughput,0.5061148799799173,catapult,LUT,747,FF,372,catapult_fpga_area
Throughput,0.5061148799799173,catapult,FF,372,FF,372,catapult_fpga_area
Throughput,0.5061148799799173,catapult,DSP,1,FF,372,catapult_fpga_area
Throughput,0.5061148799799173,catapult,BRAM,0,FF,372,catapult_fpga_area
Throughput,0.5126519949083403,catapult,CLB,227,FF,379,catapult_fpga_area
Throughput,0.5126519949083403,catapult,LUT,948,FF,379,catapult_fpga_area
Throughput,0.5126519949083403,catapult,FF,379,FF,379,catapult_fpga_area
Throughput,0.5126519949083403,catapult,DSP,1,FF,379,catapult_fpga_area
Throughput,0.5126519949083403,catapult,BRAM,0,FF,379,catapult_fpga_area
Throughput,0.5595310234773622,catapult,CLB,163,FF,263,catapult_fpga_area
Throughput,0.5595310234773622,catapult,LUT,795,FF,263,catapult_fpga_area
Throughput,0.5595310234773622,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5595310234773622,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5595310234773622,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.49302371444066456,catapult,CLB,188,FF,265,catapult_fpga_area
Throughput,0.49302371444066456,catapult,LUT,961,FF,265,catapult_fpga_area
Throughput,0.49302371444066456,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.49302371444066456,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.49302371444066456,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5347350521500359,catapult,CLB,276,FF,272,catapult_fpga_area
Throughput,0.5347350521500359,catapult,LUT,1386,FF,272,catapult_fpga_area
Throughput,0.5347350521500359,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5347350521500359,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5347350521500359,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5098050811252826,catapult,CLB,261,FF,264,catapult_fpga_area
Throughput,0.5098050811252826,catapult,LUT,1279,FF,264,catapult_fpga_area
Throughput,0.5098050811252826,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5098050811252826,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5098050811252826,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5084015904835356,catapult,CLB,310,FF,267,catapult_fpga_area
Throughput,0.5084015904835356,catapult,LUT,1584,FF,267,catapult_fpga_area
Throughput,0.5084015904835356,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5084015904835356,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5084015904835356,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.4856728925074757,catapult,CLB,469,FF,280,catapult_fpga_area
Throughput,0.4856728925074757,catapult,LUT,2191,FF,280,catapult_fpga_area
Throughput,0.4856728925074757,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.4856728925074757,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.4856728925074757,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.46007196445668025,catapult,CLB,358,FF,269,catapult_fpga_area
Throughput,0.46007196445668025,catapult,LUT,1816,FF,269,catapult_fpga_area
Throughput,0.46007196445668025,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.46007196445668025,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.46007196445668025,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.46916770587313517,catapult,CLB,465,FF,272,catapult_fpga_area
Throughput,0.46916770587313517,catapult,LUT,2527,FF,272,catapult_fpga_area
Throughput,0.46916770587313517,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.46916770587313517,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.46916770587313517,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.48910111529727324,catapult,CLB,688,FF,283,catapult_fpga_area
Throughput,0.48910111529727324,catapult,LUT,3465,FF,283,catapult_fpga_area
Throughput,0.48910111529727324,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.48910111529727324,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.48910111529727324,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.5313160326206791,catapult,CLB,154,FF,263,catapult_fpga_area
Throughput,0.5313160326206791,catapult,LUT,782,FF,263,catapult_fpga_area
Throughput,0.5313160326206791,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5313160326206791,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5313160326206791,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5514621743822659,catapult,CLB,199,FF,265,catapult_fpga_area
Throughput,0.5514621743822659,catapult,LUT,916,FF,265,catapult_fpga_area
Throughput,0.5514621743822659,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5514621743822659,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5514621743822659,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5235218360957836,catapult,CLB,330,FF,274,catapult_fpga_area
Throughput,0.5235218360957836,catapult,LUT,1334,FF,274,catapult_fpga_area
Throughput,0.5235218360957836,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5235218360957836,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5235218360957836,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.48580596423982303,catapult,CLB,226,FF,264,catapult_fpga_area
Throughput,0.48580596423982303,catapult,LUT,1159,FF,264,catapult_fpga_area
Throughput,0.48580596423982303,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.48580596423982303,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.48580596423982303,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.47536650757734217,catapult,CLB,289,FF,266,catapult_fpga_area
Throughput,0.47536650757734217,catapult,LUT,1491,FF,266,catapult_fpga_area
Throughput,0.47536650757734217,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.47536650757734217,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.47536650757734217,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5288098235943309,catapult,CLB,507,FF,285,catapult_fpga_area
Throughput,0.5288098235943309,catapult,LUT,2194,FF,285,catapult_fpga_area
Throughput,0.5288098235943309,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.5288098235943309,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.5288098235943309,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.4817074022531382,catapult,CLB,401,FF,268,catapult_fpga_area
Throughput,0.4817074022531382,catapult,LUT,2045,FF,268,catapult_fpga_area
Throughput,0.4817074022531382,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.4817074022531382,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.4817074022531382,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.518770948619369,catapult,CLB,508,FF,274,catapult_fpga_area
Throughput,0.518770948619369,catapult,LUT,2721,FF,274,catapult_fpga_area
Throughput,0.518770948619369,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.518770948619369,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.518770948619369,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.4890841312740935,catapult,CLB,695,FF,284,catapult_fpga_area
Throughput,0.4890841312740935,catapult,LUT,3443,FF,284,catapult_fpga_area
Throughput,0.4890841312740935,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.4890841312740935,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.4890841312740935,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.5858814293163349,catapult,CLB,103,FF,330,catapult_fpga_area
Throughput,0.5858814293163349,catapult,LUT,429,FF,330,catapult_fpga_area
Throughput,0.5858814293163349,catapult,FF,330,FF,330,catapult_fpga_area
Throughput,0.5858814293163349,catapult,DSP,1,FF,330,catapult_fpga_area
Throughput,0.5858814293163349,catapult,BRAM,0,FF,330,catapult_fpga_area
Throughput,0.5826005189805423,catapult,CLB,134,FF,332,catapult_fpga_area
Throughput,0.5826005189805423,catapult,LUT,548,FF,332,catapult_fpga_area
Throughput,0.5826005189805423,catapult,FF,332,FF,332,catapult_fpga_area
Throughput,0.5826005189805423,catapult,DSP,1,FF,332,catapult_fpga_area
Throughput,0.5826005189805423,catapult,BRAM,0,FF,332,catapult_fpga_area
Throughput,0.5664323147369829,catapult,CLB,240,FF,305,catapult_fpga_area
Throughput,0.5664323147369829,catapult,LUT,753,FF,305,catapult_fpga_area
Throughput,0.5664323147369829,catapult,FF,305,FF,305,catapult_fpga_area
Throughput,0.5664323147369829,catapult,DSP,1,FF,305,catapult_fpga_area
Throughput,0.5664323147369829,catapult,BRAM,0,FF,305,catapult_fpga_area
Throughput,0.5091167537086609,catapult,CLB,120,FF,407,catapult_fpga_area
Throughput,0.5091167537086609,catapult,LUT,638,FF,407,catapult_fpga_area
Throughput,0.5091167537086609,catapult,FF,407,FF,407,catapult_fpga_area
Throughput,0.5091167537086609,catapult,DSP,1,FF,407,catapult_fpga_area
Throughput,0.5091167537086609,catapult,BRAM,0,FF,407,catapult_fpga_area
Throughput,0.4463693876303008,catapult,CLB,202,FF,409,catapult_fpga_area
Throughput,0.4463693876303008,catapult,LUT,856,FF,409,catapult_fpga_area
Throughput,0.4463693876303008,catapult,FF,409,FF,409,catapult_fpga_area
Throughput,0.4463693876303008,catapult,DSP,1,FF,409,catapult_fpga_area
Throughput,0.4463693876303008,catapult,BRAM,0,FF,409,catapult_fpga_area
Throughput,0.4627328818911337,catapult,CLB,280,FF,340,catapult_fpga_area
Throughput,0.4627328818911337,catapult,LUT,1073,FF,340,catapult_fpga_area
Throughput,0.4627328818911337,catapult,FF,340,FF,340,catapult_fpga_area
Throughput,0.4627328818911337,catapult,DSP,1,FF,340,catapult_fpga_area
Throughput,0.4627328818911337,catapult,BRAM,0,FF,340,catapult_fpga_area
Throughput,0.5433896647285769,catapult,CLB,235,FF,415,catapult_fpga_area
Throughput,0.5433896647285769,catapult,LUT,1045,FF,415,catapult_fpga_area
Throughput,0.5433896647285769,catapult,FF,415,FF,415,catapult_fpga_area
Throughput,0.5433896647285769,catapult,DSP,1,FF,415,catapult_fpga_area
Throughput,0.5433896647285769,catapult,BRAM,0,FF,415,catapult_fpga_area
Throughput,0.5022006432185838,catapult,CLB,258,FF,417,catapult_fpga_area
Throughput,0.5022006432185838,catapult,LUT,1225,FF,417,catapult_fpga_area
Throughput,0.5022006432185838,catapult,FF,417,FF,417,catapult_fpga_area
Throughput,0.5022006432185838,catapult,DSP,1,FF,417,catapult_fpga_area
Throughput,0.5022006432185838,catapult,BRAM,0,FF,417,catapult_fpga_area
Throughput,0.5448468925747176,catapult,CLB,331,FF,276,catapult_fpga_area
Throughput,0.5448468925747176,catapult,LUT,1347,FF,276,catapult_fpga_area
Throughput,0.5448468925747176,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5448468925747176,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5448468925747176,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5086237150893398,catapult,CLB,260,FF,571,catapult_fpga_area
Throughput,0.5086237150893398,catapult,LUT,1320,FF,571,catapult_fpga_area
Throughput,0.5086237150893398,catapult,FF,571,FF,571,catapult_fpga_area
Throughput,0.5086237150893398,catapult,DSP,1,FF,571,catapult_fpga_area
Throughput,0.5086237150893398,catapult,BRAM,0,FF,571,catapult_fpga_area
Throughput,0.5544239147429081,catapult,CLB,329,FF,576,catapult_fpga_area
Throughput,0.5544239147429081,catapult,LUT,1606,FF,576,catapult_fpga_area
Throughput,0.5544239147429081,catapult,FF,576,FF,576,catapult_fpga_area
Throughput,0.5544239147429081,catapult,DSP,1,FF,576,catapult_fpga_area
Throughput,0.5544239147429081,catapult,BRAM,0,FF,576,catapult_fpga_area
Throughput,0.47925933345570426,catapult,CLB,408,FF,282,catapult_fpga_area
Throughput,0.47925933345570426,catapult,LUT,1870,FF,282,catapult_fpga_area
Throughput,0.47925933345570426,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.47925933345570426,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.47925933345570426,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.4811960609290452,catapult,CLB,143,FF,408,catapult_fpga_area
Throughput,0.4811960609290452,catapult,LUT,678,FF,408,catapult_fpga_area
Throughput,0.4811960609290452,catapult,FF,408,FF,408,catapult_fpga_area
Throughput,0.4811960609290452,catapult,DSP,1,FF,408,catapult_fpga_area
Throughput,0.4811960609290452,catapult,BRAM,0,FF,408,catapult_fpga_area
Throughput,0.5132102894557354,catapult,CLB,185,FF,410,catapult_fpga_area
Throughput,0.5132102894557354,catapult,LUT,863,FF,410,catapult_fpga_area
Throughput,0.5132102894557354,catapult,FF,410,FF,410,catapult_fpga_area
Throughput,0.5132102894557354,catapult,DSP,1,FF,410,catapult_fpga_area
Throughput,0.5132102894557354,catapult,BRAM,0,FF,410,catapult_fpga_area
Throughput,0.5197129729193161,catapult,CLB,296,FF,341,catapult_fpga_area
Throughput,0.5197129729193161,catapult,LUT,1098,FF,341,catapult_fpga_area
Throughput,0.5197129729193161,catapult,FF,341,FF,341,catapult_fpga_area
Throughput,0.5197129729193161,catapult,DSP,1,FF,341,catapult_fpga_area
Throughput,0.5197129729193161,catapult,BRAM,0,FF,341,catapult_fpga_area
Throughput,0.5562452997272173,catapult,CLB,199,FF,416,catapult_fpga_area
Throughput,0.5562452997272173,catapult,LUT,1035,FF,416,catapult_fpga_area
Throughput,0.5562452997272173,catapult,FF,416,FF,416,catapult_fpga_area
Throughput,0.5562452997272173,catapult,DSP,1,FF,416,catapult_fpga_area
Throughput,0.5562452997272173,catapult,BRAM,0,FF,416,catapult_fpga_area
Throughput,0.5153279134578915,catapult,CLB,265,FF,419,catapult_fpga_area
Throughput,0.5153279134578915,catapult,LUT,1261,FF,419,catapult_fpga_area
Throughput,0.5153279134578915,catapult,FF,419,FF,419,catapult_fpga_area
Throughput,0.5153279134578915,catapult,DSP,1,FF,419,catapult_fpga_area
Throughput,0.5153279134578915,catapult,BRAM,0,FF,419,catapult_fpga_area
Throughput,0.5247724062074278,catapult,CLB,344,FF,274,catapult_fpga_area
Throughput,0.5247724062074278,catapult,LUT,1503,FF,274,catapult_fpga_area
Throughput,0.5247724062074278,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5247724062074278,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5247724062074278,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5175519997432942,catapult,CLB,314,FF,576,catapult_fpga_area
Throughput,0.5175519997432942,catapult,LUT,1579,FF,576,catapult_fpga_area
Throughput,0.5175519997432942,catapult,FF,576,FF,576,catapult_fpga_area
Throughput,0.5175519997432942,catapult,DSP,1,FF,576,catapult_fpga_area
Throughput,0.5175519997432942,catapult,BRAM,0,FF,576,catapult_fpga_area
Throughput,0.5121471050372741,catapult,CLB,387,FF,579,catapult_fpga_area
Throughput,0.5121471050372741,catapult,LUT,1929,FF,579,catapult_fpga_area
Throughput,0.5121471050372741,catapult,FF,579,FF,579,catapult_fpga_area
Throughput,0.5121471050372741,catapult,DSP,1,FF,579,catapult_fpga_area
Throughput,0.5121471050372741,catapult,BRAM,0,FF,579,catapult_fpga_area
Throughput,0.5006686429726901,catapult,CLB,449,FF,287,catapult_fpga_area
Throughput,0.5006686429726901,catapult,LUT,2246,FF,287,catapult_fpga_area
Throughput,0.5006686429726901,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.5006686429726901,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.5006686429726901,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.5004514071692666,catapult,CLB,517,FF,887,catapult_fpga_area
Throughput,0.5004514071692666,catapult,LUT,2448,FF,887,catapult_fpga_area
Throughput,0.5004514071692666,catapult,FF,887,FF,887,catapult_fpga_area
Throughput,0.5004514071692666,catapult,DSP,1,FF,887,catapult_fpga_area
Throughput,0.5004514071692666,catapult,BRAM,0,FF,887,catapult_fpga_area
Throughput,0.49482169100364687,catapult,CLB,647,FF,893,catapult_fpga_area
Throughput,0.49482169100364687,catapult,LUT,3503,FF,893,catapult_fpga_area
Throughput,0.49482169100364687,catapult,FF,893,FF,893,catapult_fpga_area
Throughput,0.49482169100364687,catapult,DSP,1,FF,893,catapult_fpga_area
Throughput,0.49482169100364687,catapult,BRAM,0,FF,893,catapult_fpga_area
Throughput,0.4955688709404857,catapult,CLB,709,FF,291,catapult_fpga_area
Throughput,0.4955688709404857,catapult,LUT,3441,FF,291,catapult_fpga_area
Throughput,0.4955688709404857,catapult,FF,291,FF,291,catapult_fpga_area
Throughput,0.4955688709404857,catapult,DSP,1,FF,291,catapult_fpga_area
Throughput,0.4955688709404857,catapult,BRAM,0,FF,291,catapult_fpga_area
Throughput,0.5578402211724909,catapult,CLB,206,FF,415,catapult_fpga_area
Throughput,0.5578402211724909,catapult,LUT,1022,FF,415,catapult_fpga_area
Throughput,0.5578402211724909,catapult,FF,415,FF,415,catapult_fpga_area
Throughput,0.5578402211724909,catapult,DSP,1,FF,415,catapult_fpga_area
Throughput,0.5578402211724909,catapult,BRAM,0,FF,415,catapult_fpga_area
Throughput,0.48337737706867395,catapult,CLB,265,FF,421,catapult_fpga_area
Throughput,0.48337737706867395,catapult,LUT,1281,FF,421,catapult_fpga_area
Throughput,0.48337737706867395,catapult,FF,421,FF,421,catapult_fpga_area
Throughput,0.48337737706867395,catapult,DSP,1,FF,421,catapult_fpga_area
Throughput,0.48337737706867395,catapult,BRAM,0,FF,421,catapult_fpga_area
Throughput,0.5291906875139574,catapult,CLB,336,FF,277,catapult_fpga_area
Throughput,0.5291906875139574,catapult,LUT,1588,FF,277,catapult_fpga_area
Throughput,0.5291906875139574,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5291906875139574,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5291906875139574,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.4896593733535204,catapult,CLB,349,FF,576,catapult_fpga_area
Throughput,0.4896593733535204,catapult,LUT,1580,FF,576,catapult_fpga_area
Throughput,0.4896593733535204,catapult,FF,576,FF,576,catapult_fpga_area
Throughput,0.4896593733535204,catapult,DSP,1,FF,576,catapult_fpga_area
Throughput,0.4896593733535204,catapult,BRAM,0,FF,576,catapult_fpga_area
Throughput,0.5243854988531689,catapult,CLB,427,FF,581,catapult_fpga_area
Throughput,0.5243854988531689,catapult,LUT,2044,FF,581,catapult_fpga_area
Throughput,0.5243854988531689,catapult,FF,581,FF,581,catapult_fpga_area
Throughput,0.5243854988531689,catapult,DSP,1,FF,581,catapult_fpga_area
Throughput,0.5243854988531689,catapult,BRAM,0,FF,581,catapult_fpga_area
Throughput,0.5356435998892289,catapult,CLB,496,FF,283,catapult_fpga_area
Throughput,0.5356435998892289,catapult,LUT,2198,FF,283,catapult_fpga_area
Throughput,0.5356435998892289,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.5356435998892289,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.5356435998892289,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.5229439022387752,catapult,CLB,536,FF,895,catapult_fpga_area
Throughput,0.5229439022387752,catapult,LUT,2625,FF,895,catapult_fpga_area
Throughput,0.5229439022387752,catapult,FF,895,FF,895,catapult_fpga_area
Throughput,0.5229439022387752,catapult,DSP,1,FF,895,catapult_fpga_area
Throughput,0.5229439022387752,catapult,BRAM,0,FF,895,catapult_fpga_area
Throughput,0.4795661652642554,catapult,CLB,678,FF,903,catapult_fpga_area
Throughput,0.4795661652642554,catapult,LUT,3607,FF,903,catapult_fpga_area
Throughput,0.4795661652642554,catapult,FF,903,FF,903,catapult_fpga_area
Throughput,0.4795661652642554,catapult,DSP,1,FF,903,catapult_fpga_area
Throughput,0.4795661652642554,catapult,BRAM,0,FF,903,catapult_fpga_area
Throughput,0.5151773833007312,catapult,CLB,738,FF,301,catapult_fpga_area
Throughput,0.5151773833007312,catapult,LUT,3693,FF,301,catapult_fpga_area
Throughput,0.5151773833007312,catapult,FF,301,FF,301,catapult_fpga_area
Throughput,0.5151773833007312,catapult,DSP,1,FF,301,catapult_fpga_area
Throughput,0.5151773833007312,catapult,BRAM,0,FF,301,catapult_fpga_area
Throughput,0.48497099146014583,catapult,CLB,345,FF,575,catapult_fpga_area
Throughput,0.48497099146014583,catapult,LUT,1694,FF,575,catapult_fpga_area
Throughput,0.48497099146014583,catapult,FF,575,FF,575,catapult_fpga_area
Throughput,0.48497099146014583,catapult,DSP,1,FF,575,catapult_fpga_area
Throughput,0.48497099146014583,catapult,BRAM,0,FF,575,catapult_fpga_area
Throughput,0.4747168195492184,catapult,CLB,424,FF,580,catapult_fpga_area
Throughput,0.4747168195492184,catapult,LUT,2003,FF,580,catapult_fpga_area
Throughput,0.4747168195492184,catapult,FF,580,FF,580,catapult_fpga_area
Throughput,0.4747168195492184,catapult,DSP,1,FF,580,catapult_fpga_area
Throughput,0.4747168195492184,catapult,BRAM,0,FF,580,catapult_fpga_area
Throughput,0.5143863576507769,catapult,CLB,512,FF,285,catapult_fpga_area
Throughput,0.5143863576507769,catapult,LUT,2435,FF,285,catapult_fpga_area
Throughput,0.5143863576507769,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.5143863576507769,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.5143863576507769,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.5059174636131513,catapult,CLB,553,FF,892,catapult_fpga_area
Throughput,0.5059174636131513,catapult,LUT,2683,FF,892,catapult_fpga_area
Throughput,0.5059174636131513,catapult,FF,892,FF,892,catapult_fpga_area
Throughput,0.5059174636131513,catapult,DSP,1,FF,892,catapult_fpga_area
Throughput,0.5059174636131513,catapult,BRAM,0,FF,892,catapult_fpga_area
Throughput,0.5046009514755541,catapult,CLB,657,FF,897,catapult_fpga_area
Throughput,0.5046009514755541,catapult,LUT,3594,FF,897,catapult_fpga_area
Throughput,0.5046009514755541,catapult,FF,897,FF,897,catapult_fpga_area
Throughput,0.5046009514755541,catapult,DSP,1,FF,897,catapult_fpga_area
Throughput,0.5046009514755541,catapult,BRAM,0,FF,897,catapult_fpga_area
Throughput,0.4877561024385366,catapult,CLB,765,FF,306,catapult_fpga_area
Throughput,0.4877561024385366,catapult,LUT,3969,FF,306,catapult_fpga_area
Throughput,0.4877561024385366,catapult,FF,306,FF,306,catapult_fpga_area
Throughput,0.4877561024385366,catapult,DSP,1,FF,306,catapult_fpga_area
Throughput,0.4877561024385366,catapult,BRAM,0,FF,306,catapult_fpga_area
Throughput,0.5441229282519506,catapult,CLB,120,FF,257,catapult_fpga_area
Throughput,0.5441229282519506,catapult,LUT,644,FF,257,catapult_fpga_area
Throughput,0.5441229282519506,catapult,FF,257,FF,257,catapult_fpga_area
Throughput,0.5441229282519506,catapult,DSP,1,FF,257,catapult_fpga_area
Throughput,0.5441229282519506,catapult,BRAM,0,FF,257,catapult_fpga_area
Throughput,0.5537564623379155,catapult,CLB,146,FF,259,catapult_fpga_area
Throughput,0.5537564623379155,catapult,LUT,749,FF,259,catapult_fpga_area
Throughput,0.5537564623379155,catapult,FF,259,FF,259,catapult_fpga_area
Throughput,0.5537564623379155,catapult,DSP,1,FF,259,catapult_fpga_area
Throughput,0.5537564623379155,catapult,BRAM,0,FF,259,catapult_fpga_area
Throughput,0.5003464899442864,catapult,CLB,249,FF,270,catapult_fpga_area
Throughput,0.5003464899442864,catapult,LUT,1082,FF,270,catapult_fpga_area
Throughput,0.5003464899442864,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5003464899442864,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5003464899442864,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5172684913140275,catapult,CLB,146,FF,374,catapult_fpga_area
Throughput,0.5172684913140275,catapult,LUT,820,FF,374,catapult_fpga_area
Throughput,0.5172684913140275,catapult,FF,374,FF,374,catapult_fpga_area
Throughput,0.5172684913140275,catapult,DSP,1,FF,374,catapult_fpga_area
Throughput,0.5172684913140275,catapult,BRAM,0,FF,374,catapult_fpga_area
Throughput,0.4546541582214657,catapult,CLB,222,FF,381,catapult_fpga_area
Throughput,0.4546541582214657,catapult,LUT,1068,FF,381,catapult_fpga_area
Throughput,0.4546541582214657,catapult,FF,381,FF,381,catapult_fpga_area
Throughput,0.4546541582214657,catapult,DSP,1,FF,381,catapult_fpga_area
Throughput,0.4546541582214657,catapult,BRAM,0,FF,381,catapult_fpga_area
Throughput,0.5137341692815736,catapult,CLB,269,FF,385,catapult_fpga_area
Throughput,0.5137341692815736,catapult,LUT,1302,FF,385,catapult_fpga_area
Throughput,0.5137341692815736,catapult,FF,385,FF,385,catapult_fpga_area
Throughput,0.5137341692815736,catapult,DSP,1,FF,385,catapult_fpga_area
Throughput,0.5137341692815736,catapult,BRAM,0,FF,385,catapult_fpga_area
Throughput,0.5386291349885407,catapult,CLB,213,FF,269,catapult_fpga_area
Throughput,0.5386291349885407,catapult,LUT,1058,FF,269,catapult_fpga_area
Throughput,0.5386291349885407,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5386291349885407,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5386291349885407,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5438231748070651,catapult,CLB,268,FF,270,catapult_fpga_area
Throughput,0.5438231748070651,catapult,LUT,1308,FF,270,catapult_fpga_area
Throughput,0.5438231748070651,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5438231748070651,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5438231748070651,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5079248982245484,catapult,CLB,398,FF,277,catapult_fpga_area
Throughput,0.5079248982245484,catapult,LUT,1803,FF,277,catapult_fpga_area
Throughput,0.5079248982245484,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5079248982245484,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5079248982245484,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.4800113666691627,catapult,CLB,314,FF,275,catapult_fpga_area
Throughput,0.4800113666691627,catapult,LUT,1693,FF,275,catapult_fpga_area
Throughput,0.4800113666691627,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.4800113666691627,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.4800113666691627,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.46744699151116265,catapult,CLB,408,FF,282,catapult_fpga_area
Throughput,0.46744699151116265,catapult,LUT,1940,FF,282,catapult_fpga_area
Throughput,0.46744699151116265,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.46744699151116265,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.46744699151116265,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.5179482000005179,catapult,CLB,547,FF,291,catapult_fpga_area
Throughput,0.5179482000005179,catapult,LUT,2814,FF,291,catapult_fpga_area
Throughput,0.5179482000005179,catapult,FF,291,FF,291,catapult_fpga_area
Throughput,0.5179482000005179,catapult,DSP,1,FF,291,catapult_fpga_area
Throughput,0.5179482000005179,catapult,BRAM,0,FF,291,catapult_fpga_area
Throughput,0.4685587694522173,catapult,CLB,149,FF,375,catapult_fpga_area
Throughput,0.4685587694522173,catapult,LUT,751,FF,375,catapult_fpga_area
Throughput,0.4685587694522173,catapult,FF,375,FF,375,catapult_fpga_area
Throughput,0.4685587694522173,catapult,DSP,1,FF,375,catapult_fpga_area
Throughput,0.4685587694522173,catapult,BRAM,0,FF,375,catapult_fpga_area
Throughput,0.4952005165931789,catapult,CLB,172,FF,382,catapult_fpga_area
Throughput,0.4952005165931789,catapult,LUT,900,FF,382,catapult_fpga_area
Throughput,0.4952005165931789,catapult,FF,382,FF,382,catapult_fpga_area
Throughput,0.4952005165931789,catapult,DSP,1,FF,382,catapult_fpga_area
Throughput,0.4952005165931789,catapult,BRAM,0,FF,382,catapult_fpga_area
Throughput,0.5165105169288904,catapult,CLB,298,FF,384,catapult_fpga_area
Throughput,0.5165105169288904,catapult,LUT,1201,FF,384,catapult_fpga_area
Throughput,0.5165105169288904,catapult,FF,384,FF,384,catapult_fpga_area
Throughput,0.5165105169288904,catapult,DSP,1,FF,384,catapult_fpga_area
Throughput,0.5165105169288904,catapult,BRAM,0,FF,384,catapult_fpga_area
Throughput,0.5485884818362354,catapult,CLB,205,FF,266,catapult_fpga_area
Throughput,0.5485884818362354,catapult,LUT,1085,FF,266,catapult_fpga_area
Throughput,0.5485884818362354,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5485884818362354,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5485884818362354,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5175187872257733,catapult,CLB,268,FF,267,catapult_fpga_area
Throughput,0.5175187872257733,catapult,LUT,1278,FF,267,catapult_fpga_area
Throughput,0.5175187872257733,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5175187872257733,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5175187872257733,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5409709779889729,catapult,CLB,392,FF,281,catapult_fpga_area
Throughput,0.5409709779889729,catapult,LUT,1766,FF,281,catapult_fpga_area
Throughput,0.5409709779889729,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5409709779889729,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5409709779889729,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.4865334829910327,catapult,CLB,321,FF,276,catapult_fpga_area
Throughput,0.4865334829910327,catapult,LUT,1663,FF,276,catapult_fpga_area
Throughput,0.4865334829910327,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.4865334829910327,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.4865334829910327,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.4942767692884095,catapult,CLB,376,FF,279,catapult_fpga_area
Throughput,0.4942767692884095,catapult,LUT,2031,FF,279,catapult_fpga_area
Throughput,0.4942767692884095,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.4942767692884095,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.4942767692884095,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.4863678390239181,catapult,CLB,641,FF,288,catapult_fpga_area
Throughput,0.4863678390239181,catapult,LUT,3000,FF,288,catapult_fpga_area
Throughput,0.4863678390239181,catapult,FF,288,FF,288,catapult_fpga_area
Throughput,0.4863678390239181,catapult,DSP,1,FF,288,catapult_fpga_area
Throughput,0.4863678390239181,catapult,BRAM,0,FF,288,catapult_fpga_area
Throughput,0.47638375188409776,catapult,CLB,498,FF,285,catapult_fpga_area
Throughput,0.47638375188409776,catapult,LUT,2662,FF,285,catapult_fpga_area
Throughput,0.47638375188409776,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.47638375188409776,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.47638375188409776,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.47275802778588033,catapult,CLB,629,FF,284,catapult_fpga_area
Throughput,0.47275802778588033,catapult,LUT,3202,FF,284,catapult_fpga_area
Throughput,0.47275802778588033,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.47275802778588033,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.47275802778588033,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.5042381214104549,catapult,CLB,776,FF,301,catapult_fpga_area
Throughput,0.5042381214104549,catapult,LUT,4051,FF,301,catapult_fpga_area
Throughput,0.5042381214104549,catapult,FF,301,FF,301,catapult_fpga_area
Throughput,0.5042381214104549,catapult,DSP,1,FF,301,catapult_fpga_area
Throughput,0.5042381214104549,catapult,BRAM,0,FF,301,catapult_fpga_area
Throughput,0.530778237667633,catapult,CLB,195,FF,267,catapult_fpga_area
Throughput,0.530778237667633,catapult,LUT,1006,FF,267,catapult_fpga_area
Throughput,0.530778237667633,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.530778237667633,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.530778237667633,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.505541748648687,catapult,CLB,234,FF,268,catapult_fpga_area
Throughput,0.505541748648687,catapult,LUT,1156,FF,268,catapult_fpga_area
Throughput,0.505541748648687,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.505541748648687,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.505541748648687,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5240274443653163,catapult,CLB,418,FF,278,catapult_fpga_area
Throughput,0.5240274443653163,catapult,LUT,1865,FF,278,catapult_fpga_area
Throughput,0.5240274443653163,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5240274443653163,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5240274443653163,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5043632464449956,catapult,CLB,309,FF,271,catapult_fpga_area
Throughput,0.5043632464449956,catapult,LUT,1693,FF,271,catapult_fpga_area
Throughput,0.5043632464449956,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5043632464449956,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5043632464449956,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5136114744912292,catapult,CLB,466,FF,282,catapult_fpga_area
Throughput,0.5136114744912292,catapult,LUT,2206,FF,282,catapult_fpga_area
Throughput,0.5136114744912292,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.5136114744912292,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.5136114744912292,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.44567112946880016,catapult,CLB,587,FF,287,catapult_fpga_area
Throughput,0.44567112946880016,catapult,LUT,2879,FF,287,catapult_fpga_area
Throughput,0.44567112946880016,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.44567112946880016,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.44567112946880016,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.4907115661206847,catapult,CLB,505,FF,286,catapult_fpga_area
Throughput,0.4907115661206847,catapult,LUT,2684,FF,286,catapult_fpga_area
Throughput,0.4907115661206847,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.4907115661206847,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.4907115661206847,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.4789221569504536,catapult,CLB,624,FF,292,catapult_fpga_area
Throughput,0.4789221569504536,catapult,LUT,3040,FF,292,catapult_fpga_area
Throughput,0.4789221569504536,catapult,FF,292,FF,292,catapult_fpga_area
Throughput,0.4789221569504536,catapult,DSP,1,FF,292,catapult_fpga_area
Throughput,0.4789221569504536,catapult,BRAM,0,FF,292,catapult_fpga_area
Throughput,0.49789440456310263,catapult,CLB,834,FF,302,catapult_fpga_area
Throughput,0.49789440456310263,catapult,LUT,4431,FF,302,catapult_fpga_area
Throughput,0.49789440456310263,catapult,FF,302,FF,302,catapult_fpga_area
Throughput,0.49789440456310263,catapult,DSP,1,FF,302,catapult_fpga_area
Throughput,0.49789440456310263,catapult,BRAM,0,FF,302,catapult_fpga_area
Throughput,0.4926955422385425,catapult,CLB,260,FF,274,catapult_fpga_area
Throughput,0.4926955422385425,catapult,LUT,1379,FF,274,catapult_fpga_area
Throughput,0.4926955422385425,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.4926955422385425,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.4926955422385425,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.49184714177788974,catapult,CLB,360,FF,276,catapult_fpga_area
Throughput,0.49184714177788974,catapult,LUT,1708,FF,276,catapult_fpga_area
Throughput,0.49184714177788974,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.49184714177788974,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.49184714177788974,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.506079277318792,catapult,CLB,520,FF,286,catapult_fpga_area
Throughput,0.506079277318792,catapult,LUT,2571,FF,286,catapult_fpga_area
Throughput,0.506079277318792,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.506079277318792,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.506079277318792,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.5075289380312242,catapult,CLB,500,FF,293,catapult_fpga_area
Throughput,0.5075289380312242,catapult,LUT,2748,FF,293,catapult_fpga_area
Throughput,0.5075289380312242,catapult,FF,293,FF,293,catapult_fpga_area
Throughput,0.5075289380312242,catapult,DSP,1,FF,293,catapult_fpga_area
Throughput,0.5075289380312242,catapult,BRAM,0,FF,293,catapult_fpga_area
Throughput,0.48556252661489596,catapult,CLB,654,FF,298,catapult_fpga_area
Throughput,0.48556252661489596,catapult,LUT,3488,FF,298,catapult_fpga_area
Throughput,0.48556252661489596,catapult,FF,298,FF,298,catapult_fpga_area
Throughput,0.48556252661489596,catapult,DSP,1,FF,298,catapult_fpga_area
Throughput,0.48556252661489596,catapult,BRAM,0,FF,298,catapult_fpga_area
Throughput,0.5249999737500013,catapult,CLB,796,FF,307,catapult_fpga_area
Throughput,0.5249999737500013,catapult,LUT,4429,FF,307,catapult_fpga_area
Throughput,0.5249999737500013,catapult,FF,307,FF,307,catapult_fpga_area
Throughput,0.5249999737500013,catapult,DSP,1,FF,307,catapult_fpga_area
Throughput,0.5249999737500013,catapult,BRAM,0,FF,307,catapult_fpga_area
Throughput,0.5186033389757376,catapult,CLB,126,FF,351,catapult_fpga_area
Throughput,0.5186033389757376,catapult,LUT,648,FF,351,catapult_fpga_area
Throughput,0.5186033389757376,catapult,FF,351,FF,351,catapult_fpga_area
Throughput,0.5186033389757376,catapult,DSP,3,FF,351,catapult_fpga_area
Throughput,0.5186033389757376,catapult,BRAM,0,FF,351,catapult_fpga_area
Throughput,0.5015593480129723,catapult,CLB,180,FF,354,catapult_fpga_area
Throughput,0.5015593480129723,catapult,LUT,935,FF,354,catapult_fpga_area
Throughput,0.5015593480129723,catapult,FF,354,FF,354,catapult_fpga_area
Throughput,0.5015593480129723,catapult,DSP,3,FF,354,catapult_fpga_area
Throughput,0.5015593480129723,catapult,BRAM,0,FF,354,catapult_fpga_area
Throughput,0.48164684689891674,catapult,CLB,271,FF,360,catapult_fpga_area
Throughput,0.48164684689891674,catapult,LUT,1224,FF,360,catapult_fpga_area
Throughput,0.48164684689891674,catapult,FF,360,FF,360,catapult_fpga_area
Throughput,0.48164684689891674,catapult,DSP,3,FF,360,catapult_fpga_area
Throughput,0.48164684689891674,catapult,BRAM,0,FF,360,catapult_fpga_area
Throughput,0.5322251695669391,catapult,CLB,162,FF,263,catapult_fpga_area
Throughput,0.5322251695669391,catapult,LUT,836,FF,263,catapult_fpga_area
Throughput,0.5322251695669391,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5322251695669391,catapult,DSP,3,FF,263,catapult_fpga_area
Throughput,0.5322251695669391,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5023303103095259,catapult,CLB,229,FF,266,catapult_fpga_area
Throughput,0.5023303103095259,catapult,LUT,1089,FF,266,catapult_fpga_area
Throughput,0.5023303103095259,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5023303103095259,catapult,DSP,3,FF,266,catapult_fpga_area
Throughput,0.5023303103095259,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5111881187612686,catapult,CLB,318,FF,272,catapult_fpga_area
Throughput,0.5111881187612686,catapult,LUT,1582,FF,272,catapult_fpga_area
Throughput,0.5111881187612686,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5111881187612686,catapult,DSP,3,FF,272,catapult_fpga_area
Throughput,0.5111881187612686,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5228569531347628,catapult,CLB,232,FF,264,catapult_fpga_area
Throughput,0.5228569531347628,catapult,LUT,1170,FF,264,catapult_fpga_area
Throughput,0.5228569531347628,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5228569531347628,catapult,DSP,3,FF,264,catapult_fpga_area
Throughput,0.5228569531347628,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5102579711224604,catapult,CLB,314,FF,267,catapult_fpga_area
Throughput,0.5102579711224604,catapult,LUT,1507,FF,267,catapult_fpga_area
Throughput,0.5102579711224604,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5102579711224604,catapult,DSP,3,FF,267,catapult_fpga_area
Throughput,0.5102579711224604,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.47690924655492684,catapult,CLB,468,FF,281,catapult_fpga_area
Throughput,0.47690924655492684,catapult,LUT,2314,FF,281,catapult_fpga_area
Throughput,0.47690924655492684,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.47690924655492684,catapult,DSP,3,FF,281,catapult_fpga_area
Throughput,0.47690924655492684,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.49298166650480435,catapult,CLB,310,FF,265,catapult_fpga_area
Throughput,0.49298166650480435,catapult,LUT,1657,FF,265,catapult_fpga_area
Throughput,0.49298166650480435,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.49298166650480435,catapult,DSP,3,FF,265,catapult_fpga_area
Throughput,0.49298166650480435,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.47909470264987275,catapult,CLB,412,FF,268,catapult_fpga_area
Throughput,0.47909470264987275,catapult,LUT,2133,FF,268,catapult_fpga_area
Throughput,0.47909470264987275,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.47909470264987275,catapult,DSP,3,FF,268,catapult_fpga_area
Throughput,0.47909470264987275,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5056176650677351,catapult,CLB,677,FF,284,catapult_fpga_area
Throughput,0.5056176650677351,catapult,LUT,3432,FF,284,catapult_fpga_area
Throughput,0.5056176650677351,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.5056176650677351,catapult,DSP,3,FF,284,catapult_fpga_area
Throughput,0.5056176650677351,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.5169895697354306,catapult,CLB,160,FF,263,catapult_fpga_area
Throughput,0.5169895697354306,catapult,LUT,817,FF,263,catapult_fpga_area
Throughput,0.5169895697354306,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5169895697354306,catapult,DSP,3,FF,263,catapult_fpga_area
Throughput,0.5169895697354306,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5004554144271287,catapult,CLB,215,FF,266,catapult_fpga_area
Throughput,0.5004554144271287,catapult,LUT,1041,FF,266,catapult_fpga_area
Throughput,0.5004554144271287,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5004554144271287,catapult,DSP,3,FF,266,catapult_fpga_area
Throughput,0.5004554144271287,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5149553327744352,catapult,CLB,309,FF,272,catapult_fpga_area
Throughput,0.5149553327744352,catapult,LUT,1624,FF,272,catapult_fpga_area
Throughput,0.5149553327744352,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5149553327744352,catapult,DSP,3,FF,272,catapult_fpga_area
Throughput,0.5149553327744352,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5267091580501437,catapult,CLB,202,FF,264,catapult_fpga_area
Throughput,0.5267091580501437,catapult,LUT,1098,FF,264,catapult_fpga_area
Throughput,0.5267091580501437,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5267091580501437,catapult,DSP,3,FF,264,catapult_fpga_area
Throughput,0.5267091580501437,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.4900216883599269,catapult,CLB,272,FF,267,catapult_fpga_area
Throughput,0.4900216883599269,catapult,LUT,1372,FF,267,catapult_fpga_area
Throughput,0.4900216883599269,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.4900216883599269,catapult,DSP,3,FF,267,catapult_fpga_area
Throughput,0.4900216883599269,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5168150959622271,catapult,CLB,473,FF,273,catapult_fpga_area
Throughput,0.5168150959622271,catapult,LUT,2258,FF,273,catapult_fpga_area
Throughput,0.5168150959622271,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5168150959622271,catapult,DSP,3,FF,273,catapult_fpga_area
Throughput,0.5168150959622271,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.505186241959961,catapult,CLB,328,FF,265,catapult_fpga_area
Throughput,0.505186241959961,catapult,LUT,1762,FF,265,catapult_fpga_area
Throughput,0.505186241959961,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.505186241959961,catapult,DSP,3,FF,265,catapult_fpga_area
Throughput,0.505186241959961,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.47387525707732703,catapult,CLB,435,FF,268,catapult_fpga_area
Throughput,0.47387525707732703,catapult,LUT,2240,FF,268,catapult_fpga_area
Throughput,0.47387525707732703,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.47387525707732703,catapult,DSP,3,FF,268,catapult_fpga_area
Throughput,0.47387525707732703,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5101379719158844,catapult,CLB,668,FF,278,catapult_fpga_area
Throughput,0.5101379719158844,catapult,LUT,3314,FF,278,catapult_fpga_area
Throughput,0.5101379719158844,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5101379719158844,catapult,DSP,3,FF,278,catapult_fpga_area
Throughput,0.5101379719158844,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5247154074808675,catapult,CLB,244,FF,264,catapult_fpga_area
Throughput,0.5247154074808675,catapult,LUT,1230,FF,264,catapult_fpga_area
Throughput,0.5247154074808675,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5247154074808675,catapult,DSP,3,FF,264,catapult_fpga_area
Throughput,0.5247154074808675,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5249704835345633,catapult,CLB,345,FF,267,catapult_fpga_area
Throughput,0.5249704835345633,catapult,LUT,1673,FF,267,catapult_fpga_area
Throughput,0.5249704835345633,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5249704835345633,catapult,DSP,3,FF,267,catapult_fpga_area
Throughput,0.5249704835345633,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.4783546894784451,catapult,CLB,344,FF,265,catapult_fpga_area
Throughput,0.4783546894784451,catapult,LUT,1866,FF,265,catapult_fpga_area
Throughput,0.4783546894784451,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.4783546894784451,catapult,DSP,3,FF,265,catapult_fpga_area
Throughput,0.4783546894784451,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5070482238354244,catapult,CLB,446,FF,268,catapult_fpga_area
Throughput,0.5070482238354244,catapult,LUT,2230,FF,268,catapult_fpga_area
Throughput,0.5070482238354244,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5070482238354244,catapult,DSP,3,FF,268,catapult_fpga_area
Throughput,0.5070482238354244,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.4908570511369967,catapult,CLB,732,FF,280,catapult_fpga_area
Throughput,0.4908570511369967,catapult,LUT,3532,FF,280,catapult_fpga_area
Throughput,0.4908570511369967,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.4908570511369967,catapult,DSP,3,FF,280,catapult_fpga_area
Throughput,0.4908570511369967,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.48956372528621117,catapult,CLB,352,FF,266,catapult_fpga_area
Throughput,0.48956372528621117,catapult,LUT,1952,FF,266,catapult_fpga_area
Throughput,0.48956372528621117,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.48956372528621117,catapult,DSP,3,FF,266,catapult_fpga_area
Throughput,0.48956372528621117,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.49631486214854703,catapult,CLB,513,FF,271,catapult_fpga_area
Throughput,0.49631486214854703,catapult,LUT,2810,FF,271,catapult_fpga_area
Throughput,0.49631486214854703,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.49631486214854703,catapult,DSP,3,FF,271,catapult_fpga_area
Throughput,0.49631486214854703,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.48939744896685755,catapult,CLB,718,FF,282,catapult_fpga_area
Throughput,0.48939744896685755,catapult,LUT,3665,FF,282,catapult_fpga_area
Throughput,0.48939744896685755,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.48939744896685755,catapult,DSP,3,FF,282,catapult_fpga_area
Throughput,0.48939744896685755,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.5864999442825053,catapult,CLB,88,FF,300,catapult_fpga_area
Throughput,0.5864999442825053,catapult,LUT,400,FF,300,catapult_fpga_area
Throughput,0.5864999442825053,catapult,FF,300,FF,300,catapult_fpga_area
Throughput,0.5864999442825053,catapult,DSP,1,FF,300,catapult_fpga_area
Throughput,0.5864999442825053,catapult,BRAM,0,FF,300,catapult_fpga_area
Throughput,0.6226622922565095,catapult,CLB,118,FF,302,catapult_fpga_area
Throughput,0.6226622922565095,catapult,LUT,485,FF,302,catapult_fpga_area
Throughput,0.6226622922565095,catapult,FF,302,FF,302,catapult_fpga_area
Throughput,0.6226622922565095,catapult,DSP,1,FF,302,catapult_fpga_area
Throughput,0.6226622922565095,catapult,BRAM,0,FF,302,catapult_fpga_area
Throughput,0.6035687814912012,catapult,CLB,171,FF,313,catapult_fpga_area
Throughput,0.6035687814912012,catapult,LUT,606,FF,313,catapult_fpga_area
Throughput,0.6035687814912012,catapult,FF,313,FF,313,catapult_fpga_area
Throughput,0.6035687814912012,catapult,DSP,1,FF,313,catapult_fpga_area
Throughput,0.6035687814912012,catapult,BRAM,0,FF,313,catapult_fpga_area
Throughput,0.5785212418536978,catapult,CLB,100,FF,257,catapult_fpga_area
Throughput,0.5785212418536978,catapult,LUT,453,FF,257,catapult_fpga_area
Throughput,0.5785212418536978,catapult,FF,257,FF,257,catapult_fpga_area
Throughput,0.5785212418536978,catapult,DSP,1,FF,257,catapult_fpga_area
Throughput,0.5785212418536978,catapult,BRAM,0,FF,257,catapult_fpga_area
Throughput,0.5471794540681151,catapult,CLB,146,FF,260,catapult_fpga_area
Throughput,0.5471794540681151,catapult,LUT,626,FF,260,catapult_fpga_area
Throughput,0.5471794540681151,catapult,FF,260,FF,260,catapult_fpga_area
Throughput,0.5471794540681151,catapult,DSP,1,FF,260,catapult_fpga_area
Throughput,0.5471794540681151,catapult,BRAM,0,FF,260,catapult_fpga_area
Throughput,0.5779708714240219,catapult,CLB,208,FF,268,catapult_fpga_area
Throughput,0.5779708714240219,catapult,LUT,858,FF,268,catapult_fpga_area
Throughput,0.5779708714240219,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5779708714240219,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5779708714240219,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5404023727987385,catapult,CLB,149,FF,265,catapult_fpga_area
Throughput,0.5404023727987385,catapult,LUT,642,FF,265,catapult_fpga_area
Throughput,0.5404023727987385,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5404023727987385,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5404023727987385,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.520492844264377,catapult,CLB,193,FF,267,catapult_fpga_area
Throughput,0.520492844264377,catapult,LUT,891,FF,267,catapult_fpga_area
Throughput,0.520492844264377,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.520492844264377,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.520492844264377,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5332866885243104,catapult,CLB,254,FF,274,catapult_fpga_area
Throughput,0.5332866885243104,catapult,LUT,1146,FF,274,catapult_fpga_area
Throughput,0.5332866885243104,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5332866885243104,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5332866885243104,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5350497730051338,catapult,CLB,189,FF,266,catapult_fpga_area
Throughput,0.5350497730051338,catapult,LUT,954,FF,266,catapult_fpga_area
Throughput,0.5350497730051338,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5350497730051338,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5350497730051338,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5174079311392132,catapult,CLB,276,FF,268,catapult_fpga_area
Throughput,0.5174079311392132,catapult,LUT,1292,FF,268,catapult_fpga_area
Throughput,0.5174079311392132,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5174079311392132,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5174079311392132,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5192399158415945,catapult,CLB,464,FF,282,catapult_fpga_area
Throughput,0.5192399158415945,catapult,LUT,1906,FF,282,catapult_fpga_area
Throughput,0.5192399158415945,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.5192399158415945,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.5192399158415945,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.46047236175813877,catapult,CLB,104,FF,346,catapult_fpga_area
Throughput,0.46047236175813877,catapult,LUT,528,FF,346,catapult_fpga_area
Throughput,0.46047236175813877,catapult,FF,346,FF,346,catapult_fpga_area
Throughput,0.46047236175813877,catapult,DSP,1,FF,346,catapult_fpga_area
Throughput,0.46047236175813877,catapult,BRAM,0,FF,346,catapult_fpga_area
Throughput,0.46597345349235453,catapult,CLB,170,FF,348,catapult_fpga_area
Throughput,0.46597345349235453,catapult,LUT,748,FF,348,catapult_fpga_area
Throughput,0.46597345349235453,catapult,FF,348,FF,348,catapult_fpga_area
Throughput,0.46597345349235453,catapult,DSP,1,FF,348,catapult_fpga_area
Throughput,0.46597345349235453,catapult,BRAM,0,FF,348,catapult_fpga_area
Throughput,0.5033196447167292,catapult,CLB,235,FF,359,catapult_fpga_area
Throughput,0.5033196447167292,catapult,LUT,984,FF,359,catapult_fpga_area
Throughput,0.5033196447167292,catapult,FF,359,FF,359,catapult_fpga_area
Throughput,0.5033196447167292,catapult,DSP,1,FF,359,catapult_fpga_area
Throughput,0.5033196447167292,catapult,BRAM,0,FF,359,catapult_fpga_area
Throughput,0.5387902004838336,catapult,CLB,148,FF,265,catapult_fpga_area
Throughput,0.5387902004838336,catapult,LUT,720,FF,265,catapult_fpga_area
Throughput,0.5387902004838336,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5387902004838336,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5387902004838336,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.4848498953209076,catapult,CLB,205,FF,267,catapult_fpga_area
Throughput,0.4848498953209076,catapult,LUT,901,FF,267,catapult_fpga_area
Throughput,0.4848498953209076,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.4848498953209076,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.4848498953209076,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5200113362471301,catapult,CLB,260,FF,274,catapult_fpga_area
Throughput,0.5200113362471301,catapult,LUT,1181,FF,274,catapult_fpga_area
Throughput,0.5200113362471301,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5200113362471301,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5200113362471301,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5369228415030618,catapult,CLB,205,FF,266,catapult_fpga_area
Throughput,0.5369228415030618,catapult,LUT,1032,FF,266,catapult_fpga_area
Throughput,0.5369228415030618,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5369228415030618,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5369228415030618,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5115398269563073,catapult,CLB,294,FF,269,catapult_fpga_area
Throughput,0.5115398269563073,catapult,LUT,1481,FF,269,catapult_fpga_area
Throughput,0.5115398269563073,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5115398269563073,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5115398269563073,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5002271031048096,catapult,CLB,450,FF,283,catapult_fpga_area
Throughput,0.5002271031048096,catapult,LUT,1998,FF,283,catapult_fpga_area
Throughput,0.5002271031048096,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.5002271031048096,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.5002271031048096,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.4503895869927487,catapult,CLB,295,FF,271,catapult_fpga_area
Throughput,0.4503895869927487,catapult,LUT,1587,FF,271,catapult_fpga_area
Throughput,0.4503895869927487,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.4503895869927487,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.4503895869927487,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.47722787869821776,catapult,CLB,477,FF,276,catapult_fpga_area
Throughput,0.47722787869821776,catapult,LUT,2415,FF,276,catapult_fpga_area
Throughput,0.47722787869821776,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.47722787869821776,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.47722787869821776,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.48857730685439754,catapult,CLB,642,FF,289,catapult_fpga_area
Throughput,0.48857730685439754,catapult,LUT,2985,FF,289,catapult_fpga_area
Throughput,0.48857730685439754,catapult,FF,289,FF,289,catapult_fpga_area
Throughput,0.48857730685439754,catapult,DSP,1,FF,289,catapult_fpga_area
Throughput,0.48857730685439754,catapult,BRAM,0,FF,289,catapult_fpga_area
Throughput,0.5261809209955133,catapult,CLB,145,FF,265,catapult_fpga_area
Throughput,0.5261809209955133,catapult,LUT,725,FF,265,catapult_fpga_area
Throughput,0.5261809209955133,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5261809209955133,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5261809209955133,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5412529464457272,catapult,CLB,201,FF,267,catapult_fpga_area
Throughput,0.5412529464457272,catapult,LUT,939,FF,267,catapult_fpga_area
Throughput,0.5412529464457272,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5412529464457272,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5412529464457272,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5387838140721712,catapult,CLB,279,FF,276,catapult_fpga_area
Throughput,0.5387838140721712,catapult,LUT,1230,FF,276,catapult_fpga_area
Throughput,0.5387838140721712,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5387838140721712,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5387838140721712,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5174802231995699,catapult,CLB,222,FF,266,catapult_fpga_area
Throughput,0.5174802231995699,catapult,LUT,1117,FF,266,catapult_fpga_area
Throughput,0.5174802231995699,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5174802231995699,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5174802231995699,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.51811082286879,catapult,CLB,442,FF,285,catapult_fpga_area
Throughput,0.51811082286879,catapult,LUT,2135,FF,285,catapult_fpga_area
Throughput,0.51811082286879,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.51811082286879,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.51811082286879,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.49637349524374913,catapult,CLB,307,FF,270,catapult_fpga_area
Throughput,0.49637349524374913,catapult,LUT,1600,FF,270,catapult_fpga_area
Throughput,0.49637349524374913,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.49637349524374913,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.49637349524374913,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.49870187900893975,catapult,CLB,514,FF,279,catapult_fpga_area
Throughput,0.49870187900893975,catapult,LUT,2625,FF,279,catapult_fpga_area
Throughput,0.49870187900893975,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.49870187900893975,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.49870187900893975,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.4884482000683828,catapult,CLB,536,FF,282,catapult_fpga_area
Throughput,0.4884482000683828,catapult,LUT,2650,FF,282,catapult_fpga_area
Throughput,0.4884482000683828,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.4884482000683828,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.4884482000683828,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.49367649774044264,catapult,CLB,225,FF,266,catapult_fpga_area
Throughput,0.49367649774044264,catapult,LUT,1101,FF,266,catapult_fpga_area
Throughput,0.49367649774044264,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.49367649774044264,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.49367649774044264,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5490821816792141,catapult,CLB,259,FF,270,catapult_fpga_area
Throughput,0.5490821816792141,catapult,LUT,1362,FF,270,catapult_fpga_area
Throughput,0.5490821816792141,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5490821816792141,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5490821816792141,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.4855021767490095,catapult,CLB,428,FF,279,catapult_fpga_area
Throughput,0.4855021767490095,catapult,LUT,1853,FF,279,catapult_fpga_area
Throughput,0.4855021767490095,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.4855021767490095,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.4855021767490095,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.5002511260652848,catapult,CLB,338,FF,272,catapult_fpga_area
Throughput,0.5002511260652848,catapult,LUT,1720,FF,272,catapult_fpga_area
Throughput,0.5002511260652848,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5002511260652848,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5002511260652848,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.4803043977150959,catapult,CLB,469,FF,275,catapult_fpga_area
Throughput,0.4803043977150959,catapult,LUT,2400,FF,275,catapult_fpga_area
Throughput,0.4803043977150959,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.4803043977150959,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.4803043977150959,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5061463886708242,catapult,CLB,598,FF,285,catapult_fpga_area
Throughput,0.5061463886708242,catapult,LUT,3147,FF,285,catapult_fpga_area
Throughput,0.5061463886708242,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.5061463886708242,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.5061463886708242,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.628025907324729,catapult,CLB,109,FF,388,catapult_fpga_area
Throughput,0.628025907324729,catapult,LUT,463,FF,388,catapult_fpga_area
Throughput,0.628025907324729,catapult,FF,388,FF,388,catapult_fpga_area
Throughput,0.628025907324729,catapult,DSP,1,FF,388,catapult_fpga_area
Throughput,0.628025907324729,catapult,BRAM,0,FF,388,catapult_fpga_area
Throughput,0.6192832415761997,catapult,CLB,146,FF,393,catapult_fpga_area
Throughput,0.6192832415761997,catapult,LUT,621,FF,393,catapult_fpga_area
Throughput,0.6192832415761997,catapult,FF,393,FF,393,catapult_fpga_area
Throughput,0.6192832415761997,catapult,DSP,1,FF,393,catapult_fpga_area
Throughput,0.6192832415761997,catapult,BRAM,0,FF,393,catapult_fpga_area
Throughput,0.6112174289872311,catapult,CLB,235,FF,325,catapult_fpga_area
Throughput,0.6112174289872311,catapult,LUT,763,FF,325,catapult_fpga_area
Throughput,0.6112174289872311,catapult,FF,325,FF,325,catapult_fpga_area
Throughput,0.6112174289872311,catapult,DSP,1,FF,325,catapult_fpga_area
Throughput,0.6112174289872311,catapult,BRAM,0,FF,325,catapult_fpga_area
Throughput,0.47985335681415764,catapult,CLB,146,FF,522,catapult_fpga_area
Throughput,0.47985335681415764,catapult,LUT,724,FF,522,catapult_fpga_area
Throughput,0.47985335681415764,catapult,FF,522,FF,522,catapult_fpga_area
Throughput,0.47985335681415764,catapult,DSP,1,FF,522,catapult_fpga_area
Throughput,0.47985335681415764,catapult,BRAM,0,FF,522,catapult_fpga_area
Throughput,0.512623087211028,catapult,CLB,220,FF,524,catapult_fpga_area
Throughput,0.512623087211028,catapult,LUT,1062,FF,524,catapult_fpga_area
Throughput,0.512623087211028,catapult,FF,524,FF,524,catapult_fpga_area
Throughput,0.512623087211028,catapult,DSP,1,FF,524,catapult_fpga_area
Throughput,0.512623087211028,catapult,BRAM,0,FF,524,catapult_fpga_area
Throughput,0.47568489110621476,catapult,CLB,271,FF,384,catapult_fpga_area
Throughput,0.47568489110621476,catapult,LUT,1255,FF,384,catapult_fpga_area
Throughput,0.47568489110621476,catapult,FF,384,FF,384,catapult_fpga_area
Throughput,0.47568489110621476,catapult,DSP,1,FF,384,catapult_fpga_area
Throughput,0.47568489110621476,catapult,BRAM,0,FF,384,catapult_fpga_area
Throughput,0.5408296651561294,catapult,CLB,236,FF,572,catapult_fpga_area
Throughput,0.5408296651561294,catapult,LUT,1137,FF,572,catapult_fpga_area
Throughput,0.5408296651561294,catapult,FF,572,FF,572,catapult_fpga_area
Throughput,0.5408296651561294,catapult,DSP,1,FF,572,catapult_fpga_area
Throughput,0.5408296651561294,catapult,BRAM,0,FF,572,catapult_fpga_area
Throughput,0.5358766754854105,catapult,CLB,318,FF,575,catapult_fpga_area
Throughput,0.5358766754854105,catapult,LUT,1524,FF,575,catapult_fpga_area
Throughput,0.5358766754854105,catapult,FF,575,FF,575,catapult_fpga_area
Throughput,0.5358766754854105,catapult,DSP,1,FF,575,catapult_fpga_area
Throughput,0.5358766754854105,catapult,BRAM,0,FF,575,catapult_fpga_area
Throughput,0.5561091931522938,catapult,CLB,378,FF,277,catapult_fpga_area
Throughput,0.5561091931522938,catapult,LUT,1701,FF,277,catapult_fpga_area
Throughput,0.5561091931522938,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5561091931522938,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5561091931522938,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.5070176310311014,catapult,CLB,375,FF,885,catapult_fpga_area
Throughput,0.5070176310311014,catapult,LUT,1779,FF,885,catapult_fpga_area
Throughput,0.5070176310311014,catapult,FF,885,FF,885,catapult_fpga_area
Throughput,0.5070176310311014,catapult,DSP,1,FF,885,catapult_fpga_area
Throughput,0.5070176310311014,catapult,BRAM,0,FF,885,catapult_fpga_area
Throughput,0.5131694680587928,catapult,CLB,524,FF,885,catapult_fpga_area
Throughput,0.5131694680587928,catapult,LUT,2679,FF,885,catapult_fpga_area
Throughput,0.5131694680587928,catapult,FF,885,FF,885,catapult_fpga_area
Throughput,0.5131694680587928,catapult,DSP,1,FF,885,catapult_fpga_area
Throughput,0.5131694680587928,catapult,BRAM,0,FF,885,catapult_fpga_area
Throughput,0.49020232610807785,catapult,CLB,560,FF,289,catapult_fpga_area
Throughput,0.49020232610807785,catapult,LUT,2658,FF,289,catapult_fpga_area
Throughput,0.49020232610807785,catapult,FF,289,FF,289,catapult_fpga_area
Throughput,0.49020232610807785,catapult,DSP,1,FF,289,catapult_fpga_area
Throughput,0.49020232610807785,catapult,BRAM,0,FF,289,catapult_fpga_area
Throughput,0.436887838222181,catapult,CLB,138,FF,523,catapult_fpga_area
Throughput,0.436887838222181,catapult,LUT,695,FF,523,catapult_fpga_area
Throughput,0.436887838222181,catapult,FF,523,FF,523,catapult_fpga_area
Throughput,0.436887838222181,catapult,DSP,1,FF,523,catapult_fpga_area
Throughput,0.436887838222181,catapult,BRAM,0,FF,523,catapult_fpga_area
Throughput,0.44053833784885127,catapult,CLB,178,FF,526,catapult_fpga_area
Throughput,0.44053833784885127,catapult,LUT,971,FF,526,catapult_fpga_area
Throughput,0.44053833784885127,catapult,FF,526,FF,526,catapult_fpga_area
Throughput,0.44053833784885127,catapult,DSP,1,FF,526,catapult_fpga_area
Throughput,0.44053833784885127,catapult,BRAM,0,FF,526,catapult_fpga_area
Throughput,0.4765740047943345,catapult,CLB,297,FF,382,catapult_fpga_area
Throughput,0.4765740047943345,catapult,LUT,1167,FF,382,catapult_fpga_area
Throughput,0.4765740047943345,catapult,FF,382,FF,382,catapult_fpga_area
Throughput,0.4765740047943345,catapult,DSP,1,FF,382,catapult_fpga_area
Throughput,0.4765740047943345,catapult,BRAM,0,FF,382,catapult_fpga_area
Throughput,0.5642242339950743,catapult,CLB,239,FF,569,catapult_fpga_area
Throughput,0.5642242339950743,catapult,LUT,1138,FF,569,catapult_fpga_area
Throughput,0.5642242339950743,catapult,FF,569,FF,569,catapult_fpga_area
Throughput,0.5642242339950743,catapult,DSP,1,FF,569,catapult_fpga_area
Throughput,0.5642242339950743,catapult,BRAM,0,FF,569,catapult_fpga_area
Throughput,0.5361085169415652,catapult,CLB,312,FF,572,catapult_fpga_area
Throughput,0.5361085169415652,catapult,LUT,1510,FF,572,catapult_fpga_area
Throughput,0.5361085169415652,catapult,FF,572,FF,572,catapult_fpga_area
Throughput,0.5361085169415652,catapult,DSP,1,FF,572,catapult_fpga_area
Throughput,0.5361085169415652,catapult,BRAM,0,FF,572,catapult_fpga_area
Throughput,0.5603013076311918,catapult,CLB,401,FF,281,catapult_fpga_area
Throughput,0.5603013076311918,catapult,LUT,1838,FF,281,catapult_fpga_area
Throughput,0.5603013076311918,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5603013076311918,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5603013076311918,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.47276987359079126,catapult,CLB,415,FF,886,catapult_fpga_area
Throughput,0.47276987359079126,catapult,LUT,1861,FF,886,catapult_fpga_area
Throughput,0.47276987359079126,catapult,FF,886,FF,886,catapult_fpga_area
Throughput,0.47276987359079126,catapult,DSP,1,FF,886,catapult_fpga_area
Throughput,0.47276987359079126,catapult,BRAM,0,FF,886,catapult_fpga_area
Throughput,0.48232565856745424,catapult,CLB,506,FF,887,catapult_fpga_area
Throughput,0.48232565856745424,catapult,LUT,2707,FF,887,catapult_fpga_area
Throughput,0.48232565856745424,catapult,FF,887,FF,887,catapult_fpga_area
Throughput,0.48232565856745424,catapult,DSP,1,FF,887,catapult_fpga_area
Throughput,0.48232565856745424,catapult,BRAM,0,FF,887,catapult_fpga_area
Throughput,0.500759150872723,catapult,CLB,557,FF,290,catapult_fpga_area
Throughput,0.500759150872723,catapult,LUT,2741,FF,290,catapult_fpga_area
Throughput,0.500759150872723,catapult,FF,290,FF,290,catapult_fpga_area
Throughput,0.500759150872723,catapult,DSP,1,FF,290,catapult_fpga_area
Throughput,0.500759150872723,catapult,BRAM,0,FF,290,catapult_fpga_area
Throughput,0.4605028967934723,catapult,CLB,617,FF,1504,catapult_fpga_area
Throughput,0.4605028967934723,catapult,LUT,3023,FF,1504,catapult_fpga_area
Throughput,0.4605028967934723,catapult,FF,1504,FF,1504,catapult_fpga_area
Throughput,0.4605028967934723,catapult,DSP,1,FF,1504,catapult_fpga_area
Throughput,0.4605028967934723,catapult,BRAM,0,FF,1504,catapult_fpga_area
Throughput,0.4854119156975417,catapult,CLB,779,FF,1502,catapult_fpga_area
Throughput,0.4854119156975417,catapult,LUT,4633,FF,1502,catapult_fpga_area
Throughput,0.4854119156975417,catapult,FF,1502,FF,1502,catapult_fpga_area
Throughput,0.4854119156975417,catapult,DSP,1,FF,1502,catapult_fpga_area
Throughput,0.4854119156975417,catapult,BRAM,0,FF,1502,catapult_fpga_area
Throughput,0.5031952900920847,catapult,CLB,819,FF,300,catapult_fpga_area
Throughput,0.5031952900920847,catapult,LUT,4281,FF,300,catapult_fpga_area
Throughput,0.5031952900920847,catapult,FF,300,FF,300,catapult_fpga_area
Throughput,0.5031952900920847,catapult,DSP,1,FF,300,catapult_fpga_area
Throughput,0.5031952900920847,catapult,BRAM,0,FF,300,catapult_fpga_area
Throughput,0.5537579955732586,catapult,CLB,219,FF,568,catapult_fpga_area
Throughput,0.5537579955732586,catapult,LUT,1035,FF,568,catapult_fpga_area
Throughput,0.5537579955732586,catapult,FF,568,FF,568,catapult_fpga_area
Throughput,0.5537579955732586,catapult,DSP,1,FF,568,catapult_fpga_area
Throughput,0.5537579955732586,catapult,BRAM,0,FF,568,catapult_fpga_area
Throughput,0.5199780777242432,catapult,CLB,273,FF,572,catapult_fpga_area
Throughput,0.5199780777242432,catapult,LUT,1367,FF,572,catapult_fpga_area
Throughput,0.5199780777242432,catapult,FF,572,FF,572,catapult_fpga_area
Throughput,0.5199780777242432,catapult,DSP,1,FF,572,catapult_fpga_area
Throughput,0.5199780777242432,catapult,BRAM,0,FF,572,catapult_fpga_area
Throughput,0.5483538417670154,catapult,CLB,314,FF,275,catapult_fpga_area
Throughput,0.5483538417670154,catapult,LUT,1473,FF,275,catapult_fpga_area
Throughput,0.5483538417670154,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5483538417670154,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5483538417670154,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.4915050720865914,catapult,CLB,376,FF,882,catapult_fpga_area
Throughput,0.4915050720865914,catapult,LUT,1801,FF,882,catapult_fpga_area
Throughput,0.4915050720865914,catapult,FF,882,FF,882,catapult_fpga_area
Throughput,0.4915050720865914,catapult,DSP,1,FF,882,catapult_fpga_area
Throughput,0.4915050720865914,catapult,BRAM,0,FF,882,catapult_fpga_area
Throughput,0.5124389428999535,catapult,CLB,516,FF,887,catapult_fpga_area
Throughput,0.5124389428999535,catapult,LUT,2591,FF,887,catapult_fpga_area
Throughput,0.5124389428999535,catapult,FF,887,FF,887,catapult_fpga_area
Throughput,0.5124389428999535,catapult,DSP,1,FF,887,catapult_fpga_area
Throughput,0.5124389428999535,catapult,BRAM,0,FF,887,catapult_fpga_area
Throughput,0.5170291299382098,catapult,CLB,559,FF,287,catapult_fpga_area
Throughput,0.5170291299382098,catapult,LUT,2771,FF,287,catapult_fpga_area
Throughput,0.5170291299382098,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.5170291299382098,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.5170291299382098,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.4868335856754086,catapult,CLB,687,FF,1507,catapult_fpga_area
Throughput,0.4868335856754086,catapult,LUT,3141,FF,1507,catapult_fpga_area
Throughput,0.4868335856754086,catapult,FF,1507,FF,1507,catapult_fpga_area
Throughput,0.4868335856754086,catapult,DSP,1,FF,1507,catapult_fpga_area
Throughput,0.4868335856754086,catapult,BRAM,0,FF,1507,catapult_fpga_area
Throughput,0.445920938217654,catapult,CLB,960,FF,1509,catapult_fpga_area
Throughput,0.445920938217654,catapult,LUT,4891,FF,1509,catapult_fpga_area
Throughput,0.445920938217654,catapult,FF,1509,FF,1509,catapult_fpga_area
Throughput,0.445920938217654,catapult,DSP,1,FF,1509,catapult_fpga_area
Throughput,0.445920938217654,catapult,BRAM,0,FF,1509,catapult_fpga_area
Throughput,0.46586078961540395,catapult,CLB,873,FF,305,catapult_fpga_area
Throughput,0.46586078961540395,catapult,LUT,4463,FF,305,catapult_fpga_area
Throughput,0.46586078961540395,catapult,FF,305,FF,305,catapult_fpga_area
Throughput,0.46586078961540395,catapult,DSP,1,FF,305,catapult_fpga_area
Throughput,0.46586078961540395,catapult,BRAM,0,FF,305,catapult_fpga_area
Throughput,0.5018309301486473,catapult,CLB,330,FF,877,catapult_fpga_area
Throughput,0.5018309301486473,catapult,LUT,1607,FF,877,catapult_fpga_area
Throughput,0.5018309301486473,catapult,FF,877,FF,877,catapult_fpga_area
Throughput,0.5018309301486473,catapult,DSP,1,FF,877,catapult_fpga_area
Throughput,0.5018309301486473,catapult,BRAM,0,FF,877,catapult_fpga_area
Throughput,0.49571454773483237,catapult,CLB,424,FF,883,catapult_fpga_area
Throughput,0.49571454773483237,catapult,LUT,2174,FF,883,catapult_fpga_area
Throughput,0.49571454773483237,catapult,FF,883,FF,883,catapult_fpga_area
Throughput,0.49571454773483237,catapult,DSP,1,FF,883,catapult_fpga_area
Throughput,0.49571454773483237,catapult,BRAM,0,FF,883,catapult_fpga_area
Throughput,0.5056335158164692,catapult,CLB,479,FF,280,catapult_fpga_area
Throughput,0.5056335158164692,catapult,LUT,2235,FF,280,catapult_fpga_area
Throughput,0.5056335158164692,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.5056335158164692,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.5056335158164692,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.4976904673860948,catapult,CLB,645,FF,1509,catapult_fpga_area
Throughput,0.4976904673860948,catapult,LUT,3435,FF,1509,catapult_fpga_area
Throughput,0.4976904673860948,catapult,FF,1509,FF,1509,catapult_fpga_area
Throughput,0.4976904673860948,catapult,DSP,1,FF,1509,catapult_fpga_area
Throughput,0.4976904673860948,catapult,BRAM,0,FF,1509,catapult_fpga_area
Throughput,0.483821727175831,catapult,CLB,849,FF,1515,catapult_fpga_area
Throughput,0.483821727175831,catapult,LUT,4660,FF,1515,catapult_fpga_area
Throughput,0.483821727175831,catapult,FF,1515,FF,1515,catapult_fpga_area
Throughput,0.483821727175831,catapult,DSP,1,FF,1515,catapult_fpga_area
Throughput,0.483821727175831,catapult,BRAM,0,FF,1515,catapult_fpga_area
Throughput,0.47436462416328007,catapult,CLB,869,FF,314,catapult_fpga_area
Throughput,0.47436462416328007,catapult,LUT,4461,FF,314,catapult_fpga_area
Throughput,0.47436462416328007,catapult,FF,314,FF,314,catapult_fpga_area
Throughput,0.47436462416328007,catapult,DSP,1,FF,314,catapult_fpga_area
Throughput,0.47436462416328007,catapult,BRAM,0,FF,314,catapult_fpga_area
Throughput,0.48248646504843923,catapult,CLB,150,FF,336,catapult_fpga_area
Throughput,0.48248646504843923,catapult,LUT,746,FF,336,catapult_fpga_area
Throughput,0.48248646504843923,catapult,FF,336,FF,336,catapult_fpga_area
Throughput,0.48248646504843923,catapult,DSP,1,FF,336,catapult_fpga_area
Throughput,0.48248646504843923,catapult,BRAM,0,FF,336,catapult_fpga_area
Throughput,0.475849903616602,catapult,CLB,182,FF,337,catapult_fpga_area
Throughput,0.475849903616602,catapult,LUT,836,FF,337,catapult_fpga_area
Throughput,0.475849903616602,catapult,FF,337,FF,337,catapult_fpga_area
Throughput,0.475849903616602,catapult,DSP,1,FF,337,catapult_fpga_area
Throughput,0.475849903616602,catapult,BRAM,0,FF,337,catapult_fpga_area
Throughput,0.4665347617383645,catapult,CLB,335,FF,351,catapult_fpga_area
Throughput,0.4665347617383645,catapult,LUT,1310,FF,351,catapult_fpga_area
Throughput,0.4665347617383645,catapult,FF,351,FF,351,catapult_fpga_area
Throughput,0.4665347617383645,catapult,DSP,1,FF,351,catapult_fpga_area
Throughput,0.4665347617383645,catapult,BRAM,0,FF,351,catapult_fpga_area
Throughput,0.5420580099641104,catapult,CLB,193,FF,264,catapult_fpga_area
Throughput,0.5420580099641104,catapult,LUT,992,FF,264,catapult_fpga_area
Throughput,0.5420580099641104,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5420580099641104,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5420580099641104,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5297432281598786,catapult,CLB,225,FF,270,catapult_fpga_area
Throughput,0.5297432281598786,catapult,LUT,1120,FF,270,catapult_fpga_area
Throughput,0.5297432281598786,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5297432281598786,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5297432281598786,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5032125086552551,catapult,CLB,407,FF,273,catapult_fpga_area
Throughput,0.5032125086552551,catapult,LUT,1738,FF,273,catapult_fpga_area
Throughput,0.5032125086552551,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5032125086552551,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.5032125086552551,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5240859417090652,catapult,CLB,250,FF,265,catapult_fpga_area
Throughput,0.5240859417090652,catapult,LUT,1289,FF,265,catapult_fpga_area
Throughput,0.5240859417090652,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5240859417090652,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5240859417090652,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5014833878612938,catapult,CLB,341,FF,266,catapult_fpga_area
Throughput,0.5014833878612938,catapult,LUT,1738,FF,266,catapult_fpga_area
Throughput,0.5014833878612938,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5014833878612938,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5014833878612938,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.519517223034978,catapult,CLB,478,FF,275,catapult_fpga_area
Throughput,0.519517223034978,catapult,LUT,2130,FF,275,catapult_fpga_area
Throughput,0.519517223034978,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.519517223034978,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.519517223034978,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5091779322284172,catapult,CLB,346,FF,272,catapult_fpga_area
Throughput,0.5091779322284172,catapult,LUT,1851,FF,272,catapult_fpga_area
Throughput,0.5091779322284172,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5091779322284172,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5091779322284172,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.4930869213624978,catapult,CLB,455,FF,270,catapult_fpga_area
Throughput,0.4930869213624978,catapult,LUT,2334,FF,270,catapult_fpga_area
Throughput,0.4930869213624978,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.4930869213624978,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.4930869213624978,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5230182967490752,catapult,CLB,681,FF,293,catapult_fpga_area
Throughput,0.5230182967490752,catapult,LUT,3412,FF,293,catapult_fpga_area
Throughput,0.5230182967490752,catapult,FF,293,FF,293,catapult_fpga_area
Throughput,0.5230182967490752,catapult,DSP,1,FF,293,catapult_fpga_area
Throughput,0.5230182967490752,catapult,BRAM,0,FF,293,catapult_fpga_area
Throughput,0.5359556571727482,catapult,CLB,200,FF,264,catapult_fpga_area
Throughput,0.5359556571727482,catapult,LUT,1042,FF,264,catapult_fpga_area
Throughput,0.5359556571727482,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5359556571727482,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5359556571727482,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5206055683971595,catapult,CLB,238,FF,270,catapult_fpga_area
Throughput,0.5206055683971595,catapult,LUT,1209,FF,270,catapult_fpga_area
Throughput,0.5206055683971595,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5206055683971595,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5206055683971595,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5077273565022866,catapult,CLB,391,FF,278,catapult_fpga_area
Throughput,0.5077273565022866,catapult,LUT,1679,FF,278,catapult_fpga_area
Throughput,0.5077273565022866,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5077273565022866,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5077273565022866,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.49963801226011756,catapult,CLB,271,FF,269,catapult_fpga_area
Throughput,0.49963801226011756,catapult,LUT,1441,FF,269,catapult_fpga_area
Throughput,0.49963801226011756,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.49963801226011756,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.49963801226011756,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.4471953917409272,catapult,CLB,332,FF,274,catapult_fpga_area
Throughput,0.4471953917409272,catapult,LUT,1717,FF,274,catapult_fpga_area
Throughput,0.4471953917409272,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.4471953917409272,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.4471953917409272,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.49709102333146427,catapult,CLB,488,FF,286,catapult_fpga_area
Throughput,0.49709102333146427,catapult,LUT,2479,FF,286,catapult_fpga_area
Throughput,0.49709102333146427,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.49709102333146427,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.49709102333146427,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.4907014528197914,catapult,CLB,419,FF,273,catapult_fpga_area
Throughput,0.4907014528197914,catapult,LUT,2264,FF,273,catapult_fpga_area
Throughput,0.4907014528197914,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.4907014528197914,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.4907014528197914,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.4853725695575295,catapult,CLB,517,FF,279,catapult_fpga_area
Throughput,0.4853725695575295,catapult,LUT,2668,FF,279,catapult_fpga_area
Throughput,0.4853725695575295,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.4853725695575295,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.4853725695575295,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.4955185304109632,catapult,CLB,741,FF,290,catapult_fpga_area
Throughput,0.4955185304109632,catapult,LUT,3442,FF,290,catapult_fpga_area
Throughput,0.4955185304109632,catapult,FF,290,FF,290,catapult_fpga_area
Throughput,0.4955185304109632,catapult,DSP,1,FF,290,catapult_fpga_area
Throughput,0.4955185304109632,catapult,BRAM,0,FF,290,catapult_fpga_area
Throughput,0.48781772788161254,catapult,CLB,535,FF,279,catapult_fpga_area
Throughput,0.48781772788161254,catapult,LUT,3088,FF,279,catapult_fpga_area
Throughput,0.48781772788161254,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.48781772788161254,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.48781772788161254,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.47606148619731126,catapult,CLB,295,FF,267,catapult_fpga_area
Throughput,0.47606148619731126,catapult,LUT,1547,FF,267,catapult_fpga_area
Throughput,0.47606148619731126,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.47606148619731126,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.47606148619731126,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.4777050286097542,catapult,CLB,375,FF,277,catapult_fpga_area
Throughput,0.4777050286097542,catapult,LUT,1909,FF,277,catapult_fpga_area
Throughput,0.4777050286097542,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.4777050286097542,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.4777050286097542,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.49806005608156234,catapult,CLB,519,FF,287,catapult_fpga_area
Throughput,0.49806005608156234,catapult,LUT,2573,FF,287,catapult_fpga_area
Throughput,0.49806005608156234,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.49806005608156234,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.49806005608156234,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.4894915944503401,catapult,CLB,458,FF,281,catapult_fpga_area
Throughput,0.4894915944503401,catapult,LUT,2400,FF,281,catapult_fpga_area
Throughput,0.4894915944503401,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.4894915944503401,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.4894915944503401,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.4739718365934696,catapult,CLB,560,FF,287,catapult_fpga_area
Throughput,0.4739718365934696,catapult,LUT,2942,FF,287,catapult_fpga_area
Throughput,0.4739718365934696,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.4739718365934696,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.4739718365934696,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.4902186669385746,catapult,CLB,790,FF,296,catapult_fpga_area
Throughput,0.4902186669385746,catapult,LUT,4107,FF,296,catapult_fpga_area
Throughput,0.4902186669385746,catapult,FF,296,FF,296,catapult_fpga_area
Throughput,0.4902186669385746,catapult,DSP,1,FF,296,catapult_fpga_area
Throughput,0.4902186669385746,catapult,BRAM,0,FF,296,catapult_fpga_area
Throughput,0.4747393562249486,catapult,CLB,662,FF,293,catapult_fpga_area
Throughput,0.4747393562249486,catapult,LUT,3634,FF,293,catapult_fpga_area
Throughput,0.4747393562249486,catapult,FF,293,FF,293,catapult_fpga_area
Throughput,0.4747393562249486,catapult,DSP,1,FF,293,catapult_fpga_area
Throughput,0.4747393562249486,catapult,BRAM,0,FF,293,catapult_fpga_area
Throughput,0.4937605942507504,catapult,CLB,408,FF,284,catapult_fpga_area
Throughput,0.4937605942507504,catapult,LUT,2281,FF,284,catapult_fpga_area
Throughput,0.4937605942507504,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.4937605942507504,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.4937605942507504,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.4756394139551653,catapult,CLB,515,FF,288,catapult_fpga_area
Throughput,0.4756394139551653,catapult,LUT,2765,FF,288,catapult_fpga_area
Throughput,0.4756394139551653,catapult,FF,288,FF,288,catapult_fpga_area
Throughput,0.4756394139551653,catapult,DSP,1,FF,288,catapult_fpga_area
Throughput,0.4756394139551653,catapult,BRAM,0,FF,288,catapult_fpga_area
Throughput,0.4945573958585764,catapult,CLB,804,FF,300,catapult_fpga_area
Throughput,0.4945573958585764,catapult,LUT,4055,FF,300,catapult_fpga_area
Throughput,0.4945573958585764,catapult,FF,300,FF,300,catapult_fpga_area
Throughput,0.4945573958585764,catapult,DSP,1,FF,300,catapult_fpga_area
Throughput,0.4945573958585764,catapult,BRAM,0,FF,300,catapult_fpga_area
Throughput,0.45832643933980827,catapult,CLB,645,FF,304,catapult_fpga_area
Throughput,0.45832643933980827,catapult,LUT,3617,FF,304,catapult_fpga_area
Throughput,0.45832643933980827,catapult,FF,304,FF,304,catapult_fpga_area
Throughput,0.45832643933980827,catapult,DSP,1,FF,304,catapult_fpga_area
Throughput,0.45832643933980827,catapult,BRAM,0,FF,304,catapult_fpga_area
Throughput,0.5464892981000753,catapult,CLB,131,FF,264,catapult_fpga_area
Throughput,0.5464892981000753,catapult,LUT,659,FF,264,catapult_fpga_area
Throughput,0.5464892981000753,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5464892981000753,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5464892981000753,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5359226256350013,catapult,CLB,215,FF,266,catapult_fpga_area
Throughput,0.5359226256350013,catapult,LUT,991,FF,266,catapult_fpga_area
Throughput,0.5359226256350013,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5359226256350013,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5359226256350013,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5453865208812138,catapult,CLB,308,FF,275,catapult_fpga_area
Throughput,0.5453865208812138,catapult,LUT,1431,FF,275,catapult_fpga_area
Throughput,0.5453865208812138,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5453865208812138,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5453865208812138,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5453261459347298,catapult,CLB,129,FF,265,catapult_fpga_area
Throughput,0.5453261459347298,catapult,LUT,643,FF,265,catapult_fpga_area
Throughput,0.5453261459347298,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5453261459347298,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5453261459347298,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5487167162157861,catapult,CLB,221,FF,269,catapult_fpga_area
Throughput,0.5487167162157861,catapult,LUT,994,FF,269,catapult_fpga_area
Throughput,0.5487167162157861,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5487167162157861,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5487167162157861,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5440225791131235,catapult,CLB,350,FF,277,catapult_fpga_area
Throughput,0.5440225791131235,catapult,LUT,1525,FF,277,catapult_fpga_area
Throughput,0.5440225791131235,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5440225791131235,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5440225791131235,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.5528239907921636,catapult,CLB,145,FF,266,catapult_fpga_area
Throughput,0.5528239907921636,catapult,LUT,777,FF,266,catapult_fpga_area
Throughput,0.5528239907921636,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5528239907921636,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5528239907921636,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5613631694115455,catapult,CLB,264,FF,269,catapult_fpga_area
Throughput,0.5613631694115455,catapult,LUT,1196,FF,269,catapult_fpga_area
Throughput,0.5613631694115455,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5613631694115455,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5613631694115455,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5798795706107756,catapult,CLB,378,FF,278,catapult_fpga_area
Throughput,0.5798795706107756,catapult,LUT,1787,FF,278,catapult_fpga_area
Throughput,0.5798795706107756,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5798795706107756,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5798795706107756,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5237219874201978,catapult,CLB,155,FF,267,catapult_fpga_area
Throughput,0.5237219874201978,catapult,LUT,812,FF,267,catapult_fpga_area
Throughput,0.5237219874201978,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5237219874201978,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5237219874201978,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5362548497547975,catapult,CLB,252,FF,270,catapult_fpga_area
Throughput,0.5362548497547975,catapult,LUT,1322,FF,270,catapult_fpga_area
Throughput,0.5362548497547975,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5362548497547975,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5362548497547975,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5400731583100247,catapult,CLB,149,FF,265,catapult_fpga_area
Throughput,0.5400731583100247,catapult,LUT,783,FF,265,catapult_fpga_area
Throughput,0.5400731583100247,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5400731583100247,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5400731583100247,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5294913441402517,catapult,CLB,233,FF,269,catapult_fpga_area
Throughput,0.5294913441402517,catapult,LUT,1131,FF,269,catapult_fpga_area
Throughput,0.5294913441402517,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5294913441402517,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5294913441402517,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5175755725032801,catapult,CLB,414,FF,276,catapult_fpga_area
Throughput,0.5175755725032801,catapult,LUT,1799,FF,276,catapult_fpga_area
Throughput,0.5175755725032801,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5175755725032801,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5175755725032801,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5537052571545641,catapult,CLB,202,FF,266,catapult_fpga_area
Throughput,0.5537052571545641,catapult,LUT,935,FF,266,catapult_fpga_area
Throughput,0.5537052571545641,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5537052571545641,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5537052571545641,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5350703858339045,catapult,CLB,275,FF,270,catapult_fpga_area
Throughput,0.5350703858339045,catapult,LUT,1303,FF,270,catapult_fpga_area
Throughput,0.5350703858339045,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5350703858339045,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5350703858339045,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5237299417978916,catapult,CLB,458,FF,278,catapult_fpga_area
Throughput,0.5237299417978916,catapult,LUT,2249,FF,278,catapult_fpga_area
Throughput,0.5237299417978916,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5237299417978916,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5237299417978916,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5474361648374088,catapult,CLB,233,FF,270,catapult_fpga_area
Throughput,0.5474361648374088,catapult,LUT,1257,FF,270,catapult_fpga_area
Throughput,0.5474361648374088,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5474361648374088,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5474361648374088,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5078972950405861,catapult,CLB,385,FF,273,catapult_fpga_area
Throughput,0.5078972950405861,catapult,LUT,1809,FF,273,catapult_fpga_area
Throughput,0.5078972950405861,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5078972950405861,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.5078972950405861,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5047662553662963,catapult,CLB,262,FF,266,catapult_fpga_area
Throughput,0.5047662553662963,catapult,LUT,1297,FF,266,catapult_fpga_area
Throughput,0.5047662553662963,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5047662553662963,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5047662553662963,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.4746242162767628,catapult,CLB,378,FF,270,catapult_fpga_area
Throughput,0.4746242162767628,catapult,LUT,1870,FF,270,catapult_fpga_area
Throughput,0.4746242162767628,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.4746242162767628,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.4746242162767628,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.515723640204371,catapult,CLB,540,FF,278,catapult_fpga_area
Throughput,0.515723640204371,catapult,LUT,2575,FF,278,catapult_fpga_area
Throughput,0.515723640204371,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.515723640204371,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.515723640204371,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5342770803680955,catapult,CLB,260,FF,270,catapult_fpga_area
Throughput,0.5342770803680955,catapult,LUT,1405,FF,270,catapult_fpga_area
Throughput,0.5342770803680955,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5342770803680955,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5342770803680955,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5180209114681542,catapult,CLB,427,FF,273,catapult_fpga_area
Throughput,0.5180209114681542,catapult,LUT,2251,FF,273,catapult_fpga_area
Throughput,0.5180209114681542,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5180209114681542,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.5180209114681542,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.484625263514987,catapult,CLB,312,FF,270,catapult_fpga_area
Throughput,0.484625263514987,catapult,LUT,1653,FF,270,catapult_fpga_area
Throughput,0.484625263514987,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.484625263514987,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.484625263514987,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5351270793031575,catapult,CLB,457,FF,272,catapult_fpga_area
Throughput,0.5351270793031575,catapult,LUT,2498,FF,272,catapult_fpga_area
Throughput,0.5351270793031575,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5351270793031575,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5351270793031575,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.4948253637584955,catapult,CLB,115,FF,335,catapult_fpga_area
Throughput,0.4948253637584955,catapult,LUT,578,FF,335,catapult_fpga_area
Throughput,0.4948253637584955,catapult,FF,335,FF,335,catapult_fpga_area
Throughput,0.4948253637584955,catapult,DSP,1,FF,335,catapult_fpga_area
Throughput,0.4948253637584955,catapult,BRAM,0,FF,335,catapult_fpga_area
Throughput,0.48132437364055947,catapult,CLB,151,FF,337,catapult_fpga_area
Throughput,0.48132437364055947,catapult,LUT,660,FF,337,catapult_fpga_area
Throughput,0.48132437364055947,catapult,FF,337,FF,337,catapult_fpga_area
Throughput,0.48132437364055947,catapult,DSP,1,FF,337,catapult_fpga_area
Throughput,0.48132437364055947,catapult,BRAM,0,FF,337,catapult_fpga_area
Throughput,0.5172187286970535,catapult,CLB,218,FF,348,catapult_fpga_area
Throughput,0.5172187286970535,catapult,LUT,1009,FF,348,catapult_fpga_area
Throughput,0.5172187286970535,catapult,FF,348,FF,348,catapult_fpga_area
Throughput,0.5172187286970535,catapult,DSP,1,FF,348,catapult_fpga_area
Throughput,0.5172187286970535,catapult,BRAM,0,FF,348,catapult_fpga_area
Throughput,0.5526553431271228,catapult,CLB,124,FF,265,catapult_fpga_area
Throughput,0.5526553431271228,catapult,LUT,583,FF,265,catapult_fpga_area
Throughput,0.5526553431271228,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5526553431271228,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5526553431271228,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5715997247175726,catapult,CLB,168,FF,267,catapult_fpga_area
Throughput,0.5715997247175726,catapult,LUT,854,FF,267,catapult_fpga_area
Throughput,0.5715997247175726,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5715997247175726,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5715997247175726,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5434032475951689,catapult,CLB,306,FF,278,catapult_fpga_area
Throughput,0.5434032475951689,catapult,LUT,1144,FF,278,catapult_fpga_area
Throughput,0.5434032475951689,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5434032475951689,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5434032475951689,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5215142897522964,catapult,CLB,164,FF,266,catapult_fpga_area
Throughput,0.5215142897522964,catapult,LUT,859,FF,266,catapult_fpga_area
Throughput,0.5215142897522964,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5215142897522964,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5215142897522964,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.48822355952079877,catapult,CLB,207,FF,270,catapult_fpga_area
Throughput,0.48822355952079877,catapult,LUT,1106,FF,270,catapult_fpga_area
Throughput,0.48822355952079877,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.48822355952079877,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.48822355952079877,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5365160898492766,catapult,CLB,388,FF,281,catapult_fpga_area
Throughput,0.5365160898492766,catapult,LUT,1669,FF,281,catapult_fpga_area
Throughput,0.5365160898492766,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5365160898492766,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5365160898492766,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.5023716967805008,catapult,CLB,244,FF,267,catapult_fpga_area
Throughput,0.5023716967805008,catapult,LUT,1249,FF,267,catapult_fpga_area
Throughput,0.5023716967805008,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5023716967805008,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5023716967805008,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.48958961130011985,catapult,CLB,322,FF,269,catapult_fpga_area
Throughput,0.48958961130011985,catapult,LUT,1664,FF,269,catapult_fpga_area
Throughput,0.48958961130011985,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.48958961130011985,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.48958961130011985,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.550361367273752,catapult,CLB,133,FF,265,catapult_fpga_area
Throughput,0.550361367273752,catapult,LUT,661,FF,265,catapult_fpga_area
Throughput,0.550361367273752,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.550361367273752,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.550361367273752,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5301833373980722,catapult,CLB,179,FF,267,catapult_fpga_area
Throughput,0.5301833373980722,catapult,LUT,829,FF,267,catapult_fpga_area
Throughput,0.5301833373980722,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5301833373980722,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5301833373980722,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5523635082153024,catapult,CLB,239,FF,276,catapult_fpga_area
Throughput,0.5523635082153024,catapult,LUT,1181,FF,276,catapult_fpga_area
Throughput,0.5523635082153024,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5523635082153024,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5523635082153024,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5298608373496785,catapult,CLB,173,FF,266,catapult_fpga_area
Throughput,0.5298608373496785,catapult,LUT,904,FF,266,catapult_fpga_area
Throughput,0.5298608373496785,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5298608373496785,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5298608373496785,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5164115593563446,catapult,CLB,225,FF,269,catapult_fpga_area
Throughput,0.5164115593563446,catapult,LUT,1174,FF,269,catapult_fpga_area
Throughput,0.5164115593563446,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5164115593563446,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5164115593563446,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5221185062816077,catapult,CLB,420,FF,281,catapult_fpga_area
Throughput,0.5221185062816077,catapult,LUT,1784,FF,281,catapult_fpga_area
Throughput,0.5221185062816077,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5221185062816077,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5221185062816077,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.499052797789795,catapult,CLB,252,FF,267,catapult_fpga_area
Throughput,0.499052797789795,catapult,LUT,1306,FF,267,catapult_fpga_area
Throughput,0.499052797789795,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.499052797789795,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.499052797789795,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5135165252185397,catapult,CLB,371,FF,269,catapult_fpga_area
Throughput,0.5135165252185397,catapult,LUT,1719,FF,269,catapult_fpga_area
Throughput,0.5135165252185397,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5135165252185397,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5135165252185397,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.49876033119681035,catapult,CLB,505,FF,284,catapult_fpga_area
Throughput,0.49876033119681035,catapult,LUT,2507,FF,284,catapult_fpga_area
Throughput,0.49876033119681035,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.49876033119681035,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.49876033119681035,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.5426345231680523,catapult,CLB,199,FF,266,catapult_fpga_area
Throughput,0.5426345231680523,catapult,LUT,965,FF,266,catapult_fpga_area
Throughput,0.5426345231680523,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5426345231680523,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5426345231680523,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.46694583801835654,catapult,CLB,265,FF,270,catapult_fpga_area
Throughput,0.46694583801835654,catapult,LUT,1272,FF,270,catapult_fpga_area
Throughput,0.46694583801835654,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.46694583801835654,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.46694583801835654,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.49743101751006924,catapult,CLB,394,FF,279,catapult_fpga_area
Throughput,0.49743101751006924,catapult,LUT,1781,FF,279,catapult_fpga_area
Throughput,0.49743101751006924,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.49743101751006924,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.49743101751006924,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.4812284800639071,catapult,CLB,300,FF,267,catapult_fpga_area
Throughput,0.4812284800639071,catapult,LUT,1501,FF,267,catapult_fpga_area
Throughput,0.4812284800639071,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.4812284800639071,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.4812284800639071,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.4968608332554918,catapult,CLB,348,FF,271,catapult_fpga_area
Throughput,0.4968608332554918,catapult,LUT,1757,FF,271,catapult_fpga_area
Throughput,0.4968608332554918,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.4968608332554918,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.4968608332554918,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.48684851757060643,catapult,CLB,587,FF,280,catapult_fpga_area
Throughput,0.48684851757060643,catapult,LUT,2828,FF,280,catapult_fpga_area
Throughput,0.48684851757060643,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.48684851757060643,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.48684851757060643,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.45490503629914736,catapult,CLB,293,FF,267,catapult_fpga_area
Throughput,0.45490503629914736,catapult,LUT,1570,FF,267,catapult_fpga_area
Throughput,0.45490503629914736,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.45490503629914736,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.45490503629914736,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.46823165292796953,catapult,CLB,560,FF,273,catapult_fpga_area
Throughput,0.46823165292796953,catapult,LUT,3114,FF,273,catapult_fpga_area
Throughput,0.46823165292796953,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.46823165292796953,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.46823165292796953,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.4966755025238566,catapult,CLB,523,FF,284,catapult_fpga_area
Throughput,0.4966755025238566,catapult,LUT,2810,FF,284,catapult_fpga_area
Throughput,0.4966755025238566,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.4966755025238566,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.4966755025238566,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.49995050490001486,catapult,CLB,167,FF,503,catapult_fpga_area
Throughput,0.49995050490001486,catapult,LUT,747,FF,503,catapult_fpga_area
Throughput,0.49995050490001486,catapult,FF,503,FF,503,catapult_fpga_area
Throughput,0.49995050490001486,catapult,DSP,1,FF,503,catapult_fpga_area
Throughput,0.49995050490001486,catapult,BRAM,0,FF,503,catapult_fpga_area
Throughput,0.48700855966244466,catapult,CLB,175,FF,505,catapult_fpga_area
Throughput,0.48700855966244466,catapult,LUT,938,FF,505,catapult_fpga_area
Throughput,0.48700855966244466,catapult,FF,505,FF,505,catapult_fpga_area
Throughput,0.48700855966244466,catapult,DSP,1,FF,505,catapult_fpga_area
Throughput,0.48700855966244466,catapult,BRAM,0,FF,505,catapult_fpga_area
Throughput,0.49884094306877974,catapult,CLB,252,FF,361,catapult_fpga_area
Throughput,0.49884094306877974,catapult,LUT,1089,FF,361,catapult_fpga_area
Throughput,0.49884094306877974,catapult,FF,361,FF,361,catapult_fpga_area
Throughput,0.49884094306877974,catapult,DSP,1,FF,361,catapult_fpga_area
Throughput,0.49884094306877974,catapult,BRAM,0,FF,361,catapult_fpga_area
Throughput,0.49469244476016816,catapult,CLB,216,FF,568,catapult_fpga_area
Throughput,0.49469244476016816,catapult,LUT,1008,FF,568,catapult_fpga_area
Throughput,0.49469244476016816,catapult,FF,568,FF,568,catapult_fpga_area
Throughput,0.49469244476016816,catapult,DSP,1,FF,568,catapult_fpga_area
Throughput,0.49469244476016816,catapult,BRAM,0,FF,568,catapult_fpga_area
Throughput,0.5370520247666911,catapult,CLB,279,FF,572,catapult_fpga_area
Throughput,0.5370520247666911,catapult,LUT,1410,FF,572,catapult_fpga_area
Throughput,0.5370520247666911,catapult,FF,572,FF,572,catapult_fpga_area
Throughput,0.5370520247666911,catapult,DSP,1,FF,572,catapult_fpga_area
Throughput,0.5370520247666911,catapult,BRAM,0,FF,572,catapult_fpga_area
Throughput,0.5454885641049978,catapult,CLB,341,FF,274,catapult_fpga_area
Throughput,0.5454885641049978,catapult,LUT,1596,FF,274,catapult_fpga_area
Throughput,0.5454885641049978,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5454885641049978,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5454885641049978,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5080854172880128,catapult,CLB,398,FF,880,catapult_fpga_area
Throughput,0.5080854172880128,catapult,LUT,1637,FF,880,catapult_fpga_area
Throughput,0.5080854172880128,catapult,FF,880,FF,880,catapult_fpga_area
Throughput,0.5080854172880128,catapult,DSP,1,FF,880,catapult_fpga_area
Throughput,0.5080854172880128,catapult,BRAM,0,FF,880,catapult_fpga_area
Throughput,0.49888748091755386,catapult,CLB,437,FF,882,catapult_fpga_area
Throughput,0.49888748091755386,catapult,LUT,2291,FF,882,catapult_fpga_area
Throughput,0.49888748091755386,catapult,FF,882,FF,882,catapult_fpga_area
Throughput,0.49888748091755386,catapult,DSP,1,FF,882,catapult_fpga_area
Throughput,0.49888748091755386,catapult,BRAM,0,FF,882,catapult_fpga_area
Throughput,0.5075420752380372,catapult,CLB,505,FF,289,catapult_fpga_area
Throughput,0.5075420752380372,catapult,LUT,2413,FF,289,catapult_fpga_area
Throughput,0.5075420752380372,catapult,FF,289,FF,289,catapult_fpga_area
Throughput,0.5075420752380372,catapult,DSP,1,FF,289,catapult_fpga_area
Throughput,0.5075420752380372,catapult,BRAM,0,FF,289,catapult_fpga_area
Throughput,0.4850810885801725,catapult,CLB,678,FF,1504,catapult_fpga_area
Throughput,0.4850810885801725,catapult,LUT,2861,FF,1504,catapult_fpga_area
Throughput,0.4850810885801725,catapult,FF,1504,FF,1504,catapult_fpga_area
Throughput,0.4850810885801725,catapult,DSP,1,FF,1504,catapult_fpga_area
Throughput,0.4850810885801725,catapult,BRAM,0,FF,1504,catapult_fpga_area
Throughput,0.5060564840005182,catapult,CLB,750,FF,1501,catapult_fpga_area
Throughput,0.5060564840005182,catapult,LUT,3975,FF,1501,catapult_fpga_area
Throughput,0.5060564840005182,catapult,FF,1501,FF,1501,catapult_fpga_area
Throughput,0.5060564840005182,catapult,DSP,1,FF,1501,catapult_fpga_area
Throughput,0.5060564840005182,catapult,BRAM,0,FF,1501,catapult_fpga_area
Throughput,0.5220757103753672,catapult,CLB,865,FF,308,catapult_fpga_area
Throughput,0.5220757103753672,catapult,LUT,4137,FF,308,catapult_fpga_area
Throughput,0.5220757103753672,catapult,FF,308,FF,308,catapult_fpga_area
Throughput,0.5220757103753672,catapult,DSP,1,FF,308,catapult_fpga_area
Throughput,0.5220757103753672,catapult,BRAM,0,FF,308,catapult_fpga_area
Throughput,0.564742025842595,catapult,CLB,214,FF,568,catapult_fpga_area
Throughput,0.564742025842595,catapult,LUT,1051,FF,568,catapult_fpga_area
Throughput,0.564742025842595,catapult,FF,568,FF,568,catapult_fpga_area
Throughput,0.564742025842595,catapult,DSP,1,FF,568,catapult_fpga_area
Throughput,0.564742025842595,catapult,BRAM,0,FF,568,catapult_fpga_area
Throughput,0.507014032120353,catapult,CLB,273,FF,572,catapult_fpga_area
Throughput,0.507014032120353,catapult,LUT,1422,FF,572,catapult_fpga_area
Throughput,0.507014032120353,catapult,FF,572,FF,572,catapult_fpga_area
Throughput,0.507014032120353,catapult,DSP,1,FF,572,catapult_fpga_area
Throughput,0.507014032120353,catapult,BRAM,0,FF,572,catapult_fpga_area
Throughput,0.5122441724541721,catapult,CLB,321,FF,275,catapult_fpga_area
Throughput,0.5122441724541721,catapult,LUT,1509,FF,275,catapult_fpga_area
Throughput,0.5122441724541721,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5122441724541721,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5122441724541721,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5251662282403938,catapult,CLB,369,FF,879,catapult_fpga_area
Throughput,0.5251662282403938,catapult,LUT,1702,FF,879,catapult_fpga_area
Throughput,0.5251662282403938,catapult,FF,879,FF,879,catapult_fpga_area
Throughput,0.5251662282403938,catapult,DSP,1,FF,879,catapult_fpga_area
Throughput,0.5251662282403938,catapult,BRAM,0,FF,879,catapult_fpga_area
Throughput,0.5036172307599333,catapult,CLB,453,FF,879,catapult_fpga_area
Throughput,0.5036172307599333,catapult,LUT,2348,FF,879,catapult_fpga_area
Throughput,0.5036172307599333,catapult,FF,879,FF,879,catapult_fpga_area
Throughput,0.5036172307599333,catapult,DSP,1,FF,879,catapult_fpga_area
Throughput,0.5036172307599333,catapult,BRAM,0,FF,879,catapult_fpga_area
Throughput,0.48707687631754293,catapult,CLB,519,FF,286,catapult_fpga_area
Throughput,0.48707687631754293,catapult,LUT,2397,FF,286,catapult_fpga_area
Throughput,0.48707687631754293,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.48707687631754293,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.48707687631754293,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.4804809422039084,catapult,CLB,659,FF,1502,catapult_fpga_area
Throughput,0.4804809422039084,catapult,LUT,2967,FF,1502,catapult_fpga_area
Throughput,0.4804809422039084,catapult,FF,1502,FF,1502,catapult_fpga_area
Throughput,0.4804809422039084,catapult,DSP,1,FF,1502,catapult_fpga_area
Throughput,0.4804809422039084,catapult,BRAM,0,FF,1502,catapult_fpga_area
Throughput,0.5049622641699986,catapult,CLB,808,FF,1503,catapult_fpga_area
Throughput,0.5049622641699986,catapult,LUT,4323,FF,1503,catapult_fpga_area
Throughput,0.5049622641699986,catapult,FF,1503,FF,1503,catapult_fpga_area
Throughput,0.5049622641699986,catapult,DSP,1,FF,1503,catapult_fpga_area
Throughput,0.5049622641699986,catapult,BRAM,0,FF,1503,catapult_fpga_area
Throughput,0.5162529329619754,catapult,CLB,840,FF,307,catapult_fpga_area
Throughput,0.5162529329619754,catapult,LUT,4380,FF,307,catapult_fpga_area
Throughput,0.5162529329619754,catapult,FF,307,FF,307,catapult_fpga_area
Throughput,0.5162529329619754,catapult,DSP,1,FF,307,catapult_fpga_area
Throughput,0.5162529329619754,catapult,BRAM,0,FF,307,catapult_fpga_area
Throughput,0.5352946529417117,catapult,CLB,373,FF,877,catapult_fpga_area
Throughput,0.5352946529417117,catapult,LUT,1603,FF,877,catapult_fpga_area
Throughput,0.5352946529417117,catapult,FF,877,FF,877,catapult_fpga_area
Throughput,0.5352946529417117,catapult,DSP,1,FF,877,catapult_fpga_area
Throughput,0.5352946529417117,catapult,BRAM,0,FF,877,catapult_fpga_area
Throughput,0.4886248143225706,catapult,CLB,448,FF,883,catapult_fpga_area
Throughput,0.4886248143225706,catapult,LUT,2422,FF,883,catapult_fpga_area
Throughput,0.4886248143225706,catapult,FF,883,FF,883,catapult_fpga_area
Throughput,0.4886248143225706,catapult,DSP,1,FF,883,catapult_fpga_area
Throughput,0.4886248143225706,catapult,BRAM,0,FF,883,catapult_fpga_area
Throughput,0.5011830425719912,catapult,CLB,496,FF,285,catapult_fpga_area
Throughput,0.5011830425719912,catapult,LUT,2260,FF,285,catapult_fpga_area
Throughput,0.5011830425719912,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.5011830425719912,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.5011830425719912,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.5021961035608716,catapult,CLB,656,FF,1499,catapult_fpga_area
Throughput,0.5021961035608716,catapult,LUT,2888,FF,1499,catapult_fpga_area
Throughput,0.5021961035608716,catapult,FF,1499,FF,1499,catapult_fpga_area
Throughput,0.5021961035608716,catapult,DSP,1,FF,1499,catapult_fpga_area
Throughput,0.5021961035608716,catapult,BRAM,0,FF,1499,catapult_fpga_area
Throughput,0.47985381733308763,catapult,CLB,739,FF,1501,catapult_fpga_area
Throughput,0.47985381733308763,catapult,LUT,4151,FF,1501,catapult_fpga_area
Throughput,0.47985381733308763,catapult,FF,1501,FF,1501,catapult_fpga_area
Throughput,0.47985381733308763,catapult,DSP,1,FF,1501,catapult_fpga_area
Throughput,0.47985381733308763,catapult,BRAM,0,FF,1501,catapult_fpga_area
Throughput,0.4855818606040153,catapult,CLB,817,FF,297,catapult_fpga_area
Throughput,0.4855818606040153,catapult,LUT,4111,FF,297,catapult_fpga_area
Throughput,0.4855818606040153,catapult,FF,297,FF,297,catapult_fpga_area
Throughput,0.4855818606040153,catapult,DSP,1,FF,297,catapult_fpga_area
Throughput,0.4855818606040153,catapult,BRAM,0,FF,297,catapult_fpga_area
Throughput,0.5189672137273056,catapult,CLB,560,FF,1496,catapult_fpga_area
Throughput,0.5189672137273056,catapult,LUT,2519,FF,1496,catapult_fpga_area
Throughput,0.5189672137273056,catapult,FF,1496,FF,1496,catapult_fpga_area
Throughput,0.5189672137273056,catapult,DSP,1,FF,1496,catapult_fpga_area
Throughput,0.5189672137273056,catapult,BRAM,0,FF,1496,catapult_fpga_area
Throughput,0.48734249699675186,catapult,CLB,820,FF,1500,catapult_fpga_area
Throughput,0.48734249699675186,catapult,LUT,4640,FF,1500,catapult_fpga_area
Throughput,0.48734249699675186,catapult,FF,1500,FF,1500,catapult_fpga_area
Throughput,0.48734249699675186,catapult,DSP,1,FF,1500,catapult_fpga_area
Throughput,0.48734249699675186,catapult,BRAM,0,FF,1500,catapult_fpga_area
Throughput,0.4714706064007792,catapult,CLB,751,FF,297,catapult_fpga_area
Throughput,0.4714706064007792,catapult,LUT,3638,FF,297,catapult_fpga_area
Throughput,0.4714706064007792,catapult,FF,297,FF,297,catapult_fpga_area
Throughput,0.4714706064007792,catapult,DSP,1,FF,297,catapult_fpga_area
Throughput,0.4714706064007792,catapult,BRAM,0,FF,297,catapult_fpga_area
Throughput,0.5439059956389617,catapult,CLB,168,FF,264,catapult_fpga_area
Throughput,0.5439059956389617,catapult,LUT,841,FF,264,catapult_fpga_area
Throughput,0.5439059956389617,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5439059956389617,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5439059956389617,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5025524639644755,catapult,CLB,243,FF,266,catapult_fpga_area
Throughput,0.5025524639644755,catapult,LUT,1014,FF,266,catapult_fpga_area
Throughput,0.5025524639644755,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5025524639644755,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5025524639644755,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5558878529609923,catapult,CLB,349,FF,273,catapult_fpga_area
Throughput,0.5558878529609923,catapult,LUT,1534,FF,273,catapult_fpga_area
Throughput,0.5558878529609923,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5558878529609923,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.5558878529609923,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5197324209603927,catapult,CLB,208,FF,268,catapult_fpga_area
Throughput,0.5197324209603927,catapult,LUT,1127,FF,268,catapult_fpga_area
Throughput,0.5197324209603927,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5197324209603927,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5197324209603927,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5186641286701971,catapult,CLB,260,FF,276,catapult_fpga_area
Throughput,0.5186641286701971,catapult,LUT,1316,FF,276,catapult_fpga_area
Throughput,0.5186641286701971,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5186641286701971,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5186641286701971,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5045737083796069,catapult,CLB,451,FF,282,catapult_fpga_area
Throughput,0.5045737083796069,catapult,LUT,2033,FF,282,catapult_fpga_area
Throughput,0.5045737083796069,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.5045737083796069,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.5045737083796069,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.4845501194416045,catapult,CLB,377,FF,284,catapult_fpga_area
Throughput,0.4845501194416045,catapult,LUT,1963,FF,284,catapult_fpga_area
Throughput,0.4845501194416045,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.4845501194416045,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.4845501194416045,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.4667854168767201,catapult,CLB,409,FF,285,catapult_fpga_area
Throughput,0.4667854168767201,catapult,LUT,1935,FF,285,catapult_fpga_area
Throughput,0.4667854168767201,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.4667854168767201,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.4667854168767201,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.5282151399136262,catapult,CLB,598,FF,298,catapult_fpga_area
Throughput,0.5282151399136262,catapult,LUT,3125,FF,298,catapult_fpga_area
Throughput,0.5282151399136262,catapult,FF,298,FF,298,catapult_fpga_area
Throughput,0.5282151399136262,catapult,DSP,1,FF,298,catapult_fpga_area
Throughput,0.5282151399136262,catapult,BRAM,0,FF,298,catapult_fpga_area
Throughput,0.49388154843718596,catapult,CLB,485,FF,285,catapult_fpga_area
Throughput,0.49388154843718596,catapult,LUT,2583,FF,285,catapult_fpga_area
Throughput,0.49388154843718596,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.49388154843718596,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.49388154843718596,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.48815039327836435,catapult,CLB,661,FF,289,catapult_fpga_area
Throughput,0.48815039327836435,catapult,LUT,3110,FF,289,catapult_fpga_area
Throughput,0.48815039327836435,catapult,FF,289,FF,289,catapult_fpga_area
Throughput,0.48815039327836435,catapult,DSP,1,FF,289,catapult_fpga_area
Throughput,0.48815039327836435,catapult,BRAM,0,FF,289,catapult_fpga_area
Throughput,0.5151044065121559,catapult,CLB,281,FF,272,catapult_fpga_area
Throughput,0.5151044065121559,catapult,LUT,1410,FF,272,catapult_fpga_area
Throughput,0.5151044065121559,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5151044065121559,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5151044065121559,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5057521723320182,catapult,CLB,279,FF,275,catapult_fpga_area
Throughput,0.5057521723320182,catapult,LUT,1460,FF,275,catapult_fpga_area
Throughput,0.5057521723320182,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5057521723320182,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5057521723320182,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.4974822423713586,catapult,CLB,420,FF,282,catapult_fpga_area
Throughput,0.4974822423713586,catapult,LUT,2022,FF,282,catapult_fpga_area
Throughput,0.4974822423713586,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.4974822423713586,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.4974822423713586,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.4867148741525686,catapult,CLB,354,FF,282,catapult_fpga_area
Throughput,0.4867148741525686,catapult,LUT,1916,FF,282,catapult_fpga_area
Throughput,0.4867148741525686,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.4867148741525686,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.4867148741525686,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.5204259374042091,catapult,CLB,538,FF,286,catapult_fpga_area
Throughput,0.5204259374042091,catapult,LUT,2440,FF,286,catapult_fpga_area
Throughput,0.5204259374042091,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.5204259374042091,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.5204259374042091,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.4919047239578261,catapult,CLB,671,FF,293,catapult_fpga_area
Throughput,0.4919047239578261,catapult,LUT,3122,FF,293,catapult_fpga_area
Throughput,0.4919047239578261,catapult,FF,293,FF,293,catapult_fpga_area
Throughput,0.4919047239578261,catapult,DSP,1,FF,293,catapult_fpga_area
Throughput,0.4919047239578261,catapult,BRAM,0,FF,293,catapult_fpga_area
Throughput,0.4977603274068329,catapult,CLB,553,FF,300,catapult_fpga_area
Throughput,0.4977603274068329,catapult,LUT,2857,FF,300,catapult_fpga_area
Throughput,0.4977603274068329,catapult,FF,300,FF,300,catapult_fpga_area
Throughput,0.4977603274068329,catapult,DSP,1,FF,300,catapult_fpga_area
Throughput,0.4977603274068329,catapult,BRAM,0,FF,300,catapult_fpga_area
Throughput,0.47865830163418727,catapult,CLB,660,FF,301,catapult_fpga_area
Throughput,0.47865830163418727,catapult,LUT,3706,FF,301,catapult_fpga_area
Throughput,0.47865830163418727,catapult,FF,301,FF,301,catapult_fpga_area
Throughput,0.47865830163418727,catapult,DSP,1,FF,301,catapult_fpga_area
Throughput,0.47865830163418727,catapult,BRAM,0,FF,301,catapult_fpga_area
Throughput,0.45375406620362574,catapult,CLB,356,FF,283,catapult_fpga_area
Throughput,0.45375406620362574,catapult,LUT,1917,FF,283,catapult_fpga_area
Throughput,0.45375406620362574,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.45375406620362574,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.45375406620362574,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.502847373251034,catapult,CLB,467,FF,283,catapult_fpga_area
Throughput,0.502847373251034,catapult,LUT,2291,FF,283,catapult_fpga_area
Throughput,0.502847373251034,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.502847373251034,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.502847373251034,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.4946143912014035,catapult,CLB,691,FF,298,catapult_fpga_area
Throughput,0.4946143912014035,catapult,LUT,3365,FF,298,catapult_fpga_area
Throughput,0.4946143912014035,catapult,FF,298,FF,298,catapult_fpga_area
Throughput,0.4946143912014035,catapult,DSP,1,FF,298,catapult_fpga_area
Throughput,0.4946143912014035,catapult,BRAM,0,FF,298,catapult_fpga_area
Throughput,0.5195029188271494,catapult,CLB,147,FF,263,catapult_fpga_area
Throughput,0.5195029188271494,catapult,LUT,736,FF,263,catapult_fpga_area
Throughput,0.5195029188271494,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5195029188271494,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5195029188271494,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5633647296497167,catapult,CLB,218,FF,265,catapult_fpga_area
Throughput,0.5633647296497167,catapult,LUT,1125,FF,265,catapult_fpga_area
Throughput,0.5633647296497167,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5633647296497167,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5633647296497167,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5093441735355974,catapult,CLB,384,FF,272,catapult_fpga_area
Throughput,0.5093441735355974,catapult,LUT,1665,FF,272,catapult_fpga_area
Throughput,0.5093441735355974,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5093441735355974,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5093441735355974,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.507027399760683,catapult,CLB,195,FF,264,catapult_fpga_area
Throughput,0.507027399760683,catapult,LUT,1032,FF,264,catapult_fpga_area
Throughput,0.507027399760683,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.507027399760683,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.507027399760683,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5303452972161115,catapult,CLB,258,FF,268,catapult_fpga_area
Throughput,0.5303452972161115,catapult,LUT,1456,FF,268,catapult_fpga_area
Throughput,0.5303452972161115,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5303452972161115,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5303452972161115,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.48100788468124567,catapult,CLB,294,FF,265,catapult_fpga_area
Throughput,0.48100788468124567,catapult,LUT,1623,FF,265,catapult_fpga_area
Throughput,0.48100788468124567,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.48100788468124567,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.48100788468124567,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.4931931941311983,catapult,CLB,277,FF,264,catapult_fpga_area
Throughput,0.4931931941311983,catapult,LUT,1316,FF,264,catapult_fpga_area
Throughput,0.4931931941311983,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.4931931941311983,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.4931931941311983,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.4888992970117008,catapult,CLB,386,FF,269,catapult_fpga_area
Throughput,0.4888992970117008,catapult,LUT,1914,FF,269,catapult_fpga_area
Throughput,0.4888992970117008,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.4888992970117008,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.4888992970117008,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.47898799416592625,catapult,CLB,545,FF,283,catapult_fpga_area
Throughput,0.47898799416592625,catapult,LUT,2710,FF,283,catapult_fpga_area
Throughput,0.47898799416592625,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.47898799416592625,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.47898799416592625,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.4571771323655807,catapult,CLB,348,FF,265,catapult_fpga_area
Throughput,0.4571771323655807,catapult,LUT,1859,FF,265,catapult_fpga_area
Throughput,0.4571771323655807,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.4571771323655807,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.4571771323655807,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.4920707715866527,catapult,CLB,364,FF,265,catapult_fpga_area
Throughput,0.4920707715866527,catapult,LUT,1961,FF,265,catapult_fpga_area
Throughput,0.4920707715866527,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.4920707715866527,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.4920707715866527,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.4879065054038085,catapult,CLB,552,FF,274,catapult_fpga_area
Throughput,0.4879065054038085,catapult,LUT,2761,FF,274,catapult_fpga_area
Throughput,0.4879065054038085,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.4879065054038085,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.4879065054038085,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.6076412097407317,catapult,CLB,91,FF,255,catapult_fpga_area
Throughput,0.6076412097407317,catapult,LUT,382,FF,255,catapult_fpga_area
Throughput,0.6076412097407317,catapult,FF,255,FF,255,catapult_fpga_area
Throughput,0.6076412097407317,catapult,DSP,1,FF,255,catapult_fpga_area
Throughput,0.6076412097407317,catapult,BRAM,0,FF,255,catapult_fpga_area
Throughput,0.6179870062052075,catapult,CLB,112,FF,257,catapult_fpga_area
Throughput,0.6179870062052075,catapult,LUT,414,FF,257,catapult_fpga_area
Throughput,0.6179870062052075,catapult,FF,257,FF,257,catapult_fpga_area
Throughput,0.6179870062052075,catapult,DSP,1,FF,257,catapult_fpga_area
Throughput,0.6179870062052075,catapult,BRAM,0,FF,257,catapult_fpga_area
Throughput,0.6080764716970806,catapult,CLB,189,FF,264,catapult_fpga_area
Throughput,0.6080764716970806,catapult,LUT,575,FF,264,catapult_fpga_area
Throughput,0.6080764716970806,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.6080764716970806,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.6080764716970806,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.6496476311248779,catapult,CLB,76,FF,292,catapult_fpga_area
Throughput,0.6496476311248779,catapult,LUT,357,FF,292,catapult_fpga_area
Throughput,0.6496476311248779,catapult,FF,292,FF,292,catapult_fpga_area
Throughput,0.6496476311248779,catapult,DSP,1,FF,292,catapult_fpga_area
Throughput,0.6496476311248779,catapult,BRAM,0,FF,292,catapult_fpga_area
Throughput,0.6161004292987791,catapult,CLB,119,FF,294,catapult_fpga_area
Throughput,0.6161004292987791,catapult,LUT,442,FF,294,catapult_fpga_area
Throughput,0.6161004292987791,catapult,FF,294,FF,294,catapult_fpga_area
Throughput,0.6161004292987791,catapult,DSP,1,FF,294,catapult_fpga_area
Throughput,0.6161004292987791,catapult,BRAM,0,FF,294,catapult_fpga_area
Throughput,0.6453049227086028,catapult,CLB,132,FF,303,catapult_fpga_area
Throughput,0.6453049227086028,catapult,LUT,567,FF,303,catapult_fpga_area
Throughput,0.6453049227086028,catapult,FF,303,FF,303,catapult_fpga_area
Throughput,0.6453049227086028,catapult,DSP,1,FF,303,catapult_fpga_area
Throughput,0.6453049227086028,catapult,BRAM,0,FF,303,catapult_fpga_area
Throughput,0.5016169622779029,catapult,CLB,116,FF,331,catapult_fpga_area
Throughput,0.5016169622779029,catapult,LUT,564,FF,331,catapult_fpga_area
Throughput,0.5016169622779029,catapult,FF,331,FF,331,catapult_fpga_area
Throughput,0.5016169622779029,catapult,DSP,1,FF,331,catapult_fpga_area
Throughput,0.5016169622779029,catapult,BRAM,0,FF,331,catapult_fpga_area
Throughput,0.4917448336058419,catapult,CLB,129,FF,333,catapult_fpga_area
Throughput,0.4917448336058419,catapult,LUT,570,FF,333,catapult_fpga_area
Throughput,0.4917448336058419,catapult,FF,333,FF,333,catapult_fpga_area
Throughput,0.4917448336058419,catapult,DSP,1,FF,333,catapult_fpga_area
Throughput,0.4917448336058419,catapult,BRAM,0,FF,333,catapult_fpga_area
Throughput,0.512202192840028,catapult,CLB,166,FF,340,catapult_fpga_area
Throughput,0.512202192840028,catapult,LUT,840,FF,340,catapult_fpga_area
Throughput,0.512202192840028,catapult,FF,340,FF,340,catapult_fpga_area
Throughput,0.512202192840028,catapult,DSP,1,FF,340,catapult_fpga_area
Throughput,0.512202192840028,catapult,BRAM,0,FF,340,catapult_fpga_area
Throughput,0.5474020027249672,catapult,CLB,115,FF,263,catapult_fpga_area
Throughput,0.5474020027249672,catapult,LUT,548,FF,263,catapult_fpga_area
Throughput,0.5474020027249672,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5474020027249672,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5474020027249672,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5349925234794843,catapult,CLB,161,FF,265,catapult_fpga_area
Throughput,0.5349925234794843,catapult,LUT,638,FF,265,catapult_fpga_area
Throughput,0.5349925234794843,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5349925234794843,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5349925234794843,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.519422775857645,catapult,CLB,234,FF,272,catapult_fpga_area
Throughput,0.519422775857645,catapult,LUT,959,FF,272,catapult_fpga_area
Throughput,0.519422775857645,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.519422775857645,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.519422775857645,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.6448234860189371,catapult,CLB,77,FF,293,catapult_fpga_area
Throughput,0.6448234860189371,catapult,LUT,359,FF,293,catapult_fpga_area
Throughput,0.6448234860189371,catapult,FF,293,FF,293,catapult_fpga_area
Throughput,0.6448234860189371,catapult,DSP,1,FF,293,catapult_fpga_area
Throughput,0.6448234860189371,catapult,BRAM,0,FF,293,catapult_fpga_area
Throughput,0.6123732463926622,catapult,CLB,102,FF,295,catapult_fpga_area
Throughput,0.6123732463926622,catapult,LUT,452,FF,295,catapult_fpga_area
Throughput,0.6123732463926622,catapult,FF,295,FF,295,catapult_fpga_area
Throughput,0.6123732463926622,catapult,DSP,1,FF,295,catapult_fpga_area
Throughput,0.6123732463926622,catapult,BRAM,0,FF,295,catapult_fpga_area
Throughput,0.5618956110333823,catapult,CLB,141,FF,304,catapult_fpga_area
Throughput,0.5618956110333823,catapult,LUT,595,FF,304,catapult_fpga_area
Throughput,0.5618956110333823,catapult,FF,304,FF,304,catapult_fpga_area
Throughput,0.5618956110333823,catapult,DSP,1,FF,304,catapult_fpga_area
Throughput,0.5618956110333823,catapult,BRAM,0,FF,304,catapult_fpga_area
Throughput,0.47472876372084805,catapult,CLB,118,FF,332,catapult_fpga_area
Throughput,0.47472876372084805,catapult,LUT,543,FF,332,catapult_fpga_area
Throughput,0.47472876372084805,catapult,FF,332,FF,332,catapult_fpga_area
Throughput,0.47472876372084805,catapult,DSP,1,FF,332,catapult_fpga_area
Throughput,0.47472876372084805,catapult,BRAM,0,FF,332,catapult_fpga_area
Throughput,0.5400378674552659,catapult,CLB,138,FF,334,catapult_fpga_area
Throughput,0.5400378674552659,catapult,LUT,654,FF,334,catapult_fpga_area
Throughput,0.5400378674552659,catapult,FF,334,FF,334,catapult_fpga_area
Throughput,0.5400378674552659,catapult,DSP,1,FF,334,catapult_fpga_area
Throughput,0.5400378674552659,catapult,BRAM,0,FF,334,catapult_fpga_area
Throughput,0.46917034730804125,catapult,CLB,216,FF,341,catapult_fpga_area
Throughput,0.46917034730804125,catapult,LUT,827,FF,341,catapult_fpga_area
Throughput,0.46917034730804125,catapult,FF,341,FF,341,catapult_fpga_area
Throughput,0.46917034730804125,catapult,DSP,1,FF,341,catapult_fpga_area
Throughput,0.46917034730804125,catapult,BRAM,0,FF,341,catapult_fpga_area
Throughput,0.5543123561212991,catapult,CLB,136,FF,263,catapult_fpga_area
Throughput,0.5543123561212991,catapult,LUT,637,FF,263,catapult_fpga_area
Throughput,0.5543123561212991,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5543123561212991,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5543123561212991,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.4886900029174793,catapult,CLB,176,FF,265,catapult_fpga_area
Throughput,0.4886900029174793,catapult,LUT,803,FF,265,catapult_fpga_area
Throughput,0.4886900029174793,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.4886900029174793,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.4886900029174793,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5488685075716411,catapult,CLB,230,FF,272,catapult_fpga_area
Throughput,0.5488685075716411,catapult,LUT,1090,FF,272,catapult_fpga_area
Throughput,0.5488685075716411,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5488685075716411,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5488685075716411,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5351949554664277,catapult,CLB,150,FF,264,catapult_fpga_area
Throughput,0.5351949554664277,catapult,LUT,749,FF,264,catapult_fpga_area
Throughput,0.5351949554664277,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5351949554664277,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5351949554664277,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5068418582444417,catapult,CLB,207,FF,266,catapult_fpga_area
Throughput,0.5068418582444417,catapult,LUT,957,FF,266,catapult_fpga_area
Throughput,0.5068418582444417,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5068418582444417,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5068418582444417,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.48519052946901714,catapult,CLB,342,FF,273,catapult_fpga_area
Throughput,0.48519052946901714,catapult,LUT,1392,FF,273,catapult_fpga_area
Throughput,0.48519052946901714,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.48519052946901714,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.48519052946901714,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.49056352012684007,catapult,CLB,106,FF,334,catapult_fpga_area
Throughput,0.49056352012684007,catapult,LUT,562,FF,334,catapult_fpga_area
Throughput,0.49056352012684007,catapult,FF,334,FF,334,catapult_fpga_area
Throughput,0.49056352012684007,catapult,DSP,1,FF,334,catapult_fpga_area
Throughput,0.49056352012684007,catapult,BRAM,0,FF,334,catapult_fpga_area
Throughput,0.5082956389759062,catapult,CLB,142,FF,336,catapult_fpga_area
Throughput,0.5082956389759062,catapult,LUT,694,FF,336,catapult_fpga_area
Throughput,0.5082956389759062,catapult,FF,336,FF,336,catapult_fpga_area
Throughput,0.5082956389759062,catapult,DSP,1,FF,336,catapult_fpga_area
Throughput,0.5082956389759062,catapult,BRAM,0,FF,336,catapult_fpga_area
Throughput,0.5339210736512086,catapult,CLB,181,FF,343,catapult_fpga_area
Throughput,0.5339210736512086,catapult,LUT,874,FF,343,catapult_fpga_area
Throughput,0.5339210736512086,catapult,FF,343,FF,343,catapult_fpga_area
Throughput,0.5339210736512086,catapult,DSP,1,FF,343,catapult_fpga_area
Throughput,0.5339210736512086,catapult,BRAM,0,FF,343,catapult_fpga_area
Throughput,0.5683662142661057,catapult,CLB,140,FF,263,catapult_fpga_area
Throughput,0.5683662142661057,catapult,LUT,699,FF,263,catapult_fpga_area
Throughput,0.5683662142661057,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5683662142661057,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5683662142661057,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5162129584938971,catapult,CLB,186,FF,265,catapult_fpga_area
Throughput,0.5162129584938971,catapult,LUT,833,FF,265,catapult_fpga_area
Throughput,0.5162129584938971,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5162129584938971,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5162129584938971,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5522558269892945,catapult,CLB,299,FF,272,catapult_fpga_area
Throughput,0.5522558269892945,catapult,LUT,1155,FF,272,catapult_fpga_area
Throughput,0.5522558269892945,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5522558269892945,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5522558269892945,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5247955396577493,catapult,CLB,172,FF,264,catapult_fpga_area
Throughput,0.5247955396577493,catapult,LUT,902,FF,264,catapult_fpga_area
Throughput,0.5247955396577493,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5247955396577493,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5247955396577493,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.46816873924967534,catapult,CLB,250,FF,266,catapult_fpga_area
Throughput,0.46816873924967534,catapult,LUT,1141,FF,266,catapult_fpga_area
Throughput,0.46816873924967534,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.46816873924967534,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.46816873924967534,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.526291136888851,catapult,CLB,318,FF,275,catapult_fpga_area
Throughput,0.526291136888851,catapult,LUT,1473,FF,275,catapult_fpga_area
Throughput,0.526291136888851,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.526291136888851,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.526291136888851,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5203777317879502,catapult,CLB,229,FF,265,catapult_fpga_area
Throughput,0.5203777317879502,catapult,LUT,1116,FF,265,catapult_fpga_area
Throughput,0.5203777317879502,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5203777317879502,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5203777317879502,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5078699527884092,catapult,CLB,143,FF,263,catapult_fpga_area
Throughput,0.5078699527884092,catapult,LUT,677,FF,263,catapult_fpga_area
Throughput,0.5078699527884092,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5078699527884092,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5078699527884092,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5451617440378386,catapult,CLB,156,FF,265,catapult_fpga_area
Throughput,0.5451617440378386,catapult,LUT,829,FF,265,catapult_fpga_area
Throughput,0.5451617440378386,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5451617440378386,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5451617440378386,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5011576742274655,catapult,CLB,272,FF,272,catapult_fpga_area
Throughput,0.5011576742274655,catapult,LUT,1076,FF,272,catapult_fpga_area
Throughput,0.5011576742274655,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5011576742274655,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5011576742274655,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5049816439172436,catapult,CLB,183,FF,264,catapult_fpga_area
Throughput,0.5049816439172436,catapult,LUT,972,FF,264,catapult_fpga_area
Throughput,0.5049816439172436,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5049816439172436,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5049816439172436,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.48348324537161486,catapult,CLB,252,FF,266,catapult_fpga_area
Throughput,0.48348324537161486,catapult,LUT,1216,FF,266,catapult_fpga_area
Throughput,0.48348324537161486,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.48348324537161486,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.48348324537161486,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.47488837748687174,catapult,CLB,394,FF,278,catapult_fpga_area
Throughput,0.47488837748687174,catapult,LUT,1851,FF,278,catapult_fpga_area
Throughput,0.47488837748687174,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.47488837748687174,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.47488837748687174,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.4939757191175025,catapult,CLB,253,FF,265,catapult_fpga_area
Throughput,0.4939757191175025,catapult,LUT,1369,FF,265,catapult_fpga_area
Throughput,0.4939757191175025,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.4939757191175025,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.4939757191175025,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.6066271590618876,catapult,CLB,88,FF,304,catapult_fpga_area
Throughput,0.6066271590618876,catapult,LUT,418,FF,304,catapult_fpga_area
Throughput,0.6066271590618876,catapult,FF,304,FF,304,catapult_fpga_area
Throughput,0.6066271590618876,catapult,DSP,1,FF,304,catapult_fpga_area
Throughput,0.6066271590618876,catapult,BRAM,0,FF,304,catapult_fpga_area
Throughput,0.6229268216716242,catapult,CLB,115,FF,306,catapult_fpga_area
Throughput,0.6229268216716242,catapult,LUT,486,FF,306,catapult_fpga_area
Throughput,0.6229268216716242,catapult,FF,306,FF,306,catapult_fpga_area
Throughput,0.6229268216716242,catapult,DSP,1,FF,306,catapult_fpga_area
Throughput,0.6229268216716242,catapult,BRAM,0,FF,306,catapult_fpga_area
Throughput,0.5988769858760852,catapult,CLB,192,FF,298,catapult_fpga_area
Throughput,0.5988769858760852,catapult,LUT,726,FF,298,catapult_fpga_area
Throughput,0.5988769858760852,catapult,FF,298,FF,298,catapult_fpga_area
Throughput,0.5988769858760852,catapult,DSP,1,FF,298,catapult_fpga_area
Throughput,0.5988769858760852,catapult,BRAM,0,FF,298,catapult_fpga_area
Throughput,0.5760730368439032,catapult,CLB,104,FF,295,catapult_fpga_area
Throughput,0.5760730368439032,catapult,LUT,490,FF,295,catapult_fpga_area
Throughput,0.5760730368439032,catapult,FF,295,FF,295,catapult_fpga_area
Throughput,0.5760730368439032,catapult,DSP,1,FF,295,catapult_fpga_area
Throughput,0.5760730368439032,catapult,BRAM,0,FF,295,catapult_fpga_area
Throughput,0.6204767246771039,catapult,CLB,162,FF,297,catapult_fpga_area
Throughput,0.6204767246771039,catapult,LUT,615,FF,297,catapult_fpga_area
Throughput,0.6204767246771039,catapult,FF,297,FF,297,catapult_fpga_area
Throughput,0.6204767246771039,catapult,DSP,1,FF,297,catapult_fpga_area
Throughput,0.6204767246771039,catapult,BRAM,0,FF,297,catapult_fpga_area
Throughput,0.6218333138492229,catapult,CLB,189,FF,266,catapult_fpga_area
Throughput,0.6218333138492229,catapult,LUT,864,FF,266,catapult_fpga_area
Throughput,0.6218333138492229,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.6218333138492229,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.6218333138492229,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.50703459801283,catapult,CLB,136,FF,449,catapult_fpga_area
Throughput,0.50703459801283,catapult,LUT,697,FF,449,catapult_fpga_area
Throughput,0.50703459801283,catapult,FF,449,FF,449,catapult_fpga_area
Throughput,0.50703459801283,catapult,DSP,1,FF,449,catapult_fpga_area
Throughput,0.50703459801283,catapult,BRAM,0,FF,449,catapult_fpga_area
Throughput,0.4646805599958364,catapult,CLB,232,FF,451,catapult_fpga_area
Throughput,0.4646805599958364,catapult,LUT,1115,FF,451,catapult_fpga_area
Throughput,0.4646805599958364,catapult,FF,451,FF,451,catapult_fpga_area
Throughput,0.4646805599958364,catapult,DSP,1,FF,451,catapult_fpga_area
Throughput,0.4646805599958364,catapult,BRAM,0,FF,451,catapult_fpga_area
Throughput,0.48424649308689705,catapult,CLB,295,FF,382,catapult_fpga_area
Throughput,0.48424649308689705,catapult,LUT,1196,FF,382,catapult_fpga_area
Throughput,0.48424649308689705,catapult,FF,382,FF,382,catapult_fpga_area
Throughput,0.48424649308689705,catapult,DSP,1,FF,382,catapult_fpga_area
Throughput,0.48424649308689705,catapult,BRAM,0,FF,382,catapult_fpga_area
Throughput,0.49321995193078344,catapult,CLB,193,FF,420,catapult_fpga_area
Throughput,0.49321995193078344,catapult,LUT,958,FF,420,catapult_fpga_area
Throughput,0.49321995193078344,catapult,FF,420,FF,420,catapult_fpga_area
Throughput,0.49321995193078344,catapult,DSP,1,FF,420,catapult_fpga_area
Throughput,0.49321995193078344,catapult,BRAM,0,FF,420,catapult_fpga_area
Throughput,0.5139538469445444,catapult,CLB,315,FF,423,catapult_fpga_area
Throughput,0.5139538469445444,catapult,LUT,1548,FF,423,catapult_fpga_area
Throughput,0.5139538469445444,catapult,FF,423,FF,423,catapult_fpga_area
Throughput,0.5139538469445444,catapult,DSP,1,FF,423,catapult_fpga_area
Throughput,0.5139538469445444,catapult,BRAM,0,FF,423,catapult_fpga_area
Throughput,0.5339564248840781,catapult,CLB,333,FF,280,catapult_fpga_area
Throughput,0.5339564248840781,catapult,LUT,1602,FF,280,catapult_fpga_area
Throughput,0.5339564248840781,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.5339564248840781,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.5339564248840781,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.5674876131641237,catapult,CLB,108,FF,296,catapult_fpga_area
Throughput,0.5674876131641237,catapult,LUT,529,FF,296,catapult_fpga_area
Throughput,0.5674876131641237,catapult,FF,296,FF,296,catapult_fpga_area
Throughput,0.5674876131641237,catapult,DSP,1,FF,296,catapult_fpga_area
Throughput,0.5674876131641237,catapult,BRAM,0,FF,296,catapult_fpga_area
Throughput,0.5142620288459857,catapult,CLB,145,FF,298,catapult_fpga_area
Throughput,0.5142620288459857,catapult,LUT,642,FF,298,catapult_fpga_area
Throughput,0.5142620288459857,catapult,FF,298,FF,298,catapult_fpga_area
Throughput,0.5142620288459857,catapult,DSP,1,FF,298,catapult_fpga_area
Throughput,0.5142620288459857,catapult,BRAM,0,FF,298,catapult_fpga_area
Throughput,0.5521362981580181,catapult,CLB,196,FF,267,catapult_fpga_area
Throughput,0.5521362981580181,catapult,LUT,888,FF,267,catapult_fpga_area
Throughput,0.5521362981580181,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5521362981580181,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5521362981580181,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.48018008673973084,catapult,CLB,135,FF,450,catapult_fpga_area
Throughput,0.48018008673973084,catapult,LUT,726,FF,450,catapult_fpga_area
Throughput,0.48018008673973084,catapult,FF,450,FF,450,catapult_fpga_area
Throughput,0.48018008673973084,catapult,DSP,1,FF,450,catapult_fpga_area
Throughput,0.48018008673973084,catapult,BRAM,0,FF,450,catapult_fpga_area
Throughput,0.4660694452794856,catapult,CLB,193,FF,452,catapult_fpga_area
Throughput,0.4660694452794856,catapult,LUT,912,FF,452,catapult_fpga_area
Throughput,0.4660694452794856,catapult,FF,452,FF,452,catapult_fpga_area
Throughput,0.4660694452794856,catapult,DSP,1,FF,452,catapult_fpga_area
Throughput,0.4660694452794856,catapult,BRAM,0,FF,452,catapult_fpga_area
Throughput,0.5073613051768103,catapult,CLB,210,FF,387,catapult_fpga_area
Throughput,0.5073613051768103,catapult,LUT,1135,FF,387,catapult_fpga_area
Throughput,0.5073613051768103,catapult,FF,387,FF,387,catapult_fpga_area
Throughput,0.5073613051768103,catapult,DSP,1,FF,387,catapult_fpga_area
Throughput,0.5073613051768103,catapult,BRAM,0,FF,387,catapult_fpga_area
Throughput,0.49937952094522553,catapult,CLB,186,FF,421,catapult_fpga_area
Throughput,0.49937952094522553,catapult,LUT,956,FF,421,catapult_fpga_area
Throughput,0.49937952094522553,catapult,FF,421,FF,421,catapult_fpga_area
Throughput,0.49937952094522553,catapult,DSP,1,FF,421,catapult_fpga_area
Throughput,0.49937952094522553,catapult,BRAM,0,FF,421,catapult_fpga_area
Throughput,0.5390649594838777,catapult,CLB,298,FF,421,catapult_fpga_area
Throughput,0.5390649594838777,catapult,LUT,1449,FF,421,catapult_fpga_area
Throughput,0.5390649594838777,catapult,FF,421,FF,421,catapult_fpga_area
Throughput,0.5390649594838777,catapult,DSP,1,FF,421,catapult_fpga_area
Throughput,0.5390649594838777,catapult,BRAM,0,FF,421,catapult_fpga_area
Throughput,0.5398151457015059,catapult,CLB,358,FF,278,catapult_fpga_area
Throughput,0.5398151457015059,catapult,LUT,1628,FF,278,catapult_fpga_area
Throughput,0.5398151457015059,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5398151457015059,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5398151457015059,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.49963077285885726,catapult,CLB,321,FF,588,catapult_fpga_area
Throughput,0.49963077285885726,catapult,LUT,1585,FF,588,catapult_fpga_area
Throughput,0.49963077285885726,catapult,FF,588,FF,588,catapult_fpga_area
Throughput,0.49963077285885726,catapult,DSP,1,FF,588,catapult_fpga_area
Throughput,0.49963077285885726,catapult,BRAM,0,FF,588,catapult_fpga_area
Throughput,0.47985243577894926,catapult,CLB,651,FF,658,catapult_fpga_area
Throughput,0.47985243577894926,catapult,LUT,3882,FF,658,catapult_fpga_area
Throughput,0.47985243577894926,catapult,FF,658,FF,658,catapult_fpga_area
Throughput,0.47985243577894926,catapult,DSP,1,FF,658,catapult_fpga_area
Throughput,0.47985243577894926,catapult,BRAM,0,FF,658,catapult_fpga_area
Throughput,0.5034035111388095,catapult,CLB,463,FF,295,catapult_fpga_area
Throughput,0.5034035111388095,catapult,LUT,2297,FF,295,catapult_fpga_area
Throughput,0.5034035111388095,catapult,FF,295,FF,295,catapult_fpga_area
Throughput,0.5034035111388095,catapult,DSP,1,FF,295,catapult_fpga_area
Throughput,0.5034035111388095,catapult,BRAM,0,FF,295,catapult_fpga_area
Throughput,0.501918583786524,catapult,CLB,141,FF,452,catapult_fpga_area
Throughput,0.501918583786524,catapult,LUT,705,FF,452,catapult_fpga_area
Throughput,0.501918583786524,catapult,FF,452,FF,452,catapult_fpga_area
Throughput,0.501918583786524,catapult,DSP,1,FF,452,catapult_fpga_area
Throughput,0.501918583786524,catapult,BRAM,0,FF,452,catapult_fpga_area
Throughput,0.5018004600506618,catapult,CLB,206,FF,454,catapult_fpga_area
Throughput,0.5018004600506618,catapult,LUT,960,FF,454,catapult_fpga_area
Throughput,0.5018004600506618,catapult,FF,454,FF,454,catapult_fpga_area
Throughput,0.5018004600506618,catapult,DSP,1,FF,454,catapult_fpga_area
Throughput,0.5018004600506618,catapult,BRAM,0,FF,454,catapult_fpga_area
Throughput,0.48425540404818146,catapult,CLB,255,FF,389,catapult_fpga_area
Throughput,0.48425540404818146,catapult,LUT,1113,FF,389,catapult_fpga_area
Throughput,0.48425540404818146,catapult,FF,389,FF,389,catapult_fpga_area
Throughput,0.48425540404818146,catapult,DSP,1,FF,389,catapult_fpga_area
Throughput,0.48425540404818146,catapult,BRAM,0,FF,389,catapult_fpga_area
Throughput,0.5254835894102445,catapult,CLB,218,FF,423,catapult_fpga_area
Throughput,0.5254835894102445,catapult,LUT,1071,FF,423,catapult_fpga_area
Throughput,0.5254835894102445,catapult,FF,423,FF,423,catapult_fpga_area
Throughput,0.5254835894102445,catapult,DSP,1,FF,423,catapult_fpga_area
Throughput,0.5254835894102445,catapult,BRAM,0,FF,423,catapult_fpga_area
Throughput,0.48581210051063706,catapult,CLB,304,FF,424,catapult_fpga_area
Throughput,0.48581210051063706,catapult,LUT,1501,FF,424,catapult_fpga_area
Throughput,0.48581210051063706,catapult,FF,424,FF,424,catapult_fpga_area
Throughput,0.48581210051063706,catapult,DSP,1,FF,424,catapult_fpga_area
Throughput,0.48581210051063706,catapult,BRAM,0,FF,424,catapult_fpga_area
Throughput,0.5286088389741183,catapult,CLB,384,FF,284,catapult_fpga_area
Throughput,0.5286088389741183,catapult,LUT,1670,FF,284,catapult_fpga_area
Throughput,0.5286088389741183,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.5286088389741183,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.5286088389741183,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.477740402553618,catapult,CLB,329,FF,583,catapult_fpga_area
Throughput,0.477740402553618,catapult,LUT,1624,FF,583,catapult_fpga_area
Throughput,0.477740402553618,catapult,FF,583,FF,583,catapult_fpga_area
Throughput,0.477740402553618,catapult,DSP,1,FF,583,catapult_fpga_area
Throughput,0.477740402553618,catapult,BRAM,0,FF,583,catapult_fpga_area
Throughput,0.48701069426783544,catapult,CLB,589,FF,660,catapult_fpga_area
Throughput,0.48701069426783544,catapult,LUT,3267,FF,660,catapult_fpga_area
Throughput,0.48701069426783544,catapult,FF,660,FF,660,catapult_fpga_area
Throughput,0.48701069426783544,catapult,DSP,1,FF,660,catapult_fpga_area
Throughput,0.48701069426783544,catapult,BRAM,0,FF,660,catapult_fpga_area
Throughput,0.4716149132181398,catapult,CLB,502,FF,291,catapult_fpga_area
Throughput,0.4716149132181398,catapult,LUT,2366,FF,291,catapult_fpga_area
Throughput,0.4716149132181398,catapult,FF,291,FF,291,catapult_fpga_area
Throughput,0.4716149132181398,catapult,DSP,1,FF,291,catapult_fpga_area
Throughput,0.4716149132181398,catapult,BRAM,0,FF,291,catapult_fpga_area
Throughput,0.48937373863918865,catapult,CLB,549,FF,895,catapult_fpga_area
Throughput,0.48937373863918865,catapult,LUT,2586,FF,895,catapult_fpga_area
Throughput,0.48937373863918865,catapult,FF,895,FF,895,catapult_fpga_area
Throughput,0.48937373863918865,catapult,DSP,1,FF,895,catapult_fpga_area
Throughput,0.48937373863918865,catapult,BRAM,0,FF,895,catapult_fpga_area
Throughput,0.5098370509801362,catapult,CLB,192,FF,418,catapult_fpga_area
Throughput,0.5098370509801362,catapult,LUT,957,FF,418,catapult_fpga_area
Throughput,0.5098370509801362,catapult,FF,418,FF,418,catapult_fpga_area
Throughput,0.5098370509801362,catapult,DSP,1,FF,418,catapult_fpga_area
Throughput,0.5098370509801362,catapult,BRAM,0,FF,418,catapult_fpga_area
Throughput,0.5202201779881317,catapult,CLB,245,FF,421,catapult_fpga_area
Throughput,0.5202201779881317,catapult,LUT,1270,FF,421,catapult_fpga_area
Throughput,0.5202201779881317,catapult,FF,421,FF,421,catapult_fpga_area
Throughput,0.5202201779881317,catapult,DSP,1,FF,421,catapult_fpga_area
Throughput,0.5202201779881317,catapult,BRAM,0,FF,421,catapult_fpga_area
Throughput,0.530836843049594,catapult,CLB,342,FF,281,catapult_fpga_area
Throughput,0.530836843049594,catapult,LUT,1587,FF,281,catapult_fpga_area
Throughput,0.530836843049594,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.530836843049594,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.530836843049594,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.5146444655906137,catapult,CLB,346,FF,589,catapult_fpga_area
Throughput,0.5146444655906137,catapult,LUT,1730,FF,589,catapult_fpga_area
Throughput,0.5146444655906137,catapult,FF,589,FF,589,catapult_fpga_area
Throughput,0.5146444655906137,catapult,DSP,1,FF,589,catapult_fpga_area
Throughput,0.5146444655906137,catapult,BRAM,0,FF,589,catapult_fpga_area
Throughput,0.48977184957931047,catapult,CLB,526,FF,603,catapult_fpga_area
Throughput,0.48977184957931047,catapult,LUT,2893,FF,603,catapult_fpga_area
Throughput,0.48977184957931047,catapult,FF,603,FF,603,catapult_fpga_area
Throughput,0.48977184957931047,catapult,DSP,1,FF,603,catapult_fpga_area
Throughput,0.48977184957931047,catapult,BRAM,0,FF,603,catapult_fpga_area
Throughput,0.4727314327638811,catapult,CLB,550,FF,301,catapult_fpga_area
Throughput,0.4727314327638811,catapult,LUT,2747,FF,301,catapult_fpga_area
Throughput,0.4727314327638811,catapult,FF,301,FF,301,catapult_fpga_area
Throughput,0.4727314327638811,catapult,DSP,1,FF,301,catapult_fpga_area
Throughput,0.4727314327638811,catapult,BRAM,0,FF,301,catapult_fpga_area
Throughput,0.49780666383912486,catapult,CLB,507,FF,903,catapult_fpga_area
Throughput,0.49780666383912486,catapult,LUT,2777,FF,903,catapult_fpga_area
Throughput,0.49780666383912486,catapult,FF,903,FF,903,catapult_fpga_area
Throughput,0.49780666383912486,catapult,DSP,1,FF,903,catapult_fpga_area
Throughput,0.49780666383912486,catapult,BRAM,0,FF,903,catapult_fpga_area
Throughput,0.6245397922405928,catapult,CLB,87,FF,303,catapult_fpga_area
Throughput,0.6245397922405928,catapult,LUT,476,FF,303,catapult_fpga_area
Throughput,0.6245397922405928,catapult,FF,303,FF,303,catapult_fpga_area
Throughput,0.6245397922405928,catapult,DSP,1,FF,303,catapult_fpga_area
Throughput,0.6245397922405928,catapult,BRAM,0,FF,303,catapult_fpga_area
Throughput,0.5637375801564372,catapult,CLB,145,FF,305,catapult_fpga_area
Throughput,0.5637375801564372,catapult,LUT,620,FF,305,catapult_fpga_area
Throughput,0.5637375801564372,catapult,FF,305,FF,305,catapult_fpga_area
Throughput,0.5637375801564372,catapult,DSP,1,FF,305,catapult_fpga_area
Throughput,0.5637375801564372,catapult,BRAM,0,FF,305,catapult_fpga_area
Throughput,0.6741610907926449,catapult,CLB,218,FF,312,catapult_fpga_area
Throughput,0.6741610907926449,catapult,LUT,871,FF,312,catapult_fpga_area
Throughput,0.6741610907926449,catapult,FF,312,FF,312,catapult_fpga_area
Throughput,0.6741610907926449,catapult,DSP,1,FF,312,catapult_fpga_area
Throughput,0.6741610907926449,catapult,BRAM,0,FF,312,catapult_fpga_area
Throughput,0.47937029917500373,catapult,CLB,147,FF,351,catapult_fpga_area
Throughput,0.47937029917500373,catapult,LUT,747,FF,351,catapult_fpga_area
Throughput,0.47937029917500373,catapult,FF,351,FF,351,catapult_fpga_area
Throughput,0.47937029917500373,catapult,DSP,1,FF,351,catapult_fpga_area
Throughput,0.47937029917500373,catapult,BRAM,0,FF,351,catapult_fpga_area
Throughput,0.5109775869901019,catapult,CLB,192,FF,358,catapult_fpga_area
Throughput,0.5109775869901019,catapult,LUT,945,FF,358,catapult_fpga_area
Throughput,0.5109775869901019,catapult,FF,358,FF,358,catapult_fpga_area
Throughput,0.5109775869901019,catapult,DSP,1,FF,358,catapult_fpga_area
Throughput,0.5109775869901019,catapult,BRAM,0,FF,358,catapult_fpga_area
Throughput,0.4332796933073019,catapult,CLB,297,FF,366,catapult_fpga_area
Throughput,0.4332796933073019,catapult,LUT,1317,FF,366,catapult_fpga_area
Throughput,0.4332796933073019,catapult,FF,366,FF,366,catapult_fpga_area
Throughput,0.4332796933073019,catapult,DSP,1,FF,366,catapult_fpga_area
Throughput,0.4332796933073019,catapult,BRAM,0,FF,366,catapult_fpga_area
Throughput,0.5491889303282447,catapult,CLB,194,FF,265,catapult_fpga_area
Throughput,0.5491889303282447,catapult,LUT,959,FF,265,catapult_fpga_area
Throughput,0.5491889303282447,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5491889303282447,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5491889303282447,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.534198021864725,catapult,CLB,243,FF,267,catapult_fpga_area
Throughput,0.534198021864725,catapult,LUT,1145,FF,267,catapult_fpga_area
Throughput,0.534198021864725,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.534198021864725,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.534198021864725,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5119292309031199,catapult,CLB,349,FF,274,catapult_fpga_area
Throughput,0.5119292309031199,catapult,LUT,1608,FF,274,catapult_fpga_area
Throughput,0.5119292309031199,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5119292309031199,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5119292309031199,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.49191101526498265,catapult,CLB,260,FF,266,catapult_fpga_area
Throughput,0.49191101526498265,catapult,LUT,1310,FF,266,catapult_fpga_area
Throughput,0.49191101526498265,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.49191101526498265,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.49191101526498265,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5244765330842419,catapult,CLB,324,FF,268,catapult_fpga_area
Throughput,0.5244765330842419,catapult,LUT,1645,FF,268,catapult_fpga_area
Throughput,0.5244765330842419,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5244765330842419,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5244765330842419,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5289426858863281,catapult,CLB,469,FF,279,catapult_fpga_area
Throughput,0.5289426858863281,catapult,LUT,2392,FF,279,catapult_fpga_area
Throughput,0.5289426858863281,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.5289426858863281,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.5289426858863281,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.43715273679470873,catapult,CLB,144,FF,352,catapult_fpga_area
Throughput,0.43715273679470873,catapult,LUT,758,FF,352,catapult_fpga_area
Throughput,0.43715273679470873,catapult,FF,352,FF,352,catapult_fpga_area
Throughput,0.43715273679470873,catapult,DSP,1,FF,352,catapult_fpga_area
Throughput,0.43715273679470873,catapult,BRAM,0,FF,352,catapult_fpga_area
Throughput,0.4913394059608314,catapult,CLB,230,FF,360,catapult_fpga_area
Throughput,0.4913394059608314,catapult,LUT,984,FF,360,catapult_fpga_area
Throughput,0.4913394059608314,catapult,FF,360,FF,360,catapult_fpga_area
Throughput,0.4913394059608314,catapult,DSP,1,FF,360,catapult_fpga_area
Throughput,0.4913394059608314,catapult,BRAM,0,FF,360,catapult_fpga_area
Throughput,0.46149387413031484,catapult,CLB,274,FF,361,catapult_fpga_area
Throughput,0.46149387413031484,catapult,LUT,1229,FF,361,catapult_fpga_area
Throughput,0.46149387413031484,catapult,FF,361,FF,361,catapult_fpga_area
Throughput,0.46149387413031484,catapult,DSP,1,FF,361,catapult_fpga_area
Throughput,0.46149387413031484,catapult,BRAM,0,FF,361,catapult_fpga_area
Throughput,0.56152676882336,catapult,CLB,192,FF,265,catapult_fpga_area
Throughput,0.56152676882336,catapult,LUT,1009,FF,265,catapult_fpga_area
Throughput,0.56152676882336,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.56152676882336,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.56152676882336,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.503474223881897,catapult,CLB,243,FF,267,catapult_fpga_area
Throughput,0.503474223881897,catapult,LUT,1173,FF,267,catapult_fpga_area
Throughput,0.503474223881897,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.503474223881897,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.503474223881897,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5344272703272085,catapult,CLB,407,FF,274,catapult_fpga_area
Throughput,0.5344272703272085,catapult,LUT,1695,FF,274,catapult_fpga_area
Throughput,0.5344272703272085,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5344272703272085,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5344272703272085,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5113188088112502,catapult,CLB,293,FF,271,catapult_fpga_area
Throughput,0.5113188088112502,catapult,LUT,1510,FF,271,catapult_fpga_area
Throughput,0.5113188088112502,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5113188088112502,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5113188088112502,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5343981394394377,catapult,CLB,353,FF,276,catapult_fpga_area
Throughput,0.5343981394394377,catapult,LUT,1775,FF,276,catapult_fpga_area
Throughput,0.5343981394394377,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5343981394394377,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5343981394394377,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5054691764896176,catapult,CLB,495,FF,282,catapult_fpga_area
Throughput,0.5054691764896176,catapult,LUT,2458,FF,282,catapult_fpga_area
Throughput,0.5054691764896176,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.5054691764896176,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.5054691764896176,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.48119721868007603,catapult,CLB,375,FF,280,catapult_fpga_area
Throughput,0.48119721868007603,catapult,LUT,2103,FF,280,catapult_fpga_area
Throughput,0.48119721868007603,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.48119721868007603,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.48119721868007603,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.4686226664348546,catapult,CLB,595,FF,285,catapult_fpga_area
Throughput,0.4686226664348546,catapult,LUT,3117,FF,285,catapult_fpga_area
Throughput,0.4686226664348546,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.4686226664348546,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.4686226664348546,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.49400915102551357,catapult,CLB,684,FF,292,catapult_fpga_area
Throughput,0.49400915102551357,catapult,LUT,3545,FF,292,catapult_fpga_area
Throughput,0.49400915102551357,catapult,FF,292,FF,292,catapult_fpga_area
Throughput,0.49400915102551357,catapult,DSP,1,FF,292,catapult_fpga_area
Throughput,0.49400915102551357,catapult,BRAM,0,FF,292,catapult_fpga_area
Throughput,0.5260862497362992,catapult,CLB,204,FF,265,catapult_fpga_area
Throughput,0.5260862497362992,catapult,LUT,986,FF,265,catapult_fpga_area
Throughput,0.5260862497362992,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5260862497362992,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5260862497362992,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.4969810883786439,catapult,CLB,254,FF,272,catapult_fpga_area
Throughput,0.4969810883786439,catapult,LUT,1276,FF,272,catapult_fpga_area
Throughput,0.4969810883786439,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.4969810883786439,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.4969810883786439,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5273902777711854,catapult,CLB,296,FF,271,catapult_fpga_area
Throughput,0.5273902777711854,catapult,LUT,1597,FF,271,catapult_fpga_area
Throughput,0.5273902777711854,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5273902777711854,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5273902777711854,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5036517268454933,catapult,CLB,406,FF,281,catapult_fpga_area
Throughput,0.5036517268454933,catapult,LUT,2114,FF,281,catapult_fpga_area
Throughput,0.5036517268454933,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5036517268454933,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5036517268454933,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.49304802287742827,catapult,CLB,501,FF,282,catapult_fpga_area
Throughput,0.49304802287742827,catapult,LUT,2507,FF,282,catapult_fpga_area
Throughput,0.49304802287742827,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.49304802287742827,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.49304802287742827,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.4706648706095204,catapult,CLB,460,FF,288,catapult_fpga_area
Throughput,0.4706648706095204,catapult,LUT,2366,FF,288,catapult_fpga_area
Throughput,0.4706648706095204,catapult,FF,288,FF,288,catapult_fpga_area
Throughput,0.4706648706095204,catapult,DSP,1,FF,288,catapult_fpga_area
Throughput,0.4706648706095204,catapult,BRAM,0,FF,288,catapult_fpga_area
Throughput,0.4740486791107606,catapult,CLB,571,FF,290,catapult_fpga_area
Throughput,0.4740486791107606,catapult,LUT,2998,FF,290,catapult_fpga_area
Throughput,0.4740486791107606,catapult,FF,290,FF,290,catapult_fpga_area
Throughput,0.4740486791107606,catapult,DSP,1,FF,290,catapult_fpga_area
Throughput,0.4740486791107606,catapult,BRAM,0,FF,290,catapult_fpga_area
Throughput,0.48897603528451067,catapult,CLB,724,FF,298,catapult_fpga_area
Throughput,0.48897603528451067,catapult,LUT,3737,FF,298,catapult_fpga_area
Throughput,0.48897603528451067,catapult,FF,298,FF,298,catapult_fpga_area
Throughput,0.48897603528451067,catapult,DSP,1,FF,298,catapult_fpga_area
Throughput,0.48897603528451067,catapult,BRAM,0,FF,298,catapult_fpga_area
Throughput,0.5244765330842419,catapult,CLB,310,FF,275,catapult_fpga_area
Throughput,0.5244765330842419,catapult,LUT,1588,FF,275,catapult_fpga_area
Throughput,0.5244765330842419,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5244765330842419,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5244765330842419,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.4731640289349267,catapult,CLB,362,FF,275,catapult_fpga_area
Throughput,0.4731640289349267,catapult,LUT,1758,FF,275,catapult_fpga_area
Throughput,0.4731640289349267,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.4731640289349267,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.4731640289349267,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5032264362963138,catapult,CLB,520,FF,284,catapult_fpga_area
Throughput,0.5032264362963138,catapult,LUT,2371,FF,284,catapult_fpga_area
Throughput,0.5032264362963138,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.5032264362963138,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.5032264362963138,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.5167077449323888,catapult,CLB,469,FF,279,catapult_fpga_area
Throughput,0.5167077449323888,catapult,LUT,2625,FF,279,catapult_fpga_area
Throughput,0.5167077449323888,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.5167077449323888,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.5167077449323888,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.48589283050551807,catapult,CLB,724,FF,310,catapult_fpga_area
Throughput,0.48589283050551807,catapult,LUT,4244,FF,310,catapult_fpga_area
Throughput,0.48589283050551807,catapult,FF,310,FF,310,catapult_fpga_area
Throughput,0.48589283050551807,catapult,DSP,1,FF,310,catapult_fpga_area
Throughput,0.48589283050551807,catapult,BRAM,0,FF,310,catapult_fpga_area
Throughput,0.5208311632034867,catapult,CLB,133,FF,339,catapult_fpga_area
Throughput,0.5208311632034867,catapult,LUT,643,FF,339,catapult_fpga_area
Throughput,0.5208311632034867,catapult,FF,339,FF,339,catapult_fpga_area
Throughput,0.5208311632034867,catapult,DSP,1,FF,339,catapult_fpga_area
Throughput,0.5208311632034867,catapult,BRAM,0,FF,339,catapult_fpga_area
Throughput,0.5259744597321844,catapult,CLB,292,FF,349,catapult_fpga_area
Throughput,0.5259744597321844,catapult,LUT,1315,FF,349,catapult_fpga_area
Throughput,0.5259744597321844,catapult,FF,349,FF,349,catapult_fpga_area
Throughput,0.5259744597321844,catapult,DSP,1,FF,349,catapult_fpga_area
Throughput,0.5259744597321844,catapult,BRAM,0,FF,349,catapult_fpga_area
Throughput,0.5536574333216512,catapult,CLB,137,FF,265,catapult_fpga_area
Throughput,0.5536574333216512,catapult,LUT,709,FF,265,catapult_fpga_area
Throughput,0.5536574333216512,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5536574333216512,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5536574333216512,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5669715272568727,catapult,CLB,200,FF,267,catapult_fpga_area
Throughput,0.5669715272568727,catapult,LUT,944,FF,267,catapult_fpga_area
Throughput,0.5669715272568727,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5669715272568727,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5669715272568727,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.52400465316132,catapult,CLB,285,FF,276,catapult_fpga_area
Throughput,0.52400465316132,catapult,LUT,1428,FF,276,catapult_fpga_area
Throughput,0.52400465316132,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.52400465316132,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.52400465316132,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5405861251002787,catapult,CLB,224,FF,266,catapult_fpga_area
Throughput,0.5405861251002787,catapult,LUT,1123,FF,266,catapult_fpga_area
Throughput,0.5405861251002787,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5405861251002787,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5405861251002787,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5040838351907982,catapult,CLB,288,FF,268,catapult_fpga_area
Throughput,0.5040838351907982,catapult,LUT,1348,FF,268,catapult_fpga_area
Throughput,0.5040838351907982,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5040838351907982,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5040838351907982,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5138078142975245,catapult,CLB,451,FF,280,catapult_fpga_area
Throughput,0.5138078142975245,catapult,LUT,2317,FF,280,catapult_fpga_area
Throughput,0.5138078142975245,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.5138078142975245,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.5138078142975245,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.49897211743807757,catapult,CLB,262,FF,267,catapult_fpga_area
Throughput,0.49897211743807757,catapult,LUT,1337,FF,267,catapult_fpga_area
Throughput,0.49897211743807757,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.49897211743807757,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.49897211743807757,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.49371988308713166,catapult,CLB,405,FF,271,catapult_fpga_area
Throughput,0.49371988308713166,catapult,LUT,2176,FF,271,catapult_fpga_area
Throughput,0.49371988308713166,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.49371988308713166,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.49371988308713166,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.525720065630893,catapult,CLB,618,FF,278,catapult_fpga_area
Throughput,0.525720065630893,catapult,LUT,3181,FF,278,catapult_fpga_area
Throughput,0.525720065630893,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.525720065630893,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.525720065630893,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5420336234297286,catapult,CLB,157,FF,265,catapult_fpga_area
Throughput,0.5420336234297286,catapult,LUT,777,FF,265,catapult_fpga_area
Throughput,0.5420336234297286,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5420336234297286,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5420336234297286,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5583803396515931,catapult,CLB,198,FF,267,catapult_fpga_area
Throughput,0.5583803396515931,catapult,LUT,995,FF,267,catapult_fpga_area
Throughput,0.5583803396515931,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5583803396515931,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5583803396515931,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5288117810803836,catapult,CLB,290,FF,276,catapult_fpga_area
Throughput,0.5288117810803836,catapult,LUT,1483,FF,276,catapult_fpga_area
Throughput,0.5288117810803836,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5288117810803836,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5288117810803836,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5216606545276232,catapult,CLB,217,FF,266,catapult_fpga_area
Throughput,0.5216606545276232,catapult,LUT,1172,FF,266,catapult_fpga_area
Throughput,0.5216606545276232,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5216606545276232,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5216606545276232,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.514752550727577,catapult,CLB,294,FF,269,catapult_fpga_area
Throughput,0.514752550727577,catapult,LUT,1596,FF,269,catapult_fpga_area
Throughput,0.514752550727577,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.514752550727577,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.514752550727577,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5018792869901346,catapult,CLB,461,FF,281,catapult_fpga_area
Throughput,0.5018792869901346,catapult,LUT,2213,FF,281,catapult_fpga_area
Throughput,0.5018792869901346,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5018792869901346,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5018792869901346,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.5248068317254126,catapult,CLB,296,FF,267,catapult_fpga_area
Throughput,0.5248068317254126,catapult,LUT,1584,FF,267,catapult_fpga_area
Throughput,0.5248068317254126,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5248068317254126,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5248068317254126,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.4872909643585643,catapult,CLB,418,FF,271,catapult_fpga_area
Throughput,0.4872909643585643,catapult,LUT,2186,FF,271,catapult_fpga_area
Throughput,0.4872909643585643,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.4872909643585643,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.4872909643585643,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.514297998660768,catapult,CLB,654,FF,283,catapult_fpga_area
Throughput,0.514297998660768,catapult,LUT,3153,FF,283,catapult_fpga_area
Throughput,0.514297998660768,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.514297998660768,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.514297998660768,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.5311557364553959,catapult,CLB,210,FF,266,catapult_fpga_area
Throughput,0.5311557364553959,catapult,LUT,1044,FF,266,catapult_fpga_area
Throughput,0.5311557364553959,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5311557364553959,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5311557364553959,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5305025716112158,catapult,CLB,289,FF,270,catapult_fpga_area
Throughput,0.5305025716112158,catapult,LUT,1510,FF,270,catapult_fpga_area
Throughput,0.5305025716112158,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5305025716112158,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5305025716112158,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5247594633809728,catapult,CLB,451,FF,283,catapult_fpga_area
Throughput,0.5247594633809728,catapult,LUT,2209,FF,283,catapult_fpga_area
Throughput,0.5247594633809728,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.5247594633809728,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.5247594633809728,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.5070101762012466,catapult,CLB,316,FF,267,catapult_fpga_area
Throughput,0.5070101762012466,catapult,LUT,1799,FF,267,catapult_fpga_area
Throughput,0.5070101762012466,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5070101762012466,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5070101762012466,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.498285896515985,catapult,CLB,434,FF,271,catapult_fpga_area
Throughput,0.498285896515985,catapult,LUT,2363,FF,271,catapult_fpga_area
Throughput,0.498285896515985,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.498285896515985,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.498285896515985,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.4860489373512083,catapult,CLB,627,FF,282,catapult_fpga_area
Throughput,0.4860489373512083,catapult,LUT,3234,FF,282,catapult_fpga_area
Throughput,0.4860489373512083,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.4860489373512083,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.4860489373512083,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.5282290908437826,catapult,CLB,300,FF,267,catapult_fpga_area
Throughput,0.5282290908437826,catapult,LUT,1606,FF,267,catapult_fpga_area
Throughput,0.5282290908437826,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5282290908437826,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5282290908437826,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.49902241508884093,catapult,CLB,462,FF,271,catapult_fpga_area
Throughput,0.49902241508884093,catapult,LUT,2319,FF,271,catapult_fpga_area
Throughput,0.49902241508884093,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.49902241508884093,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.49902241508884093,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.49638113334733125,catapult,CLB,655,FF,281,catapult_fpga_area
Throughput,0.49638113334733125,catapult,LUT,3276,FF,281,catapult_fpga_area
Throughput,0.49638113334733125,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.49638113334733125,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.49638113334733125,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.6331406053330699,catapult,CLB,81,FF,282,catapult_fpga_area
Throughput,0.6331406053330699,catapult,LUT,352,FF,282,catapult_fpga_area
Throughput,0.6331406053330699,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.6331406053330699,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.6331406053330699,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.6170592191732641,catapult,CLB,128,FF,284,catapult_fpga_area
Throughput,0.6170592191732641,catapult,LUT,447,FF,284,catapult_fpga_area
Throughput,0.6170592191732641,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.6170592191732641,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.6170592191732641,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.6065826347523323,catapult,CLB,147,FF,294,catapult_fpga_area
Throughput,0.6065826347523323,catapult,LUT,575,FF,294,catapult_fpga_area
Throughput,0.6065826347523323,catapult,FF,294,FF,294,catapult_fpga_area
Throughput,0.6065826347523323,catapult,DSP,1,FF,294,catapult_fpga_area
Throughput,0.6065826347523323,catapult,BRAM,0,FF,294,catapult_fpga_area
Throughput,0.6173243434446946,catapult,CLB,85,FF,310,catapult_fpga_area
Throughput,0.6173243434446946,catapult,LUT,378,FF,310,catapult_fpga_area
Throughput,0.6173243434446946,catapult,FF,310,FF,310,catapult_fpga_area
Throughput,0.6173243434446946,catapult,DSP,1,FF,310,catapult_fpga_area
Throughput,0.6173243434446946,catapult,BRAM,0,FF,310,catapult_fpga_area
Throughput,0.6048549285696572,catapult,CLB,105,FF,312,catapult_fpga_area
Throughput,0.6048549285696572,catapult,LUT,479,FF,312,catapult_fpga_area
Throughput,0.6048549285696572,catapult,FF,312,FF,312,catapult_fpga_area
Throughput,0.6048549285696572,catapult,DSP,1,FF,312,catapult_fpga_area
Throughput,0.6048549285696572,catapult,BRAM,0,FF,312,catapult_fpga_area
Throughput,0.5972092412157985,catapult,CLB,153,FF,321,catapult_fpga_area
Throughput,0.5972092412157985,catapult,LUT,624,FF,321,catapult_fpga_area
Throughput,0.5972092412157985,catapult,FF,321,FF,321,catapult_fpga_area
Throughput,0.5972092412157985,catapult,DSP,1,FF,321,catapult_fpga_area
Throughput,0.5972092412157985,catapult,BRAM,0,FF,321,catapult_fpga_area
Throughput,0.5084812123819242,catapult,CLB,135,FF,367,catapult_fpga_area
Throughput,0.5084812123819242,catapult,LUT,596,FF,367,catapult_fpga_area
Throughput,0.5084812123819242,catapult,FF,367,FF,367,catapult_fpga_area
Throughput,0.5084812123819242,catapult,DSP,1,FF,367,catapult_fpga_area
Throughput,0.5084812123819242,catapult,BRAM,0,FF,367,catapult_fpga_area
Throughput,0.44913682639020197,catapult,CLB,164,FF,369,catapult_fpga_area
Throughput,0.44913682639020197,catapult,LUT,724,FF,369,catapult_fpga_area
Throughput,0.44913682639020197,catapult,FF,369,FF,369,catapult_fpga_area
Throughput,0.44913682639020197,catapult,DSP,1,FF,369,catapult_fpga_area
Throughput,0.44913682639020197,catapult,BRAM,0,FF,369,catapult_fpga_area
Throughput,0.5127113973180066,catapult,CLB,207,FF,376,catapult_fpga_area
Throughput,0.5127113973180066,catapult,LUT,1010,FF,376,catapult_fpga_area
Throughput,0.5127113973180066,catapult,FF,376,FF,376,catapult_fpga_area
Throughput,0.5127113973180066,catapult,DSP,1,FF,376,catapult_fpga_area
Throughput,0.5127113973180066,catapult,BRAM,0,FF,376,catapult_fpga_area
Throughput,0.5280734402294797,catapult,CLB,157,FF,263,catapult_fpga_area
Throughput,0.5280734402294797,catapult,LUT,815,FF,263,catapult_fpga_area
Throughput,0.5280734402294797,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5280734402294797,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5280734402294797,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5581540728502696,catapult,CLB,208,FF,265,catapult_fpga_area
Throughput,0.5581540728502696,catapult,LUT,1093,FF,265,catapult_fpga_area
Throughput,0.5581540728502696,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5581540728502696,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5581540728502696,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.533372020583893,catapult,CLB,292,FF,272,catapult_fpga_area
Throughput,0.533372020583893,catapult,LUT,1337,FF,272,catapult_fpga_area
Throughput,0.533372020583893,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.533372020583893,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.533372020583893,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.6021158350443458,catapult,CLB,93,FF,255,catapult_fpga_area
Throughput,0.6021158350443458,catapult,LUT,375,FF,255,catapult_fpga_area
Throughput,0.6021158350443458,catapult,FF,255,FF,255,catapult_fpga_area
Throughput,0.6021158350443458,catapult,DSP,1,FF,255,catapult_fpga_area
Throughput,0.6021158350443458,catapult,BRAM,0,FF,255,catapult_fpga_area
Throughput,0.5837623013310949,catapult,CLB,125,FF,257,catapult_fpga_area
Throughput,0.5837623013310949,catapult,LUT,471,FF,257,catapult_fpga_area
Throughput,0.5837623013310949,catapult,FF,257,FF,257,catapult_fpga_area
Throughput,0.5837623013310949,catapult,DSP,1,FF,257,catapult_fpga_area
Throughput,0.5837623013310949,catapult,BRAM,0,FF,257,catapult_fpga_area
Throughput,0.6084931033391667,catapult,CLB,148,FF,266,catapult_fpga_area
Throughput,0.6084931033391667,catapult,LUT,633,FF,266,catapult_fpga_area
Throughput,0.6084931033391667,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.6084931033391667,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.6084931033391667,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5307869713030023,catapult,CLB,132,FF,368,catapult_fpga_area
Throughput,0.5307869713030023,catapult,LUT,627,FF,368,catapult_fpga_area
Throughput,0.5307869713030023,catapult,FF,368,FF,368,catapult_fpga_area
Throughput,0.5307869713030023,catapult,DSP,1,FF,368,catapult_fpga_area
Throughput,0.5307869713030023,catapult,BRAM,0,FF,368,catapult_fpga_area
Throughput,0.523726376012494,catapult,CLB,182,FF,370,catapult_fpga_area
Throughput,0.523726376012494,catapult,LUT,791,FF,370,catapult_fpga_area
Throughput,0.523726376012494,catapult,FF,370,FF,370,catapult_fpga_area
Throughput,0.523726376012494,catapult,DSP,1,FF,370,catapult_fpga_area
Throughput,0.523726376012494,catapult,BRAM,0,FF,370,catapult_fpga_area
Throughput,0.5089936635378827,catapult,CLB,237,FF,377,catapult_fpga_area
Throughput,0.5089936635378827,catapult,LUT,978,FF,377,catapult_fpga_area
Throughput,0.5089936635378827,catapult,FF,377,FF,377,catapult_fpga_area
Throughput,0.5089936635378827,catapult,DSP,1,FF,377,catapult_fpga_area
Throughput,0.5089936635378827,catapult,BRAM,0,FF,377,catapult_fpga_area
Throughput,0.5297656793423701,catapult,CLB,181,FF,263,catapult_fpga_area
Throughput,0.5297656793423701,catapult,LUT,802,FF,263,catapult_fpga_area
Throughput,0.5297656793423701,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5297656793423701,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5297656793423701,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5278588041042077,catapult,CLB,225,FF,265,catapult_fpga_area
Throughput,0.5278588041042077,catapult,LUT,1027,FF,265,catapult_fpga_area
Throughput,0.5278588041042077,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5278588041042077,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5278588041042077,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5132685040994756,catapult,CLB,319,FF,274,catapult_fpga_area
Throughput,0.5132685040994756,catapult,LUT,1347,FF,274,catapult_fpga_area
Throughput,0.5132685040994756,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5132685040994756,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5132685040994756,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5099626299384781,catapult,CLB,234,FF,264,catapult_fpga_area
Throughput,0.5099626299384781,catapult,LUT,1211,FF,264,catapult_fpga_area
Throughput,0.5099626299384781,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5099626299384781,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5099626299384781,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5287304178080634,catapult,CLB,279,FF,268,catapult_fpga_area
Throughput,0.5287304178080634,catapult,LUT,1426,FF,268,catapult_fpga_area
Throughput,0.5287304178080634,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5287304178080634,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5287304178080634,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5263091413582145,catapult,CLB,454,FF,279,catapult_fpga_area
Throughput,0.5263091413582145,catapult,LUT,2022,FF,279,catapult_fpga_area
Throughput,0.5263091413582145,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.5263091413582145,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.5263091413582145,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.47657695740879386,catapult,CLB,119,FF,370,catapult_fpga_area
Throughput,0.47657695740879386,catapult,LUT,602,FF,370,catapult_fpga_area
Throughput,0.47657695740879386,catapult,FF,370,FF,370,catapult_fpga_area
Throughput,0.47657695740879386,catapult,DSP,1,FF,370,catapult_fpga_area
Throughput,0.47657695740879386,catapult,BRAM,0,FF,370,catapult_fpga_area
Throughput,0.5066787864232379,catapult,CLB,176,FF,372,catapult_fpga_area
Throughput,0.5066787864232379,catapult,LUT,747,FF,372,catapult_fpga_area
Throughput,0.5066787864232379,catapult,FF,372,FF,372,catapult_fpga_area
Throughput,0.5066787864232379,catapult,DSP,1,FF,372,catapult_fpga_area
Throughput,0.5066787864232379,catapult,BRAM,0,FF,372,catapult_fpga_area
Throughput,0.5132234590337337,catapult,CLB,227,FF,379,catapult_fpga_area
Throughput,0.5132234590337337,catapult,LUT,948,FF,379,catapult_fpga_area
Throughput,0.5132234590337337,catapult,FF,379,FF,379,catapult_fpga_area
Throughput,0.5132234590337337,catapult,DSP,1,FF,379,catapult_fpga_area
Throughput,0.5132234590337337,catapult,BRAM,0,FF,379,catapult_fpga_area
Throughput,0.5601547371445889,catapult,CLB,163,FF,263,catapult_fpga_area
Throughput,0.5601547371445889,catapult,LUT,795,FF,263,catapult_fpga_area
Throughput,0.5601547371445889,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5601547371445889,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5601547371445889,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.4935734271912562,catapult,CLB,188,FF,265,catapult_fpga_area
Throughput,0.4935734271912562,catapult,LUT,961,FF,265,catapult_fpga_area
Throughput,0.4935734271912562,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.4935734271912562,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.4935734271912562,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5353310460422173,catapult,CLB,276,FF,272,catapult_fpga_area
Throughput,0.5353310460422173,catapult,LUT,1386,FF,272,catapult_fpga_area
Throughput,0.5353310460422173,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5353310460422173,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5353310460422173,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5103733380968178,catapult,CLB,261,FF,264,catapult_fpga_area
Throughput,0.5103733380968178,catapult,LUT,1279,FF,264,catapult_fpga_area
Throughput,0.5103733380968178,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5103733380968178,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5103733380968178,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5089682754984199,catapult,CLB,310,FF,267,catapult_fpga_area
Throughput,0.5089682754984199,catapult,LUT,1584,FF,267,catapult_fpga_area
Throughput,0.5089682754984199,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5089682754984199,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5089682754984199,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.4862143641337167,catapult,CLB,469,FF,280,catapult_fpga_area
Throughput,0.4862143641337167,catapult,LUT,2191,FF,280,catapult_fpga_area
Throughput,0.4862143641337167,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.4862143641337167,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.4862143641337167,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.5319083862271897,catapult,CLB,154,FF,263,catapult_fpga_area
Throughput,0.5319083862271897,catapult,LUT,782,FF,263,catapult_fpga_area
Throughput,0.5319083862271897,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5319083862271897,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5319083862271897,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5520768579318538,catapult,CLB,199,FF,265,catapult_fpga_area
Throughput,0.5520768579318538,catapult,LUT,916,FF,265,catapult_fpga_area
Throughput,0.5520768579318538,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5520768579318538,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5520768579318538,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5241054437260123,catapult,CLB,330,FF,274,catapult_fpga_area
Throughput,0.5241054437260123,catapult,LUT,1334,FF,274,catapult_fpga_area
Throughput,0.5241054437260123,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5241054437260123,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5241054437260123,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.48634725972499976,catapult,CLB,226,FF,264,catapult_fpga_area
Throughput,0.48634725972499976,catapult,LUT,1159,FF,264,catapult_fpga_area
Throughput,0.48634725972499976,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.48634725972499976,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.48634725972499976,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.4758965534143912,catapult,CLB,289,FF,266,catapult_fpga_area
Throughput,0.4758965534143912,catapult,LUT,1491,FF,266,catapult_fpga_area
Throughput,0.4758965534143912,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.4758965534143912,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.4758965534143912,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5293994016727962,catapult,CLB,507,FF,285,catapult_fpga_area
Throughput,0.5293994016727962,catapult,LUT,2194,FF,285,catapult_fpga_area
Throughput,0.5293994016727962,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.5293994016727962,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.5293994016727962,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.5865370967117557,catapult,CLB,103,FF,330,catapult_fpga_area
Throughput,0.5865370967117557,catapult,LUT,429,FF,330,catapult_fpga_area
Throughput,0.5865370967117557,catapult,FF,330,FF,330,catapult_fpga_area
Throughput,0.5865370967117557,catapult,DSP,1,FF,330,catapult_fpga_area
Throughput,0.5865370967117557,catapult,BRAM,0,FF,330,catapult_fpga_area
Throughput,0.5832529416362111,catapult,CLB,134,FF,332,catapult_fpga_area
Throughput,0.5832529416362111,catapult,LUT,548,FF,332,catapult_fpga_area
Throughput,0.5832529416362111,catapult,FF,332,FF,332,catapult_fpga_area
Throughput,0.5832529416362111,catapult,DSP,1,FF,332,catapult_fpga_area
Throughput,0.5832529416362111,catapult,BRAM,0,FF,332,catapult_fpga_area
Throughput,0.5670663728506766,catapult,CLB,240,FF,305,catapult_fpga_area
Throughput,0.5670663728506766,catapult,LUT,753,FF,305,catapult_fpga_area
Throughput,0.5670663728506766,catapult,FF,305,FF,305,catapult_fpga_area
Throughput,0.5670663728506766,catapult,DSP,1,FF,305,catapult_fpga_area
Throughput,0.5670663728506766,catapult,BRAM,0,FF,305,catapult_fpga_area
Throughput,0.5096868534940818,catapult,CLB,120,FF,407,catapult_fpga_area
Throughput,0.5096868534940818,catapult,LUT,638,FF,407,catapult_fpga_area
Throughput,0.5096868534940818,catapult,FF,407,FF,407,catapult_fpga_area
Throughput,0.5096868534940818,catapult,DSP,1,FF,407,catapult_fpga_area
Throughput,0.5096868534940818,catapult,BRAM,0,FF,407,catapult_fpga_area
Throughput,0.4468690566415467,catapult,CLB,202,FF,409,catapult_fpga_area
Throughput,0.4468690566415467,catapult,LUT,856,FF,409,catapult_fpga_area
Throughput,0.4468690566415467,catapult,FF,409,FF,409,catapult_fpga_area
Throughput,0.4468690566415467,catapult,DSP,1,FF,409,catapult_fpga_area
Throughput,0.4468690566415467,catapult,BRAM,0,FF,409,catapult_fpga_area
Throughput,0.4632509935575685,catapult,CLB,280,FF,340,catapult_fpga_area
Throughput,0.4632509935575685,catapult,LUT,1073,FF,340,catapult_fpga_area
Throughput,0.4632509935575685,catapult,FF,340,FF,340,catapult_fpga_area
Throughput,0.4632509935575685,catapult,DSP,1,FF,340,catapult_fpga_area
Throughput,0.4632509935575685,catapult,BRAM,0,FF,340,catapult_fpga_area
Throughput,0.5439983114292413,catapult,CLB,235,FF,415,catapult_fpga_area
Throughput,0.5439983114292413,catapult,LUT,1045,FF,415,catapult_fpga_area
Throughput,0.5439983114292413,catapult,FF,415,FF,415,catapult_fpga_area
Throughput,0.5439983114292413,catapult,DSP,1,FF,415,catapult_fpga_area
Throughput,0.5439983114292413,catapult,BRAM,0,FF,415,catapult_fpga_area
Throughput,0.5027629337021602,catapult,CLB,258,FF,417,catapult_fpga_area
Throughput,0.5027629337021602,catapult,LUT,1225,FF,417,catapult_fpga_area
Throughput,0.5027629337021602,catapult,FF,417,FF,417,catapult_fpga_area
Throughput,0.5027629337021602,catapult,DSP,1,FF,417,catapult_fpga_area
Throughput,0.5027629337021602,catapult,BRAM,0,FF,417,catapult_fpga_area
Throughput,0.5454570248046582,catapult,CLB,331,FF,276,catapult_fpga_area
Throughput,0.5454570248046582,catapult,LUT,1347,FF,276,catapult_fpga_area
Throughput,0.5454570248046582,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5454570248046582,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5454570248046582,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5069574845175184,catapult,CLB,259,FF,571,catapult_fpga_area
Throughput,0.5069574845175184,catapult,LUT,1320,FF,571,catapult_fpga_area
Throughput,0.5069574845175184,catapult,FF,571,FF,571,catapult_fpga_area
Throughput,0.5069574845175184,catapult,DSP,1,FF,571,catapult_fpga_area
Throughput,0.5069574845175184,catapult,BRAM,0,FF,571,catapult_fpga_area
Throughput,0.555044606159774,catapult,CLB,329,FF,576,catapult_fpga_area
Throughput,0.555044606159774,catapult,LUT,1606,FF,576,catapult_fpga_area
Throughput,0.555044606159774,catapult,FF,576,FF,576,catapult_fpga_area
Throughput,0.555044606159774,catapult,DSP,1,FF,576,catapult_fpga_area
Throughput,0.555044606159774,catapult,BRAM,0,FF,576,catapult_fpga_area
Throughput,0.47979602911210384,catapult,CLB,408,FF,282,catapult_fpga_area
Throughput,0.47979602911210384,catapult,LUT,1870,FF,282,catapult_fpga_area
Throughput,0.47979602911210384,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.47979602911210384,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.47979602911210384,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.4817347847681242,catapult,CLB,143,FF,408,catapult_fpga_area
Throughput,0.4817347847681242,catapult,LUT,678,FF,408,catapult_fpga_area
Throughput,0.4817347847681242,catapult,FF,408,FF,408,catapult_fpga_area
Throughput,0.4817347847681242,catapult,DSP,1,FF,408,catapult_fpga_area
Throughput,0.4817347847681242,catapult,BRAM,0,FF,408,catapult_fpga_area
Throughput,0.5137848474572788,catapult,CLB,185,FF,410,catapult_fpga_area
Throughput,0.5137848474572788,catapult,LUT,863,FF,410,catapult_fpga_area
Throughput,0.5137848474572788,catapult,FF,410,FF,410,catapult_fpga_area
Throughput,0.5137848474572788,catapult,DSP,1,FF,410,catapult_fpga_area
Throughput,0.5137848474572788,catapult,BRAM,0,FF,410,catapult_fpga_area
Throughput,0.520294882327508,catapult,CLB,296,FF,341,catapult_fpga_area
Throughput,0.520294882327508,catapult,LUT,1098,FF,341,catapult_fpga_area
Throughput,0.520294882327508,catapult,FF,341,FF,341,catapult_fpga_area
Throughput,0.520294882327508,catapult,DSP,1,FF,341,catapult_fpga_area
Throughput,0.520294882327508,catapult,BRAM,0,FF,341,catapult_fpga_area
Throughput,0.5159050961621304,catapult,CLB,265,FF,419,catapult_fpga_area
Throughput,0.5159050961621304,catapult,LUT,1261,FF,419,catapult_fpga_area
Throughput,0.5159050961621304,catapult,FF,419,FF,419,catapult_fpga_area
Throughput,0.5159050961621304,catapult,DSP,1,FF,419,catapult_fpga_area
Throughput,0.5159050961621304,catapult,BRAM,0,FF,419,catapult_fpga_area
Throughput,0.5253601869441689,catapult,CLB,344,FF,274,catapult_fpga_area
Throughput,0.5253601869441689,catapult,LUT,1503,FF,274,catapult_fpga_area
Throughput,0.5253601869441689,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5253601869441689,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5253601869441689,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5181314934829421,catapult,CLB,314,FF,576,catapult_fpga_area
Throughput,0.5181314934829421,catapult,LUT,1579,FF,576,catapult_fpga_area
Throughput,0.5181314934829421,catapult,FF,576,FF,576,catapult_fpga_area
Throughput,0.5181314934829421,catapult,DSP,1,FF,576,catapult_fpga_area
Throughput,0.5181314934829421,catapult,BRAM,0,FF,576,catapult_fpga_area
Throughput,0.5127205980373055,catapult,CLB,387,FF,579,catapult_fpga_area
Throughput,0.5127205980373055,catapult,LUT,1929,FF,579,catapult_fpga_area
Throughput,0.5127205980373055,catapult,FF,579,FF,579,catapult_fpga_area
Throughput,0.5127205980373055,catapult,DSP,1,FF,579,catapult_fpga_area
Throughput,0.5127205980373055,catapult,BRAM,0,FF,579,catapult_fpga_area
Throughput,0.5012292647718529,catapult,CLB,449,FF,287,catapult_fpga_area
Throughput,0.5012292647718529,catapult,LUT,2246,FF,287,catapult_fpga_area
Throughput,0.5012292647718529,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.5012292647718529,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.5012292647718529,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.5010117933166028,catapult,CLB,517,FF,887,catapult_fpga_area
Throughput,0.5010117933166028,catapult,LUT,2448,FF,887,catapult_fpga_area
Throughput,0.5010117933166028,catapult,FF,887,FF,887,catapult_fpga_area
Throughput,0.5010117933166028,catapult,DSP,1,FF,887,catapult_fpga_area
Throughput,0.5010117933166028,catapult,BRAM,0,FF,887,catapult_fpga_area
Throughput,0.4953759135351065,catapult,CLB,647,FF,893,catapult_fpga_area
Throughput,0.4953759135351065,catapult,LUT,3503,FF,893,catapult_fpga_area
Throughput,0.4953759135351065,catapult,FF,893,FF,893,catapult_fpga_area
Throughput,0.4953759135351065,catapult,DSP,1,FF,893,catapult_fpga_area
Throughput,0.4953759135351065,catapult,BRAM,0,FF,893,catapult_fpga_area
Throughput,0.49612378486881986,catapult,CLB,709,FF,291,catapult_fpga_area
Throughput,0.49612378486881986,catapult,LUT,3441,FF,291,catapult_fpga_area
Throughput,0.49612378486881986,catapult,FF,291,FF,291,catapult_fpga_area
Throughput,0.49612378486881986,catapult,DSP,1,FF,291,catapult_fpga_area
Throughput,0.49612378486881986,catapult,BRAM,0,FF,291,catapult_fpga_area
Throughput,0.5584648471509637,catapult,CLB,206,FF,415,catapult_fpga_area
Throughput,0.5584648471509637,catapult,LUT,1022,FF,415,catapult_fpga_area
Throughput,0.5584648471509637,catapult,FF,415,FF,415,catapult_fpga_area
Throughput,0.5584648471509637,catapult,DSP,1,FF,415,catapult_fpga_area
Throughput,0.5584648471509637,catapult,BRAM,0,FF,415,catapult_fpga_area
Throughput,0.4839184229679298,catapult,CLB,265,FF,421,catapult_fpga_area
Throughput,0.4839184229679298,catapult,LUT,1281,FF,421,catapult_fpga_area
Throughput,0.4839184229679298,catapult,FF,421,FF,421,catapult_fpga_area
Throughput,0.4839184229679298,catapult,DSP,1,FF,421,catapult_fpga_area
Throughput,0.4839184229679298,catapult,BRAM,0,FF,421,catapult_fpga_area
Throughput,0.5297830803177639,catapult,CLB,336,FF,277,catapult_fpga_area
Throughput,0.5297830803177639,catapult,LUT,1588,FF,277,catapult_fpga_area
Throughput,0.5297830803177639,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5297830803177639,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5297830803177639,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.4902076127281426,catapult,CLB,349,FF,576,catapult_fpga_area
Throughput,0.4902076127281426,catapult,LUT,1580,FF,576,catapult_fpga_area
Throughput,0.4902076127281426,catapult,FF,576,FF,576,catapult_fpga_area
Throughput,0.4902076127281426,catapult,DSP,1,FF,576,catapult_fpga_area
Throughput,0.4902076127281426,catapult,BRAM,0,FF,576,catapult_fpga_area
Throughput,0.5249726882958914,catapult,CLB,427,FF,581,catapult_fpga_area
Throughput,0.5249726882958914,catapult,LUT,2044,FF,581,catapult_fpga_area
Throughput,0.5249726882958914,catapult,FF,581,FF,581,catapult_fpga_area
Throughput,0.5249726882958914,catapult,DSP,1,FF,581,catapult_fpga_area
Throughput,0.5249726882958914,catapult,BRAM,0,FF,581,catapult_fpga_area
Throughput,0.5362433472309734,catapult,CLB,496,FF,283,catapult_fpga_area
Throughput,0.5362433472309734,catapult,LUT,2198,FF,283,catapult_fpga_area
Throughput,0.5362433472309734,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.5362433472309734,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.5362433472309734,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.5235295103114372,catapult,CLB,536,FF,895,catapult_fpga_area
Throughput,0.5235295103114372,catapult,LUT,2625,FF,895,catapult_fpga_area
Throughput,0.5235295103114372,catapult,FF,895,FF,895,catapult_fpga_area
Throughput,0.5235295103114372,catapult,DSP,1,FF,895,catapult_fpga_area
Throughput,0.5235295103114372,catapult,BRAM,0,FF,895,catapult_fpga_area
Throughput,0.4801030877349985,catapult,CLB,678,FF,903,catapult_fpga_area
Throughput,0.4801030877349985,catapult,LUT,3607,FF,903,catapult_fpga_area
Throughput,0.4801030877349985,catapult,FF,903,FF,903,catapult_fpga_area
Throughput,0.4801030877349985,catapult,DSP,1,FF,903,catapult_fpga_area
Throughput,0.4801030877349985,catapult,BRAM,0,FF,903,catapult_fpga_area
Throughput,0.5157542286689208,catapult,CLB,738,FF,301,catapult_fpga_area
Throughput,0.5157542286689208,catapult,LUT,3693,FF,301,catapult_fpga_area
Throughput,0.5157542286689208,catapult,FF,301,FF,301,catapult_fpga_area
Throughput,0.5157542286689208,catapult,DSP,1,FF,301,catapult_fpga_area
Throughput,0.5157542286689208,catapult,BRAM,0,FF,301,catapult_fpga_area
Throughput,0.48551396265329494,catapult,CLB,345,FF,575,catapult_fpga_area
Throughput,0.48551396265329494,catapult,LUT,1694,FF,575,catapult_fpga_area
Throughput,0.48551396265329494,catapult,FF,575,FF,575,catapult_fpga_area
Throughput,0.48551396265329494,catapult,DSP,1,FF,575,catapult_fpga_area
Throughput,0.48551396265329494,catapult,BRAM,0,FF,575,catapult_fpga_area
Throughput,0.475248352908021,catapult,CLB,424,FF,580,catapult_fpga_area
Throughput,0.475248352908021,catapult,LUT,2003,FF,580,catapult_fpga_area
Throughput,0.475248352908021,catapult,FF,580,FF,580,catapult_fpga_area
Throughput,0.475248352908021,catapult,DSP,1,FF,580,catapult_fpga_area
Throughput,0.475248352908021,catapult,BRAM,0,FF,580,catapult_fpga_area
Throughput,0.5149622275206114,catapult,CLB,512,FF,285,catapult_fpga_area
Throughput,0.5149622275206114,catapult,LUT,2435,FF,285,catapult_fpga_area
Throughput,0.5149622275206114,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.5149622275206114,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.5149622275206114,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.5051660809265959,catapult,CLB,657,FF,897,catapult_fpga_area
Throughput,0.5051660809265959,catapult,LUT,3594,FF,897,catapult_fpga_area
Throughput,0.5051660809265959,catapult,FF,897,FF,897,catapult_fpga_area
Throughput,0.5051660809265959,catapult,DSP,1,FF,897,catapult_fpga_area
Throughput,0.5051660809265959,catapult,BRAM,0,FF,897,catapult_fpga_area
Throughput,0.4883022317365199,catapult,CLB,765,FF,306,catapult_fpga_area
Throughput,0.4883022317365199,catapult,LUT,3969,FF,306,catapult_fpga_area
Throughput,0.4883022317365199,catapult,FF,306,FF,306,catapult_fpga_area
Throughput,0.4883022317365199,catapult,DSP,1,FF,306,catapult_fpga_area
Throughput,0.4883022317365199,catapult,BRAM,0,FF,306,catapult_fpga_area
Throughput,0.5447347033047966,catapult,CLB,120,FF,257,catapult_fpga_area
Throughput,0.5447347033047966,catapult,LUT,644,FF,257,catapult_fpga_area
Throughput,0.5447347033047966,catapult,FF,257,FF,257,catapult_fpga_area
Throughput,0.5447347033047966,catapult,DSP,1,FF,257,catapult_fpga_area
Throughput,0.5447347033047966,catapult,BRAM,0,FF,257,catapult_fpga_area
Throughput,0.5543793473735447,catapult,CLB,146,FF,259,catapult_fpga_area
Throughput,0.5543793473735447,catapult,LUT,749,FF,259,catapult_fpga_area
Throughput,0.5543793473735447,catapult,FF,259,FF,259,catapult_fpga_area
Throughput,0.5543793473735447,catapult,DSP,1,FF,259,catapult_fpga_area
Throughput,0.5543793473735447,catapult,BRAM,0,FF,259,catapult_fpga_area
Throughput,0.500909150107445,catapult,CLB,249,FF,270,catapult_fpga_area
Throughput,0.500909150107445,catapult,LUT,1082,FF,270,catapult_fpga_area
Throughput,0.500909150107445,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.500909150107445,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.500909150107445,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5178502998353236,catapult,CLB,146,FF,374,catapult_fpga_area
Throughput,0.5178502998353236,catapult,LUT,820,FF,374,catapult_fpga_area
Throughput,0.5178502998353236,catapult,FF,374,FF,374,catapult_fpga_area
Throughput,0.5178502998353236,catapult,DSP,1,FF,374,catapult_fpga_area
Throughput,0.5178502998353236,catapult,BRAM,0,FF,374,catapult_fpga_area
Throughput,0.455165514111724,catapult,CLB,222,FF,381,catapult_fpga_area
Throughput,0.455165514111724,catapult,LUT,1068,FF,381,catapult_fpga_area
Throughput,0.455165514111724,catapult,FF,381,FF,381,catapult_fpga_area
Throughput,0.455165514111724,catapult,DSP,1,FF,381,catapult_fpga_area
Throughput,0.455165514111724,catapult,BRAM,0,FF,381,catapult_fpga_area
Throughput,0.5143120176717609,catapult,CLB,269,FF,385,catapult_fpga_area
Throughput,0.5143120176717609,catapult,LUT,1302,FF,385,catapult_fpga_area
Throughput,0.5143120176717609,catapult,FF,385,FF,385,catapult_fpga_area
Throughput,0.5143120176717609,catapult,DSP,1,FF,385,catapult_fpga_area
Throughput,0.5143120176717609,catapult,BRAM,0,FF,385,catapult_fpga_area
Throughput,0.5392347180880894,catapult,CLB,213,FF,269,catapult_fpga_area
Throughput,0.5392347180880894,catapult,LUT,1058,FF,269,catapult_fpga_area
Throughput,0.5392347180880894,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5392347180880894,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5392347180880894,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5444348684400362,catapult,CLB,268,FF,270,catapult_fpga_area
Throughput,0.5444348684400362,catapult,LUT,1308,FF,270,catapult_fpga_area
Throughput,0.5444348684400362,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5444348684400362,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5444348684400362,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5084962089065145,catapult,CLB,398,FF,277,catapult_fpga_area
Throughput,0.5084962089065145,catapult,LUT,1803,FF,277,catapult_fpga_area
Throughput,0.5084962089065145,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5084962089065145,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5084962089065145,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.4805513654146221,catapult,CLB,314,FF,275,catapult_fpga_area
Throughput,0.4805513654146221,catapult,LUT,1693,FF,275,catapult_fpga_area
Throughput,0.4805513654146221,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.4805513654146221,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.4805513654146221,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.4679728725485241,catapult,CLB,408,FF,282,catapult_fpga_area
Throughput,0.4679728725485241,catapult,LUT,1940,FF,282,catapult_fpga_area
Throughput,0.4679728725485241,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.4679728725485241,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.4679728725485241,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.5185307327980022,catapult,CLB,547,FF,291,catapult_fpga_area
Throughput,0.5185307327980022,catapult,LUT,2814,FF,291,catapult_fpga_area
Throughput,0.5185307327980022,catapult,FF,291,FF,291,catapult_fpga_area
Throughput,0.5185307327980022,catapult,DSP,1,FF,291,catapult_fpga_area
Throughput,0.5185307327980022,catapult,BRAM,0,FF,291,catapult_fpga_area
Throughput,0.46908583614081206,catapult,CLB,149,FF,375,catapult_fpga_area
Throughput,0.46908583614081206,catapult,LUT,751,FF,375,catapult_fpga_area
Throughput,0.46908583614081206,catapult,FF,375,FF,375,catapult_fpga_area
Throughput,0.46908583614081206,catapult,DSP,1,FF,375,catapult_fpga_area
Throughput,0.46908583614081206,catapult,BRAM,0,FF,375,catapult_fpga_area
Throughput,0.4957575547254371,catapult,CLB,172,FF,382,catapult_fpga_area
Throughput,0.4957575547254371,catapult,LUT,900,FF,382,catapult_fpga_area
Throughput,0.4957575547254371,catapult,FF,382,FF,382,catapult_fpga_area
Throughput,0.4957575547254371,catapult,DSP,1,FF,382,catapult_fpga_area
Throughput,0.4957575547254371,catapult,BRAM,0,FF,382,catapult_fpga_area
Throughput,0.5170911554143323,catapult,CLB,298,FF,384,catapult_fpga_area
Throughput,0.5170911554143323,catapult,LUT,1201,FF,384,catapult_fpga_area
Throughput,0.5170911554143323,catapult,FF,384,FF,384,catapult_fpga_area
Throughput,0.5170911554143323,catapult,DSP,1,FF,384,catapult_fpga_area
Throughput,0.5170911554143323,catapult,BRAM,0,FF,384,catapult_fpga_area
Throughput,0.5492055192957866,catapult,CLB,205,FF,266,catapult_fpga_area
Throughput,0.5492055192957866,catapult,LUT,1085,FF,266,catapult_fpga_area
Throughput,0.5492055192957866,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5492055192957866,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5492055192957866,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5181008908226716,catapult,CLB,268,FF,267,catapult_fpga_area
Throughput,0.5181008908226716,catapult,LUT,1278,FF,267,catapult_fpga_area
Throughput,0.5181008908226716,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5181008908226716,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5181008908226716,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5415794949337946,catapult,CLB,392,FF,281,catapult_fpga_area
Throughput,0.5415794949337946,catapult,LUT,1766,FF,281,catapult_fpga_area
Throughput,0.5415794949337946,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5415794949337946,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5415794949337946,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.4870806722492606,catapult,CLB,321,FF,276,catapult_fpga_area
Throughput,0.4870806722492606,catapult,LUT,1663,FF,276,catapult_fpga_area
Throughput,0.4870806722492606,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.4870806722492606,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.4870806722492606,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.4948327094317589,catapult,CLB,376,FF,279,catapult_fpga_area
Throughput,0.4948327094317589,catapult,LUT,2031,FF,279,catapult_fpga_area
Throughput,0.4948327094317589,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.4948327094317589,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.4948327094317589,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.4869148926328316,catapult,CLB,641,FF,288,catapult_fpga_area
Throughput,0.4869148926328316,catapult,LUT,3000,FF,288,catapult_fpga_area
Throughput,0.4869148926328316,catapult,FF,288,FF,288,catapult_fpga_area
Throughput,0.4869148926328316,catapult,DSP,1,FF,288,catapult_fpga_area
Throughput,0.4869148926328316,catapult,BRAM,0,FF,288,catapult_fpga_area
Throughput,0.4625250630768555,catapult,CLB,499,FF,285,catapult_fpga_area
Throughput,0.4625250630768555,catapult,LUT,2661,FF,285,catapult_fpga_area
Throughput,0.4625250630768555,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.4625250630768555,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.4625250630768555,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.47328966131865124,catapult,CLB,629,FF,284,catapult_fpga_area
Throughput,0.47328966131865124,catapult,LUT,3202,FF,284,catapult_fpga_area
Throughput,0.47328966131865124,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.47328966131865124,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.47328966131865124,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.5048052410899351,catapult,CLB,776,FF,301,catapult_fpga_area
Throughput,0.5048052410899351,catapult,LUT,4051,FF,301,catapult_fpga_area
Throughput,0.5048052410899351,catapult,FF,301,FF,301,catapult_fpga_area
Throughput,0.5048052410899351,catapult,DSP,1,FF,301,catapult_fpga_area
Throughput,0.5048052410899351,catapult,BRAM,0,FF,301,catapult_fpga_area
Throughput,0.5313750391889092,catapult,CLB,195,FF,267,catapult_fpga_area
Throughput,0.5313750391889092,catapult,LUT,1006,FF,267,catapult_fpga_area
Throughput,0.5313750391889092,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5313750391889092,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5313750391889092,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5061102692810299,catapult,CLB,234,FF,268,catapult_fpga_area
Throughput,0.5061102692810299,catapult,LUT,1156,FF,268,catapult_fpga_area
Throughput,0.5061102692810299,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5061102692810299,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5061102692810299,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5246165839696059,catapult,CLB,418,FF,278,catapult_fpga_area
Throughput,0.5246165839696059,catapult,LUT,1865,FF,278,catapult_fpga_area
Throughput,0.5246165839696059,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5246165839696059,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5246165839696059,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5049303928206976,catapult,CLB,309,FF,271,catapult_fpga_area
Throughput,0.5049303928206976,catapult,LUT,1693,FF,271,catapult_fpga_area
Throughput,0.5049303928206976,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5049303928206976,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5049303928206976,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5141890467449263,catapult,CLB,466,FF,282,catapult_fpga_area
Throughput,0.5141890467449263,catapult,LUT,2206,FF,282,catapult_fpga_area
Throughput,0.5141890467449263,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.5141890467449263,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.5141890467449263,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.44617242065492757,catapult,CLB,587,FF,287,catapult_fpga_area
Throughput,0.44617242065492757,catapult,LUT,2879,FF,287,catapult_fpga_area
Throughput,0.44617242065492757,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.44617242065492757,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.44617242065492757,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.49126337218899097,catapult,CLB,505,FF,286,catapult_fpga_area
Throughput,0.49126337218899097,catapult,LUT,2684,FF,286,catapult_fpga_area
Throughput,0.49126337218899097,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.49126337218899097,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.49126337218899097,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.47946085585680615,catapult,CLB,624,FF,292,catapult_fpga_area
Throughput,0.47946085585680615,catapult,LUT,3040,FF,292,catapult_fpga_area
Throughput,0.47946085585680615,catapult,FF,292,FF,292,catapult_fpga_area
Throughput,0.47946085585680615,catapult,DSP,1,FF,292,catapult_fpga_area
Throughput,0.47946085585680615,catapult,BRAM,0,FF,292,catapult_fpga_area
Throughput,0.49845429323667306,catapult,CLB,834,FF,302,catapult_fpga_area
Throughput,0.49845429323667306,catapult,LUT,4431,FF,302,catapult_fpga_area
Throughput,0.49845429323667306,catapult,FF,302,FF,302,catapult_fpga_area
Throughput,0.49845429323667306,catapult,DSP,1,FF,302,catapult_fpga_area
Throughput,0.49845429323667306,catapult,BRAM,0,FF,302,catapult_fpga_area
Throughput,0.4932496321590868,catapult,CLB,260,FF,274,catapult_fpga_area
Throughput,0.4932496321590868,catapult,LUT,1379,FF,274,catapult_fpga_area
Throughput,0.4932496321590868,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.4932496321590868,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.4932496321590868,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.4924002938644954,catapult,CLB,360,FF,276,catapult_fpga_area
Throughput,0.4924002938644954,catapult,LUT,1708,FF,276,catapult_fpga_area
Throughput,0.4924002938644954,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.4924002938644954,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.4924002938644954,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5066482381814166,catapult,CLB,520,FF,286,catapult_fpga_area
Throughput,0.5066482381814166,catapult,LUT,2571,FF,286,catapult_fpga_area
Throughput,0.5066482381814166,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.5066482381814166,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.5066482381814166,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.5080996159783102,catapult,CLB,500,FF,293,catapult_fpga_area
Throughput,0.5080996159783102,catapult,LUT,2748,FF,293,catapult_fpga_area
Throughput,0.5080996159783102,catapult,FF,293,FF,293,catapult_fpga_area
Throughput,0.5080996159783102,catapult,DSP,1,FF,293,catapult_fpga_area
Throughput,0.5080996159783102,catapult,BRAM,0,FF,293,catapult_fpga_area
Throughput,0.4861084780235218,catapult,CLB,654,FF,298,catapult_fpga_area
Throughput,0.4861084780235218,catapult,LUT,3488,FF,298,catapult_fpga_area
Throughput,0.4861084780235218,catapult,FF,298,FF,298,catapult_fpga_area
Throughput,0.4861084780235218,catapult,DSP,1,FF,298,catapult_fpga_area
Throughput,0.4861084780235218,catapult,BRAM,0,FF,298,catapult_fpga_area
Throughput,0.5255904746187103,catapult,CLB,796,FF,307,catapult_fpga_area
Throughput,0.5255904746187103,catapult,LUT,4429,FF,307,catapult_fpga_area
Throughput,0.5255904746187103,catapult,FF,307,FF,307,catapult_fpga_area
Throughput,0.5255904746187103,catapult,DSP,1,FF,307,catapult_fpga_area
Throughput,0.5255904746187103,catapult,BRAM,0,FF,307,catapult_fpga_area
Throughput,0.5186033389757376,catapult,CLB,126,FF,351,catapult_fpga_area
Throughput,0.5186033389757376,catapult,LUT,648,FF,351,catapult_fpga_area
Throughput,0.5186033389757376,catapult,FF,351,FF,351,catapult_fpga_area
Throughput,0.5186033389757376,catapult,DSP,3,FF,351,catapult_fpga_area
Throughput,0.5186033389757376,catapult,BRAM,0,FF,351,catapult_fpga_area
Throughput,0.5015593480129723,catapult,CLB,180,FF,354,catapult_fpga_area
Throughput,0.5015593480129723,catapult,LUT,935,FF,354,catapult_fpga_area
Throughput,0.5015593480129723,catapult,FF,354,FF,354,catapult_fpga_area
Throughput,0.5015593480129723,catapult,DSP,3,FF,354,catapult_fpga_area
Throughput,0.5015593480129723,catapult,BRAM,0,FF,354,catapult_fpga_area
Throughput,0.48164684689891674,catapult,CLB,271,FF,360,catapult_fpga_area
Throughput,0.48164684689891674,catapult,LUT,1224,FF,360,catapult_fpga_area
Throughput,0.48164684689891674,catapult,FF,360,FF,360,catapult_fpga_area
Throughput,0.48164684689891674,catapult,DSP,3,FF,360,catapult_fpga_area
Throughput,0.48164684689891674,catapult,BRAM,0,FF,360,catapult_fpga_area
Throughput,0.5322251695669391,catapult,CLB,162,FF,263,catapult_fpga_area
Throughput,0.5322251695669391,catapult,LUT,836,FF,263,catapult_fpga_area
Throughput,0.5322251695669391,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5322251695669391,catapult,DSP,3,FF,263,catapult_fpga_area
Throughput,0.5322251695669391,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5023303103095259,catapult,CLB,229,FF,266,catapult_fpga_area
Throughput,0.5023303103095259,catapult,LUT,1089,FF,266,catapult_fpga_area
Throughput,0.5023303103095259,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5023303103095259,catapult,DSP,3,FF,266,catapult_fpga_area
Throughput,0.5023303103095259,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5111881187612686,catapult,CLB,318,FF,272,catapult_fpga_area
Throughput,0.5111881187612686,catapult,LUT,1582,FF,272,catapult_fpga_area
Throughput,0.5111881187612686,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5111881187612686,catapult,DSP,3,FF,272,catapult_fpga_area
Throughput,0.5111881187612686,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5228569531347628,catapult,CLB,232,FF,264,catapult_fpga_area
Throughput,0.5228569531347628,catapult,LUT,1170,FF,264,catapult_fpga_area
Throughput,0.5228569531347628,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5228569531347628,catapult,DSP,3,FF,264,catapult_fpga_area
Throughput,0.5228569531347628,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5102579711224604,catapult,CLB,314,FF,267,catapult_fpga_area
Throughput,0.5102579711224604,catapult,LUT,1507,FF,267,catapult_fpga_area
Throughput,0.5102579711224604,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5102579711224604,catapult,DSP,3,FF,267,catapult_fpga_area
Throughput,0.5102579711224604,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.47690924655492684,catapult,CLB,468,FF,281,catapult_fpga_area
Throughput,0.47690924655492684,catapult,LUT,2314,FF,281,catapult_fpga_area
Throughput,0.47690924655492684,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.47690924655492684,catapult,DSP,3,FF,281,catapult_fpga_area
Throughput,0.47690924655492684,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.49298166650480435,catapult,CLB,310,FF,265,catapult_fpga_area
Throughput,0.49298166650480435,catapult,LUT,1657,FF,265,catapult_fpga_area
Throughput,0.49298166650480435,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.49298166650480435,catapult,DSP,3,FF,265,catapult_fpga_area
Throughput,0.49298166650480435,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.47909470264987275,catapult,CLB,412,FF,268,catapult_fpga_area
Throughput,0.47909470264987275,catapult,LUT,2133,FF,268,catapult_fpga_area
Throughput,0.47909470264987275,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.47909470264987275,catapult,DSP,3,FF,268,catapult_fpga_area
Throughput,0.47909470264987275,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5056176650677351,catapult,CLB,677,FF,284,catapult_fpga_area
Throughput,0.5056176650677351,catapult,LUT,3432,FF,284,catapult_fpga_area
Throughput,0.5056176650677351,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.5056176650677351,catapult,DSP,3,FF,284,catapult_fpga_area
Throughput,0.5056176650677351,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.5169895697354306,catapult,CLB,160,FF,263,catapult_fpga_area
Throughput,0.5169895697354306,catapult,LUT,817,FF,263,catapult_fpga_area
Throughput,0.5169895697354306,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5169895697354306,catapult,DSP,3,FF,263,catapult_fpga_area
Throughput,0.5169895697354306,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5004554144271287,catapult,CLB,215,FF,266,catapult_fpga_area
Throughput,0.5004554144271287,catapult,LUT,1041,FF,266,catapult_fpga_area
Throughput,0.5004554144271287,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5004554144271287,catapult,DSP,3,FF,266,catapult_fpga_area
Throughput,0.5004554144271287,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5149553327744352,catapult,CLB,309,FF,272,catapult_fpga_area
Throughput,0.5149553327744352,catapult,LUT,1624,FF,272,catapult_fpga_area
Throughput,0.5149553327744352,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5149553327744352,catapult,DSP,3,FF,272,catapult_fpga_area
Throughput,0.5149553327744352,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5267091580501437,catapult,CLB,202,FF,264,catapult_fpga_area
Throughput,0.5267091580501437,catapult,LUT,1098,FF,264,catapult_fpga_area
Throughput,0.5267091580501437,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5267091580501437,catapult,DSP,3,FF,264,catapult_fpga_area
Throughput,0.5267091580501437,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.4900216883599269,catapult,CLB,272,FF,267,catapult_fpga_area
Throughput,0.4900216883599269,catapult,LUT,1372,FF,267,catapult_fpga_area
Throughput,0.4900216883599269,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.4900216883599269,catapult,DSP,3,FF,267,catapult_fpga_area
Throughput,0.4900216883599269,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5168150959622271,catapult,CLB,473,FF,273,catapult_fpga_area
Throughput,0.5168150959622271,catapult,LUT,2258,FF,273,catapult_fpga_area
Throughput,0.5168150959622271,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5168150959622271,catapult,DSP,3,FF,273,catapult_fpga_area
Throughput,0.5168150959622271,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.505186241959961,catapult,CLB,328,FF,265,catapult_fpga_area
Throughput,0.505186241959961,catapult,LUT,1762,FF,265,catapult_fpga_area
Throughput,0.505186241959961,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.505186241959961,catapult,DSP,3,FF,265,catapult_fpga_area
Throughput,0.505186241959961,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.47387525707732703,catapult,CLB,435,FF,268,catapult_fpga_area
Throughput,0.47387525707732703,catapult,LUT,2240,FF,268,catapult_fpga_area
Throughput,0.47387525707732703,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.47387525707732703,catapult,DSP,3,FF,268,catapult_fpga_area
Throughput,0.47387525707732703,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5101379719158844,catapult,CLB,668,FF,278,catapult_fpga_area
Throughput,0.5101379719158844,catapult,LUT,3314,FF,278,catapult_fpga_area
Throughput,0.5101379719158844,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5101379719158844,catapult,DSP,3,FF,278,catapult_fpga_area
Throughput,0.5101379719158844,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5288271618322169,catapult,CLB,236,FF,264,catapult_fpga_area
Throughput,0.5288271618322169,catapult,LUT,1230,FF,264,catapult_fpga_area
Throughput,0.5288271618322169,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5288271618322169,catapult,DSP,3,FF,264,catapult_fpga_area
Throughput,0.5288271618322169,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5147098940624096,catapult,CLB,489,FF,273,catapult_fpga_area
Throughput,0.5147098940624096,catapult,LUT,2440,FF,273,catapult_fpga_area
Throughput,0.5147098940624096,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5147098940624096,catapult,DSP,3,FF,273,catapult_fpga_area
Throughput,0.5147098940624096,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.47524948221568913,catapult,CLB,343,FF,265,catapult_fpga_area
Throughput,0.47524948221568913,catapult,LUT,1867,FF,265,catapult_fpga_area
Throughput,0.47524948221568913,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.47524948221568913,catapult,DSP,3,FF,265,catapult_fpga_area
Throughput,0.47524948221568913,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5070482238354244,catapult,CLB,446,FF,268,catapult_fpga_area
Throughput,0.5070482238354244,catapult,LUT,2230,FF,268,catapult_fpga_area
Throughput,0.5070482238354244,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5070482238354244,catapult,DSP,3,FF,268,catapult_fpga_area
Throughput,0.5070482238354244,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.4908570511369967,catapult,CLB,732,FF,280,catapult_fpga_area
Throughput,0.4908570511369967,catapult,LUT,3532,FF,280,catapult_fpga_area
Throughput,0.4908570511369967,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.4908570511369967,catapult,DSP,3,FF,280,catapult_fpga_area
Throughput,0.4908570511369967,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.48956372528621117,catapult,CLB,352,FF,266,catapult_fpga_area
Throughput,0.48956372528621117,catapult,LUT,1952,FF,266,catapult_fpga_area
Throughput,0.48956372528621117,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.48956372528621117,catapult,DSP,3,FF,266,catapult_fpga_area
Throughput,0.48956372528621117,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.49631486214854703,catapult,CLB,513,FF,271,catapult_fpga_area
Throughput,0.49631486214854703,catapult,LUT,2810,FF,271,catapult_fpga_area
Throughput,0.49631486214854703,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.49631486214854703,catapult,DSP,3,FF,271,catapult_fpga_area
Throughput,0.49631486214854703,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.48939744896685755,catapult,CLB,718,FF,282,catapult_fpga_area
Throughput,0.48939744896685755,catapult,LUT,3665,FF,282,catapult_fpga_area
Throughput,0.48939744896685755,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.48939744896685755,catapult,DSP,3,FF,282,catapult_fpga_area
Throughput,0.48939744896685755,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.5871545842974901,catapult,CLB,88,FF,300,catapult_fpga_area
Throughput,0.5871545842974901,catapult,LUT,400,FF,300,catapult_fpga_area
Throughput,0.5871545842974901,catapult,FF,300,FF,300,catapult_fpga_area
Throughput,0.5871545842974901,catapult,DSP,1,FF,300,catapult_fpga_area
Throughput,0.5871545842974901,catapult,BRAM,0,FF,300,catapult_fpga_area
Throughput,0.6233570645367802,catapult,CLB,118,FF,302,catapult_fpga_area
Throughput,0.6233570645367802,catapult,LUT,485,FF,302,catapult_fpga_area
Throughput,0.6233570645367802,catapult,FF,302,FF,302,catapult_fpga_area
Throughput,0.6233570645367802,catapult,DSP,1,FF,302,catapult_fpga_area
Throughput,0.6233570645367802,catapult,BRAM,0,FF,302,catapult_fpga_area
Throughput,0.604242385790636,catapult,CLB,171,FF,313,catapult_fpga_area
Throughput,0.604242385790636,catapult,LUT,606,FF,313,catapult_fpga_area
Throughput,0.604242385790636,catapult,FF,313,FF,313,catapult_fpga_area
Throughput,0.604242385790636,catapult,DSP,1,FF,313,catapult_fpga_area
Throughput,0.604242385790636,catapult,BRAM,0,FF,313,catapult_fpga_area
Throughput,0.5791669031598188,catapult,CLB,100,FF,257,catapult_fpga_area
Throughput,0.5791669031598188,catapult,LUT,453,FF,257,catapult_fpga_area
Throughput,0.5791669031598188,catapult,FF,257,FF,257,catapult_fpga_area
Throughput,0.5791669031598188,catapult,DSP,1,FF,257,catapult_fpga_area
Throughput,0.5791669031598188,catapult,BRAM,0,FF,257,catapult_fpga_area
Throughput,0.5477900233194213,catapult,CLB,146,FF,260,catapult_fpga_area
Throughput,0.5477900233194213,catapult,LUT,626,FF,260,catapult_fpga_area
Throughput,0.5477900233194213,catapult,FF,260,FF,260,catapult_fpga_area
Throughput,0.5477900233194213,catapult,DSP,1,FF,260,catapult_fpga_area
Throughput,0.5477900233194213,catapult,BRAM,0,FF,260,catapult_fpga_area
Throughput,0.5786156389392123,catapult,CLB,208,FF,268,catapult_fpga_area
Throughput,0.5786156389392123,catapult,LUT,858,FF,268,catapult_fpga_area
Throughput,0.5786156389392123,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5786156389392123,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5786156389392123,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5410055128461758,catapult,CLB,149,FF,265,catapult_fpga_area
Throughput,0.5410055128461758,catapult,LUT,642,FF,265,catapult_fpga_area
Throughput,0.5410055128461758,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5410055128461758,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5410055128461758,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5210737871747066,catapult,CLB,193,FF,267,catapult_fpga_area
Throughput,0.5210737871747066,catapult,LUT,891,FF,267,catapult_fpga_area
Throughput,0.5210737871747066,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5210737871747066,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5210737871747066,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5338817366532236,catapult,CLB,254,FF,274,catapult_fpga_area
Throughput,0.5338817366532236,catapult,LUT,1146,FF,274,catapult_fpga_area
Throughput,0.5338817366532236,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5338817366532236,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5338817366532236,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5356467559625518,catapult,CLB,189,FF,266,catapult_fpga_area
Throughput,0.5356467559625518,catapult,LUT,954,FF,266,catapult_fpga_area
Throughput,0.5356467559625518,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5356467559625518,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5356467559625518,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5179852239535014,catapult,CLB,276,FF,268,catapult_fpga_area
Throughput,0.5179852239535014,catapult,LUT,1292,FF,268,catapult_fpga_area
Throughput,0.5179852239535014,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5179852239535014,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5179852239535014,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5198194147353209,catapult,CLB,464,FF,282,catapult_fpga_area
Throughput,0.5198194147353209,catapult,LUT,1906,FF,282,catapult_fpga_area
Throughput,0.5198194147353209,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.5198194147353209,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.5198194147353209,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.4609860583986359,catapult,CLB,104,FF,346,catapult_fpga_area
Throughput,0.4609860583986359,catapult,LUT,528,FF,346,catapult_fpga_area
Throughput,0.4609860583986359,catapult,FF,346,FF,346,catapult_fpga_area
Throughput,0.4609860583986359,catapult,DSP,1,FF,346,catapult_fpga_area
Throughput,0.4609860583986359,catapult,BRAM,0,FF,346,catapult_fpga_area
Throughput,0.4664931933978151,catapult,CLB,170,FF,348,catapult_fpga_area
Throughput,0.4664931933978151,catapult,LUT,748,FF,348,catapult_fpga_area
Throughput,0.4664931933978151,catapult,FF,348,FF,348,catapult_fpga_area
Throughput,0.4664931933978151,catapult,DSP,1,FF,348,catapult_fpga_area
Throughput,0.4664931933978151,catapult,BRAM,0,FF,348,catapult_fpga_area
Throughput,0.5038811445156316,catapult,CLB,235,FF,359,catapult_fpga_area
Throughput,0.5038811445156316,catapult,LUT,984,FF,359,catapult_fpga_area
Throughput,0.5038811445156316,catapult,FF,359,FF,359,catapult_fpga_area
Throughput,0.5038811445156316,catapult,DSP,1,FF,359,catapult_fpga_area
Throughput,0.5038811445156316,catapult,BRAM,0,FF,359,catapult_fpga_area
Throughput,0.5393914908834747,catapult,CLB,148,FF,265,catapult_fpga_area
Throughput,0.5393914908834747,catapult,LUT,720,FF,265,catapult_fpga_area
Throughput,0.5393914908834747,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5393914908834747,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5393914908834747,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.4853909460026842,catapult,CLB,205,FF,267,catapult_fpga_area
Throughput,0.4853909460026842,catapult,LUT,901,FF,267,catapult_fpga_area
Throughput,0.4853909460026842,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.4853909460026842,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.4853909460026842,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5205917462261003,catapult,CLB,260,FF,274,catapult_fpga_area
Throughput,0.5205917462261003,catapult,LUT,1181,FF,274,catapult_fpga_area
Throughput,0.5205917462261003,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5205917462261003,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5205917462261003,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5375219913684719,catapult,CLB,205,FF,266,catapult_fpga_area
Throughput,0.5375219913684719,catapult,LUT,1032,FF,266,catapult_fpga_area
Throughput,0.5375219913684719,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5375219913684719,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5375219913684719,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5121106486751953,catapult,CLB,294,FF,269,catapult_fpga_area
Throughput,0.5121106486751953,catapult,LUT,1481,FF,269,catapult_fpga_area
Throughput,0.5121106486751953,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5121106486751953,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5121106486751953,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5007852312425883,catapult,CLB,450,FF,283,catapult_fpga_area
Throughput,0.5007852312425883,catapult,LUT,1998,FF,283,catapult_fpga_area
Throughput,0.5007852312425883,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.5007852312425883,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.5007852312425883,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.45089220294658056,catapult,CLB,295,FF,271,catapult_fpga_area
Throughput,0.45089220294658056,catapult,LUT,1587,FF,271,catapult_fpga_area
Throughput,0.45089220294658056,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.45089220294658056,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.45089220294658056,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.47776048815655636,catapult,CLB,477,FF,276,catapult_fpga_area
Throughput,0.47776048815655636,catapult,LUT,2415,FF,276,catapult_fpga_area
Throughput,0.47776048815655636,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.47776048815655636,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.47776048815655636,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5267679781960198,catapult,CLB,145,FF,265,catapult_fpga_area
Throughput,0.5267679781960198,catapult,LUT,725,FF,265,catapult_fpga_area
Throughput,0.5267679781960198,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5267679781960198,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5267679781960198,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5418568132533842,catapult,CLB,201,FF,267,catapult_fpga_area
Throughput,0.5418568132533842,catapult,LUT,939,FF,267,catapult_fpga_area
Throughput,0.5418568132533842,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5418568132533842,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5418568132533842,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5393847992733408,catapult,CLB,279,FF,276,catapult_fpga_area
Throughput,0.5393847992733408,catapult,LUT,1230,FF,276,catapult_fpga_area
Throughput,0.5393847992733408,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5393847992733408,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5393847992733408,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5180576774334593,catapult,CLB,222,FF,266,catapult_fpga_area
Throughput,0.5180576774334593,catapult,LUT,1117,FF,266,catapult_fpga_area
Throughput,0.5180576774334593,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5180576774334593,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5180576774334593,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5145509873718896,catapult,CLB,292,FF,269,catapult_fpga_area
Throughput,0.5145509873718896,catapult,LUT,1472,FF,269,catapult_fpga_area
Throughput,0.5145509873718896,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5145509873718896,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5145509873718896,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.518688878999221,catapult,CLB,442,FF,285,catapult_fpga_area
Throughput,0.518688878999221,catapult,LUT,2135,FF,285,catapult_fpga_area
Throughput,0.518688878999221,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.518688878999221,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.518688878999221,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.4969272503474764,catapult,CLB,307,FF,270,catapult_fpga_area
Throughput,0.4969272503474764,catapult,LUT,1600,FF,270,catapult_fpga_area
Throughput,0.4969272503474764,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.4969272503474764,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.4969272503474764,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.4992583517185221,catapult,CLB,514,FF,279,catapult_fpga_area
Throughput,0.4992583517185221,catapult,LUT,2625,FF,279,catapult_fpga_area
Throughput,0.4992583517185221,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.4992583517185221,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.4992583517185221,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.4889934900296672,catapult,CLB,536,FF,282,catapult_fpga_area
Throughput,0.4889934900296672,catapult,LUT,2650,FF,282,catapult_fpga_area
Throughput,0.4889934900296672,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.4889934900296672,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.4889934900296672,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.4942274236912858,catapult,CLB,225,FF,266,catapult_fpga_area
Throughput,0.4942274236912858,catapult,LUT,1101,FF,266,catapult_fpga_area
Throughput,0.4942274236912858,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.4942274236912858,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.4942274236912858,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5496948918502785,catapult,CLB,259,FF,270,catapult_fpga_area
Throughput,0.5496948918502785,catapult,LUT,1362,FF,270,catapult_fpga_area
Throughput,0.5496948918502785,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5496948918502785,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5496948918502785,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.48604397628688645,catapult,CLB,428,FF,279,catapult_fpga_area
Throughput,0.48604397628688645,catapult,LUT,1853,FF,279,catapult_fpga_area
Throughput,0.48604397628688645,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.48604397628688645,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.48604397628688645,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.5008093078414718,catapult,CLB,338,FF,272,catapult_fpga_area
Throughput,0.5008093078414718,catapult,LUT,1720,FF,272,catapult_fpga_area
Throughput,0.5008093078414718,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5008093078414718,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5008093078414718,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.48084043214091315,catapult,CLB,469,FF,275,catapult_fpga_area
Throughput,0.48084043214091315,catapult,LUT,2400,FF,275,catapult_fpga_area
Throughput,0.48084043214091315,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.48084043214091315,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.48084043214091315,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5067111356359301,catapult,CLB,598,FF,285,catapult_fpga_area
Throughput,0.5067111356359301,catapult,LUT,3147,FF,285,catapult_fpga_area
Throughput,0.5067111356359301,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.5067111356359301,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.5067111356359301,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.6287299403712524,catapult,CLB,109,FF,388,catapult_fpga_area
Throughput,0.6287299403712524,catapult,LUT,463,FF,388,catapult_fpga_area
Throughput,0.6287299403712524,catapult,FF,388,FF,388,catapult_fpga_area
Throughput,0.6287299403712524,catapult,DSP,1,FF,388,catapult_fpga_area
Throughput,0.6287299403712524,catapult,BRAM,0,FF,388,catapult_fpga_area
Throughput,0.6199774080232516,catapult,CLB,146,FF,393,catapult_fpga_area
Throughput,0.6199774080232516,catapult,LUT,621,FF,393,catapult_fpga_area
Throughput,0.6199774080232516,catapult,FF,393,FF,393,catapult_fpga_area
Throughput,0.6199774080232516,catapult,DSP,1,FF,393,catapult_fpga_area
Throughput,0.6199774080232516,catapult,BRAM,0,FF,393,catapult_fpga_area
Throughput,0.6119026071334382,catapult,CLB,235,FF,325,catapult_fpga_area
Throughput,0.6119026071334382,catapult,LUT,763,FF,325,catapult_fpga_area
Throughput,0.6119026071334382,catapult,FF,325,FF,325,catapult_fpga_area
Throughput,0.6119026071334382,catapult,DSP,1,FF,325,catapult_fpga_area
Throughput,0.6119026071334382,catapult,BRAM,0,FF,325,catapult_fpga_area
Throughput,0.4803911536929829,catapult,CLB,146,FF,522,catapult_fpga_area
Throughput,0.4803911536929829,catapult,LUT,724,FF,522,catapult_fpga_area
Throughput,0.4803911536929829,catapult,FF,522,FF,522,catapult_fpga_area
Throughput,0.4803911536929829,catapult,DSP,1,FF,522,catapult_fpga_area
Throughput,0.4803911536929829,catapult,BRAM,0,FF,522,catapult_fpga_area
Throughput,0.508679858770124,catapult,CLB,223,FF,524,catapult_fpga_area
Throughput,0.508679858770124,catapult,LUT,1063,FF,524,catapult_fpga_area
Throughput,0.508679858770124,catapult,FF,524,FF,524,catapult_fpga_area
Throughput,0.508679858770124,catapult,DSP,1,FF,524,catapult_fpga_area
Throughput,0.508679858770124,catapult,BRAM,0,FF,524,catapult_fpga_area
Throughput,0.4762181421968324,catapult,CLB,271,FF,384,catapult_fpga_area
Throughput,0.4762181421968324,catapult,LUT,1255,FF,384,catapult_fpga_area
Throughput,0.4762181421968324,catapult,FF,384,FF,384,catapult_fpga_area
Throughput,0.4762181421968324,catapult,DSP,1,FF,384,catapult_fpga_area
Throughput,0.4762181421968324,catapult,BRAM,0,FF,384,catapult_fpga_area
Throughput,0.5414361051252342,catapult,CLB,236,FF,572,catapult_fpga_area
Throughput,0.5414361051252342,catapult,LUT,1137,FF,572,catapult_fpga_area
Throughput,0.5414361051252342,catapult,FF,572,FF,572,catapult_fpga_area
Throughput,0.5414361051252342,catapult,DSP,1,FF,572,catapult_fpga_area
Throughput,0.5414361051252342,catapult,BRAM,0,FF,572,catapult_fpga_area
Throughput,0.5364775207871627,catapult,CLB,318,FF,575,catapult_fpga_area
Throughput,0.5364775207871627,catapult,LUT,1524,FF,575,catapult_fpga_area
Throughput,0.5364775207871627,catapult,FF,575,FF,575,catapult_fpga_area
Throughput,0.5364775207871627,catapult,DSP,1,FF,575,catapult_fpga_area
Throughput,0.5364775207871627,catapult,BRAM,0,FF,575,catapult_fpga_area
Throughput,0.5567324260450564,catapult,CLB,378,FF,277,catapult_fpga_area
Throughput,0.5567324260450564,catapult,LUT,1701,FF,277,catapult_fpga_area
Throughput,0.5567324260450564,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5567324260450564,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5567324260450564,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.5075858708396993,catapult,CLB,375,FF,885,catapult_fpga_area
Throughput,0.5075858708396993,catapult,LUT,1779,FF,885,catapult_fpga_area
Throughput,0.5075858708396993,catapult,FF,885,FF,885,catapult_fpga_area
Throughput,0.5075858708396993,catapult,DSP,1,FF,885,catapult_fpga_area
Throughput,0.5075858708396993,catapult,BRAM,0,FF,885,catapult_fpga_area
Throughput,0.5137447264103834,catapult,CLB,524,FF,885,catapult_fpga_area
Throughput,0.5137447264103834,catapult,LUT,2679,FF,885,catapult_fpga_area
Throughput,0.5137447264103834,catapult,FF,885,FF,885,catapult_fpga_area
Throughput,0.5137447264103834,catapult,DSP,1,FF,885,catapult_fpga_area
Throughput,0.5137447264103834,catapult,BRAM,0,FF,885,catapult_fpga_area
Throughput,0.524198579002492,catapult,CLB,546,FF,289,catapult_fpga_area
Throughput,0.524198579002492,catapult,LUT,2659,FF,289,catapult_fpga_area
Throughput,0.524198579002492,catapult,FF,289,FF,289,catapult_fpga_area
Throughput,0.524198579002492,catapult,DSP,1,FF,289,catapult_fpga_area
Throughput,0.524198579002492,catapult,BRAM,0,FF,289,catapult_fpga_area
Throughput,0.43737758894729334,catapult,CLB,138,FF,523,catapult_fpga_area
Throughput,0.43737758894729334,catapult,LUT,695,FF,523,catapult_fpga_area
Throughput,0.43737758894729334,catapult,FF,523,FF,523,catapult_fpga_area
Throughput,0.43737758894729334,catapult,DSP,1,FF,523,catapult_fpga_area
Throughput,0.43737758894729334,catapult,BRAM,0,FF,523,catapult_fpga_area
Throughput,0.45261115903760385,catapult,CLB,185,FF,526,catapult_fpga_area
Throughput,0.45261115903760385,catapult,LUT,971,FF,526,catapult_fpga_area
Throughput,0.45261115903760385,catapult,FF,526,FF,526,catapult_fpga_area
Throughput,0.45261115903760385,catapult,DSP,1,FF,526,catapult_fpga_area
Throughput,0.45261115903760385,catapult,BRAM,0,FF,526,catapult_fpga_area
Throughput,0.4771081141299862,catapult,CLB,297,FF,382,catapult_fpga_area
Throughput,0.4771081141299862,catapult,LUT,1167,FF,382,catapult_fpga_area
Throughput,0.4771081141299862,catapult,FF,382,FF,382,catapult_fpga_area
Throughput,0.4771081141299862,catapult,DSP,1,FF,382,catapult_fpga_area
Throughput,0.4771081141299862,catapult,BRAM,0,FF,382,catapult_fpga_area
Throughput,0.5648565462072425,catapult,CLB,239,FF,569,catapult_fpga_area
Throughput,0.5648565462072425,catapult,LUT,1138,FF,569,catapult_fpga_area
Throughput,0.5648565462072425,catapult,FF,569,FF,569,catapult_fpga_area
Throughput,0.5648565462072425,catapult,DSP,1,FF,569,catapult_fpga_area
Throughput,0.5648565462072425,catapult,BRAM,0,FF,569,catapult_fpga_area
Throughput,0.5367095944890659,catapult,CLB,312,FF,572,catapult_fpga_area
Throughput,0.5367095944890659,catapult,LUT,1510,FF,572,catapult_fpga_area
Throughput,0.5367095944890659,catapult,FF,572,FF,572,catapult_fpga_area
Throughput,0.5367095944890659,catapult,DSP,1,FF,572,catapult_fpga_area
Throughput,0.5367095944890659,catapult,BRAM,0,FF,572,catapult_fpga_area
Throughput,0.5609292578457176,catapult,CLB,401,FF,281,catapult_fpga_area
Throughput,0.5609292578457176,catapult,LUT,1838,FF,281,catapult_fpga_area
Throughput,0.5609292578457176,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5609292578457176,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5609292578457176,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.4732999656857525,catapult,CLB,415,FF,886,catapult_fpga_area
Throughput,0.4732999656857525,catapult,LUT,1861,FF,886,catapult_fpga_area
Throughput,0.4732999656857525,catapult,FF,886,FF,886,catapult_fpga_area
Throughput,0.4732999656857525,catapult,DSP,1,FF,886,catapult_fpga_area
Throughput,0.4732999656857525,catapult,BRAM,0,FF,886,catapult_fpga_area
Throughput,0.4828664497630575,catapult,CLB,506,FF,887,catapult_fpga_area
Throughput,0.4828664497630575,catapult,LUT,2707,FF,887,catapult_fpga_area
Throughput,0.4828664497630575,catapult,FF,887,FF,887,catapult_fpga_area
Throughput,0.4828664497630575,catapult,DSP,1,FF,887,catapult_fpga_area
Throughput,0.4828664497630575,catapult,BRAM,0,FF,887,catapult_fpga_area
Throughput,0.5013204781394193,catapult,CLB,557,FF,290,catapult_fpga_area
Throughput,0.5013204781394193,catapult,LUT,2741,FF,290,catapult_fpga_area
Throughput,0.5013204781394193,catapult,FF,290,FF,290,catapult_fpga_area
Throughput,0.5013204781394193,catapult,DSP,1,FF,290,catapult_fpga_area
Throughput,0.5013204781394193,catapult,BRAM,0,FF,290,catapult_fpga_area
Throughput,0.46101921205362395,catapult,CLB,617,FF,1504,catapult_fpga_area
Throughput,0.46101921205362395,catapult,LUT,3023,FF,1504,catapult_fpga_area
Throughput,0.46101921205362395,catapult,FF,1504,FF,1504,catapult_fpga_area
Throughput,0.46101921205362395,catapult,DSP,1,FF,1504,catapult_fpga_area
Throughput,0.46101921205362395,catapult,BRAM,0,FF,1504,catapult_fpga_area
Throughput,0.48595611135975864,catapult,CLB,779,FF,1502,catapult_fpga_area
Throughput,0.48595611135975864,catapult,LUT,4633,FF,1502,catapult_fpga_area
Throughput,0.48595611135975864,catapult,FF,1502,FF,1502,catapult_fpga_area
Throughput,0.48595611135975864,catapult,DSP,1,FF,1502,catapult_fpga_area
Throughput,0.48595611135975864,catapult,BRAM,0,FF,1502,catapult_fpga_area
Throughput,0.5037595575782061,catapult,CLB,819,FF,300,catapult_fpga_area
Throughput,0.5037595575782061,catapult,LUT,4281,FF,300,catapult_fpga_area
Throughput,0.5037595575782061,catapult,FF,300,FF,300,catapult_fpga_area
Throughput,0.5037595575782061,catapult,DSP,1,FF,300,catapult_fpga_area
Throughput,0.5037595575782061,catapult,BRAM,0,FF,300,catapult_fpga_area
Throughput,0.5543784253656957,catapult,CLB,219,FF,568,catapult_fpga_area
Throughput,0.5543784253656957,catapult,LUT,1035,FF,568,catapult_fpga_area
Throughput,0.5543784253656957,catapult,FF,568,FF,568,catapult_fpga_area
Throughput,0.5543784253656957,catapult,DSP,1,FF,568,catapult_fpga_area
Throughput,0.5543784253656957,catapult,BRAM,0,FF,568,catapult_fpga_area
Throughput,0.5120812775403712,catapult,CLB,272,FF,572,catapult_fpga_area
Throughput,0.5120812775403712,catapult,LUT,1367,FF,572,catapult_fpga_area
Throughput,0.5120812775403712,catapult,FF,572,FF,572,catapult_fpga_area
Throughput,0.5120812775403712,catapult,DSP,1,FF,572,catapult_fpga_area
Throughput,0.5120812775403712,catapult,BRAM,0,FF,572,catapult_fpga_area
Throughput,0.5489685430045488,catapult,CLB,314,FF,275,catapult_fpga_area
Throughput,0.5489685430045488,catapult,LUT,1473,FF,275,catapult_fpga_area
Throughput,0.5489685430045488,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5489685430045488,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5489685430045488,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.4920560018776857,catapult,CLB,376,FF,882,catapult_fpga_area
Throughput,0.4920560018776857,catapult,LUT,1801,FF,882,catapult_fpga_area
Throughput,0.4920560018776857,catapult,FF,882,FF,882,catapult_fpga_area
Throughput,0.4920560018776857,catapult,DSP,1,FF,882,catapult_fpga_area
Throughput,0.4920560018776857,catapult,BRAM,0,FF,882,catapult_fpga_area
Throughput,0.5130133532245711,catapult,CLB,516,FF,887,catapult_fpga_area
Throughput,0.5130133532245711,catapult,LUT,2591,FF,887,catapult_fpga_area
Throughput,0.5130133532245711,catapult,FF,887,FF,887,catapult_fpga_area
Throughput,0.5130133532245711,catapult,DSP,1,FF,887,catapult_fpga_area
Throughput,0.5130133532245711,catapult,BRAM,0,FF,887,catapult_fpga_area
Throughput,0.5176087923099897,catapult,CLB,559,FF,287,catapult_fpga_area
Throughput,0.5176087923099897,catapult,LUT,2771,FF,287,catapult_fpga_area
Throughput,0.5176087923099897,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.5176087923099897,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.5176087923099897,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.48737931269769325,catapult,CLB,687,FF,1507,catapult_fpga_area
Throughput,0.48737931269769325,catapult,LUT,3141,FF,1507,catapult_fpga_area
Throughput,0.48737931269769325,catapult,FF,1507,FF,1507,catapult_fpga_area
Throughput,0.48737931269769325,catapult,DSP,1,FF,1507,catapult_fpga_area
Throughput,0.48737931269769325,catapult,BRAM,0,FF,1507,catapult_fpga_area
Throughput,0.4464207989235902,catapult,CLB,960,FF,1509,catapult_fpga_area
Throughput,0.4464207989235902,catapult,LUT,4891,FF,1509,catapult_fpga_area
Throughput,0.4464207989235902,catapult,FF,1509,FF,1509,catapult_fpga_area
Throughput,0.4464207989235902,catapult,DSP,1,FF,1509,catapult_fpga_area
Throughput,0.4464207989235902,catapult,BRAM,0,FF,1509,catapult_fpga_area
Throughput,0.46638288822527785,catapult,CLB,873,FF,305,catapult_fpga_area
Throughput,0.46638288822527785,catapult,LUT,4463,FF,305,catapult_fpga_area
Throughput,0.46638288822527785,catapult,FF,305,FF,305,catapult_fpga_area
Throughput,0.46638288822527785,catapult,DSP,1,FF,305,catapult_fpga_area
Throughput,0.46638288822527785,catapult,BRAM,0,FF,305,catapult_fpga_area
Throughput,0.502393402167928,catapult,CLB,330,FF,877,catapult_fpga_area
Throughput,0.502393402167928,catapult,LUT,1607,FF,877,catapult_fpga_area
Throughput,0.502393402167928,catapult,FF,877,FF,877,catapult_fpga_area
Throughput,0.502393402167928,catapult,DSP,1,FF,877,catapult_fpga_area
Throughput,0.502393402167928,catapult,BRAM,0,FF,877,catapult_fpga_area
Throughput,0.4962702807053589,catapult,CLB,424,FF,883,catapult_fpga_area
Throughput,0.4962702807053589,catapult,LUT,2174,FF,883,catapult_fpga_area
Throughput,0.4962702807053589,catapult,FF,883,FF,883,catapult_fpga_area
Throughput,0.4962702807053589,catapult,DSP,1,FF,883,catapult_fpga_area
Throughput,0.4962702807053589,catapult,BRAM,0,FF,883,catapult_fpga_area
Throughput,0.5062001930647536,catapult,CLB,479,FF,280,catapult_fpga_area
Throughput,0.5062001930647536,catapult,LUT,2235,FF,280,catapult_fpga_area
Throughput,0.5062001930647536,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.5062001930647536,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.5062001930647536,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.49824815947129886,catapult,CLB,645,FF,1509,catapult_fpga_area
Throughput,0.49824815947129886,catapult,LUT,3435,FF,1509,catapult_fpga_area
Throughput,0.49824815947129886,catapult,FF,1509,FF,1509,catapult_fpga_area
Throughput,0.49824815947129886,catapult,DSP,1,FF,1509,catapult_fpga_area
Throughput,0.49824815947129886,catapult,BRAM,0,FF,1509,catapult_fpga_area
Throughput,0.4843642380320862,catapult,CLB,849,FF,1515,catapult_fpga_area
Throughput,0.4843642380320862,catapult,LUT,4660,FF,1515,catapult_fpga_area
Throughput,0.4843642380320862,catapult,FF,1515,FF,1515,catapult_fpga_area
Throughput,0.4843642380320862,catapult,DSP,1,FF,1515,catapult_fpga_area
Throughput,0.4843642380320862,catapult,BRAM,0,FF,1515,catapult_fpga_area
Throughput,0.4748962707820545,catapult,CLB,869,FF,314,catapult_fpga_area
Throughput,0.4748962707820545,catapult,LUT,4461,FF,314,catapult_fpga_area
Throughput,0.4748962707820545,catapult,FF,314,FF,314,catapult_fpga_area
Throughput,0.4748962707820545,catapult,DSP,1,FF,314,catapult_fpga_area
Throughput,0.4748962707820545,catapult,BRAM,0,FF,314,catapult_fpga_area
Throughput,0.4830297169542464,catapult,CLB,150,FF,336,catapult_fpga_area
Throughput,0.4830297169542464,catapult,LUT,746,FF,336,catapult_fpga_area
Throughput,0.4830297169542464,catapult,FF,336,FF,336,catapult_fpga_area
Throughput,0.4830297169542464,catapult,DSP,1,FF,336,catapult_fpga_area
Throughput,0.4830297169542464,catapult,BRAM,0,FF,336,catapult_fpga_area
Throughput,0.47638556742284943,catapult,CLB,182,FF,337,catapult_fpga_area
Throughput,0.47638556742284943,catapult,LUT,836,FF,337,catapult_fpga_area
Throughput,0.47638556742284943,catapult,FF,337,FF,337,catapult_fpga_area
Throughput,0.47638556742284943,catapult,DSP,1,FF,337,catapult_fpga_area
Throughput,0.47638556742284943,catapult,BRAM,0,FF,337,catapult_fpga_area
Throughput,0.46705989996511066,catapult,CLB,335,FF,351,catapult_fpga_area
Throughput,0.46705989996511066,catapult,LUT,1310,FF,351,catapult_fpga_area
Throughput,0.46705989996511066,catapult,FF,351,FF,351,catapult_fpga_area
Throughput,0.46705989996511066,catapult,DSP,1,FF,351,catapult_fpga_area
Throughput,0.46705989996511066,catapult,BRAM,0,FF,351,catapult_fpga_area
Throughput,0.5426683872872333,catapult,CLB,193,FF,264,catapult_fpga_area
Throughput,0.5426683872872333,catapult,LUT,992,FF,264,catapult_fpga_area
Throughput,0.5426683872872333,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5426683872872333,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5426683872872333,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5303396719530925,catapult,CLB,225,FF,270,catapult_fpga_area
Throughput,0.5303396719530925,catapult,LUT,1120,FF,270,catapult_fpga_area
Throughput,0.5303396719530925,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5303396719530925,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5303396719530925,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.503779098910477,catapult,CLB,407,FF,273,catapult_fpga_area
Throughput,0.503779098910477,catapult,LUT,1738,FF,273,catapult_fpga_area
Throughput,0.503779098910477,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.503779098910477,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.503779098910477,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5246760387798554,catapult,CLB,250,FF,265,catapult_fpga_area
Throughput,0.5246760387798554,catapult,LUT,1289,FF,265,catapult_fpga_area
Throughput,0.5246760387798554,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5246760387798554,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5246760387798554,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5020481052453484,catapult,CLB,341,FF,266,catapult_fpga_area
Throughput,0.5020481052453484,catapult,LUT,1738,FF,266,catapult_fpga_area
Throughput,0.5020481052453484,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5020481052453484,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5020481052453484,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5201022104864048,catapult,CLB,478,FF,275,catapult_fpga_area
Throughput,0.5201022104864048,catapult,LUT,2130,FF,275,catapult_fpga_area
Throughput,0.5201022104864048,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5201022104864048,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5201022104864048,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5097512872494382,catapult,CLB,346,FF,272,catapult_fpga_area
Throughput,0.5097512872494382,catapult,LUT,1851,FF,272,catapult_fpga_area
Throughput,0.5097512872494382,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5097512872494382,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5097512872494382,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.49364213610799706,catapult,CLB,455,FF,270,catapult_fpga_area
Throughput,0.49364213610799706,catapult,LUT,2334,FF,270,catapult_fpga_area
Throughput,0.49364213610799706,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.49364213610799706,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.49364213610799706,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5236073615006168,catapult,CLB,681,FF,293,catapult_fpga_area
Throughput,0.5236073615006168,catapult,LUT,3412,FF,293,catapult_fpga_area
Throughput,0.5236073615006168,catapult,FF,293,FF,293,catapult_fpga_area
Throughput,0.5236073615006168,catapult,DSP,1,FF,293,catapult_fpga_area
Throughput,0.5236073615006168,catapult,BRAM,0,FF,293,catapult_fpga_area
Throughput,0.5365589828558673,catapult,CLB,200,FF,264,catapult_fpga_area
Throughput,0.5365589828558673,catapult,LUT,1042,FF,264,catapult_fpga_area
Throughput,0.5365589828558673,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5365589828558673,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5365589828558673,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5211916525944921,catapult,CLB,238,FF,270,catapult_fpga_area
Throughput,0.5211916525944921,catapult,LUT,1209,FF,270,catapult_fpga_area
Throughput,0.5211916525944921,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5211916525944921,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5211916525944921,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5082989977360363,catapult,CLB,391,FF,278,catapult_fpga_area
Throughput,0.5082989977360363,catapult,LUT,1679,FF,278,catapult_fpga_area
Throughput,0.5082989977360363,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5082989977360363,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5082989977360363,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5002005804327535,catapult,CLB,271,FF,269,catapult_fpga_area
Throughput,0.5002005804327535,catapult,LUT,1441,FF,269,catapult_fpga_area
Throughput,0.5002005804327535,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5002005804327535,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5002005804327535,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.4476989171058593,catapult,CLB,332,FF,274,catapult_fpga_area
Throughput,0.4476989171058593,catapult,LUT,1717,FF,274,catapult_fpga_area
Throughput,0.4476989171058593,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.4476989171058593,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.4476989171058593,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.4976505915572582,catapult,CLB,488,FF,286,catapult_fpga_area
Throughput,0.4976505915572582,catapult,LUT,2479,FF,286,catapult_fpga_area
Throughput,0.4976505915572582,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.4976505915572582,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.4976505915572582,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.491253960120986,catapult,CLB,419,FF,273,catapult_fpga_area
Throughput,0.491253960120986,catapult,LUT,2264,FF,273,catapult_fpga_area
Throughput,0.491253960120986,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.491253960120986,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.491253960120986,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.485919274230972,catapult,CLB,517,FF,279,catapult_fpga_area
Throughput,0.485919274230972,catapult,LUT,2668,FF,279,catapult_fpga_area
Throughput,0.485919274230972,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.485919274230972,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.485919274230972,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.49607628462674475,catapult,CLB,741,FF,290,catapult_fpga_area
Throughput,0.49607628462674475,catapult,LUT,3442,FF,290,catapult_fpga_area
Throughput,0.49607628462674475,catapult,FF,290,FF,290,catapult_fpga_area
Throughput,0.49607628462674475,catapult,DSP,1,FF,290,catapult_fpga_area
Throughput,0.49607628462674475,catapult,BRAM,0,FF,290,catapult_fpga_area
Throughput,0.4897591364566906,catapult,CLB,540,FF,279,catapult_fpga_area
Throughput,0.4897591364566906,catapult,LUT,3088,FF,279,catapult_fpga_area
Throughput,0.4897591364566906,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.4897591364566906,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.4897591364566906,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.4765973995892684,catapult,CLB,295,FF,267,catapult_fpga_area
Throughput,0.4765973995892684,catapult,LUT,1547,FF,267,catapult_fpga_area
Throughput,0.4765973995892684,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.4765973995892684,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.4765973995892684,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.47824282109701255,catapult,CLB,375,FF,277,catapult_fpga_area
Throughput,0.47824282109701255,catapult,LUT,1909,FF,277,catapult_fpga_area
Throughput,0.47824282109701255,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.47824282109701255,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.47824282109701255,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.4986205662035978,catapult,CLB,519,FF,287,catapult_fpga_area
Throughput,0.4986205662035978,catapult,LUT,2573,FF,287,catapult_fpga_area
Throughput,0.4986205662035978,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.4986205662035978,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.4986205662035978,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.49004281994160653,catapult,CLB,458,FF,281,catapult_fpga_area
Throughput,0.49004281994160653,catapult,LUT,2400,FF,281,catapult_fpga_area
Throughput,0.49004281994160653,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.49004281994160653,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.49004281994160653,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.4745055296501898,catapult,CLB,560,FF,287,catapult_fpga_area
Throughput,0.4745055296501898,catapult,LUT,2942,FF,287,catapult_fpga_area
Throughput,0.4745055296501898,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.4745055296501898,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.4745055296501898,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.4907705686853041,catapult,CLB,790,FF,296,catapult_fpga_area
Throughput,0.4907705686853041,catapult,LUT,4107,FF,296,catapult_fpga_area
Throughput,0.4907705686853041,catapult,FF,296,FF,296,catapult_fpga_area
Throughput,0.4907705686853041,catapult,DSP,1,FF,296,catapult_fpga_area
Throughput,0.4907705686853041,catapult,BRAM,0,FF,296,catapult_fpga_area
Throughput,0.4752741024567394,catapult,CLB,662,FF,293,catapult_fpga_area
Throughput,0.4752741024567394,catapult,LUT,3634,FF,293,catapult_fpga_area
Throughput,0.4752741024567394,catapult,FF,293,FF,293,catapult_fpga_area
Throughput,0.4752741024567394,catapult,DSP,1,FF,293,catapult_fpga_area
Throughput,0.4752741024567394,catapult,BRAM,0,FF,293,catapult_fpga_area
Throughput,0.4943163506007921,catapult,CLB,408,FF,284,catapult_fpga_area
Throughput,0.4943163506007921,catapult,LUT,2281,FF,284,catapult_fpga_area
Throughput,0.4943163506007921,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.4943163506007921,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.4943163506007921,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.47617483044604725,catapult,CLB,515,FF,288,catapult_fpga_area
Throughput,0.47617483044604725,catapult,LUT,2765,FF,288,catapult_fpga_area
Throughput,0.47617483044604725,catapult,FF,288,FF,288,catapult_fpga_area
Throughput,0.47617483044604725,catapult,DSP,1,FF,288,catapult_fpga_area
Throughput,0.47617483044604725,catapult,BRAM,0,FF,288,catapult_fpga_area
Throughput,0.49511421294664254,catapult,CLB,804,FF,300,catapult_fpga_area
Throughput,0.49511421294664254,catapult,LUT,4055,FF,300,catapult_fpga_area
Throughput,0.49511421294664254,catapult,FF,300,FF,300,catapult_fpga_area
Throughput,0.49511421294664254,catapult,DSP,1,FF,300,catapult_fpga_area
Throughput,0.49511421294664254,catapult,BRAM,0,FF,300,catapult_fpga_area
Throughput,0.4588425146955787,catapult,CLB,645,FF,304,catapult_fpga_area
Throughput,0.4588425146955787,catapult,LUT,3617,FF,304,catapult_fpga_area
Throughput,0.4588425146955787,catapult,FF,304,FF,304,catapult_fpga_area
Throughput,0.4588425146955787,catapult,DSP,1,FF,304,catapult_fpga_area
Throughput,0.4588425146955787,catapult,BRAM,0,FF,304,catapult_fpga_area
Throughput,0.5464892981000753,catapult,CLB,131,FF,264,catapult_fpga_area
Throughput,0.5464892981000753,catapult,LUT,659,FF,264,catapult_fpga_area
Throughput,0.5464892981000753,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5464892981000753,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5464892981000753,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5359226256350013,catapult,CLB,215,FF,266,catapult_fpga_area
Throughput,0.5359226256350013,catapult,LUT,991,FF,266,catapult_fpga_area
Throughput,0.5359226256350013,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5359226256350013,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5359226256350013,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5453865208812138,catapult,CLB,308,FF,275,catapult_fpga_area
Throughput,0.5453865208812138,catapult,LUT,1431,FF,275,catapult_fpga_area
Throughput,0.5453865208812138,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5453865208812138,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5453865208812138,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5453261459347298,catapult,CLB,129,FF,265,catapult_fpga_area
Throughput,0.5453261459347298,catapult,LUT,643,FF,265,catapult_fpga_area
Throughput,0.5453261459347298,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5453261459347298,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5453261459347298,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5487167162157861,catapult,CLB,221,FF,269,catapult_fpga_area
Throughput,0.5487167162157861,catapult,LUT,994,FF,269,catapult_fpga_area
Throughput,0.5487167162157861,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5487167162157861,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5487167162157861,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5440225791131235,catapult,CLB,350,FF,277,catapult_fpga_area
Throughput,0.5440225791131235,catapult,LUT,1525,FF,277,catapult_fpga_area
Throughput,0.5440225791131235,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5440225791131235,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5440225791131235,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.5528239907921636,catapult,CLB,145,FF,266,catapult_fpga_area
Throughput,0.5528239907921636,catapult,LUT,777,FF,266,catapult_fpga_area
Throughput,0.5528239907921636,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5528239907921636,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5528239907921636,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5613631694115455,catapult,CLB,264,FF,269,catapult_fpga_area
Throughput,0.5613631694115455,catapult,LUT,1196,FF,269,catapult_fpga_area
Throughput,0.5613631694115455,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5613631694115455,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5613631694115455,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5798795706107756,catapult,CLB,378,FF,278,catapult_fpga_area
Throughput,0.5798795706107756,catapult,LUT,1787,FF,278,catapult_fpga_area
Throughput,0.5798795706107756,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5798795706107756,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5798795706107756,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5237219874201978,catapult,CLB,155,FF,267,catapult_fpga_area
Throughput,0.5237219874201978,catapult,LUT,812,FF,267,catapult_fpga_area
Throughput,0.5237219874201978,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5237219874201978,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5237219874201978,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5362548497547975,catapult,CLB,252,FF,270,catapult_fpga_area
Throughput,0.5362548497547975,catapult,LUT,1322,FF,270,catapult_fpga_area
Throughput,0.5362548497547975,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5362548497547975,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5362548497547975,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5400731583100247,catapult,CLB,149,FF,265,catapult_fpga_area
Throughput,0.5400731583100247,catapult,LUT,783,FF,265,catapult_fpga_area
Throughput,0.5400731583100247,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5400731583100247,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5400731583100247,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5294913441402517,catapult,CLB,233,FF,269,catapult_fpga_area
Throughput,0.5294913441402517,catapult,LUT,1131,FF,269,catapult_fpga_area
Throughput,0.5294913441402517,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5294913441402517,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5294913441402517,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5175755725032801,catapult,CLB,414,FF,276,catapult_fpga_area
Throughput,0.5175755725032801,catapult,LUT,1799,FF,276,catapult_fpga_area
Throughput,0.5175755725032801,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5175755725032801,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5175755725032801,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5537052571545641,catapult,CLB,202,FF,266,catapult_fpga_area
Throughput,0.5537052571545641,catapult,LUT,935,FF,266,catapult_fpga_area
Throughput,0.5537052571545641,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5537052571545641,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5537052571545641,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5350703858339045,catapult,CLB,275,FF,270,catapult_fpga_area
Throughput,0.5350703858339045,catapult,LUT,1303,FF,270,catapult_fpga_area
Throughput,0.5350703858339045,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5350703858339045,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5350703858339045,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5237299417978916,catapult,CLB,458,FF,278,catapult_fpga_area
Throughput,0.5237299417978916,catapult,LUT,2249,FF,278,catapult_fpga_area
Throughput,0.5237299417978916,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5237299417978916,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5237299417978916,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5078972950405861,catapult,CLB,385,FF,273,catapult_fpga_area
Throughput,0.5078972950405861,catapult,LUT,1809,FF,273,catapult_fpga_area
Throughput,0.5078972950405861,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5078972950405861,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.5078972950405861,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5047662553662963,catapult,CLB,262,FF,266,catapult_fpga_area
Throughput,0.5047662553662963,catapult,LUT,1297,FF,266,catapult_fpga_area
Throughput,0.5047662553662963,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5047662553662963,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5047662553662963,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.4746242162767628,catapult,CLB,378,FF,270,catapult_fpga_area
Throughput,0.4746242162767628,catapult,LUT,1870,FF,270,catapult_fpga_area
Throughput,0.4746242162767628,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.4746242162767628,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.4746242162767628,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.515723640204371,catapult,CLB,540,FF,278,catapult_fpga_area
Throughput,0.515723640204371,catapult,LUT,2575,FF,278,catapult_fpga_area
Throughput,0.515723640204371,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.515723640204371,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.515723640204371,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5342770803680955,catapult,CLB,260,FF,270,catapult_fpga_area
Throughput,0.5342770803680955,catapult,LUT,1405,FF,270,catapult_fpga_area
Throughput,0.5342770803680955,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5342770803680955,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5342770803680955,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5180209114681542,catapult,CLB,427,FF,273,catapult_fpga_area
Throughput,0.5180209114681542,catapult,LUT,2251,FF,273,catapult_fpga_area
Throughput,0.5180209114681542,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5180209114681542,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.5180209114681542,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.484625263514987,catapult,CLB,312,FF,270,catapult_fpga_area
Throughput,0.484625263514987,catapult,LUT,1653,FF,270,catapult_fpga_area
Throughput,0.484625263514987,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.484625263514987,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.484625263514987,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5351270793031575,catapult,CLB,457,FF,272,catapult_fpga_area
Throughput,0.5351270793031575,catapult,LUT,2498,FF,272,catapult_fpga_area
Throughput,0.5351270793031575,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5351270793031575,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5351270793031575,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.4953773859232571,catapult,CLB,115,FF,335,catapult_fpga_area
Throughput,0.4953773859232571,catapult,LUT,578,FF,335,catapult_fpga_area
Throughput,0.4953773859232571,catapult,FF,335,FF,335,catapult_fpga_area
Throughput,0.4953773859232571,catapult,DSP,1,FF,335,catapult_fpga_area
Throughput,0.4953773859232571,catapult,BRAM,0,FF,335,catapult_fpga_area
Throughput,0.4818615274528559,catapult,CLB,151,FF,337,catapult_fpga_area
Throughput,0.4818615274528559,catapult,LUT,660,FF,337,catapult_fpga_area
Throughput,0.4818615274528559,catapult,FF,337,FF,337,catapult_fpga_area
Throughput,0.4818615274528559,catapult,DSP,1,FF,337,catapult_fpga_area
Throughput,0.4818615274528559,catapult,BRAM,0,FF,337,catapult_fpga_area
Throughput,0.517795867264065,catapult,CLB,218,FF,348,catapult_fpga_area
Throughput,0.517795867264065,catapult,LUT,1009,FF,348,catapult_fpga_area
Throughput,0.517795867264065,catapult,FF,348,FF,348,catapult_fpga_area
Throughput,0.517795867264065,catapult,DSP,1,FF,348,catapult_fpga_area
Throughput,0.517795867264065,catapult,BRAM,0,FF,348,catapult_fpga_area
Throughput,0.553272078737256,catapult,CLB,124,FF,265,catapult_fpga_area
Throughput,0.553272078737256,catapult,LUT,583,FF,265,catapult_fpga_area
Throughput,0.553272078737256,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.553272078737256,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.553272078737256,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5722375518304162,catapult,CLB,168,FF,267,catapult_fpga_area
Throughput,0.5722375518304162,catapult,LUT,854,FF,267,catapult_fpga_area
Throughput,0.5722375518304162,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5722375518304162,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5722375518304162,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5440098531064596,catapult,CLB,306,FF,278,catapult_fpga_area
Throughput,0.5440098531064596,catapult,LUT,1144,FF,278,catapult_fpga_area
Throughput,0.5440098531064596,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5440098531064596,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5440098531064596,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5220961534043802,catapult,CLB,164,FF,266,catapult_fpga_area
Throughput,0.5220961534043802,catapult,LUT,859,FF,266,catapult_fpga_area
Throughput,0.5220961534043802,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5220961534043802,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5220961534043802,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.48876834775281425,catapult,CLB,207,FF,270,catapult_fpga_area
Throughput,0.48876834775281425,catapult,LUT,1106,FF,270,catapult_fpga_area
Throughput,0.48876834775281425,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.48876834775281425,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.48876834775281425,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5371149087522338,catapult,CLB,388,FF,281,catapult_fpga_area
Throughput,0.5371149087522338,catapult,LUT,1669,FF,281,catapult_fpga_area
Throughput,0.5371149087522338,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5371149087522338,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5371149087522338,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.5029323470494719,catapult,CLB,244,FF,267,catapult_fpga_area
Throughput,0.5029323470494719,catapult,LUT,1249,FF,267,catapult_fpga_area
Throughput,0.5029323470494719,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5029323470494719,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5029323470494719,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.49013601274353635,catapult,CLB,322,FF,269,catapult_fpga_area
Throughput,0.49013601274353635,catapult,LUT,1664,FF,269,catapult_fpga_area
Throughput,0.49013601274353635,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.49013601274353635,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.49013601274353635,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.49653862921573705,catapult,CLB,578,FF,286,catapult_fpga_area
Throughput,0.49653862921573705,catapult,LUT,2531,FF,286,catapult_fpga_area
Throughput,0.49653862921573705,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.49653862921573705,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.49653862921573705,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.5509754193336173,catapult,CLB,133,FF,265,catapult_fpga_area
Throughput,0.5509754193336173,catapult,LUT,661,FF,265,catapult_fpga_area
Throughput,0.5509754193336173,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5509754193336173,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5509754193336173,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5307748569827148,catapult,CLB,179,FF,267,catapult_fpga_area
Throughput,0.5307748569827148,catapult,LUT,829,FF,267,catapult_fpga_area
Throughput,0.5307748569827148,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5307748569827148,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5307748569827148,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5371382776553699,catapult,CLB,242,FF,276,catapult_fpga_area
Throughput,0.5371382776553699,catapult,LUT,1181,FF,276,catapult_fpga_area
Throughput,0.5371382776553699,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5371382776553699,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5371382776553699,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5304521998913634,catapult,CLB,173,FF,266,catapult_fpga_area
Throughput,0.5304521998913634,catapult,LUT,904,FF,266,catapult_fpga_area
Throughput,0.5304521998913634,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5304521998913634,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5304521998913634,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5169879660711137,catapult,CLB,225,FF,269,catapult_fpga_area
Throughput,0.5169879660711137,catapult,LUT,1174,FF,269,catapult_fpga_area
Throughput,0.5169879660711137,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5169879660711137,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5169879660711137,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5227011733073238,catapult,CLB,420,FF,281,catapult_fpga_area
Throughput,0.5227011733073238,catapult,LUT,1784,FF,281,catapult_fpga_area
Throughput,0.5227011733073238,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5227011733073238,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5227011733073238,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.49960980474249617,catapult,CLB,252,FF,267,catapult_fpga_area
Throughput,0.49960980474249617,catapult,LUT,1306,FF,267,catapult_fpga_area
Throughput,0.49960980474249617,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.49960980474249617,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.49960980474249617,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.514089390891467,catapult,CLB,371,FF,269,catapult_fpga_area
Throughput,0.514089390891467,catapult,LUT,1719,FF,269,catapult_fpga_area
Throughput,0.514089390891467,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.514089390891467,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.514089390891467,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.4820717515595021,catapult,CLB,508,FF,284,catapult_fpga_area
Throughput,0.4820717515595021,catapult,LUT,2506,FF,284,catapult_fpga_area
Throughput,0.4820717515595021,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.4820717515595021,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.4820717515595021,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.5432400028900368,catapult,CLB,199,FF,266,catapult_fpga_area
Throughput,0.5432400028900368,catapult,LUT,965,FF,266,catapult_fpga_area
Throughput,0.5432400028900368,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5432400028900368,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5432400028900368,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.4674668764658008,catapult,CLB,265,FF,270,catapult_fpga_area
Throughput,0.4674668764658008,catapult,LUT,1272,FF,270,catapult_fpga_area
Throughput,0.4674668764658008,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.4674668764658008,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.4674668764658008,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.4979858960434523,catapult,CLB,394,FF,279,catapult_fpga_area
Throughput,0.4979858960434523,catapult,LUT,1781,FF,279,catapult_fpga_area
Throughput,0.4979858960434523,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.4979858960434523,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.4979858960434523,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.48176541974534837,catapult,CLB,300,FF,267,catapult_fpga_area
Throughput,0.48176541974534837,catapult,LUT,1501,FF,267,catapult_fpga_area
Throughput,0.48176541974534837,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.48176541974534837,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.48176541974534837,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.49741518200670215,catapult,CLB,348,FF,271,catapult_fpga_area
Throughput,0.49741518200670215,catapult,LUT,1757,FF,271,catapult_fpga_area
Throughput,0.49741518200670215,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.49741518200670215,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.49741518200670215,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.48739166501765824,catapult,CLB,587,FF,280,catapult_fpga_area
Throughput,0.48739166501765824,catapult,LUT,2828,FF,280,catapult_fpga_area
Throughput,0.48739166501765824,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.48739166501765824,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.48739166501765824,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.4554126015399322,catapult,CLB,293,FF,267,catapult_fpga_area
Throughput,0.4554126015399322,catapult,LUT,1570,FF,267,catapult_fpga_area
Throughput,0.4554126015399322,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.4554126015399322,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.4554126015399322,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.4687540283549312,catapult,CLB,560,FF,273,catapult_fpga_area
Throughput,0.4687540283549312,catapult,LUT,3114,FF,273,catapult_fpga_area
Throughput,0.4687540283549312,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.4687540283549312,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.4687540283549312,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.49722968481107505,catapult,CLB,523,FF,284,catapult_fpga_area
Throughput,0.49722968481107505,catapult,LUT,2810,FF,284,catapult_fpga_area
Throughput,0.49722968481107505,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.49722968481107505,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.49722968481107505,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.5005107712420525,catapult,CLB,167,FF,503,catapult_fpga_area
Throughput,0.5005107712420525,catapult,LUT,747,FF,503,catapult_fpga_area
Throughput,0.5005107712420525,catapult,FF,503,FF,503,catapult_fpga_area
Throughput,0.5005107712420525,catapult,DSP,1,FF,503,catapult_fpga_area
Throughput,0.5005107712420525,catapult,BRAM,0,FF,503,catapult_fpga_area
Throughput,0.4875542038386117,catapult,CLB,175,FF,505,catapult_fpga_area
Throughput,0.4875542038386117,catapult,LUT,938,FF,505,catapult_fpga_area
Throughput,0.4875542038386117,catapult,FF,505,FF,505,catapult_fpga_area
Throughput,0.4875542038386117,catapult,DSP,1,FF,505,catapult_fpga_area
Throughput,0.4875542038386117,catapult,BRAM,0,FF,505,catapult_fpga_area
Throughput,0.49939997093492167,catapult,CLB,252,FF,361,catapult_fpga_area
Throughput,0.49939997093492167,catapult,LUT,1089,FF,361,catapult_fpga_area
Throughput,0.49939997093492167,catapult,FF,361,FF,361,catapult_fpga_area
Throughput,0.49939997093492167,catapult,DSP,1,FF,361,catapult_fpga_area
Throughput,0.49939997093492167,catapult,BRAM,0,FF,361,catapult_fpga_area
Throughput,0.4952468681826174,catapult,CLB,216,FF,568,catapult_fpga_area
Throughput,0.4952468681826174,catapult,LUT,1008,FF,568,catapult_fpga_area
Throughput,0.4952468681826174,catapult,FF,568,FF,568,catapult_fpga_area
Throughput,0.4952468681826174,catapult,DSP,1,FF,568,catapult_fpga_area
Throughput,0.4952468681826174,catapult,BRAM,0,FF,568,catapult_fpga_area
Throughput,0.5376540647722605,catapult,CLB,279,FF,572,catapult_fpga_area
Throughput,0.5376540647722605,catapult,LUT,1410,FF,572,catapult_fpga_area
Throughput,0.5376540647722605,catapult,FF,572,FF,572,catapult_fpga_area
Throughput,0.5376540647722605,catapult,DSP,1,FF,572,catapult_fpga_area
Throughput,0.5376540647722605,catapult,BRAM,0,FF,572,catapult_fpga_area
Throughput,0.5460998368799788,catapult,CLB,341,FF,274,catapult_fpga_area
Throughput,0.5460998368799788,catapult,LUT,1596,FF,274,catapult_fpga_area
Throughput,0.5460998368799788,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5460998368799788,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5460998368799788,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5086550194840305,catapult,CLB,398,FF,880,catapult_fpga_area
Throughput,0.5086550194840305,catapult,LUT,1637,FF,880,catapult_fpga_area
Throughput,0.5086550194840305,catapult,FF,880,FF,880,catapult_fpga_area
Throughput,0.5086550194840305,catapult,DSP,1,FF,880,catapult_fpga_area
Throughput,0.5086550194840305,catapult,BRAM,0,FF,880,catapult_fpga_area
Throughput,0.49944661315262684,catapult,CLB,437,FF,882,catapult_fpga_area
Throughput,0.49944661315262684,catapult,LUT,2291,FF,882,catapult_fpga_area
Throughput,0.49944661315262684,catapult,FF,882,FF,882,catapult_fpga_area
Throughput,0.49944661315262684,catapult,DSP,1,FF,882,catapult_fpga_area
Throughput,0.49944661315262684,catapult,BRAM,0,FF,882,catapult_fpga_area
Throughput,0.5081109755019374,catapult,CLB,505,FF,289,catapult_fpga_area
Throughput,0.5081109755019374,catapult,LUT,2413,FF,289,catapult_fpga_area
Throughput,0.5081109755019374,catapult,FF,289,FF,289,catapult_fpga_area
Throughput,0.5081109755019374,catapult,DSP,1,FF,289,catapult_fpga_area
Throughput,0.5081109755019374,catapult,BRAM,0,FF,289,catapult_fpga_area
Throughput,0.48562477813017946,catapult,CLB,678,FF,1504,catapult_fpga_area
Throughput,0.48562477813017946,catapult,LUT,2861,FF,1504,catapult_fpga_area
Throughput,0.48562477813017946,catapult,FF,1504,FF,1504,catapult_fpga_area
Throughput,0.48562477813017946,catapult,DSP,1,FF,1504,catapult_fpga_area
Throughput,0.48562477813017946,catapult,BRAM,0,FF,1504,catapult_fpga_area
Throughput,0.5066238535735473,catapult,CLB,750,FF,1501,catapult_fpga_area
Throughput,0.5066238535735473,catapult,LUT,3975,FF,1501,catapult_fpga_area
Throughput,0.5066238535735473,catapult,FF,1501,FF,1501,catapult_fpga_area
Throughput,0.5066238535735473,catapult,DSP,1,FF,1501,catapult_fpga_area
Throughput,0.5066238535735473,catapult,BRAM,0,FF,1501,catapult_fpga_area
Throughput,0.5226610135651439,catapult,CLB,865,FF,308,catapult_fpga_area
Throughput,0.5226610135651439,catapult,LUT,4137,FF,308,catapult_fpga_area
Throughput,0.5226610135651439,catapult,FF,308,FF,308,catapult_fpga_area
Throughput,0.5226610135651439,catapult,DSP,1,FF,308,catapult_fpga_area
Throughput,0.5226610135651439,catapult,BRAM,0,FF,308,catapult_fpga_area
Throughput,0.5653748604937532,catapult,CLB,214,FF,568,catapult_fpga_area
Throughput,0.5653748604937532,catapult,LUT,1051,FF,568,catapult_fpga_area
Throughput,0.5653748604937532,catapult,FF,568,FF,568,catapult_fpga_area
Throughput,0.5653748604937532,catapult,DSP,1,FF,568,catapult_fpga_area
Throughput,0.5653748604937532,catapult,BRAM,0,FF,568,catapult_fpga_area
Throughput,0.5203073351367186,catapult,CLB,279,FF,572,catapult_fpga_area
Throughput,0.5203073351367186,catapult,LUT,1422,FF,572,catapult_fpga_area
Throughput,0.5203073351367186,catapult,FF,572,FF,572,catapult_fpga_area
Throughput,0.5203073351367186,catapult,DSP,1,FF,572,catapult_fpga_area
Throughput,0.5203073351367186,catapult,BRAM,0,FF,572,catapult_fpga_area
Throughput,0.5128181459675314,catapult,CLB,321,FF,275,catapult_fpga_area
Throughput,0.5128181459675314,catapult,LUT,1509,FF,275,catapult_fpga_area
Throughput,0.5128181459675314,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5128181459675314,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5128181459675314,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5257548920178315,catapult,CLB,369,FF,879,catapult_fpga_area
Throughput,0.5257548920178315,catapult,LUT,1702,FF,879,catapult_fpga_area
Throughput,0.5257548920178315,catapult,FF,879,FF,879,catapult_fpga_area
Throughput,0.5257548920178315,catapult,DSP,1,FF,879,catapult_fpga_area
Throughput,0.5257548920178315,catapult,BRAM,0,FF,879,catapult_fpga_area
Throughput,0.5041816828777884,catapult,CLB,453,FF,879,catapult_fpga_area
Throughput,0.5041816828777884,catapult,LUT,2348,FF,879,catapult_fpga_area
Throughput,0.5041816828777884,catapult,FF,879,FF,879,catapult_fpga_area
Throughput,0.5041816828777884,catapult,DSP,1,FF,879,catapult_fpga_area
Throughput,0.5041816828777884,catapult,BRAM,0,FF,879,catapult_fpga_area
Throughput,0.4810196847685598,catapult,CLB,659,FF,1502,catapult_fpga_area
Throughput,0.4810196847685598,catapult,LUT,2967,FF,1502,catapult_fpga_area
Throughput,0.4810196847685598,catapult,FF,1502,FF,1502,catapult_fpga_area
Throughput,0.4810196847685598,catapult,DSP,1,FF,1502,catapult_fpga_area
Throughput,0.4810196847685598,catapult,BRAM,0,FF,1502,catapult_fpga_area
Throughput,0.5055284592301408,catapult,CLB,808,FF,1503,catapult_fpga_area
Throughput,0.5055284592301408,catapult,LUT,4323,FF,1503,catapult_fpga_area
Throughput,0.5055284592301408,catapult,FF,1503,FF,1503,catapult_fpga_area
Throughput,0.5055284592301408,catapult,DSP,1,FF,1503,catapult_fpga_area
Throughput,0.5055284592301408,catapult,BRAM,0,FF,1503,catapult_fpga_area
Throughput,0.5168316565591622,catapult,CLB,840,FF,307,catapult_fpga_area
Throughput,0.5168316565591622,catapult,LUT,4380,FF,307,catapult_fpga_area
Throughput,0.5168316565591622,catapult,FF,307,FF,307,catapult_fpga_area
Throughput,0.5168316565591622,catapult,DSP,1,FF,307,catapult_fpga_area
Throughput,0.5168316565591622,catapult,BRAM,0,FF,307,catapult_fpga_area
Throughput,0.5358944802332641,catapult,CLB,373,FF,877,catapult_fpga_area
Throughput,0.5358944802332641,catapult,LUT,1603,FF,877,catapult_fpga_area
Throughput,0.5358944802332641,catapult,FF,877,FF,877,catapult_fpga_area
Throughput,0.5358944802332641,catapult,DSP,1,FF,877,catapult_fpga_area
Throughput,0.5358944802332641,catapult,BRAM,0,FF,877,catapult_fpga_area
Throughput,0.489172413219591,catapult,CLB,448,FF,883,catapult_fpga_area
Throughput,0.489172413219591,catapult,LUT,2422,FF,883,catapult_fpga_area
Throughput,0.489172413219591,catapult,FF,883,FF,883,catapult_fpga_area
Throughput,0.489172413219591,catapult,DSP,1,FF,883,catapult_fpga_area
Throughput,0.489172413219591,catapult,BRAM,0,FF,883,catapult_fpga_area
Throughput,0.5027591421722413,catapult,CLB,656,FF,1499,catapult_fpga_area
Throughput,0.5027591421722413,catapult,LUT,2888,FF,1499,catapult_fpga_area
Throughput,0.5027591421722413,catapult,FF,1499,FF,1499,catapult_fpga_area
Throughput,0.5027591421722413,catapult,DSP,1,FF,1499,catapult_fpga_area
Throughput,0.5027591421722413,catapult,BRAM,0,FF,1499,catapult_fpga_area
Throughput,0.48039161524474755,catapult,CLB,739,FF,1501,catapult_fpga_area
Throughput,0.48039161524474755,catapult,LUT,4151,FF,1501,catapult_fpga_area
Throughput,0.48039161524474755,catapult,FF,1501,FF,1501,catapult_fpga_area
Throughput,0.48039161524474755,catapult,DSP,1,FF,1501,catapult_fpga_area
Throughput,0.48039161524474755,catapult,BRAM,0,FF,1501,catapult_fpga_area
Throughput,0.48612620127860917,catapult,CLB,817,FF,297,catapult_fpga_area
Throughput,0.48612620127860917,catapult,LUT,4111,FF,297,catapult_fpga_area
Throughput,0.48612620127860917,catapult,FF,297,FF,297,catapult_fpga_area
Throughput,0.48612620127860917,catapult,DSP,1,FF,297,catapult_fpga_area
Throughput,0.48612620127860917,catapult,BRAM,0,FF,297,catapult_fpga_area
Throughput,0.5195488030374902,catapult,CLB,560,FF,1496,catapult_fpga_area
Throughput,0.5195488030374902,catapult,LUT,2519,FF,1496,catapult_fpga_area
Throughput,0.5195488030374902,catapult,FF,1496,FF,1496,catapult_fpga_area
Throughput,0.5195488030374902,catapult,DSP,1,FF,1496,catapult_fpga_area
Throughput,0.5195488030374902,catapult,BRAM,0,FF,1496,catapult_fpga_area
Throughput,0.4878886521002631,catapult,CLB,820,FF,1500,catapult_fpga_area
Throughput,0.4878886521002631,catapult,LUT,4640,FF,1500,catapult_fpga_area
Throughput,0.4878886521002631,catapult,FF,1500,FF,1500,catapult_fpga_area
Throughput,0.4878886521002631,catapult,DSP,1,FF,1500,catapult_fpga_area
Throughput,0.4878886521002631,catapult,BRAM,0,FF,1500,catapult_fpga_area
Throughput,0.47199912396962596,catapult,CLB,751,FF,297,catapult_fpga_area
Throughput,0.47199912396962596,catapult,LUT,3638,FF,297,catapult_fpga_area
Throughput,0.47199912396962596,catapult,FF,297,FF,297,catapult_fpga_area
Throughput,0.47199912396962596,catapult,DSP,1,FF,297,catapult_fpga_area
Throughput,0.47199912396962596,catapult,BRAM,0,FF,297,catapult_fpga_area
Throughput,0.5445184687051623,catapult,CLB,168,FF,264,catapult_fpga_area
Throughput,0.5445184687051623,catapult,LUT,841,FF,264,catapult_fpga_area
Throughput,0.5445184687051623,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5445184687051623,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5445184687051623,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5031180742652589,catapult,CLB,243,FF,266,catapult_fpga_area
Throughput,0.5031180742652589,catapult,LUT,1014,FF,266,catapult_fpga_area
Throughput,0.5031180742652589,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5031180742652589,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5031180742652589,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5565136866193519,catapult,CLB,349,FF,273,catapult_fpga_area
Throughput,0.5565136866193519,catapult,LUT,1534,FF,273,catapult_fpga_area
Throughput,0.5565136866193519,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5565136866193519,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.5565136866193519,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5203176226895947,catapult,CLB,208,FF,268,catapult_fpga_area
Throughput,0.5203176226895947,catapult,LUT,1127,FF,268,catapult_fpga_area
Throughput,0.5203176226895947,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5203176226895947,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5203176226895947,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5192482738889255,catapult,CLB,260,FF,276,catapult_fpga_area
Throughput,0.5192482738889255,catapult,LUT,1316,FF,276,catapult_fpga_area
Throughput,0.5192482738889255,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5192482738889255,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5192482738889255,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5051418387769102,catapult,CLB,451,FF,282,catapult_fpga_area
Throughput,0.5051418387769102,catapult,LUT,2033,FF,282,catapult_fpga_area
Throughput,0.5051418387769102,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.5051418387769102,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.5051418387769102,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.4850956778460199,catapult,CLB,377,FF,284,catapult_fpga_area
Throughput,0.4850956778460199,catapult,LUT,1963,FF,284,catapult_fpga_area
Throughput,0.4850956778460199,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.4850956778460199,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.4850956778460199,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.46731111985502133,catapult,CLB,409,FF,285,catapult_fpga_area
Throughput,0.46731111985502133,catapult,LUT,1935,FF,285,catapult_fpga_area
Throughput,0.46731111985502133,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.46731111985502133,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.46731111985502133,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.5288098235943309,catapult,CLB,598,FF,298,catapult_fpga_area
Throughput,0.5288098235943309,catapult,LUT,3125,FF,298,catapult_fpga_area
Throughput,0.5288098235943309,catapult,FF,298,FF,298,catapult_fpga_area
Throughput,0.5288098235943309,catapult,DSP,1,FF,298,catapult_fpga_area
Throughput,0.5288098235943309,catapult,BRAM,0,FF,298,catapult_fpga_area
Throughput,0.49443757725587145,catapult,CLB,485,FF,285,catapult_fpga_area
Throughput,0.49443757725587145,catapult,LUT,2583,FF,285,catapult_fpga_area
Throughput,0.49443757725587145,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.49443757725587145,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.49443757725587145,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.4887000334759523,catapult,CLB,661,FF,289,catapult_fpga_area
Throughput,0.4887000334759523,catapult,LUT,3110,FF,289,catapult_fpga_area
Throughput,0.4887000334759523,catapult,FF,289,FF,289,catapult_fpga_area
Throughput,0.4887000334759523,catapult,DSP,1,FF,289,catapult_fpga_area
Throughput,0.4887000334759523,catapult,BRAM,0,FF,289,catapult_fpga_area
Throughput,0.5156842795194442,catapult,CLB,281,FF,272,catapult_fpga_area
Throughput,0.5156842795194442,catapult,LUT,1410,FF,272,catapult_fpga_area
Throughput,0.5156842795194442,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5156842795194442,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5156842795194442,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5063214229657271,catapult,CLB,279,FF,275,catapult_fpga_area
Throughput,0.5063214229657271,catapult,LUT,1460,FF,275,catapult_fpga_area
Throughput,0.5063214229657271,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5063214229657271,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5063214229657271,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.4980421961270247,catapult,CLB,420,FF,282,catapult_fpga_area
Throughput,0.4980421961270247,catapult,LUT,2022,FF,282,catapult_fpga_area
Throughput,0.4980421961270247,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.4980421961270247,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.4980421961270247,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.4872629465764905,catapult,CLB,354,FF,282,catapult_fpga_area
Throughput,0.4872629465764905,catapult,LUT,1916,FF,282,catapult_fpga_area
Throughput,0.4872629465764905,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.4872629465764905,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.4872629465764905,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.5210121599028,catapult,CLB,538,FF,286,catapult_fpga_area
Throughput,0.5210121599028,catapult,LUT,2440,FF,286,catapult_fpga_area
Throughput,0.5210121599028,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.5210121599028,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.5210121599028,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.4924584906738211,catapult,CLB,671,FF,293,catapult_fpga_area
Throughput,0.4924584906738211,catapult,LUT,3122,FF,293,catapult_fpga_area
Throughput,0.4924584906738211,catapult,FF,293,FF,293,catapult_fpga_area
Throughput,0.4924584906738211,catapult,DSP,1,FF,293,catapult_fpga_area
Throughput,0.4924584906738211,catapult,BRAM,0,FF,293,catapult_fpga_area
Throughput,0.47919732531220904,catapult,CLB,660,FF,301,catapult_fpga_area
Throughput,0.47919732531220904,catapult,LUT,3706,FF,301,catapult_fpga_area
Throughput,0.47919732531220904,catapult,FF,301,FF,301,catapult_fpga_area
Throughput,0.47919732531220904,catapult,DSP,1,FF,301,catapult_fpga_area
Throughput,0.47919732531220904,catapult,BRAM,0,FF,301,catapult_fpga_area
Throughput,0.45426484276303863,catapult,CLB,356,FF,283,catapult_fpga_area
Throughput,0.45426484276303863,catapult,LUT,1917,FF,283,catapult_fpga_area
Throughput,0.45426484276303863,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.45426484276303863,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.45426484276303863,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.5034133945215534,catapult,CLB,467,FF,283,catapult_fpga_area
Throughput,0.5034133945215534,catapult,LUT,2291,FF,283,catapult_fpga_area
Throughput,0.5034133945215534,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.5034133945215534,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.5034133945215534,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.4951713367100718,catapult,CLB,691,FF,298,catapult_fpga_area
Throughput,0.4951713367100718,catapult,LUT,3365,FF,298,catapult_fpga_area
Throughput,0.4951713367100718,catapult,FF,298,FF,298,catapult_fpga_area
Throughput,0.4951713367100718,catapult,DSP,1,FF,298,catapult_fpga_area
Throughput,0.4951713367100718,catapult,BRAM,0,FF,298,catapult_fpga_area
Throughput,0.5195029188271494,catapult,CLB,147,FF,263,catapult_fpga_area
Throughput,0.5195029188271494,catapult,LUT,736,FF,263,catapult_fpga_area
Throughput,0.5195029188271494,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5195029188271494,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5195029188271494,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5633647296497167,catapult,CLB,218,FF,265,catapult_fpga_area
Throughput,0.5633647296497167,catapult,LUT,1125,FF,265,catapult_fpga_area
Throughput,0.5633647296497167,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5633647296497167,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5633647296497167,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5093441735355974,catapult,CLB,384,FF,272,catapult_fpga_area
Throughput,0.5093441735355974,catapult,LUT,1665,FF,272,catapult_fpga_area
Throughput,0.5093441735355974,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5093441735355974,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5093441735355974,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.507027399760683,catapult,CLB,195,FF,264,catapult_fpga_area
Throughput,0.507027399760683,catapult,LUT,1032,FF,264,catapult_fpga_area
Throughput,0.507027399760683,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.507027399760683,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.507027399760683,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5303452972161115,catapult,CLB,258,FF,268,catapult_fpga_area
Throughput,0.5303452972161115,catapult,LUT,1456,FF,268,catapult_fpga_area
Throughput,0.5303452972161115,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5303452972161115,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5303452972161115,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.48100788468124567,catapult,CLB,294,FF,265,catapult_fpga_area
Throughput,0.48100788468124567,catapult,LUT,1623,FF,265,catapult_fpga_area
Throughput,0.48100788468124567,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.48100788468124567,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.48100788468124567,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.4931931941311983,catapult,CLB,277,FF,264,catapult_fpga_area
Throughput,0.4931931941311983,catapult,LUT,1316,FF,264,catapult_fpga_area
Throughput,0.4931931941311983,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.4931931941311983,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.4931931941311983,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.4888992970117008,catapult,CLB,386,FF,269,catapult_fpga_area
Throughput,0.4888992970117008,catapult,LUT,1914,FF,269,catapult_fpga_area
Throughput,0.4888992970117008,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.4888992970117008,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.4888992970117008,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.47898799416592625,catapult,CLB,545,FF,283,catapult_fpga_area
Throughput,0.47898799416592625,catapult,LUT,2710,FF,283,catapult_fpga_area
Throughput,0.47898799416592625,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.47898799416592625,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.47898799416592625,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.4571771323655807,catapult,CLB,348,FF,265,catapult_fpga_area
Throughput,0.4571771323655807,catapult,LUT,1859,FF,265,catapult_fpga_area
Throughput,0.4571771323655807,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.4571771323655807,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.4571771323655807,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.4920707715866527,catapult,CLB,364,FF,265,catapult_fpga_area
Throughput,0.4920707715866527,catapult,LUT,1961,FF,265,catapult_fpga_area
Throughput,0.4920707715866527,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.4920707715866527,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.4920707715866527,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.4879065054038085,catapult,CLB,552,FF,274,catapult_fpga_area
Throughput,0.4879065054038085,catapult,LUT,2761,FF,274,catapult_fpga_area
Throughput,0.4879065054038085,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.4879065054038085,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.4879065054038085,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.6076412097407317,catapult,CLB,91,FF,255,catapult_fpga_area
Throughput,0.6076412097407317,catapult,LUT,382,FF,255,catapult_fpga_area
Throughput,0.6076412097407317,catapult,FF,255,FF,255,catapult_fpga_area
Throughput,0.6076412097407317,catapult,DSP,1,FF,255,catapult_fpga_area
Throughput,0.6076412097407317,catapult,BRAM,0,FF,255,catapult_fpga_area
Throughput,0.6098226574729803,catapult,CLB,114,FF,257,catapult_fpga_area
Throughput,0.6098226574729803,catapult,LUT,414,FF,257,catapult_fpga_area
Throughput,0.6098226574729803,catapult,FF,257,FF,257,catapult_fpga_area
Throughput,0.6098226574729803,catapult,DSP,1,FF,257,catapult_fpga_area
Throughput,0.6098226574729803,catapult,BRAM,0,FF,257,catapult_fpga_area
Throughput,0.6080764716970806,catapult,CLB,189,FF,264,catapult_fpga_area
Throughput,0.6080764716970806,catapult,LUT,575,FF,264,catapult_fpga_area
Throughput,0.6080764716970806,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.6080764716970806,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.6080764716970806,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.6496476311248779,catapult,CLB,76,FF,292,catapult_fpga_area
Throughput,0.6496476311248779,catapult,LUT,357,FF,292,catapult_fpga_area
Throughput,0.6496476311248779,catapult,FF,292,FF,292,catapult_fpga_area
Throughput,0.6496476311248779,catapult,DSP,1,FF,292,catapult_fpga_area
Throughput,0.6496476311248779,catapult,BRAM,0,FF,292,catapult_fpga_area
Throughput,0.6161004292987791,catapult,CLB,119,FF,294,catapult_fpga_area
Throughput,0.6161004292987791,catapult,LUT,442,FF,294,catapult_fpga_area
Throughput,0.6161004292987791,catapult,FF,294,FF,294,catapult_fpga_area
Throughput,0.6161004292987791,catapult,DSP,1,FF,294,catapult_fpga_area
Throughput,0.6161004292987791,catapult,BRAM,0,FF,294,catapult_fpga_area
Throughput,0.6453049227086028,catapult,CLB,132,FF,303,catapult_fpga_area
Throughput,0.6453049227086028,catapult,LUT,567,FF,303,catapult_fpga_area
Throughput,0.6453049227086028,catapult,FF,303,FF,303,catapult_fpga_area
Throughput,0.6453049227086028,catapult,DSP,1,FF,303,catapult_fpga_area
Throughput,0.6453049227086028,catapult,BRAM,0,FF,303,catapult_fpga_area
Throughput,0.5016169622779029,catapult,CLB,116,FF,331,catapult_fpga_area
Throughput,0.5016169622779029,catapult,LUT,564,FF,331,catapult_fpga_area
Throughput,0.5016169622779029,catapult,FF,331,FF,331,catapult_fpga_area
Throughput,0.5016169622779029,catapult,DSP,1,FF,331,catapult_fpga_area
Throughput,0.5016169622779029,catapult,BRAM,0,FF,331,catapult_fpga_area
Throughput,0.4917448336058419,catapult,CLB,129,FF,333,catapult_fpga_area
Throughput,0.4917448336058419,catapult,LUT,570,FF,333,catapult_fpga_area
Throughput,0.4917448336058419,catapult,FF,333,FF,333,catapult_fpga_area
Throughput,0.4917448336058419,catapult,DSP,1,FF,333,catapult_fpga_area
Throughput,0.4917448336058419,catapult,BRAM,0,FF,333,catapult_fpga_area
Throughput,0.512202192840028,catapult,CLB,166,FF,340,catapult_fpga_area
Throughput,0.512202192840028,catapult,LUT,840,FF,340,catapult_fpga_area
Throughput,0.512202192840028,catapult,FF,340,FF,340,catapult_fpga_area
Throughput,0.512202192840028,catapult,DSP,1,FF,340,catapult_fpga_area
Throughput,0.512202192840028,catapult,BRAM,0,FF,340,catapult_fpga_area
Throughput,0.5474020027249672,catapult,CLB,115,FF,263,catapult_fpga_area
Throughput,0.5474020027249672,catapult,LUT,548,FF,263,catapult_fpga_area
Throughput,0.5474020027249672,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5474020027249672,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5474020027249672,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5349925234794843,catapult,CLB,161,FF,265,catapult_fpga_area
Throughput,0.5349925234794843,catapult,LUT,638,FF,265,catapult_fpga_area
Throughput,0.5349925234794843,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5349925234794843,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5349925234794843,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.519422775857645,catapult,CLB,234,FF,272,catapult_fpga_area
Throughput,0.519422775857645,catapult,LUT,959,FF,272,catapult_fpga_area
Throughput,0.519422775857645,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.519422775857645,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.519422775857645,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.6448234860189371,catapult,CLB,77,FF,293,catapult_fpga_area
Throughput,0.6448234860189371,catapult,LUT,359,FF,293,catapult_fpga_area
Throughput,0.6448234860189371,catapult,FF,293,FF,293,catapult_fpga_area
Throughput,0.6448234860189371,catapult,DSP,1,FF,293,catapult_fpga_area
Throughput,0.6448234860189371,catapult,BRAM,0,FF,293,catapult_fpga_area
Throughput,0.6123732463926622,catapult,CLB,102,FF,295,catapult_fpga_area
Throughput,0.6123732463926622,catapult,LUT,452,FF,295,catapult_fpga_area
Throughput,0.6123732463926622,catapult,FF,295,FF,295,catapult_fpga_area
Throughput,0.6123732463926622,catapult,DSP,1,FF,295,catapult_fpga_area
Throughput,0.6123732463926622,catapult,BRAM,0,FF,295,catapult_fpga_area
Throughput,0.5618956110333823,catapult,CLB,141,FF,304,catapult_fpga_area
Throughput,0.5618956110333823,catapult,LUT,595,FF,304,catapult_fpga_area
Throughput,0.5618956110333823,catapult,FF,304,FF,304,catapult_fpga_area
Throughput,0.5618956110333823,catapult,DSP,1,FF,304,catapult_fpga_area
Throughput,0.5618956110333823,catapult,BRAM,0,FF,304,catapult_fpga_area
Throughput,0.47472876372084805,catapult,CLB,118,FF,332,catapult_fpga_area
Throughput,0.47472876372084805,catapult,LUT,543,FF,332,catapult_fpga_area
Throughput,0.47472876372084805,catapult,FF,332,FF,332,catapult_fpga_area
Throughput,0.47472876372084805,catapult,DSP,1,FF,332,catapult_fpga_area
Throughput,0.47472876372084805,catapult,BRAM,0,FF,332,catapult_fpga_area
Throughput,0.5400378674552659,catapult,CLB,138,FF,334,catapult_fpga_area
Throughput,0.5400378674552659,catapult,LUT,654,FF,334,catapult_fpga_area
Throughput,0.5400378674552659,catapult,FF,334,FF,334,catapult_fpga_area
Throughput,0.5400378674552659,catapult,DSP,1,FF,334,catapult_fpga_area
Throughput,0.5400378674552659,catapult,BRAM,0,FF,334,catapult_fpga_area
Throughput,0.46917034730804125,catapult,CLB,216,FF,341,catapult_fpga_area
Throughput,0.46917034730804125,catapult,LUT,827,FF,341,catapult_fpga_area
Throughput,0.46917034730804125,catapult,FF,341,FF,341,catapult_fpga_area
Throughput,0.46917034730804125,catapult,DSP,1,FF,341,catapult_fpga_area
Throughput,0.46917034730804125,catapult,BRAM,0,FF,341,catapult_fpga_area
Throughput,0.5543123561212991,catapult,CLB,136,FF,263,catapult_fpga_area
Throughput,0.5543123561212991,catapult,LUT,637,FF,263,catapult_fpga_area
Throughput,0.5543123561212991,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5543123561212991,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5543123561212991,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.4886900029174793,catapult,CLB,176,FF,265,catapult_fpga_area
Throughput,0.4886900029174793,catapult,LUT,803,FF,265,catapult_fpga_area
Throughput,0.4886900029174793,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.4886900029174793,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.4886900029174793,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5488685075716411,catapult,CLB,230,FF,272,catapult_fpga_area
Throughput,0.5488685075716411,catapult,LUT,1090,FF,272,catapult_fpga_area
Throughput,0.5488685075716411,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5488685075716411,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5488685075716411,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5351949554664277,catapult,CLB,150,FF,264,catapult_fpga_area
Throughput,0.5351949554664277,catapult,LUT,749,FF,264,catapult_fpga_area
Throughput,0.5351949554664277,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5351949554664277,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5351949554664277,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.49056352012684007,catapult,CLB,106,FF,334,catapult_fpga_area
Throughput,0.49056352012684007,catapult,LUT,562,FF,334,catapult_fpga_area
Throughput,0.49056352012684007,catapult,FF,334,FF,334,catapult_fpga_area
Throughput,0.49056352012684007,catapult,DSP,1,FF,334,catapult_fpga_area
Throughput,0.49056352012684007,catapult,BRAM,0,FF,334,catapult_fpga_area
Throughput,0.5082956389759062,catapult,CLB,142,FF,336,catapult_fpga_area
Throughput,0.5082956389759062,catapult,LUT,694,FF,336,catapult_fpga_area
Throughput,0.5082956389759062,catapult,FF,336,FF,336,catapult_fpga_area
Throughput,0.5082956389759062,catapult,DSP,1,FF,336,catapult_fpga_area
Throughput,0.5082956389759062,catapult,BRAM,0,FF,336,catapult_fpga_area
Throughput,0.5339210736512086,catapult,CLB,181,FF,343,catapult_fpga_area
Throughput,0.5339210736512086,catapult,LUT,874,FF,343,catapult_fpga_area
Throughput,0.5339210736512086,catapult,FF,343,FF,343,catapult_fpga_area
Throughput,0.5339210736512086,catapult,DSP,1,FF,343,catapult_fpga_area
Throughput,0.5339210736512086,catapult,BRAM,0,FF,343,catapult_fpga_area
Throughput,0.5683662142661057,catapult,CLB,140,FF,263,catapult_fpga_area
Throughput,0.5683662142661057,catapult,LUT,699,FF,263,catapult_fpga_area
Throughput,0.5683662142661057,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5683662142661057,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5683662142661057,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5162129584938971,catapult,CLB,186,FF,265,catapult_fpga_area
Throughput,0.5162129584938971,catapult,LUT,833,FF,265,catapult_fpga_area
Throughput,0.5162129584938971,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5162129584938971,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5162129584938971,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5522558269892945,catapult,CLB,299,FF,272,catapult_fpga_area
Throughput,0.5522558269892945,catapult,LUT,1155,FF,272,catapult_fpga_area
Throughput,0.5522558269892945,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5522558269892945,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5522558269892945,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5247955396577493,catapult,CLB,172,FF,264,catapult_fpga_area
Throughput,0.5247955396577493,catapult,LUT,902,FF,264,catapult_fpga_area
Throughput,0.5247955396577493,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5247955396577493,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5247955396577493,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5078699527884092,catapult,CLB,143,FF,263,catapult_fpga_area
Throughput,0.5078699527884092,catapult,LUT,677,FF,263,catapult_fpga_area
Throughput,0.5078699527884092,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5078699527884092,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5078699527884092,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5451617440378386,catapult,CLB,156,FF,265,catapult_fpga_area
Throughput,0.5451617440378386,catapult,LUT,829,FF,265,catapult_fpga_area
Throughput,0.5451617440378386,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5451617440378386,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5451617440378386,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5011576742274655,catapult,CLB,272,FF,272,catapult_fpga_area
Throughput,0.5011576742274655,catapult,LUT,1076,FF,272,catapult_fpga_area
Throughput,0.5011576742274655,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5011576742274655,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5011576742274655,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5049816439172436,catapult,CLB,183,FF,264,catapult_fpga_area
Throughput,0.5049816439172436,catapult,LUT,972,FF,264,catapult_fpga_area
Throughput,0.5049816439172436,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5049816439172436,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5049816439172436,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.6066271590618876,catapult,CLB,88,FF,304,catapult_fpga_area
Throughput,0.6066271590618876,catapult,LUT,418,FF,304,catapult_fpga_area
Throughput,0.6066271590618876,catapult,FF,304,FF,304,catapult_fpga_area
Throughput,0.6066271590618876,catapult,DSP,1,FF,304,catapult_fpga_area
Throughput,0.6066271590618876,catapult,BRAM,0,FF,304,catapult_fpga_area
Throughput,0.6229268216716242,catapult,CLB,115,FF,306,catapult_fpga_area
Throughput,0.6229268216716242,catapult,LUT,486,FF,306,catapult_fpga_area
Throughput,0.6229268216716242,catapult,FF,306,FF,306,catapult_fpga_area
Throughput,0.6229268216716242,catapult,DSP,1,FF,306,catapult_fpga_area
Throughput,0.6229268216716242,catapult,BRAM,0,FF,306,catapult_fpga_area
Throughput,0.5988769858760852,catapult,CLB,192,FF,298,catapult_fpga_area
Throughput,0.5988769858760852,catapult,LUT,726,FF,298,catapult_fpga_area
Throughput,0.5988769858760852,catapult,FF,298,FF,298,catapult_fpga_area
Throughput,0.5988769858760852,catapult,DSP,1,FF,298,catapult_fpga_area
Throughput,0.5988769858760852,catapult,BRAM,0,FF,298,catapult_fpga_area
Throughput,0.5760730368439032,catapult,CLB,104,FF,295,catapult_fpga_area
Throughput,0.5760730368439032,catapult,LUT,490,FF,295,catapult_fpga_area
Throughput,0.5760730368439032,catapult,FF,295,FF,295,catapult_fpga_area
Throughput,0.5760730368439032,catapult,DSP,1,FF,295,catapult_fpga_area
Throughput,0.5760730368439032,catapult,BRAM,0,FF,295,catapult_fpga_area
Throughput,0.6204767246771039,catapult,CLB,162,FF,297,catapult_fpga_area
Throughput,0.6204767246771039,catapult,LUT,615,FF,297,catapult_fpga_area
Throughput,0.6204767246771039,catapult,FF,297,FF,297,catapult_fpga_area
Throughput,0.6204767246771039,catapult,DSP,1,FF,297,catapult_fpga_area
Throughput,0.6204767246771039,catapult,BRAM,0,FF,297,catapult_fpga_area
Throughput,0.6218333138492229,catapult,CLB,189,FF,266,catapult_fpga_area
Throughput,0.6218333138492229,catapult,LUT,864,FF,266,catapult_fpga_area
Throughput,0.6218333138492229,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.6218333138492229,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.6218333138492229,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.50703459801283,catapult,CLB,136,FF,449,catapult_fpga_area
Throughput,0.50703459801283,catapult,LUT,697,FF,449,catapult_fpga_area
Throughput,0.50703459801283,catapult,FF,449,FF,449,catapult_fpga_area
Throughput,0.50703459801283,catapult,DSP,1,FF,449,catapult_fpga_area
Throughput,0.50703459801283,catapult,BRAM,0,FF,449,catapult_fpga_area
Throughput,0.4794040815504695,catapult,CLB,235,FF,451,catapult_fpga_area
Throughput,0.4794040815504695,catapult,LUT,1114,FF,451,catapult_fpga_area
Throughput,0.4794040815504695,catapult,FF,451,FF,451,catapult_fpga_area
Throughput,0.4794040815504695,catapult,DSP,1,FF,451,catapult_fpga_area
Throughput,0.4794040815504695,catapult,BRAM,0,FF,451,catapult_fpga_area
Throughput,0.48424649308689705,catapult,CLB,295,FF,382,catapult_fpga_area
Throughput,0.48424649308689705,catapult,LUT,1196,FF,382,catapult_fpga_area
Throughput,0.48424649308689705,catapult,FF,382,FF,382,catapult_fpga_area
Throughput,0.48424649308689705,catapult,DSP,1,FF,382,catapult_fpga_area
Throughput,0.48424649308689705,catapult,BRAM,0,FF,382,catapult_fpga_area
Throughput,0.49321995193078344,catapult,CLB,193,FF,420,catapult_fpga_area
Throughput,0.49321995193078344,catapult,LUT,958,FF,420,catapult_fpga_area
Throughput,0.49321995193078344,catapult,FF,420,FF,420,catapult_fpga_area
Throughput,0.49321995193078344,catapult,DSP,1,FF,420,catapult_fpga_area
Throughput,0.49321995193078344,catapult,BRAM,0,FF,420,catapult_fpga_area
Throughput,0.5139538469445444,catapult,CLB,315,FF,423,catapult_fpga_area
Throughput,0.5139538469445444,catapult,LUT,1548,FF,423,catapult_fpga_area
Throughput,0.5139538469445444,catapult,FF,423,FF,423,catapult_fpga_area
Throughput,0.5139538469445444,catapult,DSP,1,FF,423,catapult_fpga_area
Throughput,0.5139538469445444,catapult,BRAM,0,FF,423,catapult_fpga_area
Throughput,0.5339564248840781,catapult,CLB,333,FF,280,catapult_fpga_area
Throughput,0.5339564248840781,catapult,LUT,1602,FF,280,catapult_fpga_area
Throughput,0.5339564248840781,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.5339564248840781,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.5339564248840781,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.5674876131641237,catapult,CLB,108,FF,296,catapult_fpga_area
Throughput,0.5674876131641237,catapult,LUT,529,FF,296,catapult_fpga_area
Throughput,0.5674876131641237,catapult,FF,296,FF,296,catapult_fpga_area
Throughput,0.5674876131641237,catapult,DSP,1,FF,296,catapult_fpga_area
Throughput,0.5674876131641237,catapult,BRAM,0,FF,296,catapult_fpga_area
Throughput,0.5142620288459857,catapult,CLB,145,FF,298,catapult_fpga_area
Throughput,0.5142620288459857,catapult,LUT,642,FF,298,catapult_fpga_area
Throughput,0.5142620288459857,catapult,FF,298,FF,298,catapult_fpga_area
Throughput,0.5142620288459857,catapult,DSP,1,FF,298,catapult_fpga_area
Throughput,0.5142620288459857,catapult,BRAM,0,FF,298,catapult_fpga_area
Throughput,0.5521362981580181,catapult,CLB,196,FF,267,catapult_fpga_area
Throughput,0.5521362981580181,catapult,LUT,888,FF,267,catapult_fpga_area
Throughput,0.5521362981580181,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5521362981580181,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5521362981580181,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.48018008673973084,catapult,CLB,135,FF,450,catapult_fpga_area
Throughput,0.48018008673973084,catapult,LUT,726,FF,450,catapult_fpga_area
Throughput,0.48018008673973084,catapult,FF,450,FF,450,catapult_fpga_area
Throughput,0.48018008673973084,catapult,DSP,1,FF,450,catapult_fpga_area
Throughput,0.48018008673973084,catapult,BRAM,0,FF,450,catapult_fpga_area
Throughput,0.4660694452794856,catapult,CLB,193,FF,452,catapult_fpga_area
Throughput,0.4660694452794856,catapult,LUT,912,FF,452,catapult_fpga_area
Throughput,0.4660694452794856,catapult,FF,452,FF,452,catapult_fpga_area
Throughput,0.4660694452794856,catapult,DSP,1,FF,452,catapult_fpga_area
Throughput,0.4660694452794856,catapult,BRAM,0,FF,452,catapult_fpga_area
Throughput,0.5073613051768103,catapult,CLB,210,FF,387,catapult_fpga_area
Throughput,0.5073613051768103,catapult,LUT,1135,FF,387,catapult_fpga_area
Throughput,0.5073613051768103,catapult,FF,387,FF,387,catapult_fpga_area
Throughput,0.5073613051768103,catapult,DSP,1,FF,387,catapult_fpga_area
Throughput,0.5073613051768103,catapult,BRAM,0,FF,387,catapult_fpga_area
Throughput,0.49937952094522553,catapult,CLB,186,FF,421,catapult_fpga_area
Throughput,0.49937952094522553,catapult,LUT,956,FF,421,catapult_fpga_area
Throughput,0.49937952094522553,catapult,FF,421,FF,421,catapult_fpga_area
Throughput,0.49937952094522553,catapult,DSP,1,FF,421,catapult_fpga_area
Throughput,0.49937952094522553,catapult,BRAM,0,FF,421,catapult_fpga_area
Throughput,0.5390649594838777,catapult,CLB,298,FF,421,catapult_fpga_area
Throughput,0.5390649594838777,catapult,LUT,1449,FF,421,catapult_fpga_area
Throughput,0.5390649594838777,catapult,FF,421,FF,421,catapult_fpga_area
Throughput,0.5390649594838777,catapult,DSP,1,FF,421,catapult_fpga_area
Throughput,0.5390649594838777,catapult,BRAM,0,FF,421,catapult_fpga_area
Throughput,0.5398151457015059,catapult,CLB,358,FF,278,catapult_fpga_area
Throughput,0.5398151457015059,catapult,LUT,1628,FF,278,catapult_fpga_area
Throughput,0.5398151457015059,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5398151457015059,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5398151457015059,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.49963077285885726,catapult,CLB,321,FF,588,catapult_fpga_area
Throughput,0.49963077285885726,catapult,LUT,1585,FF,588,catapult_fpga_area
Throughput,0.49963077285885726,catapult,FF,588,FF,588,catapult_fpga_area
Throughput,0.49963077285885726,catapult,DSP,1,FF,588,catapult_fpga_area
Throughput,0.49963077285885726,catapult,BRAM,0,FF,588,catapult_fpga_area
Throughput,0.501918583786524,catapult,CLB,141,FF,452,catapult_fpga_area
Throughput,0.501918583786524,catapult,LUT,705,FF,452,catapult_fpga_area
Throughput,0.501918583786524,catapult,FF,452,FF,452,catapult_fpga_area
Throughput,0.501918583786524,catapult,DSP,1,FF,452,catapult_fpga_area
Throughput,0.501918583786524,catapult,BRAM,0,FF,452,catapult_fpga_area
Throughput,0.5018004600506618,catapult,CLB,206,FF,454,catapult_fpga_area
Throughput,0.5018004600506618,catapult,LUT,960,FF,454,catapult_fpga_area
Throughput,0.5018004600506618,catapult,FF,454,FF,454,catapult_fpga_area
Throughput,0.5018004600506618,catapult,DSP,1,FF,454,catapult_fpga_area
Throughput,0.5018004600506618,catapult,BRAM,0,FF,454,catapult_fpga_area
Throughput,0.48425540404818146,catapult,CLB,255,FF,389,catapult_fpga_area
Throughput,0.48425540404818146,catapult,LUT,1113,FF,389,catapult_fpga_area
Throughput,0.48425540404818146,catapult,FF,389,FF,389,catapult_fpga_area
Throughput,0.48425540404818146,catapult,DSP,1,FF,389,catapult_fpga_area
Throughput,0.48425540404818146,catapult,BRAM,0,FF,389,catapult_fpga_area
Throughput,0.5254835894102445,catapult,CLB,218,FF,423,catapult_fpga_area
Throughput,0.5254835894102445,catapult,LUT,1071,FF,423,catapult_fpga_area
Throughput,0.5254835894102445,catapult,FF,423,FF,423,catapult_fpga_area
Throughput,0.5254835894102445,catapult,DSP,1,FF,423,catapult_fpga_area
Throughput,0.5254835894102445,catapult,BRAM,0,FF,423,catapult_fpga_area
Throughput,0.48581210051063706,catapult,CLB,304,FF,424,catapult_fpga_area
Throughput,0.48581210051063706,catapult,LUT,1501,FF,424,catapult_fpga_area
Throughput,0.48581210051063706,catapult,FF,424,FF,424,catapult_fpga_area
Throughput,0.48581210051063706,catapult,DSP,1,FF,424,catapult_fpga_area
Throughput,0.48581210051063706,catapult,BRAM,0,FF,424,catapult_fpga_area
Throughput,0.5286088389741183,catapult,CLB,384,FF,284,catapult_fpga_area
Throughput,0.5286088389741183,catapult,LUT,1670,FF,284,catapult_fpga_area
Throughput,0.5286088389741183,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.5286088389741183,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.5286088389741183,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.477740402553618,catapult,CLB,329,FF,583,catapult_fpga_area
Throughput,0.477740402553618,catapult,LUT,1624,FF,583,catapult_fpga_area
Throughput,0.477740402553618,catapult,FF,583,FF,583,catapult_fpga_area
Throughput,0.477740402553618,catapult,DSP,1,FF,583,catapult_fpga_area
Throughput,0.477740402553618,catapult,BRAM,0,FF,583,catapult_fpga_area
Throughput,0.5098370509801362,catapult,CLB,192,FF,418,catapult_fpga_area
Throughput,0.5098370509801362,catapult,LUT,957,FF,418,catapult_fpga_area
Throughput,0.5098370509801362,catapult,FF,418,FF,418,catapult_fpga_area
Throughput,0.5098370509801362,catapult,DSP,1,FF,418,catapult_fpga_area
Throughput,0.5098370509801362,catapult,BRAM,0,FF,418,catapult_fpga_area
Throughput,0.5202201779881317,catapult,CLB,245,FF,421,catapult_fpga_area
Throughput,0.5202201779881317,catapult,LUT,1270,FF,421,catapult_fpga_area
Throughput,0.5202201779881317,catapult,FF,421,FF,421,catapult_fpga_area
Throughput,0.5202201779881317,catapult,DSP,1,FF,421,catapult_fpga_area
Throughput,0.5202201779881317,catapult,BRAM,0,FF,421,catapult_fpga_area
Throughput,0.530836843049594,catapult,CLB,342,FF,281,catapult_fpga_area
Throughput,0.530836843049594,catapult,LUT,1587,FF,281,catapult_fpga_area
Throughput,0.530836843049594,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.530836843049594,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.530836843049594,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.5146444655906137,catapult,CLB,346,FF,589,catapult_fpga_area
Throughput,0.5146444655906137,catapult,LUT,1730,FF,589,catapult_fpga_area
Throughput,0.5146444655906137,catapult,FF,589,FF,589,catapult_fpga_area
Throughput,0.5146444655906137,catapult,DSP,1,FF,589,catapult_fpga_area
Throughput,0.5146444655906137,catapult,BRAM,0,FF,589,catapult_fpga_area
Throughput,0.5637375801564372,catapult,CLB,145,FF,305,catapult_fpga_area
Throughput,0.5637375801564372,catapult,LUT,620,FF,305,catapult_fpga_area
Throughput,0.5637375801564372,catapult,FF,305,FF,305,catapult_fpga_area
Throughput,0.5637375801564372,catapult,DSP,1,FF,305,catapult_fpga_area
Throughput,0.5637375801564372,catapult,BRAM,0,FF,305,catapult_fpga_area
Throughput,0.6741610907926449,catapult,CLB,218,FF,312,catapult_fpga_area
Throughput,0.6741610907926449,catapult,LUT,871,FF,312,catapult_fpga_area
Throughput,0.6741610907926449,catapult,FF,312,FF,312,catapult_fpga_area
Throughput,0.6741610907926449,catapult,DSP,1,FF,312,catapult_fpga_area
Throughput,0.6741610907926449,catapult,BRAM,0,FF,312,catapult_fpga_area
Throughput,0.47937029917500373,catapult,CLB,147,FF,351,catapult_fpga_area
Throughput,0.47937029917500373,catapult,LUT,747,FF,351,catapult_fpga_area
Throughput,0.47937029917500373,catapult,FF,351,FF,351,catapult_fpga_area
Throughput,0.47937029917500373,catapult,DSP,1,FF,351,catapult_fpga_area
Throughput,0.47937029917500373,catapult,BRAM,0,FF,351,catapult_fpga_area
Throughput,0.5109775869901019,catapult,CLB,192,FF,358,catapult_fpga_area
Throughput,0.5109775869901019,catapult,LUT,945,FF,358,catapult_fpga_area
Throughput,0.5109775869901019,catapult,FF,358,FF,358,catapult_fpga_area
Throughput,0.5109775869901019,catapult,DSP,1,FF,358,catapult_fpga_area
Throughput,0.5109775869901019,catapult,BRAM,0,FF,358,catapult_fpga_area
Throughput,0.4332796933073019,catapult,CLB,297,FF,366,catapult_fpga_area
Throughput,0.4332796933073019,catapult,LUT,1317,FF,366,catapult_fpga_area
Throughput,0.4332796933073019,catapult,FF,366,FF,366,catapult_fpga_area
Throughput,0.4332796933073019,catapult,DSP,1,FF,366,catapult_fpga_area
Throughput,0.4332796933073019,catapult,BRAM,0,FF,366,catapult_fpga_area
Throughput,0.5491889303282447,catapult,CLB,194,FF,265,catapult_fpga_area
Throughput,0.5491889303282447,catapult,LUT,959,FF,265,catapult_fpga_area
Throughput,0.5491889303282447,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5491889303282447,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5491889303282447,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.534198021864725,catapult,CLB,243,FF,267,catapult_fpga_area
Throughput,0.534198021864725,catapult,LUT,1145,FF,267,catapult_fpga_area
Throughput,0.534198021864725,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.534198021864725,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.534198021864725,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5119292309031199,catapult,CLB,349,FF,274,catapult_fpga_area
Throughput,0.5119292309031199,catapult,LUT,1608,FF,274,catapult_fpga_area
Throughput,0.5119292309031199,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5119292309031199,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5119292309031199,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.49191101526498265,catapult,CLB,260,FF,266,catapult_fpga_area
Throughput,0.49191101526498265,catapult,LUT,1310,FF,266,catapult_fpga_area
Throughput,0.49191101526498265,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.49191101526498265,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.49191101526498265,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5244765330842419,catapult,CLB,324,FF,268,catapult_fpga_area
Throughput,0.5244765330842419,catapult,LUT,1645,FF,268,catapult_fpga_area
Throughput,0.5244765330842419,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5244765330842419,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5244765330842419,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5289426858863281,catapult,CLB,469,FF,279,catapult_fpga_area
Throughput,0.5289426858863281,catapult,LUT,2392,FF,279,catapult_fpga_area
Throughput,0.5289426858863281,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.5289426858863281,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.5289426858863281,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.43715273679470873,catapult,CLB,144,FF,352,catapult_fpga_area
Throughput,0.43715273679470873,catapult,LUT,758,FF,352,catapult_fpga_area
Throughput,0.43715273679470873,catapult,FF,352,FF,352,catapult_fpga_area
Throughput,0.43715273679470873,catapult,DSP,1,FF,352,catapult_fpga_area
Throughput,0.43715273679470873,catapult,BRAM,0,FF,352,catapult_fpga_area
Throughput,0.4913394059608314,catapult,CLB,230,FF,360,catapult_fpga_area
Throughput,0.4913394059608314,catapult,LUT,984,FF,360,catapult_fpga_area
Throughput,0.4913394059608314,catapult,FF,360,FF,360,catapult_fpga_area
Throughput,0.4913394059608314,catapult,DSP,1,FF,360,catapult_fpga_area
Throughput,0.4913394059608314,catapult,BRAM,0,FF,360,catapult_fpga_area
Throughput,0.46149387413031484,catapult,CLB,274,FF,361,catapult_fpga_area
Throughput,0.46149387413031484,catapult,LUT,1229,FF,361,catapult_fpga_area
Throughput,0.46149387413031484,catapult,FF,361,FF,361,catapult_fpga_area
Throughput,0.46149387413031484,catapult,DSP,1,FF,361,catapult_fpga_area
Throughput,0.46149387413031484,catapult,BRAM,0,FF,361,catapult_fpga_area
Throughput,0.5638911193915389,catapult,CLB,188,FF,265,catapult_fpga_area
Throughput,0.5638911193915389,catapult,LUT,1009,FF,265,catapult_fpga_area
Throughput,0.5638911193915389,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5638911193915389,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5638911193915389,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.503474223881897,catapult,CLB,243,FF,267,catapult_fpga_area
Throughput,0.503474223881897,catapult,LUT,1173,FF,267,catapult_fpga_area
Throughput,0.503474223881897,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.503474223881897,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.503474223881897,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5344272703272085,catapult,CLB,407,FF,274,catapult_fpga_area
Throughput,0.5344272703272085,catapult,LUT,1695,FF,274,catapult_fpga_area
Throughput,0.5344272703272085,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5344272703272085,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5344272703272085,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5113188088112502,catapult,CLB,293,FF,271,catapult_fpga_area
Throughput,0.5113188088112502,catapult,LUT,1510,FF,271,catapult_fpga_area
Throughput,0.5113188088112502,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5113188088112502,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5113188088112502,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5343981394394377,catapult,CLB,353,FF,276,catapult_fpga_area
Throughput,0.5343981394394377,catapult,LUT,1775,FF,276,catapult_fpga_area
Throughput,0.5343981394394377,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5343981394394377,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5343981394394377,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5054691764896176,catapult,CLB,495,FF,282,catapult_fpga_area
Throughput,0.5054691764896176,catapult,LUT,2458,FF,282,catapult_fpga_area
Throughput,0.5054691764896176,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.5054691764896176,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.5054691764896176,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.48119721868007603,catapult,CLB,375,FF,280,catapult_fpga_area
Throughput,0.48119721868007603,catapult,LUT,2103,FF,280,catapult_fpga_area
Throughput,0.48119721868007603,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.48119721868007603,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.48119721868007603,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.5260862497362992,catapult,CLB,204,FF,265,catapult_fpga_area
Throughput,0.5260862497362992,catapult,LUT,986,FF,265,catapult_fpga_area
Throughput,0.5260862497362992,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5260862497362992,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5260862497362992,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.4969810883786439,catapult,CLB,254,FF,272,catapult_fpga_area
Throughput,0.4969810883786439,catapult,LUT,1276,FF,272,catapult_fpga_area
Throughput,0.4969810883786439,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.4969810883786439,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.4969810883786439,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5380425688519624,catapult,CLB,364,FF,274,catapult_fpga_area
Throughput,0.5380425688519624,catapult,LUT,1625,FF,274,catapult_fpga_area
Throughput,0.5380425688519624,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5380425688519624,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5380425688519624,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5273902777711854,catapult,CLB,296,FF,271,catapult_fpga_area
Throughput,0.5273902777711854,catapult,LUT,1597,FF,271,catapult_fpga_area
Throughput,0.5273902777711854,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5273902777711854,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5273902777711854,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5036517268454933,catapult,CLB,406,FF,281,catapult_fpga_area
Throughput,0.5036517268454933,catapult,LUT,2114,FF,281,catapult_fpga_area
Throughput,0.5036517268454933,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5036517268454933,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5036517268454933,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.49304802287742827,catapult,CLB,501,FF,282,catapult_fpga_area
Throughput,0.49304802287742827,catapult,LUT,2507,FF,282,catapult_fpga_area
Throughput,0.49304802287742827,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.49304802287742827,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.49304802287742827,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.4706648706095204,catapult,CLB,460,FF,288,catapult_fpga_area
Throughput,0.4706648706095204,catapult,LUT,2366,FF,288,catapult_fpga_area
Throughput,0.4706648706095204,catapult,FF,288,FF,288,catapult_fpga_area
Throughput,0.4706648706095204,catapult,DSP,1,FF,288,catapult_fpga_area
Throughput,0.4706648706095204,catapult,BRAM,0,FF,288,catapult_fpga_area
Throughput,0.5184479327925576,catapult,CLB,323,FF,275,catapult_fpga_area
Throughput,0.5184479327925576,catapult,LUT,1588,FF,275,catapult_fpga_area
Throughput,0.5184479327925576,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5184479327925576,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5184479327925576,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.4731640289349267,catapult,CLB,362,FF,275,catapult_fpga_area
Throughput,0.4731640289349267,catapult,LUT,1758,FF,275,catapult_fpga_area
Throughput,0.4731640289349267,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.4731640289349267,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.4731640289349267,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5167077449323888,catapult,CLB,469,FF,279,catapult_fpga_area
Throughput,0.5167077449323888,catapult,LUT,2625,FF,279,catapult_fpga_area
Throughput,0.5167077449323888,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.5167077449323888,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.5167077449323888,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.5208311632034867,catapult,CLB,133,FF,339,catapult_fpga_area
Throughput,0.5208311632034867,catapult,LUT,643,FF,339,catapult_fpga_area
Throughput,0.5208311632034867,catapult,FF,339,FF,339,catapult_fpga_area
Throughput,0.5208311632034867,catapult,DSP,1,FF,339,catapult_fpga_area
Throughput,0.5208311632034867,catapult,BRAM,0,FF,339,catapult_fpga_area
Throughput,0.4854331228495313,catapult,CLB,194,FF,341,catapult_fpga_area
Throughput,0.4854331228495313,catapult,LUT,940,FF,341,catapult_fpga_area
Throughput,0.4854331228495313,catapult,FF,341,FF,341,catapult_fpga_area
Throughput,0.4854331228495313,catapult,DSP,1,FF,341,catapult_fpga_area
Throughput,0.4854331228495313,catapult,BRAM,0,FF,341,catapult_fpga_area
Throughput,0.5259744597321844,catapult,CLB,292,FF,349,catapult_fpga_area
Throughput,0.5259744597321844,catapult,LUT,1315,FF,349,catapult_fpga_area
Throughput,0.5259744597321844,catapult,FF,349,FF,349,catapult_fpga_area
Throughput,0.5259744597321844,catapult,DSP,1,FF,349,catapult_fpga_area
Throughput,0.5259744597321844,catapult,BRAM,0,FF,349,catapult_fpga_area
Throughput,0.5536574333216512,catapult,CLB,137,FF,265,catapult_fpga_area
Throughput,0.5536574333216512,catapult,LUT,709,FF,265,catapult_fpga_area
Throughput,0.5536574333216512,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5536574333216512,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5536574333216512,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5669715272568727,catapult,CLB,200,FF,267,catapult_fpga_area
Throughput,0.5669715272568727,catapult,LUT,944,FF,267,catapult_fpga_area
Throughput,0.5669715272568727,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5669715272568727,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5669715272568727,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.52400465316132,catapult,CLB,285,FF,276,catapult_fpga_area
Throughput,0.52400465316132,catapult,LUT,1428,FF,276,catapult_fpga_area
Throughput,0.52400465316132,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.52400465316132,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.52400465316132,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5405861251002787,catapult,CLB,224,FF,266,catapult_fpga_area
Throughput,0.5405861251002787,catapult,LUT,1123,FF,266,catapult_fpga_area
Throughput,0.5405861251002787,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5405861251002787,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5405861251002787,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5420336234297286,catapult,CLB,157,FF,265,catapult_fpga_area
Throughput,0.5420336234297286,catapult,LUT,777,FF,265,catapult_fpga_area
Throughput,0.5420336234297286,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5420336234297286,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5420336234297286,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5583803396515931,catapult,CLB,198,FF,267,catapult_fpga_area
Throughput,0.5583803396515931,catapult,LUT,995,FF,267,catapult_fpga_area
Throughput,0.5583803396515931,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5583803396515931,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5583803396515931,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5288117810803836,catapult,CLB,290,FF,276,catapult_fpga_area
Throughput,0.5288117810803836,catapult,LUT,1483,FF,276,catapult_fpga_area
Throughput,0.5288117810803836,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5288117810803836,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5288117810803836,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5216606545276232,catapult,CLB,217,FF,266,catapult_fpga_area
Throughput,0.5216606545276232,catapult,LUT,1172,FF,266,catapult_fpga_area
Throughput,0.5216606545276232,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5216606545276232,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5216606545276232,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.514752550727577,catapult,CLB,294,FF,269,catapult_fpga_area
Throughput,0.514752550727577,catapult,LUT,1596,FF,269,catapult_fpga_area
Throughput,0.514752550727577,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.514752550727577,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.514752550727577,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5248068317254126,catapult,CLB,296,FF,267,catapult_fpga_area
Throughput,0.5248068317254126,catapult,LUT,1584,FF,267,catapult_fpga_area
Throughput,0.5248068317254126,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5248068317254126,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5248068317254126,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5311557364553959,catapult,CLB,210,FF,266,catapult_fpga_area
Throughput,0.5311557364553959,catapult,LUT,1044,FF,266,catapult_fpga_area
Throughput,0.5311557364553959,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5311557364553959,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5311557364553959,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5305025716112158,catapult,CLB,289,FF,270,catapult_fpga_area
Throughput,0.5305025716112158,catapult,LUT,1510,FF,270,catapult_fpga_area
Throughput,0.5305025716112158,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5305025716112158,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5305025716112158,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5247594633809728,catapult,CLB,451,FF,283,catapult_fpga_area
Throughput,0.5247594633809728,catapult,LUT,2209,FF,283,catapult_fpga_area
Throughput,0.5247594633809728,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.5247594633809728,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.5247594633809728,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.5070101762012466,catapult,CLB,316,FF,267,catapult_fpga_area
Throughput,0.5070101762012466,catapult,LUT,1799,FF,267,catapult_fpga_area
Throughput,0.5070101762012466,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5070101762012466,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5070101762012466,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5282290908437826,catapult,CLB,300,FF,267,catapult_fpga_area
Throughput,0.5282290908437826,catapult,LUT,1606,FF,267,catapult_fpga_area
Throughput,0.5282290908437826,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5282290908437826,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5282290908437826,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.6331406053330699,catapult,CLB,81,FF,282,catapult_fpga_area
Throughput,0.6331406053330699,catapult,LUT,352,FF,282,catapult_fpga_area
Throughput,0.6331406053330699,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.6331406053330699,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.6331406053330699,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.6170592191732641,catapult,CLB,128,FF,284,catapult_fpga_area
Throughput,0.6170592191732641,catapult,LUT,447,FF,284,catapult_fpga_area
Throughput,0.6170592191732641,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.6170592191732641,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.6170592191732641,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.6065826347523323,catapult,CLB,147,FF,294,catapult_fpga_area
Throughput,0.6065826347523323,catapult,LUT,575,FF,294,catapult_fpga_area
Throughput,0.6065826347523323,catapult,FF,294,FF,294,catapult_fpga_area
Throughput,0.6065826347523323,catapult,DSP,1,FF,294,catapult_fpga_area
Throughput,0.6065826347523323,catapult,BRAM,0,FF,294,catapult_fpga_area
Throughput,0.6173243434446946,catapult,CLB,85,FF,310,catapult_fpga_area
Throughput,0.6173243434446946,catapult,LUT,378,FF,310,catapult_fpga_area
Throughput,0.6173243434446946,catapult,FF,310,FF,310,catapult_fpga_area
Throughput,0.6173243434446946,catapult,DSP,1,FF,310,catapult_fpga_area
Throughput,0.6173243434446946,catapult,BRAM,0,FF,310,catapult_fpga_area
Throughput,0.6048549285696572,catapult,CLB,105,FF,312,catapult_fpga_area
Throughput,0.6048549285696572,catapult,LUT,479,FF,312,catapult_fpga_area
Throughput,0.6048549285696572,catapult,FF,312,FF,312,catapult_fpga_area
Throughput,0.6048549285696572,catapult,DSP,1,FF,312,catapult_fpga_area
Throughput,0.6048549285696572,catapult,BRAM,0,FF,312,catapult_fpga_area
Throughput,0.5972092412157985,catapult,CLB,153,FF,321,catapult_fpga_area
Throughput,0.5972092412157985,catapult,LUT,624,FF,321,catapult_fpga_area
Throughput,0.5972092412157985,catapult,FF,321,FF,321,catapult_fpga_area
Throughput,0.5972092412157985,catapult,DSP,1,FF,321,catapult_fpga_area
Throughput,0.5972092412157985,catapult,BRAM,0,FF,321,catapult_fpga_area
Throughput,0.5084812123819242,catapult,CLB,135,FF,367,catapult_fpga_area
Throughput,0.5084812123819242,catapult,LUT,596,FF,367,catapult_fpga_area
Throughput,0.5084812123819242,catapult,FF,367,FF,367,catapult_fpga_area
Throughput,0.5084812123819242,catapult,DSP,1,FF,367,catapult_fpga_area
Throughput,0.5084812123819242,catapult,BRAM,0,FF,367,catapult_fpga_area
Throughput,0.44913682639020197,catapult,CLB,164,FF,369,catapult_fpga_area
Throughput,0.44913682639020197,catapult,LUT,724,FF,369,catapult_fpga_area
Throughput,0.44913682639020197,catapult,FF,369,FF,369,catapult_fpga_area
Throughput,0.44913682639020197,catapult,DSP,1,FF,369,catapult_fpga_area
Throughput,0.44913682639020197,catapult,BRAM,0,FF,369,catapult_fpga_area
Throughput,0.5127113973180066,catapult,CLB,207,FF,376,catapult_fpga_area
Throughput,0.5127113973180066,catapult,LUT,1010,FF,376,catapult_fpga_area
Throughput,0.5127113973180066,catapult,FF,376,FF,376,catapult_fpga_area
Throughput,0.5127113973180066,catapult,DSP,1,FF,376,catapult_fpga_area
Throughput,0.5127113973180066,catapult,BRAM,0,FF,376,catapult_fpga_area
Throughput,0.5280734402294797,catapult,CLB,157,FF,263,catapult_fpga_area
Throughput,0.5280734402294797,catapult,LUT,815,FF,263,catapult_fpga_area
Throughput,0.5280734402294797,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5280734402294797,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5280734402294797,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5581540728502696,catapult,CLB,208,FF,265,catapult_fpga_area
Throughput,0.5581540728502696,catapult,LUT,1093,FF,265,catapult_fpga_area
Throughput,0.5581540728502696,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5581540728502696,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5581540728502696,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.533372020583893,catapult,CLB,292,FF,272,catapult_fpga_area
Throughput,0.533372020583893,catapult,LUT,1337,FF,272,catapult_fpga_area
Throughput,0.533372020583893,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.533372020583893,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.533372020583893,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.6021158350443458,catapult,CLB,93,FF,255,catapult_fpga_area
Throughput,0.6021158350443458,catapult,LUT,375,FF,255,catapult_fpga_area
Throughput,0.6021158350443458,catapult,FF,255,FF,255,catapult_fpga_area
Throughput,0.6021158350443458,catapult,DSP,1,FF,255,catapult_fpga_area
Throughput,0.6021158350443458,catapult,BRAM,0,FF,255,catapult_fpga_area
Throughput,0.5837623013310949,catapult,CLB,125,FF,257,catapult_fpga_area
Throughput,0.5837623013310949,catapult,LUT,471,FF,257,catapult_fpga_area
Throughput,0.5837623013310949,catapult,FF,257,FF,257,catapult_fpga_area
Throughput,0.5837623013310949,catapult,DSP,1,FF,257,catapult_fpga_area
Throughput,0.5837623013310949,catapult,BRAM,0,FF,257,catapult_fpga_area
Throughput,0.6084931033391667,catapult,CLB,148,FF,266,catapult_fpga_area
Throughput,0.6084931033391667,catapult,LUT,633,FF,266,catapult_fpga_area
Throughput,0.6084931033391667,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.6084931033391667,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.6084931033391667,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5307869713030023,catapult,CLB,132,FF,368,catapult_fpga_area
Throughput,0.5307869713030023,catapult,LUT,627,FF,368,catapult_fpga_area
Throughput,0.5307869713030023,catapult,FF,368,FF,368,catapult_fpga_area
Throughput,0.5307869713030023,catapult,DSP,1,FF,368,catapult_fpga_area
Throughput,0.5307869713030023,catapult,BRAM,0,FF,368,catapult_fpga_area
Throughput,0.523726376012494,catapult,CLB,182,FF,370,catapult_fpga_area
Throughput,0.523726376012494,catapult,LUT,791,FF,370,catapult_fpga_area
Throughput,0.523726376012494,catapult,FF,370,FF,370,catapult_fpga_area
Throughput,0.523726376012494,catapult,DSP,1,FF,370,catapult_fpga_area
Throughput,0.523726376012494,catapult,BRAM,0,FF,370,catapult_fpga_area
Throughput,0.5089936635378827,catapult,CLB,237,FF,377,catapult_fpga_area
Throughput,0.5089936635378827,catapult,LUT,978,FF,377,catapult_fpga_area
Throughput,0.5089936635378827,catapult,FF,377,FF,377,catapult_fpga_area
Throughput,0.5089936635378827,catapult,DSP,1,FF,377,catapult_fpga_area
Throughput,0.5089936635378827,catapult,BRAM,0,FF,377,catapult_fpga_area
Throughput,0.5297656793423701,catapult,CLB,181,FF,263,catapult_fpga_area
Throughput,0.5297656793423701,catapult,LUT,802,FF,263,catapult_fpga_area
Throughput,0.5297656793423701,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5297656793423701,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5297656793423701,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5278588041042077,catapult,CLB,225,FF,265,catapult_fpga_area
Throughput,0.5278588041042077,catapult,LUT,1027,FF,265,catapult_fpga_area
Throughput,0.5278588041042077,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5278588041042077,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5278588041042077,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5132685040994756,catapult,CLB,319,FF,274,catapult_fpga_area
Throughput,0.5132685040994756,catapult,LUT,1347,FF,274,catapult_fpga_area
Throughput,0.5132685040994756,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5132685040994756,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5132685040994756,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5099626299384781,catapult,CLB,234,FF,264,catapult_fpga_area
Throughput,0.5099626299384781,catapult,LUT,1211,FF,264,catapult_fpga_area
Throughput,0.5099626299384781,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5099626299384781,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5099626299384781,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.47657695740879386,catapult,CLB,119,FF,370,catapult_fpga_area
Throughput,0.47657695740879386,catapult,LUT,602,FF,370,catapult_fpga_area
Throughput,0.47657695740879386,catapult,FF,370,FF,370,catapult_fpga_area
Throughput,0.47657695740879386,catapult,DSP,1,FF,370,catapult_fpga_area
Throughput,0.47657695740879386,catapult,BRAM,0,FF,370,catapult_fpga_area
Throughput,0.5066787864232379,catapult,CLB,176,FF,372,catapult_fpga_area
Throughput,0.5066787864232379,catapult,LUT,747,FF,372,catapult_fpga_area
Throughput,0.5066787864232379,catapult,FF,372,FF,372,catapult_fpga_area
Throughput,0.5066787864232379,catapult,DSP,1,FF,372,catapult_fpga_area
Throughput,0.5066787864232379,catapult,BRAM,0,FF,372,catapult_fpga_area
Throughput,0.5132234590337337,catapult,CLB,227,FF,379,catapult_fpga_area
Throughput,0.5132234590337337,catapult,LUT,948,FF,379,catapult_fpga_area
Throughput,0.5132234590337337,catapult,FF,379,FF,379,catapult_fpga_area
Throughput,0.5132234590337337,catapult,DSP,1,FF,379,catapult_fpga_area
Throughput,0.5132234590337337,catapult,BRAM,0,FF,379,catapult_fpga_area
Throughput,0.5601547371445889,catapult,CLB,163,FF,263,catapult_fpga_area
Throughput,0.5601547371445889,catapult,LUT,795,FF,263,catapult_fpga_area
Throughput,0.5601547371445889,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5601547371445889,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5601547371445889,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.4935734271912562,catapult,CLB,188,FF,265,catapult_fpga_area
Throughput,0.4935734271912562,catapult,LUT,961,FF,265,catapult_fpga_area
Throughput,0.4935734271912562,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.4935734271912562,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.4935734271912562,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5353310460422173,catapult,CLB,276,FF,272,catapult_fpga_area
Throughput,0.5353310460422173,catapult,LUT,1386,FF,272,catapult_fpga_area
Throughput,0.5353310460422173,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5353310460422173,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5353310460422173,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5319083862271897,catapult,CLB,154,FF,263,catapult_fpga_area
Throughput,0.5319083862271897,catapult,LUT,782,FF,263,catapult_fpga_area
Throughput,0.5319083862271897,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5319083862271897,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5319083862271897,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5520768579318538,catapult,CLB,199,FF,265,catapult_fpga_area
Throughput,0.5520768579318538,catapult,LUT,916,FF,265,catapult_fpga_area
Throughput,0.5520768579318538,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5520768579318538,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5520768579318538,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5241054437260123,catapult,CLB,330,FF,274,catapult_fpga_area
Throughput,0.5241054437260123,catapult,LUT,1334,FF,274,catapult_fpga_area
Throughput,0.5241054437260123,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5241054437260123,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5241054437260123,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.48634725972499976,catapult,CLB,226,FF,264,catapult_fpga_area
Throughput,0.48634725972499976,catapult,LUT,1159,FF,264,catapult_fpga_area
Throughput,0.48634725972499976,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.48634725972499976,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.48634725972499976,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5865370967117557,catapult,CLB,103,FF,330,catapult_fpga_area
Throughput,0.5865370967117557,catapult,LUT,429,FF,330,catapult_fpga_area
Throughput,0.5865370967117557,catapult,FF,330,FF,330,catapult_fpga_area
Throughput,0.5865370967117557,catapult,DSP,1,FF,330,catapult_fpga_area
Throughput,0.5865370967117557,catapult,BRAM,0,FF,330,catapult_fpga_area
Throughput,0.5832529416362111,catapult,CLB,134,FF,332,catapult_fpga_area
Throughput,0.5832529416362111,catapult,LUT,548,FF,332,catapult_fpga_area
Throughput,0.5832529416362111,catapult,FF,332,FF,332,catapult_fpga_area
Throughput,0.5832529416362111,catapult,DSP,1,FF,332,catapult_fpga_area
Throughput,0.5832529416362111,catapult,BRAM,0,FF,332,catapult_fpga_area
Throughput,0.5670663728506766,catapult,CLB,240,FF,305,catapult_fpga_area
Throughput,0.5670663728506766,catapult,LUT,753,FF,305,catapult_fpga_area
Throughput,0.5670663728506766,catapult,FF,305,FF,305,catapult_fpga_area
Throughput,0.5670663728506766,catapult,DSP,1,FF,305,catapult_fpga_area
Throughput,0.5670663728506766,catapult,BRAM,0,FF,305,catapult_fpga_area
Throughput,0.5096868534940818,catapult,CLB,120,FF,407,catapult_fpga_area
Throughput,0.5096868534940818,catapult,LUT,638,FF,407,catapult_fpga_area
Throughput,0.5096868534940818,catapult,FF,407,FF,407,catapult_fpga_area
Throughput,0.5096868534940818,catapult,DSP,1,FF,407,catapult_fpga_area
Throughput,0.5096868534940818,catapult,BRAM,0,FF,407,catapult_fpga_area
Throughput,0.4468690566415467,catapult,CLB,202,FF,409,catapult_fpga_area
Throughput,0.4468690566415467,catapult,LUT,856,FF,409,catapult_fpga_area
Throughput,0.4468690566415467,catapult,FF,409,FF,409,catapult_fpga_area
Throughput,0.4468690566415467,catapult,DSP,1,FF,409,catapult_fpga_area
Throughput,0.4468690566415467,catapult,BRAM,0,FF,409,catapult_fpga_area
Throughput,0.4632509935575685,catapult,CLB,280,FF,340,catapult_fpga_area
Throughput,0.4632509935575685,catapult,LUT,1073,FF,340,catapult_fpga_area
Throughput,0.4632509935575685,catapult,FF,340,FF,340,catapult_fpga_area
Throughput,0.4632509935575685,catapult,DSP,1,FF,340,catapult_fpga_area
Throughput,0.4632509935575685,catapult,BRAM,0,FF,340,catapult_fpga_area
Throughput,0.5439983114292413,catapult,CLB,235,FF,415,catapult_fpga_area
Throughput,0.5439983114292413,catapult,LUT,1045,FF,415,catapult_fpga_area
Throughput,0.5439983114292413,catapult,FF,415,FF,415,catapult_fpga_area
Throughput,0.5439983114292413,catapult,DSP,1,FF,415,catapult_fpga_area
Throughput,0.5439983114292413,catapult,BRAM,0,FF,415,catapult_fpga_area
Throughput,0.5027629337021602,catapult,CLB,258,FF,417,catapult_fpga_area
Throughput,0.5027629337021602,catapult,LUT,1225,FF,417,catapult_fpga_area
Throughput,0.5027629337021602,catapult,FF,417,FF,417,catapult_fpga_area
Throughput,0.5027629337021602,catapult,DSP,1,FF,417,catapult_fpga_area
Throughput,0.5027629337021602,catapult,BRAM,0,FF,417,catapult_fpga_area
Throughput,0.5454570248046582,catapult,CLB,331,FF,276,catapult_fpga_area
Throughput,0.5454570248046582,catapult,LUT,1347,FF,276,catapult_fpga_area
Throughput,0.5454570248046582,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5454570248046582,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5454570248046582,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5069574845175184,catapult,CLB,259,FF,571,catapult_fpga_area
Throughput,0.5069574845175184,catapult,LUT,1320,FF,571,catapult_fpga_area
Throughput,0.5069574845175184,catapult,FF,571,FF,571,catapult_fpga_area
Throughput,0.5069574845175184,catapult,DSP,1,FF,571,catapult_fpga_area
Throughput,0.5069574845175184,catapult,BRAM,0,FF,571,catapult_fpga_area
Throughput,0.555044606159774,catapult,CLB,329,FF,576,catapult_fpga_area
Throughput,0.555044606159774,catapult,LUT,1606,FF,576,catapult_fpga_area
Throughput,0.555044606159774,catapult,FF,576,FF,576,catapult_fpga_area
Throughput,0.555044606159774,catapult,DSP,1,FF,576,catapult_fpga_area
Throughput,0.555044606159774,catapult,BRAM,0,FF,576,catapult_fpga_area
Throughput,0.47979602911210384,catapult,CLB,408,FF,282,catapult_fpga_area
Throughput,0.47979602911210384,catapult,LUT,1870,FF,282,catapult_fpga_area
Throughput,0.47979602911210384,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.47979602911210384,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.47979602911210384,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.4817347847681242,catapult,CLB,143,FF,408,catapult_fpga_area
Throughput,0.4817347847681242,catapult,LUT,678,FF,408,catapult_fpga_area
Throughput,0.4817347847681242,catapult,FF,408,FF,408,catapult_fpga_area
Throughput,0.4817347847681242,catapult,DSP,1,FF,408,catapult_fpga_area
Throughput,0.4817347847681242,catapult,BRAM,0,FF,408,catapult_fpga_area
Throughput,0.5137848474572788,catapult,CLB,185,FF,410,catapult_fpga_area
Throughput,0.5137848474572788,catapult,LUT,863,FF,410,catapult_fpga_area
Throughput,0.5137848474572788,catapult,FF,410,FF,410,catapult_fpga_area
Throughput,0.5137848474572788,catapult,DSP,1,FF,410,catapult_fpga_area
Throughput,0.5137848474572788,catapult,BRAM,0,FF,410,catapult_fpga_area
Throughput,0.520294882327508,catapult,CLB,296,FF,341,catapult_fpga_area
Throughput,0.520294882327508,catapult,LUT,1098,FF,341,catapult_fpga_area
Throughput,0.520294882327508,catapult,FF,341,FF,341,catapult_fpga_area
Throughput,0.520294882327508,catapult,DSP,1,FF,341,catapult_fpga_area
Throughput,0.520294882327508,catapult,BRAM,0,FF,341,catapult_fpga_area
Throughput,0.5568679075911119,catapult,CLB,199,FF,416,catapult_fpga_area
Throughput,0.5568679075911119,catapult,LUT,1035,FF,416,catapult_fpga_area
Throughput,0.5568679075911119,catapult,FF,416,FF,416,catapult_fpga_area
Throughput,0.5568679075911119,catapult,DSP,1,FF,416,catapult_fpga_area
Throughput,0.5568679075911119,catapult,BRAM,0,FF,416,catapult_fpga_area
Throughput,0.5159050961621304,catapult,CLB,265,FF,419,catapult_fpga_area
Throughput,0.5159050961621304,catapult,LUT,1261,FF,419,catapult_fpga_area
Throughput,0.5159050961621304,catapult,FF,419,FF,419,catapult_fpga_area
Throughput,0.5159050961621304,catapult,DSP,1,FF,419,catapult_fpga_area
Throughput,0.5159050961621304,catapult,BRAM,0,FF,419,catapult_fpga_area
Throughput,0.5253601869441689,catapult,CLB,344,FF,274,catapult_fpga_area
Throughput,0.5253601869441689,catapult,LUT,1503,FF,274,catapult_fpga_area
Throughput,0.5253601869441689,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5253601869441689,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5253601869441689,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5181314934829421,catapult,CLB,314,FF,576,catapult_fpga_area
Throughput,0.5181314934829421,catapult,LUT,1579,FF,576,catapult_fpga_area
Throughput,0.5181314934829421,catapult,FF,576,FF,576,catapult_fpga_area
Throughput,0.5181314934829421,catapult,DSP,1,FF,576,catapult_fpga_area
Throughput,0.5181314934829421,catapult,BRAM,0,FF,576,catapult_fpga_area
Throughput,0.5127205980373055,catapult,CLB,387,FF,579,catapult_fpga_area
Throughput,0.5127205980373055,catapult,LUT,1929,FF,579,catapult_fpga_area
Throughput,0.5127205980373055,catapult,FF,579,FF,579,catapult_fpga_area
Throughput,0.5127205980373055,catapult,DSP,1,FF,579,catapult_fpga_area
Throughput,0.5127205980373055,catapult,BRAM,0,FF,579,catapult_fpga_area
Throughput,0.5012292647718529,catapult,CLB,449,FF,287,catapult_fpga_area
Throughput,0.5012292647718529,catapult,LUT,2246,FF,287,catapult_fpga_area
Throughput,0.5012292647718529,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.5012292647718529,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.5012292647718529,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.5010117933166028,catapult,CLB,517,FF,887,catapult_fpga_area
Throughput,0.5010117933166028,catapult,LUT,2448,FF,887,catapult_fpga_area
Throughput,0.5010117933166028,catapult,FF,887,FF,887,catapult_fpga_area
Throughput,0.5010117933166028,catapult,DSP,1,FF,887,catapult_fpga_area
Throughput,0.5010117933166028,catapult,BRAM,0,FF,887,catapult_fpga_area
Throughput,0.5584648471509637,catapult,CLB,206,FF,415,catapult_fpga_area
Throughput,0.5584648471509637,catapult,LUT,1022,FF,415,catapult_fpga_area
Throughput,0.5584648471509637,catapult,FF,415,FF,415,catapult_fpga_area
Throughput,0.5584648471509637,catapult,DSP,1,FF,415,catapult_fpga_area
Throughput,0.5584648471509637,catapult,BRAM,0,FF,415,catapult_fpga_area
Throughput,0.4839184229679298,catapult,CLB,265,FF,421,catapult_fpga_area
Throughput,0.4839184229679298,catapult,LUT,1281,FF,421,catapult_fpga_area
Throughput,0.4839184229679298,catapult,FF,421,FF,421,catapult_fpga_area
Throughput,0.4839184229679298,catapult,DSP,1,FF,421,catapult_fpga_area
Throughput,0.4839184229679298,catapult,BRAM,0,FF,421,catapult_fpga_area
Throughput,0.5297830803177639,catapult,CLB,336,FF,277,catapult_fpga_area
Throughput,0.5297830803177639,catapult,LUT,1588,FF,277,catapult_fpga_area
Throughput,0.5297830803177639,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5297830803177639,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5297830803177639,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.4902076127281426,catapult,CLB,349,FF,576,catapult_fpga_area
Throughput,0.4902076127281426,catapult,LUT,1580,FF,576,catapult_fpga_area
Throughput,0.4902076127281426,catapult,FF,576,FF,576,catapult_fpga_area
Throughput,0.4902076127281426,catapult,DSP,1,FF,576,catapult_fpga_area
Throughput,0.4902076127281426,catapult,BRAM,0,FF,576,catapult_fpga_area
Throughput,0.5249726882958914,catapult,CLB,427,FF,581,catapult_fpga_area
Throughput,0.5249726882958914,catapult,LUT,2044,FF,581,catapult_fpga_area
Throughput,0.5249726882958914,catapult,FF,581,FF,581,catapult_fpga_area
Throughput,0.5249726882958914,catapult,DSP,1,FF,581,catapult_fpga_area
Throughput,0.5249726882958914,catapult,BRAM,0,FF,581,catapult_fpga_area
Throughput,0.5362433472309734,catapult,CLB,496,FF,283,catapult_fpga_area
Throughput,0.5362433472309734,catapult,LUT,2198,FF,283,catapult_fpga_area
Throughput,0.5362433472309734,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.5362433472309734,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.5362433472309734,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.48551396265329494,catapult,CLB,345,FF,575,catapult_fpga_area
Throughput,0.48551396265329494,catapult,LUT,1694,FF,575,catapult_fpga_area
Throughput,0.48551396265329494,catapult,FF,575,FF,575,catapult_fpga_area
Throughput,0.48551396265329494,catapult,DSP,1,FF,575,catapult_fpga_area
Throughput,0.48551396265329494,catapult,BRAM,0,FF,575,catapult_fpga_area
Throughput,0.475248352908021,catapult,CLB,424,FF,580,catapult_fpga_area
Throughput,0.475248352908021,catapult,LUT,2003,FF,580,catapult_fpga_area
Throughput,0.475248352908021,catapult,FF,580,FF,580,catapult_fpga_area
Throughput,0.475248352908021,catapult,DSP,1,FF,580,catapult_fpga_area
Throughput,0.475248352908021,catapult,BRAM,0,FF,580,catapult_fpga_area
Throughput,0.5149622275206114,catapult,CLB,512,FF,285,catapult_fpga_area
Throughput,0.5149622275206114,catapult,LUT,2435,FF,285,catapult_fpga_area
Throughput,0.5149622275206114,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.5149622275206114,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.5149622275206114,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.5447347033047966,catapult,CLB,120,FF,257,catapult_fpga_area
Throughput,0.5447347033047966,catapult,LUT,644,FF,257,catapult_fpga_area
Throughput,0.5447347033047966,catapult,FF,257,FF,257,catapult_fpga_area
Throughput,0.5447347033047966,catapult,DSP,1,FF,257,catapult_fpga_area
Throughput,0.5447347033047966,catapult,BRAM,0,FF,257,catapult_fpga_area
Throughput,0.5543793473735447,catapult,CLB,146,FF,259,catapult_fpga_area
Throughput,0.5543793473735447,catapult,LUT,749,FF,259,catapult_fpga_area
Throughput,0.5543793473735447,catapult,FF,259,FF,259,catapult_fpga_area
Throughput,0.5543793473735447,catapult,DSP,1,FF,259,catapult_fpga_area
Throughput,0.5543793473735447,catapult,BRAM,0,FF,259,catapult_fpga_area
Throughput,0.500909150107445,catapult,CLB,249,FF,270,catapult_fpga_area
Throughput,0.500909150107445,catapult,LUT,1082,FF,270,catapult_fpga_area
Throughput,0.500909150107445,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.500909150107445,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.500909150107445,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5178502998353236,catapult,CLB,146,FF,374,catapult_fpga_area
Throughput,0.5178502998353236,catapult,LUT,820,FF,374,catapult_fpga_area
Throughput,0.5178502998353236,catapult,FF,374,FF,374,catapult_fpga_area
Throughput,0.5178502998353236,catapult,DSP,1,FF,374,catapult_fpga_area
Throughput,0.5178502998353236,catapult,BRAM,0,FF,374,catapult_fpga_area
Throughput,0.455165514111724,catapult,CLB,222,FF,381,catapult_fpga_area
Throughput,0.455165514111724,catapult,LUT,1068,FF,381,catapult_fpga_area
Throughput,0.455165514111724,catapult,FF,381,FF,381,catapult_fpga_area
Throughput,0.455165514111724,catapult,DSP,1,FF,381,catapult_fpga_area
Throughput,0.455165514111724,catapult,BRAM,0,FF,381,catapult_fpga_area
Throughput,0.5143120176717609,catapult,CLB,269,FF,385,catapult_fpga_area
Throughput,0.5143120176717609,catapult,LUT,1302,FF,385,catapult_fpga_area
Throughput,0.5143120176717609,catapult,FF,385,FF,385,catapult_fpga_area
Throughput,0.5143120176717609,catapult,DSP,1,FF,385,catapult_fpga_area
Throughput,0.5143120176717609,catapult,BRAM,0,FF,385,catapult_fpga_area
Throughput,0.5392347180880894,catapult,CLB,213,FF,269,catapult_fpga_area
Throughput,0.5392347180880894,catapult,LUT,1058,FF,269,catapult_fpga_area
Throughput,0.5392347180880894,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5392347180880894,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5392347180880894,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5444348684400362,catapult,CLB,268,FF,270,catapult_fpga_area
Throughput,0.5444348684400362,catapult,LUT,1308,FF,270,catapult_fpga_area
Throughput,0.5444348684400362,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5444348684400362,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5444348684400362,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5084962089065145,catapult,CLB,398,FF,277,catapult_fpga_area
Throughput,0.5084962089065145,catapult,LUT,1803,FF,277,catapult_fpga_area
Throughput,0.5084962089065145,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5084962089065145,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5084962089065145,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.4805513654146221,catapult,CLB,314,FF,275,catapult_fpga_area
Throughput,0.4805513654146221,catapult,LUT,1693,FF,275,catapult_fpga_area
Throughput,0.4805513654146221,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.4805513654146221,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.4805513654146221,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.4679728725485241,catapult,CLB,408,FF,282,catapult_fpga_area
Throughput,0.4679728725485241,catapult,LUT,1940,FF,282,catapult_fpga_area
Throughput,0.4679728725485241,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.4679728725485241,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.4679728725485241,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.5185307327980022,catapult,CLB,547,FF,291,catapult_fpga_area
Throughput,0.5185307327980022,catapult,LUT,2814,FF,291,catapult_fpga_area
Throughput,0.5185307327980022,catapult,FF,291,FF,291,catapult_fpga_area
Throughput,0.5185307327980022,catapult,DSP,1,FF,291,catapult_fpga_area
Throughput,0.5185307327980022,catapult,BRAM,0,FF,291,catapult_fpga_area
Throughput,0.46908583614081206,catapult,CLB,149,FF,375,catapult_fpga_area
Throughput,0.46908583614081206,catapult,LUT,751,FF,375,catapult_fpga_area
Throughput,0.46908583614081206,catapult,FF,375,FF,375,catapult_fpga_area
Throughput,0.46908583614081206,catapult,DSP,1,FF,375,catapult_fpga_area
Throughput,0.46908583614081206,catapult,BRAM,0,FF,375,catapult_fpga_area
Throughput,0.4957575547254371,catapult,CLB,172,FF,382,catapult_fpga_area
Throughput,0.4957575547254371,catapult,LUT,900,FF,382,catapult_fpga_area
Throughput,0.4957575547254371,catapult,FF,382,FF,382,catapult_fpga_area
Throughput,0.4957575547254371,catapult,DSP,1,FF,382,catapult_fpga_area
Throughput,0.4957575547254371,catapult,BRAM,0,FF,382,catapult_fpga_area
Throughput,0.5170911554143323,catapult,CLB,298,FF,384,catapult_fpga_area
Throughput,0.5170911554143323,catapult,LUT,1201,FF,384,catapult_fpga_area
Throughput,0.5170911554143323,catapult,FF,384,FF,384,catapult_fpga_area
Throughput,0.5170911554143323,catapult,DSP,1,FF,384,catapult_fpga_area
Throughput,0.5170911554143323,catapult,BRAM,0,FF,384,catapult_fpga_area
Throughput,0.5492055192957866,catapult,CLB,205,FF,266,catapult_fpga_area
Throughput,0.5492055192957866,catapult,LUT,1085,FF,266,catapult_fpga_area
Throughput,0.5492055192957866,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5492055192957866,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5492055192957866,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5181008908226716,catapult,CLB,268,FF,267,catapult_fpga_area
Throughput,0.5181008908226716,catapult,LUT,1278,FF,267,catapult_fpga_area
Throughput,0.5181008908226716,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5181008908226716,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5181008908226716,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5415794949337946,catapult,CLB,392,FF,281,catapult_fpga_area
Throughput,0.5415794949337946,catapult,LUT,1766,FF,281,catapult_fpga_area
Throughput,0.5415794949337946,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5415794949337946,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5415794949337946,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.4870806722492606,catapult,CLB,321,FF,276,catapult_fpga_area
Throughput,0.4870806722492606,catapult,LUT,1663,FF,276,catapult_fpga_area
Throughput,0.4870806722492606,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.4870806722492606,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.4870806722492606,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.4948327094317589,catapult,CLB,376,FF,279,catapult_fpga_area
Throughput,0.4948327094317589,catapult,LUT,2031,FF,279,catapult_fpga_area
Throughput,0.4948327094317589,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.4948327094317589,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.4948327094317589,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.4869148926328316,catapult,CLB,641,FF,288,catapult_fpga_area
Throughput,0.4869148926328316,catapult,LUT,3000,FF,288,catapult_fpga_area
Throughput,0.4869148926328316,catapult,FF,288,FF,288,catapult_fpga_area
Throughput,0.4869148926328316,catapult,DSP,1,FF,288,catapult_fpga_area
Throughput,0.4869148926328316,catapult,BRAM,0,FF,288,catapult_fpga_area
Throughput,0.5313750391889092,catapult,CLB,195,FF,267,catapult_fpga_area
Throughput,0.5313750391889092,catapult,LUT,1006,FF,267,catapult_fpga_area
Throughput,0.5313750391889092,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5313750391889092,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5313750391889092,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5061102692810299,catapult,CLB,234,FF,268,catapult_fpga_area
Throughput,0.5061102692810299,catapult,LUT,1156,FF,268,catapult_fpga_area
Throughput,0.5061102692810299,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5061102692810299,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5061102692810299,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5246165839696059,catapult,CLB,418,FF,278,catapult_fpga_area
Throughput,0.5246165839696059,catapult,LUT,1865,FF,278,catapult_fpga_area
Throughput,0.5246165839696059,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5246165839696059,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5246165839696059,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5049303928206976,catapult,CLB,309,FF,271,catapult_fpga_area
Throughput,0.5049303928206976,catapult,LUT,1693,FF,271,catapult_fpga_area
Throughput,0.5049303928206976,catapult,FF,271,FF,271,catapult_fpga_area
Throughput,0.5049303928206976,catapult,DSP,1,FF,271,catapult_fpga_area
Throughput,0.5049303928206976,catapult,BRAM,0,FF,271,catapult_fpga_area
Throughput,0.5141890467449263,catapult,CLB,466,FF,282,catapult_fpga_area
Throughput,0.5141890467449263,catapult,LUT,2206,FF,282,catapult_fpga_area
Throughput,0.5141890467449263,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.5141890467449263,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.5141890467449263,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.44617242065492757,catapult,CLB,587,FF,287,catapult_fpga_area
Throughput,0.44617242065492757,catapult,LUT,2879,FF,287,catapult_fpga_area
Throughput,0.44617242065492757,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.44617242065492757,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.44617242065492757,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.4932496321590868,catapult,CLB,260,FF,274,catapult_fpga_area
Throughput,0.4932496321590868,catapult,LUT,1379,FF,274,catapult_fpga_area
Throughput,0.4932496321590868,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.4932496321590868,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.4932496321590868,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.4924002938644954,catapult,CLB,360,FF,276,catapult_fpga_area
Throughput,0.4924002938644954,catapult,LUT,1708,FF,276,catapult_fpga_area
Throughput,0.4924002938644954,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.4924002938644954,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.4924002938644954,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5066482381814166,catapult,CLB,520,FF,286,catapult_fpga_area
Throughput,0.5066482381814166,catapult,LUT,2571,FF,286,catapult_fpga_area
Throughput,0.5066482381814166,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.5066482381814166,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.5066482381814166,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.5186033389757376,catapult,CLB,126,FF,351,catapult_fpga_area
Throughput,0.5186033389757376,catapult,LUT,648,FF,351,catapult_fpga_area
Throughput,0.5186033389757376,catapult,FF,351,FF,351,catapult_fpga_area
Throughput,0.5186033389757376,catapult,DSP,3,FF,351,catapult_fpga_area
Throughput,0.5186033389757376,catapult,BRAM,0,FF,351,catapult_fpga_area
Throughput,0.5015593480129723,catapult,CLB,180,FF,354,catapult_fpga_area
Throughput,0.5015593480129723,catapult,LUT,935,FF,354,catapult_fpga_area
Throughput,0.5015593480129723,catapult,FF,354,FF,354,catapult_fpga_area
Throughput,0.5015593480129723,catapult,DSP,3,FF,354,catapult_fpga_area
Throughput,0.5015593480129723,catapult,BRAM,0,FF,354,catapult_fpga_area
Throughput,0.48164684689891674,catapult,CLB,271,FF,360,catapult_fpga_area
Throughput,0.48164684689891674,catapult,LUT,1224,FF,360,catapult_fpga_area
Throughput,0.48164684689891674,catapult,FF,360,FF,360,catapult_fpga_area
Throughput,0.48164684689891674,catapult,DSP,3,FF,360,catapult_fpga_area
Throughput,0.48164684689891674,catapult,BRAM,0,FF,360,catapult_fpga_area
Throughput,0.5322251695669391,catapult,CLB,162,FF,263,catapult_fpga_area
Throughput,0.5322251695669391,catapult,LUT,836,FF,263,catapult_fpga_area
Throughput,0.5322251695669391,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5322251695669391,catapult,DSP,3,FF,263,catapult_fpga_area
Throughput,0.5322251695669391,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5023303103095259,catapult,CLB,229,FF,266,catapult_fpga_area
Throughput,0.5023303103095259,catapult,LUT,1089,FF,266,catapult_fpga_area
Throughput,0.5023303103095259,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5023303103095259,catapult,DSP,3,FF,266,catapult_fpga_area
Throughput,0.5023303103095259,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5111881187612686,catapult,CLB,318,FF,272,catapult_fpga_area
Throughput,0.5111881187612686,catapult,LUT,1582,FF,272,catapult_fpga_area
Throughput,0.5111881187612686,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5111881187612686,catapult,DSP,3,FF,272,catapult_fpga_area
Throughput,0.5111881187612686,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5228569531347628,catapult,CLB,232,FF,264,catapult_fpga_area
Throughput,0.5228569531347628,catapult,LUT,1170,FF,264,catapult_fpga_area
Throughput,0.5228569531347628,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5228569531347628,catapult,DSP,3,FF,264,catapult_fpga_area
Throughput,0.5228569531347628,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.49298166650480435,catapult,CLB,310,FF,265,catapult_fpga_area
Throughput,0.49298166650480435,catapult,LUT,1657,FF,265,catapult_fpga_area
Throughput,0.49298166650480435,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.49298166650480435,catapult,DSP,3,FF,265,catapult_fpga_area
Throughput,0.49298166650480435,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5169895697354306,catapult,CLB,160,FF,263,catapult_fpga_area
Throughput,0.5169895697354306,catapult,LUT,817,FF,263,catapult_fpga_area
Throughput,0.5169895697354306,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5169895697354306,catapult,DSP,3,FF,263,catapult_fpga_area
Throughput,0.5169895697354306,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5004554144271287,catapult,CLB,215,FF,266,catapult_fpga_area
Throughput,0.5004554144271287,catapult,LUT,1041,FF,266,catapult_fpga_area
Throughput,0.5004554144271287,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5004554144271287,catapult,DSP,3,FF,266,catapult_fpga_area
Throughput,0.5004554144271287,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5149553327744352,catapult,CLB,309,FF,272,catapult_fpga_area
Throughput,0.5149553327744352,catapult,LUT,1624,FF,272,catapult_fpga_area
Throughput,0.5149553327744352,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5149553327744352,catapult,DSP,3,FF,272,catapult_fpga_area
Throughput,0.5149553327744352,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5267091580501437,catapult,CLB,202,FF,264,catapult_fpga_area
Throughput,0.5267091580501437,catapult,LUT,1098,FF,264,catapult_fpga_area
Throughput,0.5267091580501437,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5267091580501437,catapult,DSP,3,FF,264,catapult_fpga_area
Throughput,0.5267091580501437,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.4900216883599269,catapult,CLB,272,FF,267,catapult_fpga_area
Throughput,0.4900216883599269,catapult,LUT,1372,FF,267,catapult_fpga_area
Throughput,0.4900216883599269,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.4900216883599269,catapult,DSP,3,FF,267,catapult_fpga_area
Throughput,0.4900216883599269,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.505186241959961,catapult,CLB,328,FF,265,catapult_fpga_area
Throughput,0.505186241959961,catapult,LUT,1762,FF,265,catapult_fpga_area
Throughput,0.505186241959961,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.505186241959961,catapult,DSP,3,FF,265,catapult_fpga_area
Throughput,0.505186241959961,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5288271618322169,catapult,CLB,236,FF,264,catapult_fpga_area
Throughput,0.5288271618322169,catapult,LUT,1230,FF,264,catapult_fpga_area
Throughput,0.5288271618322169,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5288271618322169,catapult,DSP,3,FF,264,catapult_fpga_area
Throughput,0.5288271618322169,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5249704835345633,catapult,CLB,345,FF,267,catapult_fpga_area
Throughput,0.5249704835345633,catapult,LUT,1673,FF,267,catapult_fpga_area
Throughput,0.5249704835345633,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5249704835345633,catapult,DSP,3,FF,267,catapult_fpga_area
Throughput,0.5249704835345633,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5147098940624096,catapult,CLB,489,FF,273,catapult_fpga_area
Throughput,0.5147098940624096,catapult,LUT,2440,FF,273,catapult_fpga_area
Throughput,0.5147098940624096,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5147098940624096,catapult,DSP,3,FF,273,catapult_fpga_area
Throughput,0.5147098940624096,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.47524948221568913,catapult,CLB,343,FF,265,catapult_fpga_area
Throughput,0.47524948221568913,catapult,LUT,1867,FF,265,catapult_fpga_area
Throughput,0.47524948221568913,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.47524948221568913,catapult,DSP,3,FF,265,catapult_fpga_area
Throughput,0.47524948221568913,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.48956372528621117,catapult,CLB,352,FF,266,catapult_fpga_area
Throughput,0.48956372528621117,catapult,LUT,1952,FF,266,catapult_fpga_area
Throughput,0.48956372528621117,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.48956372528621117,catapult,DSP,3,FF,266,catapult_fpga_area
Throughput,0.48956372528621117,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5871545842974901,catapult,CLB,88,FF,300,catapult_fpga_area
Throughput,0.5871545842974901,catapult,LUT,400,FF,300,catapult_fpga_area
Throughput,0.5871545842974901,catapult,FF,300,FF,300,catapult_fpga_area
Throughput,0.5871545842974901,catapult,DSP,1,FF,300,catapult_fpga_area
Throughput,0.5871545842974901,catapult,BRAM,0,FF,300,catapult_fpga_area
Throughput,0.6233570645367802,catapult,CLB,118,FF,302,catapult_fpga_area
Throughput,0.6233570645367802,catapult,LUT,485,FF,302,catapult_fpga_area
Throughput,0.6233570645367802,catapult,FF,302,FF,302,catapult_fpga_area
Throughput,0.6233570645367802,catapult,DSP,1,FF,302,catapult_fpga_area
Throughput,0.6233570645367802,catapult,BRAM,0,FF,302,catapult_fpga_area
Throughput,0.604242385790636,catapult,CLB,171,FF,313,catapult_fpga_area
Throughput,0.604242385790636,catapult,LUT,606,FF,313,catapult_fpga_area
Throughput,0.604242385790636,catapult,FF,313,FF,313,catapult_fpga_area
Throughput,0.604242385790636,catapult,DSP,1,FF,313,catapult_fpga_area
Throughput,0.604242385790636,catapult,BRAM,0,FF,313,catapult_fpga_area
Throughput,0.5791669031598188,catapult,CLB,100,FF,257,catapult_fpga_area
Throughput,0.5791669031598188,catapult,LUT,453,FF,257,catapult_fpga_area
Throughput,0.5791669031598188,catapult,FF,257,FF,257,catapult_fpga_area
Throughput,0.5791669031598188,catapult,DSP,1,FF,257,catapult_fpga_area
Throughput,0.5791669031598188,catapult,BRAM,0,FF,257,catapult_fpga_area
Throughput,0.5477900233194213,catapult,CLB,146,FF,260,catapult_fpga_area
Throughput,0.5477900233194213,catapult,LUT,626,FF,260,catapult_fpga_area
Throughput,0.5477900233194213,catapult,FF,260,FF,260,catapult_fpga_area
Throughput,0.5477900233194213,catapult,DSP,1,FF,260,catapult_fpga_area
Throughput,0.5477900233194213,catapult,BRAM,0,FF,260,catapult_fpga_area
Throughput,0.5786156389392123,catapult,CLB,208,FF,268,catapult_fpga_area
Throughput,0.5786156389392123,catapult,LUT,858,FF,268,catapult_fpga_area
Throughput,0.5786156389392123,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5786156389392123,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5786156389392123,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5410055128461758,catapult,CLB,149,FF,265,catapult_fpga_area
Throughput,0.5410055128461758,catapult,LUT,642,FF,265,catapult_fpga_area
Throughput,0.5410055128461758,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5410055128461758,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5410055128461758,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5210737871747066,catapult,CLB,193,FF,267,catapult_fpga_area
Throughput,0.5210737871747066,catapult,LUT,891,FF,267,catapult_fpga_area
Throughput,0.5210737871747066,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5210737871747066,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5210737871747066,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5338817366532236,catapult,CLB,254,FF,274,catapult_fpga_area
Throughput,0.5338817366532236,catapult,LUT,1146,FF,274,catapult_fpga_area
Throughput,0.5338817366532236,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5338817366532236,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5338817366532236,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5356467559625518,catapult,CLB,189,FF,266,catapult_fpga_area
Throughput,0.5356467559625518,catapult,LUT,954,FF,266,catapult_fpga_area
Throughput,0.5356467559625518,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5356467559625518,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5356467559625518,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5179852239535014,catapult,CLB,276,FF,268,catapult_fpga_area
Throughput,0.5179852239535014,catapult,LUT,1292,FF,268,catapult_fpga_area
Throughput,0.5179852239535014,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5179852239535014,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5179852239535014,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5198194147353209,catapult,CLB,464,FF,282,catapult_fpga_area
Throughput,0.5198194147353209,catapult,LUT,1906,FF,282,catapult_fpga_area
Throughput,0.5198194147353209,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.5198194147353209,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.5198194147353209,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.4609860583986359,catapult,CLB,104,FF,346,catapult_fpga_area
Throughput,0.4609860583986359,catapult,LUT,528,FF,346,catapult_fpga_area
Throughput,0.4609860583986359,catapult,FF,346,FF,346,catapult_fpga_area
Throughput,0.4609860583986359,catapult,DSP,1,FF,346,catapult_fpga_area
Throughput,0.4609860583986359,catapult,BRAM,0,FF,346,catapult_fpga_area
Throughput,0.4664931933978151,catapult,CLB,170,FF,348,catapult_fpga_area
Throughput,0.4664931933978151,catapult,LUT,748,FF,348,catapult_fpga_area
Throughput,0.4664931933978151,catapult,FF,348,FF,348,catapult_fpga_area
Throughput,0.4664931933978151,catapult,DSP,1,FF,348,catapult_fpga_area
Throughput,0.4664931933978151,catapult,BRAM,0,FF,348,catapult_fpga_area
Throughput,0.5038811445156316,catapult,CLB,235,FF,359,catapult_fpga_area
Throughput,0.5038811445156316,catapult,LUT,984,FF,359,catapult_fpga_area
Throughput,0.5038811445156316,catapult,FF,359,FF,359,catapult_fpga_area
Throughput,0.5038811445156316,catapult,DSP,1,FF,359,catapult_fpga_area
Throughput,0.5038811445156316,catapult,BRAM,0,FF,359,catapult_fpga_area
Throughput,0.5393914908834747,catapult,CLB,148,FF,265,catapult_fpga_area
Throughput,0.5393914908834747,catapult,LUT,720,FF,265,catapult_fpga_area
Throughput,0.5393914908834747,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5393914908834747,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5393914908834747,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.4853909460026842,catapult,CLB,205,FF,267,catapult_fpga_area
Throughput,0.4853909460026842,catapult,LUT,901,FF,267,catapult_fpga_area
Throughput,0.4853909460026842,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.4853909460026842,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.4853909460026842,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5205917462261003,catapult,CLB,260,FF,274,catapult_fpga_area
Throughput,0.5205917462261003,catapult,LUT,1181,FF,274,catapult_fpga_area
Throughput,0.5205917462261003,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5205917462261003,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5205917462261003,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5375219913684719,catapult,CLB,205,FF,266,catapult_fpga_area
Throughput,0.5375219913684719,catapult,LUT,1032,FF,266,catapult_fpga_area
Throughput,0.5375219913684719,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5375219913684719,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5375219913684719,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5121106486751953,catapult,CLB,294,FF,269,catapult_fpga_area
Throughput,0.5121106486751953,catapult,LUT,1481,FF,269,catapult_fpga_area
Throughput,0.5121106486751953,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5121106486751953,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5121106486751953,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5007852312425883,catapult,CLB,450,FF,283,catapult_fpga_area
Throughput,0.5007852312425883,catapult,LUT,1998,FF,283,catapult_fpga_area
Throughput,0.5007852312425883,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.5007852312425883,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.5007852312425883,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.5267679781960198,catapult,CLB,145,FF,265,catapult_fpga_area
Throughput,0.5267679781960198,catapult,LUT,725,FF,265,catapult_fpga_area
Throughput,0.5267679781960198,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5267679781960198,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5267679781960198,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5418568132533842,catapult,CLB,201,FF,267,catapult_fpga_area
Throughput,0.5418568132533842,catapult,LUT,939,FF,267,catapult_fpga_area
Throughput,0.5418568132533842,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5418568132533842,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5418568132533842,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5393847992733408,catapult,CLB,279,FF,276,catapult_fpga_area
Throughput,0.5393847992733408,catapult,LUT,1230,FF,276,catapult_fpga_area
Throughput,0.5393847992733408,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5393847992733408,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5393847992733408,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5180576774334593,catapult,CLB,222,FF,266,catapult_fpga_area
Throughput,0.5180576774334593,catapult,LUT,1117,FF,266,catapult_fpga_area
Throughput,0.5180576774334593,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5180576774334593,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5180576774334593,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5145509873718896,catapult,CLB,292,FF,269,catapult_fpga_area
Throughput,0.5145509873718896,catapult,LUT,1472,FF,269,catapult_fpga_area
Throughput,0.5145509873718896,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5145509873718896,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5145509873718896,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.518688878999221,catapult,CLB,442,FF,285,catapult_fpga_area
Throughput,0.518688878999221,catapult,LUT,2135,FF,285,catapult_fpga_area
Throughput,0.518688878999221,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.518688878999221,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.518688878999221,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.4942274236912858,catapult,CLB,225,FF,266,catapult_fpga_area
Throughput,0.4942274236912858,catapult,LUT,1101,FF,266,catapult_fpga_area
Throughput,0.4942274236912858,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.4942274236912858,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.4942274236912858,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5496948918502785,catapult,CLB,259,FF,270,catapult_fpga_area
Throughput,0.5496948918502785,catapult,LUT,1362,FF,270,catapult_fpga_area
Throughput,0.5496948918502785,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5496948918502785,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5496948918502785,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.48604397628688645,catapult,CLB,428,FF,279,catapult_fpga_area
Throughput,0.48604397628688645,catapult,LUT,1853,FF,279,catapult_fpga_area
Throughput,0.48604397628688645,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.48604397628688645,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.48604397628688645,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.6287299403712524,catapult,CLB,109,FF,388,catapult_fpga_area
Throughput,0.6287299403712524,catapult,LUT,463,FF,388,catapult_fpga_area
Throughput,0.6287299403712524,catapult,FF,388,FF,388,catapult_fpga_area
Throughput,0.6287299403712524,catapult,DSP,1,FF,388,catapult_fpga_area
Throughput,0.6287299403712524,catapult,BRAM,0,FF,388,catapult_fpga_area
Throughput,0.6199774080232516,catapult,CLB,146,FF,393,catapult_fpga_area
Throughput,0.6199774080232516,catapult,LUT,621,FF,393,catapult_fpga_area
Throughput,0.6199774080232516,catapult,FF,393,FF,393,catapult_fpga_area
Throughput,0.6199774080232516,catapult,DSP,1,FF,393,catapult_fpga_area
Throughput,0.6199774080232516,catapult,BRAM,0,FF,393,catapult_fpga_area
Throughput,0.6119026071334382,catapult,CLB,235,FF,325,catapult_fpga_area
Throughput,0.6119026071334382,catapult,LUT,763,FF,325,catapult_fpga_area
Throughput,0.6119026071334382,catapult,FF,325,FF,325,catapult_fpga_area
Throughput,0.6119026071334382,catapult,DSP,1,FF,325,catapult_fpga_area
Throughput,0.6119026071334382,catapult,BRAM,0,FF,325,catapult_fpga_area
Throughput,0.4803911536929829,catapult,CLB,146,FF,522,catapult_fpga_area
Throughput,0.4803911536929829,catapult,LUT,724,FF,522,catapult_fpga_area
Throughput,0.4803911536929829,catapult,FF,522,FF,522,catapult_fpga_area
Throughput,0.4803911536929829,catapult,DSP,1,FF,522,catapult_fpga_area
Throughput,0.4803911536929829,catapult,BRAM,0,FF,522,catapult_fpga_area
Throughput,0.508679858770124,catapult,CLB,223,FF,524,catapult_fpga_area
Throughput,0.508679858770124,catapult,LUT,1063,FF,524,catapult_fpga_area
Throughput,0.508679858770124,catapult,FF,524,FF,524,catapult_fpga_area
Throughput,0.508679858770124,catapult,DSP,1,FF,524,catapult_fpga_area
Throughput,0.508679858770124,catapult,BRAM,0,FF,524,catapult_fpga_area
Throughput,0.4762181421968324,catapult,CLB,271,FF,384,catapult_fpga_area
Throughput,0.4762181421968324,catapult,LUT,1255,FF,384,catapult_fpga_area
Throughput,0.4762181421968324,catapult,FF,384,FF,384,catapult_fpga_area
Throughput,0.4762181421968324,catapult,DSP,1,FF,384,catapult_fpga_area
Throughput,0.4762181421968324,catapult,BRAM,0,FF,384,catapult_fpga_area
Throughput,0.5414361051252342,catapult,CLB,236,FF,572,catapult_fpga_area
Throughput,0.5414361051252342,catapult,LUT,1137,FF,572,catapult_fpga_area
Throughput,0.5414361051252342,catapult,FF,572,FF,572,catapult_fpga_area
Throughput,0.5414361051252342,catapult,DSP,1,FF,572,catapult_fpga_area
Throughput,0.5414361051252342,catapult,BRAM,0,FF,572,catapult_fpga_area
Throughput,0.5364775207871627,catapult,CLB,318,FF,575,catapult_fpga_area
Throughput,0.5364775207871627,catapult,LUT,1524,FF,575,catapult_fpga_area
Throughput,0.5364775207871627,catapult,FF,575,FF,575,catapult_fpga_area
Throughput,0.5364775207871627,catapult,DSP,1,FF,575,catapult_fpga_area
Throughput,0.5364775207871627,catapult,BRAM,0,FF,575,catapult_fpga_area
Throughput,0.5567324260450564,catapult,CLB,378,FF,277,catapult_fpga_area
Throughput,0.5567324260450564,catapult,LUT,1701,FF,277,catapult_fpga_area
Throughput,0.5567324260450564,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5567324260450564,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5567324260450564,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.5075858708396993,catapult,CLB,375,FF,885,catapult_fpga_area
Throughput,0.5075858708396993,catapult,LUT,1779,FF,885,catapult_fpga_area
Throughput,0.5075858708396993,catapult,FF,885,FF,885,catapult_fpga_area
Throughput,0.5075858708396993,catapult,DSP,1,FF,885,catapult_fpga_area
Throughput,0.5075858708396993,catapult,BRAM,0,FF,885,catapult_fpga_area
Throughput,0.5137447264103834,catapult,CLB,524,FF,885,catapult_fpga_area
Throughput,0.5137447264103834,catapult,LUT,2679,FF,885,catapult_fpga_area
Throughput,0.5137447264103834,catapult,FF,885,FF,885,catapult_fpga_area
Throughput,0.5137447264103834,catapult,DSP,1,FF,885,catapult_fpga_area
Throughput,0.5137447264103834,catapult,BRAM,0,FF,885,catapult_fpga_area
Throughput,0.524198579002492,catapult,CLB,546,FF,289,catapult_fpga_area
Throughput,0.524198579002492,catapult,LUT,2659,FF,289,catapult_fpga_area
Throughput,0.524198579002492,catapult,FF,289,FF,289,catapult_fpga_area
Throughput,0.524198579002492,catapult,DSP,1,FF,289,catapult_fpga_area
Throughput,0.524198579002492,catapult,BRAM,0,FF,289,catapult_fpga_area
Throughput,0.43737758894729334,catapult,CLB,138,FF,523,catapult_fpga_area
Throughput,0.43737758894729334,catapult,LUT,695,FF,523,catapult_fpga_area
Throughput,0.43737758894729334,catapult,FF,523,FF,523,catapult_fpga_area
Throughput,0.43737758894729334,catapult,DSP,1,FF,523,catapult_fpga_area
Throughput,0.43737758894729334,catapult,BRAM,0,FF,523,catapult_fpga_area
Throughput,0.44103222710689916,catapult,CLB,178,FF,526,catapult_fpga_area
Throughput,0.44103222710689916,catapult,LUT,971,FF,526,catapult_fpga_area
Throughput,0.44103222710689916,catapult,FF,526,FF,526,catapult_fpga_area
Throughput,0.44103222710689916,catapult,DSP,1,FF,526,catapult_fpga_area
Throughput,0.44103222710689916,catapult,BRAM,0,FF,526,catapult_fpga_area
Throughput,0.4771081141299862,catapult,CLB,297,FF,382,catapult_fpga_area
Throughput,0.4771081141299862,catapult,LUT,1167,FF,382,catapult_fpga_area
Throughput,0.4771081141299862,catapult,FF,382,FF,382,catapult_fpga_area
Throughput,0.4771081141299862,catapult,DSP,1,FF,382,catapult_fpga_area
Throughput,0.4771081141299862,catapult,BRAM,0,FF,382,catapult_fpga_area
Throughput,0.5648565462072425,catapult,CLB,239,FF,569,catapult_fpga_area
Throughput,0.5648565462072425,catapult,LUT,1138,FF,569,catapult_fpga_area
Throughput,0.5648565462072425,catapult,FF,569,FF,569,catapult_fpga_area
Throughput,0.5648565462072425,catapult,DSP,1,FF,569,catapult_fpga_area
Throughput,0.5648565462072425,catapult,BRAM,0,FF,569,catapult_fpga_area
Throughput,0.5367095944890659,catapult,CLB,312,FF,572,catapult_fpga_area
Throughput,0.5367095944890659,catapult,LUT,1510,FF,572,catapult_fpga_area
Throughput,0.5367095944890659,catapult,FF,572,FF,572,catapult_fpga_area
Throughput,0.5367095944890659,catapult,DSP,1,FF,572,catapult_fpga_area
Throughput,0.5367095944890659,catapult,BRAM,0,FF,572,catapult_fpga_area
Throughput,0.5609292578457176,catapult,CLB,401,FF,281,catapult_fpga_area
Throughput,0.5609292578457176,catapult,LUT,1838,FF,281,catapult_fpga_area
Throughput,0.5609292578457176,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5609292578457176,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5609292578457176,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.4732999656857525,catapult,CLB,415,FF,886,catapult_fpga_area
Throughput,0.4732999656857525,catapult,LUT,1861,FF,886,catapult_fpga_area
Throughput,0.4732999656857525,catapult,FF,886,FF,886,catapult_fpga_area
Throughput,0.4732999656857525,catapult,DSP,1,FF,886,catapult_fpga_area
Throughput,0.4732999656857525,catapult,BRAM,0,FF,886,catapult_fpga_area
Throughput,0.4828664497630575,catapult,CLB,506,FF,887,catapult_fpga_area
Throughput,0.4828664497630575,catapult,LUT,2707,FF,887,catapult_fpga_area
Throughput,0.4828664497630575,catapult,FF,887,FF,887,catapult_fpga_area
Throughput,0.4828664497630575,catapult,DSP,1,FF,887,catapult_fpga_area
Throughput,0.4828664497630575,catapult,BRAM,0,FF,887,catapult_fpga_area
Throughput,0.5013204781394193,catapult,CLB,557,FF,290,catapult_fpga_area
Throughput,0.5013204781394193,catapult,LUT,2741,FF,290,catapult_fpga_area
Throughput,0.5013204781394193,catapult,FF,290,FF,290,catapult_fpga_area
Throughput,0.5013204781394193,catapult,DSP,1,FF,290,catapult_fpga_area
Throughput,0.5013204781394193,catapult,BRAM,0,FF,290,catapult_fpga_area
Throughput,0.5543784253656957,catapult,CLB,219,FF,568,catapult_fpga_area
Throughput,0.5543784253656957,catapult,LUT,1035,FF,568,catapult_fpga_area
Throughput,0.5543784253656957,catapult,FF,568,FF,568,catapult_fpga_area
Throughput,0.5543784253656957,catapult,DSP,1,FF,568,catapult_fpga_area
Throughput,0.5543784253656957,catapult,BRAM,0,FF,568,catapult_fpga_area
Throughput,0.5120812775403712,catapult,CLB,272,FF,572,catapult_fpga_area
Throughput,0.5120812775403712,catapult,LUT,1367,FF,572,catapult_fpga_area
Throughput,0.5120812775403712,catapult,FF,572,FF,572,catapult_fpga_area
Throughput,0.5120812775403712,catapult,DSP,1,FF,572,catapult_fpga_area
Throughput,0.5120812775403712,catapult,BRAM,0,FF,572,catapult_fpga_area
Throughput,0.5489685430045488,catapult,CLB,314,FF,275,catapult_fpga_area
Throughput,0.5489685430045488,catapult,LUT,1473,FF,275,catapult_fpga_area
Throughput,0.5489685430045488,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5489685430045488,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5489685430045488,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.4920560018776857,catapult,CLB,376,FF,882,catapult_fpga_area
Throughput,0.4920560018776857,catapult,LUT,1801,FF,882,catapult_fpga_area
Throughput,0.4920560018776857,catapult,FF,882,FF,882,catapult_fpga_area
Throughput,0.4920560018776857,catapult,DSP,1,FF,882,catapult_fpga_area
Throughput,0.4920560018776857,catapult,BRAM,0,FF,882,catapult_fpga_area
Throughput,0.5130133532245711,catapult,CLB,516,FF,887,catapult_fpga_area
Throughput,0.5130133532245711,catapult,LUT,2591,FF,887,catapult_fpga_area
Throughput,0.5130133532245711,catapult,FF,887,FF,887,catapult_fpga_area
Throughput,0.5130133532245711,catapult,DSP,1,FF,887,catapult_fpga_area
Throughput,0.5130133532245711,catapult,BRAM,0,FF,887,catapult_fpga_area
Throughput,0.5259490092435538,catapult,CLB,574,FF,287,catapult_fpga_area
Throughput,0.5259490092435538,catapult,LUT,2771,FF,287,catapult_fpga_area
Throughput,0.5259490092435538,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.5259490092435538,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.5259490092435538,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.502393402167928,catapult,CLB,330,FF,877,catapult_fpga_area
Throughput,0.502393402167928,catapult,LUT,1607,FF,877,catapult_fpga_area
Throughput,0.502393402167928,catapult,FF,877,FF,877,catapult_fpga_area
Throughput,0.502393402167928,catapult,DSP,1,FF,877,catapult_fpga_area
Throughput,0.502393402167928,catapult,BRAM,0,FF,877,catapult_fpga_area
Throughput,0.5062001930647536,catapult,CLB,479,FF,280,catapult_fpga_area
Throughput,0.5062001930647536,catapult,LUT,2235,FF,280,catapult_fpga_area
Throughput,0.5062001930647536,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.5062001930647536,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.5062001930647536,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.4830297169542464,catapult,CLB,150,FF,336,catapult_fpga_area
Throughput,0.4830297169542464,catapult,LUT,746,FF,336,catapult_fpga_area
Throughput,0.4830297169542464,catapult,FF,336,FF,336,catapult_fpga_area
Throughput,0.4830297169542464,catapult,DSP,1,FF,336,catapult_fpga_area
Throughput,0.4830297169542464,catapult,BRAM,0,FF,336,catapult_fpga_area
Throughput,0.47638556742284943,catapult,CLB,182,FF,337,catapult_fpga_area
Throughput,0.47638556742284943,catapult,LUT,836,FF,337,catapult_fpga_area
Throughput,0.47638556742284943,catapult,FF,337,FF,337,catapult_fpga_area
Throughput,0.47638556742284943,catapult,DSP,1,FF,337,catapult_fpga_area
Throughput,0.47638556742284943,catapult,BRAM,0,FF,337,catapult_fpga_area
Throughput,0.46705989996511066,catapult,CLB,335,FF,351,catapult_fpga_area
Throughput,0.46705989996511066,catapult,LUT,1310,FF,351,catapult_fpga_area
Throughput,0.46705989996511066,catapult,FF,351,FF,351,catapult_fpga_area
Throughput,0.46705989996511066,catapult,DSP,1,FF,351,catapult_fpga_area
Throughput,0.46705989996511066,catapult,BRAM,0,FF,351,catapult_fpga_area
Throughput,0.5426683872872333,catapult,CLB,193,FF,264,catapult_fpga_area
Throughput,0.5426683872872333,catapult,LUT,992,FF,264,catapult_fpga_area
Throughput,0.5426683872872333,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5426683872872333,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5426683872872333,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5303396719530925,catapult,CLB,225,FF,270,catapult_fpga_area
Throughput,0.5303396719530925,catapult,LUT,1120,FF,270,catapult_fpga_area
Throughput,0.5303396719530925,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5303396719530925,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5303396719530925,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.503779098910477,catapult,CLB,407,FF,273,catapult_fpga_area
Throughput,0.503779098910477,catapult,LUT,1738,FF,273,catapult_fpga_area
Throughput,0.503779098910477,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.503779098910477,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.503779098910477,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5246760387798554,catapult,CLB,250,FF,265,catapult_fpga_area
Throughput,0.5246760387798554,catapult,LUT,1289,FF,265,catapult_fpga_area
Throughput,0.5246760387798554,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5246760387798554,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5246760387798554,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5020481052453484,catapult,CLB,341,FF,266,catapult_fpga_area
Throughput,0.5020481052453484,catapult,LUT,1738,FF,266,catapult_fpga_area
Throughput,0.5020481052453484,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5020481052453484,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5020481052453484,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5201022104864048,catapult,CLB,478,FF,275,catapult_fpga_area
Throughput,0.5201022104864048,catapult,LUT,2130,FF,275,catapult_fpga_area
Throughput,0.5201022104864048,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5201022104864048,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5201022104864048,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5097512872494382,catapult,CLB,346,FF,272,catapult_fpga_area
Throughput,0.5097512872494382,catapult,LUT,1851,FF,272,catapult_fpga_area
Throughput,0.5097512872494382,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5097512872494382,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5097512872494382,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.49364213610799706,catapult,CLB,455,FF,270,catapult_fpga_area
Throughput,0.49364213610799706,catapult,LUT,2334,FF,270,catapult_fpga_area
Throughput,0.49364213610799706,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.49364213610799706,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.49364213610799706,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5236073615006168,catapult,CLB,681,FF,293,catapult_fpga_area
Throughput,0.5236073615006168,catapult,LUT,3412,FF,293,catapult_fpga_area
Throughput,0.5236073615006168,catapult,FF,293,FF,293,catapult_fpga_area
Throughput,0.5236073615006168,catapult,DSP,1,FF,293,catapult_fpga_area
Throughput,0.5236073615006168,catapult,BRAM,0,FF,293,catapult_fpga_area
Throughput,0.5365589828558673,catapult,CLB,200,FF,264,catapult_fpga_area
Throughput,0.5365589828558673,catapult,LUT,1042,FF,264,catapult_fpga_area
Throughput,0.5365589828558673,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5365589828558673,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5365589828558673,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5211916525944921,catapult,CLB,238,FF,270,catapult_fpga_area
Throughput,0.5211916525944921,catapult,LUT,1209,FF,270,catapult_fpga_area
Throughput,0.5211916525944921,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5211916525944921,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5211916525944921,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5082989977360363,catapult,CLB,391,FF,278,catapult_fpga_area
Throughput,0.5082989977360363,catapult,LUT,1679,FF,278,catapult_fpga_area
Throughput,0.5082989977360363,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5082989977360363,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5082989977360363,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5002005804327535,catapult,CLB,271,FF,269,catapult_fpga_area
Throughput,0.5002005804327535,catapult,LUT,1441,FF,269,catapult_fpga_area
Throughput,0.5002005804327535,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5002005804327535,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5002005804327535,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.4476989171058593,catapult,CLB,332,FF,274,catapult_fpga_area
Throughput,0.4476989171058593,catapult,LUT,1717,FF,274,catapult_fpga_area
Throughput,0.4476989171058593,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.4476989171058593,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.4476989171058593,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.4976505915572582,catapult,CLB,488,FF,286,catapult_fpga_area
Throughput,0.4976505915572582,catapult,LUT,2479,FF,286,catapult_fpga_area
Throughput,0.4976505915572582,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.4976505915572582,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.4976505915572582,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.491253960120986,catapult,CLB,419,FF,273,catapult_fpga_area
Throughput,0.491253960120986,catapult,LUT,2264,FF,273,catapult_fpga_area
Throughput,0.491253960120986,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.491253960120986,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.491253960120986,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.485919274230972,catapult,CLB,517,FF,279,catapult_fpga_area
Throughput,0.485919274230972,catapult,LUT,2668,FF,279,catapult_fpga_area
Throughput,0.485919274230972,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.485919274230972,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.485919274230972,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.49607628462674475,catapult,CLB,741,FF,290,catapult_fpga_area
Throughput,0.49607628462674475,catapult,LUT,3442,FF,290,catapult_fpga_area
Throughput,0.49607628462674475,catapult,FF,290,FF,290,catapult_fpga_area
Throughput,0.49607628462674475,catapult,DSP,1,FF,290,catapult_fpga_area
Throughput,0.49607628462674475,catapult,BRAM,0,FF,290,catapult_fpga_area
Throughput,0.4765973995892684,catapult,CLB,295,FF,267,catapult_fpga_area
Throughput,0.4765973995892684,catapult,LUT,1547,FF,267,catapult_fpga_area
Throughput,0.4765973995892684,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.4765973995892684,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.4765973995892684,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.47824282109701255,catapult,CLB,375,FF,277,catapult_fpga_area
Throughput,0.47824282109701255,catapult,LUT,1909,FF,277,catapult_fpga_area
Throughput,0.47824282109701255,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.47824282109701255,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.47824282109701255,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.4986205662035978,catapult,CLB,519,FF,287,catapult_fpga_area
Throughput,0.4986205662035978,catapult,LUT,2573,FF,287,catapult_fpga_area
Throughput,0.4986205662035978,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.4986205662035978,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.4986205662035978,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.49004281994160653,catapult,CLB,458,FF,281,catapult_fpga_area
Throughput,0.49004281994160653,catapult,LUT,2400,FF,281,catapult_fpga_area
Throughput,0.49004281994160653,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.49004281994160653,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.49004281994160653,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.4745055296501898,catapult,CLB,560,FF,287,catapult_fpga_area
Throughput,0.4745055296501898,catapult,LUT,2942,FF,287,catapult_fpga_area
Throughput,0.4745055296501898,catapult,FF,287,FF,287,catapult_fpga_area
Throughput,0.4745055296501898,catapult,DSP,1,FF,287,catapult_fpga_area
Throughput,0.4745055296501898,catapult,BRAM,0,FF,287,catapult_fpga_area
Throughput,0.4907705686853041,catapult,CLB,790,FF,296,catapult_fpga_area
Throughput,0.4907705686853041,catapult,LUT,4107,FF,296,catapult_fpga_area
Throughput,0.4907705686853041,catapult,FF,296,FF,296,catapult_fpga_area
Throughput,0.4907705686853041,catapult,DSP,1,FF,296,catapult_fpga_area
Throughput,0.4907705686853041,catapult,BRAM,0,FF,296,catapult_fpga_area
Throughput,0.4943163506007921,catapult,CLB,408,FF,284,catapult_fpga_area
Throughput,0.4943163506007921,catapult,LUT,2281,FF,284,catapult_fpga_area
Throughput,0.4943163506007921,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.4943163506007921,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.4943163506007921,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.47617483044604725,catapult,CLB,515,FF,288,catapult_fpga_area
Throughput,0.47617483044604725,catapult,LUT,2765,FF,288,catapult_fpga_area
Throughput,0.47617483044604725,catapult,FF,288,FF,288,catapult_fpga_area
Throughput,0.47617483044604725,catapult,DSP,1,FF,288,catapult_fpga_area
Throughput,0.47617483044604725,catapult,BRAM,0,FF,288,catapult_fpga_area
Throughput,0.49511421294664254,catapult,CLB,804,FF,300,catapult_fpga_area
Throughput,0.49511421294664254,catapult,LUT,4055,FF,300,catapult_fpga_area
Throughput,0.49511421294664254,catapult,FF,300,FF,300,catapult_fpga_area
Throughput,0.49511421294664254,catapult,DSP,1,FF,300,catapult_fpga_area
Throughput,0.49511421294664254,catapult,BRAM,0,FF,300,catapult_fpga_area
Throughput,0.5464892981000753,catapult,CLB,131,FF,264,catapult_fpga_area
Throughput,0.5464892981000753,catapult,LUT,659,FF,264,catapult_fpga_area
Throughput,0.5464892981000753,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5464892981000753,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5464892981000753,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5551191702078644,catapult,CLB,212,FF,266,catapult_fpga_area
Throughput,0.5551191702078644,catapult,LUT,991,FF,266,catapult_fpga_area
Throughput,0.5551191702078644,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5551191702078644,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5551191702078644,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5453865208812138,catapult,CLB,308,FF,275,catapult_fpga_area
Throughput,0.5453865208812138,catapult,LUT,1431,FF,275,catapult_fpga_area
Throughput,0.5453865208812138,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5453865208812138,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5453865208812138,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5453261459347298,catapult,CLB,129,FF,265,catapult_fpga_area
Throughput,0.5453261459347298,catapult,LUT,643,FF,265,catapult_fpga_area
Throughput,0.5453261459347298,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5453261459347298,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5453261459347298,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5487167162157861,catapult,CLB,221,FF,269,catapult_fpga_area
Throughput,0.5487167162157861,catapult,LUT,994,FF,269,catapult_fpga_area
Throughput,0.5487167162157861,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5487167162157861,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5487167162157861,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5440225791131235,catapult,CLB,350,FF,277,catapult_fpga_area
Throughput,0.5440225791131235,catapult,LUT,1525,FF,277,catapult_fpga_area
Throughput,0.5440225791131235,catapult,FF,277,FF,277,catapult_fpga_area
Throughput,0.5440225791131235,catapult,DSP,1,FF,277,catapult_fpga_area
Throughput,0.5440225791131235,catapult,BRAM,0,FF,277,catapult_fpga_area
Throughput,0.5528239907921636,catapult,CLB,145,FF,266,catapult_fpga_area
Throughput,0.5528239907921636,catapult,LUT,777,FF,266,catapult_fpga_area
Throughput,0.5528239907921636,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5528239907921636,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5528239907921636,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5237219874201978,catapult,CLB,155,FF,267,catapult_fpga_area
Throughput,0.5237219874201978,catapult,LUT,812,FF,267,catapult_fpga_area
Throughput,0.5237219874201978,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5237219874201978,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5237219874201978,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5400731583100247,catapult,CLB,149,FF,265,catapult_fpga_area
Throughput,0.5400731583100247,catapult,LUT,783,FF,265,catapult_fpga_area
Throughput,0.5400731583100247,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5400731583100247,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5400731583100247,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5294913441402517,catapult,CLB,233,FF,269,catapult_fpga_area
Throughput,0.5294913441402517,catapult,LUT,1131,FF,269,catapult_fpga_area
Throughput,0.5294913441402517,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5294913441402517,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5294913441402517,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5175755725032801,catapult,CLB,414,FF,276,catapult_fpga_area
Throughput,0.5175755725032801,catapult,LUT,1799,FF,276,catapult_fpga_area
Throughput,0.5175755725032801,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5175755725032801,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5175755725032801,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5537052571545641,catapult,CLB,202,FF,266,catapult_fpga_area
Throughput,0.5537052571545641,catapult,LUT,935,FF,266,catapult_fpga_area
Throughput,0.5537052571545641,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5537052571545641,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5537052571545641,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5350703858339045,catapult,CLB,275,FF,270,catapult_fpga_area
Throughput,0.5350703858339045,catapult,LUT,1303,FF,270,catapult_fpga_area
Throughput,0.5350703858339045,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5350703858339045,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5350703858339045,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5474361648374088,catapult,CLB,233,FF,270,catapult_fpga_area
Throughput,0.5474361648374088,catapult,LUT,1257,FF,270,catapult_fpga_area
Throughput,0.5474361648374088,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5474361648374088,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5474361648374088,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5047662553662963,catapult,CLB,262,FF,266,catapult_fpga_area
Throughput,0.5047662553662963,catapult,LUT,1297,FF,266,catapult_fpga_area
Throughput,0.5047662553662963,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5047662553662963,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5047662553662963,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.4746242162767628,catapult,CLB,378,FF,270,catapult_fpga_area
Throughput,0.4746242162767628,catapult,LUT,1870,FF,270,catapult_fpga_area
Throughput,0.4746242162767628,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.4746242162767628,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.4746242162767628,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5342770803680955,catapult,CLB,260,FF,270,catapult_fpga_area
Throughput,0.5342770803680955,catapult,LUT,1405,FF,270,catapult_fpga_area
Throughput,0.5342770803680955,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.5342770803680955,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.5342770803680955,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.484625263514987,catapult,CLB,312,FF,270,catapult_fpga_area
Throughput,0.484625263514987,catapult,LUT,1653,FF,270,catapult_fpga_area
Throughput,0.484625263514987,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.484625263514987,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.484625263514987,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.4953773859232571,catapult,CLB,115,FF,335,catapult_fpga_area
Throughput,0.4953773859232571,catapult,LUT,578,FF,335,catapult_fpga_area
Throughput,0.4953773859232571,catapult,FF,335,FF,335,catapult_fpga_area
Throughput,0.4953773859232571,catapult,DSP,1,FF,335,catapult_fpga_area
Throughput,0.4953773859232571,catapult,BRAM,0,FF,335,catapult_fpga_area
Throughput,0.4818615274528559,catapult,CLB,151,FF,337,catapult_fpga_area
Throughput,0.4818615274528559,catapult,LUT,660,FF,337,catapult_fpga_area
Throughput,0.4818615274528559,catapult,FF,337,FF,337,catapult_fpga_area
Throughput,0.4818615274528559,catapult,DSP,1,FF,337,catapult_fpga_area
Throughput,0.4818615274528559,catapult,BRAM,0,FF,337,catapult_fpga_area
Throughput,0.517795867264065,catapult,CLB,218,FF,348,catapult_fpga_area
Throughput,0.517795867264065,catapult,LUT,1009,FF,348,catapult_fpga_area
Throughput,0.517795867264065,catapult,FF,348,FF,348,catapult_fpga_area
Throughput,0.517795867264065,catapult,DSP,1,FF,348,catapult_fpga_area
Throughput,0.517795867264065,catapult,BRAM,0,FF,348,catapult_fpga_area
Throughput,0.553272078737256,catapult,CLB,124,FF,265,catapult_fpga_area
Throughput,0.553272078737256,catapult,LUT,583,FF,265,catapult_fpga_area
Throughput,0.553272078737256,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.553272078737256,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.553272078737256,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5722375518304162,catapult,CLB,168,FF,267,catapult_fpga_area
Throughput,0.5722375518304162,catapult,LUT,854,FF,267,catapult_fpga_area
Throughput,0.5722375518304162,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5722375518304162,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5722375518304162,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5440098531064596,catapult,CLB,306,FF,278,catapult_fpga_area
Throughput,0.5440098531064596,catapult,LUT,1144,FF,278,catapult_fpga_area
Throughput,0.5440098531064596,catapult,FF,278,FF,278,catapult_fpga_area
Throughput,0.5440098531064596,catapult,DSP,1,FF,278,catapult_fpga_area
Throughput,0.5440098531064596,catapult,BRAM,0,FF,278,catapult_fpga_area
Throughput,0.5220961534043802,catapult,CLB,164,FF,266,catapult_fpga_area
Throughput,0.5220961534043802,catapult,LUT,859,FF,266,catapult_fpga_area
Throughput,0.5220961534043802,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5220961534043802,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5220961534043802,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.48876834775281425,catapult,CLB,207,FF,270,catapult_fpga_area
Throughput,0.48876834775281425,catapult,LUT,1106,FF,270,catapult_fpga_area
Throughput,0.48876834775281425,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.48876834775281425,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.48876834775281425,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.5371149087522338,catapult,CLB,388,FF,281,catapult_fpga_area
Throughput,0.5371149087522338,catapult,LUT,1669,FF,281,catapult_fpga_area
Throughput,0.5371149087522338,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5371149087522338,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5371149087522338,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.5029323470494719,catapult,CLB,244,FF,267,catapult_fpga_area
Throughput,0.5029323470494719,catapult,LUT,1249,FF,267,catapult_fpga_area
Throughput,0.5029323470494719,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5029323470494719,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5029323470494719,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.49013601274353635,catapult,CLB,322,FF,269,catapult_fpga_area
Throughput,0.49013601274353635,catapult,LUT,1664,FF,269,catapult_fpga_area
Throughput,0.49013601274353635,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.49013601274353635,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.49013601274353635,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.49653862921573705,catapult,CLB,578,FF,286,catapult_fpga_area
Throughput,0.49653862921573705,catapult,LUT,2531,FF,286,catapult_fpga_area
Throughput,0.49653862921573705,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.49653862921573705,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.49653862921573705,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.5509754193336173,catapult,CLB,133,FF,265,catapult_fpga_area
Throughput,0.5509754193336173,catapult,LUT,661,FF,265,catapult_fpga_area
Throughput,0.5509754193336173,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5509754193336173,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5509754193336173,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5307748569827148,catapult,CLB,179,FF,267,catapult_fpga_area
Throughput,0.5307748569827148,catapult,LUT,829,FF,267,catapult_fpga_area
Throughput,0.5307748569827148,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.5307748569827148,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.5307748569827148,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.5529795922881466,catapult,CLB,239,FF,276,catapult_fpga_area
Throughput,0.5529795922881466,catapult,LUT,1181,FF,276,catapult_fpga_area
Throughput,0.5529795922881466,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5529795922881466,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5529795922881466,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5304521998913634,catapult,CLB,173,FF,266,catapult_fpga_area
Throughput,0.5304521998913634,catapult,LUT,904,FF,266,catapult_fpga_area
Throughput,0.5304521998913634,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5304521998913634,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5304521998913634,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5169879660711137,catapult,CLB,225,FF,269,catapult_fpga_area
Throughput,0.5169879660711137,catapult,LUT,1174,FF,269,catapult_fpga_area
Throughput,0.5169879660711137,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5169879660711137,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5169879660711137,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.5227011733073238,catapult,CLB,420,FF,281,catapult_fpga_area
Throughput,0.5227011733073238,catapult,LUT,1784,FF,281,catapult_fpga_area
Throughput,0.5227011733073238,catapult,FF,281,FF,281,catapult_fpga_area
Throughput,0.5227011733073238,catapult,DSP,1,FF,281,catapult_fpga_area
Throughput,0.5227011733073238,catapult,BRAM,0,FF,281,catapult_fpga_area
Throughput,0.49960980474249617,catapult,CLB,252,FF,267,catapult_fpga_area
Throughput,0.49960980474249617,catapult,LUT,1306,FF,267,catapult_fpga_area
Throughput,0.49960980474249617,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.49960980474249617,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.49960980474249617,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.514089390891467,catapult,CLB,371,FF,269,catapult_fpga_area
Throughput,0.514089390891467,catapult,LUT,1719,FF,269,catapult_fpga_area
Throughput,0.514089390891467,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.514089390891467,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.514089390891467,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.4993169344336947,catapult,CLB,505,FF,284,catapult_fpga_area
Throughput,0.4993169344336947,catapult,LUT,2507,FF,284,catapult_fpga_area
Throughput,0.4993169344336947,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.4993169344336947,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.4993169344336947,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.5394531778916983,catapult,CLB,200,FF,266,catapult_fpga_area
Throughput,0.5394531778916983,catapult,LUT,965,FF,266,catapult_fpga_area
Throughput,0.5394531778916983,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5394531778916983,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5394531778916983,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.4674668764658008,catapult,CLB,265,FF,270,catapult_fpga_area
Throughput,0.4674668764658008,catapult,LUT,1272,FF,270,catapult_fpga_area
Throughput,0.4674668764658008,catapult,FF,270,FF,270,catapult_fpga_area
Throughput,0.4674668764658008,catapult,DSP,1,FF,270,catapult_fpga_area
Throughput,0.4674668764658008,catapult,BRAM,0,FF,270,catapult_fpga_area
Throughput,0.4979858960434523,catapult,CLB,394,FF,279,catapult_fpga_area
Throughput,0.4979858960434523,catapult,LUT,1781,FF,279,catapult_fpga_area
Throughput,0.4979858960434523,catapult,FF,279,FF,279,catapult_fpga_area
Throughput,0.4979858960434523,catapult,DSP,1,FF,279,catapult_fpga_area
Throughput,0.4979858960434523,catapult,BRAM,0,FF,279,catapult_fpga_area
Throughput,0.48176541974534837,catapult,CLB,300,FF,267,catapult_fpga_area
Throughput,0.48176541974534837,catapult,LUT,1501,FF,267,catapult_fpga_area
Throughput,0.48176541974534837,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.48176541974534837,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.48176541974534837,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.48739166501765824,catapult,CLB,587,FF,280,catapult_fpga_area
Throughput,0.48739166501765824,catapult,LUT,2828,FF,280,catapult_fpga_area
Throughput,0.48739166501765824,catapult,FF,280,FF,280,catapult_fpga_area
Throughput,0.48739166501765824,catapult,DSP,1,FF,280,catapult_fpga_area
Throughput,0.48739166501765824,catapult,BRAM,0,FF,280,catapult_fpga_area
Throughput,0.4554126015399322,catapult,CLB,293,FF,267,catapult_fpga_area
Throughput,0.4554126015399322,catapult,LUT,1570,FF,267,catapult_fpga_area
Throughput,0.4554126015399322,catapult,FF,267,FF,267,catapult_fpga_area
Throughput,0.4554126015399322,catapult,DSP,1,FF,267,catapult_fpga_area
Throughput,0.4554126015399322,catapult,BRAM,0,FF,267,catapult_fpga_area
Throughput,0.4687540283549312,catapult,CLB,560,FF,273,catapult_fpga_area
Throughput,0.4687540283549312,catapult,LUT,3114,FF,273,catapult_fpga_area
Throughput,0.4687540283549312,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.4687540283549312,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.4687540283549312,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.49722968481107505,catapult,CLB,523,FF,284,catapult_fpga_area
Throughput,0.49722968481107505,catapult,LUT,2810,FF,284,catapult_fpga_area
Throughput,0.49722968481107505,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.49722968481107505,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.49722968481107505,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.5005107712420525,catapult,CLB,167,FF,503,catapult_fpga_area
Throughput,0.5005107712420525,catapult,LUT,747,FF,503,catapult_fpga_area
Throughput,0.5005107712420525,catapult,FF,503,FF,503,catapult_fpga_area
Throughput,0.5005107712420525,catapult,DSP,1,FF,503,catapult_fpga_area
Throughput,0.5005107712420525,catapult,BRAM,0,FF,503,catapult_fpga_area
Throughput,0.4875542038386117,catapult,CLB,175,FF,505,catapult_fpga_area
Throughput,0.4875542038386117,catapult,LUT,938,FF,505,catapult_fpga_area
Throughput,0.4875542038386117,catapult,FF,505,FF,505,catapult_fpga_area
Throughput,0.4875542038386117,catapult,DSP,1,FF,505,catapult_fpga_area
Throughput,0.4875542038386117,catapult,BRAM,0,FF,505,catapult_fpga_area
Throughput,0.49939997093492167,catapult,CLB,252,FF,361,catapult_fpga_area
Throughput,0.49939997093492167,catapult,LUT,1089,FF,361,catapult_fpga_area
Throughput,0.49939997093492167,catapult,FF,361,FF,361,catapult_fpga_area
Throughput,0.49939997093492167,catapult,DSP,1,FF,361,catapult_fpga_area
Throughput,0.49939997093492167,catapult,BRAM,0,FF,361,catapult_fpga_area
Throughput,0.4952468681826174,catapult,CLB,216,FF,568,catapult_fpga_area
Throughput,0.4952468681826174,catapult,LUT,1008,FF,568,catapult_fpga_area
Throughput,0.4952468681826174,catapult,FF,568,FF,568,catapult_fpga_area
Throughput,0.4952468681826174,catapult,DSP,1,FF,568,catapult_fpga_area
Throughput,0.4952468681826174,catapult,BRAM,0,FF,568,catapult_fpga_area
Throughput,0.5376540647722605,catapult,CLB,279,FF,572,catapult_fpga_area
Throughput,0.5376540647722605,catapult,LUT,1410,FF,572,catapult_fpga_area
Throughput,0.5376540647722605,catapult,FF,572,FF,572,catapult_fpga_area
Throughput,0.5376540647722605,catapult,DSP,1,FF,572,catapult_fpga_area
Throughput,0.5376540647722605,catapult,BRAM,0,FF,572,catapult_fpga_area
Throughput,0.5460998368799788,catapult,CLB,341,FF,274,catapult_fpga_area
Throughput,0.5460998368799788,catapult,LUT,1596,FF,274,catapult_fpga_area
Throughput,0.5460998368799788,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.5460998368799788,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.5460998368799788,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.5086550194840305,catapult,CLB,398,FF,880,catapult_fpga_area
Throughput,0.5086550194840305,catapult,LUT,1637,FF,880,catapult_fpga_area
Throughput,0.5086550194840305,catapult,FF,880,FF,880,catapult_fpga_area
Throughput,0.5086550194840305,catapult,DSP,1,FF,880,catapult_fpga_area
Throughput,0.5086550194840305,catapult,BRAM,0,FF,880,catapult_fpga_area
Throughput,0.49944661315262684,catapult,CLB,437,FF,882,catapult_fpga_area
Throughput,0.49944661315262684,catapult,LUT,2291,FF,882,catapult_fpga_area
Throughput,0.49944661315262684,catapult,FF,882,FF,882,catapult_fpga_area
Throughput,0.49944661315262684,catapult,DSP,1,FF,882,catapult_fpga_area
Throughput,0.49944661315262684,catapult,BRAM,0,FF,882,catapult_fpga_area
Throughput,0.5081109755019374,catapult,CLB,505,FF,289,catapult_fpga_area
Throughput,0.5081109755019374,catapult,LUT,2413,FF,289,catapult_fpga_area
Throughput,0.5081109755019374,catapult,FF,289,FF,289,catapult_fpga_area
Throughput,0.5081109755019374,catapult,DSP,1,FF,289,catapult_fpga_area
Throughput,0.5081109755019374,catapult,BRAM,0,FF,289,catapult_fpga_area
Throughput,0.48562477813017946,catapult,CLB,678,FF,1504,catapult_fpga_area
Throughput,0.48562477813017946,catapult,LUT,2861,FF,1504,catapult_fpga_area
Throughput,0.48562477813017946,catapult,FF,1504,FF,1504,catapult_fpga_area
Throughput,0.48562477813017946,catapult,DSP,1,FF,1504,catapult_fpga_area
Throughput,0.48562477813017946,catapult,BRAM,0,FF,1504,catapult_fpga_area
Throughput,0.5066238535735473,catapult,CLB,750,FF,1501,catapult_fpga_area
Throughput,0.5066238535735473,catapult,LUT,3975,FF,1501,catapult_fpga_area
Throughput,0.5066238535735473,catapult,FF,1501,FF,1501,catapult_fpga_area
Throughput,0.5066238535735473,catapult,DSP,1,FF,1501,catapult_fpga_area
Throughput,0.5066238535735473,catapult,BRAM,0,FF,1501,catapult_fpga_area
Throughput,0.5226610135651439,catapult,CLB,865,FF,308,catapult_fpga_area
Throughput,0.5226610135651439,catapult,LUT,4137,FF,308,catapult_fpga_area
Throughput,0.5226610135651439,catapult,FF,308,FF,308,catapult_fpga_area
Throughput,0.5226610135651439,catapult,DSP,1,FF,308,catapult_fpga_area
Throughput,0.5226610135651439,catapult,BRAM,0,FF,308,catapult_fpga_area
Throughput,0.5653748604937532,catapult,CLB,214,FF,568,catapult_fpga_area
Throughput,0.5653748604937532,catapult,LUT,1051,FF,568,catapult_fpga_area
Throughput,0.5653748604937532,catapult,FF,568,FF,568,catapult_fpga_area
Throughput,0.5653748604937532,catapult,DSP,1,FF,568,catapult_fpga_area
Throughput,0.5653748604937532,catapult,BRAM,0,FF,568,catapult_fpga_area
Throughput,0.5203073351367186,catapult,CLB,279,FF,572,catapult_fpga_area
Throughput,0.5203073351367186,catapult,LUT,1422,FF,572,catapult_fpga_area
Throughput,0.5203073351367186,catapult,FF,572,FF,572,catapult_fpga_area
Throughput,0.5203073351367186,catapult,DSP,1,FF,572,catapult_fpga_area
Throughput,0.5203073351367186,catapult,BRAM,0,FF,572,catapult_fpga_area
Throughput,0.5128181459675314,catapult,CLB,321,FF,275,catapult_fpga_area
Throughput,0.5128181459675314,catapult,LUT,1509,FF,275,catapult_fpga_area
Throughput,0.5128181459675314,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5128181459675314,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5128181459675314,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.5257548920178315,catapult,CLB,369,FF,879,catapult_fpga_area
Throughput,0.5257548920178315,catapult,LUT,1702,FF,879,catapult_fpga_area
Throughput,0.5257548920178315,catapult,FF,879,FF,879,catapult_fpga_area
Throughput,0.5257548920178315,catapult,DSP,1,FF,879,catapult_fpga_area
Throughput,0.5257548920178315,catapult,BRAM,0,FF,879,catapult_fpga_area
Throughput,0.5041816828777884,catapult,CLB,453,FF,879,catapult_fpga_area
Throughput,0.5041816828777884,catapult,LUT,2348,FF,879,catapult_fpga_area
Throughput,0.5041816828777884,catapult,FF,879,FF,879,catapult_fpga_area
Throughput,0.5041816828777884,catapult,DSP,1,FF,879,catapult_fpga_area
Throughput,0.5041816828777884,catapult,BRAM,0,FF,879,catapult_fpga_area
Throughput,0.4876229114501174,catapult,CLB,519,FF,286,catapult_fpga_area
Throughput,0.4876229114501174,catapult,LUT,2397,FF,286,catapult_fpga_area
Throughput,0.4876229114501174,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.4876229114501174,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.4876229114501174,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.4810196847685598,catapult,CLB,659,FF,1502,catapult_fpga_area
Throughput,0.4810196847685598,catapult,LUT,2967,FF,1502,catapult_fpga_area
Throughput,0.4810196847685598,catapult,FF,1502,FF,1502,catapult_fpga_area
Throughput,0.4810196847685598,catapult,DSP,1,FF,1502,catapult_fpga_area
Throughput,0.4810196847685598,catapult,BRAM,0,FF,1502,catapult_fpga_area
Throughput,0.5055284592301408,catapult,CLB,808,FF,1503,catapult_fpga_area
Throughput,0.5055284592301408,catapult,LUT,4323,FF,1503,catapult_fpga_area
Throughput,0.5055284592301408,catapult,FF,1503,FF,1503,catapult_fpga_area
Throughput,0.5055284592301408,catapult,DSP,1,FF,1503,catapult_fpga_area
Throughput,0.5055284592301408,catapult,BRAM,0,FF,1503,catapult_fpga_area
Throughput,0.5168316565591622,catapult,CLB,840,FF,307,catapult_fpga_area
Throughput,0.5168316565591622,catapult,LUT,4380,FF,307,catapult_fpga_area
Throughput,0.5168316565591622,catapult,FF,307,FF,307,catapult_fpga_area
Throughput,0.5168316565591622,catapult,DSP,1,FF,307,catapult_fpga_area
Throughput,0.5168316565591622,catapult,BRAM,0,FF,307,catapult_fpga_area
Throughput,0.5358944802332641,catapult,CLB,373,FF,877,catapult_fpga_area
Throughput,0.5358944802332641,catapult,LUT,1603,FF,877,catapult_fpga_area
Throughput,0.5358944802332641,catapult,FF,877,FF,877,catapult_fpga_area
Throughput,0.5358944802332641,catapult,DSP,1,FF,877,catapult_fpga_area
Throughput,0.5358944802332641,catapult,BRAM,0,FF,877,catapult_fpga_area
Throughput,0.489172413219591,catapult,CLB,448,FF,883,catapult_fpga_area
Throughput,0.489172413219591,catapult,LUT,2422,FF,883,catapult_fpga_area
Throughput,0.489172413219591,catapult,FF,883,FF,883,catapult_fpga_area
Throughput,0.489172413219591,catapult,DSP,1,FF,883,catapult_fpga_area
Throughput,0.489172413219591,catapult,BRAM,0,FF,883,catapult_fpga_area
Throughput,0.5017448176032152,catapult,CLB,496,FF,285,catapult_fpga_area
Throughput,0.5017448176032152,catapult,LUT,2260,FF,285,catapult_fpga_area
Throughput,0.5017448176032152,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.5017448176032152,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.5017448176032152,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.5027591421722413,catapult,CLB,656,FF,1499,catapult_fpga_area
Throughput,0.5027591421722413,catapult,LUT,2888,FF,1499,catapult_fpga_area
Throughput,0.5027591421722413,catapult,FF,1499,FF,1499,catapult_fpga_area
Throughput,0.5027591421722413,catapult,DSP,1,FF,1499,catapult_fpga_area
Throughput,0.5027591421722413,catapult,BRAM,0,FF,1499,catapult_fpga_area
Throughput,0.48039161524474755,catapult,CLB,739,FF,1501,catapult_fpga_area
Throughput,0.48039161524474755,catapult,LUT,4151,FF,1501,catapult_fpga_area
Throughput,0.48039161524474755,catapult,FF,1501,FF,1501,catapult_fpga_area
Throughput,0.48039161524474755,catapult,DSP,1,FF,1501,catapult_fpga_area
Throughput,0.48039161524474755,catapult,BRAM,0,FF,1501,catapult_fpga_area
Throughput,0.48612620127860917,catapult,CLB,817,FF,297,catapult_fpga_area
Throughput,0.48612620127860917,catapult,LUT,4111,FF,297,catapult_fpga_area
Throughput,0.48612620127860917,catapult,FF,297,FF,297,catapult_fpga_area
Throughput,0.48612620127860917,catapult,DSP,1,FF,297,catapult_fpga_area
Throughput,0.48612620127860917,catapult,BRAM,0,FF,297,catapult_fpga_area
Throughput,0.5195488030374902,catapult,CLB,560,FF,1496,catapult_fpga_area
Throughput,0.5195488030374902,catapult,LUT,2519,FF,1496,catapult_fpga_area
Throughput,0.5195488030374902,catapult,FF,1496,FF,1496,catapult_fpga_area
Throughput,0.5195488030374902,catapult,DSP,1,FF,1496,catapult_fpga_area
Throughput,0.5195488030374902,catapult,BRAM,0,FF,1496,catapult_fpga_area
Throughput,0.4878886521002631,catapult,CLB,820,FF,1500,catapult_fpga_area
Throughput,0.4878886521002631,catapult,LUT,4640,FF,1500,catapult_fpga_area
Throughput,0.4878886521002631,catapult,FF,1500,FF,1500,catapult_fpga_area
Throughput,0.4878886521002631,catapult,DSP,1,FF,1500,catapult_fpga_area
Throughput,0.4878886521002631,catapult,BRAM,0,FF,1500,catapult_fpga_area
Throughput,0.47199912396962596,catapult,CLB,751,FF,297,catapult_fpga_area
Throughput,0.47199912396962596,catapult,LUT,3638,FF,297,catapult_fpga_area
Throughput,0.47199912396962596,catapult,FF,297,FF,297,catapult_fpga_area
Throughput,0.47199912396962596,catapult,DSP,1,FF,297,catapult_fpga_area
Throughput,0.47199912396962596,catapult,BRAM,0,FF,297,catapult_fpga_area
Throughput,0.5445184687051623,catapult,CLB,168,FF,264,catapult_fpga_area
Throughput,0.5445184687051623,catapult,LUT,841,FF,264,catapult_fpga_area
Throughput,0.5445184687051623,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.5445184687051623,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.5445184687051623,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5031180742652589,catapult,CLB,243,FF,266,catapult_fpga_area
Throughput,0.5031180742652589,catapult,LUT,1014,FF,266,catapult_fpga_area
Throughput,0.5031180742652589,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5031180742652589,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5031180742652589,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.5565136866193519,catapult,CLB,349,FF,273,catapult_fpga_area
Throughput,0.5565136866193519,catapult,LUT,1534,FF,273,catapult_fpga_area
Throughput,0.5565136866193519,catapult,FF,273,FF,273,catapult_fpga_area
Throughput,0.5565136866193519,catapult,DSP,1,FF,273,catapult_fpga_area
Throughput,0.5565136866193519,catapult,BRAM,0,FF,273,catapult_fpga_area
Throughput,0.5203176226895947,catapult,CLB,208,FF,268,catapult_fpga_area
Throughput,0.5203176226895947,catapult,LUT,1127,FF,268,catapult_fpga_area
Throughput,0.5203176226895947,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5203176226895947,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5203176226895947,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5192482738889255,catapult,CLB,260,FF,276,catapult_fpga_area
Throughput,0.5192482738889255,catapult,LUT,1316,FF,276,catapult_fpga_area
Throughput,0.5192482738889255,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5192482738889255,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5192482738889255,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.5051418387769102,catapult,CLB,451,FF,282,catapult_fpga_area
Throughput,0.5051418387769102,catapult,LUT,2033,FF,282,catapult_fpga_area
Throughput,0.5051418387769102,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.5051418387769102,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.5051418387769102,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.4850956778460199,catapult,CLB,377,FF,284,catapult_fpga_area
Throughput,0.4850956778460199,catapult,LUT,1963,FF,284,catapult_fpga_area
Throughput,0.4850956778460199,catapult,FF,284,FF,284,catapult_fpga_area
Throughput,0.4850956778460199,catapult,DSP,1,FF,284,catapult_fpga_area
Throughput,0.4850956778460199,catapult,BRAM,0,FF,284,catapult_fpga_area
Throughput,0.46731111985502133,catapult,CLB,409,FF,285,catapult_fpga_area
Throughput,0.46731111985502133,catapult,LUT,1935,FF,285,catapult_fpga_area
Throughput,0.46731111985502133,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.46731111985502133,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.46731111985502133,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.5288098235943309,catapult,CLB,598,FF,298,catapult_fpga_area
Throughput,0.5288098235943309,catapult,LUT,3125,FF,298,catapult_fpga_area
Throughput,0.5288098235943309,catapult,FF,298,FF,298,catapult_fpga_area
Throughput,0.5288098235943309,catapult,DSP,1,FF,298,catapult_fpga_area
Throughput,0.5288098235943309,catapult,BRAM,0,FF,298,catapult_fpga_area
Throughput,0.49443757725587145,catapult,CLB,485,FF,285,catapult_fpga_area
Throughput,0.49443757725587145,catapult,LUT,2583,FF,285,catapult_fpga_area
Throughput,0.49443757725587145,catapult,FF,285,FF,285,catapult_fpga_area
Throughput,0.49443757725587145,catapult,DSP,1,FF,285,catapult_fpga_area
Throughput,0.49443757725587145,catapult,BRAM,0,FF,285,catapult_fpga_area
Throughput,0.4887000334759523,catapult,CLB,661,FF,289,catapult_fpga_area
Throughput,0.4887000334759523,catapult,LUT,3110,FF,289,catapult_fpga_area
Throughput,0.4887000334759523,catapult,FF,289,FF,289,catapult_fpga_area
Throughput,0.4887000334759523,catapult,DSP,1,FF,289,catapult_fpga_area
Throughput,0.4887000334759523,catapult,BRAM,0,FF,289,catapult_fpga_area
Throughput,0.5011285414754026,catapult,CLB,911,FF,314,catapult_fpga_area
Throughput,0.5011285414754026,catapult,LUT,4633,FF,314,catapult_fpga_area
Throughput,0.5011285414754026,catapult,FF,314,FF,314,catapult_fpga_area
Throughput,0.5011285414754026,catapult,DSP,1,FF,314,catapult_fpga_area
Throughput,0.5011285414754026,catapult,BRAM,0,FF,314,catapult_fpga_area
Throughput,0.5156842795194442,catapult,CLB,281,FF,272,catapult_fpga_area
Throughput,0.5156842795194442,catapult,LUT,1410,FF,272,catapult_fpga_area
Throughput,0.5156842795194442,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5156842795194442,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5156842795194442,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.5063214229657271,catapult,CLB,279,FF,275,catapult_fpga_area
Throughput,0.5063214229657271,catapult,LUT,1460,FF,275,catapult_fpga_area
Throughput,0.5063214229657271,catapult,FF,275,FF,275,catapult_fpga_area
Throughput,0.5063214229657271,catapult,DSP,1,FF,275,catapult_fpga_area
Throughput,0.5063214229657271,catapult,BRAM,0,FF,275,catapult_fpga_area
Throughput,0.4980421961270247,catapult,CLB,420,FF,282,catapult_fpga_area
Throughput,0.4980421961270247,catapult,LUT,2022,FF,282,catapult_fpga_area
Throughput,0.4980421961270247,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.4980421961270247,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.4980421961270247,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.4872629465764905,catapult,CLB,354,FF,282,catapult_fpga_area
Throughput,0.4872629465764905,catapult,LUT,1916,FF,282,catapult_fpga_area
Throughput,0.4872629465764905,catapult,FF,282,FF,282,catapult_fpga_area
Throughput,0.4872629465764905,catapult,DSP,1,FF,282,catapult_fpga_area
Throughput,0.4872629465764905,catapult,BRAM,0,FF,282,catapult_fpga_area
Throughput,0.5210121599028,catapult,CLB,538,FF,286,catapult_fpga_area
Throughput,0.5210121599028,catapult,LUT,2440,FF,286,catapult_fpga_area
Throughput,0.5210121599028,catapult,FF,286,FF,286,catapult_fpga_area
Throughput,0.5210121599028,catapult,DSP,1,FF,286,catapult_fpga_area
Throughput,0.5210121599028,catapult,BRAM,0,FF,286,catapult_fpga_area
Throughput,0.4924584906738211,catapult,CLB,671,FF,293,catapult_fpga_area
Throughput,0.4924584906738211,catapult,LUT,3122,FF,293,catapult_fpga_area
Throughput,0.4924584906738211,catapult,FF,293,FF,293,catapult_fpga_area
Throughput,0.4924584906738211,catapult,DSP,1,FF,293,catapult_fpga_area
Throughput,0.4924584906738211,catapult,BRAM,0,FF,293,catapult_fpga_area
Throughput,0.4983209077014998,catapult,CLB,553,FF,300,catapult_fpga_area
Throughput,0.4983209077014998,catapult,LUT,2857,FF,300,catapult_fpga_area
Throughput,0.4983209077014998,catapult,FF,300,FF,300,catapult_fpga_area
Throughput,0.4983209077014998,catapult,DSP,1,FF,300,catapult_fpga_area
Throughput,0.4983209077014998,catapult,BRAM,0,FF,300,catapult_fpga_area
Throughput,0.47919732531220904,catapult,CLB,660,FF,301,catapult_fpga_area
Throughput,0.47919732531220904,catapult,LUT,3706,FF,301,catapult_fpga_area
Throughput,0.47919732531220904,catapult,FF,301,FF,301,catapult_fpga_area
Throughput,0.47919732531220904,catapult,DSP,1,FF,301,catapult_fpga_area
Throughput,0.47919732531220904,catapult,BRAM,0,FF,301,catapult_fpga_area
Throughput,0.48685539129054656,catapult,CLB,907,FF,312,catapult_fpga_area
Throughput,0.48685539129054656,catapult,LUT,4840,FF,312,catapult_fpga_area
Throughput,0.48685539129054656,catapult,FF,312,FF,312,catapult_fpga_area
Throughput,0.48685539129054656,catapult,DSP,1,FF,312,catapult_fpga_area
Throughput,0.48685539129054656,catapult,BRAM,0,FF,312,catapult_fpga_area
Throughput,0.45426484276303863,catapult,CLB,356,FF,283,catapult_fpga_area
Throughput,0.45426484276303863,catapult,LUT,1917,FF,283,catapult_fpga_area
Throughput,0.45426484276303863,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.45426484276303863,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.45426484276303863,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.5034133945215534,catapult,CLB,467,FF,283,catapult_fpga_area
Throughput,0.5034133945215534,catapult,LUT,2291,FF,283,catapult_fpga_area
Throughput,0.5034133945215534,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.5034133945215534,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.5034133945215534,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.4951713367100718,catapult,CLB,691,FF,298,catapult_fpga_area
Throughput,0.4951713367100718,catapult,LUT,3365,FF,298,catapult_fpga_area
Throughput,0.4951713367100718,catapult,FF,298,FF,298,catapult_fpga_area
Throughput,0.4951713367100718,catapult,DSP,1,FF,298,catapult_fpga_area
Throughput,0.4951713367100718,catapult,BRAM,0,FF,298,catapult_fpga_area
Throughput,0.5195029188271494,catapult,CLB,147,FF,263,catapult_fpga_area
Throughput,0.5195029188271494,catapult,LUT,736,FF,263,catapult_fpga_area
Throughput,0.5195029188271494,catapult,FF,263,FF,263,catapult_fpga_area
Throughput,0.5195029188271494,catapult,DSP,1,FF,263,catapult_fpga_area
Throughput,0.5195029188271494,catapult,BRAM,0,FF,263,catapult_fpga_area
Throughput,0.5633647296497167,catapult,CLB,218,FF,265,catapult_fpga_area
Throughput,0.5633647296497167,catapult,LUT,1125,FF,265,catapult_fpga_area
Throughput,0.5633647296497167,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.5633647296497167,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.5633647296497167,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5093441735355974,catapult,CLB,384,FF,272,catapult_fpga_area
Throughput,0.5093441735355974,catapult,LUT,1665,FF,272,catapult_fpga_area
Throughput,0.5093441735355974,catapult,FF,272,FF,272,catapult_fpga_area
Throughput,0.5093441735355974,catapult,DSP,1,FF,272,catapult_fpga_area
Throughput,0.5093441735355974,catapult,BRAM,0,FF,272,catapult_fpga_area
Throughput,0.507027399760683,catapult,CLB,195,FF,264,catapult_fpga_area
Throughput,0.507027399760683,catapult,LUT,1032,FF,264,catapult_fpga_area
Throughput,0.507027399760683,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.507027399760683,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.507027399760683,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.5303452972161115,catapult,CLB,258,FF,268,catapult_fpga_area
Throughput,0.5303452972161115,catapult,LUT,1456,FF,268,catapult_fpga_area
Throughput,0.5303452972161115,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.5303452972161115,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.5303452972161115,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5232227170746409,catapult,CLB,521,FF,276,catapult_fpga_area
Throughput,0.5232227170746409,catapult,LUT,2398,FF,276,catapult_fpga_area
Throughput,0.5232227170746409,catapult,FF,276,FF,276,catapult_fpga_area
Throughput,0.5232227170746409,catapult,DSP,1,FF,276,catapult_fpga_area
Throughput,0.5232227170746409,catapult,BRAM,0,FF,276,catapult_fpga_area
Throughput,0.48100788468124567,catapult,CLB,294,FF,265,catapult_fpga_area
Throughput,0.48100788468124567,catapult,LUT,1623,FF,265,catapult_fpga_area
Throughput,0.48100788468124567,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.48100788468124567,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.48100788468124567,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.5009144192723818,catapult,CLB,380,FF,266,catapult_fpga_area
Throughput,0.5009144192723818,catapult,LUT,2088,FF,266,catapult_fpga_area
Throughput,0.5009144192723818,catapult,FF,266,FF,266,catapult_fpga_area
Throughput,0.5009144192723818,catapult,DSP,1,FF,266,catapult_fpga_area
Throughput,0.5009144192723818,catapult,BRAM,0,FF,266,catapult_fpga_area
Throughput,0.4931931941311983,catapult,CLB,277,FF,264,catapult_fpga_area
Throughput,0.4931931941311983,catapult,LUT,1316,FF,264,catapult_fpga_area
Throughput,0.4931931941311983,catapult,FF,264,FF,264,catapult_fpga_area
Throughput,0.4931931941311983,catapult,DSP,1,FF,264,catapult_fpga_area
Throughput,0.4931931941311983,catapult,BRAM,0,FF,264,catapult_fpga_area
Throughput,0.4888992970117008,catapult,CLB,386,FF,269,catapult_fpga_area
Throughput,0.4888992970117008,catapult,LUT,1914,FF,269,catapult_fpga_area
Throughput,0.4888992970117008,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.4888992970117008,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.4888992970117008,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.47898799416592625,catapult,CLB,545,FF,283,catapult_fpga_area
Throughput,0.47898799416592625,catapult,LUT,2710,FF,283,catapult_fpga_area
Throughput,0.47898799416592625,catapult,FF,283,FF,283,catapult_fpga_area
Throughput,0.47898799416592625,catapult,DSP,1,FF,283,catapult_fpga_area
Throughput,0.47898799416592625,catapult,BRAM,0,FF,283,catapult_fpga_area
Throughput,0.4571771323655807,catapult,CLB,348,FF,265,catapult_fpga_area
Throughput,0.4571771323655807,catapult,LUT,1859,FF,265,catapult_fpga_area
Throughput,0.4571771323655807,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.4571771323655807,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.4571771323655807,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.49124599634512983,catapult,CLB,513,FF,268,catapult_fpga_area
Throughput,0.49124599634512983,catapult,LUT,2511,FF,268,catapult_fpga_area
Throughput,0.49124599634512983,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.49124599634512983,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.49124599634512983,catapult,BRAM,0,FF,268,catapult_fpga_area
Throughput,0.5155255680060709,catapult,CLB,555,FF,269,catapult_fpga_area
Throughput,0.5155255680060709,catapult,LUT,2971,FF,269,catapult_fpga_area
Throughput,0.5155255680060709,catapult,FF,269,FF,269,catapult_fpga_area
Throughput,0.5155255680060709,catapult,DSP,1,FF,269,catapult_fpga_area
Throughput,0.5155255680060709,catapult,BRAM,0,FF,269,catapult_fpga_area
Throughput,0.4920707715866527,catapult,CLB,364,FF,265,catapult_fpga_area
Throughput,0.4920707715866527,catapult,LUT,1961,FF,265,catapult_fpga_area
Throughput,0.4920707715866527,catapult,FF,265,FF,265,catapult_fpga_area
Throughput,0.4920707715866527,catapult,DSP,1,FF,265,catapult_fpga_area
Throughput,0.4920707715866527,catapult,BRAM,0,FF,265,catapult_fpga_area
Throughput,0.4879065054038085,catapult,CLB,552,FF,274,catapult_fpga_area
Throughput,0.4879065054038085,catapult,LUT,2761,FF,274,catapult_fpga_area
Throughput,0.4879065054038085,catapult,FF,274,FF,274,catapult_fpga_area
Throughput,0.4879065054038085,catapult,DSP,1,FF,274,catapult_fpga_area
Throughput,0.4879065054038085,catapult,BRAM,0,FF,274,catapult_fpga_area
Throughput,0.4868219726123694,catapult,CLB,622,FF,268,catapult_fpga_area
Throughput,0.4868219726123694,catapult,LUT,3378,FF,268,catapult_fpga_area
Throughput,0.4868219726123694,catapult,FF,268,FF,268,catapult_fpga_area
Throughput,0.4868219726123694,catapult,DSP,1,FF,268,catapult_fpga_area
Throughput,0.4868219726123694,catapult,BRAM,0,FF,268,catapult_fpga_area
