library verilog;
use verilog.vl_types.all;
entity IO_Convert is
    port(
        dout            : in     vl_logic;
        oe              : in     vl_logic;
        din             : out    vl_logic;
        din_dout        : inout  vl_logic
    );
end IO_Convert;
