<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: MachineScheduler.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_1fe169d12ebec5ce69c0b717cdfc5656.html">include</a></li><li class="navelem"><a class="el" href="dir_4e9e743569d9ca400a757fd615b95d89.html">llvm</a></li><li class="navelem"><a class="el" href="dir_49ae8f211f05f6092ba1709b475f836f.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MachineScheduler.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="MachineScheduler_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//==- MachineScheduler.h - MachineInstr Scheduling Pass ----------*- C++ -*-==//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file provides an interface for customizing the standard MachineScheduler</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// pass. Note that the entire pass may be replaced as follows:</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">// &lt;Target&gt;TargetMachine::createPassConfig(PassManagerBase &amp;PM) {</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//   PM.substitutePass(&amp;MachineSchedulerID, &amp;CustomSchedulerPassID);</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">//   ...}</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">// The MachineScheduler pass is only responsible for choosing the regions to be</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// scheduled. Targets can override the DAG builder and scheduler without</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">// replacing the pass as follows:</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">// ScheduleDAGInstrs *&lt;Target&gt;PassConfig::</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">// createMachineScheduler(MachineSchedContext *C) {</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">//   return new CustomMachineScheduler(C);</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">// }</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">// The default scheduler, ScheduleDAGMILive, builds the DAG and drives list</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">// scheduling while updating the instruction stream, register pressure, and live</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">// intervals. Most targets don&#39;t need to override the DAG builder and list</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">// schedulier, but subtargets that require custom scheduling heuristics may</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">// plugin an alternate MachineSchedStrategy. The strategy is responsible for</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">// selecting the highest priority node from the list:</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">// ScheduleDAGInstrs *&lt;Target&gt;PassConfig::</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">// createMachineScheduler(MachineSchedContext *C) {</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">//   return new ScheduleDAGMI(C, CustomStrategy(C));</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">// }</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">// The DAG builder can also be customized in a sense by adding DAG mutations</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">// that will run after DAG building and before list scheduling. DAG mutations</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">// can adjust dependencies based on target-specific knowledge or add weak edges</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">// to aid heuristics:</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// ScheduleDAGInstrs *&lt;Target&gt;PassConfig::</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">// createMachineScheduler(MachineSchedContext *C) {</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//   ScheduleDAGMI *DAG = new ScheduleDAGMI(C, CustomStrategy(C));</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">//   DAG-&gt;addMutation(new CustomDependencies(DAG-&gt;TII, DAG-&gt;TRI));</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">//   return DAG;</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">// }</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">// A target that supports alternative schedulers can use the</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">// MachineSchedRegistry to allow command line selection. This can be done by</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">// implementing the following boilerplate:</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">// static ScheduleDAGInstrs *createCustomMachineSched(MachineSchedContext *C) {</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">//  return new CustomMachineScheduler(C);</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">// }</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">// static MachineSchedRegistry</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">// SchedCustomRegistry(&quot;custom&quot;, &quot;Run my target&#39;s custom scheduler&quot;,</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">//                     createCustomMachineSched);</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">// Finally, subtargets that don&#39;t need to implement custom heuristics but would</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">// like to configure the GenericScheduler&#39;s policy for a given scheduler region,</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">// including scheduling direction and register pressure tracking policy, can do</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">// this:</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">// void &lt;SubTarget&gt;Subtarget::</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">// overrideSchedPolicy(MachineSchedPolicy &amp;Policy,</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">//                     MachineInstr *begin,</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">//                     MachineInstr *end,</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">//                     unsigned NumRegionInstrs) const {</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">//   Policy.&lt;Flag&gt; = true;</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">// }</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#ifndef LLVM_CODEGEN_MACHINESCHEDULER_H</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLVM_CODEGEN_MACHINESCHEDULER_H</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachinePassRegistry_8h.html">llvm/CodeGen/MachinePassRegistry.h</a>&quot;</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterPressure_8h.html">llvm/CodeGen/RegisterPressure.h</a>&quot;</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ScheduleDAGInstrs_8h.html">llvm/CodeGen/ScheduleDAGInstrs.h</a>&quot;</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#include &lt;memory&gt;</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="keyword">namespace </span>llvm {</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="keyword">extern</span> cl::opt&lt;bool&gt; <a class="code" href="namespacellvm.html#a0081c790ccede18428a2821d166ef6c7">ForceTopDown</a>;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="keyword">extern</span> cl::opt&lt;bool&gt; <a class="code" href="namespacellvm.html#a5638cb35554a0468f4c7a860e9c1ab47">ForceBottomUp</a>;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="keyword">class </span><a class="code" href="BasicAliasAnalysis_8cpp.html#ad1b77598f771e74506b28a6ead5aa535">AliasAnalysis</a>;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="keyword">class </span>LiveIntervals;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="keyword">class </span>MachineDominatorTree;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="keyword">class </span>MachineLoopInfo;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="keyword">class </span>RegisterClassInfo;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="keyword">class </span>ScheduleDAGInstrs;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="keyword">class </span>SchedDFSResult;</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="keyword">class </span>ScheduleHazardRecognizer;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">/// MachineSchedContext provides enough context from the MachineScheduler pass</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/// for the target to instantiate a scheduler.</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedContext.html">  101</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> {</div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedContext.html#a07525563cb9c2a3cb6d64e3f885f038e">  102</a></span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *<a class="code" href="structllvm_1_1MachineSchedContext.html#a07525563cb9c2a3cb6d64e3f885f038e">MF</a>;</div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedContext.html#a9334842806d97bee74af8752ebe19fbe">  103</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> *<a class="code" href="structllvm_1_1MachineSchedContext.html#a9334842806d97bee74af8752ebe19fbe">MLI</a>;</div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedContext.html#a433a18eaf42c2038f519428e580cbc53">  104</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *<a class="code" href="structllvm_1_1MachineSchedContext.html#a433a18eaf42c2038f519428e580cbc53">MDT</a>;</div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedContext.html#a3c04bf922b53ed32316b9725a99a5b2f">  105</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a> *<a class="code" href="structllvm_1_1MachineSchedContext.html#a3c04bf922b53ed32316b9725a99a5b2f">PassConfig</a>;</div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedContext.html#ae787a7185280ba24c2e667237d077fce">  106</a></span>&#160;  <a class="code" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *<a class="code" href="structllvm_1_1MachineSchedContext.html#ae787a7185280ba24c2e667237d077fce">AA</a>;</div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedContext.html#aa604d18378910f87649c38841cc1531c">  107</a></span>&#160;  <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *<a class="code" href="structllvm_1_1MachineSchedContext.html#aa604d18378910f87649c38841cc1531c">LIS</a>;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedContext.html#a510c29d57e9f0343df48b7c58cb89228">  109</a></span>&#160;  <a class="code" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> *<a class="code" href="structllvm_1_1MachineSchedContext.html#a510c29d57e9f0343df48b7c58cb89228">RegClassInfo</a>;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <a class="code" href="structllvm_1_1MachineSchedContext.html#ac8df817832c60969961bfb498488fc70">MachineSchedContext</a>();</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="structllvm_1_1MachineSchedContext.html#ac66a5fd1e8991685c46cfc1652bfeeaf">~MachineSchedContext</a>();</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;};</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">/// MachineSchedRegistry provides a selection of available machine instruction</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/// schedulers.</span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedRegistry.html">  117</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachinePassRegistryNode.html">MachinePassRegistryNode</a> {</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedRegistry.html#a67b398b726940278bba823286dea3686">  119</a></span>&#160;  <span class="keyword">typedef</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *(*ScheduleDAGCtor)(<a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *);</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="comment">// RegisterPassParser requires a (misnamed) FunctionPassCtor type.</span></div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedRegistry.html#ad7ffe41eb53aa1979620a40ae286f358">  122</a></span>&#160;  <span class="keyword">typedef</span> <a class="code" href="classllvm_1_1MachineSchedRegistry.html#a67b398b726940278bba823286dea3686">ScheduleDAGCtor</a> <a class="code" href="classllvm_1_1MachineSchedRegistry.html#ad7ffe41eb53aa1979620a40ae286f358">FunctionPassCtor</a>;</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedRegistry.html#af84c5778cfc4dd0d69b39bb0f3ecd3ba">  124</a></span>&#160;  <span class="keyword">static</span> <a class="code" href="classllvm_1_1MachinePassRegistry.html">MachinePassRegistry</a> <a class="code" href="classllvm_1_1MachineSchedRegistry.html#af84c5778cfc4dd0d69b39bb0f3ecd3ba">Registry</a>;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedRegistry.html#a72ce1c7e2337672002f8330681bbdf40">  126</a></span>&#160;  <a class="code" href="classllvm_1_1MachineSchedRegistry.html#a72ce1c7e2337672002f8330681bbdf40">MachineSchedRegistry</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keyword">const</span> <span class="keywordtype">char</span> *D, <a class="code" href="classllvm_1_1MachineSchedRegistry.html#a67b398b726940278bba823286dea3686">ScheduleDAGCtor</a> <a class="code" href="namespacellvm_1_1CallingConv.html#a543c358964f4cd0315b2354f7d74e829afd841a49aec1539bc88abc8ff9e170fb">C</a>)</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    : <a class="code" href="classllvm_1_1MachinePassRegistryNode.html">MachinePassRegistryNode</a>(N, D, (<a class="code" href="namespacellvm.html#aea14d5990874fd48048ae77ae39d404e">MachinePassCtor</a>)C) {</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <a class="code" href="classllvm_1_1Registry.html">Registry</a>.Add(<span class="keyword">this</span>);</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  }</div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedRegistry.html#a79ccc8de53695c5f21c3c31340071779">  130</a></span>&#160;  <a class="code" href="classllvm_1_1MachineSchedRegistry.html#a79ccc8de53695c5f21c3c31340071779">~MachineSchedRegistry</a>() { <a class="code" href="classllvm_1_1Registry.html">Registry</a>.Remove(<span class="keyword">this</span>); }</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="comment">// Accessors.</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedRegistry.html#a0127a1db46894760f3e0480a0f2ee56c">  134</a></span>&#160;  <a class="code" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> *<a class="code" href="classllvm_1_1MachineSchedRegistry.html#a0127a1db46894760f3e0480a0f2ee56c">getNext</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> *)<a class="code" href="classllvm_1_1MachinePassRegistryNode.html#a797232668f6db596b2bfb26f9b88a4c9">MachinePassRegistryNode::getNext</a>();</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  }</div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedRegistry.html#a91a3db742e24ce91c6e0b147fbe4b5c0">  137</a></span>&#160;  <span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> *<a class="code" href="classllvm_1_1MachineSchedRegistry.html#a91a3db742e24ce91c6e0b147fbe4b5c0">getList</a>() {</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> *)<a class="code" href="classllvm_1_1Registry.html">Registry</a>.getList();</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  }</div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedRegistry.html#a4bae2c858906be8ae820a96c8de9d080">  140</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineSchedRegistry.html#a4bae2c858906be8ae820a96c8de9d080">setListener</a>(<a class="code" href="classllvm_1_1MachinePassRegistryListener.html">MachinePassRegistryListener</a> *L) {</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <a class="code" href="classllvm_1_1Registry.html">Registry</a>.setListener(L);</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  }</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;};</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="keyword">class </span>ScheduleDAGMI;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">/// Define a generic scheduling policy for targets that don&#39;t provide their own</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">/// MachineSchedStrategy. This can be overriden for each scheduling region</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">/// before building the DAG.</span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedPolicy.html">  150</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structllvm_1_1MachineSchedPolicy.html">MachineSchedPolicy</a> {</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="comment">// Allow the scheduler to disable register pressure tracking.</span></div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedPolicy.html#aee4e3964174cee8cf362508ccef135ca">  152</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1MachineSchedPolicy.html#aee4e3964174cee8cf362508ccef135ca">ShouldTrackPressure</a>;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="comment">// Allow the scheduler to force top-down or bottom-up scheduling. If neither</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="comment">// is true, the scheduler runs in both directions and converges.</span></div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedPolicy.html#a0f609dd4ed94ea69ab680a7228f8786b">  156</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1MachineSchedPolicy.html#a0f609dd4ed94ea69ab680a7228f8786b">OnlyTopDown</a>;</div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedPolicy.html#a47ee8ec29daa3551f798ff4449fbf4d5">  157</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1MachineSchedPolicy.html#a47ee8ec29daa3551f798ff4449fbf4d5">OnlyBottomUp</a>;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedPolicy.html#a2a4081291af20e0e2f6db476fc028569">  159</a></span>&#160;  <a class="code" href="structllvm_1_1MachineSchedPolicy.html#a2a4081291af20e0e2f6db476fc028569">MachineSchedPolicy</a>(): <a class="code" href="structllvm_1_1MachineSchedPolicy.html#aee4e3964174cee8cf362508ccef135ca">ShouldTrackPressure</a>(<a class="code" href="ConvertUTF_8c.html#a3898a228575af19a9b2052f2b3677dce">false</a>), <a class="code" href="structllvm_1_1MachineSchedPolicy.html#a0f609dd4ed94ea69ab680a7228f8786b">OnlyTopDown</a>(<a class="code" href="ConvertUTF_8c.html#a3898a228575af19a9b2052f2b3677dce">false</a>),</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <a class="code" href="structllvm_1_1MachineSchedPolicy.html#a47ee8ec29daa3551f798ff4449fbf4d5">OnlyBottomUp</a>(<a class="code" href="ConvertUTF_8c.html#a3898a228575af19a9b2052f2b3677dce">false</a>) {}</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;};</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">/// MachineSchedStrategy - Interface to the scheduling algorithm used by</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">/// ScheduleDAGMI.</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">/// Initialization sequence:</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">///   initPolicy -&gt; shouldTrackPressure -&gt; initialize(DAG) -&gt; registerRoots</span></div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html">  168</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> {</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> anchor();</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html#aaaecfbf710a0963f957ed2ef002caa66">  171</a></span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html#aaaecfbf710a0963f957ed2ef002caa66">~MachineSchedStrategy</a>() {}</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">  /// Optionally override the per-region scheduling policy.</span></div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html#ae3ec4fd225f0e252e6dfabc03d0903bf">  174</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html#ae3ec4fd225f0e252e6dfabc03d0903bf">initPolicy</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> Begin,</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                          <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> End,</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                          <span class="keywordtype">unsigned</span> NumRegionInstrs) {}</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">  /// Check if pressure tracking is needed before building the DAG and</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">  /// initializing this strategy. Called after initPolicy.</span></div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html#a1d54e917bcbe822353364a34648f5840">  180</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html#a1d54e917bcbe822353364a34648f5840">shouldTrackPressure</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">  /// Initialize the strategy after building the DAG for a new region.</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html#a42eed718d961aaef1f3715e91e3ccaf7">initialize</a>(<a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *DAG) = 0;</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">  /// Notify this strategy that all roots have been released (including those</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">  /// that depend on EntrySU or ExitSU).</span></div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html#af9b2f5ad8048d175fc88cbd6684ac720">  187</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html#af9b2f5ad8048d175fc88cbd6684ac720">registerRoots</a>() {}</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">  /// Pick the next node to schedule, or return NULL. Set IsTopNode to true to</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">  /// schedule the node at the top of the unscheduled region. Otherwise it will</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">  /// be scheduled at the bottom.</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="classllvm_1_1MachineSchedStrategy.html#aab4a16da4cdec2f4f4a3175834ccd4c1">pickNode</a>(<span class="keywordtype">bool</span> &amp;IsTopNode) = 0;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">  /// \brief Scheduler callback to notify that a new subtree is scheduled.</span></div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html#a3a8386beb0371134711bb85e91c5e616">  195</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html#a3a8386beb0371134711bb85e91c5e616">scheduleTree</a>(<span class="keywordtype">unsigned</span> SubtreeID) {}</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">  /// Notify MachineSchedStrategy that ScheduleDAGMI has scheduled an</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">  /// instruction and updated scheduled/remaining flags in the DAG nodes.</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html#a3be6a6d3b879d048d8df6ae13c7b9698">schedNode</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> IsTopNode) = 0;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">  /// When all predecessor dependencies have been resolved, free this node for</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">  /// top-down scheduling.</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html#a870625307391612fc91db410cf9820b0">releaseTopNode</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) = 0;<span class="comment"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">  /// When all successor dependencies have been resolved, free this node for</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">  /// bottom-up scheduling.</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html#aee56664b72ea174c22ef095dc828a0b5">releaseBottomNode</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) = 0;</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;};</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">/// Mutate the DAG as a postpass after normal DAG building.</span></div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMutation.html">  210</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a> {</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> anchor();</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMutation.html#a435a900b435709c96e134a703537cfa1">  213</a></span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1ScheduleDAGMutation.html#a435a900b435709c96e134a703537cfa1">~ScheduleDAGMutation</a>() {}</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMutation.html#a82520325aefbd5e8c1c4bbfa72b4ac94">apply</a>(<a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *DAG) = 0;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;};</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">/// ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">/// schedules machine instructions according to the given MachineSchedStrategy</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">/// without much extra book-keeping. This is the common functionality between</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">/// PreRA and PostRA MachineScheduler.</span></div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html">  222</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> {</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="keyword">protected</span>:</div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#ad105300ffe3057a25a80af18ba1ce01b">  224</a></span>&#160;  <a class="code" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *<a class="code" href="classllvm_1_1ScheduleDAGMI.html#ad105300ffe3057a25a80af18ba1ce01b">AA</a>;</div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a0318c90d99b85c47bc82d9e0844462f6">  225</a></span>&#160;  std::unique_ptr&lt;MachineSchedStrategy&gt; <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a0318c90d99b85c47bc82d9e0844462f6">SchedImpl</a>;</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">  /// Topo - A topological ordering for SUnits which permits fast IsReachable</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">  /// and similar queries.</span></div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a0d0a822d2d2469ed482d51cb5cba1856">  229</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1ScheduleDAGTopologicalSort.html">ScheduleDAGTopologicalSort</a> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a0d0a822d2d2469ed482d51cb5cba1856">Topo</a>;</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">  /// Ordered list of DAG postprocessing steps.</span></div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#aed362d97300c9cd91f179f9c6c31c9ac">  232</a></span>&#160;<span class="comment"></span>  std::vector&lt;std::unique_ptr&lt;ScheduleDAGMutation&gt;&gt; <a class="code" href="classllvm_1_1ScheduleDAGMI.html#aed362d97300c9cd91f179f9c6c31c9ac">Mutations</a>;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">  /// The top of the unscheduled zone.</span></div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#ac8abe1b0d869087bd0c14a6637356dc0">  235</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#ac8abe1b0d869087bd0c14a6637356dc0">CurrentTop</a>;</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">  /// The bottom of the unscheduled zone.</span></div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a7435e842606f5db4bca092e5829befc6">  238</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a7435e842606f5db4bca092e5829befc6">CurrentBottom</a>;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">  /// Record the next node in a scheduled cluster.</span></div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a33503949e135cad03fa91fde0c005649">  241</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a33503949e135cad03fa91fde0c005649">NextClusterPred</a>;</div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a2aa5cb48ee16ded1b263483026d08894">  242</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a2aa5cb48ee16ded1b263483026d08894">NextClusterSucc</a>;</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor"></span><span class="comment">  /// The number of instructions scheduled so far. Used to cut off the</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment"></span><span class="comment">  /// scheduler at the point determined by misched-cutoff.</span></div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a3409bf0565e4e88ee547cd3f3c9b49bf">  247</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a3409bf0565e4e88ee547cd3f3c9b49bf">NumInstrsScheduled</a>;</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span><span class="keyword">public</span>:</div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#adce073398deddf5701c072fa56c33fb5">  250</a></span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGMI.html#adce073398deddf5701c072fa56c33fb5">ScheduleDAGMI</a>(<a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="namespacellvm_1_1CallingConv.html#a543c358964f4cd0315b2354f7d74e829afd841a49aec1539bc88abc8ff9e170fb">C</a>, std::unique_ptr&lt;MachineSchedStrategy&gt; S,</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a73edb004de8911374552b25481e9e9c3">IsPostRA</a>)</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;      : <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a>(*C-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a>, C-&gt;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ad2b3e1939f6f39819ad55c714deefad6">MLI</a>, IsPostRA,</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                          <span class="comment">/*RemoveKillFlags=*/</span>IsPostRA, C-&gt;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a81f901b06e024f4f2f50e1831c0d4b9e">LIS</a>),</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        <a class="code" href="classllvm_1_1ScheduleDAGMI.html#ad105300ffe3057a25a80af18ba1ce01b">AA</a>(C-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#ad105300ffe3057a25a80af18ba1ce01b">AA</a>), <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a0318c90d99b85c47bc82d9e0844462f6">SchedImpl</a>(std::move(S)), <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a0d0a822d2d2469ed482d51cb5cba1856">Topo</a>(<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>, &amp;<a class="code" href="classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a>), <a class="code" href="classllvm_1_1ScheduleDAGMI.html#ac8abe1b0d869087bd0c14a6637356dc0">CurrentTop</a>(),</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a7435e842606f5db4bca092e5829befc6">CurrentBottom</a>(), <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a33503949e135cad03fa91fde0c005649">NextClusterPred</a>(nullptr), <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a2aa5cb48ee16ded1b263483026d08894">NextClusterSucc</a>(nullptr) {</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor"></span>    <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a3409bf0565e4e88ee547cd3f3c9b49bf">NumInstrsScheduled</a> = 0;</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor"></span>  }</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <span class="comment">// Provide a vtable anchor</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a967aa1a22992b66fb06b83323ddccaa7">~ScheduleDAGMI</a>() <span class="keyword">override</span>;</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">  /// Return true if this DAG supports VReg liveness and RegPressure.</span></div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a6098e9366c9c6794842649c8591d58f1">  265</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a6098e9366c9c6794842649c8591d58f1">hasVRegLiveness</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">  /// Add a postprocessing step to the DAG builder.</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">  /// Mutations are applied in the order that they are added after normal DAG</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">  /// building and before MachineSchedStrategy initialization.</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">  /// ScheduleDAGMI takes ownership of the Mutation object.</span></div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a2002164aea6fabe20598e0526746b1fa">  272</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a2002164aea6fabe20598e0526746b1fa">addMutation</a>(std::unique_ptr&lt;ScheduleDAGMutation&gt; <a class="code" href="PPCInstrInfo_8cpp.html#a11cb5628e531251532f100309802a146">Mutation</a>) {</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <a class="code" href="classllvm_1_1ScheduleDAGMI.html#aed362d97300c9cd91f179f9c6c31c9ac">Mutations</a>.push_back(std::move(Mutation));</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  }</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">  /// \brief True if an edge can be added from PredSU to SuccSU without creating</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">  /// a cycle.</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a4fb766f0c271c845c86a325167a9e7e1">canAddEdge</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SuccSU, <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *PredSU);</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">  /// \brief Add a DAG edge to the given SU with the given predecessor</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">  /// dependence data.</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">  /// \returns true if the edge may be added without creating a cycle OR if an</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">  /// equivalent edge already existed (false indicates failure).</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a9335e1e703206d27da6ed63614b64a0c">addEdge</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SuccSU, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDep.html">SDep</a> &amp;PredDep);</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a0464e893c7a9be19f0fca7a077c7e1db">  287</a></span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a0464e893c7a9be19f0fca7a077c7e1db">top</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#ac8abe1b0d869087bd0c14a6637356dc0">CurrentTop</a>; }</div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a8653b8f5260fe21abfa505b856d3af7b">  288</a></span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a8653b8f5260fe21abfa505b856d3af7b">bottom</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a7435e842606f5db4bca092e5829befc6">CurrentBottom</a>; }</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">  /// Implement the ScheduleDAGInstrs interface for handling the next scheduling</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">  /// region. This covers all instructions in a block, while schedule() may only</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">  /// cover a subset.</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a78e3672daf3301153eac2266dbc32885">enterRegion</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *bb,</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;                   <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#aeb9c314de586393b2cb695733eeafc6c">begin</a>,</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;                   <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#aa1a4554243ad6d8f52e7d12a74f0cded">end</a>,</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;                   <span class="keywordtype">unsigned</span> regioninstrs) <span class="keyword">override</span>;</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">  /// Implement ScheduleDAGInstrs interface for scheduling a sequence of</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">  /// reorderable instructions.</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a5d7e71cf32573e6b1762b5a1d82a1cf5">schedule</a>() <span class="keyword">override</span>;</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">  /// Change the position of an instruction within the basic block and update</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">  /// live ranges and region boundary iterators.</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a2209b15a069023499cc665b373e67703">moveInstruction</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> InsertPos);</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a22f0753d4f2f850c165df2f7892ad1f6">  306</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a22f0753d4f2f850c165df2f7892ad1f6">getNextClusterPred</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a33503949e135cad03fa91fde0c005649">NextClusterPred</a>; }</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a5ff4a66752022247fe7e8b352454a023">  308</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a5ff4a66752022247fe7e8b352454a023">getNextClusterSucc</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a2aa5cb48ee16ded1b263483026d08894">NextClusterSucc</a>; }</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a8b7babb023cad0842f5a177e7abe3651">viewGraph</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Twine.html">Twine</a> &amp;<a class="code" href="ARMAsmParser_8cpp.html#a760b4e07b204e4852e7fb55e25567623">Name</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Twine.html">Twine</a> &amp;Title) <span class="keyword">override</span>;</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a8b7babb023cad0842f5a177e7abe3651">viewGraph</a>() <span class="keyword">override</span>;</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="keyword">protected</span>:</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <span class="comment">// Top-Level entry points for the schedule() driver...</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">  /// Apply each ScheduleDAGMutation step in order. This allows different</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">  /// instances of ScheduleDAGMI to perform custom DAG postprocessing.</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a0f5aea0b37a8ee856681544e5b97326d">postprocessDAG</a>();</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">  /// Release ExitSU predecessors and setup scheduler queues.</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a1f98694f104d052d71ed74ade38d69f0">initQueues</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SUnit*&gt;</a> TopRoots, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SUnit*&gt;</a> BotRoots);</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">  /// Update scheduler DAG and queues after scheduling an instruction.</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#abfdd9a95217810c69b2557060a130318">updateQueues</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> IsTopNode);</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">  /// Reinsert debug_values recorded in ScheduleDAGInstrs::DbgValues.</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#ac2dafe98c88d43b256622413886e2152">placeDebugValues</a>();</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">  /// \brief dump the scheduled Sequence.</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a48c680d1ba6345256fc4dabaf4d433d3">dumpSchedule</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <span class="comment">// Lesser helpers...</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a569fc4139bec0217794e9f830d6ba852">checkSchedLimit</a>();</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a6d0a0b4903e8d4d12c98b0f43fe83878">findRootsAndBiasEdges</a>(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SUnit*&gt;</a> &amp;TopRoots,</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;                             <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SUnit*&gt;</a> &amp;BotRoots);</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a90ffd918ef80c711049758b2064e15c4">releaseSucc</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="code" href="classllvm_1_1SDep.html">SDep</a> *SuccEdge);</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#acf56d667066b39177a3c0f134d759d98">releaseSuccessors</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a1c51776d4e512a7f24d5b5d601c31016">releasePred</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="code" href="classllvm_1_1SDep.html">SDep</a> *PredEdge);</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a25f9975b56fe38f7a8bb4d10b7f6f5ea">releasePredecessors</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;};</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">/// ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">/// machine instructions while updating LiveIntervals and tracking regpressure.</span></div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html">  346</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> {</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="keyword">protected</span>:</div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a9539744d7a0c1681540a64e935b671dd">  348</a></span>&#160;  <a class="code" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> *<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a9539744d7a0c1681540a64e935b671dd">RegClassInfo</a>;</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">  /// Information about DAG subtrees. If DFSResult is NULL, then SchedulerTrees</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">  /// will be empty.</span></div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a3000d2b281b2c4c46c1afb89e060ce04">  352</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SchedDFSResult.html">SchedDFSResult</a> *<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a3000d2b281b2c4c46c1afb89e060ce04">DFSResult</a>;</div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#aeaa92f00c361a14dd3da3992078894f1">  353</a></span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#aeaa92f00c361a14dd3da3992078894f1">ScheduledTrees</a>;</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#ae8d156802e79e1d8f76dadc3e5d265b5">  355</a></span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#ae8d156802e79e1d8f76dadc3e5d265b5">LiveRegionEnd</a>;</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <span class="comment">// Map each SU to its summary of pressure changes. This array is updated for</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <span class="comment">// liveness during bottom-up scheduling. Top-down scheduling may proceed but</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <span class="comment">// has no affect on the pressure diffs.</span></div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a6326ec771a59a9d13a860922f9e21b6c">  360</a></span>&#160;  <a class="code" href="classllvm_1_1PressureDiffs.html">PressureDiffs</a> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a6326ec771a59a9d13a860922f9e21b6c">SUPressureDiffs</a>;</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">  /// Register pressure in this region computed by initRegPressure.</span></div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#ac46dc81cc2feaf48751834a3dd13e33a">  363</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#ac46dc81cc2feaf48751834a3dd13e33a">ShouldTrackPressure</a>;</div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#af2d03740fbd63d159d9f7432bfb3de72">  364</a></span>&#160;  <a class="code" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#af2d03740fbd63d159d9f7432bfb3de72">RegPressure</a>;</div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#abd3a9c68e31ad35d6468f200facdd0e3">  365</a></span>&#160;  <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#abd3a9c68e31ad35d6468f200facdd0e3">RPTracker</a>;</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">  /// List of pressure sets that exceed the target&#39;s pressure limit before</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">  /// scheduling, listed in increasing set ID order. Each pressure set is paired</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">  /// with its max pressure in the currently scheduled regions.</span></div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a4d37514645e531a608da1d7292057886">  370</a></span>&#160;<span class="comment"></span>  std::vector&lt;PressureChange&gt; <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a4d37514645e531a608da1d7292057886">RegionCriticalPSets</a>;</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">  /// The top of the unscheduled zone.</span></div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a5910374e4846726fd055b303893720c0">  373</a></span>&#160;<span class="comment"></span>  <a class="code" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a5910374e4846726fd055b303893720c0">TopPressure</a>;</div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#af7781c87ae9e210811389a826d7d4835">  374</a></span>&#160;  <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#af7781c87ae9e210811389a826d7d4835">TopRPTracker</a>;</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">  /// The bottom of the unscheduled zone.</span></div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a842d507c07056303d6aef3eb5acfe2b2">  377</a></span>&#160;<span class="comment"></span>  <a class="code" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a842d507c07056303d6aef3eb5acfe2b2">BotPressure</a>;</div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a461ba62db23baf1682449292b89e4fe1">  378</a></span>&#160;  <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a461ba62db23baf1682449292b89e4fe1">BotRPTracker</a>;</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a67da2c9a62e43ae7b66bc5ca91f55a05">  381</a></span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a67da2c9a62e43ae7b66bc5ca91f55a05">ScheduleDAGMILive</a>(<a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="namespacellvm_1_1CallingConv.html#a543c358964f4cd0315b2354f7d74e829afd841a49aec1539bc88abc8ff9e170fb">C</a>,</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;                    std::unique_ptr&lt;MachineSchedStrategy&gt; S)</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;      : <a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a>(C, std::move(S), <span class="comment">/*IsPostRA=*/</span><a class="code" href="ConvertUTF_8c.html#a3898a228575af19a9b2052f2b3677dce">false</a>),</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a9539744d7a0c1681540a64e935b671dd">RegClassInfo</a>(C-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a9539744d7a0c1681540a64e935b671dd">RegClassInfo</a>), <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a3000d2b281b2c4c46c1afb89e060ce04">DFSResult</a>(nullptr),</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;        <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#ac46dc81cc2feaf48751834a3dd13e33a">ShouldTrackPressure</a>(<a class="code" href="ConvertUTF_8c.html#a3898a228575af19a9b2052f2b3677dce">false</a>), <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#abd3a9c68e31ad35d6468f200facdd0e3">RPTracker</a>(<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#af2d03740fbd63d159d9f7432bfb3de72">RegPressure</a>),</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;        <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#af7781c87ae9e210811389a826d7d4835">TopRPTracker</a>(<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a5910374e4846726fd055b303893720c0">TopPressure</a>), <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a461ba62db23baf1682449292b89e4fe1">BotRPTracker</a>(<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a842d507c07056303d6aef3eb5acfe2b2">BotPressure</a>) {}</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a8debb4f5b4a94acbcc1b3c4af4bad70d">~ScheduleDAGMILive</a>();</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">  /// Return true if this DAG supports VReg liveness and RegPressure.</span></div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a91c62f0ae0c40d54d8dd13c703618af4">  391</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a91c62f0ae0c40d54d8dd13c703618af4">hasVRegLiveness</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">  /// \brief Return true if register pressure tracking is enabled.</span></div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#aee52f5609e42b46f4d3bff971cbdf8e2">  394</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#aee52f5609e42b46f4d3bff971cbdf8e2">isTrackingPressure</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#ac46dc81cc2feaf48751834a3dd13e33a">ShouldTrackPressure</a>; }</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">  /// Get current register pressure for the top scheduled instructions.</span></div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a289b2c3952d36e203b99b295ebf57096">  397</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> &amp;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a289b2c3952d36e203b99b295ebf57096">getTopPressure</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a5910374e4846726fd055b303893720c0">TopPressure</a>; }</div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a4199eb1baee2c5dceee751ece5991752">  398</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a4199eb1baee2c5dceee751ece5991752">getTopRPTracker</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#af7781c87ae9e210811389a826d7d4835">TopRPTracker</a>; }</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">  /// Get current register pressure for the bottom scheduled instructions.</span></div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#ac10e50f4323db183cec2aa330d69f913">  401</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> &amp;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#ac10e50f4323db183cec2aa330d69f913">getBotPressure</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a842d507c07056303d6aef3eb5acfe2b2">BotPressure</a>; }</div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a7b96a814e15a31d49aa1cae1334ea6c7">  402</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a7b96a814e15a31d49aa1cae1334ea6c7">getBotRPTracker</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a461ba62db23baf1682449292b89e4fe1">BotRPTracker</a>; }</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">  /// Get register pressure for the entire scheduling region before scheduling.</span></div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#ae8539a61ff75513172c005effa1dc1d7">  405</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> &amp;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#ae8539a61ff75513172c005effa1dc1d7">getRegPressure</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#af2d03740fbd63d159d9f7432bfb3de72">RegPressure</a>; }</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a87897c8c1b9066ae8282708ab4c140f9">  407</a></span>&#160;  <span class="keyword">const</span> std::vector&lt;PressureChange&gt; &amp;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a87897c8c1b9066ae8282708ab4c140f9">getRegionCriticalPSets</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a4d37514645e531a608da1d7292057886">RegionCriticalPSets</a>;</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  }</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#aec3a207144e92605c097cfddfc1ea1b4">  411</a></span>&#160;  <a class="code" href="classllvm_1_1PressureDiff.html">PressureDiff</a> &amp;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#aec3a207144e92605c097cfddfc1ea1b4">getPressureDiff</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a6326ec771a59a9d13a860922f9e21b6c">SUPressureDiffs</a>[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>];</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  }</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">  /// Compute a DFSResult after DAG building is complete, and before any</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">  /// queue comparisons.</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a21c7721fcb12ebb55872b86d33e61e27">computeDFSResult</a>();</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">  /// Return a non-null DFS result if the scheduling strategy initialized it.</span></div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#abc9212b779e1a63764963b2ebfeaba6d">  420</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SchedDFSResult.html">SchedDFSResult</a> *<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#abc9212b779e1a63764963b2ebfeaba6d">getDFSResult</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a3000d2b281b2c4c46c1afb89e060ce04">DFSResult</a>; }</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a3c7ce62e487f36fae75e5e10db1f9c64">  422</a></span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a3c7ce62e487f36fae75e5e10db1f9c64">getScheduledTrees</a>() { <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#aeaa92f00c361a14dd3da3992078894f1">ScheduledTrees</a>; }</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">  /// Implement the ScheduleDAGInstrs interface for handling the next scheduling</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">  /// region. This covers all instructions in a block, while schedule() may only</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">  /// cover a subset.</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a34481791fdd8f5d9131431cb0a1a0c01">enterRegion</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *bb,</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;                   <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#aeb9c314de586393b2cb695733eeafc6c">begin</a>,</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;                   <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#aa1a4554243ad6d8f52e7d12a74f0cded">end</a>,</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;                   <span class="keywordtype">unsigned</span> regioninstrs) <span class="keyword">override</span>;</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">  /// Implement ScheduleDAGInstrs interface for scheduling a sequence of</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">  /// reorderable instructions.</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a1583ce23a69e8a1b4af8065e2019c75f">schedule</a>() <span class="keyword">override</span>;</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">  /// Compute the cyclic critical path through the DAG.</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a7bb19d3e5b68421bc97c3c4b524e7888">computeCyclicCriticalPath</a>();</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="keyword">protected</span>:</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="comment">// Top-Level entry points for the schedule() driver...</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">  /// Call ScheduleDAGInstrs::buildSchedGraph with register pressure tracking</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">  /// enabled. This sets up three trackers. RPTracker will cover the entire DAG</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">  /// region, TopTracker and BottomTracker will be initialized to the top and</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">  /// bottom of the DAG region without covereing any unscheduled instruction.</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a4be5ffcd4f76d433cc753be146a872b7">buildDAGWithRegPressure</a>();</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">  /// Move an instruction and update register pressure.</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a04a2c04f918397dbac27a79e58807136">scheduleMI</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> IsTopNode);</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <span class="comment">// Lesser helpers...</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a86daf2b1fb72fdd9a8785a4042ac1457">initRegPressure</a>();</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a2ce87528e4fa296ad7bd7e5f77cb25df">updatePressureDiffs</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> LiveUses);</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a556d08e5789e4c99bb9c24aa4e226f9b">updateScheduledPressure</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU,</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;                               <span class="keyword">const</span> std::vector&lt;unsigned&gt; &amp;NewMaxPressure);</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;};</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">/// Helpers for implementing custom MachineSchedStrategy classes. These take</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">/// care of the book-keeping associated with list scheduling heuristics.</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">/// ReadyQueue encapsulates vector of &quot;ready&quot; SUnits with basic convenience</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">/// methods for pushing and removing nodes. ReadyQueue&#39;s are uniquely identified</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">/// by an ID. SUnit::NodeQueueId is a mask of the ReadyQueues the SUnit is in.</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">/// This is a convenience class that may be used by implementations of</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">/// MachineSchedStrategy.</span></div>
<div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html">  474</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> {</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <span class="keywordtype">unsigned</span> ID;</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  std::string Name;</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  std::vector&lt;SUnit*&gt; Queue;</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#aac7f48e9f4ecf77fe560c016c853edf9">  480</a></span>&#160;  <a class="code" href="classllvm_1_1ReadyQueue.html#aac7f48e9f4ecf77fe560c016c853edf9">ReadyQueue</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">id</span>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Twine.html">Twine</a> &amp;name): ID(id), Name(name.str()) {}</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;</div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#a08554e1e3dc7795228cff0cb44dff7aa">  482</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ReadyQueue.html#a08554e1e3dc7795228cff0cb44dff7aa">getID</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> ID; }</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#a75991f2e38d29ec833026bcd21cb88df">  484</a></span>&#160;  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="classllvm_1_1ReadyQueue.html#a75991f2e38d29ec833026bcd21cb88df">getName</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Name; }</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  <span class="comment">// SU is in this queue if it&#39;s NodeQueueID is a superset of this ID.</span></div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#abf783b191bf4396c73833a768eaf2a0c">  487</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ReadyQueue.html#abf783b191bf4396c73833a768eaf2a0c">isInQueue</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f">NodeQueueId</a> &amp; ID); }</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div>
<div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#a548f1bc57418551bf874fd9dbf0241ea">  489</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ReadyQueue.html#a548f1bc57418551bf874fd9dbf0241ea">empty</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Queue.empty(); }</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div>
<div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#a88f6acd4582a04ff78f46aca836c0b39">  491</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ReadyQueue.html#a88f6acd4582a04ff78f46aca836c0b39">clear</a>() { Queue.clear(); }</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#a6ee54be2259777d77ec9b60459a5492a">  493</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ReadyQueue.html#a6ee54be2259777d77ec9b60459a5492a">size</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Queue.size(); }</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#a4eb7129f3c04895463609956568a5e70">  495</a></span>&#160;  <span class="keyword">typedef</span> std::vector&lt;SUnit*&gt;::iterator <a class="code" href="classllvm_1_1ReadyQueue.html#a4eb7129f3c04895463609956568a5e70">iterator</a>;</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#a4afc92f2d387ce9eb2c2647dec8bf92a">  497</a></span>&#160;  <a class="code" href="classllvm_1_1ReadyQueue.html#a4eb7129f3c04895463609956568a5e70">iterator</a> <a class="code" href="classllvm_1_1ReadyQueue.html#a4afc92f2d387ce9eb2c2647dec8bf92a">begin</a>() { <span class="keywordflow">return</span> Queue.begin(); }</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;</div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#a1f6ee31ad507dd548edfd2fa1fa91b23">  499</a></span>&#160;  <a class="code" href="classllvm_1_1ReadyQueue.html#a4eb7129f3c04895463609956568a5e70">iterator</a> <a class="code" href="classllvm_1_1ReadyQueue.html#a1f6ee31ad507dd548edfd2fa1fa91b23">end</a>() { <span class="keywordflow">return</span> Queue.end(); }</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#af0e88ec955673c8e9cacc55999ba651b">  501</a></span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SUnit*&gt;</a> <a class="code" href="classllvm_1_1ReadyQueue.html#af0e88ec955673c8e9cacc55999ba651b">elements</a>() { <span class="keywordflow">return</span> Queue; }</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#a2507266a985808e58305a3781647095e">  503</a></span>&#160;  <a class="code" href="classllvm_1_1ReadyQueue.html#a4eb7129f3c04895463609956568a5e70">iterator</a> <a class="code" href="classllvm_1_1ReadyQueue.html#a2507266a985808e58305a3781647095e">find</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    <span class="keywordflow">return</span> std::find(Queue.begin(), Queue.end(), SU);</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  }</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;</div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#a025211e06f54e0c9b9870b12e2b72494">  507</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ReadyQueue.html#a025211e06f54e0c9b9870b12e2b72494">push</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    Queue.push_back(SU);</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f">NodeQueueId</a> |= ID;</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  }</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div>
<div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#af430eb49f015d12fb57b4407a7e3005d">  512</a></span>&#160;  <a class="code" href="classllvm_1_1ReadyQueue.html#a4eb7129f3c04895463609956568a5e70">iterator</a> <span class="keyword">remove</span>(<a class="code" href="classllvm_1_1ReadyQueue.html#a4eb7129f3c04895463609956568a5e70">iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    (*I)-&gt;NodeQueueId &amp;= ~ID;</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = Queue.back();</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    <span class="keywordtype">unsigned</span> idx = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> - Queue.begin();</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    Queue.pop_back();</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    <span class="keywordflow">return</span> Queue.begin() + idx;</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  }</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ReadyQueue.html#ae7d3de957cd73c94b6f97642b814772a">dump</a>();</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;};</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">/// Summarize the unscheduled region.</span></div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="structllvm_1_1SchedRemainder.html">  524</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structllvm_1_1SchedRemainder.html">SchedRemainder</a> {</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  <span class="comment">// Critical path through the DAG in expected latency.</span></div>
<div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="structllvm_1_1SchedRemainder.html#a70f80e11d882b79d29cfbba285fe61eb">  526</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SchedRemainder.html#a70f80e11d882b79d29cfbba285fe61eb">CriticalPath</a>;</div>
<div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="structllvm_1_1SchedRemainder.html#a798404b9b97fe7b30a5d59cd2504d1ee">  527</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SchedRemainder.html#a798404b9b97fe7b30a5d59cd2504d1ee">CyclicCritPath</a>;</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  <span class="comment">// Scaled count of micro-ops left to schedule.</span></div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="structllvm_1_1SchedRemainder.html#a69f55541ec46d86d2fdef78b950f4fef">  530</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SchedRemainder.html#a69f55541ec46d86d2fdef78b950f4fef">RemIssueCount</a>;</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="structllvm_1_1SchedRemainder.html#aa3b3fd299929b7553fb7b6414efd8511">  532</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1SchedRemainder.html#aa3b3fd299929b7553fb7b6414efd8511">IsAcyclicLatencyLimited</a>;</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <span class="comment">// Unscheduled resources</span></div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="structllvm_1_1SchedRemainder.html#a7bab07d89945b679f337765882d48362">  535</a></span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 16&gt;</a> <a class="code" href="structllvm_1_1SchedRemainder.html#a7bab07d89945b679f337765882d48362">RemainingCounts</a>;</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;</div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="structllvm_1_1SchedRemainder.html#ad27287120e709785dac7c6e4da555953">  537</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1SchedRemainder.html#ad27287120e709785dac7c6e4da555953">reset</a>() {</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    <a class="code" href="structllvm_1_1SchedRemainder.html#a70f80e11d882b79d29cfbba285fe61eb">CriticalPath</a> = 0;</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;    <a class="code" href="structllvm_1_1SchedRemainder.html#a798404b9b97fe7b30a5d59cd2504d1ee">CyclicCritPath</a> = 0;</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    <a class="code" href="structllvm_1_1SchedRemainder.html#a69f55541ec46d86d2fdef78b950f4fef">RemIssueCount</a> = 0;</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    <a class="code" href="structllvm_1_1SchedRemainder.html#aa3b3fd299929b7553fb7b6414efd8511">IsAcyclicLatencyLimited</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    <a class="code" href="structllvm_1_1SchedRemainder.html#a7bab07d89945b679f337765882d48362">RemainingCounts</a>.<a class="code" href="classllvm_1_1SmallVectorImpl.html#aac0ea55010b7b1a301e65a0baea057aa">clear</a>();</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  }</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div>
<div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="structllvm_1_1SchedRemainder.html#a22da8acd84baaa7b89d837eee8a94dd4">  545</a></span>&#160;  <a class="code" href="structllvm_1_1SchedRemainder.html#a22da8acd84baaa7b89d837eee8a94dd4">SchedRemainder</a>() { <a class="code" href="structllvm_1_1SchedRemainder.html#ad27287120e709785dac7c6e4da555953">reset</a>(); }</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1SchedRemainder.html#a55cad625d59b0f4452d893b4a25c66b6">init</a>(<a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *DAG, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *SchedModel);</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;};</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment">/// Each Scheduling boundary is associated with ready queues. It tracks the</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">/// current cycle in the direction of movement, and maintains the state</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">/// of &quot;hazards&quot; and other interlocks at the current cycle.</span></div>
<div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html">  553</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> {</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">  /// SUnit::NodeQueueId: 0 (none), 1 (top), 2 (bot), 3 (both)</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment"></span>  <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#ac72836987ca2419a501ce8589512c5caa59084ad51c6205811ea250f40b1a1605">  557</a></span>&#160;    <a class="code" href="classllvm_1_1SchedBoundary.html#ac72836987ca2419a501ce8589512c5caa59084ad51c6205811ea250f40b1a1605">TopQID</a> = 1,</div>
<div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#ac72836987ca2419a501ce8589512c5caad5d95226ee8fc3cd039ff3f950559d53">  558</a></span>&#160;    <a class="code" href="classllvm_1_1SchedBoundary.html#ac72836987ca2419a501ce8589512c5caad5d95226ee8fc3cd039ff3f950559d53">BotQID</a> = 2,</div>
<div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#ac72836987ca2419a501ce8589512c5caa24eeb4fd34e859a116303de7c456f7d6">  559</a></span>&#160;    <a class="code" href="classllvm_1_1SchedBoundary.html#ac72836987ca2419a501ce8589512c5caa24eeb4fd34e859a116303de7c456f7d6">LogMaxQID</a> = 2</div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  };</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div>
<div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a4f3e434b23939cec7a3c61b45071a017">  562</a></span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *<a class="code" href="classllvm_1_1SchedBoundary.html#a4f3e434b23939cec7a3c61b45071a017">DAG</a>;</div>
<div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a3e9e2fcb68f7063b63e67dd34b8fa00f">  563</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *<a class="code" href="classllvm_1_1SchedBoundary.html#a3e9e2fcb68f7063b63e67dd34b8fa00f">SchedModel</a>;</div>
<div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a64b3464e46fb663d1c409fd21a0fa97b">  564</a></span>&#160;  <a class="code" href="structllvm_1_1SchedRemainder.html">SchedRemainder</a> *<a class="code" href="classllvm_1_1SchedBoundary.html#a64b3464e46fb663d1c409fd21a0fa97b">Rem</a>;</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;</div>
<div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#aa49fbb78ca6f0a19a967f2f8fb70097d">  566</a></span>&#160;  <a class="code" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> <a class="code" href="classllvm_1_1SchedBoundary.html#aa49fbb78ca6f0a19a967f2f8fb70097d">Available</a>;</div>
<div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#ad3f102348942e4ca3ec057e895138609">  567</a></span>&#160;  <a class="code" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> <a class="code" href="classllvm_1_1SchedBoundary.html#ad3f102348942e4ca3ec057e895138609">Pending</a>;</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;</div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a9b96d44ad4639ec8e5840e97cc4654e5">  569</a></span>&#160;  <a class="code" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *<a class="code" href="classllvm_1_1SchedBoundary.html#a9b96d44ad4639ec8e5840e97cc4654e5">HazardRec</a>;</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="keyword">private</span>:<span class="comment"></span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">  /// True if the pending Q should be checked/updated before scheduling another</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">  /// instruction.</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> CheckPending;</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  <span class="comment">// For heuristics, keep a list of the nodes that immediately depend on the</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;  <span class="comment">// most recently scheduled node.</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;  <a class="code" href="classllvm_1_1SmallPtrSet.html">SmallPtrSet&lt;const SUnit*, 8&gt;</a> NextSUs;</div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">  /// Number of cycles it takes to issue the instructions scheduled in this</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">  /// zone. It is defined as: scheduled-micro-ops / issue-width + stalls.</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">  /// See getStalls().</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> CurrCycle;</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">  /// Micro-ops issued in the current cycle</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> CurrMOps;</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">  /// MinReadyCycle - Cycle of the soonest available instruction.</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> MinReadyCycle;</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  <span class="comment">// The expected latency of the critical path in this scheduled zone.</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  <span class="keywordtype">unsigned</span> ExpectedLatency;</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  <span class="comment">// The latency of dependence chains leading into this zone.</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  <span class="comment">// For each node scheduled bottom-up: DLat = max DLat, N.Depth.</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  <span class="comment">// For each cycle scheduled: DLat -= 1.</span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  <span class="keywordtype">unsigned</span> DependentLatency;</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">  /// Count the scheduled (issued) micro-ops that can be retired by</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">  /// time=CurrCycle assuming the first scheduled instr is retired at time=0.</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> RetiredMOps;</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <span class="comment">// Count scheduled resources that have been executed. Resources are</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <span class="comment">// considered executed if they become ready in the time that it takes to</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <span class="comment">// saturate any resource including the one in question. Counts are scaled</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <span class="comment">// for direct comparison with other resources. Counts can be compared with</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <span class="comment">// MOps * getMicroOpFactor and Latency * getLatencyFactor.</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 16&gt;</a> ExecutedResCounts;</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">  /// Cache the max count for a single resource.</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> MaxExecutedResCount;</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  <span class="comment">// Cache the critical resources ID in this scheduled zone.</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <span class="keywordtype">unsigned</span> ZoneCritResIdx;</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  <span class="comment">// Is the scheduled region resource limited vs. latency limited.</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  <span class="keywordtype">bool</span> IsResourceLimited;</div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;</div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  <span class="comment">// Record the highest cycle at which each resource has been reserved by a</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  <span class="comment">// scheduled instruction.</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 16&gt;</a> ReservedCycles;</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor"></span>  <span class="comment">// Remember the greatest possible stall as an upper bound on the number of</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  <span class="comment">// times we should retry the pending queue because of a hazard.</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  <span class="keywordtype">unsigned</span> MaxObservedStall;</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment">  /// Pending queues extend the ready queues with the same ID and the</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment">  /// PendingFlag set.</span></div>
<div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a794b66ab6a101286bc422e08fc6e9fff">  632</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SchedBoundary.html#a794b66ab6a101286bc422e08fc6e9fff">SchedBoundary</a>(<span class="keywordtype">unsigned</span> <a class="code" href="ARMAsmParser_8cpp.html#afa41b5544267a2f619f358964a81c0e9">ID</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Twine.html">Twine</a> &amp;<a class="code" href="ARMAsmParser_8cpp.html#a760b4e07b204e4852e7fb55e25567623">Name</a>):</div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    <a class="code" href="classllvm_1_1SchedBoundary.html#a4f3e434b23939cec7a3c61b45071a017">DAG</a>(nullptr), <a class="code" href="classllvm_1_1SchedBoundary.html#a3e9e2fcb68f7063b63e67dd34b8fa00f">SchedModel</a>(nullptr), <a class="code" href="classllvm_1_1SchedBoundary.html#a64b3464e46fb663d1c409fd21a0fa97b">Rem</a>(nullptr), <a class="code" href="classllvm_1_1SchedBoundary.html#aa49fbb78ca6f0a19a967f2f8fb70097d">Available</a>(ID, Name+<span class="stringliteral">&quot;.A&quot;</span>),</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    <a class="code" href="classllvm_1_1SchedBoundary.html#ad3f102348942e4ca3ec057e895138609">Pending</a>(ID &lt;&lt; <a class="code" href="classllvm_1_1SchedBoundary.html#ac72836987ca2419a501ce8589512c5caa24eeb4fd34e859a116303de7c456f7d6">LogMaxQID</a>, Name+<span class="stringliteral">&quot;.P&quot;</span>),</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    <a class="code" href="classllvm_1_1SchedBoundary.html#a9b96d44ad4639ec8e5840e97cc4654e5">HazardRec</a>(nullptr) {</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    <a class="code" href="classllvm_1_1SchedBoundary.html#ad4863d625621382105fd66cd82810588">reset</a>();</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  }</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <a class="code" href="classllvm_1_1SchedBoundary.html#a8ec89d1b58602018ae4e1f98f980501e">~SchedBoundary</a>();</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;</div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SchedBoundary.html#ad4863d625621382105fd66cd82810588">reset</a>();</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SchedBoundary.html#aab0971160b7ebc9ee2581f651a3b7f01">init</a>(<a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *dag, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *smodel,</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;            <a class="code" href="structllvm_1_1SchedRemainder.html">SchedRemainder</a> *rem);</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div>
<div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a1a48f2f4496c84b4dcbcf17be5bd1091">  646</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SchedBoundary.html#a1a48f2f4496c84b4dcbcf17be5bd1091">isTop</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SchedBoundary.html#aa49fbb78ca6f0a19a967f2f8fb70097d">Available</a>.<a class="code" href="classllvm_1_1ReadyQueue.html#a08554e1e3dc7795228cff0cb44dff7aa">getID</a>() == <a class="code" href="classllvm_1_1SchedBoundary.html#ac72836987ca2419a501ce8589512c5caa59084ad51c6205811ea250f40b1a1605">TopQID</a>;</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  }</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment">  /// Number of cycles to issue the instructions scheduled in this zone.</span></div>
<div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#ac45f2cf968b887190985a0d8d9544cf4">  651</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SchedBoundary.html#ac45f2cf968b887190985a0d8d9544cf4">getCurrCycle</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> CurrCycle; }</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">  /// Micro-ops issued in the current cycle</span></div>
<div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#ab49f0af6da1a642f450fa1a3119dadfd">  654</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SchedBoundary.html#ab49f0af6da1a642f450fa1a3119dadfd">getCurrMOps</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> CurrMOps; }</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment">  /// Return true if the given SU is used by the most recently scheduled</span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">  /// instruction.</span></div>
<div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a26eda23d777b1d90e5d75fd226eb711d">  658</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SchedBoundary.html#a26eda23d777b1d90e5d75fd226eb711d">isNextSU</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> NextSUs.count(SU); }</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  <span class="comment">// The latency of dependence chains leading into this zone.</span></div>
<div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#af43d8452c018a5efca43b67e5cfe523b">  661</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SchedBoundary.html#af43d8452c018a5efca43b67e5cfe523b">getDependentLatency</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> DependentLatency; }</div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">  /// Get the number of latency cycles &quot;covered&quot; by the scheduled</span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">  /// instructions. This is the larger of the critical path within the zone</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">  /// and the number of cycles required to issue the instructions.</span></div>
<div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a68fa2164026ba66e378ebf5eb2e012fa">  666</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SchedBoundary.html#a68fa2164026ba66e378ebf5eb2e012fa">getScheduledLatency</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    <span class="keywordflow">return</span> std::max(ExpectedLatency, CurrCycle);</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  }</div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div>
<div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a4529eac0b1de392ec6443bcbc1da6156">  670</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SchedBoundary.html#a4529eac0b1de392ec6443bcbc1da6156">getUnscheduledLatency</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SchedBoundary.html#a1a48f2f4496c84b4dcbcf17be5bd1091">isTop</a>() ? SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ab760185ba11bc474695d222b92373b76">getHeight</a>() : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3047721a8d33c2de8a261d2fecb340a6">getDepth</a>();</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  }</div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div>
<div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#aba2f5d5dc31ddcf8c25f9b57df272551">  674</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SchedBoundary.html#aba2f5d5dc31ddcf8c25f9b57df272551">getResourceCount</a>(<span class="keywordtype">unsigned</span> ResIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;    <span class="keywordflow">return</span> ExecutedResCounts[ResIdx];</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  }</div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">  /// Get the scaled count of scheduled micro-ops and resources, including</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment">  /// executed resources.</span></div>
<div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a4599f249d884fc1c33a8c7d641ed86a7">  680</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SchedBoundary.html#a4599f249d884fc1c33a8c7d641ed86a7">getCriticalCount</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    <span class="keywordflow">if</span> (!ZoneCritResIdx)</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;      <span class="keywordflow">return</span> RetiredMOps * <a class="code" href="classllvm_1_1SchedBoundary.html#a3e9e2fcb68f7063b63e67dd34b8fa00f">SchedModel</a>-&gt;<a class="code" href="classllvm_1_1TargetSchedModel.html#acfdce107adb48e168830b94af8db14c8">getMicroOpFactor</a>();</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SchedBoundary.html#aba2f5d5dc31ddcf8c25f9b57df272551">getResourceCount</a>(ZoneCritResIdx);</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  }</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment">  /// Get a scaled count for the minimum execution time of the scheduled</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment">  /// micro-ops that are ready to execute by getExecutedCount. Notice the</span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment">  /// feedback loop.</span></div>
<div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a325a9453ce3186de96a2762fce83bfb6">  689</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SchedBoundary.html#a325a9453ce3186de96a2762fce83bfb6">getExecutedCount</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    <span class="keywordflow">return</span> std::max(CurrCycle * <a class="code" href="classllvm_1_1SchedBoundary.html#a3e9e2fcb68f7063b63e67dd34b8fa00f">SchedModel</a>-&gt;<a class="code" href="classllvm_1_1TargetSchedModel.html#a394404bde05100988bcffcb2ea37de29">getLatencyFactor</a>(),</div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;                    MaxExecutedResCount);</div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  }</div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div>
<div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a39c479ff7825b15341734702091e617c">  694</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SchedBoundary.html#a39c479ff7825b15341734702091e617c">getZoneCritResIdx</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> ZoneCritResIdx; }</div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  <span class="comment">// Is the scheduled region resource limited vs. latency limited.</span></div>
<div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a621f750e4c9c7ffb2487fa742236c919">  697</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SchedBoundary.html#a621f750e4c9c7ffb2487fa742236c919">isResourceLimited</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> IsResourceLimited; }</div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">  /// Get the difference between the given SUnit&#39;s ready time and the current</span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">  /// cycle.</span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SchedBoundary.html#a4a674627365b72b17a9b2e0a99d40ce1">getLatencyStallCycles</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;</div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SchedBoundary.html#ab8c2e7f14a48089c59ce9c3e160acbac">getNextResourceCycle</a>(<span class="keywordtype">unsigned</span> PIdx, <span class="keywordtype">unsigned</span> Cycles);</div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SchedBoundary.html#adb8558f52662b83fe081b34b1f31fb20">checkHazard</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;</div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SchedBoundary.html#a4e57bf16f8ed97dbbdc4d48655455b3c">findMaxLatency</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SUnit*&gt;</a> ReadySUs);</div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;</div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SchedBoundary.html#a5af50e4260bb23b1035c52c186fdcc8b">getOtherResourceCount</a>(<span class="keywordtype">unsigned</span> &amp;OtherCritIdx);</div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SchedBoundary.html#abf6818408355641447d02e6b68cecdfc">releaseNode</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">unsigned</span> ReadyCycle);</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SchedBoundary.html#a18bdef2cffd33d5496af689306b3e320">releaseTopNode</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;</div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SchedBoundary.html#a0dbb9ec1f114abbb5818d81ba3695ee1">releaseBottomNode</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SchedBoundary.html#abb74f3d3a30e2ae598ec8a782d9031e8">bumpCycle</a>(<span class="keywordtype">unsigned</span> NextCycle);</div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;</div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SchedBoundary.html#a2e4f8d7ebc77cdaa0241f46d01e7375b">incExecutedResources</a>(<span class="keywordtype">unsigned</span> PIdx, <span class="keywordtype">unsigned</span> Count);</div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SchedBoundary.html#ac1e943e12b0a4d1f19e2a3c9f9ab265d">countResource</a>(<span class="keywordtype">unsigned</span> PIdx, <span class="keywordtype">unsigned</span> Cycles, <span class="keywordtype">unsigned</span> ReadyCycle);</div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;</div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SchedBoundary.html#a6b1771cf492495f8f82727657c68e571">bumpNode</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SchedBoundary.html#a155166a788cfe0d992af6f2e21e6118e">releasePending</a>();</div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;</div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SchedBoundary.html#ae28da0579ee268c38eb2a5ababa222fa">removeReady</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">  /// Call this before applying any other heuristics to the Available queue.</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">  /// Updates the Available/Pending Q&#39;s if necessary and returns the single</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">  /// available instruction, or NULL if there are multiple candidates.</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="classllvm_1_1SchedBoundary.html#a744d69baffaf2903667eb65cf07a6814">pickOnlyChoice</a>();</div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SchedBoundary.html#aebafab3a0f1d8fc1ceb2c0a5f1000aec">dumpScheduledState</a>();</div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor"></span>};</div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment">/// Base class for GenericScheduler. This class maintains information about</span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">/// scheduling candidates based on TargetSchedModel making it easy to implement</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">/// heuristics for either preRA or postRA scheduling.</span></div>
<div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericSchedulerBase.html">  742</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1GenericSchedulerBase.html">GenericSchedulerBase</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> {</div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment">  /// Represent the type of SchedCandidate found within a single queue.</span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment">  /// pickNodeBidirectional depends on these listed by decreasing priority.</span></div>
<div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54f">  746</a></span>&#160;<span class="comment"></span>  <span class="keyword">enum</span> <a class="code" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54f">CandReason</a> {</div>
<div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54faed8b719fe1a669c2fed4bacc6f46e8df">  747</a></span>&#160;    <a class="code" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa810d389a7def234e94c2631683ab0ece">NoCand</a>, <a class="code" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54faee4fcb08b686fc009297fbfcf21d6048">PhysRegCopy</a>, <a class="code" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa01d264553167fb005aba23a6d2a6e9bb">RegExcess</a>, <a class="code" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa974161ce84e375b6d40bd8855c29dd7f">RegCritical</a>, <a class="code" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fab6aae8902e724a36ed16d537784777a2">Stall</a>, <a class="code" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa5a905614458af47ec4a5054a53d23e1b">Cluster</a>, <a class="code" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54faed8b719fe1a669c2fed4bacc6f46e8df">Weak</a>, <a class="code" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa01ef8d8423fe645e50ad5a179b4f4483">RegMax</a>,</div>
<div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa56637d3435d7e1953a615371cfe4d5ec">  748</a></span>&#160;    <a class="code" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa56637d3435d7e1953a615371cfe4d5ec">ResourceReduce</a>, <a class="code" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa07409a8a5b9657af23f0a1c962f5c0c1">ResourceDemand</a>, <a class="code" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa8ea4d71243c1b82d5e35065d580c1e49">BotHeightReduce</a>, <a class="code" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fad3c3c8a47c777d0f591ca18eaf7000d4">BotPathReduce</a>,</div>
<div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa768a7f66e30d6b2d2d81ab1af56bf6c4">  749</a></span>&#160;    <a class="code" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fafb16e35278ff80f34d2ad9889213b406">TopDepthReduce</a>, <a class="code" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa768a7f66e30d6b2d2d81ab1af56bf6c4">TopPathReduce</a>, <a class="code" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54faf9d4eb6d4d0ca011ccbb24f139c9bf73">NextDefUse</a>, <a class="code" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54faa00a8e5741a604eb07320e981473b4e7">NodeOrder</a>};</div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;</div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor"></span>  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="classllvm_1_1GenericSchedulerBase.html#a9df77ae80f822b788cb2464992a05bc1">getReasonStr</a>(<a class="code" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54f">GenericSchedulerBase::CandReason</a> Reason);</div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment">  /// Policy for scheduling the next instruction in the candidate&#39;s zone.</span></div>
<div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">  756</a></span>&#160;<span class="comment"></span>  <span class="keyword">struct </span><a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> {</div>
<div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#acd9f1ecfaa9db2800e6fe15a385b4a6f">  757</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#acd9f1ecfaa9db2800e6fe15a385b4a6f">ReduceLatency</a>;</div>
<div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a413ba6a1fb7916faa6b5d34aa4397d9b">  758</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a413ba6a1fb7916faa6b5d34aa4397d9b">ReduceResIdx</a>;</div>
<div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a61f080e69dc94a237cc49b7a3ca8c558">  759</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a61f080e69dc94a237cc49b7a3ca8c558">DemandResIdx</a>;</div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div>
<div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#af7489f8ed5cf99479f4235df89695b0e">  761</a></span>&#160;    <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#af7489f8ed5cf99479f4235df89695b0e">CandPolicy</a>(): <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#acd9f1ecfaa9db2800e6fe15a385b4a6f">ReduceLatency</a>(<a class="code" href="ConvertUTF_8c.html#a3898a228575af19a9b2052f2b3677dce">false</a>), <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a413ba6a1fb7916faa6b5d34aa4397d9b">ReduceResIdx</a>(0), <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a61f080e69dc94a237cc49b7a3ca8c558">DemandResIdx</a>(0) {}</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  };</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment">  /// Status of an instruction&#39;s critical resource consumption.</span></div>
<div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html">  765</a></span>&#160;<span class="comment"></span>  <span class="keyword">struct </span><a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html">SchedResourceDelta</a> {</div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;    <span class="comment">// Count critical resources in the scheduled region required by SU.</span></div>
<div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a3ffd08e01bba20c9af1ae13630ed7acd">  767</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a3ffd08e01bba20c9af1ae13630ed7acd">CritResources</a>;</div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;</div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;    <span class="comment">// Count critical resources from another region consumed by SU.</span></div>
<div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#ab660550157a92f83f7b4f2db2d2d9304">  770</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#ab660550157a92f83f7b4f2db2d2d9304">DemandedResources</a>;</div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;</div>
<div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a89f823cf884b876eb1415c04df4bcce3">  772</a></span>&#160;    <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a89f823cf884b876eb1415c04df4bcce3">SchedResourceDelta</a>(): <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a3ffd08e01bba20c9af1ae13630ed7acd">CritResources</a>(0), <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#ab660550157a92f83f7b4f2db2d2d9304">DemandedResources</a>(0) {}</div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;</div>
<div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a51da017f89793bfb1029e3396779160d">  774</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a51da017f89793bfb1029e3396779160d">operator==</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html">SchedResourceDelta</a> &amp;RHS)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a3ffd08e01bba20c9af1ae13630ed7acd">CritResources</a> == RHS.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a3ffd08e01bba20c9af1ae13630ed7acd">CritResources</a></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;        &amp;&amp; <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#ab660550157a92f83f7b4f2db2d2d9304">DemandedResources</a> == RHS.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#ab660550157a92f83f7b4f2db2d2d9304">DemandedResources</a>;</div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;    }</div>
<div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a5a51bdac4b81e29df2e04f2466060b75">  778</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a5a51bdac4b81e29df2e04f2466060b75">operator!=</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html">SchedResourceDelta</a> &amp;RHS)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;      <span class="keywordflow">return</span> !<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a51da017f89793bfb1029e3396779160d">operator==</a>(RHS);</div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    }</div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  };</div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">  /// Store the state used by GenericScheduler heuristics, required for the</span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment">  /// lifetime of one invocation of pickNode().</span></div>
<div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">  785</a></span>&#160;<span class="comment"></span>  <span class="keyword">struct </span><a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> {</div>
<div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ae861d440b366cf033d7f2764b2b34be0">  786</a></span>&#160;    <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ae861d440b366cf033d7f2764b2b34be0">Policy</a>;</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;</div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;    <span class="comment">// The best SUnit candidate.</span></div>
<div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">  789</a></span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>;</div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;</div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;    <span class="comment">// The reason for this candidate.</span></div>
<div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">  792</a></span>&#160;    <a class="code" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54f">CandReason</a> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a>;</div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;</div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;    <span class="comment">// Set of reasons that apply to multiple candidates.</span></div>
<div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a800b99312d2139f6c0061d8ae7ef60cb">  795</a></span>&#160;    uint32_t <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a800b99312d2139f6c0061d8ae7ef60cb">RepeatReasonSet</a>;</div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;</div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    <span class="comment">// Register pressure values for the best candidate.</span></div>
<div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">  798</a></span>&#160;    <a class="code" href="structllvm_1_1RegPressureDelta.html">RegPressureDelta</a> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>;</div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;</div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    <span class="comment">// Critical resource consumption of the best candidate.</span></div>
<div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ab86856838bf1e1577210f03d35273ccb">  801</a></span>&#160;    <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html">SchedResourceDelta</a> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ab86856838bf1e1577210f03d35273ccb">ResDelta</a>;</div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;</div>
<div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a9cf557f25cde4f4180878dcf7731e7b1">  803</a></span>&#160;    <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a9cf557f25cde4f4180878dcf7731e7b1">SchedCandidate</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> &amp;policy)</div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;      : <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ae861d440b366cf033d7f2764b2b34be0">Policy</a>(policy), <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>(nullptr), <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a>(<a class="code" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa810d389a7def234e94c2631683ab0ece">NoCand</a>), <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a800b99312d2139f6c0061d8ae7ef60cb">RepeatReasonSet</a>(0) {}</div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div>
<div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a1c013ed94e1b666194adcc8554e1bafd">  806</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a1c013ed94e1b666194adcc8554e1bafd">isValid</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>; }</div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    <span class="comment">// Copy the status of another candidate without changing policy.</span></div>
<div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a294e77c4f7245940981e5e259045c7c0">  809</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a294e77c4f7245940981e5e259045c7c0">setBest</a>(<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;Best) {</div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;      <a class="code" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(Best.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> != <a class="code" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa810d389a7def234e94c2631683ab0ece">NoCand</a> &amp;&amp; <span class="stringliteral">&quot;uninitialized Sched candidate&quot;</span>);</div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;      <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a> = Best.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>;</div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;      <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> = Best.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a>;</div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;      <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a> = Best.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>;</div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;      <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ab86856838bf1e1577210f03d35273ccb">ResDelta</a> = Best.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ab86856838bf1e1577210f03d35273ccb">ResDelta</a>;</div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;    }</div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;</div>
<div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ac491f122fca4d46957de385de4256331">  817</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ac491f122fca4d46957de385de4256331">isRepeat</a>(<a class="code" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54f">CandReason</a> R) { <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a800b99312d2139f6c0061d8ae7ef60cb">RepeatReasonSet</a> &amp; (1 &lt;&lt; R); }</div>
<div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a280771914dc8dedfdc447e63ce64d9cc">  818</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a280771914dc8dedfdc447e63ce64d9cc">setRepeat</a>(<a class="code" href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54f">CandReason</a> R) { <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a800b99312d2139f6c0061d8ae7ef60cb">RepeatReasonSet</a> |= (1 &lt;&lt; R); }</div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;</div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a47cc8c89db10ac27483585cd61cf4f91">initResourceDelta</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *DAG,</div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *<a class="code" href="classllvm_1_1GenericSchedulerBase.html#a9730ea0068843718868a8667f52e3680">SchedModel</a>);</div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;  };</div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;</div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="keyword">protected</span>:</div>
<div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericSchedulerBase.html#ad0f9f52bf2f7c54d9546cedd1c47ef45">  825</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="classllvm_1_1GenericSchedulerBase.html#ad0f9f52bf2f7c54d9546cedd1c47ef45">Context</a>;</div>
<div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericSchedulerBase.html#a9730ea0068843718868a8667f52e3680">  826</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *<a class="code" href="classllvm_1_1GenericSchedulerBase.html#a9730ea0068843718868a8667f52e3680">SchedModel</a>;</div>
<div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericSchedulerBase.html#ae9476ffbc2f3f195a2116b13f3186194">  827</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae9476ffbc2f3f195a2116b13f3186194">TRI</a>;</div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;</div>
<div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericSchedulerBase.html#a3cab76d375dbb626e5179b96f84fd3dc">  829</a></span>&#160;  <a class="code" href="structllvm_1_1SchedRemainder.html">SchedRemainder</a> <a class="code" href="classllvm_1_1GenericSchedulerBase.html#a3cab76d375dbb626e5179b96f84fd3dc">Rem</a>;</div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="keyword">protected</span>:</div>
<div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericSchedulerBase.html#abf7a31296b8d3ede091a25b7777c3a15">  831</a></span>&#160;  <a class="code" href="classllvm_1_1GenericSchedulerBase.html#abf7a31296b8d3ede091a25b7777c3a15">GenericSchedulerBase</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="namespacellvm_1_1CallingConv.html#a543c358964f4cd0315b2354f7d74e829afd841a49aec1539bc88abc8ff9e170fb">C</a>):</div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;    <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ad0f9f52bf2f7c54d9546cedd1c47ef45">Context</a>(C), <a class="code" href="classllvm_1_1GenericSchedulerBase.html#a9730ea0068843718868a8667f52e3680">SchedModel</a>(nullptr), <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae9476ffbc2f3f195a2116b13f3186194">TRI</a>(nullptr) {}</div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;</div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1GenericSchedulerBase.html#a8668556014566994c07b21391762551b">setPolicy</a>(CandPolicy &amp;Policy, <span class="keywordtype">bool</span> IsPostRA, <a class="code" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> &amp;CurrZone,</div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;                 <a class="code" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> *OtherZone);</div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;</div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1GenericSchedulerBase.html#a0fc28b204833d49b88dbeceb366b7439">traceCandidate</a>(<span class="keyword">const</span> SchedCandidate &amp;Cand);</div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor"></span>};</div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment">/// GenericScheduler shrinks the unscheduled zone using heuristics to balance</span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment">/// the schedule.</span></div>
<div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html">  844</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1GenericScheduler.html">GenericScheduler</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1GenericSchedulerBase.html">GenericSchedulerBase</a> {</div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a> *DAG;</div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;</div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;  <span class="comment">// State of the top and bottom scheduled instruction boundaries.</span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;  <a class="code" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> Top;</div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;  <a class="code" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> Bot;</div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;</div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;  <a class="code" href="structllvm_1_1MachineSchedPolicy.html">MachineSchedPolicy</a> RegionPolicy;</div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#ae8dd2d1a734d828faa812af4a9a135e3">  853</a></span>&#160;  <a class="code" href="classllvm_1_1GenericScheduler.html#ae8dd2d1a734d828faa812af4a9a135e3">GenericScheduler</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="namespacellvm_1_1CallingConv.html#a543c358964f4cd0315b2354f7d74e829afd841a49aec1539bc88abc8ff9e170fb">C</a>):</div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;    <a class="code" href="classllvm_1_1GenericSchedulerBase.html">GenericSchedulerBase</a>(C), DAG(nullptr), Top(<a class="code" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a>::TopQID, <span class="stringliteral">&quot;TopQ&quot;</span>),</div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    Bot(<a class="code" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a>::BotQID, <span class="stringliteral">&quot;BotQ&quot;</span>) {}</div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;</div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1GenericScheduler.html#ac8e2225e71c3b7d40575a2ab9bfffc78">initPolicy</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> Begin,</div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;                  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> End,</div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;                  <span class="keywordtype">unsigned</span> NumRegionInstrs) <span class="keyword">override</span>;</div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;</div>
<div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#ab1ad1eb71432f2b381687717ced8b052">  861</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1GenericScheduler.html#ab1ad1eb71432f2b381687717ced8b052">shouldTrackPressure</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;    <span class="keywordflow">return</span> RegionPolicy.<a class="code" href="structllvm_1_1MachineSchedPolicy.html#aee4e3964174cee8cf362508ccef135ca">ShouldTrackPressure</a>;</div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  }</div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;</div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1GenericScheduler.html#aa8cddd2ea015f8177a8395035f87e332">initialize</a>(<a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *dag) <span class="keyword">override</span>;</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="classllvm_1_1GenericScheduler.html#ad4cc558b6cbcc4e9cea5df915c197e14">pickNode</a>(<span class="keywordtype">bool</span> &amp;IsTopNode) <span class="keyword">override</span>;</div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;</div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1GenericScheduler.html#adf574ab3455d7292bed998d8ba50bfeb">schedNode</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> IsTopNode) <span class="keyword">override</span>;</div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;</div>
<div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#acc4369e500d02fac8e313e69947b2611">  871</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1GenericScheduler.html#acc4369e500d02fac8e313e69947b2611">releaseTopNode</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> override </span>{</div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;    Top.<a class="code" href="classllvm_1_1SchedBoundary.html#a18bdef2cffd33d5496af689306b3e320">releaseTopNode</a>(SU);</div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;  }</div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;</div>
<div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#a779430fb54fa19f8bf9d94d1618bf7f5">  875</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1GenericScheduler.html#a779430fb54fa19f8bf9d94d1618bf7f5">releaseBottomNode</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> override </span>{</div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;    Bot.<a class="code" href="classllvm_1_1SchedBoundary.html#a0dbb9ec1f114abbb5818d81ba3695ee1">releaseBottomNode</a>(SU);</div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;  }</div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;</div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1GenericScheduler.html#ac047246e76df6b86564a6b62c2403aef">registerRoots</a>() <span class="keyword">override</span>;</div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;</div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="keyword">protected</span>:</div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1GenericScheduler.html#a0aa33f27fbf7be1e7e53512ceb6de885">checkAcyclicLatency</a>();</div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;</div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1GenericScheduler.html#a2fbd00688d0bfd1d2fbc1ae4a00eaeef">tryCandidate</a>(SchedCandidate &amp;Cand,</div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;                    SchedCandidate &amp;TryCand,</div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;                    <a class="code" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> &amp;Zone,</div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;RPTracker,</div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;                    <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;TempTracker);</div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;</div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="classllvm_1_1GenericScheduler.html#aef82bce77971408815c3b90979188d1e">pickNodeBidirectional</a>(<span class="keywordtype">bool</span> &amp;IsTopNode);</div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1GenericScheduler.html#a163afd185440cf8b8e945181a04211d2">pickNodeFromQueue</a>(<a class="code" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> &amp;Zone,</div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;RPTracker,</div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;                         SchedCandidate &amp;Candidate);</div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;</div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1GenericScheduler.html#ab9dff284d88c916bc11fbdd65a9a5659">reschedulePhysRegCopies</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> isTop);</div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;};</div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="comment">/// PostGenericScheduler - Interface to the scheduling algorithm used by</span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment">/// ScheduleDAGMI.</span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="comment">/// Callbacks from ScheduleDAGMI:</span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment">///   initPolicy -&gt; initialize(DAG) -&gt; registerRoots -&gt; pickNode ...</span></div>
<div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="classllvm_1_1PostGenericScheduler.html">  904</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1PostGenericScheduler.html">PostGenericScheduler</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1GenericSchedulerBase.html">GenericSchedulerBase</a> {</div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *DAG;</div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;  <a class="code" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> Top;</div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SUnit*, 8&gt;</a> BotRoots;</div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="classllvm_1_1PostGenericScheduler.html#ac8d3e1ce009ee1e50dfd8897346404bb">  909</a></span>&#160;  <a class="code" href="classllvm_1_1PostGenericScheduler.html#ac8d3e1ce009ee1e50dfd8897346404bb">PostGenericScheduler</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="namespacellvm_1_1CallingConv.html#a543c358964f4cd0315b2354f7d74e829afd841a49aec1539bc88abc8ff9e170fb">C</a>):</div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;    <a class="code" href="classllvm_1_1GenericSchedulerBase.html">GenericSchedulerBase</a>(C), Top(<a class="code" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a>::TopQID, <span class="stringliteral">&quot;TopQ&quot;</span>) {}</div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;</div>
<div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="classllvm_1_1PostGenericScheduler.html#ab3046d5426b3d88908f7f429878538ce">  912</a></span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1PostGenericScheduler.html#ab3046d5426b3d88908f7f429878538ce">~PostGenericScheduler</a>() {}</div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;</div>
<div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="classllvm_1_1PostGenericScheduler.html#ae4758631028c5ed6276e33ac9dccb4bf">  914</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PostGenericScheduler.html#ae4758631028c5ed6276e33ac9dccb4bf">initPolicy</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> Begin,</div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;                  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> End,</div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;                  <span class="keywordtype">unsigned</span> NumRegionInstrs)<span class="keyword"> override </span>{</div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;    <span class="comment">/* no configurable policy */</span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;  };</div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment">  /// PostRA scheduling does not track pressure.</span></div>
<div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="classllvm_1_1PostGenericScheduler.html#a166bd59cd27ad6b2986ca7d7482e3013">  921</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PostGenericScheduler.html#a166bd59cd27ad6b2986ca7d7482e3013">shouldTrackPressure</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;</div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PostGenericScheduler.html#a744ad04adf5ae507a33542ec18b0d97f">initialize</a>(<a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5ada09b995722faae2fac3dacfddd27999">Dag</a>) <span class="keyword">override</span>;</div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;</div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PostGenericScheduler.html#aee5ca47cbb46d1237ce496179411b03e">registerRoots</a>() <span class="keyword">override</span>;</div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;</div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="classllvm_1_1PostGenericScheduler.html#af8a37b0efa51cfd3f6b4729e3298de7f">pickNode</a>(<span class="keywordtype">bool</span> &amp;IsTopNode) <span class="keyword">override</span>;</div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;</div>
<div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="classllvm_1_1PostGenericScheduler.html#a1e662247e5a490eb442f3c3fdc03fc55">  929</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PostGenericScheduler.html#a1e662247e5a490eb442f3c3fdc03fc55">scheduleTree</a>(<span class="keywordtype">unsigned</span> SubtreeID)<span class="keyword"> override </span>{</div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;    <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;PostRA scheduler does not support subtree analysis.&quot;</span>);</div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;  }</div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;</div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PostGenericScheduler.html#a19c13266ab002ad2ce608573c4d2c98e">schedNode</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> IsTopNode) <span class="keyword">override</span>;</div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;</div>
<div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="classllvm_1_1PostGenericScheduler.html#a7b2207fcd69085e114fe45fb49276ff2">  935</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PostGenericScheduler.html#a7b2207fcd69085e114fe45fb49276ff2">releaseTopNode</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> override </span>{</div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;    Top.<a class="code" href="classllvm_1_1SchedBoundary.html#a18bdef2cffd33d5496af689306b3e320">releaseTopNode</a>(SU);</div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;  }</div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;</div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;  <span class="comment">// Only called for roots.</span></div>
<div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="classllvm_1_1PostGenericScheduler.html#ac32bc6bea26f0dc3cc421145f6c41af6">  940</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PostGenericScheduler.html#ac32bc6bea26f0dc3cc421145f6c41af6">releaseBottomNode</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> override </span>{</div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;    BotRoots.push_back(SU);</div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  }</div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;</div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="keyword">protected</span>:</div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PostGenericScheduler.html#ad9f7d64df62c7391f08ec630ea104e71">tryCandidate</a>(SchedCandidate &amp;Cand, SchedCandidate &amp;TryCand);</div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;</div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PostGenericScheduler.html#ac0ed66e777f4e48ebe10a98a82db746b">pickNodeFromQueue</a>(SchedCandidate &amp;Cand);</div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;};</div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;} <span class="comment">// namespace llvm</span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;</div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_a401073e8c15613250bd3613b3ab1a54faf9d4eb6d4d0ca011ccbb24f139c9bf73"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54faf9d4eb6d4d0ca011ccbb24f139c9bf73">llvm::GenericSchedulerBase::NextDefUse</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00749">MachineScheduler.h:749</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a21c7721fcb12ebb55872b86d33e61e27"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a21c7721fcb12ebb55872b86d33e61e27">llvm::ScheduleDAGMILive::computeDFSResult</a></div><div class="ttdeci">void computeDFSResult()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01080">MachineScheduler.cpp:1080</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a90ffd918ef80c711049758b2064e15c4"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a90ffd918ef80c711049758b2064e15c4">llvm::ScheduleDAGMI::releaseSucc</a></div><div class="ttdeci">void releaseSucc(SUnit *SU, SDep *SuccEdge)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00530">MachineScheduler.cpp:530</a></div></div>
<div class="ttc" id="classllvm_1_1PostGenericScheduler_html_ae4758631028c5ed6276e33ac9dccb4bf"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#ae4758631028c5ed6276e33ac9dccb4bf">llvm::PostGenericScheduler::initPolicy</a></div><div class="ttdeci">void initPolicy(MachineBasicBlock::iterator Begin, MachineBasicBlock::iterator End, unsigned NumRegionInstrs) override</div><div class="ttdoc">Optionally override the per-region scheduling policy. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00914">MachineScheduler.h:914</a></div></div>
<div class="ttc" id="classllvm_1_1PostGenericScheduler_html_a19c13266ab002ad2ce608573c4d2c98e"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#a19c13266ab002ad2ce608573c4d2c98e">llvm::PostGenericScheduler::schedNode</a></div><div class="ttdeci">void schedNode(SUnit *SU, bool IsTopNode) override</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03010">MachineScheduler.cpp:3010</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html_a42eed718d961aaef1f3715e91e3ccaf7"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#a42eed718d961aaef1f3715e91e3ccaf7">llvm::MachineSchedStrategy::initialize</a></div><div class="ttdeci">virtual void initialize(ScheduleDAGMI *DAG)=0</div><div class="ttdoc">Initialize the strategy after building the DAG for a new region. </div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_a163afd185440cf8b8e945181a04211d2"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#a163afd185440cf8b8e945181a04211d2">llvm::GenericScheduler::pickNodeFromQueue</a></div><div class="ttdeci">void pickNodeFromQueue(SchedBoundary &amp;Zone, const RegPressureTracker &amp;RPTracker, SchedCandidate &amp;Candidate)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02687">MachineScheduler.cpp:2687</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_a401073e8c15613250bd3613b3ab1a54faee4fcb08b686fc009297fbfcf21d6048"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54faee4fcb08b686fc009297fbfcf21d6048">llvm::GenericSchedulerBase::PhysRegCopy</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00747">MachineScheduler.h:747</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_ad4863d625621382105fd66cd82810588"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#ad4863d625621382105fd66cd82810588">llvm::SchedBoundary::reset</a></div><div class="ttdeci">void reset()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01573">MachineScheduler.cpp:1573</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html">llvm::GenericSchedulerBase</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00742">MachineScheduler.h:742</a></div></div>
<div class="ttc" id="ScheduleDAGInstrs_8h_html"><div class="ttname"><a href="ScheduleDAGInstrs_8h.html">ScheduleDAGInstrs.h</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html_ac66a5fd1e8991685c46cfc1652bfeeaf"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#ac66a5fd1e8991685c46cfc1652bfeeaf">llvm::MachineSchedContext::~MachineSchedContext</a></div><div class="ttdeci">virtual ~MachineSchedContext()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00095">MachineScheduler.cpp:95</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html">llvm::SchedBoundary</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00553">MachineScheduler.h:553</a></div></div>
<div class="ttc" id="classllvm_1_1PostGenericScheduler_html"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html">llvm::PostGenericScheduler</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00904">MachineScheduler.h:904</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_abf7a31296b8d3ede091a25b7777c3a15"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#abf7a31296b8d3ede091a25b7777c3a15">llvm::GenericSchedulerBase::GenericSchedulerBase</a></div><div class="ttdeci">GenericSchedulerBase(const MachineSchedContext *C)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00831">MachineScheduler.h:831</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a18bdef2cffd33d5496af689306b3e320"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a18bdef2cffd33d5496af689306b3e320">llvm::SchedBoundary::releaseTopNode</a></div><div class="ttdeci">void releaseTopNode(SUnit *SU)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01789">MachineScheduler.cpp:1789</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_ad0f9f52bf2f7c54d9546cedd1c47ef45"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ad0f9f52bf2f7c54d9546cedd1c47ef45">llvm::GenericSchedulerBase::Context</a></div><div class="ttdeci">const MachineSchedContext * Context</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00825">MachineScheduler.h:825</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_aef82bce77971408815c3b90979188d1e"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#aef82bce77971408815c3b90979188d1e">llvm::GenericScheduler::pickNodeBidirectional</a></div><div class="ttdeci">SUnit * pickNodeBidirectional(bool &amp;IsTopNode)</div><div class="ttdoc">Pick the best candidate node from either the top or bottom queue. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02713">MachineScheduler.cpp:2713</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedPolicy_html_aee4e3964174cee8cf362508ccef135ca"><div class="ttname"><a href="structllvm_1_1MachineSchedPolicy.html#aee4e3964174cee8cf362508ccef135ca">llvm::MachineSchedPolicy::ShouldTrackPressure</a></div><div class="ttdeci">bool ShouldTrackPressure</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00152">MachineScheduler.h:152</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedPolicy_html_a47ee8ec29daa3551f798ff4449fbf4d5"><div class="ttname"><a href="structllvm_1_1MachineSchedPolicy.html#a47ee8ec29daa3551f798ff4449fbf4d5">llvm::MachineSchedPolicy::OnlyBottomUp</a></div><div class="ttdeci">bool OnlyBottomUp</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00157">MachineScheduler.h:157</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html_a870625307391612fc91db410cf9820b0"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#a870625307391612fc91db410cf9820b0">llvm::MachineSchedStrategy::releaseTopNode</a></div><div class="ttdeci">virtual void releaseTopNode(SUnit *SU)=0</div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a86daf2b1fb72fdd9a8785a4042ac1457"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a86daf2b1fb72fdd9a8785a4042ac1457">llvm::ScheduleDAGMILive::initRegPressure</a></div><div class="ttdeci">void initRegPressure()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00857">MachineScheduler.cpp:857</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a5d7e71cf32573e6b1762b5a1d82a1cf5"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a5d7e71cf32573e6b1762b5a1d82a1cf5">llvm::ScheduleDAGMI::schedule</a></div><div class="ttdeci">void schedule() override</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00653">MachineScheduler.cpp:653</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00086">MachineFunction.h:86</a></div></div>
<div class="ttc" id="structllvm_1_1SchedRemainder_html_a55cad625d59b0f4452d893b4a25c66b6"><div class="ttname"><a href="structllvm_1_1SchedRemainder.html#a55cad625d59b0f4452d893b4a25c66b6">llvm::SchedRemainder::init</a></div><div class="ttdeci">void init(ScheduleDAGMI *DAG, const TargetSchedModel *SchedModel)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01607">MachineScheduler.cpp:1607</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_abf783b191bf4396c73833a768eaf2a0c"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#abf783b191bf4396c73833a768eaf2a0c">llvm::ReadyQueue::isInQueue</a></div><div class="ttdeci">bool isInQueue(SUnit *SU) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00487">MachineScheduler.h:487</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_ac45f2cf968b887190985a0d8d9544cf4"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#ac45f2cf968b887190985a0d8d9544cf4">llvm::SchedBoundary::getCurrCycle</a></div><div class="ttdeci">unsigned getCurrCycle() const </div><div class="ttdoc">Number of cycles to issue the instructions scheduled in this zone. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00651">MachineScheduler.h:651</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_a401073e8c15613250bd3613b3ab1a54fa768a7f66e30d6b2d2d81ab1af56bf6c4"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa768a7f66e30d6b2d2d81ab1af56bf6c4">llvm::GenericSchedulerBase::TopPathReduce</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00749">MachineScheduler.h:749</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a0d0a822d2d2469ed482d51cb5cba1856"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a0d0a822d2d2469ed482d51cb5cba1856">llvm::ScheduleDAGMI::Topo</a></div><div class="ttdeci">ScheduleDAGTopologicalSort Topo</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00229">MachineScheduler.h:229</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_ac8abe1b0d869087bd0c14a6637356dc0"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#ac8abe1b0d869087bd0c14a6637356dc0">llvm::ScheduleDAGMI::CurrentTop</a></div><div class="ttdeci">MachineBasicBlock::iterator CurrentTop</div><div class="ttdoc">The top of the unscheduled zone. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00235">MachineScheduler.h:235</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html_a9334842806d97bee74af8752ebe19fbe"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#a9334842806d97bee74af8752ebe19fbe">llvm::MachineSchedContext::MLI</a></div><div class="ttdeci">const MachineLoopInfo * MLI</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00103">MachineScheduler.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1PostGenericScheduler_html_ab3046d5426b3d88908f7f429878538ce"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#ab3046d5426b3d88908f7f429878538ce">llvm::PostGenericScheduler::~PostGenericScheduler</a></div><div class="ttdeci">virtual ~PostGenericScheduler()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00912">MachineScheduler.h:912</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_aee52f5609e42b46f4d3bff971cbdf8e2"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#aee52f5609e42b46f4d3bff971cbdf8e2">llvm::ScheduleDAGMILive::isTrackingPressure</a></div><div class="ttdeci">bool isTrackingPressure() const </div><div class="ttdoc">Return true if register pressure tracking is enabled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00394">MachineScheduler.h:394</a></div></div>
<div class="ttc" id="classllvm_1_1PostGenericScheduler_html_a7b2207fcd69085e114fe45fb49276ff2"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#a7b2207fcd69085e114fe45fb49276ff2">llvm::PostGenericScheduler::releaseTopNode</a></div><div class="ttdeci">void releaseTopNode(SUnit *SU) override</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00935">MachineScheduler.h:935</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html_aaaecfbf710a0963f957ed2ef002caa66"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#aaaecfbf710a0963f957ed2ef002caa66">llvm::MachineSchedStrategy::~MachineSchedStrategy</a></div><div class="ttdeci">virtual ~MachineSchedStrategy()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00171">MachineScheduler.h:171</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a7bb19d3e5b68421bc97c3c4b524e7888"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a7bb19d3e5b68421bc97c3c4b524e7888">llvm::ScheduleDAGMILive::computeCyclicCriticalPath</a></div><div class="ttdeci">unsigned computeCyclicCriticalPath()</div><div class="ttdoc">Compute the cyclic critical path through the DAG. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01116">MachineScheduler.cpp:1116</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_a401073e8c15613250bd3613b3ab1a54fa07409a8a5b9657af23f0a1c962f5c0c1"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa07409a8a5b9657af23f0a1c962f5c0c1">llvm::GenericSchedulerBase::ResourceDemand</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00748">MachineScheduler.h:748</a></div></div>
<div class="ttc" id="classllvm_1_1Registry_html"><div class="ttname"><a href="classllvm_1_1Registry.html">llvm::Registry</a></div><div class="ttdef"><b>Definition:</b> <a href="Registry_8h_source.html#l00060">Registry.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_a401073e8c15613250bd3613b3ab1a54fafb16e35278ff80f34d2ad9889213b406"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fafb16e35278ff80f34d2ad9889213b406">llvm::GenericSchedulerBase::TopDepthReduce</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00749">MachineScheduler.h:749</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_a0fc28b204833d49b88dbeceb366b7439"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#a0fc28b204833d49b88dbeceb366b7439">llvm::GenericSchedulerBase::traceCandidate</a></div><div class="ttdeci">void traceCandidate(const SchedCandidate &amp;Cand)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02232">MachineScheduler.cpp:2232</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta_html_ab660550157a92f83f7b4f2db2d2d9304"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#ab660550157a92f83f7b4f2db2d2d9304">llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources</a></div><div class="ttdeci">unsigned DemandedResources</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00770">MachineScheduler.h:770</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_ac46dc81cc2feaf48751834a3dd13e33a"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#ac46dc81cc2feaf48751834a3dd13e33a">llvm::ScheduleDAGMILive::ShouldTrackPressure</a></div><div class="ttdeci">bool ShouldTrackPressure</div><div class="ttdoc">Register pressure in this region computed by initRegPressure. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00363">MachineScheduler.h:363</a></div></div>
<div class="ttc" id="namespacellvm_html_aea14d5990874fd48048ae77ae39d404e"><div class="ttname"><a href="namespacellvm.html#aea14d5990874fd48048ae77ae39d404e">llvm::MachinePassCtor</a></div><div class="ttdeci">void *(* MachinePassCtor)()</div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00026">MachinePassRegistry.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_aeb9c314de586393b2cb695733eeafc6c"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#aeb9c314de586393b2cb695733eeafc6c">llvm::ScheduleDAGInstrs::begin</a></div><div class="ttdeci">MachineBasicBlock::iterator begin() const </div><div class="ttdoc">begin - Return an iterator to the top of the current scheduling region. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00179">ScheduleDAGInstrs.h:179</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedRegistry_html_a72ce1c7e2337672002f8330681bbdf40"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html#a72ce1c7e2337672002f8330681bbdf40">llvm::MachineSchedRegistry::MachineSchedRegistry</a></div><div class="ttdeci">MachineSchedRegistry(const char *N, const char *D, ScheduleDAGCtor C)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00126">MachineScheduler.h:126</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMutation_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMutation.html">llvm::ScheduleDAGMutation</a></div><div class="ttdoc">Mutate the DAG as a postpass after normal DAG building. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00210">MachineScheduler.h:210</a></div></div>
<div class="ttc" id="structllvm_1_1SchedRemainder_html"><div class="ttname"><a href="structllvm_1_1SchedRemainder.html">llvm::SchedRemainder</a></div><div class="ttdoc">Summarize the unscheduled region. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00524">MachineScheduler.h:524</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_a08554e1e3dc7795228cff0cb44dff7aa"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#a08554e1e3dc7795228cff0cb44dff7aa">llvm::ReadyQueue::getID</a></div><div class="ttdeci">unsigned getID() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00482">MachineScheduler.h:482</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a8ec89d1b58602018ae4e1f98f980501e"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a8ec89d1b58602018ae4e1f98f980501e">llvm::SchedBoundary::~SchedBoundary</a></div><div class="ttdeci">~SchedBoundary()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01571">MachineScheduler.cpp:1571</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedRegistry_html_a4bae2c858906be8ae820a96c8de9d080"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html#a4bae2c858906be8ae820a96c8de9d080">llvm::MachineSchedRegistry::setListener</a></div><div class="ttdeci">static void setListener(MachinePassRegistryListener *L)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00140">MachineScheduler.h:140</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a4f3e434b23939cec7a3c61b45071a017"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a4f3e434b23939cec7a3c61b45071a017">llvm::SchedBoundary::DAG</a></div><div class="ttdeci">ScheduleDAGMI * DAG</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00562">MachineScheduler.h:562</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html_a1d54e917bcbe822353364a34648f5840"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#a1d54e917bcbe822353364a34648f5840">llvm::MachineSchedStrategy::shouldTrackPressure</a></div><div class="ttdeci">virtual bool shouldTrackPressure() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00180">MachineScheduler.h:180</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedRegistry_html"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html">llvm::MachineSchedRegistry</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00117">MachineScheduler.h:117</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a9539744d7a0c1681540a64e935b671dd"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a9539744d7a0c1681540a64e935b671dd">llvm::ScheduleDAGMILive::RegClassInfo</a></div><div class="ttdeci">RegisterClassInfo * RegClassInfo</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00348">MachineScheduler.h:348</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a0464e893c7a9be19f0fca7a077c7e1db"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a0464e893c7a9be19f0fca7a077c7e1db">llvm::ScheduleDAGMI::top</a></div><div class="ttdeci">MachineBasicBlock::iterator top() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00287">MachineScheduler.h:287</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a289b2c3952d36e203b99b295ebf57096"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a289b2c3952d36e203b99b295ebf57096">llvm::ScheduleDAGMILive::getTopPressure</a></div><div class="ttdeci">const IntervalPressure &amp; getTopPressure() const </div><div class="ttdoc">Get current register pressure for the top scheduled instructions. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00397">MachineScheduler.h:397</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a4199eb1baee2c5dceee751ece5991752"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a4199eb1baee2c5dceee751ece5991752">llvm::ScheduleDAGMILive::getTopRPTracker</a></div><div class="ttdeci">const RegPressureTracker &amp; getTopRPTracker() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00398">MachineScheduler.h:398</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00222">MachineScheduler.h:222</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_a401073e8c15613250bd3613b3ab1a54fad3c3c8a47c777d0f591ca18eaf7000d4"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fad3c3c8a47c777d0f591ca18eaf7000d4">llvm::GenericSchedulerBase::BotPathReduce</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00748">MachineScheduler.h:748</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a0318c90d99b85c47bc82d9e0844462f6"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a0318c90d99b85c47bc82d9e0844462f6">llvm::ScheduleDAGMI::SchedImpl</a></div><div class="ttdeci">std::unique_ptr&lt; MachineSchedStrategy &gt; SchedImpl</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00225">MachineScheduler.h:225</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_ac72836987ca2419a501ce8589512c5caa59084ad51c6205811ea250f40b1a1605"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#ac72836987ca2419a501ce8589512c5caa59084ad51c6205811ea250f40b1a1605">llvm::SchedBoundary::TopQID</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00557">MachineScheduler.h:557</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a7b96a814e15a31d49aa1cae1334ea6c7"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a7b96a814e15a31d49aa1cae1334ea6c7">llvm::ScheduleDAGMILive::getBotRPTracker</a></div><div class="ttdeci">const RegPressureTracker &amp; getBotRPTracker() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00402">MachineScheduler.h:402</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedRegistry_html_a0127a1db46894760f3e0480a0f2ee56c"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html#a0127a1db46894760f3e0480a0f2ee56c">llvm::MachineSchedRegistry::getNext</a></div><div class="ttdeci">MachineSchedRegistry * getNext() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00134">MachineScheduler.h:134</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_abfdd9a95217810c69b2557060a130318"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#abfdd9a95217810c69b2557060a130318">llvm::ScheduleDAGMI::updateQueues</a></div><div class="ttdeci">void updateQueues(SUnit *SU, bool IsTopNode)</div><div class="ttdoc">Update scheduler DAG and queues after scheduling an instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00782">MachineScheduler.cpp:782</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html_a3be6a6d3b879d048d8df6ae13c7b9698"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#a3be6a6d3b879d048d8df6ae13c7b9698">llvm::MachineSchedStrategy::schedNode</a></div><div class="ttdeci">virtual void schedNode(SUnit *SU, bool IsTopNode)=0</div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_ad3f102348942e4ca3ec057e895138609"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#ad3f102348942e4ca3ec057e895138609">llvm::SchedBoundary::Pending</a></div><div class="ttdeci">ReadyQueue Pending</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00567">MachineScheduler.h:567</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html">llvm::ScheduleDAGMILive</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00346">MachineScheduler.h:346</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_af43d8452c018a5efca43b67e5cfe523b"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#af43d8452c018a5efca43b67e5cfe523b">llvm::SchedBoundary::getDependentLatency</a></div><div class="ttdeci">unsigned getDependentLatency() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00661">MachineScheduler.h:661</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a5a3d3d075a208011a24a0918b58d7daa"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">llvm::ScheduleDAG::MF</a></div><div class="ttdeci">MachineFunction &amp; MF</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00563">ScheduleDAG.h:563</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a3409bf0565e4e88ee547cd3f3c9b49bf"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a3409bf0565e4e88ee547cd3f3c9b49bf">llvm::ScheduleDAGMI::NumInstrsScheduled</a></div><div class="ttdeci">unsigned NumInstrsScheduled</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00247">MachineScheduler.h:247</a></div></div>
<div class="ttc" id="MachinePassRegistry_8h_html"><div class="ttname"><a href="MachinePassRegistry_8h.html">MachinePassRegistry.h</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ab760185ba11bc474695d222b92373b76"><div class="ttname"><a href="classllvm_1_1SUnit.html#ab760185ba11bc474695d222b92373b76">llvm::SUnit::getHeight</a></div><div class="ttdeci">unsigned getHeight() const </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00431">ScheduleDAG.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_af0e88ec955673c8e9cacc55999ba651b"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#af0e88ec955673c8e9cacc55999ba651b">llvm::ReadyQueue::elements</a></div><div class="ttdeci">ArrayRef&lt; SUnit * &gt; elements()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00501">MachineScheduler.h:501</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervalAnalysis_8h_source.html#l00050">LiveIntervalAnalysis.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a0dbb9ec1f114abbb5818d81ba3695ee1"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a0dbb9ec1f114abbb5818d81ba3695ee1">llvm::SchedBoundary::releaseBottomNode</a></div><div class="ttdeci">void releaseBottomNode(SUnit *SU)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01796">MachineScheduler.cpp:1796</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html_aa604d18378910f87649c38841cc1531c"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#aa604d18378910f87649c38841cc1531c">llvm::MachineSchedContext::LIS</a></div><div class="ttdeci">LiveIntervals * LIS</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00107">MachineScheduler.h:107</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a3c7ce62e487f36fae75e5e10db1f9c64"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a3c7ce62e487f36fae75e5e10db1f9c64">llvm::ScheduleDAGMILive::getScheduledTrees</a></div><div class="ttdeci">BitVector &amp; getScheduledTrees()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00422">MachineScheduler.h:422</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_a401073e8c15613250bd3613b3ab1a54fa5a905614458af47ec4a5054a53d23e1b"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa5a905614458af47ec4a5054a53d23e1b">llvm::GenericSchedulerBase::Cluster</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00747">MachineScheduler.h:747</a></div></div>
<div class="ttc" id="classllvm_1_1Twine_html"><div class="ttname"><a href="classllvm_1_1Twine.html">llvm::Twine</a></div><div class="ttdef"><b>Definition:</b> <a href="Twine_8h_source.html#l00081">Twine.h:81</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html">llvm::TargetSchedModel</a></div><div class="ttdoc">Provide an instruction scheduling machine model to CodeGen passes. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00032">TargetSchedule.h:32</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html_a3c04bf922b53ed32316b9725a99a5b2f"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#a3c04bf922b53ed32316b9725a99a5b2f">llvm::MachineSchedContext::PassConfig</a></div><div class="ttdeci">const TargetPassConfig * PassConfig</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00105">MachineScheduler.h:105</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_ac10e50f4323db183cec2aa330d69f913"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#ac10e50f4323db183cec2aa330d69f913">llvm::ScheduleDAGMILive::getBotPressure</a></div><div class="ttdeci">const IntervalPressure &amp; getBotPressure() const </div><div class="ttdoc">Get current register pressure for the bottom scheduled instructions. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00401">MachineScheduler.h:401</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="ErrorHandling_8h_source.html#l00098">ErrorHandling.h:98</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00035">APInt.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a8debb4f5b4a94acbcc1b3c4af4bad70d"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a8debb4f5b4a94acbcc1b3c4af4bad70d">llvm::ScheduleDAGMILive::~ScheduleDAGMILive</a></div><div class="ttdeci">virtual ~ScheduleDAGMILive()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00831">MachineScheduler.cpp:831</a></div></div>
<div class="ttc" id="classllvm_1_1PostGenericScheduler_html_a1e662247e5a490eb442f3c3fdc03fc55"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#a1e662247e5a490eb442f3c3fdc03fc55">llvm::PostGenericScheduler::scheduleTree</a></div><div class="ttdeci">void scheduleTree(unsigned SubtreeID) override</div><div class="ttdoc">Scheduler callback to notify that a new subtree is scheduled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00929">MachineScheduler.h:929</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_a401073e8c15613250bd3613b3ab1a54fa01d264553167fb005aba23a6d2a6e9bb"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa01d264553167fb005aba23a6d2a6e9bb">llvm::GenericSchedulerBase::RegExcess</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00747">MachineScheduler.h:747</a></div></div>
<div class="ttc" id="classllvm_1_1AliasAnalysis_html"><div class="ttname"><a href="classllvm_1_1AliasAnalysis.html">llvm::AliasAnalysis</a></div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8h_source.html#l00057">AliasAnalysis.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_aec3a207144e92605c097cfddfc1ea1b4"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#aec3a207144e92605c097cfddfc1ea1b4">llvm::ScheduleDAGMILive::getPressureDiff</a></div><div class="ttdeci">PressureDiff &amp; getPressureDiff(const SUnit *SU)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00411">MachineScheduler.h:411</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_aed362d97300c9cd91f179f9c6c31c9ac"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#aed362d97300c9cd91f179f9c6c31c9ac">llvm::ScheduleDAGMI::Mutations</a></div><div class="ttdeci">std::vector&lt; std::unique_ptr&lt; ScheduleDAGMutation &gt; &gt; Mutations</div><div class="ttdoc">Ordered list of DAG postprocessing steps. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00232">MachineScheduler.h:232</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a81fbfdac1b8c1e736493b56b50853322"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">llvm::GenericSchedulerBase::SchedCandidate::RPDelta</a></div><div class="ttdeci">RegPressureDelta RPDelta</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00798">MachineScheduler.h:798</a></div></div>
<div class="ttc" id="ConvertUTF_8c_html_a3898a228575af19a9b2052f2b3677dce"><div class="ttname"><a href="ConvertUTF_8c.html#a3898a228575af19a9b2052f2b3677dce">false</a></div><div class="ttdeci">#define false</div><div class="ttdef"><b>Definition:</b> <a href="ConvertUTF_8c_source.html#l00065">ConvertUTF.c:65</a></div></div>
<div class="ttc" id="classllvm_1_1TargetPassConfig_html"><div class="ttname"><a href="classllvm_1_1TargetPassConfig.html">llvm::TargetPassConfig</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2Passes_8h_source.html#l00087">CodeGen/Passes.h:87</a></div></div>
<div class="ttc" id="structllvm_1_1SchedRemainder_html_aa3b3fd299929b7553fb7b6414efd8511"><div class="ttname"><a href="structllvm_1_1SchedRemainder.html#aa3b3fd299929b7553fb7b6414efd8511">llvm::SchedRemainder::IsAcyclicLatencyLimited</a></div><div class="ttdeci">bool IsAcyclicLatencyLimited</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00532">MachineScheduler.h:532</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedRegistry_html_ad7ffe41eb53aa1979620a40ae286f358"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html#ad7ffe41eb53aa1979620a40ae286f358">llvm::MachineSchedRegistry::FunctionPassCtor</a></div><div class="ttdeci">ScheduleDAGCtor FunctionPassCtor</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00122">MachineScheduler.h:122</a></div></div>
<div class="ttc" id="structllvm_1_1SchedRemainder_html_a70f80e11d882b79d29cfbba285fe61eb"><div class="ttname"><a href="structllvm_1_1SchedRemainder.html#a70f80e11d882b79d29cfbba285fe61eb">llvm::SchedRemainder::CriticalPath</a></div><div class="ttdeci">unsigned CriticalPath</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00526">MachineScheduler.h:526</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedRegistry_html_a79ccc8de53695c5f21c3c31340071779"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html#a79ccc8de53695c5f21c3c31340071779">llvm::MachineSchedRegistry::~MachineSchedRegistry</a></div><div class="ttdeci">~MachineSchedRegistry()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00130">MachineScheduler.h:130</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_ac8e2225e71c3b7d40575a2ab9bfffc78"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#ac8e2225e71c3b7d40575a2ab9bfffc78">llvm::GenericScheduler::initPolicy</a></div><div class="ttdeci">void initPolicy(MachineBasicBlock::iterator Begin, MachineBasicBlock::iterator End, unsigned NumRegionInstrs) override</div><div class="ttdoc">Initialize the per-region scheduling policy. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02381">MachineScheduler.cpp:2381</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedRegistry_html_a91a3db742e24ce91c6e0b147fbe4b5c0"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html#a91a3db742e24ce91c6e0b147fbe4b5c0">llvm::MachineSchedRegistry::getList</a></div><div class="ttdeci">static MachineSchedRegistry * getList()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00137">MachineScheduler.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1SchedDFSResult_html"><div class="ttname"><a href="classllvm_1_1SchedDFSResult.html">llvm::SchedDFSResult</a></div><div class="ttdoc">Compute the values of each DAG node for various metrics during DFS. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDFS_8h_source.html#l00066">ScheduleDFS.h:66</a></div></div>
<div class="ttc" id="structllvm_1_1SchedRemainder_html_a798404b9b97fe7b30a5d59cd2504d1ee"><div class="ttname"><a href="structllvm_1_1SchedRemainder.html#a798404b9b97fe7b30a5d59cd2504d1ee">llvm::SchedRemainder::CyclicCritPath</a></div><div class="ttdeci">unsigned CyclicCritPath</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00527">MachineScheduler.h:527</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a78e3672daf3301153eac2266dbc32885"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a78e3672daf3301153eac2266dbc32885">llvm::ScheduleDAGMI::enterRegion</a></div><div class="ttdeci">void enterRegion(MachineBasicBlock *bb, MachineBasicBlock::iterator begin, MachineBasicBlock::iterator end, unsigned regioninstrs) override</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00608">MachineScheduler.cpp:608</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_ae8d156802e79e1d8f76dadc3e5d265b5"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#ae8d156802e79e1d8f76dadc3e5d265b5">llvm::ScheduleDAGMILive::LiveRegionEnd</a></div><div class="ttdeci">MachineBasicBlock::iterator LiveRegionEnd</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00355">MachineScheduler.h:355</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a4599f249d884fc1c33a8c7d641ed86a7"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a4599f249d884fc1c33a8c7d641ed86a7">llvm::SchedBoundary::getCriticalCount</a></div><div class="ttdeci">unsigned getCriticalCount() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00680">MachineScheduler.h:680</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_abb74f3d3a30e2ae598ec8a782d9031e8"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#abb74f3d3a30e2ae598ec8a782d9031e8">llvm::SchedBoundary::bumpCycle</a></div><div class="ttdeci">void bumpCycle(unsigned NextCycle)</div><div class="ttdoc">Move the boundary of scheduled code by one cycle. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01804">MachineScheduler.cpp:1804</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_ac1e943e12b0a4d1f19e2a3c9f9ab265d"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#ac1e943e12b0a4d1f19e2a3c9f9ab265d">llvm::SchedBoundary::countResource</a></div><div class="ttdeci">unsigned countResource(unsigned PIdx, unsigned Cycles, unsigned ReadyCycle)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01856">MachineScheduler.cpp:1856</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_a2507266a985808e58305a3781647095e"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#a2507266a985808e58305a3781647095e">llvm::ReadyQueue::find</a></div><div class="ttdeci">iterator find(SUnit *SU)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00503">MachineScheduler.h:503</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_ad9372964d55580636efe92281b42ad6c"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">llvm::GenericSchedulerBase::SchedCandidate::Reason</a></div><div class="ttdeci">CandReason Reason</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00792">MachineScheduler.h:792</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a04a2c04f918397dbac27a79e58807136"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a04a2c04f918397dbac27a79e58807136">llvm::ScheduleDAGMILive::scheduleMI</a></div><div class="ttdeci">void scheduleMI(SUnit *SU, bool IsTopNode)</div><div class="ttdoc">Move an instruction and update register pressure. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01179">MachineScheduler.cpp:1179</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_a2fbd00688d0bfd1d2fbc1ae4a00eaeef"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#a2fbd00688d0bfd1d2fbc1ae4a00eaeef">llvm::GenericScheduler::tryCandidate</a></div><div class="ttdeci">void tryCandidate(SchedCandidate &amp;Cand, SchedCandidate &amp;TryCand, SchedBoundary &amp;Zone, const RegPressureTracker &amp;RPTracker, RegPressureTracker &amp;TempTracker)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02552">MachineScheduler.cpp:2552</a></div></div>
<div class="ttc" id="PPCInstrInfo_8cpp_html_a11cb5628e531251532f100309802a146"><div class="ttname"><a href="PPCInstrInfo_8cpp.html#a11cb5628e531251532f100309802a146">Mutation</a></div><div class="ttdeci">PowerPC VSX FMA Mutation</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8cpp_source.html#l01892">PPCInstrInfo.cpp:1892</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a461ba62db23baf1682449292b89e4fe1"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a461ba62db23baf1682449292b89e4fe1">llvm::ScheduleDAGMILive::BotRPTracker</a></div><div class="ttdeci">RegPressureTracker BotRPTracker</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00378">MachineScheduler.h:378</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_a401073e8c15613250bd3613b3ab1a54faa00a8e5741a604eb07320e981473b4e7"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54faa00a8e5741a604eb07320e981473b4e7">llvm::GenericSchedulerBase::NodeOrder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00749">MachineScheduler.h:749</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta_html_a5a51bdac4b81e29df2e04f2466060b75"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a5a51bdac4b81e29df2e04f2466060b75">llvm::GenericSchedulerBase::SchedResourceDelta::operator!=</a></div><div class="ttdeci">bool operator!=(const SchedResourceDelta &amp;RHS) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00778">MachineScheduler.h:778</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_abc9212b779e1a63764963b2ebfeaba6d"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#abc9212b779e1a63764963b2ebfeaba6d">llvm::ScheduleDAGMILive::getDFSResult</a></div><div class="ttdeci">const SchedDFSResult * getDFSResult() const </div><div class="ttdoc">Return a non-null DFS result if the scheduling strategy initialized it. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00420">MachineScheduler.h:420</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a4be5ffcd4f76d433cc753be146a872b7"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a4be5ffcd4f76d433cc753be146a872b7">llvm::ScheduleDAGMILive::buildDAGWithRegPressure</a></div><div class="ttdeci">void buildDAGWithRegPressure()</div><div class="ttdoc">Build the DAG and setup three register pressure trackers. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01057">MachineScheduler.cpp:1057</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a4d37514645e531a608da1d7292057886"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a4d37514645e531a608da1d7292057886">llvm::ScheduleDAGMILive::RegionCriticalPSets</a></div><div class="ttdeci">std::vector&lt; PressureChange &gt; RegionCriticalPSets</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00370">MachineScheduler.h:370</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_a9df77ae80f822b788cb2464992a05bc1"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#a9df77ae80f822b788cb2464992a05bc1">llvm::GenericSchedulerBase::getReasonStr</a></div><div class="ttdeci">static const char * getReasonStr(GenericSchedulerBase::CandReason Reason)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02209">MachineScheduler.cpp:2209</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00032">ArrayRef.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00027">BitVector.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_a401073e8c15613250bd3613b3ab1a54fa8ea4d71243c1b82d5e35065d580c1e49"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa8ea4d71243c1b82d5e35065d580c1e49">llvm::GenericSchedulerBase::BotHeightReduce</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00748">MachineScheduler.h:748</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a64b3464e46fb663d1c409fd21a0fa97b"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a64b3464e46fb663d1c409fd21a0fa97b">llvm::SchedBoundary::Rem</a></div><div class="ttdeci">SchedRemainder * Rem</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00564">MachineScheduler.h:564</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a73edb004de8911374552b25481e9e9c3"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a73edb004de8911374552b25481e9e9c3">llvm::ScheduleDAGInstrs::IsPostRA</a></div><div class="ttdeci">bool IsPostRA</div><div class="ttdoc">isPostRA flag indicates vregs cannot be present. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00088">ScheduleDAGInstrs.h:88</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a155166a788cfe0d992af6f2e21e6118e"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a155166a788cfe0d992af6f2e21e6118e">llvm::SchedBoundary::releasePending</a></div><div class="ttdeci">void releasePending()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02016">MachineScheduler.cpp:2016</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html_ae3ec4fd225f0e252e6dfabc03d0903bf"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#ae3ec4fd225f0e252e6dfabc03d0903bf">llvm::MachineSchedStrategy::initPolicy</a></div><div class="ttdeci">virtual void initPolicy(MachineBasicBlock::iterator Begin, MachineBasicBlock::iterator End, unsigned NumRegionInstrs)</div><div class="ttdoc">Optionally override the per-region scheduling policy. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00174">MachineScheduler.h:174</a></div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistry_html"><div class="ttname"><a href="classllvm_1_1MachinePassRegistry.html">llvm::MachinePassRegistry</a></div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00084">MachinePassRegistry.h:84</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a6b1771cf492495f8f82727657c68e571"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a6b1771cf492495f8f82727657c68e571">llvm::SchedBoundary::bumpNode</a></div><div class="ttdeci">void bumpNode(SUnit *SU)</div><div class="ttdoc">Move the boundary of scheduled code by one SUnit. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01886">MachineScheduler.cpp:1886</a></div></div>
<div class="ttc" id="structllvm_1_1SchedRemainder_html_a22da8acd84baaa7b89d837eee8a94dd4"><div class="ttname"><a href="structllvm_1_1SchedRemainder.html#a22da8acd84baaa7b89d837eee8a94dd4">llvm::SchedRemainder::SchedRemainder</a></div><div class="ttdeci">SchedRemainder()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00545">MachineScheduler.h:545</a></div></div>
<div class="ttc" id="classllvm_1_1PostGenericScheduler_html_af8a37b0efa51cfd3f6b4729e3298de7f"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#af8a37b0efa51cfd3f6b4729e3298de7f">llvm::PostGenericScheduler::pickNode</a></div><div class="ttdeci">SUnit * pickNode(bool &amp;IsTopNode) override</div><div class="ttdoc">Pick the next node to schedule. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02980">MachineScheduler.cpp:2980</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_a401073e8c15613250bd3613b3ab1a54f"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54f">llvm::GenericSchedulerBase::CandReason</a></div><div class="ttdeci">CandReason</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00746">MachineScheduler.h:746</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1CandPolicy_html_acd9f1ecfaa9db2800e6fe15a385b4a6f"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#acd9f1ecfaa9db2800e6fe15a385b4a6f">llvm::GenericSchedulerBase::CandPolicy::ReduceLatency</a></div><div class="ttdeci">bool ReduceLatency</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00757">MachineScheduler.h:757</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_a0aa33f27fbf7be1e7e53512ceb6de885"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#a0aa33f27fbf7be1e7e53512ceb6de885">llvm::GenericScheduler::checkAcyclicLatency</a></div><div class="ttdeci">void checkAcyclicLatency()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02437">MachineScheduler.cpp:2437</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a2e4f8d7ebc77cdaa0241f46d01e7375b"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a2e4f8d7ebc77cdaa0241f46d01e7375b">llvm::SchedBoundary::incExecutedResources</a></div><div class="ttdeci">void incExecutedResources(unsigned PIdx, unsigned Count)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01842">MachineScheduler.cpp:1842</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html_af9b2f5ad8048d175fc88cbd6684ac720"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#af9b2f5ad8048d175fc88cbd6684ac720">llvm::MachineSchedStrategy::registerRoots</a></div><div class="ttdeci">virtual void registerRoots()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00187">MachineScheduler.h:187</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedPolicy_html_a2a4081291af20e0e2f6db476fc028569"><div class="ttname"><a href="structllvm_1_1MachineSchedPolicy.html#a2a4081291af20e0e2f6db476fc028569">llvm::MachineSchedPolicy::MachineSchedPolicy</a></div><div class="ttdeci">MachineSchedPolicy()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00159">MachineScheduler.h:159</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMutation_html_a435a900b435709c96e134a703537cfa1"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMutation.html#a435a900b435709c96e134a703537cfa1">llvm::ScheduleDAGMutation::~ScheduleDAGMutation</a></div><div class="ttdeci">virtual ~ScheduleDAGMutation()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00213">MachineScheduler.h:213</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_a4eb7129f3c04895463609956568a5e70"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#a4eb7129f3c04895463609956568a5e70">llvm::ReadyQueue::iterator</a></div><div class="ttdeci">std::vector&lt; SUnit * &gt;::iterator iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00495">MachineScheduler.h:495</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html"><div class="ttname"><a href="classllvm_1_1SDep.html">llvm::SDep</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00045">ScheduleDAG.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_a401073e8c15613250bd3613b3ab1a54faed8b719fe1a669c2fed4bacc6f46e8df"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54faed8b719fe1a669c2fed4bacc6f46e8df">llvm::GenericSchedulerBase::Weak</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00747">MachineScheduler.h:747</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html_a510c29d57e9f0343df48b7c58cb89228"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#a510c29d57e9f0343df48b7c58cb89228">llvm::MachineSchedContext::RegClassInfo</a></div><div class="ttdeci">RegisterClassInfo * RegClassInfo</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00109">MachineScheduler.h:109</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ac51be7ff80fe8d6ae5e8c0acb194908a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">bundle_iterator&lt; MachineInstr, instr_iterator &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00212">MachineBasicBlock.h:212</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a9b96d44ad4639ec8e5840e97cc4654e5"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a9b96d44ad4639ec8e5840e97cc4654e5">llvm::SchedBoundary::HazardRec</a></div><div class="ttdeci">ScheduleHazardRecognizer * HazardRec</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00569">MachineScheduler.h:569</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_ab8c2e7f14a48089c59ce9c3e160acbac"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#ab8c2e7f14a48089c59ce9c3e160acbac">llvm::SchedBoundary::getNextResourceCycle</a></div><div class="ttdeci">unsigned getNextResourceCycle(unsigned PIdx, unsigned Cycles)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01659">MachineScheduler.cpp:1659</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_ae7d3de957cd73c94b6f97642b814772a"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#ae7d3de957cd73c94b6f97642b814772a">llvm::ReadyQueue::dump</a></div><div class="ttdeci">void dump()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00492">MachineScheduler.cpp:492</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a9cf557f25cde4f4180878dcf7731e7b1"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a9cf557f25cde4f4180878dcf7731e7b1">llvm::GenericSchedulerBase::SchedCandidate::SchedCandidate</a></div><div class="ttdeci">SchedCandidate(const CandPolicy &amp;policy)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00803">MachineScheduler.h:803</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html">llvm::ReadyQueue</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00474">MachineScheduler.h:474</a></div></div>
<div class="ttc" id="classllvm_1_1PressureDiffs_html"><div class="ttname"><a href="classllvm_1_1PressureDiffs.html">llvm::PressureDiffs</a></div><div class="ttdoc">Array of PressureDiffs. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00156">RegisterPressure.h:156</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5ada09b995722faae2fac3dacfddd27999"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5ada09b995722faae2fac3dacfddd27999">llvm::tgtok::Dag</a></div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00046">TGLexer.h:46</a></div></div>
<div class="ttc" id="structllvm_1_1IntervalPressure_html"><div class="ttname"><a href="structllvm_1_1IntervalPressure.html">llvm::IntervalPressure</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00065">RegisterPressure.h:65</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedPolicy_html_a0f609dd4ed94ea69ab680a7228f8786b"><div class="ttname"><a href="structllvm_1_1MachineSchedPolicy.html#a0f609dd4ed94ea69ab680a7228f8786b">llvm::MachineSchedPolicy::OnlyTopDown</a></div><div class="ttdeci">bool OnlyTopDown</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00156">MachineScheduler.h:156</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta_html_a51da017f89793bfb1029e3396779160d"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a51da017f89793bfb1029e3396779160d">llvm::GenericSchedulerBase::SchedResourceDelta::operator==</a></div><div class="ttdeci">bool operator==(const SchedResourceDelta &amp;RHS) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00774">MachineScheduler.h:774</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_aac0ea55010b7b1a301e65a0baea057aa"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#aac0ea55010b7b1a301e65a0baea057aa">llvm::SmallVectorImpl::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00410">SmallVector.h:410</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleHazardRecognizer_html"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html">llvm::ScheduleHazardRecognizer</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00025">ScheduleHazardRecognizer.h:25</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a68fa2164026ba66e378ebf5eb2e012fa"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a68fa2164026ba66e378ebf5eb2e012fa">llvm::SchedBoundary::getScheduledLatency</a></div><div class="ttdeci">unsigned getScheduledLatency() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00666">MachineScheduler.h:666</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a48c680d1ba6345256fc4dabaf4d433d3"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a48c680d1ba6345256fc4dabaf4d433d3">llvm::ScheduleDAGMI::dumpSchedule</a></div><div class="ttdeci">void dumpSchedule() const </div><div class="ttdoc">dump the scheduled Sequence. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00816">MachineScheduler.cpp:816</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_ae28da0579ee268c38eb2a5ababa222fa"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#ae28da0579ee268c38eb2a5ababa222fa">llvm::SchedBoundary::removeReady</a></div><div class="ttdeci">void removeReady(SUnit *SU)</div><div class="ttdoc">Remove SU from the ready set for this boundary. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02046">MachineScheduler.cpp:2046</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a39c479ff7825b15341734702091e617c"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a39c479ff7825b15341734702091e617c">llvm::SchedBoundary::getZoneCritResIdx</a></div><div class="ttdeci">unsigned getZoneCritResIdx() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00694">MachineScheduler.h:694</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_a401073e8c15613250bd3613b3ab1a54fa810d389a7def234e94c2631683ab0ece"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa810d389a7def234e94c2631683ab0ece">llvm::GenericSchedulerBase::NoCand</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00747">MachineScheduler.h:747</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta_html_a89f823cf884b876eb1415c04df4bcce3"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a89f823cf884b876eb1415c04df4bcce3">llvm::GenericSchedulerBase::SchedResourceDelta::SchedResourceDelta</a></div><div class="ttdeci">SchedResourceDelta()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00772">MachineScheduler.h:772</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a394404bde05100988bcffcb2ea37de29"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a394404bde05100988bcffcb2ea37de29">llvm::TargetSchedModel::getLatencyFactor</a></div><div class="ttdeci">unsigned getLatencyFactor() const </div><div class="ttdoc">Multiply cycle count by this factor to normalize it relative to other resources. This is the number o...</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00135">TargetSchedule.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistryNode_html_a797232668f6db596b2bfb26f9b88a4c9"><div class="ttname"><a href="classllvm_1_1MachinePassRegistryNode.html#a797232668f6db596b2bfb26f9b88a4c9">llvm::MachinePassRegistryNode::getNext</a></div><div class="ttdeci">MachinePassRegistryNode * getNext() const </div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00069">MachinePassRegistry.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a9335e1e703206d27da6ed63614b64a0c"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a9335e1e703206d27da6ed63614b64a0c">llvm::ScheduleDAGMI::addEdge</a></div><div class="ttdeci">bool addEdge(SUnit *SuccSU, const SDep &amp;PredDep)</div><div class="ttdoc">Add a DAG edge to the given SU with the given predecessor dependence data. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00513">MachineScheduler.cpp:513</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a310a170b7d2442d12634d53db262fb92"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">llvm::GenericSchedulerBase::SchedCandidate::SU</a></div><div class="ttdeci">SUnit * SU</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00789">MachineScheduler.h:789</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a569fc4139bec0217794e9f830d6ba852"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a569fc4139bec0217794e9f830d6ba852">llvm::ScheduleDAGMI::checkSchedLimit</a></div><div class="ttdeci">bool checkSchedLimit()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00638">MachineScheduler.cpp:638</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedRegistry_html_af84c5778cfc4dd0d69b39bb0f3ecd3ba"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html#af84c5778cfc4dd0d69b39bb0f3ecd3ba">llvm::MachineSchedRegistry::Registry</a></div><div class="ttdeci">static MachinePassRegistry Registry</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00124">MachineScheduler.h:124</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_a548f1bc57418551bf874fd9dbf0241ea"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#a548f1bc57418551bf874fd9dbf0241ea">llvm::ReadyQueue::empty</a></div><div class="ttdeci">bool empty() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00489">MachineScheduler.h:489</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">llvm::GenericSchedulerBase::SchedCandidate</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00785">MachineScheduler.h:785</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_adb8558f52662b83fe081b34b1f31fb20"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#adb8558f52662b83fe081b34b1f31fb20">llvm::SchedBoundary::checkHazard</a></div><div class="ttdeci">bool checkHazard(SUnit *SU)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01683">MachineScheduler.cpp:1683</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a1c51776d4e512a7f24d5b5d601c31016"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a1c51776d4e512a7f24d5b5d601c31016">llvm::ScheduleDAGMI::releasePred</a></div><div class="ttdeci">void releasePred(SUnit *SU, SDep *PredEdge)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00569">MachineScheduler.cpp:569</a></div></div>
<div class="ttc" id="classllvm_1_1RegPressureTracker_html"><div class="ttname"><a href="classllvm_1_1RegPressureTracker.html">llvm::RegPressureTracker</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00250">RegisterPressure.h:250</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html_aee56664b72ea174c22ef095dc828a0b5"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#aee56664b72ea174c22ef095dc828a0b5">llvm::MachineSchedStrategy::releaseBottomNode</a></div><div class="ttdeci">virtual void releaseBottomNode(SUnit *SU)=0</div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a6d0a0b4903e8d4d12c98b0f43fe83878"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a6d0a0b4903e8d4d12c98b0f43fe83878">llvm::ScheduleDAGMI::findRootsAndBiasEdges</a></div><div class="ttdeci">void findRootsAndBiasEdges(SmallVectorImpl&lt; SUnit * &gt; &amp;TopRoots, SmallVectorImpl&lt; SUnit * &gt; &amp;BotRoots)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00730">MachineScheduler.cpp:730</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1CandPolicy_html"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">llvm::GenericSchedulerBase::CandPolicy</a></div><div class="ttdoc">Policy for scheduling the next instruction in the candidate&#39;s zone. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00756">MachineScheduler.h:756</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_a9730ea0068843718868a8667f52e3680"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#a9730ea0068843718868a8667f52e3680">llvm::GenericSchedulerBase::SchedModel</a></div><div class="ttdeci">const TargetSchedModel * SchedModel</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00826">MachineScheduler.h:826</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_ae861d440b366cf033d7f2764b2b34be0"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ae861d440b366cf033d7f2764b2b34be0">llvm::GenericSchedulerBase::SchedCandidate::Policy</a></div><div class="ttdeci">CandPolicy Policy</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00786">MachineScheduler.h:786</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_a1f6ee31ad507dd548edfd2fa1fa91b23"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#a1f6ee31ad507dd548edfd2fa1fa91b23">llvm::ReadyQueue::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00499">MachineScheduler.h:499</a></div></div>
<div class="ttc" id="classllvm_1_1PressureDiff_html"><div class="ttname"><a href="classllvm_1_1PressureDiff.html">llvm::PressureDiff</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00136">RegisterPressure.h:136</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_ab86856838bf1e1577210f03d35273ccb"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ab86856838bf1e1577210f03d35273ccb">llvm::GenericSchedulerBase::SchedCandidate::ResDelta</a></div><div class="ttdeci">SchedResourceDelta ResDelta</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00801">MachineScheduler.h:801</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_ae9476ffbc2f3f195a2116b13f3186194"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae9476ffbc2f3f195a2116b13f3186194">llvm::GenericSchedulerBase::TRI</a></div><div class="ttdeci">const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00827">MachineScheduler.h:827</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a3000d2b281b2c4c46c1afb89e060ce04"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a3000d2b281b2c4c46c1afb89e060ce04">llvm::ScheduleDAGMILive::DFSResult</a></div><div class="ttdeci">SchedDFSResult * DFSResult</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00352">MachineScheduler.h:352</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a6326ec771a59a9d13a860922f9e21b6c"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a6326ec771a59a9d13a860922f9e21b6c">llvm::ScheduleDAGMILive::SUPressureDiffs</a></div><div class="ttdeci">PressureDiffs SUPressureDiffs</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00360">MachineScheduler.h:360</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_ae8539a61ff75513172c005effa1dc1d7"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#ae8539a61ff75513172c005effa1dc1d7">llvm::ScheduleDAGMILive::getRegPressure</a></div><div class="ttdeci">const IntervalPressure &amp; getRegPressure() const </div><div class="ttdoc">Get register pressure for the entire scheduling region before scheduling. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00405">MachineScheduler.h:405</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_aebafab3a0f1d8fc1ceb2c0a5f1000aec"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#aebafab3a0f1d8fc1ceb2c0a5f1000aec">llvm::SchedBoundary::dumpScheduledState</a></div><div class="ttdeci">void dumpScheduledState()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02089">MachineScheduler.cpp:2089</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a26eda23d777b1d90e5d75fd226eb711d"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a26eda23d777b1d90e5d75fd226eb711d">llvm::SchedBoundary::isNextSU</a></div><div class="ttdeci">bool isNextSU(const SUnit *SU) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00658">MachineScheduler.h:658</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00223">TargetRegisterInfo.h:223</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a800b99312d2139f6c0061d8ae7ef60cb"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a800b99312d2139f6c0061d8ae7ef60cb">llvm::GenericSchedulerBase::SchedCandidate::RepeatReasonSet</a></div><div class="ttdeci">uint32_t RepeatReasonSet</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00795">MachineScheduler.h:795</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_a401073e8c15613250bd3613b3ab1a54fa56637d3435d7e1953a615371cfe4d5ec"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa56637d3435d7e1953a615371cfe4d5ec">llvm::GenericSchedulerBase::ResourceReduce</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00748">MachineScheduler.h:748</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_acf56d667066b39177a3c0f134d759d98"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#acf56d667066b39177a3c0f134d759d98">llvm::ScheduleDAGMI::releaseSuccessors</a></div><div class="ttdeci">void releaseSuccessors(SUnit *SU)</div><div class="ttdoc">releaseSuccessors - Call releaseSucc on each of SU&#39;s successors. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00558">MachineScheduler.cpp:558</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a2aa5cb48ee16ded1b263483026d08894"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a2aa5cb48ee16ded1b263483026d08894">llvm::ScheduleDAGMI::NextClusterSucc</a></div><div class="ttdeci">const SUnit * NextClusterSucc</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00242">MachineScheduler.h:242</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a8b7babb023cad0842f5a177e7abe3651"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a8b7babb023cad0842f5a177e7abe3651">llvm::ScheduleDAGMI::viewGraph</a></div><div class="ttdeci">void viewGraph() override</div><div class="ttdoc">Out-of-line implementation with no arguments is handy for gdb. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03309">MachineScheduler.cpp:3309</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterClassInfo_html"><div class="ttname"><a href="classllvm_1_1RegisterClassInfo.html">llvm::RegisterClassInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterClassInfo_8h_source.html#l00026">RegisterClassInfo.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_a8668556014566994c07b21391762551b"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#a8668556014566994c07b21391762551b">llvm::GenericSchedulerBase::setPolicy</a></div><div class="ttdeci">void setPolicy(CandPolicy &amp;Policy, bool IsPostRA, SchedBoundary &amp;CurrZone, SchedBoundary *OtherZone)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02136">MachineScheduler.cpp:2136</a></div></div>
<div class="ttc" id="BasicAliasAnalysis_8cpp_html_ad1b77598f771e74506b28a6ead5aa535"><div class="ttname"><a href="BasicAliasAnalysis_8cpp.html#ad1b77598f771e74506b28a6ead5aa535">AliasAnalysis</a></div><div class="ttdeci">AliasAnalysis</div><div class="ttdef"><b>Definition:</b> <a href="BasicAliasAnalysis_8cpp_source.html#l00595">BasicAliasAnalysis.cpp:595</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a1c013ed94e1b666194adcc8554e1bafd"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a1c013ed94e1b666194adcc8554e1bafd">llvm::GenericSchedulerBase::SchedCandidate::isValid</a></div><div class="ttdeci">bool isValid() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00806">MachineScheduler.h:806</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a280771914dc8dedfdc447e63ce64d9cc"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a280771914dc8dedfdc447e63ce64d9cc">llvm::GenericSchedulerBase::SchedCandidate::setRepeat</a></div><div class="ttdeci">void setRepeat(CandReason R)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00818">MachineScheduler.h:818</a></div></div>
<div class="ttc" id="ARMAsmParser_8cpp_html_afa41b5544267a2f619f358964a81c0e9"><div class="ttname"><a href="ARMAsmParser_8cpp.html#afa41b5544267a2f619f358964a81c0e9">ID</a></div><div class="ttdeci">const unsigned ID</div><div class="ttdef"><b>Definition:</b> <a href="ARMAsmParser_8cpp_source.html#l09194">ARMAsmParser.cpp:9194</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a794b66ab6a101286bc422e08fc6e9fff"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a794b66ab6a101286bc422e08fc6e9fff">llvm::SchedBoundary::SchedBoundary</a></div><div class="ttdeci">SchedBoundary(unsigned ID, const Twine &amp;Name)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00632">MachineScheduler.h:632</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_aab0971160b7ebc9ee2581f651a3b7f01"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#aab0971160b7ebc9ee2581f651a3b7f01">llvm::SchedBoundary::init</a></div><div class="ttdeci">void init(ScheduleDAGMI *dag, const TargetSchedModel *smodel, SchedRemainder *rem)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01628">MachineScheduler.cpp:1628</a></div></div>
<div class="ttc" id="classllvm_1_1SmallPtrSet_html"><div class="ttname"><a href="classllvm_1_1SmallPtrSet.html">llvm::SmallPtrSet</a></div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00299">SmallPtrSet.h:299</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a33503949e135cad03fa91fde0c005649"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a33503949e135cad03fa91fde0c005649">llvm::ScheduleDAGMI::NextClusterPred</a></div><div class="ttdeci">const SUnit * NextClusterPred</div><div class="ttdoc">Record the next node in a scheduled cluster. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00241">MachineScheduler.h:241</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html_ae787a7185280ba24c2e667237d077fce"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#ae787a7185280ba24c2e667237d077fce">llvm::MachineSchedContext::AA</a></div><div class="ttdeci">AliasAnalysis * AA</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00106">MachineScheduler.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_aa49fbb78ca6f0a19a967f2f8fb70097d"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#aa49fbb78ca6f0a19a967f2f8fb70097d">llvm::SchedBoundary::Available</a></div><div class="ttdeci">ReadyQueue Available</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00566">MachineScheduler.h:566</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_ac047246e76df6b86564a6b62c2403aef"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#ac047246e76df6b86564a6b62c2403aef">llvm::GenericScheduler::registerRoots</a></div><div class="ttdeci">void registerRoots() override</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02465">MachineScheduler.cpp:2465</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_ab9dff284d88c916bc11fbdd65a9a5659"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#ab9dff284d88c916bc11fbdd65a9a5659">llvm::GenericScheduler::reschedulePhysRegCopies</a></div><div class="ttdeci">void reschedulePhysRegCopies(SUnit *SU, bool isTop)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02818">MachineScheduler.cpp:2818</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html">llvm::GenericScheduler</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00844">MachineScheduler.h:844</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a325a9453ce3186de96a2762fce83bfb6"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a325a9453ce3186de96a2762fce83bfb6">llvm::SchedBoundary::getExecutedCount</a></div><div class="ttdeci">unsigned getExecutedCount() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00689">MachineScheduler.h:689</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedRegistry_html_a67b398b726940278bba823286dea3686"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html#a67b398b726940278bba823286dea3686">llvm::MachineSchedRegistry::ScheduleDAGCtor</a></div><div class="ttdeci">ScheduleDAGInstrs *(* ScheduleDAGCtor)(MachineSchedContext *)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00119">MachineScheduler.h:119</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_ab1ad1eb71432f2b381687717ced8b052"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#ab1ad1eb71432f2b381687717ced8b052">llvm::GenericScheduler::shouldTrackPressure</a></div><div class="ttdeci">bool shouldTrackPressure() const override</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00861">MachineScheduler.h:861</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector&lt; unsigned, 16 &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_ac72836987ca2419a501ce8589512c5caa24eeb4fd34e859a116303de7c456f7d6"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#ac72836987ca2419a501ce8589512c5caa24eeb4fd34e859a116303de7c456f7d6">llvm::SchedBoundary::LogMaxQID</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00559">MachineScheduler.h:559</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_ad2b3e1939f6f39819ad55c714deefad6"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ad2b3e1939f6f39819ad55c714deefad6">llvm::ScheduleDAGInstrs::MLI</a></div><div class="ttdeci">const MachineLoopInfo * MLI</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00078">ScheduleDAGInstrs.h:78</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a34481791fdd8f5d9131431cb0a1a0c01"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a34481791fdd8f5d9131431cb0a1a0c01">llvm::ScheduleDAGMILive::enterRegion</a></div><div class="ttdeci">void enterRegion(MachineBasicBlock *bb, MachineBasicBlock::iterator begin, MachineBasicBlock::iterator end, unsigned regioninstrs) override</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00839">MachineScheduler.cpp:839</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_abf6818408355641447d02e6b68cecdfc"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#abf6818408355641447d02e6b68cecdfc">llvm::SchedBoundary::releaseNode</a></div><div class="ttdeci">void releaseNode(SUnit *SU, unsigned ReadyCycle)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01763">MachineScheduler.cpp:1763</a></div></div>
<div class="ttc" id="ARMAsmParser_8cpp_html_a760b4e07b204e4852e7fb55e25567623"><div class="ttname"><a href="ARMAsmParser_8cpp.html#a760b4e07b204e4852e7fb55e25567623">Name</a></div><div class="ttdeci">const char * Name</div><div class="ttdef"><b>Definition:</b> <a href="ARMAsmParser_8cpp_source.html#l10000">ARMAsmParser.cpp:10000</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a91c62f0ae0c40d54d8dd13c703618af4"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a91c62f0ae0c40d54d8dd13c703618af4">llvm::ScheduleDAGMILive::hasVRegLiveness</a></div><div class="ttdeci">bool hasVRegLiveness() const override</div><div class="ttdoc">Return true if this DAG supports VReg liveness and RegPressure. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00391">MachineScheduler.h:391</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a556d08e5789e4c99bb9c24aa4e226f9b"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a556d08e5789e4c99bb9c24aa4e226f9b">llvm::ScheduleDAGMILive::updateScheduledPressure</a></div><div class="ttdeci">void updateScheduledPressure(const SUnit *SU, const std::vector&lt; unsigned &gt; &amp;NewMaxPressure)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00918">MachineScheduler.cpp:918</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_a88f6acd4582a04ff78f46aca836c0b39"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#a88f6acd4582a04ff78f46aca836c0b39">llvm::ReadyQueue::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00491">MachineScheduler.h:491</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_a401073e8c15613250bd3613b3ab1a54fa01ef8d8423fe645e50ad5a179b4f4483"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa01ef8d8423fe645e50ad5a179b4f4483">llvm::GenericSchedulerBase::RegMax</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00747">MachineScheduler.h:747</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a47cc8c89db10ac27483585cd61cf4f91"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a47cc8c89db10ac27483585cd61cf4f91">llvm::GenericSchedulerBase::SchedCandidate::initResourceDelta</a></div><div class="ttdeci">void initResourceDelta(const ScheduleDAGMI *DAG, const TargetSchedModel *SchedModel)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02118">MachineScheduler.cpp:2118</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_ac491f122fca4d46957de385de4256331"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ac491f122fca4d46957de385de4256331">llvm::GenericSchedulerBase::SchedCandidate::isRepeat</a></div><div class="ttdeci">bool isRepeat(CandReason R)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00817">MachineScheduler.h:817</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a5af50e4260bb23b1035c52c186fdcc8b"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a5af50e4260bb23b1035c52c186fdcc8b">llvm::SchedBoundary::getOtherResourceCount</a></div><div class="ttdeci">unsigned getOtherResourceCount(unsigned &amp;OtherCritIdx)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01738">MachineScheduler.cpp:1738</a></div></div>
<div class="ttc" id="classllvm_1_1PostGenericScheduler_html_ac8d3e1ce009ee1e50dfd8897346404bb"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#ac8d3e1ce009ee1e50dfd8897346404bb">llvm::PostGenericScheduler::PostGenericScheduler</a></div><div class="ttdeci">PostGenericScheduler(const MachineSchedContext *C)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00909">MachineScheduler.h:909</a></div></div>
<div class="ttc" id="classllvm_1_1PostGenericScheduler_html_ad9f7d64df62c7391f08ec630ea104e71"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#ad9f7d64df62c7391f08ec630ea104e71">llvm::PostGenericScheduler::tryCandidate</a></div><div class="ttdeci">void tryCandidate(SchedCandidate &amp;Cand, SchedCandidate &amp;TryCand)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02929">MachineScheduler.cpp:2929</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_aac7f48e9f4ecf77fe560c016c853edf9"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#aac7f48e9f4ecf77fe560c016c853edf9">llvm::ReadyQueue::ReadyQueue</a></div><div class="ttdeci">ReadyQueue(unsigned id, const Twine &amp;name)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00480">MachineScheduler.h:480</a></div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistryListener_html"><div class="ttname"><a href="classllvm_1_1MachinePassRegistryListener.html">llvm::MachinePassRegistryListener</a></div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00035">MachinePassRegistry.h:35</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1CandPolicy_html_a61f080e69dc94a237cc49b7a3ca8c558"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a61f080e69dc94a237cc49b7a3ca8c558">llvm::GenericSchedulerBase::CandPolicy::DemandResIdx</a></div><div class="ttdeci">unsigned DemandResIdx</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00759">MachineScheduler.h:759</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a8653b8f5260fe21abfa505b856d3af7b"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a8653b8f5260fe21abfa505b856d3af7b">llvm::ScheduleDAGMI::bottom</a></div><div class="ttdeci">MachineBasicBlock::iterator bottom() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00288">MachineScheduler.h:288</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a2209b15a069023499cc665b373e67703"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a2209b15a069023499cc665b373e67703">llvm::ScheduleDAGMI::moveInstruction</a></div><div class="ttdeci">void moveInstruction(MachineInstr *MI, MachineBasicBlock::iterator InsertPos)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00620">MachineScheduler.cpp:620</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a67da2c9a62e43ae7b66bc5ca91f55a05"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a67da2c9a62e43ae7b66bc5ca91f55a05">llvm::ScheduleDAGMILive::ScheduleDAGMILive</a></div><div class="ttdeci">ScheduleDAGMILive(MachineSchedContext *C, std::unique_ptr&lt; MachineSchedStrategy &gt; S)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00381">MachineScheduler.h:381</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_aa1a4554243ad6d8f52e7d12a74f0cded"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#aa1a4554243ad6d8f52e7d12a74f0cded">llvm::ScheduleDAGInstrs::end</a></div><div class="ttdeci">MachineBasicBlock::iterator end() const </div><div class="ttdoc">end - Return an iterator to the bottom of the current scheduling region. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00182">ScheduleDAGInstrs.h:182</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a6098e9366c9c6794842649c8591d58f1"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a6098e9366c9c6794842649c8591d58f1">llvm::ScheduleDAGMI::hasVRegLiveness</a></div><div class="ttdeci">virtual bool hasVRegLiveness() const </div><div class="ttdoc">Return true if this DAG supports VReg liveness and RegPressure. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00265">MachineScheduler.h:265</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a3047721a8d33c2de8a261d2fecb340a6"><div class="ttname"><a href="classllvm_1_1SUnit.html#a3047721a8d33c2de8a261d2fecb340a6">llvm::SUnit::getDepth</a></div><div class="ttdeci">unsigned getDepth() const </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00423">ScheduleDAG.h:423</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a2ce87528e4fa296ad7bd7e5f77cb25df"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a2ce87528e4fa296ad7bd7e5f77cb25df">llvm::ScheduleDAGMILive::updatePressureDiffs</a></div><div class="ttdeci">void updatePressureDiffs(ArrayRef&lt; unsigned &gt; LiveUses)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00945">MachineScheduler.cpp:945</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_adf574ab3455d7292bed998d8ba50bfeb"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#adf574ab3455d7292bed998d8ba50bfeb">llvm::GenericScheduler::schedNode</a></div><div class="ttdeci">void schedNode(SUnit *SU, bool IsTopNode) override</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02850">MachineScheduler.cpp:2850</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a5ff4a66752022247fe7e8b352454a023"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a5ff4a66752022247fe7e8b352454a023">llvm::ScheduleDAGMI::getNextClusterSucc</a></div><div class="ttdeci">const SUnit * getNextClusterSucc() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00308">MachineScheduler.h:308</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html_a3a8386beb0371134711bb85e91c5e616"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#a3a8386beb0371134711bb85e91c5e616">llvm::MachineSchedStrategy::scheduleTree</a></div><div class="ttdeci">virtual void scheduleTree(unsigned SubtreeID)</div><div class="ttdoc">Scheduler callback to notify that a new subtree is scheduled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00195">MachineScheduler.h:195</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a25f9975b56fe38f7a8bb4d10b7f6f5ea"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a25f9975b56fe38f7a8bb4d10b7f6f5ea">llvm::ScheduleDAGMI::releasePredecessors</a></div><div class="ttdeci">void releasePredecessors(SUnit *SU)</div><div class="ttdoc">releasePredecessors - Call releasePred on each of SU&#39;s predecessors. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00597">MachineScheduler.cpp:597</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a4529eac0b1de392ec6443bcbc1da6156"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a4529eac0b1de392ec6443bcbc1da6156">llvm::SchedBoundary::getUnscheduledLatency</a></div><div class="ttdeci">unsigned getUnscheduledLatency(SUnit *SU) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00670">MachineScheduler.h:670</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_aa8cddd2ea015f8177a8395035f87e332"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#aa8cddd2ea015f8177a8395035f87e332">llvm::GenericScheduler::initialize</a></div><div class="ttdeci">void initialize(ScheduleDAGMI *dag) override</div><div class="ttdoc">Initialize the strategy after building the DAG for a new region. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02352">MachineScheduler.cpp:2352</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a26a3c0b6567d1e8cf9ac8492e6e5f62f"><div class="ttname"><a href="classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f">llvm::SUnit::NodeQueueId</a></div><div class="ttdeci">unsigned NodeQueueId</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00284">ScheduleDAG.h:284</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html_aab4a16da4cdec2f4f4a3175834ccd4c1"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#aab4a16da4cdec2f4f4a3175834ccd4c1">llvm::MachineSchedStrategy::pickNode</a></div><div class="ttdeci">virtual SUnit * pickNode(bool &amp;IsTopNode)=0</div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00076">ScheduleDAGInstrs.h:76</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedPolicy_html"><div class="ttname"><a href="structllvm_1_1MachineSchedPolicy.html">llvm::MachineSchedPolicy</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00150">MachineScheduler.h:150</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_af81f734d7fb268c95c1c63c399a7c4a6"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">llvm::ScheduleDAG::ExitSU</a></div><div class="ttdeci">SUnit ExitSU</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00567">ScheduleDAG.h:567</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html_a433a18eaf42c2038f519428e580cbc53"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#a433a18eaf42c2038f519428e580cbc53">llvm::MachineSchedContext::MDT</a></div><div class="ttdeci">const MachineDominatorTree * MDT</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00104">MachineScheduler.h:104</a></div></div>
<div class="ttc" id="classllvm_1_1PostGenericScheduler_html_a744ad04adf5ae507a33542ec18b0d97f"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#a744ad04adf5ae507a33542ec18b0d97f">llvm::PostGenericScheduler::initialize</a></div><div class="ttdeci">void initialize(ScheduleDAGMI *Dag) override</div><div class="ttdoc">Initialize the strategy after building the DAG for a new region. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02890">MachineScheduler.cpp:2890</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html_a07525563cb9c2a3cb6d64e3f885f038e"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#a07525563cb9c2a3cb6d64e3f885f038e">llvm::MachineSchedContext::MF</a></div><div class="ttdeci">MachineFunction * MF</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00102">MachineScheduler.h:102</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a744d69baffaf2903667eb65cf07a6814"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a744d69baffaf2903667eb65cf07a6814">llvm::SchedBoundary::pickOnlyChoice</a></div><div class="ttdeci">SUnit * pickOnlyChoice()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02058">MachineScheduler.cpp:2058</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta_html"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html">llvm::GenericSchedulerBase::SchedResourceDelta</a></div><div class="ttdoc">Status of an instruction&#39;s critical resource consumption. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00765">MachineScheduler.h:765</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a967aa1a22992b66fb06b83323ddccaa7"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a967aa1a22992b66fb06b83323ddccaa7">llvm::ScheduleDAGMI::~ScheduleDAGMI</a></div><div class="ttdeci">~ScheduleDAGMI() override</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00506">MachineScheduler.cpp:506</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_ae8dd2d1a734d828faa812af4a9a135e3"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#ae8dd2d1a734d828faa812af4a9a135e3">llvm::GenericScheduler::GenericScheduler</a></div><div class="ttdeci">GenericScheduler(const MachineSchedContext *C)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00853">MachineScheduler.h:853</a></div></div>
<div class="ttc" id="classllvm_1_1PostGenericScheduler_html_a166bd59cd27ad6b2986ca7d7482e3013"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#a166bd59cd27ad6b2986ca7d7482e3013">llvm::PostGenericScheduler::shouldTrackPressure</a></div><div class="ttdeci">bool shouldTrackPressure() const override</div><div class="ttdoc">PostRA scheduling does not track pressure. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00921">MachineScheduler.h:921</a></div></div>
<div class="ttc" id="namespacellvm_html_a5638cb35554a0468f4c7a860e9c1ab47"><div class="ttname"><a href="namespacellvm.html#a5638cb35554a0468f4c7a860e9c1ab47">llvm::ForceBottomUp</a></div><div class="ttdeci">cl::opt&lt; bool &gt; ForceBottomUp</div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_ac72836987ca2419a501ce8589512c5caad5d95226ee8fc3cd039ff3f950559d53"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#ac72836987ca2419a501ce8589512c5caad5d95226ee8fc3cd039ff3f950559d53">llvm::SchedBoundary::BotQID</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00558">MachineScheduler.h:558</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a4e57bf16f8ed97dbbdc4d48655455b3c"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a4e57bf16f8ed97dbbdc4d48655455b3c">llvm::SchedBoundary::findMaxLatency</a></div><div class="ttdeci">unsigned findMaxLatency(ArrayRef&lt; SUnit * &gt; ReadySUs)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01716">MachineScheduler.cpp:1716</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html">llvm::MachineSchedContext</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00101">MachineScheduler.h:101</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html">llvm::MachineSchedStrategy</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00168">MachineScheduler.h:168</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistryNode_html"><div class="ttname"><a href="classllvm_1_1MachinePassRegistryNode.html">llvm::MachinePassRegistryNode</a></div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00050">MachinePassRegistry.h:50</a></div></div>
<div class="ttc" id="structllvm_1_1SchedRemainder_html_a7bab07d89945b679f337765882d48362"><div class="ttname"><a href="structllvm_1_1SchedRemainder.html#a7bab07d89945b679f337765882d48362">llvm::SchedRemainder::RemainingCounts</a></div><div class="ttdeci">SmallVector&lt; unsigned, 16 &gt; RemainingCounts</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00535">MachineScheduler.h:535</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_ac2dafe98c88d43b256622413886e2152"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#ac2dafe98c88d43b256622413886e2152">llvm::ScheduleDAGMI::placeDebugValues</a></div><div class="ttdeci">void placeDebugValues()</div><div class="ttdoc">Reinsert debug_values recorded in ScheduleDAGInstrs::DbgValues. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00793">MachineScheduler.cpp:793</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a4a674627365b72b17a9b2e0a99d40ce1"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a4a674627365b72b17a9b2e0a99d40ce1">llvm::SchedBoundary::getLatencyStallCycles</a></div><div class="ttdeci">unsigned getLatencyStallCycles(SUnit *SU)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01646">MachineScheduler.cpp:1646</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a1583ce23a69e8a1b4af8065e2019c75f"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a1583ce23a69e8a1b4af8065e2019c75f">llvm::ScheduleDAGMILive::schedule</a></div><div class="ttdeci">void schedule() override</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00996">MachineScheduler.cpp:996</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_ad4cc558b6cbcc4e9cea5df915c197e14"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#ad4cc558b6cbcc4e9cea5df915c197e14">llvm::GenericScheduler::pickNode</a></div><div class="ttdeci">SUnit * pickNode(bool &amp;IsTopNode) override</div><div class="ttdoc">Pick the best node to balance the schedule. Implements MachineSchedStrategy. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02772">MachineScheduler.cpp:2772</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a87897c8c1b9066ae8282708ab4c140f9"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a87897c8c1b9066ae8282708ab4c140f9">llvm::ScheduleDAGMILive::getRegionCriticalPSets</a></div><div class="ttdeci">const std::vector&lt; PressureChange &gt; &amp; getRegionCriticalPSets() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00407">MachineScheduler.h:407</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a5910374e4846726fd055b303893720c0"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a5910374e4846726fd055b303893720c0">llvm::ScheduleDAGMILive::TopPressure</a></div><div class="ttdeci">IntervalPressure TopPressure</div><div class="ttdoc">The top of the unscheduled zone. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00373">MachineScheduler.h:373</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_a4afc92f2d387ce9eb2c2647dec8bf92a"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#a4afc92f2d387ce9eb2c2647dec8bf92a">llvm::ReadyQueue::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00497">MachineScheduler.h:497</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_acc4369e500d02fac8e313e69947b2611"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#acc4369e500d02fac8e313e69947b2611">llvm::GenericScheduler::releaseTopNode</a></div><div class="ttdeci">void releaseTopNode(SUnit *SU) override</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00871">MachineScheduler.h:871</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a3f708b119627541f144d703a1d183202"><div class="ttname"><a href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">llvm::SUnit::NodeNum</a></div><div class="ttdeci">unsigned NodeNum</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00283">ScheduleDAG.h:283</a></div></div>
<div class="ttc" id="classllvm_1_1PostGenericScheduler_html_aee5ca47cbb46d1237ce496179411b03e"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#aee5ca47cbb46d1237ce496179411b03e">llvm::PostGenericScheduler::registerRoots</a></div><div class="ttdeci">void registerRoots() override</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02910">MachineScheduler.cpp:2910</a></div></div>
<div class="ttc" id="structllvm_1_1SchedRemainder_html_a69f55541ec46d86d2fdef78b950f4fef"><div class="ttname"><a href="structllvm_1_1SchedRemainder.html#a69f55541ec46d86d2fdef78b950f4fef">llvm::SchedRemainder::RemIssueCount</a></div><div class="ttdeci">unsigned RemIssueCount</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00530">MachineScheduler.h:530</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a7435e842606f5db4bca092e5829befc6"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a7435e842606f5db4bca092e5829befc6">llvm::ScheduleDAGMI::CurrentBottom</a></div><div class="ttdeci">MachineBasicBlock::iterator CurrentBottom</div><div class="ttdoc">The bottom of the unscheduled zone. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00238">MachineScheduler.h:238</a></div></div>
<div class="ttc" id="structllvm_1_1RegPressureDelta_html"><div class="ttname"><a href="structllvm_1_1RegPressureDelta.html">llvm::RegPressureDelta</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00191">RegisterPressure.h:191</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_aeaa92f00c361a14dd3da3992078894f1"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#aeaa92f00c361a14dd3da3992078894f1">llvm::ScheduleDAGMILive::ScheduledTrees</a></div><div class="ttdeci">BitVector ScheduledTrees</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00353">MachineScheduler.h:353</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta_html_a3ffd08e01bba20c9af1ae13630ed7acd"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a3ffd08e01bba20c9af1ae13630ed7acd">llvm::GenericSchedulerBase::SchedResourceDelta::CritResources</a></div><div class="ttdeci">unsigned CritResources</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00767">MachineScheduler.h:767</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a1f98694f104d052d71ed74ade38d69f0"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a1f98694f104d052d71ed74ade38d69f0">llvm::ScheduleDAGMI::initQueues</a></div><div class="ttdeci">void initQueues(ArrayRef&lt; SUnit * &gt; TopRoots, ArrayRef&lt; SUnit * &gt; BotRoots)</div><div class="ttdoc">Release ExitSU predecessors and setup scheduler queues. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00751">MachineScheduler.cpp:751</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_acfdce107adb48e168830b94af8db14c8"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#acfdce107adb48e168830b94af8db14c8">llvm::TargetSchedModel::getMicroOpFactor</a></div><div class="ttdeci">unsigned getMicroOpFactor() const </div><div class="ttdoc">Multiply number of micro-ops by this factor to normalize it relative to other resources. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00129">TargetSchedule.h:129</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_a401073e8c15613250bd3613b3ab1a54fab6aae8902e724a36ed16d537784777a2"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fab6aae8902e724a36ed16d537784777a2">llvm::GenericSchedulerBase::Stall</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00747">MachineScheduler.h:747</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a0f5aea0b37a8ee856681544e5b97326d"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a0f5aea0b37a8ee856681544e5b97326d">llvm::ScheduleDAGMI::postprocessDAG</a></div><div class="ttdeci">void postprocessDAG()</div><div class="ttdoc">Apply each ScheduleDAGMutation step in order. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00723">MachineScheduler.cpp:723</a></div></div>
<div class="ttc" id="RegisterPressure_8h_html"><div class="ttname"><a href="RegisterPressure_8h.html">RegisterPressure.h</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_adce073398deddf5701c072fa56c33fb5"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#adce073398deddf5701c072fa56c33fb5">llvm::ScheduleDAGMI::ScheduleDAGMI</a></div><div class="ttdeci">ScheduleDAGMI(MachineSchedContext *C, std::unique_ptr&lt; MachineSchedStrategy &gt; S, bool IsPostRA)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00250">MachineScheduler.h:250</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a22f0753d4f2f850c165df2f7892ad1f6"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a22f0753d4f2f850c165df2f7892ad1f6">llvm::ScheduleDAGMI::getNextClusterPred</a></div><div class="ttdeci">const SUnit * getNextClusterPred() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00306">MachineScheduler.h:306</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_a75991f2e38d29ec833026bcd21cb88df"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#a75991f2e38d29ec833026bcd21cb88df">llvm::ReadyQueue::getName</a></div><div class="ttdeci">StringRef getName() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00484">MachineScheduler.h:484</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_a6ee54be2259777d77ec9b60459a5492a"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#a6ee54be2259777d77ec9b60459a5492a">llvm::ReadyQueue::size</a></div><div class="ttdeci">unsigned size() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00493">MachineScheduler.h:493</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_af2d03740fbd63d159d9f7432bfb3de72"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#af2d03740fbd63d159d9f7432bfb3de72">llvm::ScheduleDAGMILive::RegPressure</a></div><div class="ttdeci">IntervalPressure RegPressure</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00364">MachineScheduler.h:364</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_a025211e06f54e0c9b9870b12e2b72494"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#a025211e06f54e0c9b9870b12e2b72494">llvm::ReadyQueue::push</a></div><div class="ttdeci">void push(SUnit *SU)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00507">MachineScheduler.h:507</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_ab49f0af6da1a642f450fa1a3119dadfd"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#ab49f0af6da1a642f450fa1a3119dadfd">llvm::SchedBoundary::getCurrMOps</a></div><div class="ttdeci">unsigned getCurrMOps() const </div><div class="ttdoc">Micro-ops issued in the current cycle. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00654">MachineScheduler.h:654</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a4fb766f0c271c845c86a325167a9e7e1"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a4fb766f0c271c845c86a325167a9e7e1">llvm::ScheduleDAGMI::canAddEdge</a></div><div class="ttdeci">bool canAddEdge(SUnit *SuccSU, SUnit *PredSU)</div><div class="ttdoc">True if an edge can be added from PredSU to SuccSU without creating a cycle. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00509">MachineScheduler.cpp:509</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00040">StringRef.h:40</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1CandPolicy_html_a413ba6a1fb7916faa6b5d34aa4397d9b"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a413ba6a1fb7916faa6b5d34aa4397d9b">llvm::GenericSchedulerBase::CandPolicy::ReduceResIdx</a></div><div class="ttdeci">unsigned ReduceResIdx</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00758">MachineScheduler.h:758</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a3e9e2fcb68f7063b63e67dd34b8fa00f"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a3e9e2fcb68f7063b63e67dd34b8fa00f">llvm::SchedBoundary::SchedModel</a></div><div class="ttdeci">const TargetSchedModel * SchedModel</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00563">MachineScheduler.h:563</a></div></div>
<div class="ttc" id="classllvm_1_1MachineLoopInfo_html"><div class="ttname"><a href="classllvm_1_1MachineLoopInfo.html">llvm::MachineLoopInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineLoopInfo_8h_source.html#l00073">MachineLoopInfo.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_a401073e8c15613250bd3613b3ab1a54fa974161ce84e375b6d40bd8855c29dd7f"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#a401073e8c15613250bd3613b3ab1a54fa974161ce84e375b6d40bd8855c29dd7f">llvm::GenericSchedulerBase::RegCritical</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00747">MachineScheduler.h:747</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a842d507c07056303d6aef3eb5acfe2b2"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a842d507c07056303d6aef3eb5acfe2b2">llvm::ScheduleDAGMILive::BotPressure</a></div><div class="ttdeci">IntervalPressure BotPressure</div><div class="ttdoc">The bottom of the unscheduled zone. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00377">MachineScheduler.h:377</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1CandPolicy_html_af7489f8ed5cf99479f4235df89695b0e"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#af7489f8ed5cf99479f4235df89695b0e">llvm::GenericSchedulerBase::CandPolicy::CandPolicy</a></div><div class="ttdeci">CandPolicy()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00761">MachineScheduler.h:761</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a3d5aacd5fc7d6a739ce913974ed1e53d"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">llvm::ScheduleDAG::SUnits</a></div><div class="ttdeci">std::vector&lt; SUnit &gt; SUnits</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00565">ScheduleDAG.h:565</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a1a48f2f4496c84b4dcbcf17be5bd1091"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a1a48f2f4496c84b4dcbcf17be5bd1091">llvm::SchedBoundary::isTop</a></div><div class="ttdeci">bool isTop() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00646">MachineScheduler.h:646</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGTopologicalSort_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGTopologicalSort.html">llvm::ScheduleDAGTopologicalSort</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00697">ScheduleDAG.h:697</a></div></div>
<div class="ttc" id="classllvm_1_1PostGenericScheduler_html_ac32bc6bea26f0dc3cc421145f6c41af6"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#ac32bc6bea26f0dc3cc421145f6c41af6">llvm::PostGenericScheduler::releaseBottomNode</a></div><div class="ttdeci">void releaseBottomNode(SUnit *SU) override</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00940">MachineScheduler.h:940</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_ad105300ffe3057a25a80af18ba1ce01b"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#ad105300ffe3057a25a80af18ba1ce01b">llvm::ScheduleDAGMI::AA</a></div><div class="ttdeci">AliasAnalysis * AA</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00224">MachineScheduler.h:224</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_a3cab76d375dbb626e5179b96f84fd3dc"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#a3cab76d375dbb626e5179b96f84fd3dc">llvm::GenericSchedulerBase::Rem</a></div><div class="ttdeci">SchedRemainder Rem</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00829">MachineScheduler.h:829</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_af7781c87ae9e210811389a826d7d4835"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#af7781c87ae9e210811389a826d7d4835">llvm::ScheduleDAGMILive::TopRPTracker</a></div><div class="ttdeci">RegPressureTracker TopRPTracker</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00374">MachineScheduler.h:374</a></div></div>
<div class="ttc" id="classllvm_1_1MachineDominatorTree_html"><div class="ttname"><a href="classllvm_1_1MachineDominatorTree.html">llvm::MachineDominatorTree</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineDominators_8h_source.html#l00041">MachineDominators.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_abd3a9c68e31ad35d6468f200facdd0e3"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#abd3a9c68e31ad35d6468f200facdd0e3">llvm::ScheduleDAGMILive::RPTracker</a></div><div class="ttdeci">RegPressureTracker RPTracker</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00365">MachineScheduler.h:365</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a294e77c4f7245940981e5e259045c7c0"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a294e77c4f7245940981e5e259045c7c0">llvm::GenericSchedulerBase::SchedCandidate::setBest</a></div><div class="ttdeci">void setBest(SchedCandidate &amp;Best)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00809">MachineScheduler.h:809</a></div></div>
<div class="ttc" id="structllvm_1_1SchedRemainder_html_ad27287120e709785dac7c6e4da555953"><div class="ttname"><a href="structllvm_1_1SchedRemainder.html#ad27287120e709785dac7c6e4da555953">llvm::SchedRemainder::reset</a></div><div class="ttdeci">void reset()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00537">MachineScheduler.h:537</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a543c358964f4cd0315b2354f7d74e829afd841a49aec1539bc88abc8ff9e170fb"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a543c358964f4cd0315b2354f7d74e829afd841a49aec1539bc88abc8ff9e170fb">llvm::CallingConv::C</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00034">CallingConv.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMutation_html_a82520325aefbd5e8c1c4bbfa72b4ac94"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMutation.html#a82520325aefbd5e8c1c4bbfa72b4ac94">llvm::ScheduleDAGMutation::apply</a></div><div class="ttdeci">virtual void apply(ScheduleDAGMI *DAG)=0</div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a81f901b06e024f4f2f50e1831c0d4b9e"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a81f901b06e024f4f2f50e1831c0d4b9e">llvm::ScheduleDAGInstrs::LIS</a></div><div class="ttdeci">LiveIntervals * LIS</div><div class="ttdoc">Live Intervals provides reaching defs in preRA scheduling. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00082">ScheduleDAGInstrs.h:82</a></div></div>
<div class="ttc" id="classllvm_1_1PostGenericScheduler_html_ac0ed66e777f4e48ebe10a98a82db746b"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#ac0ed66e777f4e48ebe10a98a82db746b">llvm::PostGenericScheduler::pickNodeFromQueue</a></div><div class="ttdeci">void pickNodeFromQueue(SchedCandidate &amp;Cand)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02962">MachineScheduler.cpp:2962</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_aba2f5d5dc31ddcf8c25f9b57df272551"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#aba2f5d5dc31ddcf8c25f9b57df272551">llvm::SchedBoundary::getResourceCount</a></div><div class="ttdeci">unsigned getResourceCount(unsigned ResIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00674">MachineScheduler.h:674</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html"><div class="ttname"><a href="classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">SUnit - Scheduling unit. This is a node in the scheduling DAG. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00261">ScheduleDAG.h:261</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a2002164aea6fabe20598e0526746b1fa"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a2002164aea6fabe20598e0526746b1fa">llvm::ScheduleDAGMI::addMutation</a></div><div class="ttdeci">void addMutation(std::unique_ptr&lt; ScheduleDAGMutation &gt; Mutation)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00272">MachineScheduler.h:272</a></div></div>
<div class="ttc" id="namespacellvm_html_a0081c790ccede18428a2821d166ef6c7"><div class="ttname"><a href="namespacellvm.html#a0081c790ccede18428a2821d166ef6c7">llvm::ForceTopDown</a></div><div class="ttdeci">cl::opt&lt; bool &gt; ForceTopDown</div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_a779430fb54fa19f8bf9d94d1618bf7f5"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#a779430fb54fa19f8bf9d94d1618bf7f5">llvm::GenericScheduler::releaseBottomNode</a></div><div class="ttdeci">void releaseBottomNode(SUnit *SU) override</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00875">MachineScheduler.h:875</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html_ac8df817832c60969961bfb498488fc70"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#ac8df817832c60969961bfb498488fc70">llvm::MachineSchedContext::MachineSchedContext</a></div><div class="ttdeci">MachineSchedContext()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00090">MachineScheduler.cpp:90</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a621f750e4c9c7ffb2487fa742236c919"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a621f750e4c9c7ffb2487fa742236c919">llvm::SchedBoundary::isResourceLimited</a></div><div class="ttdeci">bool isResourceLimited() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00697">MachineScheduler.h:697</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:50:02 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
