 II 



  
 	 
                ! " #
 $ % & ' ()* + , - . / (Collision Avoidance RadarCAR)0 1 2 3 4 3 5 6
78 9: ; < = > ? 9 @ A B C D E F G H IJ K L  M N O P Q R . /
(Broadband wireless communication systems)  S T UV E F W X Y Z [ \ = > ? ] R G 
H I^ 3 _ `  60GHzNa O P J K b c (Wireless LAN)d S C D E F G D e;
U)* + , - . / Na f 71-76GHzg 81-86GHzh 5GHz i Na j kl
Na m Y n 60GHz # C D # o p C D E F G H I% dq rs t u vw x 

UB  U* + . / Nep yz (Frequency synthesizer){| } )Nep yz ~ ; UB
71-76GHzC D F G  76-81GHz  U* + , - . /  
 A C D eE F G Q R   H I
 U= 9Â€ (Time division multiplexingTDM)
Â Â‚ 9ÂƒÂ„ ey: Â… Â†  0 Â‡ Âˆ Â‰ ()Â€9=  G ÂŠ Â‹ (Time division multiplexing 
transceiver) 2  S G NM ÂŒ Â Â Â 9ÂƒÂ Â‘ yÂ’ l G Q Â“ Â” T UV Â€Â• 8 G 
P NM T Â– E F G # fÂ„ eÂ Â—  
 : 8 Â˜ Â™ T U* + , - gE F G . / )G ÂŠ Â‹ Âš U7Â› Âœ Â Â d- ÂH
I). / ÂŸ Â  Â¡ c Â¢ Â£ Â¤ Â¥ Â¦ z (Voltage-controlled oscillatorVCO)Â§NÂ¨ (Divider 
chain)Â© Âª Â« (Charge pumpCP)Â  Â¬ Â­ Â® z (Phase detector)NeÂ­ Â® z (Frequency 
detector)\ Â¡ c Â¯ Â° z (Loop filterLP) Â± Â² Â³ Â´ yÂµ Â¢ Â¶ Â· . / Â  Â¬ \ Nem Â¸ Â¹ 
l Âº Â q Â» Â¥ Â¦ R Â¼ Â½G ÂŠ Â‹ T U 
 rs Â¾ Â¿ Y q Ã€Â¿ Ã $ Ã‚ rÃƒ yNep yz Ã„ r| } 
 UB Ã… Âœ 71-76GHz
Ã† 81-86GHzÂ€9=  G ÂŠ Â‹  
 
 
 
 
 
 
 
 
 
 
 
 
Â› Ã‡ Ãˆ :Nep yz Ã‰G ÂŠ Â‹ Ã‰ÂŸ Â  Â¡ c  
 IV 

ÃŠ Ã‹ g0 Â‡ t ......................................................................................................................5 
ÃŒ Ã Ã Ã g0 Â‡ Ã Ã‘ ..............................................................................................................5 
X Ã’ Ã†Ã Ã“ ............................................................................................................................16 
Ã” Ã• ÃŒ Ã ................................................................................................................................16  
Ã– Ã— ( 1 Ã˜ Ã“ ÃŒ Ã™ Ã˜ )..........................................................................................................17
 6 
 
 
  q F rs . / Ã N  W
)yÃ’ X Y Ã $ v Z  Ã§ [ Â€P l Â² Â€\ Â² Â€ 97Ã€ 8]Ã« 98Ã€ 7](^
_ 2008Ã€ 8]Ã« 2009Ã€ 7])"rs yÃ’ X Y  \ kÂ² Â€ 98Ã€ 8]Ã« 99Ã€ 7](^_
2009Ã€ 8]Ã« 2010Ã€ 7])"rs yÃ’ X Y ` \ P Â² Â€ 99Ã€ 8]Ã« 100Ã€ 7](^_ 2010
Ã€ 8]Ã« 2011Ã€ 7]) 
 
(1)97 8 98 7(  	 	 	 	 2008 8 2009 7) 
 a Ã€rs Â¾ Â¿ Ã $ b Ãƒ yNep yz I"c d (Frequency Synthesizer(I)){w
` e f  \ Ã€rs Ã $ T U 65nm COMS g [ : Â® h g [ _ ` i C N
e  Ã„ rl _ `  96GHz" ÂŸ Â  Â¡ c 3  k% ! )ÂŸ Â  Â¡ c  j k Â© c l m :
Â£ Â¤ Â¥ Â¦ z (Voltage-Controlled Oscillator, VCO)Â§NÂ¨ (Divider chain)Â© Âª Â« (Charge 
PumpCP)Â  Â¬ NeÂ­ Â® z (Phase Freqeuency DetectorPFD)\ Â¡ c Â¯ Â° z (Loop Filter
LP) n ÃŒ Ã $ o p q Ã  Â© c  S    r n  
 
  
 
W
 k 96GHz ÂŸ Â  Â¡ c Ã N  W
 
A. 
    
   
   
     (Voltage-controlled oscillator) 
 
 8 
 
 
 
 Â‘ & O ÂŸ Â Â§Ã‘ z [9]  
 
 
C.        
 
  Â“ e f  ) e f Ã¯ Â  1Ã—0.7mm2ÂŸ Â  Â¡ c   N Â”  3  Â“ % !  ÂŸ
Â  Â¡ c  O Ã” Ã• Ne 373MHz  ( Â¼ ÂŸ Â  95.487GHz Â•ÂŸ Â  Â¡ c Â  Â¬
x R t Â®  Â  8   Ne(95.487GHz)ÂŸ Â  Â¡ c Â  Â¬ x R Â– -75.8dBc/Hz 
 10 
 
 Â— Â  Â¬ x R t Â®   
 
(2) 98 8 99 7(  	 	 	 	 2009 8 2010 7) 
  97Ã€ 8]Ã« 98Ã€ 7]Ã $ U 65nm CMOS g [ Ãƒ y 96GHz ÂŸ Â  Â¡ c Ã„ r{ Â˜
ÂŒ )Â© c Âµ Â™  Ã¢ Ã„ rNep yz I(Frequency Synthesizer(II)) 
 
A. 
    
   
   
     (Voltage-controlled oscillator) 
q Ã€Â¿ rs Z   Âš Â› Â¿ Â² Â³ Ã $ Ã” Ã•  PÂ© c    l Â› Â£
Â¤ Â¥ Â¦ z ( Â© c  3  Âœ % ! )j l Â© c  Â f P LC-VCO  Â— / )Â¥ Â¦
z # f Â Â´   ( Â¼ Â— (VOUT1g VOUT2)S   3 )Â€ ÂŸ   Â  Â— Â© Â’ G V U
B Nep yz  Â¡ p  S #   Â¢ E Ã³ Â£  
 
 Âœ Proposed VCO 
 
B.        (Divider) 
 Â§Ã‘ z Ã„ rY Ã $ Â¤Â¥  Â‘Â˜ Â™ ( & O ÂŸ Â Â§Ã‘ z ) Ã dÂ Â¾ 3  Â¦ % ! )
 12 
 
 Â¨  Â§Ã‘ z Â© c "c d X Ã’  
 
iLNep yz  Ã Â¡ c c d (Closed-loop simulation) 3  Â¨ k% !  O Ã” Ã• Ne
(Ref CKin) 648MHzNep yz IÂ§Â’  128Nep yz IÂ° ÂŸ Â  82.9GHz3  
Â¨ Â‘ % !  Vctrl=0.205V Â£ Â¤ Â¥ Â¦ z A ; Â  Ne 82.9GHziLÃ $ B
99Ã€ 5] Ã‚ vNep yz II Ãƒ Ã„ Ãƒ y{ n P g ` e f  Â© c Ãƒ Ã„  3  Â¨ P % !  
 
 
 Â¨ k Nep yz II"Ã Â¡ c c d X Ã’  
 
 
 14 
(CML+TSPC Divider)Â  Â¬ NeÂ­ Â® z (PFD)Â© Âª Ã (CP)gk Ã Â¡ c Â¯ Â° z (2nd LF) % Â´
yj l Nep yz Âµ Â¢ / '  DDFS ( Â¼ (External DDFS)Â Â  fk | _ `
c Ã© \  | c Ã© (Mod 1)Ã¥Â§ Â¡ Â’ c Ã© Â§Â¡ Â’ c Ã© / '  DDFSÂ°  l Â N
 fREFÂ½ PFD Â¡ c ÂŸ Â 9VCO  Ne 128Ã—fREFÃ¥l Â§ Â¡ Â’ " ÂŸ Â  Â¡ c 
\ k | c Ã© (Mod 2)Ã¥ FMCW c Ã©  FMCW c Ã© / '  DDFS ( Â¼ Â°  l Ã¾ N
(FM) ( Â¼ 3  Â¨ Â‘ % ! )Ã¾ N ( Â¼ NeA 9Âƒl Ã Â¬  T"PÃ‘ Â° N
ep yz II ÂŸ Â 9Nep yz ~ Â°  l NeA 9Âƒ"Ã Â¬ L PÃ‘ Â°  ` )PÃ‘ Â° "
Â¥ Â±  DDFS Â¹ " Ã¾ N(FM) ( Â¼  128Ã’ Â¨ Â“ e f " Ãº 3  w ` Ã $ v
Nep yz II"k Ã Â¡ c Â¯ Â° z " Â¡ p Ã« e f  ` e f   Ã¯ Â  0.51mm2 
 
 
 Â¨ Â“ Nep yz II"e f   
 
 
 Â¨ Â• Nep yz II"Ne t Â®  
 
B.        
Ã“ Ã” Ã $ Â¾  \  | c Ã© (Mod 1) t Â® Ã $ Ã“ Ã”  O l Â Ne fREFÃ $ Ã½
Ã” Ã„ rNep yz II"  ( Â¼ (fOUT) Ne Â–  77GHz Ã– Ã¹  9 Ã¥( g [  Ã• Ã– 
T Â– VCOÂ¥ Â¦ Ne Ã— Y  Ã« 81GHz Ã– Ã¹ ()Ã $ Ã” v fREF Ã˜ Â Ã« 636.5MHz{
 16 
LÃ $ v Â¨ Âœ"t Â® X Ã’ " Ã½ Ã Â’ Ãœ n V vÃ¢ 16Ã’Â¶  0 Ã½ Nep yz II 
Â— " FMCW ( Â¼ 3  Â¨ Â¦ % !  
 
81.4
81.44
81.48
81.52
81.56
0 0.5 1 1.5 2 2.5
Time(ms)
Fr
e
qu
e
n
c
y(G
H
z)
 
 Â¨ Â¦ FMCW t Â®  
 
             
(1)97 8 98 7(  	 	 	 	 2008 8 2009 7) 
 q Ã€Â¿ rs Z  Ã $ [ U 65nm CMOS g [   Ãƒ y 96GHz ÂŸ Â  Â¡ c Ã„ r
 _ ` Ne Ã£ Ã§ Ã½ rs  [ U 65nm CMOS g [ w `  Nep yz I% d ' n Âœ
rs Z  Ã $ Ã¡ Ã¤ v q Â— Ã¼ Â’ Â¬ Â© c Ã„ r| } Ã³ ' n Âœ 9ÂƒÃ„ r  
M N  Â† p NÃ» H I"Nep yz  
 
(2) 98 8 99 7(  	 	 	 	 2009 8 2010 7) 
 q Ã€Â¿ rs Z  Ã $ Â¤Â¥ Y Ã€Â© c Ã„ rÂµ Â™ (96GHz ÂŸ Â  Â¡ c ) Âœ w ` N
ep yz II{B 99Ã€ 5] Ãƒ yÂ© c Ãƒ Ã„ { g ` e f !% d"Lrs Z  Ã $ Ã¡
Ã¤ v q Â— Ã¼ Nep yz IIÃ„ r| } Ã³ ' n Âœ 9ÂƒÃ O FMCWÃ² Ã³Ãƒ y
Nep yz IIw `  
 
(2) 99 8 100 7(  	 	 	 	 2010 8 2011 7) 
q Ã€Â¿ rs Z  Ã $ Â¤Â¥ ÃŠ kÃ€Â© c Ã„ rÂµ Â™ Âœ w ` Nep yz Ã¥ Ã¥ {B
Ã¦ Ã¦ Ã€ Ã§Ã¨ ] Ãƒ yÂ© c Ãƒ Ã„ { g ` e f  g ` "e f  Ã§Ã¨ Ã¨ Ã€ Ã§ ] Â¾  t Â® Â¤Â¥ Ã $  t
Â® X Ã’ ( g [ Ã© Ã– Â› Ã… Nep yz "  Ne Ã— Y  Ã« Â¾Ã§Ãª Ã« Ã¬ Ã– Ã¹ Ã $ T U
/ ' " Ã­ Ã­ Ã® Ã¯ ( Â¼ Â¾  t Â® Â¢ t Â®   Nep yz  `  Â¾Ã§Ã° Ã± Ã« Â¾Ã² Ã° Ã± Ãª Ã« Ã¬ "Âƒ
Ã® Ã³ Ã´ Ãµ t Â® Y  O " Ã­ Ã­ Ã® Ã¯ ( Â¼  Ã Â¬ L PÃ‘ Â° 9Nep yz   Â¬  Â¾Ã§Ã° Ã¶ Ã¨ Â¾Ãª Ã« Ã¬
Â Â¾Ã§Ã° Ã· Ã± Ã¸ Ãª Ã« Ã¬ "Âƒ Ã Â¬  Ã§Ã¹ Ãº " Ã® Ã³ Ã´ Ãµ ( Â¼ W
W
 
 
 
 18 
[17] B. Razavi, Design of Integrated Circuits for Optical Communications, 1st ed. New York: 
McGraw-Hill, 2003. 
[18] D. M. Pozar, Microwave Engineering, 3rd ed. New York: Wiley, 2005 
[19] D. Lim, J. Kim, J. O. Plouchart, C. Cho, D. Kim, R. Trzcinski, and D. Boning, 
â€œ Performance variability of a 90GHz static CML frequency divider in 65nm SOI CMOS,â€ in 
IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Paper, pp. 542-543, Feb. 2007. 
[20] F. Ellinger, L. C. Rodoni, G. Sialm, C. Kromer, G. V. Buren, M. L. Schmatz, C. Menolfi, T. 
Toifl, T. Mort, M. Kossel, and H. Jackel, â€œ30-40-GHz drain-pumped passive-mixer MMIC 
fabricated on VLSI SOI CMOS technology,â€ IEEE Trans. Microw. Theory Tech., vol. 52, pp. 
1382-1391, May 2004. 
[21] B. Razavi, â€œA study of injection locking and pulling in oscillators,â€ IEEE J. of Solid-State 
Circuits, vol. 39, pp. 1415-1423, Sep. 2004. 
[22] J. C. Chien and L. H. Lu, â€œ40GHz wide-locking-range regenerative frequency divider and 
low-phase noise balance VCO in 0.18umCMOS,â€ in IEEE Int. Solid-State Circuits Conf. (ISSCC) 
Dig. Tech. Paper, pp. 544-545, Feb. 2007. 
[23] J. Yuan and C. Svensson, â€œ High-speed CMOS circuit technique,â€ IEEE J. of Solid-State 
Circuits, vol. 24, pp. 62-70, Feb. 1989. 
[24] H. H. Chang, J. W. Lin, C. Y. Yang, and S. I. Liu, â€œ A wide-range delay-locked loop with a 
fixed latency of one clock cycle,â€ IEEE J. of Solid-State Circuits, vol. 37, pp. 1021-1027, Aug. 
2002. 
 
& ' (& ' (& ' (& ' (  ) *  $ + *) *  $ + *) *  $ + *) *  $ + *  
A.  Ã» Â°Ã¼ Ã“ ÃŒ  
(1)97 8 98 7(  	 	 	 	 2008 8 2009 7) 
1. Chao-Ching Hung, Chihun Lee, Lan-Chou Cho, and Shen-Iuan Liu, "A 57.1-59GHz CMOS 
fractional-N frequency synthesizer using quantization noise shifting technique", IEEE Asian 
Solid-State Circuits Conference (A-SSCC), pp.413-416, Nov. 2008. 
2. Wei-Jen Huang and Shen-Iuan Liu, "A sub-1V low-dropout regulator with an on-chip voltage 
reference", IEEE Asian Solid-State Circuits Conference (A-SSCC), pp. 165-168, Nov. 2008. 
3. Jung-Yu Chang, Chi-Nan Chuang, Shen-Iuan Liu, "A 15-20GHz delay-locked loop in 90nm 
CMOS technology", IEEE Asian Solid-State Circuits Conference (A-SSCC), pp. 213-216, Nov. 
2008. 
4. I-Hsin Wang and Shen-Iuan Liu, "A 4-bit 10GSample/sec flash ADC with merged interpolation 
and reference voltage", IEEE Asian Solid-State Circuits Conference (A-SSCC), pp. 377-380, 
Nov. 2008. 
5. Hong-Lin Chu, Chaung-Lin Hsieh, and Shen-Iuan Liu, "20Gb/s 1/4-rate and 40Gb/s 1/8-rate 
burst-mode CDR circuits in 0.13Âµm CMOS", IEEE Asian Solid-State Circuits Conference 
(A-SSCC), pp. 429-433, Nov. 2008. 
6. Chao-Ching Hung, and Shen-Iuan Liu, "A leakage-suppression technique for phase-locked 
systems in 65nm CMOS technology", International Solid-State Circuits Conference (ISSCC), 
pp. 400-401, Feb. 2009. 
 20 
phase-locked loop with supply noise suppression", International Symposium on VLSI Design, 
Automation & Test, Taiwan, pp. 237-240, April 2010. 
7.Chao-Ching Hung, and Shen-Iuan Liu, "A 35.56GHz all-digital phase-locked loop with high 
resolution varactors", International Symposium on VLSI Design, Automation & Test, 
Taiwan,pp. 245-248, April 2010. 
 
(3) 99 8 100 7(  	 	 	 	 2010 8 2011 7) 
1.Yi-Chieh Huang and Shen-Iuan Liu, "A 6Gb/s receiver with 32.7dB adaptive DFE-IIR 
equalization", International Solid-State Circuits Conference (ISSCC) 2011, pp. 356-357 , Feb. 
2011. 
2.Yu-Ming Ying and Shen-Iuan Liu, "A 20Gb/s digitally adaptive equalizer/DFE with blind 
sampling", International Solid-State Circuits Conference (ISSCC) 2011, pp. 444-445 , Feb. 
2011. 
3. Chang-Lin Hsieh and Shen-Iuan Liu, "A 40Gb/s adaptive receiver with linear equalizer and 
merged DFE/CDR", 2011 Symposium on VLSI Circuits, pp., June 2011. 
 
B.  Ã» Â¬ Ã½ Ã“ ÃŒ  
(1)97 8 98 7(  	 	 	 	 2008 8 2009 7) 
1.Shao-Ku Kao, and Shen-Iuan Liu, "A delay-locked loop with statistical background 
calibration", IEEE Trans. Circuits and Systems- II: Express Briefs, vol. 55, pp.961-965, Oct. 
2008. 
2.Che-Fu Liang, Hong-Lin Chu, and Shen-Iuan Liu, "10Gbps inductorless CDRs with digital 
frequency calibration", IEEE Trans. Circuits and Systems-I: Regular Papers, vol. 55, pp. 
2514-2524, Oct. 2008. 
3.Chao-Chyun Chen, and Shen-Iuan Liu, "An infinite phase shift delay-locked loop with 
voltage-controlled sawtooth delay line", IEEE Journal of Solid-State Circuits, vol. 43, pp. 
2413-2421, Nov. 2008. 
4.Chih-Fan Liao, and Shen-Iuan Liu, "A 40-Gb/s CMOS serial-link receiver with adaptive 
equalization and clock/data recovery", IEEE Journal of Solid-State Circuits, vol. 43, pp. 
2492-2502, Nov. 2008. 
5.Chi-Nan Chuang, and Shen-Iuan Liu, "A 3~8GHz delay-locked loop with cycle jitter 
calibration", IEEE Trans. Circuits and Systems- II: Express Briefs, vol. 55, pp. 1094-1098, 
Nov. 2008. 
6. Shao-Hung Lin, and Shen-Iuan Liu, "Bang-bang phase/frequency detectors for unilateral 
continuous-rate CDR circuits", IEEE Trans. Circuits and Systems- II: Express Briefs, vol. 55, 
pp. 1214-1217, Dec. 2008. 
7.Wei-Ming Lin, Shen-Iuan Liu, Chun-Hung Kuo, Chun-Huai Li, Yao-Jen Hsieh, and 
Chun-Ting Liu, "A phase-locked loop with self-calibrated charge pumps in 3Âµm LTPS-TFT 
Technology", IEEE Trans. Circuits and Systems- II: Express Briefs, vol. 56, pp. 142-146, Feb. 
2009. 
 22 
7.Shih-Yuan Kao and Shen-Iuan Liu, "A 1.62/2.7Gbps adaptive transmitter with 2-tap 
pre-emphasis using a propagation-time detector", IEEE Trans. Circuits and Systems- II: 
Express Briefs, vol. 57, pp. 178-182, March 2010. 
 
(3) 99 8 100 7(  	 	 	 	 2010 8 2011 7) 
1. Jung-Yu Chang and Shen-Iuan Liu, "A phase-locked loop with background leakage current 
compensation", IEEE Trans. Circuits and Systems-II: Express Briefs, vol. 57, pp. 666-670, 
Sept. 2010. 
2. I-Ting Lee, Chiao-Hsing Wang, Bo-Yu Lin, and Shen-Iuan Liu, "A 258.16~259.95 GHz 
injection-locked frequency divider", IET Electronics Letters, vol. 46, pp. 1438-1439, Oct. 
2010. 
3. Wei-Jen Huang and Shen-Iuan Liu, "A PSRR-enhanced low-dropout regulator", IET 
Electronics Letters, vol. 47, pp. 17-18, Jan. 2011. 
4. Wei-Jen Huang, Shigeisa Nagayasu, and Shen-Iuan Liu, "A rail-to-rail class-B buffer with 
DC level-shifting current mirror and distributed Miller compensation for LCD column 
drivers", accepted by IEEE Trans. Circuits and Systems-I: Regular Papers, vol. 58, pp., 2011. 
5. Chao-Ching Hung and Shen-Iuan Liu, "A noise-filtering technique for fractional-N frequency 
synthesizers", IEEE Trans. Circuits and Systems-II: Express Briefs, vol. 58, pp. 139-143, 
March 2011. 
6. Shih-Yuan Kao and Shen-Iuan Liu, "A digitally-calibrated phase-locked loop with supply 
sensitivity suppression", IEEE Trans. on VLSI Systems, vol. 19, pp.592-602, April 2011. 
7. Chao-Ching Hung and Shen-Iuan Liu, "A 40GHz fast-locked all-digital phase-locked loop 
using modified bang-bang algorithm", IEEE Trans. Circuits and Systems-II: Express Briefs, 
vol. 58, pp.321-325, June 2011. 
8. Bo-Yu Lin and Shen-Iuan Liu, "Analysis and design of D-band injection-locked frequency 
dividers", IEEE Journal of Solid-State Circuits, vol. 46, pp.1250-1264, June 2011. 
9. Bo-Yu Lin and Shen-Iuan Liu, "A 113.92~118.08GHz injection-locked frequency divider 
with triple-split-inductor technique", IEEE Microwave and Wireless Components Letters, 
Aug. 2011. 
10. Kun-Hung Tsai and Shen-Iuan Liu, "A 104GHz phase-locked loop using a VCO at second 
pole frequency", accepted by IEEE Trans. on VLSI Systems, vol., pp., 2011. 
11. Chang-Lin Hsieh and Shen-Iuan Liu, "A 1~16Gb/s wide-range clock/data recovery circuit 
with bidirectional frequency detector", accepted by IEEE Trans. Circuits and Systems-II: 
Express Briefs, vol. 58, 2011.  
åœ‹ç§‘æœƒè£œåŠ©è¨ˆç•«è¡ç”Ÿç ”ç™¼æˆæœæ¨å»£è³‡æ–™è¡¨
æ—¥æœŸ:2011/09/14
åœ‹ç§‘æœƒè£œåŠ©è¨ˆç•«
è¨ˆç•«åç¨±: å­è¨ˆç•«ä¸€ï¼šé‹ç”¨æ–¼E-bandæ™ºæ…§å‹é‹è¼¸ç³»çµ±ä¹‹é »ç‡åˆæˆå™¨(3/3)
è¨ˆç•«ä¸»æŒäºº: åŠ‰æ·±æ·µ
è¨ˆç•«ç·¨è™Ÿ: 99-2220-E-002-002- å­¸é–€é ˜åŸŸ: æ™¶ç‰‡ç§‘æŠ€è¨ˆç•«--æ•´åˆå‹å­¸è¡“ç ”ç©¶
è¨ˆç•«
ç„¡ç ”ç™¼æˆæœæ¨å»£è³‡æ–™
å…¶ä»–æˆæœ 
(ç„¡æ³•ä»¥é‡åŒ–è¡¨é”ä¹‹æˆ
æœå¦‚è¾¦ç†å­¸è¡“æ´»å‹•ã€ç²
å¾—çé …ã€é‡è¦åœ‹éš›åˆ
ä½œã€ç ”ç©¶æˆæœåœ‹éš›å½±éŸ¿
åŠ›åŠå…¶ä»–å”åŠ©ç”¢æ¥­æŠ€
è¡“ç™¼å±•ä¹‹å…·é«”æ•ˆç›Šäº‹
é …ç­‰ï¼Œè«‹ä»¥æ–‡å­—æ•˜è¿°å¡«
åˆ—ã€‚) 
ç„¡ 
 æˆæœé …ç›® é‡åŒ– åç¨±æˆ–å…§å®¹æ€§è³ªç°¡è¿° 
æ¸¬é©—å·¥å…·(å«è³ªæ€§èˆ‡é‡æ€§) 0  
èª²ç¨‹/æ¨¡çµ„ 0  
é›»è…¦åŠç¶²è·¯ç³»çµ±æˆ–å·¥å…· 0  
æ•™æ 0  
èˆ‰è¾¦ä¹‹æ´»å‹•/ç«¶è³½ 0  
ç ”è¨æœƒ/å·¥ä½œåŠ 0  
é›»å­å ±ã€ç¶²ç«™ 0  
ç§‘ 
æ•™ 
è™• 
è¨ˆ 
ç•« 
åŠ  
å¡« 
é … 
ç›® è¨ˆç•«æˆæœæ¨å»£ä¹‹åƒèˆ‡ï¼ˆé–±è½ï¼‰äººæ•¸ 0  
 
