Voltageboard settings: [1.035, 1, 0, 0, 1, 1.1, 0, 0]
Digital: {'interrupt_pushpull': 1, 'En_Inj1': 0, 'En_Inj2': 0, 'En_Inj3': 0, 'En_Inj4': 0, 'En_Inj5': 0, 'En_Inj6': 0, 'En_Inj7': 0, 'En_Inj8': 0, 'En_Inj9': 0, 'En_Inj10': 0, 'En_Inj11': 0, 'En_Inj12': 0, 'En_Inj13': 0, 'En_Inj14': 0, 'En_Inj15': 0, 'En_Inj16': 0, 'En_Inj17': 0, 'En_Inj18': 0, 'ResetB': 0, 'Extrabit0': 1, 'Extrabit1': 1, 'Extrabit2': 1, 'Extrabit3': 1, 'Extrabit4': 1, 'Extrabit5': 1, 'Extrabit6': 1, 'Extrabit7': 1, 'Extrabit8': 0, 'Extrabit9': 0, 'Extrabit10': 0, 'Extrabit11': 0, 'Extrabit12': 0, 'Extrabit13': 0, 'Extrabit14': 0}
Biasblock: {'DisHiDR': 0, 'q01': 0, 'qon0': 0, 'qon1': 1, 'qon2': 0, 'qon3': 1}
DAC: {'blres': 0, 'nu1': 0, 'vn1': 20, 'vnfb': 1, 'vnfoll': 10, 'nu5': 0, 'nu6': 0, 'nu7': 0, 'nu8': 0, 'vn2': 0, 'vnfoll2': 1, 'vnbias': 0, 'vpload': 5, 'nu13': 0, 'vncomp': 2, 'vpfoll': 60, 'nu16': 0, 'vprec': 30, 'vnrec': 30}
Receiver: {'ColConfig0': 274877906940, 'ColConfig1': 68719476734, 'ColConfig2': 68719476734, 'ColConfig3': 68719476734, 'ColConfig4': 68719476734, 'ColConfig5': 68719476734, 'ColConfig6': 68719476734, 'ColConfig7': 68719476734, 'ColConfig8': 68719476734, 'ColConfig9': 68719476734, 'ColConfig10': 68719476734, 'ColConfig11': 68719476734, 'ColConfig12': 68719476734, 'ColConfig13': 68719476734, 'ColConfig14': 68719476734, 'ColConfig15': 68719476734, 'ColConfig16': 68719476734, 'ColConfig17': 68719476734, 'ColConfig18': 68719476734, 'ColConfig19': 68719476734, 'ColConfig20': 68719476734, 'ColConfig21': 68719476734, 'ColConfig22': 68719476734, 'ColConfig23': 68719476734, 'ColConfig24': 68719476734, 'ColConfig25': 68719476734, 'ColConfig26': 68719476734, 'ColConfig27': 68719476734, 'ColConfig28': 68719476734, 'ColConfig29': 68719476734, 'ColConfig30': 68719476734, 'ColConfig31': 68719476734, 'ColConfig32': 68719476734, 'ColConfig33': 68719476734, 'ColConfig34': 68719476734}

NEvent	ChipId	Payload	Locatn	Row/Col	tStamp	MSB	LSB	ToT	ToT(us)
0	0	 4	 0	Row	213	 13	181 	 3509 	 35.09 
0	0	 4	 0	Col	213	 10	233 	 2793 	 27.93 
0	0	 4	 0	Row	101	 5	190 	 1470 	 14.7 
0	0	 4	 0	Col	101	 5	157 	 1437 	 14.37 

1	0	 4	 0	Row	225	 14	220 	 3804 	 38.04 
1	0	 4	 0	Col	225	 14	192 	 3776 	 37.76 

2	0	 4	 0	Row	140	 8	77 	 2125 	 21.25 
2	0	 4	 0	Col	140	 8	39 	 2087 	 20.87 

3	0	 4	 0	Row	43	 13	158 	 3486 	 34.86 
3	0	 4	 0	Col	43	 13	131 	 3459 	 34.59 

4	0	 4	 0	Row	36	 0	72 	 72 	 0.72 
4	0	 4	 0	Col	36	 0	45 	 45 	 0.45 

5	0	 4	 0	Row	29	 13	226 	 3554 	 35.54 
5	0	 4	 0	Col	29	 13	201 	 3529 	 35.29 

6	0	 4	 0	Row	189	 0	24 	 24 	 0.24 
6	0	 4	 0	Col	189	 15	254 	 4094 	 40.94 

7	0	 4	 0	Row	91	 1	186 	 442 	 4.42 
7	0	 4	 0	Col	91	 1	156 	 412 	 4.12 

8	0	 4	 0	Row	0	 5	70 	 1350 	 13.5 
8	0	 4	 0	Col	0	 5	34 	 1314 	 13.14 

9	0	 4	 0	Row	251	 4	68 	 1092 	 10.92 
9	0	 4	 0	Col	251	 4	23 	 1047 	 10.47 

10	0	 4	 0	Row	247	 3	107 	 875 	 8.75 
10	0	 4	 0	Col	247	 3	78 	 846 	 8.46 

11	0	 4	 0	Row	75	 6	6 	 1542 	 15.42 
11	0	 4	 0	Col	75	 5	232 	 1512 	 15.12 

12	0	 4	 0	Row	177	 8	21 	 2069 	 20.69 
12	0	 4	 0	Col	177	 7	246 	 2038 	 20.38 

13	0	 4	 0	Row	134	 12	217 	 3289 	 32.89 
13	0	 4	 0	Col	134	 12	189 	 3261 	 32.61 

14	0	 4	 0	Row	251	 0	199 	 199 	 1.99 
14	0	 4	 0	Col	251	 0	173 	 173 	 1.73 

15	0	 4	 0	Row	188	 15	66 	 3906 	 39.06 
15	0	 4	 0	Col	188	 15	39 	 3879 	 38.79 

16	0	 4	 0	Row	89	 5	149 	 1429 	 14.29 
16	0	 4	 0	Col	89	 5	110 	 1390 	 13.9 

