static irqreturn_t ad7766_trigger_handler(int irq, void *p)\r\n{\r\nstruct iio_poll_func *pf = p;\r\nstruct iio_dev *indio_dev = pf->indio_dev;\r\nstruct ad7766 *ad7766 = iio_priv(indio_dev);\r\nint ret;\r\nret = spi_sync(ad7766->spi, &ad7766->msg);\r\nif (ret < 0)\r\ngoto done;\r\niio_push_to_buffers_with_timestamp(indio_dev, ad7766->data,\r\npf->timestamp);\r\ndone:\r\niio_trigger_notify_done(indio_dev->trig);\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic int ad7766_preenable(struct iio_dev *indio_dev)\r\n{\r\nstruct ad7766 *ad7766 = iio_priv(indio_dev);\r\nint ret;\r\nret = regulator_bulk_enable(ARRAY_SIZE(ad7766->reg), ad7766->reg);\r\nif (ret < 0) {\r\ndev_err(&ad7766->spi->dev, "Failed to enable supplies: %d\n",\r\nret);\r\nreturn ret;\r\n}\r\nret = clk_prepare_enable(ad7766->mclk);\r\nif (ret < 0) {\r\ndev_err(&ad7766->spi->dev, "Failed to enable MCLK: %d\n", ret);\r\nregulator_bulk_disable(ARRAY_SIZE(ad7766->reg), ad7766->reg);\r\nreturn ret;\r\n}\r\nif (ad7766->pd_gpio)\r\ngpiod_set_value(ad7766->pd_gpio, 0);\r\nreturn 0;\r\n}\r\nstatic int ad7766_postdisable(struct iio_dev *indio_dev)\r\n{\r\nstruct ad7766 *ad7766 = iio_priv(indio_dev);\r\nif (ad7766->pd_gpio)\r\ngpiod_set_value(ad7766->pd_gpio, 1);\r\nmsleep(20);\r\nclk_disable_unprepare(ad7766->mclk);\r\nregulator_bulk_disable(ARRAY_SIZE(ad7766->reg), ad7766->reg);\r\nreturn 0;\r\n}\r\nstatic int ad7766_read_raw(struct iio_dev *indio_dev,\r\nconst struct iio_chan_spec *chan, int *val, int *val2, long info)\r\n{\r\nstruct ad7766 *ad7766 = iio_priv(indio_dev);\r\nstruct regulator *vref = ad7766->reg[AD7766_SUPPLY_VREF].consumer;\r\nint scale_uv;\r\nswitch (info) {\r\ncase IIO_CHAN_INFO_SCALE:\r\nscale_uv = regulator_get_voltage(vref);\r\nif (scale_uv < 0)\r\nreturn scale_uv;\r\n*val = scale_uv / 1000;\r\n*val2 = chan->scan_type.realbits;\r\nreturn IIO_VAL_FRACTIONAL_LOG2;\r\ncase IIO_CHAN_INFO_SAMP_FREQ:\r\n*val = clk_get_rate(ad7766->mclk) /\r\nad7766->chip_info->decimation_factor;\r\nreturn IIO_VAL_INT;\r\n}\r\nreturn -EINVAL;\r\n}\r\nstatic irqreturn_t ad7766_irq(int irq, void *private)\r\n{\r\niio_trigger_poll(private);\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic int ad7766_set_trigger_state(struct iio_trigger *trig, bool enable)\r\n{\r\nstruct ad7766 *ad7766 = iio_trigger_get_drvdata(trig);\r\nif (enable)\r\nenable_irq(ad7766->spi->irq);\r\nelse\r\ndisable_irq(ad7766->spi->irq);\r\nreturn 0;\r\n}\r\nstatic int ad7766_probe(struct spi_device *spi)\r\n{\r\nconst struct spi_device_id *id = spi_get_device_id(spi);\r\nstruct iio_dev *indio_dev;\r\nstruct ad7766 *ad7766;\r\nint ret;\r\nindio_dev = devm_iio_device_alloc(&spi->dev, sizeof(*ad7766));\r\nif (!indio_dev)\r\nreturn -ENOMEM;\r\nad7766 = iio_priv(indio_dev);\r\nad7766->chip_info = &ad7766_chip_info[id->driver_data];\r\nad7766->mclk = devm_clk_get(&spi->dev, "mclk");\r\nif (IS_ERR(ad7766->mclk))\r\nreturn PTR_ERR(ad7766->mclk);\r\nad7766->reg[AD7766_SUPPLY_AVDD].supply = "avdd";\r\nad7766->reg[AD7766_SUPPLY_DVDD].supply = "dvdd";\r\nad7766->reg[AD7766_SUPPLY_VREF].supply = "vref";\r\nret = devm_regulator_bulk_get(&spi->dev, ARRAY_SIZE(ad7766->reg),\r\nad7766->reg);\r\nif (ret)\r\nreturn ret;\r\nad7766->pd_gpio = devm_gpiod_get_optional(&spi->dev, "powerdown",\r\nGPIOD_OUT_HIGH);\r\nif (IS_ERR(ad7766->pd_gpio))\r\nreturn PTR_ERR(ad7766->pd_gpio);\r\nindio_dev->dev.parent = &spi->dev;\r\nindio_dev->name = spi_get_device_id(spi)->name;\r\nindio_dev->modes = INDIO_DIRECT_MODE;\r\nindio_dev->channels = ad7766_channels;\r\nindio_dev->num_channels = ARRAY_SIZE(ad7766_channels);\r\nindio_dev->info = &ad7766_info;\r\nif (spi->irq > 0) {\r\nad7766->trig = devm_iio_trigger_alloc(&spi->dev, "%s-dev%d",\r\nindio_dev->name, indio_dev->id);\r\nif (!ad7766->trig)\r\nreturn -ENOMEM;\r\nad7766->trig->ops = &ad7766_trigger_ops;\r\nad7766->trig->dev.parent = &spi->dev;\r\niio_trigger_set_drvdata(ad7766->trig, ad7766);\r\nret = devm_request_irq(&spi->dev, spi->irq, ad7766_irq,\r\nIRQF_TRIGGER_FALLING, dev_name(&spi->dev),\r\nad7766->trig);\r\nif (ret < 0)\r\nreturn ret;\r\ndisable_irq(spi->irq);\r\nret = devm_iio_trigger_register(&spi->dev, ad7766->trig);\r\nif (ret)\r\nreturn ret;\r\n}\r\nspi_set_drvdata(spi, indio_dev);\r\nad7766->spi = spi;\r\nad7766->xfer.rx_buf = &ad7766->data[1];\r\nad7766->xfer.len = 3;\r\nspi_message_init(&ad7766->msg);\r\nspi_message_add_tail(&ad7766->xfer, &ad7766->msg);\r\nret = devm_iio_triggered_buffer_setup(&spi->dev, indio_dev,\r\n&iio_pollfunc_store_time, &ad7766_trigger_handler,\r\n&ad7766_buffer_setup_ops);\r\nif (ret)\r\nreturn ret;\r\nret = devm_iio_device_register(&spi->dev, indio_dev);\r\nif (ret)\r\nreturn ret;\r\nreturn 0;\r\n}
