<div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 30.7627%;"><colgroup><col style="width: 46.3599%;"/><col style="width: 10.6703%;"/><col style="width: 10.7565%;"/><col style="width: 10.556%;"/><col style="width: 10.7565%;"/><col style="width: 10.9009%;"/></colgroup><tbody><tr><th colspan="6" data-highlight-colour="#fffae6" style="width: 319.0px;text-align: center;" class="confluenceTh">KPI (Key Performance Indicators)</th></tr><tr><th colspan="1" class="confluenceTh"><br/></th><th colspan="1" class="confluenceTh">Week#5</th><th colspan="1" class="confluenceTh">Week#6</th><th colspan="1" class="confluenceTh">Week#7</th><th colspan="1" class="confluenceTh">Week#8</th><th colspan="1" class="confluenceTh">Week#9</th></tr><tr><th style="width: 232.0px;" class="confluenceTh"><p>Number of configs analysis done</p></th><td style="width: 29.0px;" class="confluenceTd">2</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 29.0px;" class="confluenceTd"><br/></td><td style="width: 29.0px;" class="confluenceTd"><br/></td></tr><tr><th style="width: 232.0px;" class="confluenceTh"><p>Number of configs analysis pending</p></th><td style="width: 29.0px;" class="confluenceTd">6</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 29.0px;" class="confluenceTd"><br/></td><td style="width: 29.0px;" class="confluenceTd"><br/></td></tr><tr><th style="width: 232.0px;" class="confluenceTh"><span style="text-decoration: none;" class="legacy-color-text-default">Number of holes found</span></th><td style="width: 29.0px;" class="confluenceTd">31</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 29.0px;" class="confluenceTd"><br/></td><td style="width: 29.0px;" class="confluenceTd"><br/></td></tr><tr><th style="width: 232.0px;" class="confluenceTh"><p>Number of holes filled</p></th><td style="width: 29.0px;" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 29.0px;" class="confluenceTd"><br/></td><td style="width: 29.0px;" class="confluenceTd"><br/></td></tr><tr><th style="width: 232.0px;" class="confluenceTh"><p>Number of tests identified</p></th><td style="width: 29.0px;" class="confluenceTd">6</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 29.0px;" class="confluenceTd"><br/></td><td style="width: 29.0px;" class="confluenceTd"><br/></td></tr><tr><th style="width: 232.0px;" class="confluenceTh"><p>Number of tests written</p></th><td style="width: 29.0px;" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 29.0px;" class="confluenceTd"><br/></td><td style="width: 29.0px;" class="confluenceTd"><br/></td></tr><tr><th colspan="1" class="confluenceTh">Number of bugs found</th><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><h2 class="auto-cursor-target" id="CHI-AIUCodeCoverageStatistics:-DV_COVRegressionDataisathttp://webfile.arteris.com/~dv_cov/jenkins_ncore3_cov/chi_aiu/hw-ncr/reports/index_chart.html">DV_COV Regression Data is at <a class="external-link" href="http://webfile.arteris.com/~dv_cov/jenkins_ncore3_cov/chi_aiu/hw-ncr/reports/index_chart.html" rel="nofollow">http://webfile.arteris.com/~dv_cov/jenkins_ncore3_cov/chi_aiu/hw-ncr/reports/index_chart.html</a></h2><p><br/></p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 1.31203%;"/><col style="width: 10.774%;"/><col style="width: 5.12814%;"/><col style="width: 3.40229%;"/><col style="width: 4.54879%;"/><col style="width: 4.00922%;"/><col style="width: 4.67069%;"/><col style="width: 4.67069%;"/><col style="width: 2.98911%;"/><col style="width: 4.06055%;"/><col style="width: 3.99447%;"/><col style="width: 3.99447%;"/><col style="width: 3.43244%;"/><col style="width: 23.6723%;"/><col style="width: 4.1369%;"/><col style="width: 15.2067%;"/></colgroup><tbody><tr><th class="numberingColumn confluenceTh"><br/></th><th class="confluenceTh">Config Name</th><th colspan="1" class="confluenceTh">With/Without exclusion</th><th class="confluenceTh">RTL Compile</th><th class="confluenceTh"><p title="">Random Regression</p><p title="">Passing Rate</p></th><th colspan="1" data-highlight-colour="#deebff" class="confluenceTh"><p title="">Statement (Goal : 99%+ Design Unit)</p></th><th colspan="1" data-highlight-colour="#deebff" class="confluenceTh"><p title="">Expression (Goal : 95%+ Design Unit)</p></th><th colspan="1" data-highlight-colour="#deebff" class="confluenceTh"><p title="">Condition (Goal : 95%+ Design Unit)</p></th><th colspan="1" data-highlight-colour="#deebff" class="confluenceTh">FSM (Goal : 100% Design Unit)</th><th colspan="1" data-highlight-colour="#deebff" class="confluenceTh">Functional (Goal : 100% Design Unit)</th><th colspan="1" data-highlight-colour="#fffae6" class="confluenceTh">Cover Check Exclusions</th><th colspan="1" data-highlight-colour="#fffae6" class="confluenceTh">RTL Exclusions</th><th colspan="1" class="confluenceTh">Teslist updated with pat</th><th colspan="1" class="confluenceTh">Database / Exclusions / Run Command</th><th colspan="1" class="confluenceTh">Comments / JIRAs (if any)</th><th colspan="1" class="confluenceTh">Feedback</th></tr><tr><th class="numberingColumn confluenceTh">1</th><th colspan="1" class="confluenceTh"><span class="legacy-color-text-default">hw_cfg_nxpauto</span></th><td colspan="1" class="confluenceTd">with coverCheck exclusions</td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~balajik/chi_ccov_jan30/regression_report_2022_01_30_2037.html" rel="nofollow">100</a>%</td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/~balajik/chi_ccov_jan30/debug/chi_aiu/hw_cfg_nxpauto/coverage/coverage_totals.txt" rel="nofollow">99.48</a>%</p><p><br/></p><p>99.78% with exclusions.do and waiver.json</p></td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/~balajik/chi_ccov_jan30/debug/chi_aiu/hw_cfg_nxpauto/coverage/coverage_totals.txt" rel="nofollow">81.73</a>%</p><p><br/></p><p>97.20%</p><p>with exclusions.do and waiver.json</p></td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/~balajik/chi_ccov_jan30/debug/chi_aiu/hw_cfg_nxpauto/coverage/coverage_totals.txt" rel="nofollow">88.14</a>%</p><p><br/></p><p>96.76%</p><p>with exclusions.do and waiver.json</p></td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd">n/a</td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#fffae6" class="confluenceTd">Yes</td><td colspan="1" data-highlight-colour="#fffae6" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd"><p><br/></p></td><td colspan="1" class="confluenceTd"><p><strong>UCDB </strong>: <a class="external-link" href="http://webfile.arteris.com/~balajik/chi_ccov_jan30_exclusions/hw_cfg_nxpauto/new_rtl_exclusion1/final_chi_aiu_hw_cfg_nxpauto_merged.ucdb" rel="nofollow">click here:</a></p><p><strong>Formal Exclusions :</strong> </p><p><strong>RTL Exclusions : </strong>hw_cfg_nxpauto_exclusions.do<strong><br/></strong></p><p><strong>JSON Exclusions :</strong> hw_cfg_nxpauto_waiver.json</p><p><strong>Run Cmd</strong> : runsim -e chi_aiu -c hw_cfg_nxpauto -l regr_cov -cx -c_cov -v  -ccmu -ccme  UVM_NONE -g</p><p><strong>Open HTML Report (without exclusions applied)</strong> : click here</p><p><strong><span class="legacy-color-text-blue3">Command to generate RTL exclusions : </span></strong></p><p><br/></p></td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p><br/></p></div></td><td colspan="1" class="confluenceTd"><p>1.NRS SelfID is never exercised.</p><p>2.Address Map error is never exercised.</p><p>3.Illegal Transaction is never exercised.</p><p>4.CMPrsp FIFO is not exercised. CMPrsp FIFO is for the CMPrsp from DVE.</p><p>5.SYSreq RX FIFO is not exercised.</p><p>6.SysCo ATTACH_ERR never exercised (i.e. Timeout for SysRsp for Attach is never exercised)</p><p>7.SysCo DETACH_ERR never exercised (i.e. Timeout for SysRsp for Detach is never exercised).</p><p>8.DII2 is never exercised.</p><p>9.CHI-AIU RX DAT channel RespErr=2'b10=DataError is never exercised.</p><p>10.Resiliency rx_header_protection_uc, and rx_message_protection_uc is never exercised for StrReq, SnpReq, SysReqRx, CmdRsp, DtwRsp, DtwDbgRsp, DtrRspRx, CmpRsp, SysRspRx, DtrReqRx.</p><p>11.Illegal command and STRreq error not exercised (NOTE:</p><p>CHI AIU needs to send fake DTRs CHI data flits to the processor if illegal commands are detected or if STR request comes with an error).</p><p>12. ncr_pmon is not exercised. A comprehensive pmon test should be included.</p><p>13.target_id_mismatch and also wrong_target_id for CmdRsp, StrReq,DtrReqRx,DtrRspRx,DtwRsp,SnpReq,CmpRsp</p><p>is not exercised.</p><p>14.Address Linked List is never exercised to full. Need to have a single address coherent transaction test, also a separate single addresss non-coherent test, to cover this hole.</p><p>15.ott_stashing_entry never times out (this config has 4 ott_stashing_entry)</p><p>16.Need to inject single-bit correctable error to snp_req message and dtr_req_rx message in order to exercise the Concerto MUX correction interface.</p><p>17.checker_delay input &quot;test_en&quot; is never 1.</p><p>18.CSR driven sysco is never exercised.</p><p>19.sys_rsp_rx_target_id_mismatch is never 1.</p><p>20.sys_evt_receiver's sysrsp_fifo is never full.</p><p>21.sys_evt_receiver's event_timeout never asserts.</p><p>22.trace_capture:</p><p>accumulator_2_full is never hit</p><p>force_accum_1_counter_expired_1 is never hit.</p><p>accumulator_2_in_restart is never hit.</p><p>smi_tx2_ndp_msg_ready_fifo is never 0 (never backpressures)</p><p>smi_rx2_ndp_msg_ready_fifo is never 0 (never backpressures)</p><p>smi_rx1_ndp_msg_ready is never 0.</p><p>23. chi_aiu_csr</p><p>uncorr_dec_err_int is never 1</p><p>uncorr_prot_err_int is never 1</p><p>uncorr_trans_err_int is never 1</p><p>CAIUCNTCR{0,1,2,3}_InterruptEn_out is never exercised</p><p>CAIUCNTCR{0,1,2,3}_OverFLowStatus_out is never exercised</p><p>CAIUUESAR_sw_wr is never exercised</p><p>CAIUUESR_sw_wr is never exercised</p><p>decode_error is never exercised</p><p>CAIUUEDR_DecErrDetEn_out is never exercised</p><p>transport_error is never exercised</p><p>CAIUUEDR_TransErrDetEn_out is never exercised</p><p>chi_snp_rsp_error is never exercised</p><p>CAIUUEDR_ProtErrDetEn_out is never exercised.</p><p>csr_sys_coh_sender_err_detected is never exercised</p><p>csr_sys_coh_sender_err_protocol_timeout is never exercised.</p><p>24.QoS starvation is never exercised.</p><p>25.STT chi_drb never enters replay because SnpDtr followed by SnpDtw from chi_drb is never exercised.<br/>26.tx_dat_chan_handler is always ready. TB should delay returning link credit until link tx dat link credit runs out.<br/>27.tx_rsp_chan_handler is always ready. TB should delay returning link credit until tx rsp link credit runs out.<br/>28.snp_chan_handler is always ready. TB should delay returning link credit until snp link credit runs out. <br/>29.CHI ReOrder Buffer for Data Interleaving is never full (max 8 interleaving packets)</p><p>30. single-bit error and also double-bit error is never injected to *_correct_interface in concerto mux for all SMI RX ports and Concerto RX message ports.</p><p>31.smi_tx0_rr_arb (2 requestors, at most 1 active)</p></td></tr><tr><th class="numberingColumn confluenceTh">2</th><th colspan="1" class="confluenceTh"><span class="legacy-color-text-default">hw_config_two</span></th><td colspan="1" class="confluenceTd">with coverCheck exclusions</td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://webfile.arteris.com/~balajik/chi_ccov_jan30/regression_report_2022_01_30_2037.html" rel="nofollow">100</a>%</td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/~balajik/chi_ccov_jan30/debug/chi_aiu/hw_config_two/coverage/coverage_totals.txt" rel="nofollow">99.29</a>%</p><p><br/></p><p>99.68% with exclusions.do and waiver.json</p></td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/~balajik/chi_ccov_jan30/debug/chi_aiu/hw_config_two/coverage/coverage_totals.txt" rel="nofollow">85.33</a>%</p><p><br/></p><p>95.97% with exclusions.do and waiver.json</p></td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/~balajik/chi_ccov_jan30/debug/chi_aiu/hw_config_two/coverage/coverage_totals.txt" rel="nofollow">87.76</a>%</p><p><br/></p><p>96.91%</p><p>with exclusions.do</p><p>and waiver.json</p></td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#fffae6" class="confluenceTd">Yes</td><td colspan="1" data-highlight-colour="#fffae6" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd"><p><br/></p></td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p><strong>UCDB:</strong> <a class="external-link" href="http://webfile.arteris.com/~balajik/chi_ccov_jan30_exclusions/hw_config_two/new_rtl_exclusion/final_chi_aiu_hw_config_two_merged.ucdb" rel="nofollow">click here</a></p></div><p><strong>formal Exclusions:</strong>  </p><p><strong>RTL Exclusions:  </strong>hw_config_two_exclusions.do</p><p><strong>JSON Exclusions: </strong>hw_config_two_waiver.json</p><p><span class="legacy-color-text-default"><strong>Run Cmd : </strong> runsim -e chi_aiu -c hw_config_two -l regr_cov -c_cov -f_cov -ccmu -ccme -v UVM_NONE -g</span></p><p><strong>Open HTML Report (with exclusions applied)</strong> : <a class="external-link" href="http://webfile.arteris.com/~saadz/regression/2021_12_22_1757/debug/chi_aiu/hw_config_two/coverage/html/#summary.html?f=4&amp;s=358&amp;type=inst&amp;sm_page=1&amp;re_page=1" rel="nofollow">click here (NOT YET READY)</a></p><p><span class="legacy-color-text-default"><strong>Command to generate RTL exclusions</strong> : </span></p><p><br/></p></td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><br/></div></td><td colspan="1" class="confluenceTd"><p><span style="letter-spacing: 0.0px;">1.NRS SelfID is never read</span></p><p>2.DII1 is never exercised.</p><p>3.OTT never receives any illegal CHI Opcode. (illegal_txn is never hit).</p><p>4.timeout never occurs for any of the OTT entries, and any of the OTT stash entries</p><p>5.the following CHI request opcodes are never exercised:</p><p>‘h02 ReadClean</p><p>‘h07 ReadUnique</p><p>‘h0C MakeUnique</p><p>‘h0D Evict</p><p>‘h16 Reserved (WriteCleanPtl) (This is Reserved for CHI-B, so this can be waived)</p><p>‘h20 WriteUniqueFullStash (CHI-AIU doesn’t support WriteStash, so this can be waived)</p><p>‘h21 WriteUniquePtlStash (CHI-AIU doesn’t support WriteStash, so this can be waived)</p><p>‘h26 ReadNotSharedDirty</p><p>6.Non-coherent Transaction Address Dependency never hits.</p><p>NOTE: Non-coherent transactions have address dependencies only if they are to the same cacheline address <strong>from the same LPID</strong>.</p><p>7.OTT drop_dtr is never hit.</p><p>drop_dtr:</p><p>If DMI/DII sends more beats than required (if DMI/DII width is larger than CHI AIU and read size is smaller than DMI/DII width),</p><p>CHI AIU is required to drop these extra beats and not send them to the CHI processor.</p><p>8.OTT dtr_req_transport_err is never hit</p><p>9.CHI-AIU STT is never exercised to issue DTR followed by DTW.</p><p>To hit this case, CHI-AIU STT needs to have SnpNotSharedDirty getting CHI SnpRespData_I_PD with UP=2'b00.</p><p>If this case is hit, then CHI-AIU STT will do DtrDataSCln followed by DtwDataFullDty</p><p>10.address regions not hit for NRS region, Boot region, and many of the GPR regions.</p><p>Stimulus needs to hit all address regions.</p><p>11.SysCo related DVM snoop part 1 part2 coming in during SysCo state transition is never hit.</p><p>Need to include &quot;sysco_snps_toggle_delay&quot; test,</p><p>12.When (q_snp_req_slv_mpf3 == aiu_provider_id), then it’s always (q_snp_req_slv_up==3) Unique Permission, and vice versa.</p><p>This creates an expression hole.</p><p>13.CHI rx_tx_link_ctrl has many many holes.</p><p>Need to exercise all legal CHI link state transitions.</p><p>14.CHI rxdat_chan_handler:  inflight_credit_count &lt; nCHIReqInFlight is always true.</p><p>To cover this hole, TB as the CHI processor needs to wait for accumulating RXDAT link credits till it reaches nCHIReqInFlight=15  from CHI-AIU.</p><p>15. q_csr_access_nrs_error” is never 1.</p><p>To cover this hole, send a ReadNoSnp command to NRS address region, with CAIUNRSAR_NRSAR register bit programmed to 0.</p><p>16. CHI SnpRespDataPtl opcode is never issued by TB.</p><p>snp_resp_Data_SC, snp_resp_Data_SD, snp_resp_Data_SC_PD</p><p>is never issued by TB.</p><p><span class="legacy-color-text-default">stt_top expression coverage holes are snp_resp_Data_{SC/SD/I_PD/SC_PD}, snp_resp_DataPtl_{I_PD/UD},</span></p><p>17.Address Linked List is never exercised to full. Need to have a single address coherent transaction test, also a separate single addresss non-coherent test, to cover this hole.</p><p>18.ott_stashing_entry never times out (this config has 2 ott_stashing_entry).</p><p>19.CHI <span class="legacy-color-text-default">rx_tx_link_ctrl expression coverage holes are:</span><br style="text-align: left;"/><span class="legacy-color-text-default">-RXLINKACTIVEACK: when rx_state==RXACT, tx_state is never in TXSTOP.</span><br style="text-align: left;"/><span class="legacy-color-text-default">-RXLINKACTIVEACK: when rx_state==RXACT, tx_state is never in TXACT.</span><br style="text-align: left;"/><span class="legacy-color-text-default">-RXLINKACTIVEACK: when rx_state==RXDEACT, tx_state is never in TXRUN.</span><br style="text-align: left;"/><span class="legacy-color-text-default">-TXLINKACTIVEREQ: when rx_state==RXSTOP, tx_state is never in TXSTOP.</span><br style="text-align: left;"/><span class="legacy-color-text-default">-TXLINKACTIVEREQ: when tx_state==TXSTOP, rx_state is never in RXSTOP.</span><br style="text-align: left;"/><span class="legacy-color-text-default">-TXLINKACTIVEREQ: when tx_state==TXRUN, rx_state is never in RXDEACT.</span></p></td></tr><tr><th class="numberingColumn confluenceTh" colspan="1">3</th><th colspan="1" class="confluenceTh"><span class="legacy-color-text-default">hw_cfg_20</span></th><td colspan="1" class="confluenceTd">with coverCheck exclusions</td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/~balajik/chi_ccov_feb03/debug/chi_aiu/hw_cfg_20/coverage/coverage_totals.txt" rel="nofollow">99.13</a>%</p><p><br/></p><p>99.56% with exclusions.do and waiver.json</p></td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/~balajik/chi_ccov_feb03/debug/chi_aiu/hw_cfg_20/coverage/coverage_totals.txt" rel="nofollow">79.85</a>%</p><p><br/></p><p>96.52% with exclusions.do and waiver.json</p></td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/~balajik/chi_ccov_feb03/debug/chi_aiu/hw_cfg_20/coverage/coverage_totals.txt" rel="nofollow">87.06</a>%</p><p><br/></p><p>97.67% with exclusions.do and waiver.json</p></td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#fffae6" class="confluenceTd">Yes</td><td colspan="1" data-highlight-colour="#fffae6" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd"><p><br/></p></td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p><strong>UCDB:</strong> <a class="external-link" href="http://webfile.arteris.com/~balajik/chi_ccov_feb03_exclusions/hw_cfg_20/covercheck_chi_aiu_hw_cfg_20_merged.ucdb" rel="nofollow">click here</a></p></div><p><strong>formal Exclusions:</strong>  </p><p><strong>RTL Exclusions:  </strong>hw_cfg_20_exclusions.do</p><p><strong>JSON Exclusions:  </strong>hw_cfg_20_waiver.json</p><p><span class="legacy-color-text-default"><strong>Run Cmd : </strong> runsim -e chi_aiu -c hw_cfg_20 -l regr_cov -c_cov -ccmu -ccme -v UVM_NONE -g</span></p><p><strong>Open HTML Report (with exclusions applied)</strong> : click here</p><p><span class="legacy-color-text-default"><strong>Command to generate RTL exclusions</strong> : </span></p><p><br/></p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>1.DII1 is never exercised.</p><p>2.PMON is never execised.</p><p>3.Address Linked List is never exercised to full. Need to have a single address coherent transaction test, also a separate single addresss non-coherent test, to cover this hole.</p><p>4.ott_stashing_entry never times out (this config has 1 ott_stashing_entry)</p><p>5.NRS region not hit.</p><p>6.The condition coverage for rx_tx_link_ctrl is very low.</p><p>143 {TXACT,RXACT}: begin<br/><strong>144 if(RXLINKACTIVEACK &amp; TXLINKACTIVEACK_sync ) begin //both not hit</strong><br/>145 {nxt_tx_state,nxt_rx_state} = {TXRUN,RXRUN} ;<br/>146 end</p><p>168 {TXACT,RXRUN}: begin<br/><strong>169 if( ~RXLINKACTIVEREQ_sync &amp; TXLINKACTIVEACK_sync ) begin //BOON: both not hit</strong><br/>170 {nxt_tx_state,nxt_rx_state} = {TXRUN,RXDEACT} ;<br/>171 end</p><p>204 {TXDEACT,RXRUN}: begin<br/><strong>205 if( ~TXLINKACTIVEACK_sync &amp; ~RXLINKACTIVEREQ_sync ) begin //BOON: both not hit</strong><br/>206 {nxt_tx_state,nxt_rx_state} = {TXSTOP,RXDEACT} ;<br/>207 end</p><p>218 {TXRUN,RXDEACT}: begin<br/><strong>219 if(~RXLINKACTIVEACK &amp; ~TXLINKACTIVEREQ ) begin //BOON: RXLINKACTIVEACK not hit</strong><br/>220 {nxt_tx_state,nxt_rx_state} = {TXDEACT,RXSTOP} ;<br/>221 end</p><p>237 {TXDEACT,RXDEACT}: begin<br/><strong>238 if(~RXLINKACTIVEACK &amp; ~TXLINKACTIVEACK_sync ) begin //BOON: both not hit</strong><br/>239 {nxt_tx_state,nxt_rx_state} = {TXSTOP,RXSTOP} ;<br/>240 end</p><p>259 {TXDEACT,RXSTOP}: begin<br/><strong>260 if( RXLINKACTIVEREQ_sync &amp; ~TXLINKACTIVEACK_sync ) begin //BOON: both not hit</strong><br/>261 {nxt_tx_state,nxt_rx_state} = {TXSTOP,RXACT} ;<br/>262 end</p><p>To cover these condition coverage holes, stimulus needs to bring up and then bring down the CHI link in a loop, with a slight variation in delays.</p></td></tr><tr><th class="numberingColumn confluenceTh" colspan="1">4</th><th colspan="1" class="confluenceTh"><span class="legacy-color-text-default">hw_cfg_7</span></th><td colspan="1" class="confluenceTd">with coverCheck exclusions</td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/~balajik/chi_ccov_feb27/debug/chi_aiu/hw_cfg_7/coverage/coverage_totals.txt" rel="nofollow">96.44</a>%</p><p><br/></p><p>99.11% with exclusions.do and waiver.json</p></td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/~balajik/chi_ccov_feb27/debug/chi_aiu/hw_cfg_7/coverage/coverage_totals.txt" rel="nofollow">60.88</a>%</p><p><br/></p><p>95.08% with exclusions.do and waiver.json</p></td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/~balajik/chi_ccov_feb27/debug/chi_aiu/hw_cfg_7/coverage/coverage_totals.txt" rel="nofollow">61.20</a>%</p><p><br/></p><p>99.35% with exclusions.do and waiver.json</p></td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#fffae6" class="confluenceTd">Yes</td><td colspan="1" data-highlight-colour="#fffae6" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd"><p><br/></p></td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p><strong>UCDB:</strong> <a class="external-link" href="http://webfile.arteris.com/~balajik/chi_ccov_feb27_exclusions/hw_cfg_7/final_chi_aiu_hw_cfg_7_merged.ucdb" rel="nofollow">click here</a></p></div><p><strong>formal Exclusions:</strong>  </p><p><strong>RTL Exclusions:  </strong>hw_cfg_7_exclusions.do</p><p><strong>JSON Exclusions:  </strong>hw_cfg_7_waiver.json</p><p><span class="legacy-color-text-default"><strong>Run Cmd : </strong>runsim -e chi_aiu -c hw_cfg_7 -l regr_cov -c_cov -ccmu -ccme -v UVM_NONE -g</span></p><p><strong>Open HTML Report (with exclusions applied)</strong> : click here</p><p><span class="legacy-color-text-default"><strong>Command to generate RTL exclusions</strong> : </span></p><p><br/></p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>1.OTT stash entry is never exercised. Stimulus needs to issue stashing snoops to CHI-AIU.</p><p>2.PMON is never exercised.</p><p>3.Address Linked List is never exercised to full. Need to have a single address coherent transaction test, also a separate single addresss non-coherent test, to cover this hole.</p><p>4.ott_stashing_entry is never exercised. (this config has 1 ott_stashing_entry)</p><p>5.chi_aiu apb_csr expression coverage is low. Need to include CSR register test to exercise all registers.</p></td></tr><tr><th class="numberingColumn confluenceTh" colspan="1">5</th><th colspan="1" class="confluenceTh"><span class="legacy-color-text-default">hw_cfg_7_all_ecc</span></th><td colspan="1" class="confluenceTd">with coverCheck exclusions</td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~balajik/chi_ccov_jan16_covercheck/chi_aiu_hw_cfg_7_all_ecc_code_coverage_totals.txt" rel="nofollow">99.20</a>%</p><p><br/></p><p>99.20% with exclusions.do and waiver.json</p></td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~balajik/chi_ccov_jan16_covercheck/chi_aiu_hw_cfg_7_all_ecc_code_coverage_totals.txt" rel="nofollow">84.06</a>%</p><p><br/></p><p>97.78% with exclusions.do and waiver.json</p></td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~balajik/chi_ccov_jan16_covercheck/chi_aiu_hw_cfg_7_all_ecc_code_coverage_totals.txt" rel="nofollow">80.33</a>%</p><p><br/></p><p>96.08% with exclusions.do and waiver.json</p></td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#fffae6" class="confluenceTd">Yes</td><td colspan="1" data-highlight-colour="#fffae6" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd"><p><br/></p></td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p><strong>UCDB:</strong> <a class="external-link" href="https://webfile.arteris.com/~balajik/chi_ccov_jan16_covercheck/chi_aiu_hw_cfg_7_all_ecc_merged.ucdb" rel="nofollow">click here</a></p></div><p><strong>formal Exclusions:</strong>  </p><p><strong>RTL Exclusions:  </strong>hw_cfg_7_all_ecc_exclusions.do</p><p><strong>JSON Exclusions:  </strong>hw_cfg_7_all_ecc_waiver.do</p><p><span class="legacy-color-text-default"><strong>Run Cmd : </strong> runsim -e chi_aiu -c hw_cfg_7_all_ecc -l regr_cov -c_cov -ccmu -ccme -v UVM_NONE -g</span></p><p><strong>Open HTML Report (with exclusions applied)</strong> : click here</p><p><span class="legacy-color-text-default"><strong>Command to generate RTL exclusions</strong> : </span></p><p><br/></p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>1.OTT stash entry is never exercised. Stimulus needs to issue stashing snoops to CHI-AIU.</p><p>2.PMON is never exercised.</p><p>3.Address Linked List is never exercised to full. Need to have a single address coherent transaction test, also a separate single addresss non-coherent test, to cover this hole.</p><p>4.ott_stashing_entry is never exercised. (this config has 1 ott_stashing_entry)</p></td></tr><tr><th class="numberingColumn confluenceTh" colspan="1">6</th><th colspan="1" class="confluenceTh"><span class="legacy-color-text-default">hw_cfg_7_all_parity</span></th><td colspan="1" class="confluenceTd">with coverCheck exclusions</td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/~balajik/chi_ccov_feb03/debug/chi_aiu/hw_cfg_7_all_parity/coverage/coverage_totals.txt" rel="nofollow">97.23</a><span class="legacy-color-text-blue3">%</span></p><p><br/></p><p><span class="legacy-color-text-blue3">99.05% with exclusions.do and waiver.json</span></p><p><br/></p></td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/~balajik/chi_ccov_feb03/debug/chi_aiu/hw_cfg_7_all_parity/coverage/coverage_totals.txt" rel="nofollow">64.92</a><span class="legacy-color-text-blue3">%</span></p><p><br/></p><p><span class="legacy-color-text-blue3">95.76% with exclusions.do and waiver.json</span></p></td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/~balajik/chi_ccov_feb03/debug/chi_aiu/hw_cfg_7_all_parity/coverage/coverage_totals.txt" rel="nofollow">60.50</a><span class="legacy-color-text-blue3">%</span></p><p><br/></p><p>97.46% with exclusions.do and waiver.json</p></td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#fffae6" class="confluenceTd">Yes</td><td colspan="1" data-highlight-colour="#fffae6" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd"><p><br/></p></td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p><strong>UCDB:</strong> <a class="external-link" href="http://webfile.arteris.com/~balajik/chi_ccov_feb03_exclusions/hw_cfg_7_all_parity/final_chi_aiu_hw_cfg_7_all_parity_merged.ucdb" rel="nofollow">click here</a></p></div><p><strong>formal Exclusions:</strong>  </p><p><strong>RTL Exclusions:  </strong>hw_cfg_7_all_parity_exclusions.do</p><p><strong>JSON Exclusions:  </strong>hw_cfg_7_all_parity_waiver.json</p><p><span class="legacy-color-text-default"><strong>Run Cmd : </strong> runsim -e chi_aiu -c hw_cfg_7_all_parity -l regr_cov -c_cov -ccmu -ccme -v UVM_NONE -g</span></p><p><strong>Open HTML Report (with exclusions applied)</strong> : click here</p><p><span class="legacy-color-text-default"><strong>Command to generate RTL exclusions</strong> : </span></p><p><br/></p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>1.OTT stash entry is never exercised. Stimulus needs to issue stashing snoops to CHI-AIU.</p><p>2.PMON is never exercised.</p><p>3.Address Linked List is never exercised to full. Need to have a single address coherent transaction test, also a separate single addresss non-coherent test, to cover this hole.</p><p>4.ott_stashing_entry is never exercised. (this config has 1 ott_stashing_entry)</p></td></tr><tr><th class="numberingColumn confluenceTh" colspan="1">7</th><th colspan="1" class="confluenceTh"><span class="legacy-color-text-default">hw_config_resiliency_placeholder</span></th><td colspan="1" class="confluenceTd">with coverCheck exclusions</td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/~balajik/chi_ccov_feb27/debug/chi_aiu/hw_config_resiliency_placeholder/coverage_new/coverage_totals.txt" rel="nofollow">96.81</a><span class="legacy-color-text-blue3">%</span></p><p><br/></p><p><span class="legacy-color-text-blue3">99.05% with exclusions.do and waiver.json</span></p></td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/~balajik/chi_ccov_feb27/debug/chi_aiu/hw_config_resiliency_placeholder/coverage_new/coverage_totals.txt" rel="nofollow">63.66</a><span class="legacy-color-text-blue3">%</span></p><p><br/></p><p><span class="legacy-color-text-blue3">96.01% with exclusions.do and waiver.json</span></p></td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/~balajik/chi_ccov_feb12/debug/chi_aiu/hw_config_resiliency_placeholder/coverage_new/coverage_totals.txt" rel="nofollow">61.83</a><span class="legacy-color-text-blue3">%</span></p><p><br/></p><p><span class="legacy-color-text-blue3">99.19% with  exclusions.do and waiver.json</span></p></td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#fffae6" class="confluenceTd">Yes</td><td colspan="1" data-highlight-colour="#fffae6" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd"><p><br/></p></td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p><strong>UCDB:</strong> <a class="external-link" href="http://webfile.arteris.com/~balajik/chi_ccov_feb27_01_exclusions/hw_config_resiliency_placeholder/new_rtl_exclusions/final_chi_aiu_hw_config_resiliency_placeholder_merged.ucdb" rel="nofollow">click here</a></p></div><p><strong>formal Exclusions:</strong>  </p><p><strong>RTL Exclusions:  </strong>hw_config_resiliency_placeholder_exclusions.do</p><p><strong>JSON Exclusions:  </strong>hw_config_resiliency_placeholder_waiver.json</p><p><span class="legacy-color-text-default"><strong>Run Cmd : </strong> runsim -e chi_aiu -c hw_config_resiliency_placeholder -l regr_cov -c_cov -ccmu -ccme -v UVM_NONE -g</span></p><p><strong>Open HTML Report (with exclusions applied)</strong> : click here</p><p><span class="legacy-color-text-default"><strong>Command to generate RTL exclusions</strong> : </span></p><p><br/></p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>1.CHI Snoop Response Error in RespErr is never exercised<br/>2.OTT stash entry is never exercised<br/>3.PMON is never tested.</p><p>4.Address Linked List is never exercised to full. Need to have a single address coherent transaction test, also a separate single addresss non-coherent test, to cover this hole.</p><p>5.ott_stashing_entry is never exercised. (this config has 1 ott_stashing_entry)</p></td></tr><tr><th class="numberingColumn confluenceTh" colspan="1">8</th><th colspan="1" class="confluenceTh"><span class="legacy-color-text-default">config256bit</span></th><td colspan="1" class="confluenceTd">with coverCheck exclusions</td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~balajik/chi_ccov_jan16_covercheck/chi_aiu_config256bit_code_coverage_totals.txt" rel="nofollow">99.61</a><span class="legacy-color-text-blue3">%</span></p><p><br/></p><p><span class="legacy-color-text-blue3">99.62% with exclusions.do and waiver.json</span></p></td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~balajik/chi_ccov_jan16_covercheck/chi_aiu_config256bit_code_coverage_totals.txt" rel="nofollow">85.03</a><span class="legacy-color-text-blue3">%</span></p><p><br/></p><p><span class="legacy-color-text-blue3">95.13% with  exclusions.do and waiver.json</span></p><p><br/></p><p><span class="legacy-color-text-blue3">96.57% if u_pmon_stats_core is excluded from expression coverage.</span></p></td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~balajik/chi_ccov_jan16_covercheck/chi_aiu_config256bit_code_coverage_totals.txt" rel="nofollow">86.44</a><span class="legacy-color-text-blue3">%</span></p><p><br/></p><p><span class="legacy-color-text-blue3">92.08% with  exclusions.do and waiver.json</span></p><p><br/></p><p>95.98% if u_pmon_stats_core is excluded from condition coverage.</p><p><br/></p><p>98.26% if u_pmon_stats_core and rx_tx_link_ctrl are excluded from condition coverage.</p><p><br/></p></td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#deebff" class="confluenceTd"><br/></td><td colspan="1" data-highlight-colour="#fffae6" class="confluenceTd">Yes</td><td colspan="1" data-highlight-colour="#fffae6" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd"><p><br/></p></td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p><strong>UCDB:</strong> <a class="external-link" href="http://webfile.arteris.com/~balajik/chi_ccov_jan16_covercheck/chi_aiu_config256bit_merged.ucdb" rel="nofollow">click here</a></p></div><p><strong>formal Exclusions:</strong>  </p><p><strong>RTL Exclusions:  </strong>config256bit_exclusions.do</p><p><strong>JSON Exclusions:  </strong>config256bit_waiver.json</p><p><span class="legacy-color-text-default"><strong>Run Cmd : </strong> runsim -e chi_aiu -c config256bit -l regr_cov -c_cov  -ccmu -ccme-v UVM_NONE -g</span></p><p><strong>Open HTML Report (with exclusions applied)</strong> : click here</p><p><span class="legacy-color-text-default"><strong>Command to generate RTL exclusions</strong> : </span></p><p><br/></p><p><br/></p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>1.DII0 is never hit</p><p>2.PMON is never tested. (NOTE: waived, not covered at individual block level)</p><p>3.Address Linked List is never exercised to full. Need to have a single address coherent transaction test, also a separate single addresss non-coherent test, to cover this hole.</p><p>4.rx_tx_link_ctrl has poor condition coverage.</p><p>5.unsupported_dii_cmd not exercised.</p><p>6.q_csr_access_nrs_error not exercised.</p><p>7.drop_dtr not exercised.</p><p>8.NRS SelfID read not exercised.</p><p>9.the following CHI request opcodes are never exercised:</p><p>‘h02 ReadClean</p><p>‘h07 ReadUnique</p><p>'h0C MakeUnique</p><p>'h0D Evict</p><p>'h16 WriteCleanPtl(Reserved)</p><p>'h26 ReadNotSharedDirty</p><p>10. str_req_error is never exercised.</p><p>Stimulus should generate StrReq with CMstatus error for Read transaction and Write transaction.</p><p>11.nrs_region_hit is not exercised.</p><p>12.addressing_error_multi_hit is not exercised.</p><p>13.ott_stashing_entry never times out (this config has 1 ott_stashing_entry)</p><p><br/></p><p><br/></p></td></tr></tbody></table></div>