Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon May  1 15:01:00 2023
| Host         : ASUSTUF-A15YUVI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file digital_Safe_control_sets_placed.rpt
| Design       : digital_Safe
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            2 |
|      4 |            3 |
|      5 |            1 |
|     12 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              43 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               5 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-------------------------------------+------------------+------------------+----------------+
|      Clock Signal      |            Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------+-------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG         | a_i_1_n_0                           | d_i_1_n_0        |                1 |              1 |
|  clk_IBUF_BUFG         | a_i_1_n_0                           |                  |                2 |              3 |
|  clk_IBUF_BUFG         | rgb[2]_i_1_n_0                      |                  |                1 |              3 |
|  E/code_reg[3]_i_2_n_0 |                                     |                  |                2 |              4 |
|  clk_IBUF_BUFG         | f                                   |                  |                2 |              4 |
|  clk_IBUF_BUFG         | x0[3]_i_1_n_0                       | x3[3]_i_1_n_0    |                1 |              4 |
|  clk_IBUF_BUFG         | FSM_sequential_state_reg[4]_i_1_n_0 |                  |                2 |              5 |
|  clk_IBUF_BUFG         | x0[3]_i_1_n_0                       |                  |                5 |             12 |
|  clk_IBUF_BUFG         | pw0                                 |                  |                5 |             16 |
|  clk_IBUF_BUFG         |                                     |                  |                8 |             23 |
+------------------------+-------------------------------------+------------------+------------------+----------------+


