<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="rom_1port_2021/sim/rom_8i_56o_256d_sc_rom_1port_2021_7qtq23q.v"
   type="VERILOG"
   library="rom_1port_2021" />
 <file
   path="sim/rom_8i_56o_256d_sc.v"
   type="VERILOG"
   library="rom_8i_56o_256d_sc"
   hasInlineConfiguration="true" />
 <topLevel name="rom_8i_56o_256d_sc.rom_8i_56o_256d_sc" />
 <deviceFamily name="agilex7" />
 <device name="AGFB027R24C2E2VR2" />
</simPackage>
