<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p736" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_736{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_736{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_736{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_736{left:69px;bottom:1084px;}
#t5_736{left:95px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t6_736{left:292px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_736{left:95px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t8_736{left:95px;bottom:1054px;letter-spacing:-0.13px;word-spacing:-0.9px;}
#t9_736{left:95px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_736{left:285px;bottom:1037px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#tb_736{left:374px;bottom:1037px;letter-spacing:-0.12px;word-spacing:-0.4px;}
#tc_736{left:423px;bottom:1037px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#td_736{left:516px;bottom:1037px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#te_736{left:95px;bottom:1020px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#tf_736{left:95px;bottom:1004px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tg_736{left:95px;bottom:987px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#th_736{left:95px;bottom:970px;letter-spacing:-0.2px;word-spacing:-0.44px;}
#ti_736{left:69px;bottom:944px;}
#tj_736{left:95px;bottom:947px;letter-spacing:-0.17px;word-spacing:-0.75px;}
#tk_736{left:257px;bottom:947px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#tl_736{left:95px;bottom:930px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tm_736{left:95px;bottom:914px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_736{left:95px;bottom:897px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#to_736{left:95px;bottom:880px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#tp_736{left:95px;bottom:863px;letter-spacing:-0.15px;word-spacing:-0.86px;}
#tq_736{left:95px;bottom:846px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tr_736{left:95px;bottom:830px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_736{left:69px;bottom:805px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tt_736{left:69px;bottom:781px;letter-spacing:-0.15px;word-spacing:-1.39px;}
#tu_736{left:69px;bottom:764px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tv_736{left:69px;bottom:747px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tw_736{left:69px;bottom:730px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tx_736{left:69px;bottom:706px;letter-spacing:-0.17px;word-spacing:-1px;}
#ty_736{left:69px;bottom:689px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_736{left:69px;bottom:672px;letter-spacing:-0.16px;word-spacing:-1.1px;}
#t10_736{left:69px;bottom:655px;letter-spacing:-0.17px;word-spacing:-0.68px;}
#t11_736{left:69px;bottom:639px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t12_736{left:69px;bottom:614px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t13_736{left:69px;bottom:597px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t14_736{left:69px;bottom:580px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t15_736{left:69px;bottom:556px;letter-spacing:-0.15px;word-spacing:-0.62px;}
#t16_736{left:69px;bottom:539px;letter-spacing:-0.13px;word-spacing:-1.04px;}
#t17_736{left:69px;bottom:522px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t18_736{left:69px;bottom:498px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t19_736{left:69px;bottom:481px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1a_736{left:69px;bottom:457px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1b_736{left:69px;bottom:440px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#t1c_736{left:69px;bottom:423px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1d_736{left:69px;bottom:406px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1e_736{left:69px;bottom:360px;letter-spacing:0.13px;}
#t1f_736{left:155px;bottom:360px;letter-spacing:0.13px;}
#t1g_736{left:69px;bottom:336px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1h_736{left:69px;bottom:319px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1i_736{left:69px;bottom:302px;letter-spacing:-0.38px;word-spacing:-0.99px;}
#t1j_736{left:184px;bottom:302px;letter-spacing:-0.13px;word-spacing:-1.24px;}
#t1k_736{left:69px;bottom:286px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#t1l_736{left:69px;bottom:269px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#t1m_736{left:69px;bottom:244px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#t1n_736{left:69px;bottom:218px;}
#t1o_736{left:95px;bottom:221px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1p_736{left:95px;bottom:205px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t1q_736{left:95px;bottom:188px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1r_736{left:95px;bottom:171px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1s_736{left:95px;bottom:154px;letter-spacing:-0.15px;word-spacing:-1.1px;}
#t1t_736{left:95px;bottom:137px;letter-spacing:-0.19px;word-spacing:-0.43px;}

.s1_736{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_736{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_736{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_736{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s5_736{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s6_736{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts736" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg736Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg736" style="-webkit-user-select: none;"><object width="935" height="1210" data="736/736.svg" type="image/svg+xml" id="pdf736" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_736" class="t s1_736">20-22 </span><span id="t2_736" class="t s1_736">Vol. 3B </span>
<span id="t3_736" class="t s2_736">PERFORMANCE MONITORING </span>
<span id="t4_736" class="t s3_736">• </span><span id="t5_736" class="t s4_736">PEBS Interrupt Threshold</span><span id="t6_736" class="t s5_736">: This field specifies the threshold value to trigger a performance interrupt and </span>
<span id="t7_736" class="t s5_736">notify software that the PEBS buffer is nearly full. This field is programmed with the linear address of the first </span>
<span id="t8_736" class="t s5_736">byte of the PEBS record within the PEBS buffer that represents the threshold record. After the processor writes </span>
<span id="t9_736" class="t s5_736">a PEBS record and updates </span><span id="ta_736" class="t s4_736">PEBS Index</span><span id="tb_736" class="t s5_736">, if the </span><span id="tc_736" class="t s4_736">PEBS Index </span><span id="td_736" class="t s5_736">reaches the threshold value of this field, the </span>
<span id="te_736" class="t s5_736">processor will generate a performance interrupt. This is the same interrupt that is generated by a performance </span>
<span id="tf_736" class="t s5_736">counter overflow, as programmed in the Performance Monitoring Counters vector in the Local Vector Table of </span>
<span id="tg_736" class="t s5_736">the Local APIC. When a performance interrupt due to PEBS buffer full is generated, the IA32_PERF_- </span>
<span id="th_736" class="t s5_736">GLOBAL_STATUS.PEBS_Ovf bit will be set. </span>
<span id="ti_736" class="t s3_736">• </span><span id="tj_736" class="t s4_736">PEBS CounterX Reset</span><span id="tk_736" class="t s5_736">: This field allows software to set up PEBS counter overflow condition to occur at a rate </span>
<span id="tl_736" class="t s5_736">useful for profiling workload, thereby generating multiple PEBS records to facilitate characterizing the profile </span>
<span id="tm_736" class="t s5_736">the execution of test code. After each PEBS record is written, the processor checks each counter to see if it </span>
<span id="tn_736" class="t s5_736">overflowed and was enabled for PEBS (the corresponding bit in IA32_PEBS_ENABLED was set). If these </span>
<span id="to_736" class="t s5_736">conditions are met, then the reset value for each overflowed counter is loaded from the DS Buffer Management </span>
<span id="tp_736" class="t s5_736">Area. For example, if counter IA32_PMC0 caused a PEBS record to be written, then the value of “PEBS Counter </span>
<span id="tq_736" class="t s5_736">0 Reset” would be written to counter IA32_PMC0. If a counter is not enabled for PEBS, its value will not be </span>
<span id="tr_736" class="t s5_736">modified by the PEBS assist. </span>
<span id="ts_736" class="t s4_736">Performance Counter Prioritization </span>
<span id="tt_736" class="t s5_736">Performance monitoring interrupts are triggered by a counter transitioning from maximum count to zero (assuming </span>
<span id="tu_736" class="t s5_736">IA32_PerfEvtSelX.INT is set). This same transition will cause PEBS hardware to arm, but not trigger. PEBS hard- </span>
<span id="tv_736" class="t s5_736">ware triggers upon detection of the first PEBS event after the PEBS hardware has been armed (a 0 to 1 transition </span>
<span id="tw_736" class="t s5_736">of the counter). At this point, a PEBS assist will be undertaken by the processor. </span>
<span id="tx_736" class="t s5_736">Performance counters (fixed and general-purpose) are prioritized in index order. That is, counter IA32_PMC0 takes </span>
<span id="ty_736" class="t s5_736">precedence over all other counters. Counter IA32_PMC1 takes precedence over counters IA32_PMC2 and </span>
<span id="tz_736" class="t s5_736">IA32_PMC3, and so on. This means that if simultaneous overflows or PEBS assists occur, the appropriate action will </span>
<span id="t10_736" class="t s5_736">be taken for the highest priority performance counter. For example, if IA32_PMC1 cause an overflow interrupt and </span>
<span id="t11_736" class="t s5_736">IA32_PMC2 causes an PEBS assist simultaneously, then the overflow interrupt will be serviced first. </span>
<span id="t12_736" class="t s5_736">The PEBS threshold interrupt is triggered by the PEBS assist, and is by definition prioritized lower than the PEBS </span>
<span id="t13_736" class="t s5_736">assist. Hardware will not generate separate interrupts for each counter that simultaneously overflows. General- </span>
<span id="t14_736" class="t s5_736">purpose performance counters are prioritized over fixed counters. </span>
<span id="t15_736" class="t s5_736">If a counter is programmed with a precise (PEBS-enabled) event and programmed to generate a counter overflow </span>
<span id="t16_736" class="t s5_736">interrupt, the PEBS assist is serviced before the counter overflow interrupt is serviced. If in addition the PEBS inter- </span>
<span id="t17_736" class="t s5_736">rupt threshold is met, the </span>
<span id="t18_736" class="t s5_736">threshold interrupt is generated after the PEBS assist completes, followed by the counter overflow interrupt (two </span>
<span id="t19_736" class="t s5_736">separate interrupts are generated). </span>
<span id="t1a_736" class="t s5_736">Uncore counters may be programmed to interrupt one or more processor cores (see Section 20.3.1.2). It is </span>
<span id="t1b_736" class="t s5_736">possible for interrupts posted from the uncore facility to occur coincident with counter overflow interrupts from the </span>
<span id="t1c_736" class="t s5_736">processor core. Software must check core and uncore status registers to determine the exact origin of counter </span>
<span id="t1d_736" class="t s5_736">overflow interrupts. </span>
<span id="t1e_736" class="t s6_736">20.3.1.1.2 </span><span id="t1f_736" class="t s6_736">Load Latency Performance Monitoring Facility </span>
<span id="t1g_736" class="t s5_736">The load latency facility provides software a means to characterize the average load latency to different levels of </span>
<span id="t1h_736" class="t s5_736">cache/memory hierarchy. This facility requires processor supporting enhanced PEBS record format in the PEBS </span>
<span id="t1i_736" class="t s5_736">buffer, see Table </span><span id="t1j_736" class="t s5_736">20-3. This field measures the load latency from load's first dispatch of till final data writeback from </span>
<span id="t1k_736" class="t s5_736">the memory subsystem. The latency is reported for retired demand load operations and in core cycles (it accounts </span>
<span id="t1l_736" class="t s5_736">for re-dispatches). </span>
<span id="t1m_736" class="t s5_736">To use this feature software must assure: </span>
<span id="t1n_736" class="t s3_736">• </span><span id="t1o_736" class="t s5_736">One of the IA32_PERFEVTSELx MSR is programmed to specify the event unit MEM_INST_RETIRED, and the </span>
<span id="t1p_736" class="t s5_736">LATENCY_ABOVE_THRESHOLD event mask must be specified (IA32_PerfEvtSelX[15:0] = 100H). The corre- </span>
<span id="t1q_736" class="t s5_736">sponding counter IA32_PMCx will accumulate event counts for architecturally visible loads which exceed the </span>
<span id="t1r_736" class="t s5_736">programmed latency threshold specified separately in a MSR. Stores are ignored when this event is </span>
<span id="t1s_736" class="t s5_736">programmed. The CMASK or INV fields of the IA32_PerfEvtSelX register used for counting load latency must be </span>
<span id="t1t_736" class="t s5_736">0. Writing other values will result in undefined behavior. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
