
*** Running vivado
    with args -log Project_design_BCD_Converter_16_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Project_design_BCD_Converter_16_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Project_design_BCD_Converter_16_0_0.tcl -notrace
Command: synth_design -top Project_design_BCD_Converter_16_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2688 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 403.398 ; gain = 99.004
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Project_design_BCD_Converter_16_0_0' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/synth/Project_design_BCD_Converter_16_0_0.vhd:97]
INFO: [Synth 8-3491] module 'BCD_Converter_16' declared at 'c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/7029/src/BCD_Converter_16.vhd:14' bound to instance 'U0' of component 'BCD_Converter_16' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/synth/Project_design_BCD_Converter_16_0_0.vhd:147]
INFO: [Synth 8-638] synthesizing module 'BCD_Converter_16' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/7029/src/BCD_Converter_16.vhd:59]
INFO: [Synth 8-3491] module 'BCD_Converter_16_bin2BCD_0_0' declared at 'c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_0/synth/BCD_Converter_16_bin2BCD_0_0.v:57' bound to instance 'bin2BCD_0' of component 'BCD_Converter_16_bin2BCD_0_0' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/7029/src/BCD_Converter_16.vhd:529]
INFO: [Synth 8-638] synthesizing module 'BCD_Converter_16_bin2BCD_0_0' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_0/synth/BCD_Converter_16_bin2BCD_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bin2BCD' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/ipshared/6569/src/bin2BCD.v:8]
	Parameter DELAY bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/ipshared/6569/src/bin2BCD.v:19]
INFO: [Synth 8-256] done synthesizing module 'bin2BCD' (1#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/ipshared/6569/src/bin2BCD.v:8]
INFO: [Synth 8-256] done synthesizing module 'BCD_Converter_16_bin2BCD_0_0' (2#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_0/synth/BCD_Converter_16_bin2BCD_0_0.v:57]
INFO: [Synth 8-3491] module 'BCD_Converter_16_bin2BCD_0_1' declared at 'c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_1/synth/BCD_Converter_16_bin2BCD_0_1.v:57' bound to instance 'bin2BCD_1' of component 'BCD_Converter_16_bin2BCD_0_1' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/7029/src/BCD_Converter_16.vhd:546]
INFO: [Synth 8-638] synthesizing module 'BCD_Converter_16_bin2BCD_0_1' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_1/synth/BCD_Converter_16_bin2BCD_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'BCD_Converter_16_bin2BCD_0_1' (3#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_1/synth/BCD_Converter_16_bin2BCD_0_1.v:57]
INFO: [Synth 8-3491] module 'BCD_Converter_16_bin2BCD_0_10' declared at 'c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_10/synth/BCD_Converter_16_bin2BCD_0_10.v:57' bound to instance 'bin2BCD_10' of component 'BCD_Converter_16_bin2BCD_0_10' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/7029/src/BCD_Converter_16.vhd:563]
INFO: [Synth 8-638] synthesizing module 'BCD_Converter_16_bin2BCD_0_10' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_10/synth/BCD_Converter_16_bin2BCD_0_10.v:57]
INFO: [Synth 8-256] done synthesizing module 'BCD_Converter_16_bin2BCD_0_10' (4#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_10/synth/BCD_Converter_16_bin2BCD_0_10.v:57]
INFO: [Synth 8-3491] module 'BCD_Converter_16_bin2BCD_0_11' declared at 'c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_11/synth/BCD_Converter_16_bin2BCD_0_11.v:57' bound to instance 'bin2BCD_11' of component 'BCD_Converter_16_bin2BCD_0_11' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/7029/src/BCD_Converter_16.vhd:580]
INFO: [Synth 8-638] synthesizing module 'BCD_Converter_16_bin2BCD_0_11' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_11/synth/BCD_Converter_16_bin2BCD_0_11.v:57]
INFO: [Synth 8-256] done synthesizing module 'BCD_Converter_16_bin2BCD_0_11' (5#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_11/synth/BCD_Converter_16_bin2BCD_0_11.v:57]
INFO: [Synth 8-3491] module 'BCD_Converter_16_bin2BCD_0_12' declared at 'c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_12/synth/BCD_Converter_16_bin2BCD_0_12.v:57' bound to instance 'bin2BCD_12' of component 'BCD_Converter_16_bin2BCD_0_12' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/7029/src/BCD_Converter_16.vhd:597]
INFO: [Synth 8-638] synthesizing module 'BCD_Converter_16_bin2BCD_0_12' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_12/synth/BCD_Converter_16_bin2BCD_0_12.v:57]
INFO: [Synth 8-256] done synthesizing module 'BCD_Converter_16_bin2BCD_0_12' (6#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_12/synth/BCD_Converter_16_bin2BCD_0_12.v:57]
INFO: [Synth 8-3491] module 'BCD_Converter_16_bin2BCD_0_13' declared at 'c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_13/synth/BCD_Converter_16_bin2BCD_0_13.v:57' bound to instance 'bin2BCD_13' of component 'BCD_Converter_16_bin2BCD_0_13' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/7029/src/BCD_Converter_16.vhd:614]
INFO: [Synth 8-638] synthesizing module 'BCD_Converter_16_bin2BCD_0_13' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_13/synth/BCD_Converter_16_bin2BCD_0_13.v:57]
INFO: [Synth 8-256] done synthesizing module 'BCD_Converter_16_bin2BCD_0_13' (7#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_13/synth/BCD_Converter_16_bin2BCD_0_13.v:57]
INFO: [Synth 8-3491] module 'BCD_Converter_16_bin2BCD_0_14' declared at 'c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_14/synth/BCD_Converter_16_bin2BCD_0_14.v:57' bound to instance 'bin2BCD_14' of component 'BCD_Converter_16_bin2BCD_0_14' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/7029/src/BCD_Converter_16.vhd:631]
INFO: [Synth 8-638] synthesizing module 'BCD_Converter_16_bin2BCD_0_14' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_14/synth/BCD_Converter_16_bin2BCD_0_14.v:57]
INFO: [Synth 8-256] done synthesizing module 'BCD_Converter_16_bin2BCD_0_14' (8#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_14/synth/BCD_Converter_16_bin2BCD_0_14.v:57]
INFO: [Synth 8-3491] module 'BCD_Converter_16_bin2BCD_0_15' declared at 'c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_15/synth/BCD_Converter_16_bin2BCD_0_15.v:57' bound to instance 'bin2BCD_15' of component 'BCD_Converter_16_bin2BCD_0_15' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/7029/src/BCD_Converter_16.vhd:648]
INFO: [Synth 8-638] synthesizing module 'BCD_Converter_16_bin2BCD_0_15' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_15/synth/BCD_Converter_16_bin2BCD_0_15.v:57]
INFO: [Synth 8-256] done synthesizing module 'BCD_Converter_16_bin2BCD_0_15' (9#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_15/synth/BCD_Converter_16_bin2BCD_0_15.v:57]
INFO: [Synth 8-3491] module 'BCD_Converter_16_bin2BCD_0_2' declared at 'c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_2/synth/BCD_Converter_16_bin2BCD_0_2.v:57' bound to instance 'bin2BCD_2' of component 'BCD_Converter_16_bin2BCD_0_2' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/7029/src/BCD_Converter_16.vhd:665]
INFO: [Synth 8-638] synthesizing module 'BCD_Converter_16_bin2BCD_0_2' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_2/synth/BCD_Converter_16_bin2BCD_0_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'BCD_Converter_16_bin2BCD_0_2' (10#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_2/synth/BCD_Converter_16_bin2BCD_0_2.v:57]
INFO: [Synth 8-3491] module 'BCD_Converter_16_bin2BCD_0_3' declared at 'c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_3/synth/BCD_Converter_16_bin2BCD_0_3.v:57' bound to instance 'bin2BCD_3' of component 'BCD_Converter_16_bin2BCD_0_3' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/7029/src/BCD_Converter_16.vhd:682]
INFO: [Synth 8-638] synthesizing module 'BCD_Converter_16_bin2BCD_0_3' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_3/synth/BCD_Converter_16_bin2BCD_0_3.v:57]
INFO: [Synth 8-256] done synthesizing module 'BCD_Converter_16_bin2BCD_0_3' (11#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_3/synth/BCD_Converter_16_bin2BCD_0_3.v:57]
INFO: [Synth 8-3491] module 'BCD_Converter_16_bin2BCD_0_4' declared at 'c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_4/synth/BCD_Converter_16_bin2BCD_0_4.v:57' bound to instance 'bin2BCD_4' of component 'BCD_Converter_16_bin2BCD_0_4' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/7029/src/BCD_Converter_16.vhd:699]
INFO: [Synth 8-638] synthesizing module 'BCD_Converter_16_bin2BCD_0_4' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_4/synth/BCD_Converter_16_bin2BCD_0_4.v:57]
INFO: [Synth 8-256] done synthesizing module 'BCD_Converter_16_bin2BCD_0_4' (12#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_4/synth/BCD_Converter_16_bin2BCD_0_4.v:57]
INFO: [Synth 8-3491] module 'BCD_Converter_16_bin2BCD_0_5' declared at 'c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_5/synth/BCD_Converter_16_bin2BCD_0_5.v:57' bound to instance 'bin2BCD_5' of component 'BCD_Converter_16_bin2BCD_0_5' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/7029/src/BCD_Converter_16.vhd:716]
INFO: [Synth 8-638] synthesizing module 'BCD_Converter_16_bin2BCD_0_5' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_5/synth/BCD_Converter_16_bin2BCD_0_5.v:57]
INFO: [Synth 8-256] done synthesizing module 'BCD_Converter_16_bin2BCD_0_5' (13#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_5/synth/BCD_Converter_16_bin2BCD_0_5.v:57]
INFO: [Synth 8-3491] module 'BCD_Converter_16_bin2BCD_0_6' declared at 'c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_6/synth/BCD_Converter_16_bin2BCD_0_6.v:57' bound to instance 'bin2BCD_6' of component 'BCD_Converter_16_bin2BCD_0_6' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/7029/src/BCD_Converter_16.vhd:733]
INFO: [Synth 8-638] synthesizing module 'BCD_Converter_16_bin2BCD_0_6' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_6/synth/BCD_Converter_16_bin2BCD_0_6.v:57]
INFO: [Synth 8-256] done synthesizing module 'BCD_Converter_16_bin2BCD_0_6' (14#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_6/synth/BCD_Converter_16_bin2BCD_0_6.v:57]
INFO: [Synth 8-3491] module 'BCD_Converter_16_bin2BCD_0_7' declared at 'c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_7/synth/BCD_Converter_16_bin2BCD_0_7.v:57' bound to instance 'bin2BCD_7' of component 'BCD_Converter_16_bin2BCD_0_7' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/7029/src/BCD_Converter_16.vhd:750]
INFO: [Synth 8-638] synthesizing module 'BCD_Converter_16_bin2BCD_0_7' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_7/synth/BCD_Converter_16_bin2BCD_0_7.v:57]
INFO: [Synth 8-256] done synthesizing module 'BCD_Converter_16_bin2BCD_0_7' (15#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_7/synth/BCD_Converter_16_bin2BCD_0_7.v:57]
INFO: [Synth 8-3491] module 'BCD_Converter_16_bin2BCD_0_8' declared at 'c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_8/synth/BCD_Converter_16_bin2BCD_0_8.v:57' bound to instance 'bin2BCD_8' of component 'BCD_Converter_16_bin2BCD_0_8' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/7029/src/BCD_Converter_16.vhd:767]
INFO: [Synth 8-638] synthesizing module 'BCD_Converter_16_bin2BCD_0_8' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_8/synth/BCD_Converter_16_bin2BCD_0_8.v:57]
INFO: [Synth 8-256] done synthesizing module 'BCD_Converter_16_bin2BCD_0_8' (16#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_8/synth/BCD_Converter_16_bin2BCD_0_8.v:57]
INFO: [Synth 8-3491] module 'BCD_Converter_16_bin2BCD_0_9' declared at 'c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_9/synth/BCD_Converter_16_bin2BCD_0_9.v:57' bound to instance 'bin2BCD_9' of component 'BCD_Converter_16_bin2BCD_0_9' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/7029/src/BCD_Converter_16.vhd:784]
INFO: [Synth 8-638] synthesizing module 'BCD_Converter_16_bin2BCD_0_9' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_9/synth/BCD_Converter_16_bin2BCD_0_9.v:57]
INFO: [Synth 8-256] done synthesizing module 'BCD_Converter_16_bin2BCD_0_9' (17#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_bin2BCD_0_9/synth/BCD_Converter_16_bin2BCD_0_9.v:57]
INFO: [Synth 8-256] done synthesizing module 'BCD_Converter_16' (18#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/7029/src/BCD_Converter_16.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'Project_design_BCD_Converter_16_0_0' (19#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/synth/Project_design_BCD_Converter_16_0_0.vhd:97]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 456.188 ; gain = 151.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 456.188 ; gain = 151.793
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_BCD_Converter_16_0_0/src/BCD_Converter_16_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/harun/Digital_Project/Digital_Project.runs/Project_design_BCD_Converter_16_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/harun/Digital_Project/Digital_Project.runs/Project_design_BCD_Converter_16_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 751.086 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 751.086 ; gain = 446.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 751.086 ; gain = 446.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/harun/Digital_Project/Digital_Project.runs/Project_design_BCD_Converter_16_0_0_synth_1/dont_touch.xdc, line 57).
Applied set_property DONT_TOUCH = true for U0/bin2BCD_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/bin2BCD_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/bin2BCD_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/bin2BCD_11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/bin2BCD_12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/bin2BCD_13. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/bin2BCD_14. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/bin2BCD_15. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/bin2BCD_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/bin2BCD_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/bin2BCD_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/bin2BCD_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/bin2BCD_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/bin2BCD_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/bin2BCD_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/bin2BCD_9. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 751.086 ; gain = 446.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 751.086 ; gain = 446.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bin2BCD 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 751.086 ; gain = 446.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------------+------------+---------------+----------------+
|Module Name                   | RTL Object | Depth x Width | Implemented As | 
+------------------------------+------------+---------------+----------------+
|bin2BCD                       | y          | 32x6          | LUT            | 
|BCD_Converter_16_bin2BCD_0_0  | inst/y     | 32x6          | LUT            | 
|BCD_Converter_16_bin2BCD_0_1  | inst/y     | 32x6          | LUT            | 
|BCD_Converter_16_bin2BCD_0_10 | inst/y     | 32x6          | LUT            | 
|BCD_Converter_16_bin2BCD_0_11 | inst/y     | 32x6          | LUT            | 
|BCD_Converter_16_bin2BCD_0_12 | inst/y     | 32x6          | LUT            | 
|BCD_Converter_16_bin2BCD_0_13 | inst/y     | 32x6          | LUT            | 
|BCD_Converter_16_bin2BCD_0_14 | inst/y     | 32x6          | LUT            | 
|BCD_Converter_16_bin2BCD_0_15 | inst/y     | 32x6          | LUT            | 
|BCD_Converter_16_bin2BCD_0_2  | inst/y     | 32x6          | LUT            | 
|BCD_Converter_16_bin2BCD_0_3  | inst/y     | 32x6          | LUT            | 
|BCD_Converter_16_bin2BCD_0_4  | inst/y     | 32x6          | LUT            | 
|BCD_Converter_16_bin2BCD_0_5  | inst/y     | 32x6          | LUT            | 
|BCD_Converter_16_bin2BCD_0_6  | inst/y     | 32x6          | LUT            | 
|BCD_Converter_16_bin2BCD_0_7  | inst/y     | 32x6          | LUT            | 
|BCD_Converter_16_bin2BCD_0_8  | inst/y     | 32x6          | LUT            | 
+------------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 773.813 ; gain = 469.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 773.887 ; gain = 469.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 783.926 ; gain = 479.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 783.926 ; gain = 479.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 783.926 ; gain = 479.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 783.926 ; gain = 479.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 783.926 ; gain = 479.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 783.926 ; gain = 479.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 783.926 ; gain = 479.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |    16|
|2     |LUT5 |    16|
|3     |LUT6 |    64|
+------+-----+------+

Report Instance Areas: 
+------+---------------+------------------------------+------+
|      |Instance       |Module                        |Cells |
+------+---------------+------------------------------+------+
|1     |top            |                              |    96|
|2     |  U0           |BCD_Converter_16              |    96|
|3     |    bin2BCD_0  |BCD_Converter_16_bin2BCD_0_0  |     6|
|4     |    bin2BCD_1  |BCD_Converter_16_bin2BCD_0_1  |     6|
|5     |    bin2BCD_10 |BCD_Converter_16_bin2BCD_0_10 |     6|
|6     |    bin2BCD_11 |BCD_Converter_16_bin2BCD_0_11 |     6|
|7     |    bin2BCD_12 |BCD_Converter_16_bin2BCD_0_12 |     6|
|8     |    bin2BCD_13 |BCD_Converter_16_bin2BCD_0_13 |     6|
|9     |    bin2BCD_14 |BCD_Converter_16_bin2BCD_0_14 |     6|
|10    |    bin2BCD_15 |BCD_Converter_16_bin2BCD_0_15 |     6|
|11    |    bin2BCD_2  |BCD_Converter_16_bin2BCD_0_2  |     6|
|12    |    bin2BCD_3  |BCD_Converter_16_bin2BCD_0_3  |     6|
|13    |    bin2BCD_4  |BCD_Converter_16_bin2BCD_0_4  |     6|
|14    |    bin2BCD_5  |BCD_Converter_16_bin2BCD_0_5  |     6|
|15    |    bin2BCD_6  |BCD_Converter_16_bin2BCD_0_6  |     6|
|16    |    bin2BCD_7  |BCD_Converter_16_bin2BCD_0_7  |     6|
|17    |    bin2BCD_8  |BCD_Converter_16_bin2BCD_0_8  |     6|
|18    |    bin2BCD_9  |BCD_Converter_16_bin2BCD_0_9  |     6|
+------+---------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 783.926 ; gain = 479.531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 783.926 ; gain = 184.633
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 783.926 ; gain = 479.531
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 796.594 ; gain = 503.668
INFO: [Common 17-1381] The checkpoint 'C:/Users/harun/Digital_Project/Digital_Project.runs/Project_design_BCD_Converter_16_0_0_synth_1/Project_design_BCD_Converter_16_0_0.dcp' has been generated.
