#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001dd03d1edf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001dd03d5b790_0 .net "PC", 31 0, v000001dd03d54e00_0;  1 drivers
v000001dd03d5b5b0_0 .var "clk", 0 0;
v000001dd03d5bb50_0 .net "clkout", 0 0, L_000001dd03dfe940;  1 drivers
v000001dd03d5c190_0 .net "cycles_consumed", 31 0, v000001dd03d5c0f0_0;  1 drivers
v000001dd03d5b650_0 .var "rst", 0 0;
S_000001dd03cc5d10 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001dd03d1edf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001dd03d33190 .param/l "RType" 0 4 2, C4<000000>;
P_000001dd03d331c8 .param/l "add" 0 4 5, C4<100000>;
P_000001dd03d33200 .param/l "addi" 0 4 8, C4<001000>;
P_000001dd03d33238 .param/l "addu" 0 4 5, C4<100001>;
P_000001dd03d33270 .param/l "and_" 0 4 5, C4<100100>;
P_000001dd03d332a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001dd03d332e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001dd03d33318 .param/l "bne" 0 4 10, C4<000101>;
P_000001dd03d33350 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001dd03d33388 .param/l "j" 0 4 12, C4<000010>;
P_000001dd03d333c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001dd03d333f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001dd03d33430 .param/l "lw" 0 4 8, C4<100011>;
P_000001dd03d33468 .param/l "nor_" 0 4 5, C4<100111>;
P_000001dd03d334a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001dd03d334d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001dd03d33510 .param/l "sgt" 0 4 6, C4<101011>;
P_000001dd03d33548 .param/l "sll" 0 4 6, C4<000000>;
P_000001dd03d33580 .param/l "slt" 0 4 5, C4<101010>;
P_000001dd03d335b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001dd03d335f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001dd03d33628 .param/l "sub" 0 4 5, C4<100010>;
P_000001dd03d33660 .param/l "subu" 0 4 5, C4<100011>;
P_000001dd03d33698 .param/l "sw" 0 4 8, C4<101011>;
P_000001dd03d336d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001dd03d33708 .param/l "xori" 0 4 8, C4<001110>;
L_000001dd03dff200 .functor NOT 1, v000001dd03d5b650_0, C4<0>, C4<0>, C4<0>;
L_000001dd03dfecc0 .functor NOT 1, v000001dd03d5b650_0, C4<0>, C4<0>, C4<0>;
L_000001dd03dff510 .functor NOT 1, v000001dd03d5b650_0, C4<0>, C4<0>, C4<0>;
L_000001dd03dff120 .functor NOT 1, v000001dd03d5b650_0, C4<0>, C4<0>, C4<0>;
L_000001dd03dff4a0 .functor NOT 1, v000001dd03d5b650_0, C4<0>, C4<0>, C4<0>;
L_000001dd03dff350 .functor NOT 1, v000001dd03d5b650_0, C4<0>, C4<0>, C4<0>;
L_000001dd03dff0b0 .functor NOT 1, v000001dd03d5b650_0, C4<0>, C4<0>, C4<0>;
L_000001dd03dfe630 .functor NOT 1, v000001dd03d5b650_0, C4<0>, C4<0>, C4<0>;
L_000001dd03dfe940 .functor OR 1, v000001dd03d5b5b0_0, v000001dd03d26d80_0, C4<0>, C4<0>;
L_000001dd03dff270 .functor OR 1, L_000001dd03d5c300, L_000001dd03d5c580, C4<0>, C4<0>;
L_000001dd03dfe710 .functor AND 1, L_000001dd03d5c3a0, L_000001dd03d5cbc0, C4<1>, C4<1>;
L_000001dd03dff190 .functor NOT 1, v000001dd03d5b650_0, C4<0>, C4<0>, C4<0>;
L_000001dd03dfea90 .functor OR 1, L_000001dd03d5ce40, L_000001dd03d5c800, C4<0>, C4<0>;
L_000001dd03dfee10 .functor OR 1, L_000001dd03dfea90, L_000001dd03d5de80, C4<0>, C4<0>;
L_000001dd03dfe7f0 .functor OR 1, L_000001dd03d5d700, L_000001dd03e57700, C4<0>, C4<0>;
L_000001dd03dff2e0 .functor AND 1, L_000001dd03d5d520, L_000001dd03dfe7f0, C4<1>, C4<1>;
L_000001dd03dfe860 .functor OR 1, L_000001dd03e58ba0, L_000001dd03e57fc0, C4<0>, C4<0>;
L_000001dd03dfe8d0 .functor AND 1, L_000001dd03e57840, L_000001dd03dfe860, C4<1>, C4<1>;
L_000001dd03dfe9b0 .functor NOT 1, L_000001dd03dfe940, C4<0>, C4<0>, C4<0>;
v000001dd03d55440_0 .net "ALUOp", 3 0, v000001dd03d269c0_0;  1 drivers
v000001dd03d554e0_0 .net "ALUResult", 31 0, v000001dd03d55e40_0;  1 drivers
v000001dd03d55580_0 .net "ALUSrc", 0 0, v000001dd03d276e0_0;  1 drivers
v000001dd03d562d0_0 .net "ALUin2", 31 0, L_000001dd03e58a60;  1 drivers
v000001dd03d56e10_0 .net "MemReadEn", 0 0, v000001dd03d27000_0;  1 drivers
v000001dd03d57630_0 .net "MemWriteEn", 0 0, v000001dd03d26880_0;  1 drivers
v000001dd03d571d0_0 .net "MemtoReg", 0 0, v000001dd03d27780_0;  1 drivers
v000001dd03d57c70_0 .net "PC", 31 0, v000001dd03d54e00_0;  alias, 1 drivers
v000001dd03d57bd0_0 .net "PCPlus1", 31 0, L_000001dd03d5cb20;  1 drivers
v000001dd03d57b30_0 .net "PCsrc", 0 0, v000001dd03d54a40_0;  1 drivers
v000001dd03d57810_0 .net "RegDst", 0 0, v000001dd03d25f20_0;  1 drivers
v000001dd03d56af0_0 .net "RegWriteEn", 0 0, v000001dd03d261a0_0;  1 drivers
v000001dd03d56b90_0 .net "WriteRegister", 4 0, L_000001dd03d5c4e0;  1 drivers
v000001dd03d56550_0 .net *"_ivl_0", 0 0, L_000001dd03dff200;  1 drivers
L_000001dd03dff640 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001dd03d56d70_0 .net/2u *"_ivl_10", 4 0, L_000001dd03dff640;  1 drivers
L_000001dd03dffa30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd03d56730_0 .net *"_ivl_101", 15 0, L_000001dd03dffa30;  1 drivers
v000001dd03d56870_0 .net *"_ivl_102", 31 0, L_000001dd03d5d8e0;  1 drivers
L_000001dd03dffa78 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd03d57770_0 .net *"_ivl_105", 25 0, L_000001dd03dffa78;  1 drivers
L_000001dd03dffac0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd03d57ef0_0 .net/2u *"_ivl_106", 31 0, L_000001dd03dffac0;  1 drivers
v000001dd03d565f0_0 .net *"_ivl_108", 0 0, L_000001dd03d5c3a0;  1 drivers
L_000001dd03dffb08 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001dd03d57d10_0 .net/2u *"_ivl_110", 5 0, L_000001dd03dffb08;  1 drivers
v000001dd03d56690_0 .net *"_ivl_112", 0 0, L_000001dd03d5cbc0;  1 drivers
v000001dd03d569b0_0 .net *"_ivl_115", 0 0, L_000001dd03dfe710;  1 drivers
v000001dd03d57db0_0 .net *"_ivl_116", 47 0, L_000001dd03d5d020;  1 drivers
L_000001dd03dffb50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd03d57450_0 .net *"_ivl_119", 15 0, L_000001dd03dffb50;  1 drivers
L_000001dd03dff688 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001dd03d56f50_0 .net/2u *"_ivl_12", 5 0, L_000001dd03dff688;  1 drivers
v000001dd03d56a50_0 .net *"_ivl_120", 47 0, L_000001dd03d5dc00;  1 drivers
L_000001dd03dffb98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd03d57a90_0 .net *"_ivl_123", 15 0, L_000001dd03dffb98;  1 drivers
v000001dd03d57e50_0 .net *"_ivl_125", 0 0, L_000001dd03d5d980;  1 drivers
v000001dd03d56370_0 .net *"_ivl_126", 31 0, L_000001dd03d5dfc0;  1 drivers
v000001dd03d567d0_0 .net *"_ivl_128", 47 0, L_000001dd03d5dca0;  1 drivers
v000001dd03d56410_0 .net *"_ivl_130", 47 0, L_000001dd03d5dd40;  1 drivers
v000001dd03d57590_0 .net *"_ivl_132", 47 0, L_000001dd03d5c760;  1 drivers
v000001dd03d564b0_0 .net *"_ivl_134", 47 0, L_000001dd03d5d160;  1 drivers
v000001dd03d56910_0 .net *"_ivl_14", 0 0, L_000001dd03d5b970;  1 drivers
v000001dd03d56c30_0 .net *"_ivl_140", 0 0, L_000001dd03dff190;  1 drivers
L_000001dd03dffc28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd03d573b0_0 .net/2u *"_ivl_142", 31 0, L_000001dd03dffc28;  1 drivers
L_000001dd03dffd00 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001dd03d56cd0_0 .net/2u *"_ivl_146", 5 0, L_000001dd03dffd00;  1 drivers
v000001dd03d57f90_0 .net *"_ivl_148", 0 0, L_000001dd03d5ce40;  1 drivers
L_000001dd03dffd48 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001dd03d57130_0 .net/2u *"_ivl_150", 5 0, L_000001dd03dffd48;  1 drivers
v000001dd03d576d0_0 .net *"_ivl_152", 0 0, L_000001dd03d5c800;  1 drivers
v000001dd03d56eb0_0 .net *"_ivl_155", 0 0, L_000001dd03dfea90;  1 drivers
L_000001dd03dffd90 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001dd03d56ff0_0 .net/2u *"_ivl_156", 5 0, L_000001dd03dffd90;  1 drivers
v000001dd03d57090_0 .net *"_ivl_158", 0 0, L_000001dd03d5de80;  1 drivers
L_000001dd03dff6d0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001dd03d57270_0 .net/2u *"_ivl_16", 4 0, L_000001dd03dff6d0;  1 drivers
v000001dd03d57310_0 .net *"_ivl_161", 0 0, L_000001dd03dfee10;  1 drivers
L_000001dd03dffdd8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd03d58030_0 .net/2u *"_ivl_162", 15 0, L_000001dd03dffdd8;  1 drivers
v000001dd03d580d0_0 .net *"_ivl_164", 31 0, L_000001dd03d5c8a0;  1 drivers
v000001dd03d578b0_0 .net *"_ivl_167", 0 0, L_000001dd03d5c9e0;  1 drivers
v000001dd03d574f0_0 .net *"_ivl_168", 15 0, L_000001dd03d5ca80;  1 drivers
v000001dd03d57950_0 .net *"_ivl_170", 31 0, L_000001dd03d5cc60;  1 drivers
v000001dd03d579f0_0 .net *"_ivl_174", 31 0, L_000001dd03d5d480;  1 drivers
L_000001dd03dffe20 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd03d58170_0 .net *"_ivl_177", 25 0, L_000001dd03dffe20;  1 drivers
L_000001dd03dffe68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd03d587e0_0 .net/2u *"_ivl_178", 31 0, L_000001dd03dffe68;  1 drivers
v000001dd03d59b40_0 .net *"_ivl_180", 0 0, L_000001dd03d5d520;  1 drivers
L_000001dd03dffeb0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001dd03d58f60_0 .net/2u *"_ivl_182", 5 0, L_000001dd03dffeb0;  1 drivers
v000001dd03d59e60_0 .net *"_ivl_184", 0 0, L_000001dd03d5d700;  1 drivers
L_000001dd03dffef8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001dd03d58c40_0 .net/2u *"_ivl_186", 5 0, L_000001dd03dffef8;  1 drivers
v000001dd03d59be0_0 .net *"_ivl_188", 0 0, L_000001dd03e57700;  1 drivers
v000001dd03d58380_0 .net *"_ivl_19", 4 0, L_000001dd03d5bab0;  1 drivers
v000001dd03d596e0_0 .net *"_ivl_191", 0 0, L_000001dd03dfe7f0;  1 drivers
v000001dd03d59000_0 .net *"_ivl_193", 0 0, L_000001dd03dff2e0;  1 drivers
L_000001dd03dfff40 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001dd03d58d80_0 .net/2u *"_ivl_194", 5 0, L_000001dd03dfff40;  1 drivers
v000001dd03d58ba0_0 .net *"_ivl_196", 0 0, L_000001dd03e57e80;  1 drivers
L_000001dd03dfff88 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001dd03d5a180_0 .net/2u *"_ivl_198", 31 0, L_000001dd03dfff88;  1 drivers
L_000001dd03dff5f8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001dd03d59f00_0 .net/2u *"_ivl_2", 5 0, L_000001dd03dff5f8;  1 drivers
v000001dd03d59fa0_0 .net *"_ivl_20", 4 0, L_000001dd03d5bc90;  1 drivers
v000001dd03d5a040_0 .net *"_ivl_200", 31 0, L_000001dd03e58920;  1 drivers
v000001dd03d59640_0 .net *"_ivl_204", 31 0, L_000001dd03e57f20;  1 drivers
L_000001dd03dfffd0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd03d58740_0 .net *"_ivl_207", 25 0, L_000001dd03dfffd0;  1 drivers
L_000001dd03e00018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd03d590a0_0 .net/2u *"_ivl_208", 31 0, L_000001dd03e00018;  1 drivers
v000001dd03d58ce0_0 .net *"_ivl_210", 0 0, L_000001dd03e57840;  1 drivers
L_000001dd03e00060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001dd03d58e20_0 .net/2u *"_ivl_212", 5 0, L_000001dd03e00060;  1 drivers
v000001dd03d5a0e0_0 .net *"_ivl_214", 0 0, L_000001dd03e58ba0;  1 drivers
L_000001dd03e000a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001dd03d58880_0 .net/2u *"_ivl_216", 5 0, L_000001dd03e000a8;  1 drivers
v000001dd03d59aa0_0 .net *"_ivl_218", 0 0, L_000001dd03e57fc0;  1 drivers
v000001dd03d59820_0 .net *"_ivl_221", 0 0, L_000001dd03dfe860;  1 drivers
v000001dd03d59140_0 .net *"_ivl_223", 0 0, L_000001dd03dfe8d0;  1 drivers
L_000001dd03e000f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001dd03d589c0_0 .net/2u *"_ivl_224", 5 0, L_000001dd03e000f0;  1 drivers
v000001dd03d58600_0 .net *"_ivl_226", 0 0, L_000001dd03e58060;  1 drivers
v000001dd03d582e0_0 .net *"_ivl_228", 31 0, L_000001dd03e58c40;  1 drivers
v000001dd03d59a00_0 .net *"_ivl_24", 0 0, L_000001dd03dff510;  1 drivers
L_000001dd03dff718 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001dd03d58ec0_0 .net/2u *"_ivl_26", 4 0, L_000001dd03dff718;  1 drivers
v000001dd03d591e0_0 .net *"_ivl_29", 4 0, L_000001dd03d5be70;  1 drivers
v000001dd03d58920_0 .net *"_ivl_32", 0 0, L_000001dd03dff120;  1 drivers
L_000001dd03dff760 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001dd03d58420_0 .net/2u *"_ivl_34", 4 0, L_000001dd03dff760;  1 drivers
v000001dd03d58a60_0 .net *"_ivl_37", 4 0, L_000001dd03d5bfb0;  1 drivers
v000001dd03d59280_0 .net *"_ivl_40", 0 0, L_000001dd03dff4a0;  1 drivers
L_000001dd03dff7a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd03d58b00_0 .net/2u *"_ivl_42", 15 0, L_000001dd03dff7a8;  1 drivers
v000001dd03d59d20_0 .net *"_ivl_45", 15 0, L_000001dd03d5d7a0;  1 drivers
v000001dd03d59c80_0 .net *"_ivl_48", 0 0, L_000001dd03dff350;  1 drivers
v000001dd03d59320_0 .net *"_ivl_5", 5 0, L_000001dd03d5b830;  1 drivers
L_000001dd03dff7f0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd03d584c0_0 .net/2u *"_ivl_50", 36 0, L_000001dd03dff7f0;  1 drivers
L_000001dd03dff838 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd03d593c0_0 .net/2u *"_ivl_52", 31 0, L_000001dd03dff838;  1 drivers
v000001dd03d595a0_0 .net *"_ivl_55", 4 0, L_000001dd03d5cf80;  1 drivers
v000001dd03d59460_0 .net *"_ivl_56", 36 0, L_000001dd03d5e100;  1 drivers
v000001dd03d58560_0 .net *"_ivl_58", 36 0, L_000001dd03d5dac0;  1 drivers
v000001dd03d59500_0 .net *"_ivl_62", 0 0, L_000001dd03dff0b0;  1 drivers
L_000001dd03dff880 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001dd03d59dc0_0 .net/2u *"_ivl_64", 5 0, L_000001dd03dff880;  1 drivers
v000001dd03d586a0_0 .net *"_ivl_67", 5 0, L_000001dd03d5c940;  1 drivers
v000001dd03d59780_0 .net *"_ivl_70", 0 0, L_000001dd03dfe630;  1 drivers
L_000001dd03dff8c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd03d598c0_0 .net/2u *"_ivl_72", 57 0, L_000001dd03dff8c8;  1 drivers
L_000001dd03dff910 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd03d59960_0 .net/2u *"_ivl_74", 31 0, L_000001dd03dff910;  1 drivers
v000001dd03d5a7f0_0 .net *"_ivl_77", 25 0, L_000001dd03d5cd00;  1 drivers
v000001dd03d5acf0_0 .net *"_ivl_78", 57 0, L_000001dd03d5d340;  1 drivers
v000001dd03d5ba10_0 .net *"_ivl_8", 0 0, L_000001dd03dfecc0;  1 drivers
v000001dd03d5a750_0 .net *"_ivl_80", 57 0, L_000001dd03d5d5c0;  1 drivers
L_000001dd03dff958 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001dd03d5bdd0_0 .net/2u *"_ivl_84", 31 0, L_000001dd03dff958;  1 drivers
L_000001dd03dff9a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001dd03d5c050_0 .net/2u *"_ivl_88", 5 0, L_000001dd03dff9a0;  1 drivers
v000001dd03d5b330_0 .net *"_ivl_90", 0 0, L_000001dd03d5c300;  1 drivers
L_000001dd03dff9e8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001dd03d5ab10_0 .net/2u *"_ivl_92", 5 0, L_000001dd03dff9e8;  1 drivers
v000001dd03d5ad90_0 .net *"_ivl_94", 0 0, L_000001dd03d5c580;  1 drivers
v000001dd03d5b0b0_0 .net *"_ivl_97", 0 0, L_000001dd03dff270;  1 drivers
v000001dd03d5ae30_0 .net *"_ivl_98", 47 0, L_000001dd03d5df20;  1 drivers
v000001dd03d5a890_0 .net "adderResult", 31 0, L_000001dd03d5d200;  1 drivers
v000001dd03d5af70_0 .net "address", 31 0, L_000001dd03d5db60;  1 drivers
v000001dd03d5abb0_0 .net "clk", 0 0, L_000001dd03dfe940;  alias, 1 drivers
v000001dd03d5c0f0_0 .var "cycles_consumed", 31 0;
v000001dd03d5ac50_0 .net "extImm", 31 0, L_000001dd03d5d0c0;  1 drivers
v000001dd03d5a4d0_0 .net "funct", 5 0, L_000001dd03d5e1a0;  1 drivers
v000001dd03d5aed0_0 .net "hlt", 0 0, v000001dd03d26d80_0;  1 drivers
v000001dd03d5a930_0 .net "imm", 15 0, L_000001dd03d5cee0;  1 drivers
v000001dd03d5a9d0_0 .net "immediate", 31 0, L_000001dd03e57b60;  1 drivers
v000001dd03d5b510_0 .net "input_clk", 0 0, v000001dd03d5b5b0_0;  1 drivers
v000001dd03d5b010_0 .net "instruction", 31 0, L_000001dd03d5c440;  1 drivers
v000001dd03d5bbf0_0 .net "memoryReadData", 31 0, v000001dd03d54900_0;  1 drivers
v000001dd03d5a570_0 .net "nextPC", 31 0, L_000001dd03d5d660;  1 drivers
v000001dd03d5b6f0_0 .net "opcode", 5 0, L_000001dd03d5b8d0;  1 drivers
v000001dd03d5a390_0 .net "rd", 4 0, L_000001dd03d5bd30;  1 drivers
v000001dd03d5a610_0 .net "readData1", 31 0, L_000001dd03dfea20;  1 drivers
v000001dd03d5aa70_0 .net "readData1_w", 31 0, L_000001dd03e58100;  1 drivers
v000001dd03d5b3d0_0 .net "readData2", 31 0, L_000001dd03dfe780;  1 drivers
v000001dd03d5a6b0_0 .net "rs", 4 0, L_000001dd03d5bf10;  1 drivers
v000001dd03d5b150_0 .net "rst", 0 0, v000001dd03d5b650_0;  1 drivers
v000001dd03d5a2f0_0 .net "rt", 4 0, L_000001dd03d5e060;  1 drivers
v000001dd03d5b1f0_0 .net "shamt", 31 0, L_000001dd03d5d840;  1 drivers
v000001dd03d5a430_0 .net "wire_instruction", 31 0, L_000001dd03dfeda0;  1 drivers
v000001dd03d5b290_0 .net "writeData", 31 0, L_000001dd03e58b00;  1 drivers
v000001dd03d5b470_0 .net "zero", 0 0, L_000001dd03e581a0;  1 drivers
L_000001dd03d5b830 .part L_000001dd03d5c440, 26, 6;
L_000001dd03d5b8d0 .functor MUXZ 6, L_000001dd03d5b830, L_000001dd03dff5f8, L_000001dd03dff200, C4<>;
L_000001dd03d5b970 .cmp/eq 6, L_000001dd03d5b8d0, L_000001dd03dff688;
L_000001dd03d5bab0 .part L_000001dd03d5c440, 11, 5;
L_000001dd03d5bc90 .functor MUXZ 5, L_000001dd03d5bab0, L_000001dd03dff6d0, L_000001dd03d5b970, C4<>;
L_000001dd03d5bd30 .functor MUXZ 5, L_000001dd03d5bc90, L_000001dd03dff640, L_000001dd03dfecc0, C4<>;
L_000001dd03d5be70 .part L_000001dd03d5c440, 21, 5;
L_000001dd03d5bf10 .functor MUXZ 5, L_000001dd03d5be70, L_000001dd03dff718, L_000001dd03dff510, C4<>;
L_000001dd03d5bfb0 .part L_000001dd03d5c440, 16, 5;
L_000001dd03d5e060 .functor MUXZ 5, L_000001dd03d5bfb0, L_000001dd03dff760, L_000001dd03dff120, C4<>;
L_000001dd03d5d7a0 .part L_000001dd03d5c440, 0, 16;
L_000001dd03d5cee0 .functor MUXZ 16, L_000001dd03d5d7a0, L_000001dd03dff7a8, L_000001dd03dff4a0, C4<>;
L_000001dd03d5cf80 .part L_000001dd03d5c440, 6, 5;
L_000001dd03d5e100 .concat [ 5 32 0 0], L_000001dd03d5cf80, L_000001dd03dff838;
L_000001dd03d5dac0 .functor MUXZ 37, L_000001dd03d5e100, L_000001dd03dff7f0, L_000001dd03dff350, C4<>;
L_000001dd03d5d840 .part L_000001dd03d5dac0, 0, 32;
L_000001dd03d5c940 .part L_000001dd03d5c440, 0, 6;
L_000001dd03d5e1a0 .functor MUXZ 6, L_000001dd03d5c940, L_000001dd03dff880, L_000001dd03dff0b0, C4<>;
L_000001dd03d5cd00 .part L_000001dd03d5c440, 0, 26;
L_000001dd03d5d340 .concat [ 26 32 0 0], L_000001dd03d5cd00, L_000001dd03dff910;
L_000001dd03d5d5c0 .functor MUXZ 58, L_000001dd03d5d340, L_000001dd03dff8c8, L_000001dd03dfe630, C4<>;
L_000001dd03d5db60 .part L_000001dd03d5d5c0, 0, 32;
L_000001dd03d5cb20 .arith/sum 32, v000001dd03d54e00_0, L_000001dd03dff958;
L_000001dd03d5c300 .cmp/eq 6, L_000001dd03d5b8d0, L_000001dd03dff9a0;
L_000001dd03d5c580 .cmp/eq 6, L_000001dd03d5b8d0, L_000001dd03dff9e8;
L_000001dd03d5df20 .concat [ 32 16 0 0], L_000001dd03d5db60, L_000001dd03dffa30;
L_000001dd03d5d8e0 .concat [ 6 26 0 0], L_000001dd03d5b8d0, L_000001dd03dffa78;
L_000001dd03d5c3a0 .cmp/eq 32, L_000001dd03d5d8e0, L_000001dd03dffac0;
L_000001dd03d5cbc0 .cmp/eq 6, L_000001dd03d5e1a0, L_000001dd03dffb08;
L_000001dd03d5d020 .concat [ 32 16 0 0], L_000001dd03dfea20, L_000001dd03dffb50;
L_000001dd03d5dc00 .concat [ 32 16 0 0], v000001dd03d54e00_0, L_000001dd03dffb98;
L_000001dd03d5d980 .part L_000001dd03d5cee0, 15, 1;
LS_000001dd03d5dfc0_0_0 .concat [ 1 1 1 1], L_000001dd03d5d980, L_000001dd03d5d980, L_000001dd03d5d980, L_000001dd03d5d980;
LS_000001dd03d5dfc0_0_4 .concat [ 1 1 1 1], L_000001dd03d5d980, L_000001dd03d5d980, L_000001dd03d5d980, L_000001dd03d5d980;
LS_000001dd03d5dfc0_0_8 .concat [ 1 1 1 1], L_000001dd03d5d980, L_000001dd03d5d980, L_000001dd03d5d980, L_000001dd03d5d980;
LS_000001dd03d5dfc0_0_12 .concat [ 1 1 1 1], L_000001dd03d5d980, L_000001dd03d5d980, L_000001dd03d5d980, L_000001dd03d5d980;
LS_000001dd03d5dfc0_0_16 .concat [ 1 1 1 1], L_000001dd03d5d980, L_000001dd03d5d980, L_000001dd03d5d980, L_000001dd03d5d980;
LS_000001dd03d5dfc0_0_20 .concat [ 1 1 1 1], L_000001dd03d5d980, L_000001dd03d5d980, L_000001dd03d5d980, L_000001dd03d5d980;
LS_000001dd03d5dfc0_0_24 .concat [ 1 1 1 1], L_000001dd03d5d980, L_000001dd03d5d980, L_000001dd03d5d980, L_000001dd03d5d980;
LS_000001dd03d5dfc0_0_28 .concat [ 1 1 1 1], L_000001dd03d5d980, L_000001dd03d5d980, L_000001dd03d5d980, L_000001dd03d5d980;
LS_000001dd03d5dfc0_1_0 .concat [ 4 4 4 4], LS_000001dd03d5dfc0_0_0, LS_000001dd03d5dfc0_0_4, LS_000001dd03d5dfc0_0_8, LS_000001dd03d5dfc0_0_12;
LS_000001dd03d5dfc0_1_4 .concat [ 4 4 4 4], LS_000001dd03d5dfc0_0_16, LS_000001dd03d5dfc0_0_20, LS_000001dd03d5dfc0_0_24, LS_000001dd03d5dfc0_0_28;
L_000001dd03d5dfc0 .concat [ 16 16 0 0], LS_000001dd03d5dfc0_1_0, LS_000001dd03d5dfc0_1_4;
L_000001dd03d5dca0 .concat [ 16 32 0 0], L_000001dd03d5cee0, L_000001dd03d5dfc0;
L_000001dd03d5dd40 .arith/sum 48, L_000001dd03d5dc00, L_000001dd03d5dca0;
L_000001dd03d5c760 .functor MUXZ 48, L_000001dd03d5dd40, L_000001dd03d5d020, L_000001dd03dfe710, C4<>;
L_000001dd03d5d160 .functor MUXZ 48, L_000001dd03d5c760, L_000001dd03d5df20, L_000001dd03dff270, C4<>;
L_000001dd03d5d200 .part L_000001dd03d5d160, 0, 32;
L_000001dd03d5d660 .functor MUXZ 32, L_000001dd03d5cb20, L_000001dd03d5d200, v000001dd03d54a40_0, C4<>;
L_000001dd03d5c440 .functor MUXZ 32, L_000001dd03dfeda0, L_000001dd03dffc28, L_000001dd03dff190, C4<>;
L_000001dd03d5ce40 .cmp/eq 6, L_000001dd03d5b8d0, L_000001dd03dffd00;
L_000001dd03d5c800 .cmp/eq 6, L_000001dd03d5b8d0, L_000001dd03dffd48;
L_000001dd03d5de80 .cmp/eq 6, L_000001dd03d5b8d0, L_000001dd03dffd90;
L_000001dd03d5c8a0 .concat [ 16 16 0 0], L_000001dd03d5cee0, L_000001dd03dffdd8;
L_000001dd03d5c9e0 .part L_000001dd03d5cee0, 15, 1;
LS_000001dd03d5ca80_0_0 .concat [ 1 1 1 1], L_000001dd03d5c9e0, L_000001dd03d5c9e0, L_000001dd03d5c9e0, L_000001dd03d5c9e0;
LS_000001dd03d5ca80_0_4 .concat [ 1 1 1 1], L_000001dd03d5c9e0, L_000001dd03d5c9e0, L_000001dd03d5c9e0, L_000001dd03d5c9e0;
LS_000001dd03d5ca80_0_8 .concat [ 1 1 1 1], L_000001dd03d5c9e0, L_000001dd03d5c9e0, L_000001dd03d5c9e0, L_000001dd03d5c9e0;
LS_000001dd03d5ca80_0_12 .concat [ 1 1 1 1], L_000001dd03d5c9e0, L_000001dd03d5c9e0, L_000001dd03d5c9e0, L_000001dd03d5c9e0;
L_000001dd03d5ca80 .concat [ 4 4 4 4], LS_000001dd03d5ca80_0_0, LS_000001dd03d5ca80_0_4, LS_000001dd03d5ca80_0_8, LS_000001dd03d5ca80_0_12;
L_000001dd03d5cc60 .concat [ 16 16 0 0], L_000001dd03d5cee0, L_000001dd03d5ca80;
L_000001dd03d5d0c0 .functor MUXZ 32, L_000001dd03d5cc60, L_000001dd03d5c8a0, L_000001dd03dfee10, C4<>;
L_000001dd03d5d480 .concat [ 6 26 0 0], L_000001dd03d5b8d0, L_000001dd03dffe20;
L_000001dd03d5d520 .cmp/eq 32, L_000001dd03d5d480, L_000001dd03dffe68;
L_000001dd03d5d700 .cmp/eq 6, L_000001dd03d5e1a0, L_000001dd03dffeb0;
L_000001dd03e57700 .cmp/eq 6, L_000001dd03d5e1a0, L_000001dd03dffef8;
L_000001dd03e57e80 .cmp/eq 6, L_000001dd03d5b8d0, L_000001dd03dfff40;
L_000001dd03e58920 .functor MUXZ 32, L_000001dd03d5d0c0, L_000001dd03dfff88, L_000001dd03e57e80, C4<>;
L_000001dd03e57b60 .functor MUXZ 32, L_000001dd03e58920, L_000001dd03d5d840, L_000001dd03dff2e0, C4<>;
L_000001dd03e57f20 .concat [ 6 26 0 0], L_000001dd03d5b8d0, L_000001dd03dfffd0;
L_000001dd03e57840 .cmp/eq 32, L_000001dd03e57f20, L_000001dd03e00018;
L_000001dd03e58ba0 .cmp/eq 6, L_000001dd03d5e1a0, L_000001dd03e00060;
L_000001dd03e57fc0 .cmp/eq 6, L_000001dd03d5e1a0, L_000001dd03e000a8;
L_000001dd03e58060 .cmp/eq 6, L_000001dd03d5b8d0, L_000001dd03e000f0;
L_000001dd03e58c40 .functor MUXZ 32, L_000001dd03dfea20, v000001dd03d54e00_0, L_000001dd03e58060, C4<>;
L_000001dd03e58100 .functor MUXZ 32, L_000001dd03e58c40, L_000001dd03dfe780, L_000001dd03dfe8d0, C4<>;
S_000001dd03cc5ea0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001dd03cc5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001dd03d185a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001dd03dfec50 .functor NOT 1, v000001dd03d276e0_0, C4<0>, C4<0>, C4<0>;
v000001dd03d27aa0_0 .net *"_ivl_0", 0 0, L_000001dd03dfec50;  1 drivers
v000001dd03d27820_0 .net "in1", 31 0, L_000001dd03dfe780;  alias, 1 drivers
v000001dd03d267e0_0 .net "in2", 31 0, L_000001dd03e57b60;  alias, 1 drivers
v000001dd03d26100_0 .net "out", 31 0, L_000001dd03e58a60;  alias, 1 drivers
v000001dd03d26420_0 .net "s", 0 0, v000001dd03d276e0_0;  alias, 1 drivers
L_000001dd03e58a60 .functor MUXZ 32, L_000001dd03e57b60, L_000001dd03dfe780, L_000001dd03dfec50, C4<>;
S_000001dd03db69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001dd03cc5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001dd03df0090 .param/l "RType" 0 4 2, C4<000000>;
P_000001dd03df00c8 .param/l "add" 0 4 5, C4<100000>;
P_000001dd03df0100 .param/l "addi" 0 4 8, C4<001000>;
P_000001dd03df0138 .param/l "addu" 0 4 5, C4<100001>;
P_000001dd03df0170 .param/l "and_" 0 4 5, C4<100100>;
P_000001dd03df01a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001dd03df01e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001dd03df0218 .param/l "bne" 0 4 10, C4<000101>;
P_000001dd03df0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001dd03df0288 .param/l "j" 0 4 12, C4<000010>;
P_000001dd03df02c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001dd03df02f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001dd03df0330 .param/l "lw" 0 4 8, C4<100011>;
P_000001dd03df0368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001dd03df03a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001dd03df03d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001dd03df0410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001dd03df0448 .param/l "sll" 0 4 6, C4<000000>;
P_000001dd03df0480 .param/l "slt" 0 4 5, C4<101010>;
P_000001dd03df04b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001dd03df04f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001dd03df0528 .param/l "sub" 0 4 5, C4<100010>;
P_000001dd03df0560 .param/l "subu" 0 4 5, C4<100011>;
P_000001dd03df0598 .param/l "sw" 0 4 8, C4<101011>;
P_000001dd03df05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001dd03df0608 .param/l "xori" 0 4 8, C4<001110>;
v000001dd03d269c0_0 .var "ALUOp", 3 0;
v000001dd03d276e0_0 .var "ALUSrc", 0 0;
v000001dd03d27000_0 .var "MemReadEn", 0 0;
v000001dd03d26880_0 .var "MemWriteEn", 0 0;
v000001dd03d27780_0 .var "MemtoReg", 0 0;
v000001dd03d25f20_0 .var "RegDst", 0 0;
v000001dd03d261a0_0 .var "RegWriteEn", 0 0;
v000001dd03d278c0_0 .net "funct", 5 0, L_000001dd03d5e1a0;  alias, 1 drivers
v000001dd03d26d80_0 .var "hlt", 0 0;
v000001dd03d27140_0 .net "opcode", 5 0, L_000001dd03d5b8d0;  alias, 1 drivers
v000001dd03d26560_0 .net "rst", 0 0, v000001dd03d5b650_0;  alias, 1 drivers
E_000001dd03d186a0 .event anyedge, v000001dd03d26560_0, v000001dd03d27140_0, v000001dd03d278c0_0;
S_000001dd03db6b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001dd03cc5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001dd03d185e0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001dd03dfeda0 .functor BUFZ 32, L_000001dd03d5d2a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dd03d27960_0 .net "Data_Out", 31 0, L_000001dd03dfeda0;  alias, 1 drivers
v000001dd03d264c0 .array "InstMem", 0 1023, 31 0;
v000001dd03d26240_0 .net *"_ivl_0", 31 0, L_000001dd03d5d2a0;  1 drivers
v000001dd03d26a60_0 .net *"_ivl_3", 9 0, L_000001dd03d5dde0;  1 drivers
v000001dd03d27b40_0 .net *"_ivl_4", 11 0, L_000001dd03d5d3e0;  1 drivers
L_000001dd03dffbe0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dd03d271e0_0 .net *"_ivl_7", 1 0, L_000001dd03dffbe0;  1 drivers
v000001dd03d27dc0_0 .net "addr", 31 0, v000001dd03d54e00_0;  alias, 1 drivers
v000001dd03d26b00_0 .var/i "i", 31 0;
L_000001dd03d5d2a0 .array/port v000001dd03d264c0, L_000001dd03d5d3e0;
L_000001dd03d5dde0 .part v000001dd03d54e00_0, 0, 10;
L_000001dd03d5d3e0 .concat [ 10 2 0 0], L_000001dd03d5dde0, L_000001dd03dffbe0;
S_000001dd03cc53d0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001dd03cc5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001dd03dfea20 .functor BUFZ 32, L_000001dd03d5da20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dd03dfe780 .functor BUFZ 32, L_000001dd03d5cda0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dd03d27460_0 .net *"_ivl_0", 31 0, L_000001dd03d5da20;  1 drivers
v000001dd03d27280_0 .net *"_ivl_10", 6 0, L_000001dd03d5c6c0;  1 drivers
L_000001dd03dffcb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dd03d05600_0 .net *"_ivl_13", 1 0, L_000001dd03dffcb8;  1 drivers
v000001dd03d04520_0 .net *"_ivl_2", 6 0, L_000001dd03d5c620;  1 drivers
L_000001dd03dffc70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dd03d558a0_0 .net *"_ivl_5", 1 0, L_000001dd03dffc70;  1 drivers
v000001dd03d55a80_0 .net *"_ivl_8", 31 0, L_000001dd03d5cda0;  1 drivers
v000001dd03d55d00_0 .net "clk", 0 0, L_000001dd03dfe940;  alias, 1 drivers
v000001dd03d54360_0 .var/i "i", 31 0;
v000001dd03d556c0_0 .net "readData1", 31 0, L_000001dd03dfea20;  alias, 1 drivers
v000001dd03d55940_0 .net "readData2", 31 0, L_000001dd03dfe780;  alias, 1 drivers
v000001dd03d54b80_0 .net "readRegister1", 4 0, L_000001dd03d5bf10;  alias, 1 drivers
v000001dd03d560c0_0 .net "readRegister2", 4 0, L_000001dd03d5e060;  alias, 1 drivers
v000001dd03d56160 .array "registers", 31 0, 31 0;
v000001dd03d55b20_0 .net "rst", 0 0, v000001dd03d5b650_0;  alias, 1 drivers
v000001dd03d55800_0 .net "we", 0 0, v000001dd03d261a0_0;  alias, 1 drivers
v000001dd03d55080_0 .net "writeData", 31 0, L_000001dd03e58b00;  alias, 1 drivers
v000001dd03d54c20_0 .net "writeRegister", 4 0, L_000001dd03d5c4e0;  alias, 1 drivers
E_000001dd03d18820/0 .event negedge, v000001dd03d26560_0;
E_000001dd03d18820/1 .event posedge, v000001dd03d55d00_0;
E_000001dd03d18820 .event/or E_000001dd03d18820/0, E_000001dd03d18820/1;
L_000001dd03d5da20 .array/port v000001dd03d56160, L_000001dd03d5c620;
L_000001dd03d5c620 .concat [ 5 2 0 0], L_000001dd03d5bf10, L_000001dd03dffc70;
L_000001dd03d5cda0 .array/port v000001dd03d56160, L_000001dd03d5c6c0;
L_000001dd03d5c6c0 .concat [ 5 2 0 0], L_000001dd03d5e060, L_000001dd03dffcb8;
S_000001dd03cc5560 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001dd03cc53d0;
 .timescale 0 0;
v000001dd03d273c0_0 .var/i "i", 31 0;
S_000001dd03cae550 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001dd03cc5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001dd03d151a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001dd03dfe6a0 .functor NOT 1, v000001dd03d25f20_0, C4<0>, C4<0>, C4<0>;
v000001dd03d559e0_0 .net *"_ivl_0", 0 0, L_000001dd03dfe6a0;  1 drivers
v000001dd03d55120_0 .net "in1", 4 0, L_000001dd03d5e060;  alias, 1 drivers
v000001dd03d55760_0 .net "in2", 4 0, L_000001dd03d5bd30;  alias, 1 drivers
v000001dd03d54cc0_0 .net "out", 4 0, L_000001dd03d5c4e0;  alias, 1 drivers
v000001dd03d542c0_0 .net "s", 0 0, v000001dd03d25f20_0;  alias, 1 drivers
L_000001dd03d5c4e0 .functor MUXZ 5, L_000001dd03d5bd30, L_000001dd03d5e060, L_000001dd03dfe6a0, C4<>;
S_000001dd03cae6e0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001dd03cc5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001dd03d158a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001dd03dfeef0 .functor NOT 1, v000001dd03d27780_0, C4<0>, C4<0>, C4<0>;
v000001dd03d54ae0_0 .net *"_ivl_0", 0 0, L_000001dd03dfeef0;  1 drivers
v000001dd03d545e0_0 .net "in1", 31 0, v000001dd03d55e40_0;  alias, 1 drivers
v000001dd03d54f40_0 .net "in2", 31 0, v000001dd03d54900_0;  alias, 1 drivers
v000001dd03d55bc0_0 .net "out", 31 0, L_000001dd03e58b00;  alias, 1 drivers
v000001dd03d54680_0 .net "s", 0 0, v000001dd03d27780_0;  alias, 1 drivers
L_000001dd03e58b00 .functor MUXZ 32, v000001dd03d54900_0, v000001dd03d55e40_0, L_000001dd03dfeef0, C4<>;
S_000001dd03cf3200 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001dd03cc5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001dd03cf3390 .param/l "ADD" 0 9 12, C4<0000>;
P_000001dd03cf33c8 .param/l "AND" 0 9 12, C4<0010>;
P_000001dd03cf3400 .param/l "NOR" 0 9 12, C4<0101>;
P_000001dd03cf3438 .param/l "OR" 0 9 12, C4<0011>;
P_000001dd03cf3470 .param/l "SGT" 0 9 12, C4<0111>;
P_000001dd03cf34a8 .param/l "SLL" 0 9 12, C4<1000>;
P_000001dd03cf34e0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001dd03cf3518 .param/l "SRL" 0 9 12, C4<1001>;
P_000001dd03cf3550 .param/l "SUB" 0 9 12, C4<0001>;
P_000001dd03cf3588 .param/l "XOR" 0 9 12, C4<0100>;
P_000001dd03cf35c0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001dd03cf35f8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001dd03e00138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd03d55c60_0 .net/2u *"_ivl_0", 31 0, L_000001dd03e00138;  1 drivers
v000001dd03d54ea0_0 .net "opSel", 3 0, v000001dd03d269c0_0;  alias, 1 drivers
v000001dd03d547c0_0 .net "operand1", 31 0, L_000001dd03e58100;  alias, 1 drivers
v000001dd03d55da0_0 .net "operand2", 31 0, L_000001dd03e58a60;  alias, 1 drivers
v000001dd03d55e40_0 .var "result", 31 0;
v000001dd03d54400_0 .net "zero", 0 0, L_000001dd03e581a0;  alias, 1 drivers
E_000001dd03d15560 .event anyedge, v000001dd03d269c0_0, v000001dd03d547c0_0, v000001dd03d26100_0;
L_000001dd03e581a0 .cmp/eq 32, v000001dd03d55e40_0, L_000001dd03e00138;
S_000001dd03cdb890 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001dd03cc5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001dd03df1660 .param/l "RType" 0 4 2, C4<000000>;
P_000001dd03df1698 .param/l "add" 0 4 5, C4<100000>;
P_000001dd03df16d0 .param/l "addi" 0 4 8, C4<001000>;
P_000001dd03df1708 .param/l "addu" 0 4 5, C4<100001>;
P_000001dd03df1740 .param/l "and_" 0 4 5, C4<100100>;
P_000001dd03df1778 .param/l "andi" 0 4 8, C4<001100>;
P_000001dd03df17b0 .param/l "beq" 0 4 10, C4<000100>;
P_000001dd03df17e8 .param/l "bne" 0 4 10, C4<000101>;
P_000001dd03df1820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001dd03df1858 .param/l "j" 0 4 12, C4<000010>;
P_000001dd03df1890 .param/l "jal" 0 4 12, C4<000011>;
P_000001dd03df18c8 .param/l "jr" 0 4 6, C4<001000>;
P_000001dd03df1900 .param/l "lw" 0 4 8, C4<100011>;
P_000001dd03df1938 .param/l "nor_" 0 4 5, C4<100111>;
P_000001dd03df1970 .param/l "or_" 0 4 5, C4<100101>;
P_000001dd03df19a8 .param/l "ori" 0 4 8, C4<001101>;
P_000001dd03df19e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001dd03df1a18 .param/l "sll" 0 4 6, C4<000000>;
P_000001dd03df1a50 .param/l "slt" 0 4 5, C4<101010>;
P_000001dd03df1a88 .param/l "slti" 0 4 8, C4<101010>;
P_000001dd03df1ac0 .param/l "srl" 0 4 6, C4<000010>;
P_000001dd03df1af8 .param/l "sub" 0 4 5, C4<100010>;
P_000001dd03df1b30 .param/l "subu" 0 4 5, C4<100011>;
P_000001dd03df1b68 .param/l "sw" 0 4 8, C4<101011>;
P_000001dd03df1ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001dd03df1bd8 .param/l "xori" 0 4 8, C4<001110>;
v000001dd03d54a40_0 .var "PCsrc", 0 0;
v000001dd03d55260_0 .net "funct", 5 0, L_000001dd03d5e1a0;  alias, 1 drivers
v000001dd03d55ee0_0 .net "opcode", 5 0, L_000001dd03d5b8d0;  alias, 1 drivers
v000001dd03d55f80_0 .net "operand1", 31 0, L_000001dd03dfea20;  alias, 1 drivers
v000001dd03d56020_0 .net "operand2", 31 0, L_000001dd03e58a60;  alias, 1 drivers
v000001dd03d544a0_0 .net "rst", 0 0, v000001dd03d5b650_0;  alias, 1 drivers
E_000001dd03d16120/0 .event anyedge, v000001dd03d26560_0, v000001dd03d27140_0, v000001dd03d556c0_0, v000001dd03d26100_0;
E_000001dd03d16120/1 .event anyedge, v000001dd03d278c0_0;
E_000001dd03d16120 .event/or E_000001dd03d16120/0, E_000001dd03d16120/1;
S_000001dd03cdba20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001dd03cc5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001dd03d54540 .array "DataMem", 0 1023, 31 0;
v000001dd03d551c0_0 .net "address", 31 0, v000001dd03d55e40_0;  alias, 1 drivers
v000001dd03d54720_0 .net "clock", 0 0, L_000001dd03dfe9b0;  1 drivers
v000001dd03d54d60_0 .net "data", 31 0, L_000001dd03dfe780;  alias, 1 drivers
v000001dd03d54860_0 .var/i "i", 31 0;
v000001dd03d54900_0 .var "q", 31 0;
v000001dd03d55620_0 .net "rden", 0 0, v000001dd03d27000_0;  alias, 1 drivers
v000001dd03d553a0_0 .net "wren", 0 0, v000001dd03d26880_0;  alias, 1 drivers
E_000001dd03d15360 .event posedge, v000001dd03d54720_0;
S_000001dd03df1c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001dd03cc5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001dd03d15760 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001dd03d549a0_0 .net "PCin", 31 0, L_000001dd03d5d660;  alias, 1 drivers
v000001dd03d54e00_0 .var "PCout", 31 0;
v000001dd03d54fe0_0 .net "clk", 0 0, L_000001dd03dfe940;  alias, 1 drivers
v000001dd03d55300_0 .net "rst", 0 0, v000001dd03d5b650_0;  alias, 1 drivers
    .scope S_000001dd03cdb890;
T_0 ;
    %wait E_000001dd03d16120;
    %load/vec4 v000001dd03d544a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd03d54a40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001dd03d55ee0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001dd03d55f80_0;
    %load/vec4 v000001dd03d56020_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001dd03d55ee0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001dd03d55f80_0;
    %load/vec4 v000001dd03d56020_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001dd03d55ee0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001dd03d55ee0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001dd03d55ee0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001dd03d55260_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001dd03d54a40_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001dd03df1c20;
T_1 ;
    %wait E_000001dd03d18820;
    %load/vec4 v000001dd03d55300_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001dd03d54e00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001dd03d549a0_0;
    %assign/vec4 v000001dd03d54e00_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001dd03db6b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dd03d26b00_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001dd03d26b00_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001dd03d26b00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd03d264c0, 0, 4;
    %load/vec4 v000001dd03d26b00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dd03d26b00_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd03d264c0, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd03d264c0, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd03d264c0, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd03d264c0, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd03d264c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd03d264c0, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd03d264c0, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd03d264c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd03d264c0, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd03d264c0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd03d264c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd03d264c0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd03d264c0, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd03d264c0, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd03d264c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd03d264c0, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd03d264c0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd03d264c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd03d264c0, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd03d264c0, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd03d264c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd03d264c0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd03d264c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd03d264c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd03d264c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd03d264c0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd03d264c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd03d264c0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001dd03db69c0;
T_3 ;
    %wait E_000001dd03d186a0;
    %load/vec4 v000001dd03d26560_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001dd03d26d80_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001dd03d269c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd03d276e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd03d261a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd03d26880_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd03d27780_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd03d27000_0, 0;
    %assign/vec4 v000001dd03d25f20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001dd03d26d80_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001dd03d269c0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001dd03d276e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001dd03d261a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001dd03d26880_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001dd03d27780_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001dd03d27000_0, 0, 1;
    %store/vec4 v000001dd03d25f20_0, 0, 1;
    %load/vec4 v000001dd03d27140_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd03d26d80_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd03d25f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd03d261a0_0, 0;
    %load/vec4 v000001dd03d278c0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dd03d269c0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dd03d269c0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001dd03d269c0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001dd03d269c0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001dd03d269c0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001dd03d269c0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001dd03d269c0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001dd03d269c0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001dd03d269c0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001dd03d269c0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd03d276e0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001dd03d269c0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd03d276e0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001dd03d269c0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dd03d269c0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd03d261a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd03d25f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd03d276e0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd03d261a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd03d25f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd03d276e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001dd03d269c0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd03d261a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd03d276e0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001dd03d269c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd03d261a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd03d276e0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001dd03d269c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd03d261a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd03d276e0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001dd03d269c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd03d261a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd03d276e0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd03d27000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd03d261a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd03d276e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd03d27780_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd03d26880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd03d276e0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001dd03d269c0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001dd03d269c0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001dd03cc53d0;
T_4 ;
    %wait E_000001dd03d18820;
    %fork t_1, S_000001dd03cc5560;
    %jmp t_0;
    .scope S_000001dd03cc5560;
t_1 ;
    %load/vec4 v000001dd03d55b20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dd03d273c0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001dd03d273c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001dd03d273c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd03d56160, 0, 4;
    %load/vec4 v000001dd03d273c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dd03d273c0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001dd03d55800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001dd03d55080_0;
    %load/vec4 v000001dd03d54c20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd03d56160, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd03d56160, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001dd03cc53d0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001dd03cc53d0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dd03d54360_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001dd03d54360_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001dd03d54360_0;
    %ix/getv/s 4, v000001dd03d54360_0;
    %load/vec4a v000001dd03d56160, 4;
    %ix/getv/s 4, v000001dd03d54360_0;
    %load/vec4a v000001dd03d56160, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001dd03d54360_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dd03d54360_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001dd03cf3200;
T_6 ;
    %wait E_000001dd03d15560;
    %load/vec4 v000001dd03d54ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001dd03d55e40_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001dd03d547c0_0;
    %load/vec4 v000001dd03d55da0_0;
    %add;
    %assign/vec4 v000001dd03d55e40_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001dd03d547c0_0;
    %load/vec4 v000001dd03d55da0_0;
    %sub;
    %assign/vec4 v000001dd03d55e40_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001dd03d547c0_0;
    %load/vec4 v000001dd03d55da0_0;
    %and;
    %assign/vec4 v000001dd03d55e40_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001dd03d547c0_0;
    %load/vec4 v000001dd03d55da0_0;
    %or;
    %assign/vec4 v000001dd03d55e40_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001dd03d547c0_0;
    %load/vec4 v000001dd03d55da0_0;
    %xor;
    %assign/vec4 v000001dd03d55e40_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001dd03d547c0_0;
    %load/vec4 v000001dd03d55da0_0;
    %or;
    %inv;
    %assign/vec4 v000001dd03d55e40_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001dd03d547c0_0;
    %load/vec4 v000001dd03d55da0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001dd03d55e40_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001dd03d55da0_0;
    %load/vec4 v000001dd03d547c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001dd03d55e40_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001dd03d547c0_0;
    %ix/getv 4, v000001dd03d55da0_0;
    %shiftl 4;
    %assign/vec4 v000001dd03d55e40_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001dd03d547c0_0;
    %ix/getv 4, v000001dd03d55da0_0;
    %shiftr 4;
    %assign/vec4 v000001dd03d55e40_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001dd03cdba20;
T_7 ;
    %wait E_000001dd03d15360;
    %load/vec4 v000001dd03d55620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001dd03d551c0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001dd03d54540, 4;
    %assign/vec4 v000001dd03d54900_0, 0;
T_7.0 ;
    %load/vec4 v000001dd03d553a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001dd03d54d60_0;
    %ix/getv 3, v000001dd03d551c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd03d54540, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001dd03cdba20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dd03d54860_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001dd03d54860_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001dd03d54860_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd03d54540, 0, 4;
    %load/vec4 v000001dd03d54860_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dd03d54860_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001dd03cdba20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dd03d54860_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001dd03d54860_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001dd03d54860_0;
    %load/vec4a v000001dd03d54540, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001dd03d54860_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001dd03d54860_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dd03d54860_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001dd03cc5d10;
T_10 ;
    %wait E_000001dd03d18820;
    %load/vec4 v000001dd03d5b150_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dd03d5c0f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001dd03d5c0f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001dd03d5c0f0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001dd03d1edf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd03d5b5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd03d5b650_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001dd03d1edf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001dd03d5b5b0_0;
    %inv;
    %assign/vec4 v000001dd03d5b5b0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001dd03d1edf0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd03d5b650_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd03d5b650_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001dd03d5c190_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
