#include "common.h"

typedef struct {
__REG CM_L4LS_CLKSTCTRL;
__REG CM_L3S_CLKSTCTRL;
__RESERVED RES1;
__REG CM_L3_CLKSTCTRL;
__RESERVED RES2;
__REG CM_CPGMAC0_CLKCTRL;
__REG CM_LCDC_CLKCTRL;
__REG CM_USB0_CLKCTRL;
__RESERVED RES3;
__REG CM_TPTC0_CLKCTRL;
__REG CM_EMIF_CLKCTRL;
__REG CM_OCMCRAM_CLKCTRL;
__REG CM_GPMC_CLKCTRL;
__REG CM_MCASP0_CLKCTRL;
__REG CM_UART5_CLKCTRL;
__REG CM_MMC0_CLKCTRL;
__REG CM_ELM_CLKCTRL;
__REG CM_I2C2_CLKCTRL;
__REG CM_I2C1_CLKCTRL;
__REG CM_SPI0_CLKCTRL;
__REG CM_SPI1_CLKCTRL;
__RESERVED RES4;
__RESERVED RES5;
__RESERVED RES6;
__REG CM_L4LS_CLKCTRL;
__RESERVED RES7;
__REG CM_MCASP1_CLKCTRL;
__REG CM_UART1_CLKCTRL;
__REG CM_UART2_CLKCTRL;
__REG CM_UART3_CLKCTRL;
__REG CM_UART4_CLKCTRL;
__REG CM_TIMER7_CLKCTRL;
__REG CM_TIMER2_CLKCTRL;
__REG CM_TIMER3_CLKCTRL;
__REG CM_TIMER4_CLKCTRL;
__RESERVED RES8;
__RESERVED RES9;
__RESERVED RES10;
__RESERVED RES11;
__RESERVED RES12;
__RESERVED RES13;
__RESERVED RES14;
__RESERVED RES15;
__REG CM_GPIO1_CLKCTRL;
__REG CM_GPIO2_CLKCTRL;
__REG CM_GPIO3_CLKCTRL;
__RESERVED RES16;
__REG CM_TPCC_CLKCTRL;
__REG CM_DCAN0_CLKCTRL;
__REG CM_DCAN1_CLKCTRL;
__RESERVED RES17;
__REG CM_EPWMSS1_CLKCTRL;
__RESERVED RES18;
__REG CM_EPWMSS0_CLKCTRL;
__REG CM_EPWMSS2_CLKCTRL;
__REG CM_L3_INSTR_CLKCTRL;
__REG CM_L3_CLKCTRL;
__REG CM_IEEE5000_CLKCTRL;
__REG CM_PRU_ICSS_CLKCTRL;
__REG CM_TIMER5_CLKCTRL;
__REG CM_TIMER6_CLKCTRL;
__REG CM_MMC1_CLKCTRL;
__REG CM_MMC2_CLKCTRL;
__REG CM_TPTC1_CLKCTRL;
__REG CM_TPTC2_CLKCTRL;
__RESERVED RES19;
__RESERVED RES20;
__REG CM_SPINLOCK_CLKCTRL;
__REG CM_MAILBOX0_CLKCTRL;
__RESERVED RES21;
__RESERVED RES22;
__REG CM_L4HS_CLKSTCTRL;
__REG CM_L4HS_CLKCTRL;
__RESERVED RES23;
__RESERVED RES24;
__REG CM_OCPWP_L3_CLKSTCTRL;
__REG CM_OCPWP_CLKCTRL;
__RESERVED RES25;
__RESERVED RES26;
__RESERVED RES27;
__REG CM_PRU_ICSS_CLKSTCTRL;
__REG CM_CPSW_CLKSTCTRL;
__REG CM_LCDC_CLKSTCTRL;
__REG CM_CLKDIV32K_CLKCTRL;
__REG CM_CLK_24MHZ_CLKSTCTRL;
}CM_PERI;

CM_PERI* CM_PER = (CM_PERI *)0x44E00000;