$date
	Sun Jan 11 18:49:02 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module master_tb $end
$var wire 4 ! sum_rca [3:0] $end
$var wire 1 " ha_sum $end
$var wire 1 # ha_carry $end
$var wire 1 $ fa_sum $end
$var wire 1 % fa_carry $end
$var wire 1 & cout_rca $end
$var reg 4 ' A_bus [3:0] $end
$var reg 4 ( B_bus [3:0] $end
$var reg 1 ) a $end
$var reg 1 * b $end
$var reg 1 + cin $end
$var reg 1 , cin_rca $end
$scope module FA_UUT $end
$var wire 1 ) a $end
$var wire 1 * b $end
$var wire 1 % carry $end
$var wire 1 + cin $end
$var wire 1 $ sum $end
$upscope $end
$scope module HA_UUT $end
$var wire 1 ) a $end
$var wire 1 * b $end
$var wire 1 # carry $end
$var wire 1 " sum $end
$upscope $end
$scope module RCA_UUT $end
$var wire 4 - A [3:0] $end
$var wire 4 . B [3:0] $end
$var wire 1 , cin $end
$var wire 4 / sum [3:0] $end
$var wire 1 & cout $end
$var wire 1 0 c3 $end
$var wire 1 1 c2 $end
$var wire 1 2 c1 $end
$scope module FA0 $end
$var wire 1 3 a $end
$var wire 1 4 b $end
$var wire 1 2 carry $end
$var wire 1 , cin $end
$var wire 1 5 sum $end
$upscope $end
$scope module FA1 $end
$var wire 1 6 a $end
$var wire 1 7 b $end
$var wire 1 1 carry $end
$var wire 1 2 cin $end
$var wire 1 8 sum $end
$upscope $end
$scope module FA2 $end
$var wire 1 9 a $end
$var wire 1 : b $end
$var wire 1 0 carry $end
$var wire 1 1 cin $end
$var wire 1 ; sum $end
$upscope $end
$scope module FA3 $end
$var wire 1 < a $end
$var wire 1 = b $end
$var wire 1 & carry $end
$var wire 1 0 cin $end
$var wire 1 > sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
bx /
bx .
bx -
x,
x+
0*
0)
bx (
bx '
x&
0%
x$
0#
0"
bx !
$end
#10000
x%
1"
1*
#20000
0*
1)
#30000
1%
0"
1#
1*
#40000
0%
0$
0#
0+
0*
0)
#50000
1$
1"
1*
#60000
1%
0$
0"
1#
1)
#70000
1$
1+
#80000
1;
0>
08
11
00
0&
02
b101 !
b101 /
15
14
17
0:
0=
03
16
09
0<
0,
b11 (
b11 .
b10 '
b10 -
#90000
1&
11
12
08
05
0;
10
b0 !
b0 /
0>
07
13
19
1<
b1 (
b1 .
b1111 '
b1111 -
#100000
1&
0>
10
b0 !
b0 /
05
1:
03
09
1,
b101 (
b101 .
b1010 '
b1010 -
#110000
