// Seed: 3942445407
module module_0 (
    output uwire id_0,
    input supply0 id_1,
    input wire id_2,
    input wire id_3
);
  assign module_1.id_5 = 0;
  wire [1  &  -1 'b0 : 1] id_5;
endmodule
module module_1 #(
    parameter id_11 = 32'd49,
    parameter id_4  = 32'd96,
    parameter id_7  = 32'd23
) (
    input uwire id_0,
    output supply1 id_1,
    output tri id_2,
    output supply1 id_3,
    output wand _id_4,
    output tri0 id_5,
    output tri0 id_6,
    input supply0 _id_7,
    input wor id_8,
    output tri0 id_9
    , id_13,
    output tri id_10,
    input supply1 _id_11
);
  logic [1  ==  1 : id_4] id_14;
  wire [id_7 : id_11] id_15;
  module_0 modCall_1 (
      id_10,
      id_0,
      id_8,
      id_8
  );
  always force id_13 = -1;
endmodule
