#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002cdd355a180 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000002cdd35991f0_0 .net "PC", 31 0, v000002cdd3593120_0;  1 drivers
v000002cdd35987f0_0 .var "clk", 0 0;
v000002cdd3598bb0_0 .net "clkout", 0 0, L_000002cdd359b040;  1 drivers
v000002cdd35993d0_0 .net "cycles_consumed", 31 0, v000002cdd3598110_0;  1 drivers
v000002cdd3598cf0_0 .var "rst", 0 0;
S_000002cdd355a4a0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000002cdd355a180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002cdd3571900 .param/l "RType" 0 4 2, C4<000000>;
P_000002cdd3571938 .param/l "add" 0 4 5, C4<100000>;
P_000002cdd3571970 .param/l "addi" 0 4 8, C4<001000>;
P_000002cdd35719a8 .param/l "addu" 0 4 5, C4<100001>;
P_000002cdd35719e0 .param/l "and_" 0 4 5, C4<100100>;
P_000002cdd3571a18 .param/l "andi" 0 4 8, C4<001100>;
P_000002cdd3571a50 .param/l "beq" 0 4 10, C4<000100>;
P_000002cdd3571a88 .param/l "bne" 0 4 10, C4<000101>;
P_000002cdd3571ac0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002cdd3571af8 .param/l "j" 0 4 12, C4<000010>;
P_000002cdd3571b30 .param/l "jal" 0 4 12, C4<000011>;
P_000002cdd3571b68 .param/l "jr" 0 4 6, C4<001000>;
P_000002cdd3571ba0 .param/l "lw" 0 4 8, C4<100011>;
P_000002cdd3571bd8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002cdd3571c10 .param/l "or_" 0 4 5, C4<100101>;
P_000002cdd3571c48 .param/l "ori" 0 4 8, C4<001101>;
P_000002cdd3571c80 .param/l "sgt" 0 4 6, C4<101011>;
P_000002cdd3571cb8 .param/l "sll" 0 4 6, C4<000000>;
P_000002cdd3571cf0 .param/l "slt" 0 4 5, C4<101010>;
P_000002cdd3571d28 .param/l "slti" 0 4 8, C4<101010>;
P_000002cdd3571d60 .param/l "srl" 0 4 6, C4<000010>;
P_000002cdd3571d98 .param/l "sub" 0 4 5, C4<100010>;
P_000002cdd3571dd0 .param/l "subu" 0 4 5, C4<100011>;
P_000002cdd3571e08 .param/l "sw" 0 4 8, C4<101011>;
P_000002cdd3571e40 .param/l "xor_" 0 4 5, C4<100110>;
P_000002cdd3571e78 .param/l "xori" 0 4 8, C4<001110>;
L_000002cdd359ab70 .functor NOT 1, v000002cdd3598cf0_0, C4<0>, C4<0>, C4<0>;
L_000002cdd359b190 .functor NOT 1, v000002cdd3598cf0_0, C4<0>, C4<0>, C4<0>;
L_000002cdd359b350 .functor NOT 1, v000002cdd3598cf0_0, C4<0>, C4<0>, C4<0>;
L_000002cdd359b430 .functor NOT 1, v000002cdd3598cf0_0, C4<0>, C4<0>, C4<0>;
L_000002cdd359ae10 .functor NOT 1, v000002cdd3598cf0_0, C4<0>, C4<0>, C4<0>;
L_000002cdd359b3c0 .functor NOT 1, v000002cdd3598cf0_0, C4<0>, C4<0>, C4<0>;
L_000002cdd359a9b0 .functor NOT 1, v000002cdd3598cf0_0, C4<0>, C4<0>, C4<0>;
L_000002cdd359aa90 .functor NOT 1, v000002cdd3598cf0_0, C4<0>, C4<0>, C4<0>;
L_000002cdd359b040 .functor OR 1, v000002cdd35987f0_0, v000002cdd35626f0_0, C4<0>, C4<0>;
L_000002cdd359ae80 .functor OR 1, L_000002cdd361ed70, L_000002cdd361e550, C4<0>, C4<0>;
L_000002cdd359b4a0 .functor AND 1, L_000002cdd361fc70, L_000002cdd361dfb0, C4<1>, C4<1>;
L_000002cdd359ad30 .functor NOT 1, v000002cdd3598cf0_0, C4<0>, C4<0>, C4<0>;
L_000002cdd359abe0 .functor OR 1, L_000002cdd361e910, L_000002cdd361e9b0, C4<0>, C4<0>;
L_000002cdd359b6d0 .functor OR 1, L_000002cdd359abe0, L_000002cdd361eaf0, C4<0>, C4<0>;
L_000002cdd359b510 .functor OR 1, L_000002cdd359c480, L_000002cdd359cb60, C4<0>, C4<0>;
L_000002cdd359b580 .functor AND 1, L_000002cdd361f6d0, L_000002cdd359b510, C4<1>, C4<1>;
L_000002cdd359a7f0 .functor OR 1, L_000002cdd359cde0, L_000002cdd359bd00, C4<0>, C4<0>;
L_000002cdd359ada0 .functor AND 1, L_000002cdd359d6a0, L_000002cdd359a7f0, C4<1>, C4<1>;
L_000002cdd359a860 .functor NOT 1, L_000002cdd359b040, C4<0>, C4<0>, C4<0>;
v000002cdd35936c0_0 .net "ALUOp", 3 0, v000002cdd3561b10_0;  1 drivers
v000002cdd3592900_0 .net "ALUResult", 31 0, v000002cdd3592180_0;  1 drivers
v000002cdd3595770_0 .net "ALUSrc", 0 0, v000002cdd3562a10_0;  1 drivers
v000002cdd3595bd0_0 .net "ALUin2", 31 0, L_000002cdd359be40;  1 drivers
v000002cdd3595450_0 .net "MemReadEn", 0 0, v000002cdd3563410_0;  1 drivers
v000002cdd3593fb0_0 .net "MemWriteEn", 0 0, v000002cdd3562790_0;  1 drivers
v000002cdd35942d0_0 .net "MemtoReg", 0 0, v000002cdd3561d90_0;  1 drivers
v000002cdd3595590_0 .net "PC", 31 0, v000002cdd3593120_0;  alias, 1 drivers
v000002cdd3595b30_0 .net "PCPlus1", 31 0, L_000002cdd361fe50;  1 drivers
v000002cdd35951d0_0 .net "PCsrc", 0 0, v000002cdd3593a80_0;  1 drivers
v000002cdd3594550_0 .net "RegDst", 0 0, v000002cdd3561c50_0;  1 drivers
v000002cdd3594f50_0 .net "RegWriteEn", 0 0, v000002cdd3561e30_0;  1 drivers
v000002cdd35954f0_0 .net "WriteRegister", 4 0, L_000002cdd361e4b0;  1 drivers
v000002cdd3595e50_0 .net *"_ivl_0", 0 0, L_000002cdd359ab70;  1 drivers
L_000002cdd35d1f90 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002cdd3595c70_0 .net/2u *"_ivl_10", 4 0, L_000002cdd35d1f90;  1 drivers
L_000002cdd35d2380 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cdd3594cd0_0 .net *"_ivl_101", 15 0, L_000002cdd35d2380;  1 drivers
v000002cdd3595950_0 .net *"_ivl_102", 31 0, L_000002cdd361e0f0;  1 drivers
L_000002cdd35d23c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cdd3594410_0 .net *"_ivl_105", 25 0, L_000002cdd35d23c8;  1 drivers
L_000002cdd35d2410 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cdd3594e10_0 .net/2u *"_ivl_106", 31 0, L_000002cdd35d2410;  1 drivers
v000002cdd3594c30_0 .net *"_ivl_108", 0 0, L_000002cdd361fc70;  1 drivers
L_000002cdd35d2458 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002cdd3595090_0 .net/2u *"_ivl_110", 5 0, L_000002cdd35d2458;  1 drivers
v000002cdd35959f0_0 .net *"_ivl_112", 0 0, L_000002cdd361dfb0;  1 drivers
v000002cdd3595130_0 .net *"_ivl_115", 0 0, L_000002cdd359b4a0;  1 drivers
v000002cdd3595270_0 .net *"_ivl_116", 47 0, L_000002cdd361e5f0;  1 drivers
L_000002cdd35d24a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cdd3595630_0 .net *"_ivl_119", 15 0, L_000002cdd35d24a0;  1 drivers
L_000002cdd35d1fd8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002cdd35956d0_0 .net/2u *"_ivl_12", 5 0, L_000002cdd35d1fd8;  1 drivers
v000002cdd3595310_0 .net *"_ivl_120", 47 0, L_000002cdd361eff0;  1 drivers
L_000002cdd35d24e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cdd35945f0_0 .net *"_ivl_123", 15 0, L_000002cdd35d24e8;  1 drivers
v000002cdd35953b0_0 .net *"_ivl_125", 0 0, L_000002cdd361fb30;  1 drivers
v000002cdd3594690_0 .net *"_ivl_126", 31 0, L_000002cdd361e190;  1 drivers
v000002cdd3595810_0 .net *"_ivl_128", 47 0, L_000002cdd361f630;  1 drivers
v000002cdd3595d10_0 .net *"_ivl_130", 47 0, L_000002cdd361fd10;  1 drivers
v000002cdd35947d0_0 .net *"_ivl_132", 47 0, L_000002cdd361ee10;  1 drivers
v000002cdd35958b0_0 .net *"_ivl_134", 47 0, L_000002cdd361eeb0;  1 drivers
v000002cdd3595a90_0 .net *"_ivl_14", 0 0, L_000002cdd3598a70;  1 drivers
v000002cdd3594050_0 .net *"_ivl_140", 0 0, L_000002cdd359ad30;  1 drivers
L_000002cdd35d2578 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cdd3594730_0 .net/2u *"_ivl_142", 31 0, L_000002cdd35d2578;  1 drivers
L_000002cdd35d2650 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002cdd3594b90_0 .net/2u *"_ivl_146", 5 0, L_000002cdd35d2650;  1 drivers
v000002cdd35940f0_0 .net *"_ivl_148", 0 0, L_000002cdd361e910;  1 drivers
L_000002cdd35d2698 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002cdd3595db0_0 .net/2u *"_ivl_150", 5 0, L_000002cdd35d2698;  1 drivers
v000002cdd3594d70_0 .net *"_ivl_152", 0 0, L_000002cdd361e9b0;  1 drivers
v000002cdd3594eb0_0 .net *"_ivl_155", 0 0, L_000002cdd359abe0;  1 drivers
L_000002cdd35d26e0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002cdd3594190_0 .net/2u *"_ivl_156", 5 0, L_000002cdd35d26e0;  1 drivers
v000002cdd3594230_0 .net *"_ivl_158", 0 0, L_000002cdd361eaf0;  1 drivers
L_000002cdd35d2020 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002cdd3594ff0_0 .net/2u *"_ivl_16", 4 0, L_000002cdd35d2020;  1 drivers
v000002cdd3594370_0 .net *"_ivl_161", 0 0, L_000002cdd359b6d0;  1 drivers
L_000002cdd35d2728 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cdd35944b0_0 .net/2u *"_ivl_162", 15 0, L_000002cdd35d2728;  1 drivers
v000002cdd3594870_0 .net *"_ivl_164", 31 0, L_000002cdd361f090;  1 drivers
v000002cdd3594910_0 .net *"_ivl_167", 0 0, L_000002cdd361f130;  1 drivers
v000002cdd35949b0_0 .net *"_ivl_168", 15 0, L_000002cdd361f1d0;  1 drivers
v000002cdd3594a50_0 .net *"_ivl_170", 31 0, L_000002cdd361f310;  1 drivers
v000002cdd3594af0_0 .net *"_ivl_174", 31 0, L_000002cdd361f4f0;  1 drivers
L_000002cdd35d2770 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cdd35970a0_0 .net *"_ivl_177", 25 0, L_000002cdd35d2770;  1 drivers
L_000002cdd35d27b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cdd3596880_0 .net/2u *"_ivl_178", 31 0, L_000002cdd35d27b8;  1 drivers
v000002cdd3596380_0 .net *"_ivl_180", 0 0, L_000002cdd361f6d0;  1 drivers
L_000002cdd35d2800 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002cdd3596b00_0 .net/2u *"_ivl_182", 5 0, L_000002cdd35d2800;  1 drivers
v000002cdd3597280_0 .net *"_ivl_184", 0 0, L_000002cdd359c480;  1 drivers
L_000002cdd35d2848 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002cdd3597d20_0 .net/2u *"_ivl_186", 5 0, L_000002cdd35d2848;  1 drivers
v000002cdd3597140_0 .net *"_ivl_188", 0 0, L_000002cdd359cb60;  1 drivers
v000002cdd35966a0_0 .net *"_ivl_19", 4 0, L_000002cdd35995b0;  1 drivers
v000002cdd3596560_0 .net *"_ivl_191", 0 0, L_000002cdd359b510;  1 drivers
v000002cdd3596740_0 .net *"_ivl_193", 0 0, L_000002cdd359b580;  1 drivers
L_000002cdd35d2890 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002cdd3596ce0_0 .net/2u *"_ivl_194", 5 0, L_000002cdd35d2890;  1 drivers
v000002cdd3597aa0_0 .net *"_ivl_196", 0 0, L_000002cdd359c8e0;  1 drivers
L_000002cdd35d28d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002cdd3596600_0 .net/2u *"_ivl_198", 31 0, L_000002cdd35d28d8;  1 drivers
L_000002cdd35d1f48 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002cdd3596c40_0 .net/2u *"_ivl_2", 5 0, L_000002cdd35d1f48;  1 drivers
v000002cdd35967e0_0 .net *"_ivl_20", 4 0, L_000002cdd3598f70;  1 drivers
v000002cdd3596240_0 .net *"_ivl_200", 31 0, L_000002cdd359ce80;  1 drivers
v000002cdd3596a60_0 .net *"_ivl_204", 31 0, L_000002cdd359d420;  1 drivers
L_000002cdd35d2920 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cdd35975a0_0 .net *"_ivl_207", 25 0, L_000002cdd35d2920;  1 drivers
L_000002cdd35d2968 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cdd35971e0_0 .net/2u *"_ivl_208", 31 0, L_000002cdd35d2968;  1 drivers
v000002cdd3596920_0 .net *"_ivl_210", 0 0, L_000002cdd359d6a0;  1 drivers
L_000002cdd35d29b0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002cdd3597460_0 .net/2u *"_ivl_212", 5 0, L_000002cdd35d29b0;  1 drivers
v000002cdd3596420_0 .net *"_ivl_214", 0 0, L_000002cdd359cde0;  1 drivers
L_000002cdd35d29f8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002cdd35969c0_0 .net/2u *"_ivl_216", 5 0, L_000002cdd35d29f8;  1 drivers
v000002cdd3596d80_0 .net *"_ivl_218", 0 0, L_000002cdd359bd00;  1 drivers
v000002cdd3596e20_0 .net *"_ivl_221", 0 0, L_000002cdd359a7f0;  1 drivers
v000002cdd35962e0_0 .net *"_ivl_223", 0 0, L_000002cdd359ada0;  1 drivers
L_000002cdd35d2a40 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002cdd3597dc0_0 .net/2u *"_ivl_224", 5 0, L_000002cdd35d2a40;  1 drivers
v000002cdd35964c0_0 .net *"_ivl_226", 0 0, L_000002cdd359d240;  1 drivers
v000002cdd3597780_0 .net *"_ivl_228", 31 0, L_000002cdd359ca20;  1 drivers
v000002cdd3597320_0 .net *"_ivl_24", 0 0, L_000002cdd359b350;  1 drivers
L_000002cdd35d2068 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002cdd3597000_0 .net/2u *"_ivl_26", 4 0, L_000002cdd35d2068;  1 drivers
v000002cdd35978c0_0 .net *"_ivl_29", 4 0, L_000002cdd3599b50;  1 drivers
v000002cdd3597e60_0 .net *"_ivl_32", 0 0, L_000002cdd359b430;  1 drivers
L_000002cdd35d20b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002cdd3596ba0_0 .net/2u *"_ivl_34", 4 0, L_000002cdd35d20b0;  1 drivers
v000002cdd3597500_0 .net *"_ivl_37", 4 0, L_000002cdd361f9f0;  1 drivers
v000002cdd3596ec0_0 .net *"_ivl_40", 0 0, L_000002cdd359ae10;  1 drivers
L_000002cdd35d20f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cdd35973c0_0 .net/2u *"_ivl_42", 15 0, L_000002cdd35d20f8;  1 drivers
v000002cdd3596f60_0 .net *"_ivl_45", 15 0, L_000002cdd361eb90;  1 drivers
v000002cdd3597640_0 .net *"_ivl_48", 0 0, L_000002cdd359b3c0;  1 drivers
v000002cdd35976e0_0 .net *"_ivl_5", 5 0, L_000002cdd3598e30;  1 drivers
L_000002cdd35d2140 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cdd3597820_0 .net/2u *"_ivl_50", 36 0, L_000002cdd35d2140;  1 drivers
L_000002cdd35d2188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cdd3597960_0 .net/2u *"_ivl_52", 31 0, L_000002cdd35d2188;  1 drivers
v000002cdd3597a00_0 .net *"_ivl_55", 4 0, L_000002cdd361ecd0;  1 drivers
v000002cdd3597b40_0 .net *"_ivl_56", 36 0, L_000002cdd361fdb0;  1 drivers
v000002cdd3597be0_0 .net *"_ivl_58", 36 0, L_000002cdd361e050;  1 drivers
v000002cdd3597c80_0 .net *"_ivl_62", 0 0, L_000002cdd359a9b0;  1 drivers
L_000002cdd35d21d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002cdd3595fc0_0 .net/2u *"_ivl_64", 5 0, L_000002cdd35d21d0;  1 drivers
v000002cdd3596060_0 .net *"_ivl_67", 5 0, L_000002cdd361e730;  1 drivers
v000002cdd3596100_0 .net *"_ivl_70", 0 0, L_000002cdd359aa90;  1 drivers
L_000002cdd35d2218 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cdd35961a0_0 .net/2u *"_ivl_72", 57 0, L_000002cdd35d2218;  1 drivers
L_000002cdd35d2260 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cdd3599c90_0 .net/2u *"_ivl_74", 31 0, L_000002cdd35d2260;  1 drivers
v000002cdd35986b0_0 .net *"_ivl_77", 25 0, L_000002cdd361fa90;  1 drivers
v000002cdd35998d0_0 .net *"_ivl_78", 57 0, L_000002cdd361fbd0;  1 drivers
v000002cdd3599d30_0 .net *"_ivl_8", 0 0, L_000002cdd359b190;  1 drivers
v000002cdd3598070_0 .net *"_ivl_80", 57 0, L_000002cdd361f270;  1 drivers
L_000002cdd35d22a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002cdd3598390_0 .net/2u *"_ivl_84", 31 0, L_000002cdd35d22a8;  1 drivers
L_000002cdd35d22f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002cdd3599970_0 .net/2u *"_ivl_88", 5 0, L_000002cdd35d22f0;  1 drivers
v000002cdd3599470_0 .net *"_ivl_90", 0 0, L_000002cdd361ed70;  1 drivers
L_000002cdd35d2338 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002cdd3598b10_0 .net/2u *"_ivl_92", 5 0, L_000002cdd35d2338;  1 drivers
v000002cdd3599650_0 .net *"_ivl_94", 0 0, L_000002cdd361e550;  1 drivers
v000002cdd3598250_0 .net *"_ivl_97", 0 0, L_000002cdd359ae80;  1 drivers
v000002cdd35984d0_0 .net *"_ivl_98", 47 0, L_000002cdd361f8b0;  1 drivers
v000002cdd3599510_0 .net "adderResult", 31 0, L_000002cdd361e230;  1 drivers
v000002cdd3599330_0 .net "address", 31 0, L_000002cdd361f590;  1 drivers
v000002cdd35982f0_0 .net "clk", 0 0, L_000002cdd359b040;  alias, 1 drivers
v000002cdd3598110_0 .var "cycles_consumed", 31 0;
v000002cdd3599e70_0 .net "extImm", 31 0, L_000002cdd361f3b0;  1 drivers
v000002cdd3599790_0 .net "funct", 5 0, L_000002cdd361f950;  1 drivers
v000002cdd3598430_0 .net "hlt", 0 0, v000002cdd35626f0_0;  1 drivers
v000002cdd3599dd0_0 .net "imm", 15 0, L_000002cdd361ec30;  1 drivers
v000002cdd3598570_0 .net "immediate", 31 0, L_000002cdd359c980;  1 drivers
v000002cdd3598d90_0 .net "input_clk", 0 0, v000002cdd35987f0_0;  1 drivers
v000002cdd35990b0_0 .net "instruction", 31 0, L_000002cdd361f810;  1 drivers
v000002cdd3599010_0 .net "memoryReadData", 31 0, v000002cdd3592ea0_0;  1 drivers
v000002cdd3599a10_0 .net "nextPC", 31 0, L_000002cdd361e2d0;  1 drivers
v000002cdd3597fd0_0 .net "opcode", 5 0, L_000002cdd3598930;  1 drivers
v000002cdd3598610_0 .net "rd", 4 0, L_000002cdd3599ab0;  1 drivers
v000002cdd35996f0_0 .net "readData1", 31 0, L_000002cdd359b0b0;  1 drivers
v000002cdd3598c50_0 .net "readData1_w", 31 0, L_000002cdd359c7a0;  1 drivers
v000002cdd3599290_0 .net "readData2", 31 0, L_000002cdd359ac50;  1 drivers
v000002cdd35981b0_0 .net "rs", 4 0, L_000002cdd3599bf0;  1 drivers
v000002cdd35989d0_0 .net "rst", 0 0, v000002cdd3598cf0_0;  1 drivers
v000002cdd3598ed0_0 .net "rt", 4 0, L_000002cdd361f770;  1 drivers
v000002cdd3598750_0 .net "shamt", 31 0, L_000002cdd361e870;  1 drivers
v000002cdd3599150_0 .net "wire_instruction", 31 0, L_000002cdd359b5f0;  1 drivers
v000002cdd3598890_0 .net "writeData", 31 0, L_000002cdd359cf20;  1 drivers
v000002cdd3599830_0 .net "zero", 0 0, L_000002cdd359c200;  1 drivers
L_000002cdd3598e30 .part L_000002cdd361f810, 26, 6;
L_000002cdd3598930 .functor MUXZ 6, L_000002cdd3598e30, L_000002cdd35d1f48, L_000002cdd359ab70, C4<>;
L_000002cdd3598a70 .cmp/eq 6, L_000002cdd3598930, L_000002cdd35d1fd8;
L_000002cdd35995b0 .part L_000002cdd361f810, 11, 5;
L_000002cdd3598f70 .functor MUXZ 5, L_000002cdd35995b0, L_000002cdd35d2020, L_000002cdd3598a70, C4<>;
L_000002cdd3599ab0 .functor MUXZ 5, L_000002cdd3598f70, L_000002cdd35d1f90, L_000002cdd359b190, C4<>;
L_000002cdd3599b50 .part L_000002cdd361f810, 21, 5;
L_000002cdd3599bf0 .functor MUXZ 5, L_000002cdd3599b50, L_000002cdd35d2068, L_000002cdd359b350, C4<>;
L_000002cdd361f9f0 .part L_000002cdd361f810, 16, 5;
L_000002cdd361f770 .functor MUXZ 5, L_000002cdd361f9f0, L_000002cdd35d20b0, L_000002cdd359b430, C4<>;
L_000002cdd361eb90 .part L_000002cdd361f810, 0, 16;
L_000002cdd361ec30 .functor MUXZ 16, L_000002cdd361eb90, L_000002cdd35d20f8, L_000002cdd359ae10, C4<>;
L_000002cdd361ecd0 .part L_000002cdd361f810, 6, 5;
L_000002cdd361fdb0 .concat [ 5 32 0 0], L_000002cdd361ecd0, L_000002cdd35d2188;
L_000002cdd361e050 .functor MUXZ 37, L_000002cdd361fdb0, L_000002cdd35d2140, L_000002cdd359b3c0, C4<>;
L_000002cdd361e870 .part L_000002cdd361e050, 0, 32;
L_000002cdd361e730 .part L_000002cdd361f810, 0, 6;
L_000002cdd361f950 .functor MUXZ 6, L_000002cdd361e730, L_000002cdd35d21d0, L_000002cdd359a9b0, C4<>;
L_000002cdd361fa90 .part L_000002cdd361f810, 0, 26;
L_000002cdd361fbd0 .concat [ 26 32 0 0], L_000002cdd361fa90, L_000002cdd35d2260;
L_000002cdd361f270 .functor MUXZ 58, L_000002cdd361fbd0, L_000002cdd35d2218, L_000002cdd359aa90, C4<>;
L_000002cdd361f590 .part L_000002cdd361f270, 0, 32;
L_000002cdd361fe50 .arith/sum 32, v000002cdd3593120_0, L_000002cdd35d22a8;
L_000002cdd361ed70 .cmp/eq 6, L_000002cdd3598930, L_000002cdd35d22f0;
L_000002cdd361e550 .cmp/eq 6, L_000002cdd3598930, L_000002cdd35d2338;
L_000002cdd361f8b0 .concat [ 32 16 0 0], L_000002cdd361f590, L_000002cdd35d2380;
L_000002cdd361e0f0 .concat [ 6 26 0 0], L_000002cdd3598930, L_000002cdd35d23c8;
L_000002cdd361fc70 .cmp/eq 32, L_000002cdd361e0f0, L_000002cdd35d2410;
L_000002cdd361dfb0 .cmp/eq 6, L_000002cdd361f950, L_000002cdd35d2458;
L_000002cdd361e5f0 .concat [ 32 16 0 0], L_000002cdd359b0b0, L_000002cdd35d24a0;
L_000002cdd361eff0 .concat [ 32 16 0 0], v000002cdd3593120_0, L_000002cdd35d24e8;
L_000002cdd361fb30 .part L_000002cdd361ec30, 15, 1;
LS_000002cdd361e190_0_0 .concat [ 1 1 1 1], L_000002cdd361fb30, L_000002cdd361fb30, L_000002cdd361fb30, L_000002cdd361fb30;
LS_000002cdd361e190_0_4 .concat [ 1 1 1 1], L_000002cdd361fb30, L_000002cdd361fb30, L_000002cdd361fb30, L_000002cdd361fb30;
LS_000002cdd361e190_0_8 .concat [ 1 1 1 1], L_000002cdd361fb30, L_000002cdd361fb30, L_000002cdd361fb30, L_000002cdd361fb30;
LS_000002cdd361e190_0_12 .concat [ 1 1 1 1], L_000002cdd361fb30, L_000002cdd361fb30, L_000002cdd361fb30, L_000002cdd361fb30;
LS_000002cdd361e190_0_16 .concat [ 1 1 1 1], L_000002cdd361fb30, L_000002cdd361fb30, L_000002cdd361fb30, L_000002cdd361fb30;
LS_000002cdd361e190_0_20 .concat [ 1 1 1 1], L_000002cdd361fb30, L_000002cdd361fb30, L_000002cdd361fb30, L_000002cdd361fb30;
LS_000002cdd361e190_0_24 .concat [ 1 1 1 1], L_000002cdd361fb30, L_000002cdd361fb30, L_000002cdd361fb30, L_000002cdd361fb30;
LS_000002cdd361e190_0_28 .concat [ 1 1 1 1], L_000002cdd361fb30, L_000002cdd361fb30, L_000002cdd361fb30, L_000002cdd361fb30;
LS_000002cdd361e190_1_0 .concat [ 4 4 4 4], LS_000002cdd361e190_0_0, LS_000002cdd361e190_0_4, LS_000002cdd361e190_0_8, LS_000002cdd361e190_0_12;
LS_000002cdd361e190_1_4 .concat [ 4 4 4 4], LS_000002cdd361e190_0_16, LS_000002cdd361e190_0_20, LS_000002cdd361e190_0_24, LS_000002cdd361e190_0_28;
L_000002cdd361e190 .concat [ 16 16 0 0], LS_000002cdd361e190_1_0, LS_000002cdd361e190_1_4;
L_000002cdd361f630 .concat [ 16 32 0 0], L_000002cdd361ec30, L_000002cdd361e190;
L_000002cdd361fd10 .arith/sum 48, L_000002cdd361eff0, L_000002cdd361f630;
L_000002cdd361ee10 .functor MUXZ 48, L_000002cdd361fd10, L_000002cdd361e5f0, L_000002cdd359b4a0, C4<>;
L_000002cdd361eeb0 .functor MUXZ 48, L_000002cdd361ee10, L_000002cdd361f8b0, L_000002cdd359ae80, C4<>;
L_000002cdd361e230 .part L_000002cdd361eeb0, 0, 32;
L_000002cdd361e2d0 .functor MUXZ 32, L_000002cdd361fe50, L_000002cdd361e230, v000002cdd3593a80_0, C4<>;
L_000002cdd361f810 .functor MUXZ 32, L_000002cdd359b5f0, L_000002cdd35d2578, L_000002cdd359ad30, C4<>;
L_000002cdd361e910 .cmp/eq 6, L_000002cdd3598930, L_000002cdd35d2650;
L_000002cdd361e9b0 .cmp/eq 6, L_000002cdd3598930, L_000002cdd35d2698;
L_000002cdd361eaf0 .cmp/eq 6, L_000002cdd3598930, L_000002cdd35d26e0;
L_000002cdd361f090 .concat [ 16 16 0 0], L_000002cdd361ec30, L_000002cdd35d2728;
L_000002cdd361f130 .part L_000002cdd361ec30, 15, 1;
LS_000002cdd361f1d0_0_0 .concat [ 1 1 1 1], L_000002cdd361f130, L_000002cdd361f130, L_000002cdd361f130, L_000002cdd361f130;
LS_000002cdd361f1d0_0_4 .concat [ 1 1 1 1], L_000002cdd361f130, L_000002cdd361f130, L_000002cdd361f130, L_000002cdd361f130;
LS_000002cdd361f1d0_0_8 .concat [ 1 1 1 1], L_000002cdd361f130, L_000002cdd361f130, L_000002cdd361f130, L_000002cdd361f130;
LS_000002cdd361f1d0_0_12 .concat [ 1 1 1 1], L_000002cdd361f130, L_000002cdd361f130, L_000002cdd361f130, L_000002cdd361f130;
L_000002cdd361f1d0 .concat [ 4 4 4 4], LS_000002cdd361f1d0_0_0, LS_000002cdd361f1d0_0_4, LS_000002cdd361f1d0_0_8, LS_000002cdd361f1d0_0_12;
L_000002cdd361f310 .concat [ 16 16 0 0], L_000002cdd361ec30, L_000002cdd361f1d0;
L_000002cdd361f3b0 .functor MUXZ 32, L_000002cdd361f310, L_000002cdd361f090, L_000002cdd359b6d0, C4<>;
L_000002cdd361f4f0 .concat [ 6 26 0 0], L_000002cdd3598930, L_000002cdd35d2770;
L_000002cdd361f6d0 .cmp/eq 32, L_000002cdd361f4f0, L_000002cdd35d27b8;
L_000002cdd359c480 .cmp/eq 6, L_000002cdd361f950, L_000002cdd35d2800;
L_000002cdd359cb60 .cmp/eq 6, L_000002cdd361f950, L_000002cdd35d2848;
L_000002cdd359c8e0 .cmp/eq 6, L_000002cdd3598930, L_000002cdd35d2890;
L_000002cdd359ce80 .functor MUXZ 32, L_000002cdd361f3b0, L_000002cdd35d28d8, L_000002cdd359c8e0, C4<>;
L_000002cdd359c980 .functor MUXZ 32, L_000002cdd359ce80, L_000002cdd361e870, L_000002cdd359b580, C4<>;
L_000002cdd359d420 .concat [ 6 26 0 0], L_000002cdd3598930, L_000002cdd35d2920;
L_000002cdd359d6a0 .cmp/eq 32, L_000002cdd359d420, L_000002cdd35d2968;
L_000002cdd359cde0 .cmp/eq 6, L_000002cdd361f950, L_000002cdd35d29b0;
L_000002cdd359bd00 .cmp/eq 6, L_000002cdd361f950, L_000002cdd35d29f8;
L_000002cdd359d240 .cmp/eq 6, L_000002cdd3598930, L_000002cdd35d2a40;
L_000002cdd359ca20 .functor MUXZ 32, L_000002cdd359b0b0, v000002cdd3593120_0, L_000002cdd359d240, C4<>;
L_000002cdd359c7a0 .functor MUXZ 32, L_000002cdd359ca20, L_000002cdd359ac50, L_000002cdd359ada0, C4<>;
S_000002cdd355a630 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000002cdd355a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002cdd3558280 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002cdd359b270 .functor NOT 1, v000002cdd3562a10_0, C4<0>, C4<0>, C4<0>;
v000002cdd35619d0_0 .net *"_ivl_0", 0 0, L_000002cdd359b270;  1 drivers
v000002cdd3562fb0_0 .net "in1", 31 0, L_000002cdd359ac50;  alias, 1 drivers
v000002cdd3562ab0_0 .net "in2", 31 0, L_000002cdd359c980;  alias, 1 drivers
v000002cdd3563050_0 .net "out", 31 0, L_000002cdd359be40;  alias, 1 drivers
v000002cdd35620b0_0 .net "s", 0 0, v000002cdd3562a10_0;  alias, 1 drivers
L_000002cdd359be40 .functor MUXZ 32, L_000002cdd359c980, L_000002cdd359ac50, L_000002cdd359b270, C4<>;
S_000002cdd3570e90 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000002cdd355a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002cdd35d0090 .param/l "RType" 0 4 2, C4<000000>;
P_000002cdd35d00c8 .param/l "add" 0 4 5, C4<100000>;
P_000002cdd35d0100 .param/l "addi" 0 4 8, C4<001000>;
P_000002cdd35d0138 .param/l "addu" 0 4 5, C4<100001>;
P_000002cdd35d0170 .param/l "and_" 0 4 5, C4<100100>;
P_000002cdd35d01a8 .param/l "andi" 0 4 8, C4<001100>;
P_000002cdd35d01e0 .param/l "beq" 0 4 10, C4<000100>;
P_000002cdd35d0218 .param/l "bne" 0 4 10, C4<000101>;
P_000002cdd35d0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002cdd35d0288 .param/l "j" 0 4 12, C4<000010>;
P_000002cdd35d02c0 .param/l "jal" 0 4 12, C4<000011>;
P_000002cdd35d02f8 .param/l "jr" 0 4 6, C4<001000>;
P_000002cdd35d0330 .param/l "lw" 0 4 8, C4<100011>;
P_000002cdd35d0368 .param/l "nor_" 0 4 5, C4<100111>;
P_000002cdd35d03a0 .param/l "or_" 0 4 5, C4<100101>;
P_000002cdd35d03d8 .param/l "ori" 0 4 8, C4<001101>;
P_000002cdd35d0410 .param/l "sgt" 0 4 6, C4<101011>;
P_000002cdd35d0448 .param/l "sll" 0 4 6, C4<000000>;
P_000002cdd35d0480 .param/l "slt" 0 4 5, C4<101010>;
P_000002cdd35d04b8 .param/l "slti" 0 4 8, C4<101010>;
P_000002cdd35d04f0 .param/l "srl" 0 4 6, C4<000010>;
P_000002cdd35d0528 .param/l "sub" 0 4 5, C4<100010>;
P_000002cdd35d0560 .param/l "subu" 0 4 5, C4<100011>;
P_000002cdd35d0598 .param/l "sw" 0 4 8, C4<101011>;
P_000002cdd35d05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002cdd35d0608 .param/l "xori" 0 4 8, C4<001110>;
v000002cdd3561b10_0 .var "ALUOp", 3 0;
v000002cdd3562a10_0 .var "ALUSrc", 0 0;
v000002cdd3563410_0 .var "MemReadEn", 0 0;
v000002cdd3562790_0 .var "MemWriteEn", 0 0;
v000002cdd3561d90_0 .var "MemtoReg", 0 0;
v000002cdd3561c50_0 .var "RegDst", 0 0;
v000002cdd3561e30_0 .var "RegWriteEn", 0 0;
v000002cdd3562150_0 .net "funct", 5 0, L_000002cdd361f950;  alias, 1 drivers
v000002cdd35626f0_0 .var "hlt", 0 0;
v000002cdd35630f0_0 .net "opcode", 5 0, L_000002cdd3598930;  alias, 1 drivers
v000002cdd35623d0_0 .net "rst", 0 0, v000002cdd3598cf0_0;  alias, 1 drivers
E_000002cdd3558740 .event anyedge, v000002cdd35623d0_0, v000002cdd35630f0_0, v000002cdd3562150_0;
S_000002cdd3502d00 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000002cdd355a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002cdd3558b80 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002cdd359b5f0 .functor BUFZ 32, L_000002cdd361e370, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002cdd3563190_0 .net "Data_Out", 31 0, L_000002cdd359b5f0;  alias, 1 drivers
v000002cdd3563230 .array "InstMem", 0 1023, 31 0;
v000002cdd3562510_0 .net *"_ivl_0", 31 0, L_000002cdd361e370;  1 drivers
v000002cdd35625b0_0 .net *"_ivl_3", 9 0, L_000002cdd361e410;  1 drivers
v000002cdd35632d0_0 .net *"_ivl_4", 11 0, L_000002cdd361ef50;  1 drivers
L_000002cdd35d2530 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002cdd35617f0_0 .net *"_ivl_7", 1 0, L_000002cdd35d2530;  1 drivers
v000002cdd3563370_0 .net "addr", 31 0, v000002cdd3593120_0;  alias, 1 drivers
v000002cdd35634b0_0 .var/i "i", 31 0;
L_000002cdd361e370 .array/port v000002cdd3563230, L_000002cdd361ef50;
L_000002cdd361e410 .part v000002cdd3593120_0, 0, 10;
L_000002cdd361ef50 .concat [ 10 2 0 0], L_000002cdd361e410, L_000002cdd35d2530;
S_000002cdd3502e90 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000002cdd355a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002cdd359b0b0 .functor BUFZ 32, L_000002cdd361e690, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002cdd359ac50 .functor BUFZ 32, L_000002cdd361e7d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002cdd3562650_0 .net *"_ivl_0", 31 0, L_000002cdd361e690;  1 drivers
v000002cdd3543810_0 .net *"_ivl_10", 6 0, L_000002cdd361f450;  1 drivers
L_000002cdd35d2608 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002cdd35440d0_0 .net *"_ivl_13", 1 0, L_000002cdd35d2608;  1 drivers
v000002cdd3593c60_0 .net *"_ivl_2", 6 0, L_000002cdd361ea50;  1 drivers
L_000002cdd35d25c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002cdd3593d00_0 .net *"_ivl_5", 1 0, L_000002cdd35d25c0;  1 drivers
v000002cdd3592360_0 .net *"_ivl_8", 31 0, L_000002cdd361e7d0;  1 drivers
v000002cdd35938a0_0 .net "clk", 0 0, L_000002cdd359b040;  alias, 1 drivers
v000002cdd3592f40_0 .var/i "i", 31 0;
v000002cdd3592ae0_0 .net "readData1", 31 0, L_000002cdd359b0b0;  alias, 1 drivers
v000002cdd3592d60_0 .net "readData2", 31 0, L_000002cdd359ac50;  alias, 1 drivers
v000002cdd35924a0_0 .net "readRegister1", 4 0, L_000002cdd3599bf0;  alias, 1 drivers
v000002cdd35934e0_0 .net "readRegister2", 4 0, L_000002cdd361f770;  alias, 1 drivers
v000002cdd3593300 .array "registers", 31 0, 31 0;
v000002cdd3593bc0_0 .net "rst", 0 0, v000002cdd3598cf0_0;  alias, 1 drivers
v000002cdd3593800_0 .net "we", 0 0, v000002cdd3561e30_0;  alias, 1 drivers
v000002cdd35933a0_0 .net "writeData", 31 0, L_000002cdd359cf20;  alias, 1 drivers
v000002cdd3592540_0 .net "writeRegister", 4 0, L_000002cdd361e4b0;  alias, 1 drivers
E_000002cdd3558780/0 .event negedge, v000002cdd35623d0_0;
E_000002cdd3558780/1 .event posedge, v000002cdd35938a0_0;
E_000002cdd3558780 .event/or E_000002cdd3558780/0, E_000002cdd3558780/1;
L_000002cdd361e690 .array/port v000002cdd3593300, L_000002cdd361ea50;
L_000002cdd361ea50 .concat [ 5 2 0 0], L_000002cdd3599bf0, L_000002cdd35d25c0;
L_000002cdd361e7d0 .array/port v000002cdd3593300, L_000002cdd361f450;
L_000002cdd361f450 .concat [ 5 2 0 0], L_000002cdd361f770, L_000002cdd35d2608;
S_000002cdd34b29c0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002cdd3502e90;
 .timescale 0 0;
v000002cdd3561890_0 .var/i "i", 31 0;
S_000002cdd34b2b50 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000002cdd355a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002cdd35587c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002cdd359b660 .functor NOT 1, v000002cdd3561c50_0, C4<0>, C4<0>, C4<0>;
v000002cdd35925e0_0 .net *"_ivl_0", 0 0, L_000002cdd359b660;  1 drivers
v000002cdd3592fe0_0 .net "in1", 4 0, L_000002cdd361f770;  alias, 1 drivers
v000002cdd3593da0_0 .net "in2", 4 0, L_000002cdd3599ab0;  alias, 1 drivers
v000002cdd3593e40_0 .net "out", 4 0, L_000002cdd361e4b0;  alias, 1 drivers
v000002cdd3593760_0 .net "s", 0 0, v000002cdd3561c50_0;  alias, 1 drivers
L_000002cdd361e4b0 .functor MUXZ 5, L_000002cdd3599ab0, L_000002cdd361f770, L_000002cdd359b660, C4<>;
S_000002cdd35013b0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000002cdd355a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002cdd35594c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002cdd359b2e0 .functor NOT 1, v000002cdd3561d90_0, C4<0>, C4<0>, C4<0>;
v000002cdd3591fa0_0 .net *"_ivl_0", 0 0, L_000002cdd359b2e0;  1 drivers
v000002cdd3592680_0 .net "in1", 31 0, v000002cdd3592180_0;  alias, 1 drivers
v000002cdd3593940_0 .net "in2", 31 0, v000002cdd3592ea0_0;  alias, 1 drivers
v000002cdd3592a40_0 .net "out", 31 0, L_000002cdd359cf20;  alias, 1 drivers
v000002cdd35939e0_0 .net "s", 0 0, v000002cdd3561d90_0;  alias, 1 drivers
L_000002cdd359cf20 .functor MUXZ 32, v000002cdd3592ea0_0, v000002cdd3592180_0, L_000002cdd359b2e0, C4<>;
S_000002cdd3501540 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000002cdd355a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002cdd34eb160 .param/l "ADD" 0 9 12, C4<0000>;
P_000002cdd34eb198 .param/l "AND" 0 9 12, C4<0010>;
P_000002cdd34eb1d0 .param/l "NOR" 0 9 12, C4<0101>;
P_000002cdd34eb208 .param/l "OR" 0 9 12, C4<0011>;
P_000002cdd34eb240 .param/l "SGT" 0 9 12, C4<0111>;
P_000002cdd34eb278 .param/l "SLL" 0 9 12, C4<1000>;
P_000002cdd34eb2b0 .param/l "SLT" 0 9 12, C4<0110>;
P_000002cdd34eb2e8 .param/l "SRL" 0 9 12, C4<1001>;
P_000002cdd34eb320 .param/l "SUB" 0 9 12, C4<0001>;
P_000002cdd34eb358 .param/l "XOR" 0 9 12, C4<0100>;
P_000002cdd34eb390 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002cdd34eb3c8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002cdd35d2a88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cdd3593620_0 .net/2u *"_ivl_0", 31 0, L_000002cdd35d2a88;  1 drivers
v000002cdd3592040_0 .net "opSel", 3 0, v000002cdd3561b10_0;  alias, 1 drivers
v000002cdd3593580_0 .net "operand1", 31 0, L_000002cdd359c7a0;  alias, 1 drivers
v000002cdd35920e0_0 .net "operand2", 31 0, L_000002cdd359be40;  alias, 1 drivers
v000002cdd3592180_0 .var "result", 31 0;
v000002cdd3592720_0 .net "zero", 0 0, L_000002cdd359c200;  alias, 1 drivers
E_000002cdd3559140 .event anyedge, v000002cdd3561b10_0, v000002cdd3593580_0, v000002cdd3563050_0;
L_000002cdd359c200 .cmp/eq 32, v000002cdd3592180_0, L_000002cdd35d2a88;
S_000002cdd34eb410 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000002cdd355a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002cdd35d1660 .param/l "RType" 0 4 2, C4<000000>;
P_000002cdd35d1698 .param/l "add" 0 4 5, C4<100000>;
P_000002cdd35d16d0 .param/l "addi" 0 4 8, C4<001000>;
P_000002cdd35d1708 .param/l "addu" 0 4 5, C4<100001>;
P_000002cdd35d1740 .param/l "and_" 0 4 5, C4<100100>;
P_000002cdd35d1778 .param/l "andi" 0 4 8, C4<001100>;
P_000002cdd35d17b0 .param/l "beq" 0 4 10, C4<000100>;
P_000002cdd35d17e8 .param/l "bne" 0 4 10, C4<000101>;
P_000002cdd35d1820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002cdd35d1858 .param/l "j" 0 4 12, C4<000010>;
P_000002cdd35d1890 .param/l "jal" 0 4 12, C4<000011>;
P_000002cdd35d18c8 .param/l "jr" 0 4 6, C4<001000>;
P_000002cdd35d1900 .param/l "lw" 0 4 8, C4<100011>;
P_000002cdd35d1938 .param/l "nor_" 0 4 5, C4<100111>;
P_000002cdd35d1970 .param/l "or_" 0 4 5, C4<100101>;
P_000002cdd35d19a8 .param/l "ori" 0 4 8, C4<001101>;
P_000002cdd35d19e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002cdd35d1a18 .param/l "sll" 0 4 6, C4<000000>;
P_000002cdd35d1a50 .param/l "slt" 0 4 5, C4<101010>;
P_000002cdd35d1a88 .param/l "slti" 0 4 8, C4<101010>;
P_000002cdd35d1ac0 .param/l "srl" 0 4 6, C4<000010>;
P_000002cdd35d1af8 .param/l "sub" 0 4 5, C4<100010>;
P_000002cdd35d1b30 .param/l "subu" 0 4 5, C4<100011>;
P_000002cdd35d1b68 .param/l "sw" 0 4 8, C4<101011>;
P_000002cdd35d1ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002cdd35d1bd8 .param/l "xori" 0 4 8, C4<001110>;
v000002cdd3593a80_0 .var "PCsrc", 0 0;
v000002cdd3592400_0 .net "funct", 5 0, L_000002cdd361f950;  alias, 1 drivers
v000002cdd3593440_0 .net "opcode", 5 0, L_000002cdd3598930;  alias, 1 drivers
v000002cdd3593260_0 .net "operand1", 31 0, L_000002cdd359b0b0;  alias, 1 drivers
v000002cdd3592cc0_0 .net "operand2", 31 0, L_000002cdd359be40;  alias, 1 drivers
v000002cdd35927c0_0 .net "rst", 0 0, v000002cdd3598cf0_0;  alias, 1 drivers
E_000002cdd3558d40/0 .event anyedge, v000002cdd35623d0_0, v000002cdd35630f0_0, v000002cdd3592ae0_0, v000002cdd3563050_0;
E_000002cdd3558d40/1 .event anyedge, v000002cdd3562150_0;
E_000002cdd3558d40 .event/or E_000002cdd3558d40/0, E_000002cdd3558d40/1;
S_000002cdd35d1c20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000002cdd355a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002cdd3592c20 .array "DataMem", 0 1023, 31 0;
v000002cdd3592e00_0 .net "address", 31 0, v000002cdd3592180_0;  alias, 1 drivers
v000002cdd35929a0_0 .net "clock", 0 0, L_000002cdd359a860;  1 drivers
v000002cdd3592b80_0 .net "data", 31 0, L_000002cdd359ac50;  alias, 1 drivers
v000002cdd3593b20_0 .var/i "i", 31 0;
v000002cdd3592ea0_0 .var "q", 31 0;
v000002cdd3593080_0 .net "rden", 0 0, v000002cdd3563410_0;  alias, 1 drivers
v000002cdd3592220_0 .net "wren", 0 0, v000002cdd3562790_0;  alias, 1 drivers
E_000002cdd35591c0 .event posedge, v000002cdd35929a0_0;
S_000002cdd35d1db0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000002cdd355a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002cdd3559240 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002cdd3592860_0 .net "PCin", 31 0, L_000002cdd361e2d0;  alias, 1 drivers
v000002cdd3593120_0 .var "PCout", 31 0;
v000002cdd35931c0_0 .net "clk", 0 0, L_000002cdd359b040;  alias, 1 drivers
v000002cdd35922c0_0 .net "rst", 0 0, v000002cdd3598cf0_0;  alias, 1 drivers
    .scope S_000002cdd34eb410;
T_0 ;
    %wait E_000002cdd3558d40;
    %load/vec4 v000002cdd35927c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cdd3593a80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002cdd3593440_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002cdd3593260_0;
    %load/vec4 v000002cdd3592cc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002cdd3593440_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002cdd3593260_0;
    %load/vec4 v000002cdd3592cc0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002cdd3593440_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002cdd3593440_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002cdd3593440_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002cdd3592400_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002cdd3593a80_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002cdd35d1db0;
T_1 ;
    %wait E_000002cdd3558780;
    %load/vec4 v000002cdd35922c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002cdd3593120_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002cdd3592860_0;
    %assign/vec4 v000002cdd3593120_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002cdd3502d00;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cdd35634b0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002cdd35634b0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002cdd35634b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cdd3563230, 0, 4;
    %load/vec4 v000002cdd35634b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002cdd35634b0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cdd3563230, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cdd3563230, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cdd3563230, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cdd3563230, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cdd3563230, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cdd3563230, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cdd3563230, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cdd3563230, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cdd3563230, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cdd3563230, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cdd3563230, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cdd3563230, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cdd3563230, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cdd3563230, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cdd3563230, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cdd3563230, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cdd3563230, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002cdd3570e90;
T_3 ;
    %wait E_000002cdd3558740;
    %load/vec4 v000002cdd35623d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002cdd35626f0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002cdd3561b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002cdd3562a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002cdd3561e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002cdd3562790_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002cdd3561d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002cdd3563410_0, 0;
    %assign/vec4 v000002cdd3561c50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002cdd35626f0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002cdd3561b10_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002cdd3562a10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002cdd3561e30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002cdd3562790_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002cdd3561d90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002cdd3563410_0, 0, 1;
    %store/vec4 v000002cdd3561c50_0, 0, 1;
    %load/vec4 v000002cdd35630f0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cdd35626f0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cdd3561c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cdd3561e30_0, 0;
    %load/vec4 v000002cdd3562150_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002cdd3561b10_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002cdd3561b10_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002cdd3561b10_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002cdd3561b10_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002cdd3561b10_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002cdd3561b10_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002cdd3561b10_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002cdd3561b10_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002cdd3561b10_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002cdd3561b10_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cdd3562a10_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002cdd3561b10_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cdd3562a10_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002cdd3561b10_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002cdd3561b10_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cdd3561e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cdd3561c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cdd3562a10_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cdd3561e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cdd3561c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cdd3562a10_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002cdd3561b10_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cdd3561e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cdd3562a10_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002cdd3561b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cdd3561e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cdd3562a10_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002cdd3561b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cdd3561e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cdd3562a10_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002cdd3561b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cdd3561e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cdd3562a10_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cdd3563410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cdd3561e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cdd3562a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cdd3561d90_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cdd3562790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cdd3562a10_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002cdd3561b10_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002cdd3561b10_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002cdd3502e90;
T_4 ;
    %wait E_000002cdd3558780;
    %fork t_1, S_000002cdd34b29c0;
    %jmp t_0;
    .scope S_000002cdd34b29c0;
t_1 ;
    %load/vec4 v000002cdd3593bc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cdd3561890_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002cdd3561890_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002cdd3561890_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cdd3593300, 0, 4;
    %load/vec4 v000002cdd3561890_0;
    %addi 1, 0, 32;
    %store/vec4 v000002cdd3561890_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002cdd3593800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002cdd35933a0_0;
    %load/vec4 v000002cdd3592540_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cdd3593300, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cdd3593300, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002cdd3502e90;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002cdd3502e90;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cdd3592f40_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002cdd3592f40_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002cdd3592f40_0;
    %ix/getv/s 4, v000002cdd3592f40_0;
    %load/vec4a v000002cdd3593300, 4;
    %ix/getv/s 4, v000002cdd3592f40_0;
    %load/vec4a v000002cdd3593300, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002cdd3592f40_0;
    %addi 1, 0, 32;
    %store/vec4 v000002cdd3592f40_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002cdd3501540;
T_6 ;
    %wait E_000002cdd3559140;
    %load/vec4 v000002cdd3592040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002cdd3592180_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002cdd3593580_0;
    %load/vec4 v000002cdd35920e0_0;
    %add;
    %assign/vec4 v000002cdd3592180_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002cdd3593580_0;
    %load/vec4 v000002cdd35920e0_0;
    %sub;
    %assign/vec4 v000002cdd3592180_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002cdd3593580_0;
    %load/vec4 v000002cdd35920e0_0;
    %and;
    %assign/vec4 v000002cdd3592180_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002cdd3593580_0;
    %load/vec4 v000002cdd35920e0_0;
    %or;
    %assign/vec4 v000002cdd3592180_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002cdd3593580_0;
    %load/vec4 v000002cdd35920e0_0;
    %xor;
    %assign/vec4 v000002cdd3592180_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002cdd3593580_0;
    %load/vec4 v000002cdd35920e0_0;
    %or;
    %inv;
    %assign/vec4 v000002cdd3592180_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002cdd3593580_0;
    %load/vec4 v000002cdd35920e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002cdd3592180_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002cdd35920e0_0;
    %load/vec4 v000002cdd3593580_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002cdd3592180_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002cdd3593580_0;
    %ix/getv 4, v000002cdd35920e0_0;
    %shiftl 4;
    %assign/vec4 v000002cdd3592180_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002cdd3593580_0;
    %ix/getv 4, v000002cdd35920e0_0;
    %shiftr 4;
    %assign/vec4 v000002cdd3592180_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002cdd35d1c20;
T_7 ;
    %wait E_000002cdd35591c0;
    %load/vec4 v000002cdd3593080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002cdd3592e00_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002cdd3592c20, 4;
    %assign/vec4 v000002cdd3592ea0_0, 0;
T_7.0 ;
    %load/vec4 v000002cdd3592220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002cdd3592b80_0;
    %ix/getv 3, v000002cdd3592e00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cdd3592c20, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002cdd35d1c20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cdd3593b20_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002cdd3593b20_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002cdd3593b20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cdd3592c20, 0, 4;
    %load/vec4 v000002cdd3593b20_0;
    %addi 1, 0, 32;
    %store/vec4 v000002cdd3593b20_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000002cdd35d1c20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cdd3593b20_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002cdd3593b20_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002cdd3593b20_0;
    %load/vec4a v000002cdd3592c20, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002cdd3593b20_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002cdd3593b20_0;
    %addi 1, 0, 32;
    %store/vec4 v000002cdd3593b20_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002cdd355a4a0;
T_10 ;
    %wait E_000002cdd3558780;
    %load/vec4 v000002cdd35989d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cdd3598110_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002cdd3598110_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002cdd3598110_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002cdd355a180;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cdd35987f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cdd3598cf0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002cdd355a180;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002cdd35987f0_0;
    %inv;
    %assign/vec4 v000002cdd35987f0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002cdd355a180;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cdd3598cf0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cdd3598cf0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000002cdd35993d0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
