Reading OpenROAD database at '/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/31-openroad-repairdesignpostgpl/picorv32.odb'…
Reading library file at '/home/astha/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL          277034.1 u
legalized HPWL         282884.4 u
delta HPWL                    2 %

[INFO DPL-0020] Mirrored 2845 instances
[INFO DPL-0021] HPWL before          282884.4 u
[INFO DPL-0022] HPWL after           277034.1 u
[INFO DPL-0023] HPWL delta               -2.1 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               308    1156.11
  Tap cell                               2496    3123.00
  Buffer                                   40     150.14
  Timing Repair Buffer                   1002    6802.77
  Inverter                                 56     210.20
  Sequential cell                        1597   32142.08
  Multi-Input combinational cell         5013   52036.16
  Total                                 10512   95620.46
Writing OpenROAD database to '/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/33-openroad-detailedplacement/picorv32.odb'…
Writing netlist to '/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/33-openroad-detailedplacement/picorv32.nl.v'…
Writing powered netlist to '/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/33-openroad-detailedplacement/picorv32.pnl.v'…
Writing layout to '/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/33-openroad-detailedplacement/picorv32.def'…
Writing timing constraints to '/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-27_08-49-29/33-openroad-detailedplacement/picorv32.sdc'…
