#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Oct 20 14:33:38 2025
# Process ID: 44701
# Current directory: /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache
# Command line: vivado project_design_riscv_cache.xpr
# Log file: /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/vivado.log
# Journal file: /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/vivado.jou
# Running On: sogang-500TGA-500SGA, OS: Linux, CPU Frequency: 941.121 MHz, CPU Physical cores: 10, Host memory: 16429 MB
#-----------------------------------------------------------
start_gui
open_project project_design_riscv_cache.xpr
WARNING: [Board 49-91] Board repository path '/tools/Xilinx/Vivado/2021.2/data/boards/board_files/zedboard' does not exist, it will not be used to search board files.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-91] Board repository path '/tools/Xilinx/Vivado/2021.2/data/boards/board_files/zedboard' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/confmc/2020.06/hwlib/trx_axi/gen_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [HDL 9-3756] overwriting previous definition of module 'keypad_interface' [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/imports/verilog/keypad_interface.v:9]
WARNING: [HDL 9-3756] overwriting previous definition of module 'keypad_interface' [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/imports/verilog/keypad_interface.v:9]
update_compile_order -fileset sources_1
WARNING: [HDL 9-3756] overwriting previous definition of module 'keypad_interface' [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/imports/verilog/keypad_interface.v:9]
WARNING: [HDL 9-3756] overwriting previous definition of module 'keypad_interface' [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/imports/verilog/keypad_interface.v:9]
close_project
open_project /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/confmc/2020.06/hwlib/trx_axi/gen_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [HDL 9-3756] overwriting previous definition of module 'keypad_interface' [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/imports/verilog/keypad_interface.v:9]
update_compile_order -fileset sources_1
WARNING: [HDL 9-3756] overwriting previous definition of module 'keypad_interface' [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/imports/verilog/keypad_interface.v:9]
set_property source_mgmt_mode All [current_project]
set_property source_mgmt_mode All [current_project]
WARNING: [HDL 9-3756] overwriting previous definition of module 'keypad_interface' [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/imports/verilog/keypad_interface.v:9]
WARNING: [HDL 9-3756] overwriting previous definition of module 'keypad_interface' [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/imports/verilog/keypad_interface.v:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "non-printable character with the hex value '0xe3'". [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/imports/verilog/riscv_cache_soc.v:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "non-printable character with the hex value '0xe3'". [/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/imports/verilog/riscv_cache_soc.v:78]
update_module_reference design_riscv_cache_riscv_cache_soc_0_0
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name riscv_cache_soc Try changing the compile order from manual to automatic. 
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_bd_design {/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/bd/design_riscv_cache/design_riscv_cache.bd}
Reading block design file </home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/bd/design_riscv_cache/design_riscv_cache.bd>...
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding component instance block -- future-ds.com:user:bfm_axi_if:1.1 - bfm_axi_if_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:module_ref:rstmgra:1.0 - rstmgra_0
Adding component instance block -- xilinx.com:module_ref:riscv_cache_soc:1.0 - riscv_cache_soc_0
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/riscv_cache_soc_0'.
Given inputs for module-source, Top-module name : riscv_cache_soc, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Successfully read diagram <design_riscv_cache> from block design file </home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/bd/design_riscv_cache/design_riscv_cache.bd>
update_module_reference design_riscv_cache_riscv_cache_soc_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_confmc' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_confmc' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_mem' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_mem' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'cpu_resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'cpu_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi_confmc'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi_confmc'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'ASSOCIATED_RESET' with value 'axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'RUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'WUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'ARUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'AWUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'HAS_BURST' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'HAS_CACHE' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'HAS_LOCK' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'HAS_PROT' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'HAS_QOS' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'HAS_REGION' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'HAS_wstrb' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'HAS_bresp' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'HAS_rresp' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axi_mem'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'ASSOCIATED_RESET' with value 'axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'RUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'WUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'ARUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'AWUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'HAS_BURST' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'HAS_CACHE' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'HAS_LOCK' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'HAS_PROT' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'HAS_QOS' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'HAS_REGION' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'HAS_wstrb' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'HAS_bresp' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'HAS_rresp' with value '1'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.AXI_WIDTH_CID')) + spirit:decode(id('MODELPARAM_VALUE.AXI_WIDTH_ID')))" into user parameter "AXI_WIDTH_SID".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.AXI_WIDTH_DATA')) / 8)" into user parameter "AXI_WIDTH_STRB".
WARNING: [IP_Flow 19-3238] Range of address space is set to a full 4G (Address Block 'reg0' of Memory Map 's_axi_confmc').  Consider reducing this by setting the range of the address block to a lower number, or alternatively reduce the number of bits on the address line in your HDL's top level file interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/confmc/2020.06/hwlib/trx_axi/gen_ip'.
Upgrading '/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/bd/design_riscv_cache/design_riscv_cache.bd'
INFO: [IP_Flow 19-3420] Updated design_riscv_cache_riscv_cache_soc_0_0 to use current project options
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'keypad_interrupt'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_riscv_cache_riscv_cache_soc_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'key_code'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'key_pressed'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'key_state'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'keypad_col'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'keypad_interrupt'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'keypad_row'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_riscv_cache_riscv_cache_soc_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_riscv_cache_riscv_cache_soc_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : </home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/bd/design_riscv_cache/design_riscv_cache.bd> 
Wrote  : </home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/bd/design_riscv_cache/ui/bd_6ec40cb1.ui> 
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 20 17:39:09 2025...
