INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/sources_1/new/i2s_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2s_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/sources_1/new/i2s_controller_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2s_controller_testbench
