module BCD2SEG (D ,C ,B ,A , S0, S1, S2, S3, S4, S5, S6);
       input D ,C ,B ,A;
       output S0, S1, S2, S3, S4, S5, S6;
       assign S0 = (A | C |(B & D) | (~B & ~D)) & P;
       assign S1 = (~B | (~C & ~D) | (C & D)) & P;
       assign S2 = (B | ~C | D) & P;
       assign S3 = ((~B & ~D) | (C & ~D) | (B & ~C & D) | (~B & C) | A) & P;
       assign S4 = ((~B & ~D) | (C & ~D)) & P;
       assign S5 = (A | (~C & ~D) | (B & ~C) | (B & ~D)) & P;
       assign S6 = (A | (B & ~C) | (~B & C) | (C & ~D)) & P;
endmodule