

================================================================
== Vitis HLS Report for 'radix_sort_unified_bucket_pingpong_29_1_Pipeline_output_bucket'
================================================================
* Date:           Sat Apr 22 15:34:12 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.496 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   156252|   156252|  1.563 ms|  1.563 ms|  156252|  156252|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- output_bucket  |   156250|   156250|         2|          1|          1|  156250|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.05>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 5 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.38ns)   --->   "%store_ln0 = store i18 0, i18 %k"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc79"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%k_42 = load i18 %k" [sort_seperate_bucket/radix_sort.c:105]   --->   Operation 8 'load' 'k_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.69ns)   --->   "%icmp_ln105 = icmp_eq  i18 %k_42, i18 156250" [sort_seperate_bucket/radix_sort.c:105]   --->   Operation 10 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 156250, i64 156250, i64 156250"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.79ns)   --->   "%add_ln105 = add i18 %k_42, i18 1" [sort_seperate_bucket/radix_sort.c:105]   --->   Operation 12 'add' 'add_ln105' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %icmp_ln105, void %for.inc79.split, void %for.end81.exitStub" [sort_seperate_bucket/radix_sort.c:105]   --->   Operation 13 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i18 %k_42" [sort_seperate_bucket/radix_sort.c:106]   --->   Operation 14 'zext' 'zext_ln106' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.80ns)   --->   "%add_ln106 = add i19 %zext_ln106, i19 156250" [sort_seperate_bucket/radix_sort.c:106]   --->   Operation 15 'add' 'add_ln106' <Predicate = (!icmp_ln105)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln106_42 = zext i19 %add_ln106" [sort_seperate_bucket/radix_sort.c:106]   --->   Operation 16 'zext' 'zext_ln106_42' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bucket_addr = getelementptr i32 %bucket, i64 0, i64 %zext_ln106_42" [sort_seperate_bucket/radix_sort.c:106]   --->   Operation 17 'getelementptr' 'bucket_addr' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (1.24ns)   --->   "%bucket_load = load i19 %bucket_addr" [sort_seperate_bucket/radix_sort.c:106]   --->   Operation 18 'load' 'bucket_load' <Predicate = (!icmp_ln105)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312500> <RAM>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln105 = store i18 %add_ln105, i18 %k" [sort_seperate_bucket/radix_sort.c:105]   --->   Operation 19 'store' 'store_ln105' <Predicate = (!icmp_ln105)> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln105)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.49>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%k_cast = zext i18 %k_42" [sort_seperate_bucket/radix_sort.c:105]   --->   Operation 20 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_66" [sort_seperate_bucket/radix_sort.c:105]   --->   Operation 21 'specloopname' 'specloopname_ln105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (1.24ns)   --->   "%bucket_load = load i19 %bucket_addr" [sort_seperate_bucket/radix_sort.c:106]   --->   Operation 22 'load' 'bucket_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312500> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sorted_data_addr = getelementptr i32 %sorted_data, i64 0, i64 %k_cast" [sort_seperate_bucket/radix_sort.c:106]   --->   Operation 23 'getelementptr' 'sorted_data_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.24ns)   --->   "%store_ln106 = store i32 %bucket_load, i18 %sorted_data_addr" [sort_seperate_bucket/radix_sort.c:106]   --->   Operation 24 'store' 'store_ln106' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156250> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln105 = br void %for.inc79" [sort_seperate_bucket/radix_sort.c:105]   --->   Operation 25 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.05ns
The critical path consists of the following:
	'alloca' operation ('k') [3]  (0 ns)
	'load' operation ('k', sort_seperate_bucket/radix_sort.c:105) on local variable 'k' [7]  (0 ns)
	'add' operation ('add_ln106', sort_seperate_bucket/radix_sort.c:106) [16]  (0.803 ns)
	'getelementptr' operation ('bucket_addr', sort_seperate_bucket/radix_sort.c:106) [18]  (0 ns)
	'load' operation ('bucket_load', sort_seperate_bucket/radix_sort.c:106) on array 'bucket' [20]  (1.25 ns)

 <State 2>: 2.5ns
The critical path consists of the following:
	'load' operation ('bucket_load', sort_seperate_bucket/radix_sort.c:106) on array 'bucket' [20]  (1.25 ns)
	'store' operation ('store_ln106', sort_seperate_bucket/radix_sort.c:106) of variable 'bucket_load', sort_seperate_bucket/radix_sort.c:106 on array 'sorted_data' [22]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
