Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 73c2d5a88f984d9093e0ce30521acc63 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot problem1sim_behav xil_defaultlib.problem1sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FourInvert
Compiling module xil_defaultlib.TwoToOneMux
Compiling module xil_defaultlib.Four2To1Muxs
Compiling module xil_defaultlib.RCA_1B
Compiling module xil_defaultlib.RCA_4B
Compiling module xil_defaultlib.ERROR_CHK
Compiling module xil_defaultlib.Problem1RCA
Compiling module xil_defaultlib.problem1sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot problem1sim_behav
