[N
42
37
8 iInstExt
9
7 mux_4t1
5
6 dffg_n
7
20 butter_extender_nt32
31
10 ADDR_WIDTH
19
4 in10
21
4 in12
20
4 in13
22
4 in14
23
4 in15
26
8 mux2t1_n
4
1 N
40
5 mixed
33
12 dffg_n_reset
29
3 rtl
11
5 WIDTH
25
11 ones_comp_n
2
8 nbit_reg
36
9 structure
27
15 addsub_overflow
6
10 behavioral
8
13 generatebased
42
12 OUTPUT_TRACE
1
76 /home/shanen/CPRE 3810 Project 1/Proj_part_2/containers/sim_container_0/work
15
3 in2
13
3 in4
12
3 in5
14
3 in6
16
3 in7
18
3 in8
17
3 in9
35
15 riscv_processor
39
2 tb
30
10 DATA_WIDTH
32
13 carry_adder_n
10
8 mux_16t1
3
10 structural
28
3 mem
24
18 carry_adder_n_over
41
9 gCLK_HPER
34
11 RESET_VALUE
38
9 iInstAddr
]
[G
1
33
6
1
34
0
0
0
0
32 0
2
2
2
2
2
2
2
2
2
3
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
0
0
]
[G
1
32
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
10
6
1
11
1
0
32
0
0 0
0
0
]
[G
1
39
40
1
42
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
28
29
1
31
1
0
10
0
0 0
0
0
]
[G
1
24
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
9
6
1
4
1
0
32
0
0 0
0
0
]
[G
1
5
6
1
4
1
0
32
0
0 0
0
0
]
[G
1
7
8
1
4
1
0
32
0
0 0
0
0
]
[G
1
33
6
1
4
1
0
32
0
0 0
0
0
]
[G
1
39
40
1
41
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
39
40
1
4
1
0
32
0
0 0
0
0
]
[G
1
28
29
1
30
1
0
32
0
0 0
0
0
]
[G
1
26
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
35
36
1
4
1
0
32
0
0 0
0
0
]
[G
1
25
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
2
3
2
4
1
0
1
0
0 0
0
0
]
[G
1
2
3
3
4
1
0
4
0
0 0
0
0
]
[G
1
2
3
4
4
1
0
3
0
0 0
0
0
]
[G
1
2
3
5
4
1
0
5
0
0 0
0
0
]
[G
1
2
3
6
4
1
0
2
0
0 0
0
0
]
[G
1
27
3
1
4
1
0
32
0
0 0
0
0
]
[P
1
10
6
12
13
1
0
0
]
[P
1
10
6
14
15
1
0
0
]
[P
1
10
6
16
13
1
0
0
]
[P
1
10
6
17
18
1
0
0
]
[P
1
35
36
37
38
1
0
0
]
[P
1
10
6
19
13
1
0
0
]
[P
1
10
6
20
21
1
0
0
]
[P
1
10
6
22
21
1
0
0
]
[P
1
10
6
23
21
1
0
0
]
