\hypertarget{classadc_1_1arch}{}\doxysection{arch Architecture Reference}
\label{classadc_1_1arch}\index{arch@{arch}}
{\bfseries Architecture $>$$>$ }\mbox{\hyperlink{classadc_1_1arch}{arch}}\newline
\doxysubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classadc_1_1arch_a75dd5f12c451d5e7db1fe41452120e9e}{rotator}}{\bfseries  ( {\bfseries {\bfseries \mbox{\hyperlink{classadc_a50da91b765765ac486df1b41692e962f}{clk}}} \textcolor{vhdlchar}{ }} )}
\begin{DoxyCompactList}\small\item\em Her sættes startværdien, så ADC\textquotesingle{}en altid starter i midten. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classadc_1_1arch_a9d7a8a381439c61aea549e7a47ec7a6f}{adder}}  {\bfseries }  
\begin{DoxyCompactList}\small\item\em Her bliver adder submodulet defineret. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Types}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classadc_1_1arch_a160afa284d58f4f8edeccd18dc8c8852}{byte\+\_\+arr}} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\doxysubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classadc_1_1arch_a1bb3012cfa65657cca1aecb75df72649}{dataa\+\_\+arr}} {\bfseries {\bfseries \mbox{\hyperlink{classadc_1_1arch_a160afa284d58f4f8edeccd18dc8c8852}{byte\+\_\+arr}}} \textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classadc_1_1arch_a7fc7de6105536abb209682866d70c1d1}{rotate}} {\bfseries \textcolor{keywordtype}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 10000000 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classadc_1_1arch_a2f5d300cf3e758b6f45d76245f81784f}{sel\+\_\+sig}} {\bfseries \textcolor{keywordtype}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Input til sw multiplexer for at skrive adder outputs ud til R2\+R-\/ladder. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classadc_1_1arch_abf11c90ca4b9bbf9845cefbbd993c5fc}{result\+\_\+sig}} {\bfseries \textcolor{keywordtype}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Endelige spænding fundet, opdateres hver gang ADC har kørt en omgang. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classadc_1_1arch_a53096737def28ff8a5a6baf048f26f9c}{adder\+\_\+inst}}  {\bfseries adder}   
\begin{DoxyCompactList}\small\item\em Rotate data to be added/subtracted. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Member Function Documentation}
\mbox{\Hypertarget{classadc_1_1arch_a75dd5f12c451d5e7db1fe41452120e9e}\label{classadc_1_1arch_a75dd5f12c451d5e7db1fe41452120e9e}} 
\index{arch@{arch}!rotator@{rotator}}
\index{rotator@{rotator}!arch@{arch}}
\doxysubsubsection{\texorpdfstring{rotator()}{rotator()}}
{\footnotesize\ttfamily  {\bfseries \textcolor{vhdlchar}{ }} rotator(\begin{DoxyParamCaption}\item[{}]{{\bfseries {\bfseries \mbox{\hyperlink{classadc_a50da91b765765ac486df1b41692e962f}{clk}}} \textcolor{vhdlchar}{ }} {\em } }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [Process]}}



Her sættes startværdien, så ADC\textquotesingle{}en altid starter i midten. 



\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{classadc_1_1arch_a9d7a8a381439c61aea549e7a47ec7a6f}\label{classadc_1_1arch_a9d7a8a381439c61aea549e7a47ec7a6f}} 
\index{arch@{arch}!adder@{adder}}
\index{adder@{adder}!arch@{arch}}
\doxysubsubsection{\texorpdfstring{adder}{adder}}
{\footnotesize\ttfamily \mbox{\hyperlink{classadc_1_1arch_a9d7a8a381439c61aea549e7a47ec7a6f}{adder}} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}



Her bliver adder submodulet defineret. 

\mbox{\Hypertarget{classadc_1_1arch_a53096737def28ff8a5a6baf048f26f9c}\label{classadc_1_1arch_a53096737def28ff8a5a6baf048f26f9c}} 
\index{arch@{arch}!adder\_inst@{adder\_inst}}
\index{adder\_inst@{adder\_inst}!arch@{arch}}
\doxysubsubsection{\texorpdfstring{adder\_inst}{adder\_inst}}
{\footnotesize\ttfamily \mbox{\hyperlink{classadc_1_1arch_a53096737def28ff8a5a6baf048f26f9c}{adder\+\_\+inst}} {\bfseries \textcolor{vhdlchar}{adder}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}



Rotate data to be added/subtracted. 

Skriv output til næste ADC input \mbox{\Hypertarget{classadc_1_1arch_a160afa284d58f4f8edeccd18dc8c8852}\label{classadc_1_1arch_a160afa284d58f4f8edeccd18dc8c8852}} 
\index{arch@{arch}!byte\_arr@{byte\_arr}}
\index{byte\_arr@{byte\_arr}!arch@{arch}}
\doxysubsubsection{\texorpdfstring{byte\_arr}{byte\_arr}}
{\footnotesize\ttfamily \mbox{\hyperlink{classadc_1_1arch_a160afa284d58f4f8edeccd18dc8c8852}{byte\+\_\+arr}} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}

\mbox{\Hypertarget{classadc_1_1arch_a1bb3012cfa65657cca1aecb75df72649}\label{classadc_1_1arch_a1bb3012cfa65657cca1aecb75df72649}} 
\index{arch@{arch}!dataa\_arr@{dataa\_arr}}
\index{dataa\_arr@{dataa\_arr}!arch@{arch}}
\doxysubsubsection{\texorpdfstring{dataa\_arr}{dataa\_arr}}
{\footnotesize\ttfamily \mbox{\hyperlink{classadc_1_1arch_a1bb3012cfa65657cca1aecb75df72649}{dataa\+\_\+arr}} {\bfseries {\bfseries \mbox{\hyperlink{classadc_1_1arch_a160afa284d58f4f8edeccd18dc8c8852}{byte\+\_\+arr}}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\mbox{\Hypertarget{classadc_1_1arch_abf11c90ca4b9bbf9845cefbbd993c5fc}\label{classadc_1_1arch_abf11c90ca4b9bbf9845cefbbd993c5fc}} 
\index{arch@{arch}!result\_sig@{result\_sig}}
\index{result\_sig@{result\_sig}!arch@{arch}}
\doxysubsubsection{\texorpdfstring{result\_sig}{result\_sig}}
{\footnotesize\ttfamily \mbox{\hyperlink{classadc_1_1arch_abf11c90ca4b9bbf9845cefbbd993c5fc}{result\+\_\+sig}} {\bfseries \textcolor{keywordtype}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}



Endelige spænding fundet, opdateres hver gang ADC har kørt en omgang. 

\mbox{\Hypertarget{classadc_1_1arch_a7fc7de6105536abb209682866d70c1d1}\label{classadc_1_1arch_a7fc7de6105536abb209682866d70c1d1}} 
\index{arch@{arch}!rotate@{rotate}}
\index{rotate@{rotate}!arch@{arch}}
\doxysubsubsection{\texorpdfstring{rotate}{rotate}}
{\footnotesize\ttfamily \mbox{\hyperlink{classadc_1_1arch_a7fc7de6105536abb209682866d70c1d1}{rotate}} {\bfseries \textcolor{keywordtype}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 10000000 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\mbox{\Hypertarget{classadc_1_1arch_a2f5d300cf3e758b6f45d76245f81784f}\label{classadc_1_1arch_a2f5d300cf3e758b6f45d76245f81784f}} 
\index{arch@{arch}!sel\_sig@{sel\_sig}}
\index{sel\_sig@{sel\_sig}!arch@{arch}}
\doxysubsubsection{\texorpdfstring{sel\_sig}{sel\_sig}}
{\footnotesize\ttfamily \mbox{\hyperlink{classadc_1_1arch_a2f5d300cf3e758b6f45d76245f81784f}{sel\+\_\+sig}} {\bfseries \textcolor{keywordtype}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}



Input til sw multiplexer for at skrive adder outputs ud til R2\+R-\/ladder. 

Hver cyklus bliver denne roteret højre om. Den agerer både som den værdi der lægges til / trækkes fra, og de individuelle bits aktiverer de respektive adder submoduler 

The documentation for this design unit was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_a_d_c_8vhd}{ADC.\+vhd}}\end{DoxyCompactItemize}
