{"vcs1":{"timestamp_begin":1677613129.110970623, "rt":0.37, "ut":0.14, "st":0.11}}
{"vcselab":{"timestamp_begin":1677613129.545938629, "rt":0.42, "ut":0.24, "st":0.09}}
{"link":{"timestamp_begin":1677613130.012743715, "rt":0.20, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677613128.816651825}
{"VCS_COMP_START_TIME": 1677613128.816651825}
{"VCS_COMP_END_TIME": 1677613130.278879817}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338080}}
{"stitch_vcselab": {"peak_mem": 238956}}
