{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576847983791 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576847983791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 21:19:43 2019 " "Processing started: Fri Dec 20 21:19:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576847983791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1576847983791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Task1 -c Task1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Task1 -c Task1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1576847983792 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/18.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/18.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Design Software" 0 -1 1576847984486 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1576847986093 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1576847986093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parta.v 1 1 " "Found 1 design units, including 1 entities, in source file parta.v" { { "Info" "ISGN_ENTITY_NAME" "1 PartA " "Found entity 1: PartA" {  } { { "PartA.v" "" { Text "D:/XJEL2665_Quartus/Task_202/PartA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576848003139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1576848003139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "partb.v 1 1 " "Found 1 design units, including 1 entities, in source file partb.v" { { "Info" "ISGN_ENTITY_NAME" "1 PartB " "Found entity 1: PartB" {  } { { "PartB.v" "" { Text "D:/XJEL2665_Quartus/Task_202/PartB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576848003144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1576848003144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "partc.v 1 1 " "Found 1 design units, including 1 entities, in source file partc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PartC " "Found entity 1: PartC" {  } { { "PartC.v" "" { Text "D:/XJEL2665_Quartus/Task_202/PartC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576848003149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1576848003149 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PartC " "Elaborating entity \"PartC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1576848003217 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "3 1 PartC.v(8) " "Verilog HDL warning at PartC.v(8): actual bit length 3 differs from formal bit length 1" {  } { { "PartC.v" "" { Text "D:/XJEL2665_Quartus/Task_202/PartC.v" 8 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Design Software" 0 -1 1576848003217 "|PartC"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_n\[2..1\] 0 PartC.v(7) " "Net \"in_n\[2..1\]\" at PartC.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "PartC.v" "" { Text "D:/XJEL2665_Quartus/Task_202/PartC.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1576848003218 "|PartC"}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "A A PartC.v(8) " "Net \"A\" at PartC.v(8) is already driven by input port \"A\", and cannot be driven by another signal" {  } { { "PartC.v" "" { Text "D:/XJEL2665_Quartus/Task_202/PartC.v" 8 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Design Software" 0 -1 1576848003218 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "A PartC.v(2) " "\"A\" was declared at PartC.v(2)" {  } { { "PartC.v" "" { Text "D:/XJEL2665_Quartus/Task_202/PartC.v" 2 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Design Software" 0 -1 1576848003218 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "A B PartC.v(8) " "Net \"A\" at PartC.v(8) is already driven by input port \"B\", and cannot be driven by another signal" {  } { { "PartC.v" "" { Text "D:/XJEL2665_Quartus/Task_202/PartC.v" 8 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Design Software" 0 -1 1576848003218 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "B PartC.v(3) " "\"B\" was declared at PartC.v(3)" {  } { { "PartC.v" "" { Text "D:/XJEL2665_Quartus/Task_202/PartC.v" 3 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Design Software" 0 -1 1576848003218 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1576848003218 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 5 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 5 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576848003253 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 20 21:20:03 2019 " "Processing ended: Fri Dec 20 21:20:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576848003253 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576848003253 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576848003253 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1576848003253 ""}
