{"vcs1":{"timestamp_begin":1727343702.902432721, "rt":2.18, "ut":0.95, "st":0.27}}
{"vcselab":{"timestamp_begin":1727343705.165620691, "rt":1.00, "ut":0.44, "st":0.16}}
{"link":{"timestamp_begin":1727343706.258088542, "rt":0.49, "ut":0.25, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727343702.292286024}
{"VCS_COMP_START_TIME": 1727343702.292286024}
{"VCS_COMP_END_TIME": 1727343709.200876476}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./src+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./src/AXI+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./include+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim +define+prog0+FSDB_ALL +prog_path=/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim/prog0 +rdcycle=1 +notimingcheck"}
{"vcs1": {"peak_mem": 351924}}
{"vcselab": {"peak_mem": 225816}}
