

================================================================
== Vivado HLS Report for 'local_req_handler'
================================================================
* Date:           Mon Mar  1 13:03:35 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     2.421|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.42>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%lrh_state_load = load i1* @lrh_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1880]   --->   Operation 3 'load' 'lrh_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%meta_op_code_load = load i3* @meta_op_code, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1969]   --->   Operation 4 'load' 'meta_op_code_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%meta_local_vaddr_V_l = load i48* @meta_local_vaddr_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1960]   --->   Operation 5 'load' 'meta_local_vaddr_V_l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%raddr_V = load i48* @meta_remote_vaddr_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1961]   --->   Operation 6 'load' 'raddr_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%length_V_1 = load i32* @meta_length_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1962]   --->   Operation 7 'load' 'length_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "br i1 %lrh_state_load, label %7, label %0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1880]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.i160P(i160* %s_axis_tx_meta_V, i32 1)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1901]   --->   Operation 9 'nbreadreq' 'tmp' <Predicate = (!lrh_state_load)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 10 [1/1] (0.67ns)   --->   "br i1 %tmp, label %1, label %._crit_edge1.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1901]   --->   Operation 10 'br' <Predicate = (!lrh_state_load)> <Delay = 0.67>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%s_axis_tx_meta_V_rea = call i160 @_ssdm_op_Read.axis.volatile.i160P(i160* %s_axis_tx_meta_V)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1904]   --->   Operation 11 'read' 's_axis_tx_meta_V_rea' <Predicate = (!lrh_state_load & tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln177 = trunc i160 %s_axis_tx_meta_V_rea to i3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:177->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1904]   --->   Operation 12 'trunc' 'trunc_ln177' <Predicate = (!lrh_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "store i3 %trunc_ln177, i3* @meta_op_code, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:177->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1904]   --->   Operation 13 'store' <Predicate = (!lrh_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_qpn_V_16 = call i24 @_ssdm_op_PartSelect.i24.i160.i32.i32(i160 %s_axis_tx_meta_V_rea, i32 3, i32 26)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:177->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1904]   --->   Operation 14 'partselect' 'tmp_qpn_V_16' <Predicate = (!lrh_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "store i24 %tmp_qpn_V_16, i24* @meta_qpn_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:177->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1904]   --->   Operation 15 'store' <Predicate = (!lrh_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%laddr_V = call i48 @_ssdm_op_PartSelect.i48.i160.i32.i32(i160 %s_axis_tx_meta_V_rea, i32 27, i32 74)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:177->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1904]   --->   Operation 16 'partselect' 'laddr_V' <Predicate = (!lrh_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_addr_V_2 = call i48 @_ssdm_op_PartSelect.i48.i160.i32.i32(i160 %s_axis_tx_meta_V_rea, i32 75, i32 122)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:177->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1904]   --->   Operation 17 'partselect' 'tmp_addr_V_2' <Predicate = (!lrh_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_length_V_4 = call i32 @_ssdm_op_PartSelect.i32.i160.i32.i32(i160 %s_axis_tx_meta_V_rea, i32 123, i32 154)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:177->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1904]   --->   Operation 18 'partselect' 'tmp_length_V_4' <Predicate = (!lrh_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.58ns)   --->   "%icmp_ln1905 = icmp eq i3 %trunc_ln177, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1905]   --->   Operation 19 'icmp' 'icmp_ln1905' <Predicate = (!lrh_state_load & tmp)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1905, label %.critedge.i, label %2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1905]   --->   Operation 20 'br' <Predicate = (!lrh_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.67ns)   --->   "%add_ln1905 = add i3 %trunc_ln177, -3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1905]   --->   Operation 21 'add' 'add_ln1905' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905)> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_69 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %add_ln1905, i32 1, i32 2)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1905]   --->   Operation 22 'partselect' 'tmp_69' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.44ns)   --->   "%icmp_ln1905_1 = icmp eq i2 %tmp_69, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1905]   --->   Operation 23 'icmp' 'icmp_ln1905_1' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905)> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1905_1, label %._crit_edge3.i, label %5" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1905]   --->   Operation 24 'br' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.58ns)   --->   "%icmp_ln1931 = icmp eq i3 %trunc_ln177, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1931]   --->   Operation 25 'icmp' 'icmp_ln1931' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.41ns)   --->   "%writeOpcode_1 = select i1 %icmp_ln1931, i5 -8, i5 10" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1931]   --->   Operation 26 'select' 'writeOpcode_1' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.99ns)   --->   "%icmp_ln895_2 = icmp ugt i32 %tmp_length_V_4, 1024" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1933]   --->   Operation 27 'icmp' 'icmp_ln895_2' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.65ns)   --->   "br i1 %icmp_ln895_2, label %6, label %._crit_edge7.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1933]   --->   Operation 28 'br' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1)> <Delay = 0.65>
ST_1 : Operation 29 [1/1] (1.09ns)   --->   "%add_ln700_8 = add i48 %laddr_V, 1024" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1935]   --->   Operation 29 'add' 'add_ln700_8' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1 & icmp_ln895_2)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.09ns)   --->   "%add_ln700_9 = add i48 %tmp_addr_V_2, 1024" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1936]   --->   Operation 30 'add' 'add_ln700_9' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1 & icmp_ln895_2)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.01ns)   --->   "%add_ln701_5 = add i32 %tmp_length_V_4, -1024" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1937]   --->   Operation 31 'add' 'add_ln701_5' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1 & icmp_ln895_2)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.39ns)   --->   "%select_ln1938 = select i1 %icmp_ln1931, i5 -7, i5 6" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1938]   --->   Operation 32 'select' 'select_ln1938' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1 & icmp_ln895_2)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.65ns)   --->   "store i1 true, i1* @lrh_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1939]   --->   Operation 33 'store' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1 & icmp_ln895_2)> <Delay = 0.65>
ST_1 : Operation 34 [1/1] (0.65ns)   --->   "br label %._crit_edge7.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1940]   --->   Operation 34 'br' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1 & icmp_ln895_2)> <Delay = 0.65>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%meta_local_vaddr_V_n = phi i48 [ %add_ln700_8, %6 ], [ %laddr_V, %5 ]"   --->   Operation 35 'phi' 'meta_local_vaddr_V_n' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%meta_remote_vaddr_V_s = phi i48 [ %add_ln700_9, %6 ], [ %tmp_addr_V_2, %5 ]"   --->   Operation 36 'phi' 'meta_remote_vaddr_V_s' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%meta_length_V_new_0_s = phi i32 [ %add_ln701_5, %6 ], [ %tmp_length_V_4, %5 ]"   --->   Operation 37 'phi' 'meta_length_V_new_0_s' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_qpn_V_17 = call i16 @_ssdm_op_PartSelect.i16.i160.i32.i32(i160 %s_axis_tx_meta_V_rea, i32 3, i32 18)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1949]   --->   Operation 38 'partselect' 'tmp_qpn_V_17' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.67ns)   --->   "br label %._crit_edge1.i"   --->   Operation 39 'br' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1)> <Delay = 0.67>
ST_1 : Operation 40 [1/1] (0.58ns)   --->   "%icmp_ln1911 = icmp eq i3 %trunc_ln177, -4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1911]   --->   Operation 40 'icmp' 'icmp_ln1911' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & icmp_ln1905_1)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1911, label %3, label %._crit_edge6.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1911]   --->   Operation 41 'br' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & icmp_ln1905_1)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_key_V = call i16 @_ssdm_op_PartSelect.i16.i160.i32.i32(i160 %s_axis_tx_meta_V_rea, i32 3, i32 18)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1921]   --->   Operation 42 'partselect' 'tmp_key_V' <Predicate = (!lrh_state_load & tmp & icmp_ln1905_1) | (!lrh_state_load & tmp & icmp_ln1905)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.67ns)   --->   "br label %._crit_edge1.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1925]   --->   Operation 43 'br' <Predicate = (!lrh_state_load & tmp & icmp_ln1905_1) | (!lrh_state_load & tmp & icmp_ln1905)> <Delay = 0.67>
ST_1 : Operation 44 [1/1] (0.99ns)   --->   "%icmp_ln895 = icmp ugt i32 %length_V_1, 1024" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1963]   --->   Operation 44 'icmp' 'icmp_ln895' <Predicate = (lrh_state_load)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895, label %8, label %9" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1963]   --->   Operation 45 'br' <Predicate = (lrh_state_load)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.58ns)   --->   "%icmp_ln1973 = icmp eq i3 %meta_op_code_load, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1973]   --->   Operation 46 'icmp' 'icmp_ln1973' <Predicate = (lrh_state_load & !icmp_ln895)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.41ns)   --->   "%writeOpcode = select i1 %icmp_ln1973, i5 -5, i5 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1973]   --->   Operation 47 'select' 'writeOpcode' <Predicate = (lrh_state_load & !icmp_ln895)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.65ns)   --->   "store i1 false, i1* @lrh_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1974]   --->   Operation 48 'store' <Predicate = (lrh_state_load & !icmp_ln895)> <Delay = 0.65>
ST_1 : Operation 49 [1/1] (0.65ns)   --->   "br label %10"   --->   Operation 49 'br' <Predicate = (lrh_state_load & !icmp_ln895)> <Delay = 0.65>
ST_1 : Operation 50 [1/1] (1.09ns)   --->   "%add_ln700 = add i48 %meta_local_vaddr_V_l, 1024" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1966]   --->   Operation 50 'add' 'add_ln700' <Predicate = (lrh_state_load & icmp_ln895)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.09ns)   --->   "%add_ln700_7 = add i48 %raddr_V, 1024" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1967]   --->   Operation 51 'add' 'add_ln700_7' <Predicate = (lrh_state_load & icmp_ln895)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.01ns)   --->   "%add_ln701 = add i32 %length_V_1, -1024" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1968]   --->   Operation 52 'add' 'add_ln701' <Predicate = (lrh_state_load & icmp_ln895)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.58ns)   --->   "%icmp_ln1969 = icmp eq i3 %meta_op_code_load, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1969]   --->   Operation 53 'icmp' 'icmp_ln1969' <Predicate = (lrh_state_load & icmp_ln895)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.39ns)   --->   "%select_ln1969 = select i1 %icmp_ln1969, i5 -6, i5 7" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1969]   --->   Operation 54 'select' 'select_ln1969' <Predicate = (lrh_state_load & icmp_ln895)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.65ns)   --->   "br label %10" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1970]   --->   Operation 55 'br' <Predicate = (lrh_state_load & icmp_ln895)> <Delay = 0.65>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%meta_local_vaddr_V_f = phi i1 [ true, %8 ], [ false, %9 ]"   --->   Operation 56 'phi' 'meta_local_vaddr_V_f' <Predicate = (lrh_state_load)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%meta_local_vaddr_V_n_1 = phi i48 [ %add_ln700, %8 ], [ undef, %9 ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1966]   --->   Operation 57 'phi' 'meta_local_vaddr_V_n_1' <Predicate = (lrh_state_load)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%meta_remote_vaddr_V_1 = phi i48 [ %add_ln700_7, %8 ], [ undef, %9 ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1967]   --->   Operation 58 'phi' 'meta_remote_vaddr_V_1' <Predicate = (lrh_state_load)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%meta_length_V_new_3_s = phi i32 [ %add_ln701, %8 ], [ undef, %9 ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1968]   --->   Operation 59 'phi' 'meta_length_V_new_3_s' <Predicate = (lrh_state_load)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.67ns)   --->   "br label %._crit_edge1.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1981]   --->   Operation 60 'br' <Predicate = (lrh_state_load)> <Delay = 0.67>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%meta_local_vaddr_V_f_1 = phi i1 [ %meta_local_vaddr_V_f, %10 ], [ false, %0 ], [ true, %._crit_edge7.i ], [ true, %4 ]"   --->   Operation 61 'phi' 'meta_local_vaddr_V_f_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%meta_local_vaddr_V_n_2 = phi i48 [ %meta_local_vaddr_V_n_1, %10 ], [ undef, %0 ], [ %meta_local_vaddr_V_n, %._crit_edge7.i ], [ %laddr_V, %4 ]"   --->   Operation 62 'phi' 'meta_local_vaddr_V_n_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%meta_remote_vaddr_V_2 = phi i48 [ %meta_remote_vaddr_V_1, %10 ], [ undef, %0 ], [ %meta_remote_vaddr_V_s, %._crit_edge7.i ], [ %tmp_addr_V_2, %4 ]"   --->   Operation 63 'phi' 'meta_remote_vaddr_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%meta_length_V_new_4_s = phi i32 [ %meta_length_V_new_3_s, %10 ], [ undef, %0 ], [ %meta_length_V_new_0_s, %._crit_edge7.i ], [ %tmp_length_V_4, %4 ]"   --->   Operation 64 'phi' 'meta_length_V_new_4_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %meta_local_vaddr_V_f_1, label %mergeST30.i, label %local_req_handler.exit"   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "store i32 %meta_length_V_new_4_s, i32* @meta_length_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:177->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1904]   --->   Operation 66 'store' <Predicate = (meta_local_vaddr_V_f_1)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "store i48 %meta_remote_vaddr_V_2, i48* @meta_remote_vaddr_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:177->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1904]   --->   Operation 67 'store' <Predicate = (meta_local_vaddr_V_f_1)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "store i48 %meta_local_vaddr_V_n_2, i48* @meta_local_vaddr_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:177->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1904]   --->   Operation 68 'store' <Predicate = (meta_local_vaddr_V_f_1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48* @tx_appMetaFifo_V_add, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @tx_appMetaFifo_V_isN, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @tx_appMetaFifo_V_len, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i5* @tx_appMetaFifo_V_op_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* @tx_appMetaFifo_V_psn, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* @tx_appMetaFifo_V_qpn, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @tx_appMetaFifo_V_val, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i113* @tx_localMemCmdFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @tx_readReqAddr_push_1_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @tx_readReqAddr_push_s_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i160* %s_axis_tx_meta_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1865]   --->   Operation 80 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_op_code_3 = phi i5 [ %select_ln1938, %6 ], [ %writeOpcode_1, %5 ]"   --->   Operation 81 'phi' 'tmp_op_code_3' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_addr_V_3 = zext i48 %laddr_V to i64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1949]   --->   Operation 82 'zext' 'tmp_addr_V_3' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_i = call i112 @_ssdm_op_BitConcatenate.i112.i32.i64.i16(i32 %tmp_length_V_4, i64 %tmp_addr_V_3, i16 %tmp_qpn_V_17)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1949]   --->   Operation 83 'bitconcatenate' 'tmp_i' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_1 = call i113 @_ssdm_op_PartSet.i113.i113.i112.i32.i32(i113 undef, i112 %tmp_i, i32 0, i32 111)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1949]   --->   Operation 84 'partset' 'tmp_1' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i113P(i113* @tx_localMemCmdFifo_V, i113 %tmp_1)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1949]   --->   Operation 85 'write' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_2 : Operation 86 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i5P.i24P.i48P.i32P.i24P.i1P.i1P(i5* @tx_appMetaFifo_V_op_s, i24* @tx_appMetaFifo_V_qpn, i48* @tx_appMetaFifo_V_add, i32* @tx_appMetaFifo_V_len, i24* @tx_appMetaFifo_V_psn, i1* @tx_appMetaFifo_V_val, i1* @tx_appMetaFifo_V_isN, i5 %tmp_op_code_3, i24 %tmp_qpn_V_16, i48 %tmp_addr_V_2, i32 %tmp_length_V_4, i24 0, i1 false, i1 false)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1952]   --->   Operation 86 'write' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & !icmp_ln1905_1)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_2 : Operation 87 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i5P.i24P.i48P.i32P.i24P.i1P.i1P(i5* @tx_appMetaFifo_V_op_s, i24* @tx_appMetaFifo_V_qpn, i48* @tx_appMetaFifo_V_add, i32* @tx_appMetaFifo_V_len, i24* @tx_appMetaFifo_V_psn, i1* @tx_appMetaFifo_V_val, i1* @tx_appMetaFifo_V_isN, i5 -3, i24 %tmp_qpn_V_16, i48 %tmp_addr_V_2, i32 %tmp_length_V_4, i24 0, i1 false, i1 false)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1913]   --->   Operation 87 'write' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & icmp_ln1905_1 & icmp_ln1911)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "br label %._crit_edge6.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1914]   --->   Operation 88 'br' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & icmp_ln1905_1 & icmp_ln1911)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 89 'br' <Predicate = (!lrh_state_load & tmp & !icmp_ln1905 & icmp_ln1905_1)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i5P.i24P.i48P.i32P.i24P.i1P.i1P(i5* @tx_appMetaFifo_V_op_s, i24* @tx_appMetaFifo_V_qpn, i48* @tx_appMetaFifo_V_add, i32* @tx_appMetaFifo_V_len, i24* @tx_appMetaFifo_V_psn, i1* @tx_appMetaFifo_V_val, i1* @tx_appMetaFifo_V_isN, i5 12, i24 %tmp_qpn_V_16, i48 %tmp_addr_V_2, i32 %tmp_length_V_4, i24 0, i1 false, i1 false)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1909]   --->   Operation 90 'write' <Predicate = (!lrh_state_load & tmp & icmp_ln1905)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "br label %4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1910]   --->   Operation 91 'br' <Predicate = (!lrh_state_load & tmp & icmp_ln1905)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_value_V = zext i48 %laddr_V to i64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1921]   --->   Operation 92 'zext' 'tmp_value_V' <Predicate = (!lrh_state_load & tmp & icmp_ln1905_1) | (!lrh_state_load & tmp & icmp_ln1905)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i64P(i16* @tx_readReqAddr_push_1_1, i64* @tx_readReqAddr_push_s_2, i16 %tmp_key_V, i64 %tmp_value_V)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1921]   --->   Operation 93 'write' <Predicate = (!lrh_state_load & tmp & icmp_ln1905_1) | (!lrh_state_load & tmp & icmp_ln1905)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_length_V = phi i32 [ 1024, %8 ], [ %length_V_1, %9 ]"   --->   Operation 94 'phi' 'tmp_length_V' <Predicate = (lrh_state_load)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_op_code = phi i5 [ %select_ln1969, %8 ], [ %writeOpcode, %9 ]"   --->   Operation 95 'phi' 'tmp_op_code' <Predicate = (lrh_state_load)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_qpn_V = load i24* @meta_qpn_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1977]   --->   Operation 96 'load' 'tmp_qpn_V' <Predicate = (lrh_state_load)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i5P.i24P.i48P.i32P.i24P.i1P.i1P(i5* @tx_appMetaFifo_V_op_s, i24* @tx_appMetaFifo_V_qpn, i48* @tx_appMetaFifo_V_add, i32* @tx_appMetaFifo_V_len, i24* @tx_appMetaFifo_V_psn, i1* @tx_appMetaFifo_V_val, i1* @tx_appMetaFifo_V_isN, i5 %tmp_op_code, i24 %tmp_qpn_V, i48 %raddr_V, i32 %tmp_length_V, i24 0, i1 false, i1 false)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1977]   --->   Operation 97 'write' <Predicate = (lrh_state_load)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "br label %local_req_handler.exit"   --->   Operation 98 'br' <Predicate = (meta_local_vaddr_V_f_1)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 99 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 2.42ns
The critical path consists of the following:
	'load' operation ('meta_local_vaddr_V_l', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1960) on static variable 'meta_local_vaddr_V' [32]  (0 ns)
	'add' operation ('add_ln700', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1966) [104]  (1.09 ns)
	multiplexor before 'phi' operation ('meta_local_vaddr_V_n_1', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1966) with incoming values : ('add_ln700', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1966) [112]  (0.656 ns)
	'phi' operation ('meta_local_vaddr_V_n_1', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1966) with incoming values : ('add_ln700', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1966) [112]  (0 ns)
	multiplexor before 'phi' operation ('laddr.V') with incoming values : ('laddr.V', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:177->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1904) ('add_ln700_8', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1935) ('add_ln700', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1966) [122]  (0.675 ns)
	'phi' operation ('laddr.V') with incoming values : ('laddr.V', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:177->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1904) ('add_ln700_8', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1935) ('add_ln700', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1966) [122]  (0 ns)

 <State 2>: 1.84ns
The critical path consists of the following:
	'phi' operation ('writeOpcode') with incoming values : ('writeOpcode', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1931) ('select_ln1938', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1938) [71]  (0 ns)
	fifo write on port 'tx_appMetaFifo_V_op_s' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1952) [77]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
