// Seed: 3456304732
module module_0 (
    input supply0 id_0,
    output wor id_1,
    input supply0 id_2,
    input wand id_3,
    input wire id_4,
    output tri id_5,
    output supply0 id_6,
    input tri1 id_7,
    input uwire id_8,
    input tri0 id_9,
    output wire id_10,
    output tri0 id_11,
    input uwire id_12,
    output tri id_13,
    input tri0 id_14,
    input wire id_15,
    input wire id_16,
    input uwire id_17,
    input wire id_18,
    input supply1 id_19,
    output wand id_20,
    output tri1 id_21,
    input wire id_22
);
  wire id_24;
  logic [{  (  1 'b0 )  {  1  }  } : 1] id_25;
  ;
endmodule
module module_1 #(
    parameter id_8 = 32'd22
) (
    output tri1 id_0,
    input tri1 id_1,
    output wor id_2,
    output supply1 id_3,
    output tri1 id_4,
    input supply1 id_5,
    output wand id_6,
    output tri id_7,
    input wand _id_8,
    output wand id_9,
    output uwire id_10,
    input wand id_11,
    input supply0 id_12,
    input wor id_13,
    input tri1 id_14,
    input supply1 id_15
);
  logic [-1  ==  1 : id_8] id_17, id_18, id_19, id_20;
  assign id_18[1] = id_5;
  logic id_21 = id_5;
  module_0 modCall_1 (
      id_15,
      id_6,
      id_5,
      id_13,
      id_5,
      id_2,
      id_2,
      id_11,
      id_15,
      id_15,
      id_4,
      id_4,
      id_1,
      id_10,
      id_14,
      id_13,
      id_1,
      id_5,
      id_1,
      id_14,
      id_9,
      id_4,
      id_5
  );
  assign modCall_1.id_18 = 0;
endmodule
