# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../" \
"../../../../design.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../ALU.v" \
"../../../../ControlUnit.v" \
"../../../../DataMem.v" \
"../../../../ID.v" \
"../../../../InstrMem.v" \
"../../../../PC.v" \
"../../../../RegFile.v" \
"../../../../test_clk.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
