--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Lab4.twx Lab4.ncd -o Lab4.twr Lab4.pcf

Design file:              Lab4.ncd
Physical constraint file: Lab4.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk25_BUFGP/IBUFG" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1952 paths analyzed, 380 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.903ns.
--------------------------------------------------------------------------------

Paths for end point BRAM_CNT/RADDR_4 (SLICE_X13Y7.F1), 162 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BRAM_CNT/RADDR_4 (FF)
  Destination:          BRAM_CNT/RADDR_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.903ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk25_BUFGP rising at 0.000ns
  Destination Clock:    Clk25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BRAM_CNT/RADDR_4 to BRAM_CNT/RADDR_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y7.XQ       Tcko                  0.591   BRAM_CNT/RADDR<4>
                                                       BRAM_CNT/RADDR_4
    SLICE_X19Y12.G1      net (fanout=9)        1.894   BRAM_CNT/RADDR<4>
    SLICE_X19Y12.Y       Tilo                  0.704   N27
                                                       BRAM_CNT/R_EN_SW0_SW0
    SLICE_X19Y12.F3      net (fanout=1)        0.023   BRAM_CNT/R_EN_SW0_SW0/O
    SLICE_X19Y12.X       Tilo                  0.704   N27
                                                       BRAM_CNT/R_EN_SW0
    SLICE_X21Y12.F1      net (fanout=9)        0.861   N27
    SLICE_X21Y12.X       Tif5x                 1.025   N80
                                                       BRAM_CNT/PS_cmp_lt00002116_SW2_G
                                                       BRAM_CNT/PS_cmp_lt00002116_SW2
    SLICE_X24Y8.G1       net (fanout=1)        0.955   N80
    SLICE_X24Y8.Y        Tilo                  0.759   BRAM_CNT/RADDR_not0001
                                                       BRAM_CNT/R_EN
    SLICE_X16Y8.F2       net (fanout=6)        0.697   BRAM_CNT/R_EN
    SLICE_X16Y8.X        Tif5x                 1.152   N45
                                                       BRAM_CNT/RADDR_mux0000<4>_SW0_G
                                                       BRAM_CNT/RADDR_mux0000<4>_SW0
    SLICE_X13Y7.F1       net (fanout=1)        0.701   N45
    SLICE_X13Y7.CLK      Tfck                  0.837   BRAM_CNT/RADDR<4>
                                                       BRAM_CNT/RADDR_mux0000<4>
                                                       BRAM_CNT/RADDR_4
    -------------------------------------------------  ---------------------------
    Total                                     10.903ns (5.772ns logic, 5.131ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BRAM_CNT/RADDR_0 (FF)
  Destination:          BRAM_CNT/RADDR_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.777ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk25_BUFGP rising at 0.000ns
  Destination Clock:    Clk25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BRAM_CNT/RADDR_0 to BRAM_CNT/RADDR_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y6.YQ       Tcko                  0.652   BRAM_CNT/RADDR<2>
                                                       BRAM_CNT/RADDR_0
    SLICE_X19Y12.G3      net (fanout=11)       1.707   BRAM_CNT/RADDR<0>
    SLICE_X19Y12.Y       Tilo                  0.704   N27
                                                       BRAM_CNT/R_EN_SW0_SW0
    SLICE_X19Y12.F3      net (fanout=1)        0.023   BRAM_CNT/R_EN_SW0_SW0/O
    SLICE_X19Y12.X       Tilo                  0.704   N27
                                                       BRAM_CNT/R_EN_SW0
    SLICE_X21Y12.F1      net (fanout=9)        0.861   N27
    SLICE_X21Y12.X       Tif5x                 1.025   N80
                                                       BRAM_CNT/PS_cmp_lt00002116_SW2_G
                                                       BRAM_CNT/PS_cmp_lt00002116_SW2
    SLICE_X24Y8.G1       net (fanout=1)        0.955   N80
    SLICE_X24Y8.Y        Tilo                  0.759   BRAM_CNT/RADDR_not0001
                                                       BRAM_CNT/R_EN
    SLICE_X16Y8.F2       net (fanout=6)        0.697   BRAM_CNT/R_EN
    SLICE_X16Y8.X        Tif5x                 1.152   N45
                                                       BRAM_CNT/RADDR_mux0000<4>_SW0_G
                                                       BRAM_CNT/RADDR_mux0000<4>_SW0
    SLICE_X13Y7.F1       net (fanout=1)        0.701   N45
    SLICE_X13Y7.CLK      Tfck                  0.837   BRAM_CNT/RADDR<4>
                                                       BRAM_CNT/RADDR_mux0000<4>
                                                       BRAM_CNT/RADDR_4
    -------------------------------------------------  ---------------------------
    Total                                     10.777ns (5.833ns logic, 4.944ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BRAM_CNT/RADDR_4 (FF)
  Destination:          BRAM_CNT/RADDR_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.531ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk25_BUFGP rising at 0.000ns
  Destination Clock:    Clk25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BRAM_CNT/RADDR_4 to BRAM_CNT/RADDR_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y7.XQ       Tcko                  0.591   BRAM_CNT/RADDR<4>
                                                       BRAM_CNT/RADDR_4
    SLICE_X19Y12.G1      net (fanout=9)        1.894   BRAM_CNT/RADDR<4>
    SLICE_X19Y12.Y       Tilo                  0.704   N27
                                                       BRAM_CNT/R_EN_SW0_SW0
    SLICE_X19Y12.F3      net (fanout=1)        0.023   BRAM_CNT/R_EN_SW0_SW0/O
    SLICE_X19Y12.X       Tilo                  0.704   N27
                                                       BRAM_CNT/R_EN_SW0
    SLICE_X21Y12.G2      net (fanout=9)        0.489   N27
    SLICE_X21Y12.X       Tif5x                 1.025   N80
                                                       BRAM_CNT/PS_cmp_lt00002116_SW2_F
                                                       BRAM_CNT/PS_cmp_lt00002116_SW2
    SLICE_X24Y8.G1       net (fanout=1)        0.955   N80
    SLICE_X24Y8.Y        Tilo                  0.759   BRAM_CNT/RADDR_not0001
                                                       BRAM_CNT/R_EN
    SLICE_X16Y8.F2       net (fanout=6)        0.697   BRAM_CNT/R_EN
    SLICE_X16Y8.X        Tif5x                 1.152   N45
                                                       BRAM_CNT/RADDR_mux0000<4>_SW0_G
                                                       BRAM_CNT/RADDR_mux0000<4>_SW0
    SLICE_X13Y7.F1       net (fanout=1)        0.701   N45
    SLICE_X13Y7.CLK      Tfck                  0.837   BRAM_CNT/RADDR<4>
                                                       BRAM_CNT/RADDR_mux0000<4>
                                                       BRAM_CNT/RADDR_4
    -------------------------------------------------  ---------------------------
    Total                                     10.531ns (5.772ns logic, 4.759ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Paths for end point BRAM_CNT/RADDR_1 (SLICE_X25Y8.CE), 74 paths
--------------------------------------------------------------------------------
Slack (setup path):     29.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BRAM_CNT/RADDR_4 (FF)
  Destination:          BRAM_CNT/RADDR_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.058ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.037 - 0.052)
  Source Clock:         Clk25_BUFGP rising at 0.000ns
  Destination Clock:    Clk25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BRAM_CNT/RADDR_4 to BRAM_CNT/RADDR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y7.XQ       Tcko                  0.591   BRAM_CNT/RADDR<4>
                                                       BRAM_CNT/RADDR_4
    SLICE_X19Y12.G1      net (fanout=9)        1.894   BRAM_CNT/RADDR<4>
    SLICE_X19Y12.Y       Tilo                  0.704   N27
                                                       BRAM_CNT/R_EN_SW0_SW0
    SLICE_X19Y12.F3      net (fanout=1)        0.023   BRAM_CNT/R_EN_SW0_SW0/O
    SLICE_X19Y12.X       Tilo                  0.704   N27
                                                       BRAM_CNT/R_EN_SW0
    SLICE_X21Y12.F1      net (fanout=9)        0.861   N27
    SLICE_X21Y12.X       Tif5x                 1.025   N80
                                                       BRAM_CNT/PS_cmp_lt00002116_SW2_G
                                                       BRAM_CNT/PS_cmp_lt00002116_SW2
    SLICE_X24Y8.G1       net (fanout=1)        0.955   N80
    SLICE_X24Y8.Y        Tilo                  0.759   BRAM_CNT/RADDR_not0001
                                                       BRAM_CNT/R_EN
    SLICE_X24Y8.F4       net (fanout=6)        0.066   BRAM_CNT/R_EN
    SLICE_X24Y8.X        Tilo                  0.759   BRAM_CNT/RADDR_not0001
                                                       BRAM_CNT/RADDR_not00011
    SLICE_X25Y8.CE       net (fanout=4)        1.162   BRAM_CNT/RADDR_not0001
    SLICE_X25Y8.CLK      Tceck                 0.555   BRAM_CNT/RADDR<1>
                                                       BRAM_CNT/RADDR_1
    -------------------------------------------------  ---------------------------
    Total                                     10.058ns (5.097ns logic, 4.961ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BRAM_CNT/RADDR_0 (FF)
  Destination:          BRAM_CNT/RADDR_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.932ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.008 - 0.011)
  Source Clock:         Clk25_BUFGP rising at 0.000ns
  Destination Clock:    Clk25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BRAM_CNT/RADDR_0 to BRAM_CNT/RADDR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y6.YQ       Tcko                  0.652   BRAM_CNT/RADDR<2>
                                                       BRAM_CNT/RADDR_0
    SLICE_X19Y12.G3      net (fanout=11)       1.707   BRAM_CNT/RADDR<0>
    SLICE_X19Y12.Y       Tilo                  0.704   N27
                                                       BRAM_CNT/R_EN_SW0_SW0
    SLICE_X19Y12.F3      net (fanout=1)        0.023   BRAM_CNT/R_EN_SW0_SW0/O
    SLICE_X19Y12.X       Tilo                  0.704   N27
                                                       BRAM_CNT/R_EN_SW0
    SLICE_X21Y12.F1      net (fanout=9)        0.861   N27
    SLICE_X21Y12.X       Tif5x                 1.025   N80
                                                       BRAM_CNT/PS_cmp_lt00002116_SW2_G
                                                       BRAM_CNT/PS_cmp_lt00002116_SW2
    SLICE_X24Y8.G1       net (fanout=1)        0.955   N80
    SLICE_X24Y8.Y        Tilo                  0.759   BRAM_CNT/RADDR_not0001
                                                       BRAM_CNT/R_EN
    SLICE_X24Y8.F4       net (fanout=6)        0.066   BRAM_CNT/R_EN
    SLICE_X24Y8.X        Tilo                  0.759   BRAM_CNT/RADDR_not0001
                                                       BRAM_CNT/RADDR_not00011
    SLICE_X25Y8.CE       net (fanout=4)        1.162   BRAM_CNT/RADDR_not0001
    SLICE_X25Y8.CLK      Tceck                 0.555   BRAM_CNT/RADDR<1>
                                                       BRAM_CNT/RADDR_1
    -------------------------------------------------  ---------------------------
    Total                                      9.932ns (5.158ns logic, 4.774ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BRAM_CNT/RADDR_4 (FF)
  Destination:          BRAM_CNT/RADDR_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.686ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.037 - 0.052)
  Source Clock:         Clk25_BUFGP rising at 0.000ns
  Destination Clock:    Clk25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BRAM_CNT/RADDR_4 to BRAM_CNT/RADDR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y7.XQ       Tcko                  0.591   BRAM_CNT/RADDR<4>
                                                       BRAM_CNT/RADDR_4
    SLICE_X19Y12.G1      net (fanout=9)        1.894   BRAM_CNT/RADDR<4>
    SLICE_X19Y12.Y       Tilo                  0.704   N27
                                                       BRAM_CNT/R_EN_SW0_SW0
    SLICE_X19Y12.F3      net (fanout=1)        0.023   BRAM_CNT/R_EN_SW0_SW0/O
    SLICE_X19Y12.X       Tilo                  0.704   N27
                                                       BRAM_CNT/R_EN_SW0
    SLICE_X21Y12.G2      net (fanout=9)        0.489   N27
    SLICE_X21Y12.X       Tif5x                 1.025   N80
                                                       BRAM_CNT/PS_cmp_lt00002116_SW2_F
                                                       BRAM_CNT/PS_cmp_lt00002116_SW2
    SLICE_X24Y8.G1       net (fanout=1)        0.955   N80
    SLICE_X24Y8.Y        Tilo                  0.759   BRAM_CNT/RADDR_not0001
                                                       BRAM_CNT/R_EN
    SLICE_X24Y8.F4       net (fanout=6)        0.066   BRAM_CNT/R_EN
    SLICE_X24Y8.X        Tilo                  0.759   BRAM_CNT/RADDR_not0001
                                                       BRAM_CNT/RADDR_not00011
    SLICE_X25Y8.CE       net (fanout=4)        1.162   BRAM_CNT/RADDR_not0001
    SLICE_X25Y8.CLK      Tceck                 0.555   BRAM_CNT/RADDR<1>
                                                       BRAM_CNT/RADDR_1
    -------------------------------------------------  ---------------------------
    Total                                      9.686ns (5.097ns logic, 4.589ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point BRAM_CNT/RADDR_4 (SLICE_X13Y7.CE), 74 paths
--------------------------------------------------------------------------------
Slack (setup path):     30.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BRAM_CNT/RADDR_4 (FF)
  Destination:          BRAM_CNT/RADDR_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.767ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk25_BUFGP rising at 0.000ns
  Destination Clock:    Clk25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BRAM_CNT/RADDR_4 to BRAM_CNT/RADDR_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y7.XQ       Tcko                  0.591   BRAM_CNT/RADDR<4>
                                                       BRAM_CNT/RADDR_4
    SLICE_X19Y12.G1      net (fanout=9)        1.894   BRAM_CNT/RADDR<4>
    SLICE_X19Y12.Y       Tilo                  0.704   N27
                                                       BRAM_CNT/R_EN_SW0_SW0
    SLICE_X19Y12.F3      net (fanout=1)        0.023   BRAM_CNT/R_EN_SW0_SW0/O
    SLICE_X19Y12.X       Tilo                  0.704   N27
                                                       BRAM_CNT/R_EN_SW0
    SLICE_X21Y12.F1      net (fanout=9)        0.861   N27
    SLICE_X21Y12.X       Tif5x                 1.025   N80
                                                       BRAM_CNT/PS_cmp_lt00002116_SW2_G
                                                       BRAM_CNT/PS_cmp_lt00002116_SW2
    SLICE_X24Y8.G1       net (fanout=1)        0.955   N80
    SLICE_X24Y8.Y        Tilo                  0.759   BRAM_CNT/RADDR_not0001
                                                       BRAM_CNT/R_EN
    SLICE_X24Y8.F4       net (fanout=6)        0.066   BRAM_CNT/R_EN
    SLICE_X24Y8.X        Tilo                  0.759   BRAM_CNT/RADDR_not0001
                                                       BRAM_CNT/RADDR_not00011
    SLICE_X13Y7.CE       net (fanout=4)        0.871   BRAM_CNT/RADDR_not0001
    SLICE_X13Y7.CLK      Tceck                 0.555   BRAM_CNT/RADDR<4>
                                                       BRAM_CNT/RADDR_4
    -------------------------------------------------  ---------------------------
    Total                                      9.767ns (5.097ns logic, 4.670ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BRAM_CNT/RADDR_0 (FF)
  Destination:          BRAM_CNT/RADDR_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.641ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk25_BUFGP rising at 0.000ns
  Destination Clock:    Clk25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BRAM_CNT/RADDR_0 to BRAM_CNT/RADDR_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y6.YQ       Tcko                  0.652   BRAM_CNT/RADDR<2>
                                                       BRAM_CNT/RADDR_0
    SLICE_X19Y12.G3      net (fanout=11)       1.707   BRAM_CNT/RADDR<0>
    SLICE_X19Y12.Y       Tilo                  0.704   N27
                                                       BRAM_CNT/R_EN_SW0_SW0
    SLICE_X19Y12.F3      net (fanout=1)        0.023   BRAM_CNT/R_EN_SW0_SW0/O
    SLICE_X19Y12.X       Tilo                  0.704   N27
                                                       BRAM_CNT/R_EN_SW0
    SLICE_X21Y12.F1      net (fanout=9)        0.861   N27
    SLICE_X21Y12.X       Tif5x                 1.025   N80
                                                       BRAM_CNT/PS_cmp_lt00002116_SW2_G
                                                       BRAM_CNT/PS_cmp_lt00002116_SW2
    SLICE_X24Y8.G1       net (fanout=1)        0.955   N80
    SLICE_X24Y8.Y        Tilo                  0.759   BRAM_CNT/RADDR_not0001
                                                       BRAM_CNT/R_EN
    SLICE_X24Y8.F4       net (fanout=6)        0.066   BRAM_CNT/R_EN
    SLICE_X24Y8.X        Tilo                  0.759   BRAM_CNT/RADDR_not0001
                                                       BRAM_CNT/RADDR_not00011
    SLICE_X13Y7.CE       net (fanout=4)        0.871   BRAM_CNT/RADDR_not0001
    SLICE_X13Y7.CLK      Tceck                 0.555   BRAM_CNT/RADDR<4>
                                                       BRAM_CNT/RADDR_4
    -------------------------------------------------  ---------------------------
    Total                                      9.641ns (5.158ns logic, 4.483ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BRAM_CNT/RADDR_4 (FF)
  Destination:          BRAM_CNT/RADDR_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.395ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk25_BUFGP rising at 0.000ns
  Destination Clock:    Clk25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BRAM_CNT/RADDR_4 to BRAM_CNT/RADDR_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y7.XQ       Tcko                  0.591   BRAM_CNT/RADDR<4>
                                                       BRAM_CNT/RADDR_4
    SLICE_X19Y12.G1      net (fanout=9)        1.894   BRAM_CNT/RADDR<4>
    SLICE_X19Y12.Y       Tilo                  0.704   N27
                                                       BRAM_CNT/R_EN_SW0_SW0
    SLICE_X19Y12.F3      net (fanout=1)        0.023   BRAM_CNT/R_EN_SW0_SW0/O
    SLICE_X19Y12.X       Tilo                  0.704   N27
                                                       BRAM_CNT/R_EN_SW0
    SLICE_X21Y12.G2      net (fanout=9)        0.489   N27
    SLICE_X21Y12.X       Tif5x                 1.025   N80
                                                       BRAM_CNT/PS_cmp_lt00002116_SW2_F
                                                       BRAM_CNT/PS_cmp_lt00002116_SW2
    SLICE_X24Y8.G1       net (fanout=1)        0.955   N80
    SLICE_X24Y8.Y        Tilo                  0.759   BRAM_CNT/RADDR_not0001
                                                       BRAM_CNT/R_EN
    SLICE_X24Y8.F4       net (fanout=6)        0.066   BRAM_CNT/R_EN
    SLICE_X24Y8.X        Tilo                  0.759   BRAM_CNT/RADDR_not0001
                                                       BRAM_CNT/RADDR_not00011
    SLICE_X13Y7.CE       net (fanout=4)        0.871   BRAM_CNT/RADDR_not0001
    SLICE_X13Y7.CLK      Tceck                 0.555   BRAM_CNT/RADDR<4>
                                                       BRAM_CNT/RADDR_4
    -------------------------------------------------  ---------------------------
    Total                                      9.395ns (5.097ns logic, 4.298ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk25_BUFGP/IBUFG" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U2/shreg_4 (SLICE_X3Y32.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.968ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/shreg_5 (FF)
  Destination:          U2/shreg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk25_BUFGP rising at 40.000ns
  Destination Clock:    Clk25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U2/shreg_5 to U2/shreg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y33.YQ       Tcko                  0.470   U2/shreg<6>
                                                       U2/shreg_5
    SLICE_X3Y32.BX       net (fanout=2)        0.405   U2/shreg<5>
    SLICE_X3Y32.CLK      Tckdi       (-Th)    -0.093   U2/shreg<4>
                                                       U2/shreg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.563ns logic, 0.405ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Paths for end point U2/shreg_5 (SLICE_X3Y33.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/shreg_6 (FF)
  Destination:          U2/shreg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.028ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk25_BUFGP rising at 40.000ns
  Destination Clock:    Clk25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U2/shreg_6 to U2/shreg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y33.XQ       Tcko                  0.473   U2/shreg<6>
                                                       U2/shreg_6
    SLICE_X3Y33.BY       net (fanout=2)        0.420   U2/shreg<6>
    SLICE_X3Y33.CLK      Tckdi       (-Th)    -0.135   U2/shreg<6>
                                                       U2/shreg_5
    -------------------------------------------------  ---------------------------
    Total                                      1.028ns (0.608ns logic, 0.420ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Paths for end point U2/shreg_1 (SLICE_X5Y41.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/shreg_2 (FF)
  Destination:          U2/shreg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.029ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk25_BUFGP rising at 40.000ns
  Destination Clock:    Clk25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U2/shreg_2 to U2/shreg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.XQ       Tcko                  0.473   U2/shreg<2>
                                                       U2/shreg_2
    SLICE_X5Y41.BY       net (fanout=2)        0.421   U2/shreg<2>
    SLICE_X5Y41.CLK      Tckdi       (-Th)    -0.135   U2/shreg<2>
                                                       U2/shreg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.029ns (0.608ns logic, 0.421ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk25_BUFGP/IBUFG" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X0Y3.CLKA
  Clock network: Clk25_BUFGP
--------------------------------------------------------------------------------
Slack: 36.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X0Y3.CLKA
  Clock network: Clk25_BUFGP
--------------------------------------------------------------------------------
Slack: 36.824ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: BRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X0Y3.CLKA
  Clock network: Clk25_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk25
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk25          |   10.903|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1952 paths, 0 nets, and 690 connections

Design statistics:
   Minimum period:  10.903ns{1}   (Maximum frequency:  91.718MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Aug 06 22:02:07 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 157 MB



