Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Chani/Desktop/Processor_first_update/Processor_first_update/TopModule_isim_beh.exe -prj C:/Users/Chani/Desktop/Processor_first_update/Processor_first_update/TopModule_beh.prj work.TopModule work.glbl 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Chani/Desktop/Processor_first_update/Processor_first_update/RegPC.v" into library work
Analyzing Verilog file "C:/Users/Chani/Desktop/Processor_first_update/Processor_first_update/Register.v" into library work
Analyzing Verilog file "C:/Users/Chani/Desktop/Processor_first_update/Processor_first_update/RegEnWrite.v" into library work
Analyzing Verilog file "C:/Users/Chani/Desktop/Processor_first_update/Processor_first_update/InstructionnReg.v" into library work
Analyzing Verilog file "C:/Users/Chani/Desktop/Processor_first_update/Processor_first_update/DR.v" into library work
Analyzing Verilog file "C:/Users/Chani/Desktop/Processor_first_update/Processor_first_update/Decoder.v" into library work
Analyzing Verilog file "C:/Users/Chani/Desktop/Processor_first_update/Processor_first_update/Counter.v" into library work
Analyzing Verilog file "C:/Users/Chani/Desktop/Processor_first_update/Processor_first_update/ALU.v" into library work
Analyzing Verilog file "C:/Users/Chani/Desktop/Processor_first_update/Processor_first_update/uart_tx.v" into library work
Analyzing Verilog file "C:/Users/Chani/Desktop/Processor_first_update/Processor_first_update/uart_rx.v" into library work
Analyzing Verilog file "C:/Users/Chani/Desktop/Processor_first_update/Processor_first_update/ProcessorCore.v" into library work
Analyzing Verilog file "C:/Users/Chani/Desktop/Processor_first_update/Processor_first_update/Memory.v" into library work
Analyzing Verilog file "C:/Users/Chani/Desktop/Processor_first_update/Processor_first_update/baud_rate_generator.v" into library work
Analyzing Verilog file "C:/Users/Chani/Desktop/Processor_first_update/Processor_first_update/TopModule.v" into library work
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/Chani/Desktop/Processor_first_update/Processor_first_update/TopModule.v" Line 63: Port q is not connected to this instance
Completed static elaboration
Compiling module baud_rate_generator
Compiling module uart_rx
Compiling module uart_tx
Compiling module Decoder
Compiling module ALU
Compiling module RegEnWrite
Compiling module Register
Compiling module RegPC
Compiling module InstructionnReg
Compiling module DR
Compiling module Counter
Compiling module ProcessorCore
Compiling module Memory
Compiling module TopModule
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 15 Verilog Units
Built simulation executable C:/Users/Chani/Desktop/Processor_first_update/Processor_first_update/TopModule_isim_beh.exe
Fuse Memory Usage: 29312 KB
Fuse CPU Usage: 1468 ms
