<architecture xmlns:xi="http://www.w3.org/2001/XInclude">
 <!-- ODIN-II model description for non-standard block type -->
 <models>
  <xi:include href="../../primatives/sb_lut/model.xml"   xpointer="xpointer(models/*)" />
  <xi:include href="../../primatives/sb_ff/model.xml" 	 xpointer="xpointer(models/*)" />
  <xi:include href="../../primatives/sb_carry/model.xml" xpointer="xpointer(models/*)" />
 </models>

 <!-- Layout of the FPGA, we are using 4x4 -->
 <layout>
  <fixed_layout name="HX1K" width="13" height="17">
   <!-- Create empty blocks at all corners -->
   <corners type="EMPTY" priority="20"/>
   <!-- Create io blocks around the device perimeter -->
   <perimeter type="PIO" priority="10"/>
   <!-- Remaining plbs -->
   <fill type="PLB" priority="1"/>
  </fixed_layout>
  <fixed_layout name="HX8K" width="33" height="33">
   <!-- Create empty blocks at all corners -->
   <corners type="EMPTY" priority="20"/>
   <!-- Create io blocks around the device perimeter -->
   <perimeter type="PIO" priority="10"/>
   <!-- Remaining plbs -->
   <fill type="PLB" priority="1"/>
  </fixed_layout>
 </layout>

 <!--
 <directlist>
 -->
  <!-- Carry chain from one PLB to the next PLB
  <direct name="CARRY" from_pin="PLB.FCOUT" to_pin="PLB.FCIN" x_offset="0" y_offset="-1" z_offset="0"/>
 </directlist>
       -->

 <device>
    <sizing R_minW_nmos="6065.520020" R_minW_pmos="18138.500000" />
    <area grid_logic_tile_area="14813.392"/>
    <connection_block input_switch_name="0"/>
    <switch_block type="wilton" fs="3"/>
    <chan_width_distr>
      <x distr="uniform" peak="1.000000"/>
      <y distr="uniform" peak="1.000000"/>
    </chan_width_distr>
 </device>

 <switchlist>
  <!-- name="buffer"  == name="0" -->
  <!-- name="routing" == name="1" -->
  <switch type="mux"       name="0" R="551" Cin=".77e-15" Cout="4e-15" Tdel="58e-12" mux_trans_size="2.630740" buf_size="27.645901"/>
  <switch type="pass_gate" name="1" R="551" Cin=".77e-15" Cout="4e-15" Tdel="58e-12" mux_trans_size="2.630740" buf_size="27.645901"/>
 </switchlist>
 <segmentlist>
  <!-- Global networks -->
  <segment name="global" length="longline" freq="1.000000" type="unidir" Rmetal="101" Cmetal="22.5e-15">
   <sb type="pattern">1 1</sb>
   <cb type="pattern">0</cb>
   <mux name="0"/>
  </segment>

  <!-- Span 12 vertical   tracks -->
  <!-- Span 12 horizontal tracks -->
  <segment name="span12" length="12" freq="1.000000" type="bidir" Rmetal="101" Cmetal="22.5e-15">
   <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
   <cb type="pattern">0 0 0 0 0 0 0 0 0 0 0 0</cb>
   <mux name="0"/>
  </segment>

  <!-- Span 4 vertical   tracks -->
  <!-- Span 4 horizontal tracks -->
  <segment name="span4" length="4" freq="1.000000" type="bidir" Rmetal="101" Cmetal="22.5e-15">
   <sb type="pattern">1 1 1 1 1</sb>
   <cb type="pattern">0 0 0 0</cb>
   <mux name="0"/>
  </segment>

  <!-- Neighbourhood tracks -->
  <segment name="neigh" length="1" freq="1.000000" type="bidir" Rmetal="101" Cmetal="22.5e-15">
   <sb type="pattern">1 1</sb>
   <cb type="pattern">0</cb>
   <mux name="0"/>
   <!--
   <wire_switch name="1"/>
   <opin_switch name="0"/>
   -->
  </segment>

  <!-- Local tracks -->
  <segment name="local" length="1" freq="1.000000" type="unidir" Rmetal="101" Cmetal="22.5e-15">
   <sb type="pattern">0 1</sb>
   <cb type="pattern">1</cb>
   <mux name="0"/>
   <!--
   <wire_switch name="1"/>
   <opin_switch name="0"/>
   -->
  </segment>
 </segmentlist>

 <switchblocklist>
  <switchblock name="xx2local" type="bidir">
   <switchblock_location type="EVERYWHERE"/>

   <wireconn num_conns_type="to">
    <from type="span4"  switchpoint="0,1,2,3"/>
    <from type="span12" switchpoint="0,1,2,3,4,5,6,7,8,9,10,11,12"/>
    <to   type="local"  switchpoint="0"/>
   </wireconn>
  </switchblock>
 </switchblocklist>


 <!-- Description of the block tiles available in the iCE40 -->
 <complexblocklist>

  <xi:include href="../../tiles/plb/pb_type.xml"/>

  <!-- A PIO Pair block found in the ICE40 -->
  <pb_type name="PIO" capacity="1">
   <input name="outpad" num_pins="1"/>
   <output name="inpad" num_pins="1"/>
   <!-- IOs can operate as either inputs or outputs -->
   <mode name="inpad">
     <pb_type name="inpad" blif_model=".input" num_pb="1">
      <output name="inpad" num_pins="1"/>
     </pb_type>
     <interconnect>
      <direct name="inpad" input="inpad.inpad" output="PIO.inpad">
       <delay_constant max="4.243e-11" in_port="inpad.inpad" out_port="PIO.inpad"/>
      </direct>
     </interconnect>
   </mode>
   <mode name="outpad">
    <pb_type name="outpad" blif_model=".output" num_pb="1">
     <input name="outpad" num_pins="1"/>
    </pb_type>
    <interconnect>
     <direct name="outpad" input="PIO.outpad" output="outpad.outpad">
      <delay_constant max="1.394e-11" in_port="PIO.outpad" out_port="outpad.outpad"/>
     </direct>
    </interconnect>
   </mode>
   <fc default_in_type="frac" default_in_val="1.0" default_out_type="frac" default_out_val="1.0"/>
   <!-- IOs go on the periphery of the FPGA, for consistency,
        make it physically equivalent on all sides so that only one definition of I/Os is needed.
        If I do not make a physically equivalent definition, then I need to define 4 different I/Os, one for each side of the FPGA
    -->
   <pinlocations pattern="custom">
    <loc side="left">PIO.outpad PIO.inpad</loc>
    <loc side="top">PIO.outpad PIO.inpad</loc>
    <loc side="right">PIO.outpad PIO.inpad</loc>
    <loc side="bottom">PIO.outpad PIO.inpad</loc>
   </pinlocations>
  </pb_type>
  <!-- End PIO -->
 </complexblocklist>

</architecture>
