//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_26 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_26
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_26
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_26(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_26_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_26_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_26_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_26_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_26_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_26_param_5,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_26_param_6,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_26_param_7
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<67>;
	.reg .b32 	%r<233>;
	.reg .f32 	%f<72>;
	.reg .b64 	%rd<52>;
	.loc	1 19 0                          // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd25, [triton_poi_fused__native_batch_norm_legit_no_training_26_param_0];
	ld.param.u64 	%rd26, [triton_poi_fused__native_batch_norm_legit_no_training_26_param_1];
$L__tmp0:
	.loc	1 22 28                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:22:33
	shl.b32 	%r94, %r1, 8;
	ld.param.u64 	%rd27, [triton_poi_fused__native_batch_norm_legit_no_training_26_param_2];
	ld.param.u64 	%rd28, [triton_poi_fused__native_batch_norm_legit_no_training_26_param_3];
	.loc	1 23 44                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:23:44
	mov.u32 	%r95, %tid.x;
	shl.b32 	%r96, %r95, 2;
	ld.param.u64 	%rd29, [triton_poi_fused__native_batch_norm_legit_no_training_26_param_4];
	and.b32  	%r97, %r96, 252;
	ld.param.u64 	%rd30, [triton_poi_fused__native_batch_norm_legit_no_training_26_param_5];
	and.b32  	%r98, %r95, 255;
	.loc	1 23 23                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:23:23
	or.b32  	%r99, %r94, %r97;
	or.b32  	%r100, %r94, %r98;
	.loc	1 24 21                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:24:21
	setp.lt.s32 	%p45, %r99, 1280;
	setp.lt.s32 	%p9, %r100, 1280;
	.loc	1 25 28                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:25:33
	shl.b32 	%r101, %r2, 4;
	.loc	1 26 44                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:26:44
	bfe.u32 	%r102, %r95, 6, 2;
	.loc	1 26 23                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:26:23
	or.b32  	%r103, %r101, %r102;
	or.b32  	%r104, %r103, 4;
	or.b32  	%r105, %r103, 8;
	or.b32  	%r106, %r103, 12;
	.loc	1 27 21                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:27:21
	setp.lt.s32 	%p46, %r103, 49;
	setp.lt.s32 	%p47, %r104, 49;
	setp.lt.s32 	%p48, %r105, 49;
	setp.lt.s32 	%p49, %r106, 49;
	.loc	1 30 19                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:30:19
	mul.hi.s32 	%r108, %r99, 1717986919;
	shr.u32 	%r109, %r108, 31;
	shr.s32 	%r110, %r108, 7;
	add.s32 	%r111, %r110, %r109;
	.loc	1 29 19                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:29:19
	mul.lo.s32 	%r112, %r111, 320;
	sub.s32 	%r113, %r99, %r112;
	mul.hi.s32 	%r114, %r100, 1717986919;
	shr.u32 	%r115, %r114, 31;
	shr.s32 	%r116, %r114, 7;
	add.s32 	%r117, %r116, %r115;
	mul.lo.s32 	%r118, %r117, 320;
	sub.s32 	%r119, %r100, %r118;
	.loc	1 32 35                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:32:35
	mad.lo.s32 	%r120, %r111, 15680, %r113;
	.loc	1 32 44                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:32:44
	mad.lo.s32 	%r121, %r103, 320, %r120;
	add.s32 	%r122, %r121, 1280;
	add.s32 	%r123, %r121, 2560;
	add.s32 	%r124, %r121, 3840;
	.loc	1 32 30                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:32:30
	mul.wide.s32 	%rd31, %r121, 4;
	add.s64 	%rd1, %rd25, %rd31;
	mul.wide.s32 	%rd32, %r122, 4;
	add.s64 	%rd2, %rd25, %rd32;
	mul.wide.s32 	%rd33, %r123, 4;
	add.s64 	%rd3, %rd25, %rd33;
	mul.wide.s32 	%rd34, %r124, 4;
	add.s64 	%rd4, %rd25, %rd34;
	.loc	1 32 63                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:32:63
	and.pred  	%p1, %p45, %p46;
	and.pred  	%p2, %p47, %p45;
	and.pred  	%p3, %p48, %p45;
	and.pred  	%p4, %p49, %p45;
	.loc	1 32 55                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:32:55
	// begin inline asm
	mov.u32 %r20, 0x0;
	mov.u32 %r21, 0x0;
	mov.u32 %r22, 0x0;
	mov.u32 %r23, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r20, %r21, %r22, %r23 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r25, 0x0;
	mov.u32 %r26, 0x0;
	mov.u32 %r27, 0x0;
	mov.u32 %r28, 0x0;
	@%p2 ld.global.L1::evict_last.v4.b32 { %r25, %r26, %r27, %r28 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r30, 0x0;
	mov.u32 %r31, 0x0;
	mov.u32 %r32, 0x0;
	mov.u32 %r33, 0x0;
	@%p3 ld.global.L1::evict_last.v4.b32 { %r30, %r31, %r32, %r33 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r35, 0x0;
	mov.u32 %r36, 0x0;
	mov.u32 %r37, 0x0;
	mov.u32 %r38, 0x0;
	@%p4 ld.global.L1::evict_last.v4.b32 { %r35, %r36, %r37, %r38 }, [ %rd4 + 0 ];
	// end inline asm
	shr.u32 	%r125, %r95, 2;
	and.b32  	%r126, %r125, 48;
	mov.u32 	%r127, global_smem;
	add.s32 	%r128, %r127, %r126;
	shl.b32 	%r129, %r95, 4;
	.loc	1 48 45                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:48:45
	and.b32  	%r130, %r129, 4080;
	.loc	1 32 55                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:32:55
	add.s32 	%r19, %r128, %r130;
	mov.pred 	%p5, -1;
	// begin inline asm
	@%p5 st.shared.v4.b32 [ %r19 + 0 ], { %r20, %r21, %r22, %r23 };
	// end inline asm
	bar.sync 	0;
	shl.b32 	%r131, %r98, 2;
	add.s32 	%r132, %r127, %r131;
	ld.shared.f32 	%f1, [%r132];
	ld.shared.f32 	%f2, [%r132+1040];
	ld.shared.f32 	%f3, [%r132+2080];
	ld.shared.f32 	%f4, [%r132+3120];
	bar.sync 	0;
	// begin inline asm
	@%p5 st.shared.v4.b32 [ %r19 + 0 ], { %r25, %r26, %r27, %r28 };
	// end inline asm
	bar.sync 	0;
	ld.shared.f32 	%f5, [%r132];
	ld.shared.f32 	%f6, [%r132+1040];
	ld.shared.f32 	%f7, [%r132+2080];
	ld.shared.f32 	%f8, [%r132+3120];
	bar.sync 	0;
	// begin inline asm
	@%p5 st.shared.v4.b32 [ %r19 + 0 ], { %r30, %r31, %r32, %r33 };
	// end inline asm
	bar.sync 	0;
	ld.shared.f32 	%f9, [%r132];
	ld.shared.f32 	%f10, [%r132+1040];
	ld.shared.f32 	%f11, [%r132+2080];
	ld.shared.f32 	%f12, [%r132+3120];
	bar.sync 	0;
	// begin inline asm
	@%p5 st.shared.v4.b32 [ %r19 + 0 ], { %r35, %r36, %r37, %r38 };
	// end inline asm
	bar.sync 	0;
	ld.shared.f32 	%f13, [%r132];
	ld.shared.f32 	%f14, [%r132+1040];
	ld.shared.f32 	%f15, [%r132+2080];
	ld.shared.f32 	%f16, [%r132+3120];
	.loc	1 33 30                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:33:30
	mul.wide.s32 	%rd35, %r119, 4;
	add.s64 	%rd5, %rd26, %rd35;
	.loc	1 33 35                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:33:35
	// begin inline asm
	mov.u32 %r39, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r39 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 34 30                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:34:30
	add.s64 	%rd6, %rd27, %rd35;
	.loc	1 34 35                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:34:35
	// begin inline asm
	mov.u32 %r40, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r40 }, [ %rd6 + 0 ];
	// end inline asm
	mov.b32 	%f17, %r40;
	.loc	1 35 31                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:35:31
	add.s64 	%rd7, %rd28, %rd35;
	.loc	1 35 36                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:35:36
	// begin inline asm
	mov.u32 %r41, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r41 }, [ %rd7 + 0 ];
	// end inline asm
	.loc	1 36 31                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:36:31
	add.s64 	%rd8, %rd29, %rd35;
	.loc	1 36 36                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:36:36
	// begin inline asm
	mov.u32 %r42, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r42 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 39 18                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:39:18
	add.f32 	%f18, %f17, 0f3727C5AC;
	.loc	1 40 26                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:40:26
	sqrt.approx.ftz.f32 	%f19, %f18;
	.loc	1 33 35                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:33:35
	mov.b32 	%f20, %r39;
	.loc	1 37 18                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:37:18
	sub.f32 	%f21, %f16, %f20;
	sub.f32 	%f22, %f15, %f20;
	sub.f32 	%f23, %f14, %f20;
	sub.f32 	%f24, %f13, %f20;
	sub.f32 	%f25, %f12, %f20;
	sub.f32 	%f26, %f11, %f20;
	sub.f32 	%f27, %f10, %f20;
	sub.f32 	%f28, %f9, %f20;
	sub.f32 	%f29, %f8, %f20;
	sub.f32 	%f30, %f7, %f20;
	sub.f32 	%f31, %f6, %f20;
	sub.f32 	%f32, %f5, %f20;
	sub.f32 	%f33, %f4, %f20;
	sub.f32 	%f34, %f3, %f20;
	sub.f32 	%f35, %f2, %f20;
	sub.f32 	%f36, %f1, %f20;
	.loc	1 36 36                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:36:36
	mov.b32 	%f37, %r42;
	.loc	1 35 36                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:35:36
	mov.b32 	%f38, %r41;
	.loc	1 32 55                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:32:55
	or.b32  	%r133, %r98, 768;
	or.b32  	%r134, %r98, 512;
	or.b32  	%r135, %r98, 256;
	.loc	1 23 44                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:23:44
	and.b32  	%r136, %r95, 15;
	.loc	1 26 23                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:26:23
	or.b32  	%r137, %r101, %r136;
	.loc	1 27 21                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:27:21
	setp.lt.s32 	%p50, %r137, 49;
	.loc	1 23 44                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:23:44
	bfe.u32 	%r138, %r95, 4, 4;
	.loc	1 23 23                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:23:23
	or.b32  	%r139, %r138, %r94;
	or.b32  	%r140, %r139, 240;
	.loc	1 24 21                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:24:21
	setp.lt.s32 	%p51, %r140, 1280;
	.loc	1 32 63                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:32:63
	and.pred  	%p44, %p51, %p50;
	.loc	1 23 23                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:23:23
	or.b32  	%r141, %r139, 224;
	.loc	1 24 21                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:24:21
	setp.lt.s32 	%p52, %r141, 1280;
	.loc	1 32 63                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:32:63
	and.pred  	%p43, %p52, %p50;
	.loc	1 23 23                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:23:23
	or.b32  	%r142, %r139, 208;
	.loc	1 24 21                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:24:21
	setp.lt.s32 	%p53, %r142, 1280;
	.loc	1 32 63                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:32:63
	and.pred  	%p42, %p53, %p50;
	.loc	1 23 23                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:23:23
	or.b32  	%r143, %r139, 192;
	.loc	1 24 21                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:24:21
	setp.lt.s32 	%p54, %r143, 1280;
	.loc	1 32 63                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:32:63
	and.pred  	%p41, %p54, %p50;
	.loc	1 23 23                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:23:23
	or.b32  	%r144, %r139, 176;
	.loc	1 24 21                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:24:21
	setp.lt.s32 	%p55, %r144, 1280;
	.loc	1 32 63                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:32:63
	and.pred  	%p40, %p55, %p50;
	.loc	1 23 23                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:23:23
	or.b32  	%r145, %r139, 160;
	.loc	1 24 21                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:24:21
	setp.lt.s32 	%p56, %r145, 1280;
	.loc	1 32 63                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:32:63
	and.pred  	%p39, %p56, %p50;
	.loc	1 23 23                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:23:23
	or.b32  	%r146, %r139, 144;
	.loc	1 24 21                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:24:21
	setp.lt.s32 	%p57, %r146, 1280;
	.loc	1 32 63                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:32:63
	and.pred  	%p38, %p57, %p50;
	.loc	1 23 23                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:23:23
	or.b32  	%r147, %r139, 128;
	.loc	1 24 21                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:24:21
	setp.lt.s32 	%p58, %r147, 1280;
	.loc	1 32 63                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:32:63
	and.pred  	%p37, %p58, %p50;
	.loc	1 23 23                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:23:23
	or.b32  	%r148, %r139, 112;
	.loc	1 24 21                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:24:21
	setp.lt.s32 	%p59, %r148, 1280;
	.loc	1 32 63                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:32:63
	and.pred  	%p36, %p59, %p50;
	.loc	1 23 23                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:23:23
	or.b32  	%r149, %r139, 96;
	.loc	1 24 21                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:24:21
	setp.lt.s32 	%p60, %r149, 1280;
	.loc	1 32 63                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:32:63
	and.pred  	%p35, %p60, %p50;
	.loc	1 23 23                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:23:23
	or.b32  	%r150, %r139, 80;
	.loc	1 24 21                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:24:21
	setp.lt.s32 	%p61, %r150, 1280;
	.loc	1 32 63                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:32:63
	and.pred  	%p34, %p61, %p50;
	.loc	1 23 23                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:23:23
	or.b32  	%r151, %r139, 64;
	.loc	1 24 21                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:24:21
	setp.lt.s32 	%p62, %r151, 1280;
	.loc	1 32 63                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:32:63
	and.pred  	%p33, %p62, %p50;
	.loc	1 23 23                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:23:23
	or.b32  	%r152, %r139, 48;
	.loc	1 24 21                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:24:21
	setp.lt.s32 	%p63, %r152, 1280;
	.loc	1 32 63                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:32:63
	and.pred  	%p32, %p63, %p50;
	.loc	1 23 23                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:23:23
	or.b32  	%r153, %r139, 32;
	.loc	1 24 21                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:24:21
	setp.lt.s32 	%p64, %r153, 1280;
	.loc	1 32 63                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:32:63
	and.pred  	%p31, %p64, %p50;
	.loc	1 23 23                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:23:23
	or.b32  	%r154, %r139, 16;
	.loc	1 24 21                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:24:21
	setp.lt.s32 	%p65, %r154, 1280;
	.loc	1 32 63                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:32:63
	and.pred  	%p30, %p65, %p50;
	.loc	1 24 21                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:24:21
	setp.lt.s32 	%p66, %r139, 1280;
	.loc	1 32 63                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:32:63
	and.pred  	%p29, %p66, %p50;
	.loc	1 42 18                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:42:18
	mov.b32 	%r45, %f19;
	mov.b32 	%r44, 1065353216;
	// begin inline asm
	div.full.f32 %r43, %r44, %r45;
	// end inline asm
	mov.b32 	%f39, %r43;
	.loc	1 45 19                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:45:19
	mul.f32 	%f40, %f36, %f39;
	mul.f32 	%f41, %f35, %f39;
	mul.f32 	%f42, %f34, %f39;
	mul.f32 	%f43, %f33, %f39;
	mul.f32 	%f44, %f32, %f39;
	mul.f32 	%f45, %f31, %f39;
	mul.f32 	%f46, %f30, %f39;
	mul.f32 	%f47, %f29, %f39;
	mul.f32 	%f48, %f28, %f39;
	mul.f32 	%f49, %f27, %f39;
	mul.f32 	%f50, %f26, %f39;
	mul.f32 	%f51, %f25, %f39;
	mul.f32 	%f52, %f24, %f39;
	mul.f32 	%f53, %f23, %f39;
	mul.f32 	%f54, %f22, %f39;
	mul.f32 	%f55, %f21, %f39;
	.loc	1 47 20                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:47:20
	fma.rn.f32 	%f56, %f40, %f38, %f37;
	fma.rn.f32 	%f57, %f41, %f38, %f37;
	fma.rn.f32 	%f58, %f42, %f38, %f37;
	fma.rn.f32 	%f59, %f43, %f38, %f37;
	fma.rn.f32 	%f60, %f44, %f38, %f37;
	fma.rn.f32 	%f61, %f45, %f38, %f37;
	fma.rn.f32 	%f62, %f46, %f38, %f37;
	fma.rn.f32 	%f63, %f47, %f38, %f37;
	fma.rn.f32 	%f64, %f48, %f38, %f37;
	fma.rn.f32 	%f65, %f49, %f38, %f37;
	fma.rn.f32 	%f66, %f50, %f38, %f37;
	fma.rn.f32 	%f67, %f51, %f38, %f37;
	fma.rn.f32 	%f68, %f52, %f38, %f37;
	fma.rn.f32 	%f69, %f53, %f38, %f37;
	fma.rn.f32 	%f70, %f54, %f38, %f37;
	fma.rn.f32 	%f71, %f55, %f38, %f37;
	.loc	1 48 30                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:48:30
	mad.lo.s32 	%r155, %r139, 49, %r137;
	add.s32 	%r156, %r155, 784;
	add.s32 	%r157, %r155, 1568;
	add.s32 	%r158, %r155, 2352;
	add.s32 	%r159, %r155, 3136;
	add.s32 	%r160, %r155, 3920;
	add.s32 	%r161, %r155, 4704;
	add.s32 	%r162, %r155, 5488;
	add.s32 	%r163, %r155, 6272;
	add.s32 	%r164, %r155, 7056;
	add.s32 	%r165, %r155, 7840;
	add.s32 	%r166, %r155, 8624;
	add.s32 	%r167, %r155, 9408;
	add.s32 	%r168, %r155, 10192;
	add.s32 	%r169, %r155, 10976;
	add.s32 	%r170, %r155, 11760;
	.loc	1 48 25                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:48:25
	mul.wide.s32 	%rd36, %r155, 4;
	add.s64 	%rd9, %rd30, %rd36;
	mul.wide.s32 	%rd37, %r156, 4;
	add.s64 	%rd10, %rd30, %rd37;
	mul.wide.s32 	%rd38, %r157, 4;
	add.s64 	%rd11, %rd30, %rd38;
	mul.wide.s32 	%rd39, %r158, 4;
	add.s64 	%rd12, %rd30, %rd39;
	mul.wide.s32 	%rd40, %r159, 4;
	add.s64 	%rd13, %rd30, %rd40;
	mul.wide.s32 	%rd41, %r160, 4;
	add.s64 	%rd14, %rd30, %rd41;
	mul.wide.s32 	%rd42, %r161, 4;
	add.s64 	%rd15, %rd30, %rd42;
	mul.wide.s32 	%rd43, %r162, 4;
	add.s64 	%rd16, %rd30, %rd43;
	mul.wide.s32 	%rd44, %r163, 4;
	add.s64 	%rd17, %rd30, %rd44;
	mul.wide.s32 	%rd45, %r164, 4;
	add.s64 	%rd18, %rd30, %rd45;
	mul.wide.s32 	%rd46, %r165, 4;
	add.s64 	%rd19, %rd30, %rd46;
	mul.wide.s32 	%rd47, %r166, 4;
	add.s64 	%rd20, %rd30, %rd47;
	mul.wide.s32 	%rd48, %r167, 4;
	add.s64 	%rd21, %rd30, %rd48;
	mul.wide.s32 	%rd49, %r168, 4;
	add.s64 	%rd22, %rd30, %rd49;
	mul.wide.s32 	%rd50, %r169, 4;
	add.s64 	%rd23, %rd30, %rd50;
	mul.wide.s32 	%rd51, %r170, 4;
	add.s64 	%rd24, %rd30, %rd51;
	.loc	1 48 45                         // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:48:45
	bar.sync 	0;
	shr.u32 	%r171, %r130, 2;
	add.s32 	%r172, %r127, %r171;
	shl.b32 	%r173, %r130, 2;
	add.s32 	%r46, %r172, %r173;
	mov.b32 	%r47, %f56;
	// begin inline asm
	@%p5 st.shared.b32 [ %r46 + 0 ], %r47;
	// end inline asm
	add.s32 	%r48, %r46, 4;
	mov.b32 	%r49, %f57;
	// begin inline asm
	@%p5 st.shared.b32 [ %r48 + 0 ], %r49;
	// end inline asm
	add.s32 	%r50, %r46, 8;
	mov.b32 	%r51, %f58;
	// begin inline asm
	@%p5 st.shared.b32 [ %r50 + 0 ], %r51;
	// end inline asm
	add.s32 	%r52, %r46, 12;
	mov.b32 	%r53, %f59;
	// begin inline asm
	@%p5 st.shared.b32 [ %r52 + 0 ], %r53;
	// end inline asm
	add.s32 	%r54, %r46, 16;
	mov.b32 	%r55, %f60;
	// begin inline asm
	@%p5 st.shared.b32 [ %r54 + 0 ], %r55;
	// end inline asm
	add.s32 	%r56, %r46, 20;
	mov.b32 	%r57, %f61;
	// begin inline asm
	@%p5 st.shared.b32 [ %r56 + 0 ], %r57;
	// end inline asm
	add.s32 	%r58, %r46, 24;
	mov.b32 	%r59, %f62;
	// begin inline asm
	@%p5 st.shared.b32 [ %r58 + 0 ], %r59;
	// end inline asm
	add.s32 	%r60, %r46, 28;
	mov.b32 	%r61, %f63;
	// begin inline asm
	@%p5 st.shared.b32 [ %r60 + 0 ], %r61;
	// end inline asm
	add.s32 	%r62, %r46, 32;
	mov.b32 	%r63, %f64;
	// begin inline asm
	@%p5 st.shared.b32 [ %r62 + 0 ], %r63;
	// end inline asm
	add.s32 	%r64, %r46, 36;
	mov.b32 	%r65, %f65;
	// begin inline asm
	@%p5 st.shared.b32 [ %r64 + 0 ], %r65;
	// end inline asm
	add.s32 	%r66, %r46, 40;
	mov.b32 	%r67, %f66;
	// begin inline asm
	@%p5 st.shared.b32 [ %r66 + 0 ], %r67;
	// end inline asm
	add.s32 	%r68, %r46, 44;
	mov.b32 	%r69, %f67;
	// begin inline asm
	@%p5 st.shared.b32 [ %r68 + 0 ], %r69;
	// end inline asm
	add.s32 	%r70, %r46, 48;
	mov.b32 	%r71, %f68;
	// begin inline asm
	@%p5 st.shared.b32 [ %r70 + 0 ], %r71;
	// end inline asm
	add.s32 	%r72, %r46, 52;
	mov.b32 	%r73, %f69;
	// begin inline asm
	@%p5 st.shared.b32 [ %r72 + 0 ], %r73;
	// end inline asm
	add.s32 	%r74, %r46, 56;
	mov.b32 	%r75, %f70;
	// begin inline asm
	@%p5 st.shared.b32 [ %r74 + 0 ], %r75;
	// end inline asm
	add.s32 	%r76, %r46, 60;
	mov.b32 	%r77, %f71;
	// begin inline asm
	@%p5 st.shared.b32 [ %r76 + 0 ], %r77;
	// end inline asm
	bar.sync 	0;
	and.b32  	%r174, %r125, 60;
	add.s32 	%r175, %r132, %r174;
	ld.shared.u32 	%r78, [%r175];
	shr.u32 	%r176, %r135, 2;
	and.b32  	%r177, %r176, 124;
	add.s32 	%r178, %r132, %r177;
	ld.shared.u32 	%r79, [%r178+1024];
	shr.u32 	%r179, %r134, 2;
	and.b32  	%r180, %r179, 188;
	add.s32 	%r181, %r132, %r180;
	ld.shared.u32 	%r80, [%r181+2048];
	shr.u32 	%r182, %r133, 2;
	and.b32  	%r183, %r182, 252;
	add.s32 	%r184, %r132, %r183;
	ld.shared.u32 	%r81, [%r184+3072];
	or.b32  	%r185, %r98, 1024;
	shr.u32 	%r186, %r185, 2;
	and.b32  	%r187, %r186, 316;
	add.s32 	%r188, %r132, %r187;
	ld.shared.u32 	%r82, [%r188+4096];
	or.b32  	%r189, %r98, 1280;
	shr.u32 	%r190, %r189, 2;
	and.b32  	%r191, %r190, 380;
	add.s32 	%r192, %r132, %r191;
	ld.shared.u32 	%r83, [%r192+5120];
	or.b32  	%r193, %r98, 1536;
	shr.u32 	%r194, %r193, 2;
	and.b32  	%r195, %r194, 444;
	add.s32 	%r196, %r132, %r195;
	ld.shared.u32 	%r84, [%r196+6144];
	or.b32  	%r197, %r98, 1792;
	shr.u32 	%r198, %r197, 2;
	and.b32  	%r199, %r198, 508;
	add.s32 	%r200, %r132, %r199;
	ld.shared.u32 	%r85, [%r200+7168];
	or.b32  	%r201, %r98, 2048;
	shr.u32 	%r202, %r201, 2;
	and.b32  	%r203, %r202, 572;
	add.s32 	%r204, %r132, %r203;
	ld.shared.u32 	%r86, [%r204+8192];
	or.b32  	%r205, %r98, 2304;
	shr.u32 	%r206, %r205, 2;
	and.b32  	%r207, %r206, 636;
	add.s32 	%r208, %r132, %r207;
	ld.shared.u32 	%r87, [%r208+9216];
	or.b32  	%r209, %r98, 2560;
	shr.u32 	%r210, %r209, 2;
	and.b32  	%r211, %r210, 700;
	add.s32 	%r212, %r132, %r211;
	ld.shared.u32 	%r88, [%r212+10240];
	or.b32  	%r213, %r98, 2816;
	shr.u32 	%r214, %r213, 2;
	and.b32  	%r215, %r214, 764;
	add.s32 	%r216, %r132, %r215;
	ld.shared.u32 	%r89, [%r216+11264];
	or.b32  	%r217, %r98, 3072;
	shr.u32 	%r218, %r217, 2;
	and.b32  	%r219, %r218, 828;
	add.s32 	%r220, %r132, %r219;
	ld.shared.u32 	%r90, [%r220+12288];
	or.b32  	%r221, %r98, 3328;
	shr.u32 	%r222, %r221, 2;
	and.b32  	%r223, %r222, 892;
	add.s32 	%r224, %r132, %r223;
	ld.shared.u32 	%r91, [%r224+13312];
	or.b32  	%r225, %r98, 3584;
	shr.u32 	%r226, %r225, 2;
	and.b32  	%r227, %r226, 956;
	add.s32 	%r228, %r132, %r227;
	ld.shared.u32 	%r92, [%r228+14336];
	or.b32  	%r229, %r98, 3840;
	shr.u32 	%r230, %r229, 2;
	and.b32  	%r231, %r230, 1020;
	add.s32 	%r232, %r132, %r231;
	ld.shared.u32 	%r93, [%r232+15360];
	// begin inline asm
	@%p29 st.global.b32 [ %rd9 + 0 ], { %r78 };
	// end inline asm
	// begin inline asm
	@%p30 st.global.b32 [ %rd10 + 0 ], { %r79 };
	// end inline asm
	// begin inline asm
	@%p31 st.global.b32 [ %rd11 + 0 ], { %r80 };
	// end inline asm
	// begin inline asm
	@%p32 st.global.b32 [ %rd12 + 0 ], { %r81 };
	// end inline asm
	// begin inline asm
	@%p33 st.global.b32 [ %rd13 + 0 ], { %r82 };
	// end inline asm
	// begin inline asm
	@%p34 st.global.b32 [ %rd14 + 0 ], { %r83 };
	// end inline asm
	// begin inline asm
	@%p35 st.global.b32 [ %rd15 + 0 ], { %r84 };
	// end inline asm
	// begin inline asm
	@%p36 st.global.b32 [ %rd16 + 0 ], { %r85 };
	// end inline asm
	// begin inline asm
	@%p37 st.global.b32 [ %rd17 + 0 ], { %r86 };
	// end inline asm
	// begin inline asm
	@%p38 st.global.b32 [ %rd18 + 0 ], { %r87 };
	// end inline asm
	// begin inline asm
	@%p39 st.global.b32 [ %rd19 + 0 ], { %r88 };
	// end inline asm
	// begin inline asm
	@%p40 st.global.b32 [ %rd20 + 0 ], { %r89 };
	// end inline asm
	// begin inline asm
	@%p41 st.global.b32 [ %rd21 + 0 ], { %r90 };
	// end inline asm
	// begin inline asm
	@%p42 st.global.b32 [ %rd22 + 0 ], { %r91 };
	// end inline asm
	// begin inline asm
	@%p43 st.global.b32 [ %rd23 + 0 ], { %r92 };
	// end inline asm
	// begin inline asm
	@%p44 st.global.b32 [ %rd24 + 0 ], { %r93 };
	// end inline asm
	.loc	1 48 4                          // cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py:48:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/pj/cpjyb7tnoj7pg3sq776mg5am7rq7xibfy6wyeesdstdpkssclhev.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 112
.b8 106
.b8 121
.b8 98
.b8 55
.b8 116
.b8 110
.b8 111
.b8 106
.b8 55
.b8 112
.b8 103
.b8 51
.b8 115
.b8 113
.b8 55
.b8 55
.b8 54
.b8 109
.b8 103
.b8 53
.b8 97
.b8 109
.b8 55
.b8 114
.b8 113
.b8 55
.b8 120
.b8 105
.b8 98
.b8 102
.b8 121
.b8 54
.b8 119
.b8 121
.b8 101
.b8 101
.b8 115
.b8 100
.b8 115
.b8 116
.b8 100
.b8 112
.b8 107
.b8 115
.b8 115
.b8 99
.b8 108
.b8 104
.b8 101
.b8 118
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 112
.b8 106
.b8 0
	}
	.section	.debug_macinfo	{	}
