#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Feb 21 10:21:08 2023
# Process ID: 5476
# Current directory: C:/Users/UserTP/Desktop/FPGA-main/TP2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2072 C:\Users\UserTP\Desktop\FPGA-main\TP2\TP2.xpr
# Log file: C:/Users/UserTP/Desktop/FPGA-main/TP2/vivado.log
# Journal file: C:/Users/UserTP/Desktop/FPGA-main/TP2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/UserTP/Desktop/FPGA-main/TP2/TP2.xpr
update_compile_order -fileset sources_1
save_project_as TP3 C:/Users/UserTP/Desktop/FPGA-main/TP3 -force
open_bd_design {C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP2/TP2.bd}
save_bd_design_as TP3
add_files -norecurse C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP3/TP3.bd
export_ip_user_files -of_objects  [get_files  C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP3/TP3.bd] -lib_map_path [list {modelsim=C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.cache/compile_simlib/modelsim} {questa=C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.cache/compile_simlib/questa} {riviera=C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.cache/compile_simlib/riviera} {activehdl=C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.cache/compile_simlib/activehdl}] -force -quiet
open_bd_design {C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP3/TP3.bd}
update_compile_order -fileset sources_1
create_peripheral upmc.fr user my_led 1.0 -dir C:/Users/UserTP/Desktop/FPGA-main/TP3/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core upmc.fr:user:my_led:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design -force [ipx::find_open_core upmc.fr:user:my_led:1.0]
write_peripheral [ipx::find_open_core upmc.fr:user:my_led:1.0]
set_property  ip_repo_paths  C:/Users/UserTP/Desktop/FPGA-main/TP3/../ip_repo/my_led_1.0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_my_led_v1_0 -directory C:/Users/UserTP/Desktop/FPGA-main/TP3/../ip_repo c:/Users/UserTP/Desktop/FPGA-main/ip_repo/my_led_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Users/UserTP/Desktop/FPGA-main/ip_repo/my_led_1.0/src C:/Users/UserTP/Desktop/my_led.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/UserTP/Desktop/FPGA-main/ip_repo/my_led_1.0
startgroup
create_bd_cell -type ip -vlnv upmc.fr:user:my_led:1.0 my_led_0
endgroup
delete_bd_objs [get_bd_nets led_switch_ip2intc_irpt] [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] [get_bd_intf_nets led_switch_GPIO] [get_bd_intf_nets led_switch_GPIO2] [get_bd_cells led_switch]
delete_bd_objs [get_bd_intf_ports sw]
delete_bd_objs [get_bd_intf_ports led]
set_property name sw [get_bd_cells boutons]
set_property name sw [get_bd_intf_ports boutons]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/my_led_0/S00_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins my_led_0/S00_AXI]
create_bd_port -dir O -from 15 -to 0 led_tri_o
startgroup
connect_bd_net [get_bd_ports led_tri_o] [get_bd_pins my_led_0/leds]
endgroup
delete_bd_objs [get_bd_nets boutons_ip2intc_irpt] [get_bd_nets microblaze_0_intr] [get_bd_cells microblaze_0_xlconcat]
connect_bd_net [get_bd_pins sw/ip2intc_irpt] [get_bd_pins microblaze_0_axi_intc/intr]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4}] [get_bd_cells sw]
endgroup
validate_bd_design
make_wrapper -files [get_files C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP3/TP3.bd] -top
add_files -norecurse c:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP3/hdl/TP3_wrapper.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TP3_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
generate_target all [get_files  C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP3/TP3.bd]
catch { config_ip_cache -export [get_ips -all TP3_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all TP3_dlmb_v10_0] }
catch { config_ip_cache -export [get_ips -all TP3_ilmb_v10_0] }
catch { config_ip_cache -export [get_ips -all TP3_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all TP3_ilmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all TP3_lmb_bram_0] }
catch { config_ip_cache -export [get_ips -all TP3_xbar_0] }
catch { config_ip_cache -export [get_ips -all TP3_microblaze_0_axi_intc_0] }
catch { config_ip_cache -export [get_ips -all TP3_mdm_1_0] }
catch { config_ip_cache -export [get_ips -all TP3_clk_wiz_1_0] }
catch { config_ip_cache -export [get_ips -all TP3_rst_clk_wiz_1_100M_0] }
catch { config_ip_cache -export [get_ips -all TP3_boutons_0] }
catch { config_ip_cache -export [get_ips -all TP3_my_led_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP3/TP3.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP3/TP3.bd]
launch_runs TP3_microblaze_0_0_synth_1 TP3_dlmb_v10_0_synth_1 TP3_ilmb_v10_0_synth_1 TP3_dlmb_bram_if_cntlr_0_synth_1 TP3_ilmb_bram_if_cntlr_0_synth_1 TP3_lmb_bram_0_synth_1 TP3_xbar_0_synth_1 TP3_microblaze_0_axi_intc_0_synth_1 TP3_mdm_1_0_synth_1 TP3_clk_wiz_1_0_synth_1 TP3_rst_clk_wiz_1_100M_0_synth_1 TP3_boutons_0_synth_1 TP3_my_led_0_0_synth_1 -jobs 6
wait_on_run TP3_microblaze_0_0_synth_1
wait_on_run TP3_dlmb_v10_0_synth_1
wait_on_run TP3_ilmb_v10_0_synth_1
wait_on_run TP3_dlmb_bram_if_cntlr_0_synth_1
wait_on_run TP3_ilmb_bram_if_cntlr_0_synth_1
wait_on_run TP3_lmb_bram_0_synth_1
wait_on_run TP3_xbar_0_synth_1
wait_on_run TP3_microblaze_0_axi_intc_0_synth_1
wait_on_run TP3_mdm_1_0_synth_1
wait_on_run TP3_clk_wiz_1_0_synth_1
wait_on_run TP3_rst_clk_wiz_1_100M_0_synth_1
wait_on_run TP3_boutons_0_synth_1
wait_on_run TP3_my_led_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP3/TP3.bd] -directory C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.ip_user_files -ipstatic_source_dir C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.cache/compile_simlib/modelsim} {questa=C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.cache/compile_simlib/questa} {riviera=C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.cache/compile_simlib/riviera} {activehdl=C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name my_led_v1_0_project -directory C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3.tmp/my_led_v1_0_project c:/Users/UserTP/Desktop/FPGA-main/ip_repo/my_led_1.0/component.xml
update_compile_order -fileset sources_1
close_project
write_hw_platform -fixed -include_bit -force -file C:/Users/UserTP/Desktop/FPGA-main/TP3/TP3_wrapper.xsa
