{
  "totalCount" : 5503,
  "totalCountFiltered" : 5503,
  "duration" : 711,
  "indexDuration" : 565,
  "requestDuration" : 637,
  "searchUid" : "7524af08-5ced-4058-be02-fe4d4dedd462",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "splitTestRun" : "Docs_Hub-mirror-1668687627",
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-2-x4ugxumxceanakktcv4ydokctq",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTIteDR1Z3h1bXhjZWFuYWtrdGN2NHlkb2tjdHE=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "How do I apply multi-cycle path timing constraint to the AXI/AHB interface inputs in the Cortex-R5 lock-step implementation?",
    "uri" : "https://developer.arm.com/documentation/ka002209/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002209/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002209/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002209/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How do I apply multi-cycle path timing constraint to the AXI/AHB interface inputs in the Cortex-R5 lock-step implementation? ",
      "document_number" : "ka002209",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4615574",
      "sysurihash" : "eCsbbdP1MBoc8Sbs",
      "urihash" : "eCsbbdP1MBoc8Sbs",
      "sysuri" : "https://developer.arm.com/documentation/ka002209/1-0/en",
      "systransactionid" : 864221,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1614584831000,
      "topparentid" : 4615574,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614584881000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649146829000,
      "permanentid" : "368b057d22b09db5ea308faba4fe371e900cf4d0a3e02154ec55293db7f0",
      "syslanguage" : [ "English" ],
      "itemid" : "603c9c312f8f872058cbd092",
      "transactionid" : 864221,
      "title" : "How do I apply multi-cycle path timing constraint to the AXI/AHB interface inputs in the Cortex-R5 lock-step implementation? ",
      "products" : [ "AT570", "AT571", "AT571-PRU", "AT571-TRM", "AT575", "AT575-GRP", "AT577", "AT577-GRP", "ZA944", "ZA945", "ZA946", "ZA947", "ZA948", "ZB149", "ZB492" ],
      "date" : 1649146829000,
      "confidentiality" : "Confidential",
      "document_id" : "ka002209:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146829701710946,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002209/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146463011,
      "syssize" : 63,
      "sysdate" : 1649146829000,
      "haslayout" : "1",
      "topparent" : "4615574",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4615574,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146829000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002209/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002209/1-0/?lang=en",
      "modified" : 1614584881000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146829701710946,
      "uri" : "https://developer.arm.com/documentation/ka002209/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I apply multi-cycle path timing constraint to the AXI/AHB interface inputs in the Cortex-R5 lock-step implementation?",
    "Uri" : "https://developer.arm.com/documentation/ka002209/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002209/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002209/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002209/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "How is a single Cortex-M23 core reset in a multi-core system?",
    "uri" : "https://developer.arm.com/documentation/ka001298/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001298/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001298/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001298/1-0/en",
    "excerpt" : "KBA Article ID: KA001298 Applies To: Cortex-M23, Cortex-M23 Safety Package, Cortex-M23 with ETM\\/MTB ... Answer In a single core system, the nHRESET signal can be asserted when there is an ...",
    "firstSentences" : "KBA Article ID: KA001298 Applies To: Cortex-M23, Cortex-M23 Safety Package, Cortex-M23 with ETM\\/MTB Confidentiality: Customer non-confidential Summary How is a single Cortex-M23 core reset in a ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How is a single Cortex-M23 core reset in a multi-core system? ",
      "document_number" : "ka001298",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3703375",
      "sysurihash" : "FMGAGSFrdOnPgR1w",
      "urihash" : "FMGAGSFrdOnPgR1w",
      "sysuri" : "https://developer.arm.com/documentation/ka001298/1-0/en",
      "systransactionid" : 864221,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1592476117000,
      "topparentid" : 3703375,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1592476142000,
      "sysconcepts" : "nHRESET signal ; core ; reset ; sleep mode ; legacy SLEEPHOLDREQn ; WFI instruction ; QACCEPTn ; QREQn",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
      "concepts" : "nHRESET signal ; core ; reset ; sleep mode ; legacy SLEEPHOLDREQn ; WFI instruction ; QACCEPTn ; QREQn",
      "documenttype" : "html",
      "sysindexeddate" : 1649146817000,
      "permanentid" : "e3a3425a4b323cdadc393c4cb8a759b6766487bbb777f872d51f6e3b4f05",
      "syslanguage" : [ "English" ],
      "itemid" : "5eeb41eefc8b3c34f8381bda",
      "transactionid" : 864221,
      "title" : "How is a single Cortex-M23 core reset in a multi-core system? ",
      "products" : [ "AT621", "AT626-GRP", "AT621-GRP" ],
      "date" : 1649146817000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001298:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146817616318359,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1124,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001298/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146561030,
      "syssize" : 1124,
      "sysdate" : 1649146817000,
      "haslayout" : "1",
      "topparent" : "3703375",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3703375,
      "wordcount" : 96,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146817000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001298/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001298/1-0/?lang=en",
      "modified" : 1592476142000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146817616318359,
      "uri" : "https://developer.arm.com/documentation/ka001298/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How is a single Cortex-M23 core reset in a multi-core system?",
    "Uri" : "https://developer.arm.com/documentation/ka001298/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001298/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001298/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001298/1-0/en",
    "Excerpt" : "KBA Article ID: KA001298 Applies To: Cortex-M23, Cortex-M23 Safety Package, Cortex-M23 with ETM\\/MTB ... Answer In a single core system, the nHRESET signal can be asserted when there is an ...",
    "FirstSentences" : "KBA Article ID: KA001298 Applies To: Cortex-M23, Cortex-M23 Safety Package, Cortex-M23 with ETM\\/MTB Confidentiality: Customer non-confidential Summary How is a single Cortex-M23 core reset in a ..."
  }, {
    "title" : "Why does the Cortex-M33 generate a BUSY transaction type on HTRANS?",
    "uri" : "https://developer.arm.com/documentation/ka001050/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001050/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001050/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001050/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Why does the Cortex-M33 generate a BUSY transaction type on HTRANS? ",
      "document_number" : "ka001050",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3701565",
      "sysurihash" : "wG8R29AQ5xZTWUGL",
      "urihash" : "wG8R29AQ5xZTWUGL",
      "sysuri" : "https://developer.arm.com/documentation/ka001050/1-0/en",
      "systransactionid" : 864221,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1589289376000,
      "topparentid" : 3701565,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1589289476000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649146810000,
      "permanentid" : "d486df301f6c2e9ed375dd403a9e951f3bb08c735588640b39d40843eb92",
      "syslanguage" : [ "English" ],
      "itemid" : "5ebaa20470ad703af4083783",
      "transactionid" : 864221,
      "title" : "Why does the Cortex-M33 generate a BUSY transaction type on HTRANS? ",
      "products" : [ "AT623", "AT624", "AT624-GRP" ],
      "date" : 1649146810000,
      "confidentiality" : "Confidential",
      "document_id" : "ka001050:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146810189182234,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001050/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146557733,
      "syssize" : 63,
      "sysdate" : 1649146810000,
      "haslayout" : "1",
      "topparent" : "3701565",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3701565,
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
      "document_revision" : "1.2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146810000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001050/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001050/1-0/?lang=en",
      "modified" : 1589289476000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146810189182234,
      "uri" : "https://developer.arm.com/documentation/ka001050/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Why does the Cortex-M33 generate a BUSY transaction type on HTRANS?",
    "Uri" : "https://developer.arm.com/documentation/ka001050/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001050/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001050/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001050/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "C251: Failure to Handle sbit and Inline Assembly",
    "uri" : "https://developer.arm.com/documentation/ka002651/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002651/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002651/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002651/1-0/en",
    "excerpt" : "Article ID: KA002651 Applies To: C251 Development Tools Confidentiality: Customer Non-confidential ... CAUSE The Compiler has no idea what's going on in other source files, and so when it ...",
    "firstSentences" : "Article ID: KA002651 Applies To: C251 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C166 Version 3.12 and later C251 Version 2.14 and later ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "C251: Failure to Handle sbit and Inline Assembly ",
      "document_number" : "ka002651",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4522472",
      "sysurihash" : "KscvrJhn0yGVu8eG",
      "urihash" : "KscvrJhn0yGVu8eG",
      "sysuri" : "https://developer.arm.com/documentation/ka002651/1-0/en",
      "systransactionid" : 864221,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614688760000,
      "topparentid" : 4522472,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614688822000,
      "sysconcepts" : "PUBLIC definition ; C251 Development Tools Confidentiality ; assembler ; externs ; separate header ; global variable ; considerable lengths ; Customer Non-confidential Information",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "PUBLIC definition ; C251 Development Tools Confidentiality ; assembler ; externs ; separate header ; global variable ; considerable lengths ; Customer Non-confidential Information",
      "documenttype" : "html",
      "sysindexeddate" : 1649146805000,
      "permanentid" : "f6487ab15ae3f4191fc40295b59939f614c7b032faf3073a506f8722e1de",
      "syslanguage" : [ "English" ],
      "itemid" : "603e3236ee937942ba2feff9",
      "transactionid" : 864221,
      "title" : "C251: Failure to Handle sbit and Inline Assembly ",
      "products" : [ "A251", "CA251", "DK251" ],
      "date" : 1649146805000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002651:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146805275641203,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1177,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002651/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146517704,
      "syssize" : 1177,
      "sysdate" : 1649146805000,
      "haslayout" : "1",
      "topparent" : "4522472",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4522472,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 123,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C251 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146805000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002651/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002651/1-0/?lang=en",
      "modified" : 1614688822000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146805275641203,
      "uri" : "https://developer.arm.com/documentation/ka002651/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "C251: Failure to Handle sbit and Inline Assembly",
    "Uri" : "https://developer.arm.com/documentation/ka002651/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002651/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002651/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002651/1-0/en",
    "Excerpt" : "Article ID: KA002651 Applies To: C251 Development Tools Confidentiality: Customer Non-confidential ... CAUSE The Compiler has no idea what's going on in other source files, and so when it ...",
    "FirstSentences" : "Article ID: KA002651 Applies To: C251 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C166 Version 3.12 and later C251 Version 2.14 and later ..."
  }, {
    "title" : "RVDS 3.1 RealView ICE (RVI) and RealView Trace (RVT) Quickstart Tutorial",
    "uri" : "https://developer.arm.com/documentation/dai0175/a/en/pdf/RVDS_31_RVICE_RVTrace_Tutorial_v01.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dai0175/a/en/pdf/RVDS_31_RVICE_RVTrace_Tutorial_v01.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed0fd52ca06a95ce53f8492",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0175/a/en/pdf/RVDS_31_RVICE_RVTrace_Tutorial_v01.pdf",
    "excerpt" : "Aim ... FAQs (http://www.arm.com/support/devfaqsindex.html) ... RVDS 3.1. References to Linux in this tutorial apply to RHE4. Install the RealView Development Suite (RVDS) software",
    "firstSentences" : "RVDS 3.1 RealView ICE ... RealView Trace Quickstart Tutorial 250v02 Using RVI/RVD Tutorial 250v02 1 Contents Contents ... 2 Introduction ... 3 Section 1: RVDS and RVI Installation ... 4 Section 2: Preparing for ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "RVDS 3.1 RealView ICE (RVI) and RealView Trace (RVT) Quickstart Tutorial",
      "uri" : "https://developer.arm.com/documentation/dai0175/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dai0175/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dai0175/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0175/a/en",
      "excerpt" : "RVDS 3.1 RealView ICE (RVI) and RealView Trace (RVT) Quickstart Tutorial This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "RVDS 3.1 RealView ICE (RVI) and RealView Trace (RVT) Quickstart Tutorial This document is only available in a PDF version. Click Download to view. RVDS 3.1 RealView ICE (RVI) and RealView Trace ( ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "RVDS 3.1 RealView ICE (RVI) and RealView Trace (RVT) Quickstart Tutorial ",
        "document_number" : "dai0175",
        "document_version" : "a",
        "content_type" : "appNote",
        "systopparent" : "5020783",
        "sysurihash" : "8Gb4jOHXUgO6dcgs",
        "urihash" : "8Gb4jOHXUgO6dcgs",
        "sysuri" : "https://developer.arm.com/documentation/dai0175/a/en",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1254445261000,
        "topparentid" : 5020783,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590754642000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec733ce24a5e02d07b274d", "5fbba11bcd74e712c4497246|5fbba1208e527a03a85ed252", "5fbba162cd74e712c449725c|5fbba1208e527a03a85ed252", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5fbba1288e527a03a85ed256", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5fbba1288e527a03a85ed256" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649146787000,
        "permanentid" : "e805f44d0fa3b34d4fa391ca723a81c370186782a442f5b642a629f23e84",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed0fd52ca06a95ce53f8490",
        "transactionid" : 864220,
        "title" : "RVDS 3.1 RealView ICE (RVI) and RealView Trace (RVT) Quickstart Tutorial ",
        "products" : [ "RealView Development Suite" ],
        "date" : 1649146787000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dai0175:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146787851616976,
        "navigationhierarchiescontenttype" : "Application Note",
        "size" : 246,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dai0175/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146500504,
        "syssize" : 246,
        "sysdate" : 1649146787000,
        "haslayout" : "1",
        "topparent" : "5020783",
        "label_version" : "3.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5020783,
        "content_description" : "This tutorial will get you started using RealView ICE (RVI) and RealView Trace (RVT) hardware with RealView Debugger (RVD) software.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Legacy Tools|RealView Development Suite", "Debug Tools|Legacy Debug Tools", "Tools Licensing|Legacy Debug Tools", "Compilers|Embedded Compilers|Legacy Embedded Compilers", "Tools Licensing|Embedded Compilers|Legacy Embedded Compilers" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|RealView Development Suite" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146787000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dai0175/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dai0175/a/?lang=en",
        "modified" : 1638524067000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146787851616976,
        "uri" : "https://developer.arm.com/documentation/dai0175/a/en",
        "syscollection" : "default"
      },
      "Title" : "RVDS 3.1 RealView ICE (RVI) and RealView Trace (RVT) Quickstart Tutorial",
      "Uri" : "https://developer.arm.com/documentation/dai0175/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dai0175/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dai0175/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0175/a/en",
      "Excerpt" : "RVDS 3.1 RealView ICE (RVI) and RealView Trace (RVT) Quickstart Tutorial This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "RVDS 3.1 RealView ICE (RVI) and RealView Trace (RVT) Quickstart Tutorial This document is only available in a PDF version. Click Download to view. RVDS 3.1 RealView ICE (RVI) and RealView Trace ( ..."
    },
    "childResults" : [ {
      "title" : "RVDS 3.1 RealView ICE (RVI) and RealView Trace (RVT) Quickstart Tutorial",
      "uri" : "https://developer.arm.com/documentation/dai0175/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dai0175/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dai0175/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0175/a/en",
      "excerpt" : "RVDS 3.1 RealView ICE (RVI) and RealView Trace (RVT) Quickstart Tutorial This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "RVDS 3.1 RealView ICE (RVI) and RealView Trace (RVT) Quickstart Tutorial This document is only available in a PDF version. Click Download to view. RVDS 3.1 RealView ICE (RVI) and RealView Trace ( ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "RVDS 3.1 RealView ICE (RVI) and RealView Trace (RVT) Quickstart Tutorial ",
        "document_number" : "dai0175",
        "document_version" : "a",
        "content_type" : "appNote",
        "systopparent" : "5020783",
        "sysurihash" : "8Gb4jOHXUgO6dcgs",
        "urihash" : "8Gb4jOHXUgO6dcgs",
        "sysuri" : "https://developer.arm.com/documentation/dai0175/a/en",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1254445261000,
        "topparentid" : 5020783,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590754642000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec733ce24a5e02d07b274d", "5fbba11bcd74e712c4497246|5fbba1208e527a03a85ed252", "5fbba162cd74e712c449725c|5fbba1208e527a03a85ed252", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5fbba1288e527a03a85ed256", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5fbba1288e527a03a85ed256" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649146787000,
        "permanentid" : "e805f44d0fa3b34d4fa391ca723a81c370186782a442f5b642a629f23e84",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed0fd52ca06a95ce53f8490",
        "transactionid" : 864220,
        "title" : "RVDS 3.1 RealView ICE (RVI) and RealView Trace (RVT) Quickstart Tutorial ",
        "products" : [ "RealView Development Suite" ],
        "date" : 1649146787000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dai0175:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146787851616976,
        "navigationhierarchiescontenttype" : "Application Note",
        "size" : 246,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dai0175/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146500504,
        "syssize" : 246,
        "sysdate" : 1649146787000,
        "haslayout" : "1",
        "topparent" : "5020783",
        "label_version" : "3.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5020783,
        "content_description" : "This tutorial will get you started using RealView ICE (RVI) and RealView Trace (RVT) hardware with RealView Debugger (RVD) software.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Legacy Tools|RealView Development Suite", "Debug Tools|Legacy Debug Tools", "Tools Licensing|Legacy Debug Tools", "Compilers|Embedded Compilers|Legacy Embedded Compilers", "Tools Licensing|Embedded Compilers|Legacy Embedded Compilers" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|RealView Development Suite" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146787000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dai0175/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dai0175/a/?lang=en",
        "modified" : 1638524067000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146787851616976,
        "uri" : "https://developer.arm.com/documentation/dai0175/a/en",
        "syscollection" : "default"
      },
      "Title" : "RVDS 3.1 RealView ICE (RVI) and RealView Trace (RVT) Quickstart Tutorial",
      "Uri" : "https://developer.arm.com/documentation/dai0175/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dai0175/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dai0175/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0175/a/en",
      "Excerpt" : "RVDS 3.1 RealView ICE (RVI) and RealView Trace (RVT) Quickstart Tutorial This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "RVDS 3.1 RealView ICE (RVI) and RealView Trace (RVT) Quickstart Tutorial This document is only available in a PDF version. Click Download to view. RVDS 3.1 RealView ICE (RVI) and RealView Trace ( ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "RVDS 3.1 RealView ICE (RVI) and RealView Trace (RVT) Quickstart Tutorial ",
      "document_number" : "dai0175",
      "document_version" : "a",
      "content_type" : "appNote",
      "systopparent" : "5020783",
      "sysauthor" : "rmurrant",
      "sysurihash" : "VoKZ0pjAYðii2ñ4s",
      "urihash" : "VoKZ0pjAYðii2ñ4s",
      "sysuri" : "https://developer.arm.com/documentation/dai0175/a/en/pdf/RVDS_31_RVICE_RVTrace_Tutorial_v01.pdf",
      "systransactionid" : 864220,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1254445261000,
      "topparentid" : 5020783,
      "numberofpages" : 54,
      "sysconcepts" : "target ; images ; connections ; instructions ; tracepoints ; right-clicking ; RealView ICE ; scan chain ; scatter files ; rvi ; JTAG ; MICTOR connectors ; Enterprise Linux ; memory map ; documentation ; installation",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec72f6e24a5e02d07b2743|5eec733ce24a5e02d07b274d", "5fbba11bcd74e712c4497246|5fbba1208e527a03a85ed252", "5fbba162cd74e712c449725c|5fbba1208e527a03a85ed252", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5fbba1288e527a03a85ed256", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5fbba1288e527a03a85ed256" ],
      "attachmentparentid" : 5020783,
      "parentitem" : "5ed0fd52ca06a95ce53f8490",
      "concepts" : "target ; images ; connections ; instructions ; tracepoints ; right-clicking ; RealView ICE ; scan chain ; scatter files ; rvi ; JTAG ; MICTOR connectors ; Enterprise Linux ; memory map ; documentation ; installation",
      "documenttype" : "pdf",
      "isattachment" : "5020783",
      "sysindexeddate" : 1649146792000,
      "permanentid" : "246d3b2f4dfd9da49878303f89262604e6e41cb09c3837781088c4226cd5",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed0fd52ca06a95ce53f8492",
      "transactionid" : 864220,
      "title" : "RVDS 3.1 RealView ICE (RVI) and RealView Trace (RVT) Quickstart Tutorial ",
      "date" : 1649146792000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dai0175:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146792205944112,
      "sysisattachment" : "5020783",
      "navigationhierarchiescontenttype" : "Application Note",
      "sysattachmentparentid" : 5020783,
      "size" : 4723588,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed0fd52ca06a95ce53f8492",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146502385,
      "syssize" : 4723588,
      "sysdate" : 1649146792000,
      "topparent" : "5020783",
      "author" : "rmurrant",
      "label_version" : "3.1",
      "systopparentid" : 5020783,
      "content_description" : "This tutorial will get you started using RealView ICE (RVI) and RealView Trace (RVT) hardware with RealView Debugger (RVD) software.",
      "wordcount" : 1131,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Legacy Tools|RealView Development Suite", "Debug Tools|Legacy Debug Tools", "Tools Licensing|Legacy Debug Tools", "Compilers|Embedded Compilers|Legacy Embedded Compilers", "Tools Licensing|Embedded Compilers|Legacy Embedded Compilers" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Legacy Tools", "Tools and Software|Legacy Tools|RealView Development Suite" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146792000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed0fd52ca06a95ce53f8492",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146792205944112,
      "uri" : "https://developer.arm.com/documentation/dai0175/a/en/pdf/RVDS_31_RVICE_RVTrace_Tutorial_v01.pdf",
      "syscollection" : "default"
    },
    "Title" : "RVDS 3.1 RealView ICE (RVI) and RealView Trace (RVT) Quickstart Tutorial",
    "Uri" : "https://developer.arm.com/documentation/dai0175/a/en/pdf/RVDS_31_RVICE_RVTrace_Tutorial_v01.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dai0175/a/en/pdf/RVDS_31_RVICE_RVTrace_Tutorial_v01.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed0fd52ca06a95ce53f8492",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0175/a/en/pdf/RVDS_31_RVICE_RVTrace_Tutorial_v01.pdf",
    "Excerpt" : "Aim ... FAQs (http://www.arm.com/support/devfaqsindex.html) ... RVDS 3.1. References to Linux in this tutorial apply to RHE4. Install the RealView Development Suite (RVDS) software",
    "FirstSentences" : "RVDS 3.1 RealView ICE ... RealView Trace Quickstart Tutorial 250v02 Using RVI/RVD Tutorial 250v02 1 Contents Contents ... 2 Introduction ... 3 Section 1: RVDS and RVI Installation ... 4 Section 2: Preparing for ..."
  }, {
    "title" : "How a GIC works",
    "uri" : "https://developer.arm.com/documentation/dai0176/c/en/Hardware-Description/How-a-GIC-works",
    "printableUri" : "https://developer.arm.com/documentation/dai0176/c/en/Hardware-Description/How-a-GIC-works",
    "clickUri" : "https://developer.arm.com/documentation/dai0176/c/Hardware-Description/How-a-GIC-works?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0176/c/en/Hardware-Description/How-a-GIC-works",
    "excerpt" : "Figure 3. ... Think of it as a 'pre-emption mask' register. ... Figure 5. Interrupt priority calculation The finite state machine (FSM) is for each interrupt ... How a GIC works Arm11",
    "firstSentences" : ". How a GIC works The GIC is split into two halves: a 'distributor' and 'CPU interface'. In the ARM11 MPCore test chip there is one distributor and 4 CPU interfaces, one for each CPU in the MPCore.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Interrupts on MPCore Development Boards",
      "uri" : "https://developer.arm.com/documentation/dai0176/c/en",
      "printableUri" : "https://developer.arm.com/documentation/dai0176/c/en",
      "clickUri" : "https://developer.arm.com/documentation/dai0176/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0176/c/en",
      "excerpt" : "Application Note 176 Interrupts on MPCore Development Boards Copyright 2006, 2007. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "Application Note 176 Interrupts on MPCore Development Boards Copyright 2006, 2007. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with and are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Interrupts on MPCore Development Boards ",
        "document_number" : "dai0176",
        "document_version" : "c",
        "content_type" : "appNote",
        "systopparent" : "5023958",
        "sysurihash" : "zVi7WmZQYEVBñMfs",
        "urihash" : "zVi7WmZQYEVBñMfs",
        "sysuri" : "https://developer.arm.com/documentation/dai0176/c/en",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1191200461000,
        "topparentid" : 5023958,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594030791000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146779000,
        "permanentid" : "7269e0f21ec78dc43f067c546c8d119aff6bba23e8776c06c45eee368e9e",
        "syslanguage" : [ "English" ],
        "itemid" : "5f02fac7cafe527e86f5b868",
        "transactionid" : 864220,
        "title" : "Interrupts on MPCore Development Boards ",
        "products" : [ "Arm11" ],
        "date" : 1649146779000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dai0176:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146779810553374,
        "navigationhierarchiescontenttype" : "Application Note",
        "size" : 1946,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dai0176/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146392721,
        "syssize" : 1946,
        "sysdate" : 1649146779000,
        "haslayout" : "1",
        "topparent" : "5023958",
        "label_version" : "c",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5023958,
        "content_description" : "This application note explains how to use interrupts on our MPCore development boards.",
        "wordcount" : 154,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146779000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dai0176/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dai0176/c/?lang=en",
        "modified" : 1638524121000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146779810553374,
        "uri" : "https://developer.arm.com/documentation/dai0176/c/en",
        "syscollection" : "default"
      },
      "Title" : "Interrupts on MPCore Development Boards",
      "Uri" : "https://developer.arm.com/documentation/dai0176/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dai0176/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/dai0176/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0176/c/en",
      "Excerpt" : "Application Note 176 Interrupts on MPCore Development Boards Copyright 2006, 2007. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "Application Note 176 Interrupts on MPCore Development Boards Copyright 2006, 2007. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with and are registered ..."
    },
    "childResults" : [ {
      "title" : "Interrupts on MPCore Development Boards",
      "uri" : "https://developer.arm.com/documentation/dai0176/c/en/pdf/AN176_MPCore_interrupts.pdf",
      "printableUri" : "https://developer.arm.com/documentation/dai0176/c/en/pdf/AN176_MPCore_interrupts.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5f02fac7cafe527e86f5b87f",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0176/c/en/pdf/AN176_MPCore_interrupts.pdf",
      "excerpt" : "Application Note 176 ... This application note explains how to use interrupts on our MPCore development boards ... The Interrupt Distributor is also used in the EB where it is called a Generic ...",
      "firstSentences" : "Application Note 176 Interrupts on MPCore Development Boards Copyright © 2006, 2007. All rights reserved. ARM DAI 0176C Released on: 28 March, 2007 Application Note 176 2 Application Note 176",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Interrupts on MPCore Development Boards",
        "uri" : "https://developer.arm.com/documentation/dai0176/c/en",
        "printableUri" : "https://developer.arm.com/documentation/dai0176/c/en",
        "clickUri" : "https://developer.arm.com/documentation/dai0176/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0176/c/en",
        "excerpt" : "Application Note 176 Interrupts on MPCore Development Boards Copyright 2006, 2007. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "Application Note 176 Interrupts on MPCore Development Boards Copyright 2006, 2007. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with and are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Interrupts on MPCore Development Boards ",
          "document_number" : "dai0176",
          "document_version" : "c",
          "content_type" : "appNote",
          "systopparent" : "5023958",
          "sysurihash" : "zVi7WmZQYEVBñMfs",
          "urihash" : "zVi7WmZQYEVBñMfs",
          "sysuri" : "https://developer.arm.com/documentation/dai0176/c/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1191200461000,
          "topparentid" : 5023958,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594030791000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146779000,
          "permanentid" : "7269e0f21ec78dc43f067c546c8d119aff6bba23e8776c06c45eee368e9e",
          "syslanguage" : [ "English" ],
          "itemid" : "5f02fac7cafe527e86f5b868",
          "transactionid" : 864220,
          "title" : "Interrupts on MPCore Development Boards ",
          "products" : [ "Arm11" ],
          "date" : 1649146779000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dai0176:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146779810553374,
          "navigationhierarchiescontenttype" : "Application Note",
          "size" : 1946,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dai0176/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146392721,
          "syssize" : 1946,
          "sysdate" : 1649146779000,
          "haslayout" : "1",
          "topparent" : "5023958",
          "label_version" : "c",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5023958,
          "content_description" : "This application note explains how to use interrupts on our MPCore development boards.",
          "wordcount" : 154,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146779000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dai0176/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dai0176/c/?lang=en",
          "modified" : 1638524121000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146779810553374,
          "uri" : "https://developer.arm.com/documentation/dai0176/c/en",
          "syscollection" : "default"
        },
        "Title" : "Interrupts on MPCore Development Boards",
        "Uri" : "https://developer.arm.com/documentation/dai0176/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dai0176/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/dai0176/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0176/c/en",
        "Excerpt" : "Application Note 176 Interrupts on MPCore Development Boards Copyright 2006, 2007. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "Application Note 176 Interrupts on MPCore Development Boards Copyright 2006, 2007. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with and are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Interrupts on MPCore Development Boards ",
        "document_number" : "dai0176",
        "document_version" : "c",
        "content_type" : "appNote",
        "systopparent" : "5023958",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "PRJZkS3ðwouMzByr",
        "urihash" : "PRJZkS3ðwouMzByr",
        "sysuri" : "https://developer.arm.com/documentation/dai0176/c/en/pdf/AN176_MPCore_interrupts.pdf",
        "systransactionid" : 864220,
        "copyright" : "Copyright © 2006, 2007. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1191200461000,
        "topparentid" : 5023958,
        "numberofpages" : 32,
        "sysconcepts" : "controllers ; distributor ; registers ; CPU ; priority ; pre-emption ; test chip ; ARM11 MPCore ; legacy mode ; block diagram ; Logic Tile ; development boards ; GIC ; EB ; Core Tile ; FIQ",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 5023958,
        "parentitem" : "5f02fac7cafe527e86f5b868",
        "concepts" : "controllers ; distributor ; registers ; CPU ; priority ; pre-emption ; test chip ; ARM11 MPCore ; legacy mode ; block diagram ; Logic Tile ; development boards ; GIC ; EB ; Core Tile ; FIQ",
        "documenttype" : "pdf",
        "isattachment" : "5023958",
        "sysindexeddate" : 1649146783000,
        "permanentid" : "8f64584804180786fb1ba48dded92e73966716f1c290a9733ecbc5164deb",
        "syslanguage" : [ "English" ],
        "itemid" : "5f02fac7cafe527e86f5b87f",
        "transactionid" : 864220,
        "title" : "Interrupts on MPCore Development Boards ",
        "date" : 1649146783000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dai0176:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146783513385758,
        "sysisattachment" : "5023958",
        "navigationhierarchiescontenttype" : "Application Note",
        "sysattachmentparentid" : 5023958,
        "size" : 283246,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5f02fac7cafe527e86f5b87f",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146394104,
        "syssize" : 283246,
        "sysdate" : 1649146783000,
        "topparent" : "5023958",
        "author" : "ARM Limited",
        "label_version" : "c",
        "systopparentid" : 5023958,
        "content_description" : "This application note explains how to use interrupts on our MPCore development boards.",
        "wordcount" : 1230,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146783000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5f02fac7cafe527e86f5b87f",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146783513385758,
        "uri" : "https://developer.arm.com/documentation/dai0176/c/en/pdf/AN176_MPCore_interrupts.pdf",
        "syscollection" : "default"
      },
      "Title" : "Interrupts on MPCore Development Boards",
      "Uri" : "https://developer.arm.com/documentation/dai0176/c/en/pdf/AN176_MPCore_interrupts.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/dai0176/c/en/pdf/AN176_MPCore_interrupts.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5f02fac7cafe527e86f5b87f",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0176/c/en/pdf/AN176_MPCore_interrupts.pdf",
      "Excerpt" : "Application Note 176 ... This application note explains how to use interrupts on our MPCore development boards ... The Interrupt Distributor is also used in the EB where it is called a Generic ...",
      "FirstSentences" : "Application Note 176 Interrupts on MPCore Development Boards Copyright © 2006, 2007. All rights reserved. ARM DAI 0176C Released on: 28 March, 2007 Application Note 176 2 Application Note 176"
    }, {
      "title" : "Interrupts on MPCore Development Boards",
      "uri" : "https://developer.arm.com/documentation/dai0176/c/en",
      "printableUri" : "https://developer.arm.com/documentation/dai0176/c/en",
      "clickUri" : "https://developer.arm.com/documentation/dai0176/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0176/c/en",
      "excerpt" : "Application Note 176 Interrupts on MPCore Development Boards Copyright 2006, 2007. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "Application Note 176 Interrupts on MPCore Development Boards Copyright 2006, 2007. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with and are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Interrupts on MPCore Development Boards ",
        "document_number" : "dai0176",
        "document_version" : "c",
        "content_type" : "appNote",
        "systopparent" : "5023958",
        "sysurihash" : "zVi7WmZQYEVBñMfs",
        "urihash" : "zVi7WmZQYEVBñMfs",
        "sysuri" : "https://developer.arm.com/documentation/dai0176/c/en",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1191200461000,
        "topparentid" : 5023958,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594030791000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146779000,
        "permanentid" : "7269e0f21ec78dc43f067c546c8d119aff6bba23e8776c06c45eee368e9e",
        "syslanguage" : [ "English" ],
        "itemid" : "5f02fac7cafe527e86f5b868",
        "transactionid" : 864220,
        "title" : "Interrupts on MPCore Development Boards ",
        "products" : [ "Arm11" ],
        "date" : 1649146779000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dai0176:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146779810553374,
        "navigationhierarchiescontenttype" : "Application Note",
        "size" : 1946,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dai0176/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146392721,
        "syssize" : 1946,
        "sysdate" : 1649146779000,
        "haslayout" : "1",
        "topparent" : "5023958",
        "label_version" : "c",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5023958,
        "content_description" : "This application note explains how to use interrupts on our MPCore development boards.",
        "wordcount" : 154,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146779000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dai0176/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dai0176/c/?lang=en",
        "modified" : 1638524121000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146779810553374,
        "uri" : "https://developer.arm.com/documentation/dai0176/c/en",
        "syscollection" : "default"
      },
      "Title" : "Interrupts on MPCore Development Boards",
      "Uri" : "https://developer.arm.com/documentation/dai0176/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dai0176/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/dai0176/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0176/c/en",
      "Excerpt" : "Application Note 176 Interrupts on MPCore Development Boards Copyright 2006, 2007. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "Application Note 176 Interrupts on MPCore Development Boards Copyright 2006, 2007. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with and are registered ..."
    }, {
      "title" : "Primary Interrupt Controller",
      "uri" : "https://developer.arm.com/documentation/dai0176/c/en/Hardware-Description/Primary-Interrupt-Controller",
      "printableUri" : "https://developer.arm.com/documentation/dai0176/c/en/Hardware-Description/Primary-Interrupt-Controller",
      "clickUri" : "https://developer.arm.com/documentation/dai0176/c/Hardware-Description/Primary-Interrupt-Controller?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0176/c/en/Hardware-Description/Primary-Interrupt-Controller",
      "excerpt" : ". Primary Interrupt Controller This section describes the interrupts input to the primary ... There are: 32 'internal' interrupts 'private' to each CPU. ... Primary Interrupt Controller Arm11",
      "firstSentences" : ". Primary Interrupt Controller This section describes the interrupts input to the primary interrupt controller. There are: 32 'internal' interrupts 'private' to each CPU. Internal means the source ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Interrupts on MPCore Development Boards",
        "uri" : "https://developer.arm.com/documentation/dai0176/c/en",
        "printableUri" : "https://developer.arm.com/documentation/dai0176/c/en",
        "clickUri" : "https://developer.arm.com/documentation/dai0176/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0176/c/en",
        "excerpt" : "Application Note 176 Interrupts on MPCore Development Boards Copyright 2006, 2007. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "Application Note 176 Interrupts on MPCore Development Boards Copyright 2006, 2007. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with and are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Interrupts on MPCore Development Boards ",
          "document_number" : "dai0176",
          "document_version" : "c",
          "content_type" : "appNote",
          "systopparent" : "5023958",
          "sysurihash" : "zVi7WmZQYEVBñMfs",
          "urihash" : "zVi7WmZQYEVBñMfs",
          "sysuri" : "https://developer.arm.com/documentation/dai0176/c/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1191200461000,
          "topparentid" : 5023958,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594030791000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146779000,
          "permanentid" : "7269e0f21ec78dc43f067c546c8d119aff6bba23e8776c06c45eee368e9e",
          "syslanguage" : [ "English" ],
          "itemid" : "5f02fac7cafe527e86f5b868",
          "transactionid" : 864220,
          "title" : "Interrupts on MPCore Development Boards ",
          "products" : [ "Arm11" ],
          "date" : 1649146779000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dai0176:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146779810553374,
          "navigationhierarchiescontenttype" : "Application Note",
          "size" : 1946,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dai0176/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146392721,
          "syssize" : 1946,
          "sysdate" : 1649146779000,
          "haslayout" : "1",
          "topparent" : "5023958",
          "label_version" : "c",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5023958,
          "content_description" : "This application note explains how to use interrupts on our MPCore development boards.",
          "wordcount" : 154,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146779000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dai0176/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dai0176/c/?lang=en",
          "modified" : 1638524121000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146779810553374,
          "uri" : "https://developer.arm.com/documentation/dai0176/c/en",
          "syscollection" : "default"
        },
        "Title" : "Interrupts on MPCore Development Boards",
        "Uri" : "https://developer.arm.com/documentation/dai0176/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dai0176/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/dai0176/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0176/c/en",
        "Excerpt" : "Application Note 176 Interrupts on MPCore Development Boards Copyright 2006, 2007. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "Application Note 176 Interrupts on MPCore Development Boards Copyright 2006, 2007. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with and are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Primary Interrupt Controller ",
        "document_number" : "dai0176",
        "document_version" : "c",
        "content_type" : "appNote",
        "systopparent" : "5023958",
        "sysurihash" : "bv5GAQC14Vvvnsan",
        "urihash" : "bv5GAQC14Vvvnsan",
        "sysuri" : "https://developer.arm.com/documentation/dai0176/c/en/Hardware-Description/Primary-Interrupt-Controller",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1191200461000,
        "topparentid" : 5023958,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594030791000,
        "sysconcepts" : "MPCore ; CPU ; test chip ; own ; controller ; INT ; private ; monitor unit ; inter-processor ; watchdog ; interrupt-driven communication ; L2 cache ; Core Tile ; register ; increment ; Internal",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 5023958,
        "parentitem" : "5f02fac7cafe527e86f5b868",
        "concepts" : "MPCore ; CPU ; test chip ; own ; controller ; INT ; private ; monitor unit ; inter-processor ; watchdog ; interrupt-driven communication ; L2 cache ; Core Tile ; register ; increment ; Internal",
        "documenttype" : "html",
        "isattachment" : "5023958",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146777000,
        "permanentid" : "a2a84182acf4a162d668dcb18c570e0a42e228ca1ec9e6e34b04cb9ac21f",
        "syslanguage" : [ "English" ],
        "itemid" : "5f02fac7cafe527e86f5b86e",
        "transactionid" : 864220,
        "title" : "Primary Interrupt Controller ",
        "products" : [ "Arm11" ],
        "date" : 1649146777000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dai0176:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146777906535034,
        "sysisattachment" : "5023958",
        "navigationhierarchiescontenttype" : "Application Note",
        "sysattachmentparentid" : 5023958,
        "size" : 1917,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dai0176/c/Hardware-Description/Primary-Interrupt-Controller?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146392721,
        "syssize" : 1917,
        "sysdate" : 1649146777000,
        "haslayout" : "1",
        "topparent" : "5023958",
        "label_version" : "c",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5023958,
        "content_description" : "This application note explains how to use interrupts on our MPCore development boards.",
        "wordcount" : 160,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146777000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dai0176/c/Hardware-Description/Primary-Interrupt-Controller?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dai0176/c/Hardware-Description/Primary-Interrupt-Controller?lang=en",
        "modified" : 1638524121000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146777906535034,
        "uri" : "https://developer.arm.com/documentation/dai0176/c/en/Hardware-Description/Primary-Interrupt-Controller",
        "syscollection" : "default"
      },
      "Title" : "Primary Interrupt Controller",
      "Uri" : "https://developer.arm.com/documentation/dai0176/c/en/Hardware-Description/Primary-Interrupt-Controller",
      "PrintableUri" : "https://developer.arm.com/documentation/dai0176/c/en/Hardware-Description/Primary-Interrupt-Controller",
      "ClickUri" : "https://developer.arm.com/documentation/dai0176/c/Hardware-Description/Primary-Interrupt-Controller?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0176/c/en/Hardware-Description/Primary-Interrupt-Controller",
      "Excerpt" : ". Primary Interrupt Controller This section describes the interrupts input to the primary ... There are: 32 'internal' interrupts 'private' to each CPU. ... Primary Interrupt Controller Arm11",
      "FirstSentences" : ". Primary Interrupt Controller This section describes the interrupts input to the primary interrupt controller. There are: 32 'internal' interrupts 'private' to each CPU. Internal means the source ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How a GIC works ",
      "document_number" : "dai0176",
      "document_version" : "c",
      "content_type" : "appNote",
      "systopparent" : "5023958",
      "sysurihash" : "ikðQfbpplammFNd1",
      "urihash" : "ikðQfbpplammFNd1",
      "sysuri" : "https://developer.arm.com/documentation/dai0176/c/en/Hardware-Description/How-a-GIC-works",
      "systransactionid" : 864220,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1191200461000,
      "topparentid" : 5023958,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594030791000,
      "sysconcepts" : "GIC ; CPU ; diagram ; distributor ; ARM11 ; priority ; pre-emption ; calculation ; servicing ; state machine ; keep track ; development boards ; private bus ; test chip ; higher-priority ; controller",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
      "attachmentparentid" : 5023958,
      "parentitem" : "5f02fac7cafe527e86f5b868",
      "concepts" : "GIC ; CPU ; diagram ; distributor ; ARM11 ; priority ; pre-emption ; calculation ; servicing ; state machine ; keep track ; development boards ; private bus ; test chip ; higher-priority ; controller",
      "documenttype" : "html",
      "isattachment" : "5023958",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146783000,
      "permanentid" : "6308eb99dec944605600562d6843534699697448900b5fd6f0e7641b3186",
      "syslanguage" : [ "English" ],
      "itemid" : "5f02fac7cafe527e86f5b86d",
      "transactionid" : 864220,
      "title" : "How a GIC works ",
      "products" : [ "Arm11" ],
      "date" : 1649146783000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dai0176:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146783604289220,
      "sysisattachment" : "5023958",
      "navigationhierarchiescontenttype" : "Application Note",
      "sysattachmentparentid" : 5023958,
      "size" : 2659,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dai0176/c/Hardware-Description/How-a-GIC-works?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146392721,
      "syssize" : 2659,
      "sysdate" : 1649146783000,
      "haslayout" : "1",
      "topparent" : "5023958",
      "label_version" : "c",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5023958,
      "content_description" : "This application note explains how to use interrupts on our MPCore development boards.",
      "wordcount" : 189,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146783000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dai0176/c/Hardware-Description/How-a-GIC-works?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dai0176/c/Hardware-Description/How-a-GIC-works?lang=en",
      "modified" : 1638524121000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146783604289220,
      "uri" : "https://developer.arm.com/documentation/dai0176/c/en/Hardware-Description/How-a-GIC-works",
      "syscollection" : "default"
    },
    "Title" : "How a GIC works",
    "Uri" : "https://developer.arm.com/documentation/dai0176/c/en/Hardware-Description/How-a-GIC-works",
    "PrintableUri" : "https://developer.arm.com/documentation/dai0176/c/en/Hardware-Description/How-a-GIC-works",
    "ClickUri" : "https://developer.arm.com/documentation/dai0176/c/Hardware-Description/How-a-GIC-works?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0176/c/en/Hardware-Description/How-a-GIC-works",
    "Excerpt" : "Figure 3. ... Think of it as a 'pre-emption mask' register. ... Figure 5. Interrupt priority calculation The finite state machine (FSM) is for each interrupt ... How a GIC works Arm11",
    "FirstSentences" : ". How a GIC works The GIC is split into two halves: a 'distributor' and 'CPU interface'. In the ARM11 MPCore test chip there is one distributor and 4 CPU interfaces, one for each CPU in the MPCore."
  }, {
    "title" : "UVISION DEBUGGER: Simulating Reset of Infineon XC16x Devices",
    "uri" : "https://developer.arm.com/documentation/ka004390/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004390/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004390/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004390/1-0/en",
    "excerpt" : "ALE: This VTREG is the state of the ALE pin. ... NMIPIN: This VTREG is the state of the NMI pin. ... SEE ALSO C166: Setting Simulator Options for Debugging a C166 Device UVISION DEBUGGER: ...",
    "firstSentences" : "Article ID: KA004390 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C166 Version 4.22 or newer QUESTION Is it possible to ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "UVISION DEBUGGER: Simulating Reset of Infineon XC16x Devices ",
      "document_number" : "ka004390",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4524428",
      "sysurihash" : "t5KdrryQ4IlPdWeW",
      "urihash" : "t5KdrryQ4IlPdWeW",
      "sysuri" : "https://developer.arm.com/documentation/ka004390/1-0/en",
      "systransactionid" : 864306,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1619466492000,
      "topparentid" : 4524428,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1619466545000,
      "sysconcepts" : "on-chip ROM ; reset ; u00B5Vision ; causes code ; EA pin ; VTREG ; chip",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "on-chip ROM ; reset ; u00B5Vision ; causes code ; EA pin ; VTREG ; chip",
      "documenttype" : "html",
      "sysindexeddate" : 1649150970000,
      "permanentid" : "56c565ae3cea3a55db706469b28f5341cd4f1b10825d372c5541f800ed3d",
      "syslanguage" : [ "English" ],
      "itemid" : "6087193185368c4c2b1c1c63",
      "transactionid" : 864306,
      "title" : "UVISION DEBUGGER: Simulating Reset of Infineon XC16x Devices ",
      "products" : [ "A166", "CA166", "PK166" ],
      "date" : 1649150970000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004390:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150970537782015,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1837,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004390/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150905260,
      "syssize" : 1837,
      "sysdate" : 1649150970000,
      "haslayout" : "1",
      "topparent" : "4524428",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4524428,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 138,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C166 Development Tools" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150970000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004390/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004390/1-0/?lang=en",
      "modified" : 1619466545000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150970537782015,
      "uri" : "https://developer.arm.com/documentation/ka004390/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "UVISION DEBUGGER: Simulating Reset of Infineon XC16x Devices",
    "Uri" : "https://developer.arm.com/documentation/ka004390/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004390/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004390/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004390/1-0/en",
    "Excerpt" : "ALE: This VTREG is the state of the ALE pin. ... NMIPIN: This VTREG is the state of the NMI pin. ... SEE ALSO C166: Setting Simulator Options for Debugging a C166 Device UVISION DEBUGGER: ...",
    "FirstSentences" : "Article ID: KA004390 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C166 Version 4.22 or newer QUESTION Is it possible to ..."
  }, {
    "title" : "CP2K molecular dynamics simulation code",
    "uri" : "https://developer.arm.com/documentation/102720/1905/en/CP2K-molecular-dynamics-simulation-code",
    "printableUri" : "https://developer.arm.com/documentation/102720/1905/en/CP2K-molecular-dynamics-simulation-code",
    "clickUri" : "https://developer.arm.com/documentation/102720/1905/CP2K-molecular-dynamics-simulation-code?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102720/1905/en/CP2K-molecular-dynamics-simulation-code",
    "excerpt" : "CP2K molecular dynamics simulation code The proportion of time spent waiting for memory ... A source-level profiler such as Arm Map can help. ... This run only used 7% of the peak node memory.",
    "firstSentences" : "CP2K molecular dynamics simulation code The proportion of time spent waiting for memory accesses is high, so improving this is one optimization target. A source-level profiler such as Arm Map can ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Characterizing HPC codes with Performance Reports",
      "uri" : "https://developer.arm.com/documentation/102720/1905/en",
      "printableUri" : "https://developer.arm.com/documentation/102720/1905/en",
      "clickUri" : "https://developer.arm.com/documentation/102720/1905/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102720/1905/en",
      "excerpt" : "Characterizing HPC codes with Arm Performance Reports In the following examples, we are going to look at four ... Each case has its own unique pattern visible with Arm Performance Reports.",
      "firstSentences" : "Characterizing HPC codes with Arm Performance Reports In the following examples, we are going to look at four different runs of CP2K and HPL at 256 processes, both with and without problems. Each ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Characterizing HPC codes with Performance Reports ",
        "document_number" : "102720",
        "document_version" : "1905",
        "content_type" : "Tutorial",
        "systopparent" : "4796862",
        "sysurihash" : "eðyacV0oVncPAr6t",
        "urihash" : "eðyacV0oVncPAr6t",
        "sysuri" : "https://developer.arm.com/documentation/102720/1905/en",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1628208060000,
        "topparentid" : 4796862,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1643910405000,
        "sysconcepts" : "Performance Reports ; memory ; CP2K ; MPI communications ; lower scale ; peak node ; load imbalance ; inefficient messages ; source-level profiler ; optimization target ; dynamics simulation ; pattern visible ; applications",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec71e3e24a5e02d07b26f6|5eec71e3e24a5e02d07b26f7|5eec721fe24a5e02d07b26fc" ],
        "concepts" : "Performance Reports ; memory ; CP2K ; MPI communications ; lower scale ; peak node ; load imbalance ; inefficient messages ; source-level profiler ; optimization target ; dynamics simulation ; pattern visible ; applications",
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649146776000,
        "permanentid" : "b7d68322d2534cc4cf75207d20ce15ad313fa28bb98f00fd2cf5e72322ee",
        "syslanguage" : [ "English" ],
        "itemid" : "61fc15052dd99944d05149b2",
        "transactionid" : 864220,
        "title" : "Characterizing HPC codes with Performance Reports ",
        "products" : [ "Arm Forge", "Arm Allinea Studio", "Arm Performance Reports" ],
        "date" : 1649146776000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102720:1905:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146776900807004,
        "navigationhierarchiescontenttype" : "Tutorial",
        "size" : 1121,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102720/1905/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146382331,
        "syssize" : 1121,
        "sysdate" : 1649146776000,
        "haslayout" : "1",
        "topparent" : "4796862",
        "label_version" : "19.05",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4796862,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "Learn to understand how Arm Performance Reports can be used to characterize applications and diagnose abnormal behavior.",
        "wordcount" : 130,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Cross-platform tools", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146776000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102720/1905/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102720/1905/?lang=en",
        "modified" : 1644935340000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146776900807004,
        "uri" : "https://developer.arm.com/documentation/102720/1905/en",
        "syscollection" : "default"
      },
      "Title" : "Characterizing HPC codes with Performance Reports",
      "Uri" : "https://developer.arm.com/documentation/102720/1905/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102720/1905/en",
      "ClickUri" : "https://developer.arm.com/documentation/102720/1905/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102720/1905/en",
      "Excerpt" : "Characterizing HPC codes with Arm Performance Reports In the following examples, we are going to look at four ... Each case has its own unique pattern visible with Arm Performance Reports.",
      "FirstSentences" : "Characterizing HPC codes with Arm Performance Reports In the following examples, we are going to look at four different runs of CP2K and HPL at 256 processes, both with and without problems. Each ..."
    },
    "childResults" : [ {
      "title" : "Characterizing HPC codes with Performance Reports",
      "uri" : "https://developer.arm.com/documentation/102720/1905/en",
      "printableUri" : "https://developer.arm.com/documentation/102720/1905/en",
      "clickUri" : "https://developer.arm.com/documentation/102720/1905/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102720/1905/en",
      "excerpt" : "Characterizing HPC codes with Arm Performance Reports In the following examples, we are going to look at four ... Each case has its own unique pattern visible with Arm Performance Reports.",
      "firstSentences" : "Characterizing HPC codes with Arm Performance Reports In the following examples, we are going to look at four different runs of CP2K and HPL at 256 processes, both with and without problems. Each ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Characterizing HPC codes with Performance Reports ",
        "document_number" : "102720",
        "document_version" : "1905",
        "content_type" : "Tutorial",
        "systopparent" : "4796862",
        "sysurihash" : "eðyacV0oVncPAr6t",
        "urihash" : "eðyacV0oVncPAr6t",
        "sysuri" : "https://developer.arm.com/documentation/102720/1905/en",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1628208060000,
        "topparentid" : 4796862,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1643910405000,
        "sysconcepts" : "Performance Reports ; memory ; CP2K ; MPI communications ; lower scale ; peak node ; load imbalance ; inefficient messages ; source-level profiler ; optimization target ; dynamics simulation ; pattern visible ; applications",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec71e3e24a5e02d07b26f6|5eec71e3e24a5e02d07b26f7|5eec721fe24a5e02d07b26fc" ],
        "concepts" : "Performance Reports ; memory ; CP2K ; MPI communications ; lower scale ; peak node ; load imbalance ; inefficient messages ; source-level profiler ; optimization target ; dynamics simulation ; pattern visible ; applications",
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649146776000,
        "permanentid" : "b7d68322d2534cc4cf75207d20ce15ad313fa28bb98f00fd2cf5e72322ee",
        "syslanguage" : [ "English" ],
        "itemid" : "61fc15052dd99944d05149b2",
        "transactionid" : 864220,
        "title" : "Characterizing HPC codes with Performance Reports ",
        "products" : [ "Arm Forge", "Arm Allinea Studio", "Arm Performance Reports" ],
        "date" : 1649146776000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102720:1905:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146776900807004,
        "navigationhierarchiescontenttype" : "Tutorial",
        "size" : 1121,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102720/1905/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146382331,
        "syssize" : 1121,
        "sysdate" : 1649146776000,
        "haslayout" : "1",
        "topparent" : "4796862",
        "label_version" : "19.05",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4796862,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "Learn to understand how Arm Performance Reports can be used to characterize applications and diagnose abnormal behavior.",
        "wordcount" : 130,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Cross-platform tools", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146776000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102720/1905/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102720/1905/?lang=en",
        "modified" : 1644935340000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146776900807004,
        "uri" : "https://developer.arm.com/documentation/102720/1905/en",
        "syscollection" : "default"
      },
      "Title" : "Characterizing HPC codes with Performance Reports",
      "Uri" : "https://developer.arm.com/documentation/102720/1905/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102720/1905/en",
      "ClickUri" : "https://developer.arm.com/documentation/102720/1905/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102720/1905/en",
      "Excerpt" : "Characterizing HPC codes with Arm Performance Reports In the following examples, we are going to look at four ... Each case has its own unique pattern visible with Arm Performance Reports.",
      "FirstSentences" : "Characterizing HPC codes with Arm Performance Reports In the following examples, we are going to look at four different runs of CP2K and HPL at 256 processes, both with and without problems. Each ..."
    }, {
      "title" : "Linpack benchmark",
      "uri" : "https://developer.arm.com/documentation/102720/1905/en/Linpack-benchmark",
      "printableUri" : "https://developer.arm.com/documentation/102720/1905/en/Linpack-benchmark",
      "clickUri" : "https://developer.arm.com/documentation/102720/1905/Linpack-benchmark?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102720/1905/en/Linpack-benchmark",
      "excerpt" : "Linpack benchmark This Linpack benchmark run illustrates why increasing numbers of HPC sites believe it ... Unlike the complicated real world of molecular dynamics, it is possible to achieve ...",
      "firstSentences" : "Linpack benchmark This Linpack benchmark run illustrates why increasing numbers of HPC sites believe it no longer represents a useful real-world measure of system performance. Unlike the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Characterizing HPC codes with Performance Reports",
        "uri" : "https://developer.arm.com/documentation/102720/1905/en",
        "printableUri" : "https://developer.arm.com/documentation/102720/1905/en",
        "clickUri" : "https://developer.arm.com/documentation/102720/1905/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102720/1905/en",
        "excerpt" : "Characterizing HPC codes with Arm Performance Reports In the following examples, we are going to look at four ... Each case has its own unique pattern visible with Arm Performance Reports.",
        "firstSentences" : "Characterizing HPC codes with Arm Performance Reports In the following examples, we are going to look at four different runs of CP2K and HPL at 256 processes, both with and without problems. Each ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Characterizing HPC codes with Performance Reports ",
          "document_number" : "102720",
          "document_version" : "1905",
          "content_type" : "Tutorial",
          "systopparent" : "4796862",
          "sysurihash" : "eðyacV0oVncPAr6t",
          "urihash" : "eðyacV0oVncPAr6t",
          "sysuri" : "https://developer.arm.com/documentation/102720/1905/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1628208060000,
          "topparentid" : 4796862,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1643910405000,
          "sysconcepts" : "Performance Reports ; memory ; CP2K ; MPI communications ; lower scale ; peak node ; load imbalance ; inefficient messages ; source-level profiler ; optimization target ; dynamics simulation ; pattern visible ; applications",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec71e3e24a5e02d07b26f6|5eec71e3e24a5e02d07b26f7|5eec721fe24a5e02d07b26fc" ],
          "concepts" : "Performance Reports ; memory ; CP2K ; MPI communications ; lower scale ; peak node ; load imbalance ; inefficient messages ; source-level profiler ; optimization target ; dynamics simulation ; pattern visible ; applications",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1649146776000,
          "permanentid" : "b7d68322d2534cc4cf75207d20ce15ad313fa28bb98f00fd2cf5e72322ee",
          "syslanguage" : [ "English" ],
          "itemid" : "61fc15052dd99944d05149b2",
          "transactionid" : 864220,
          "title" : "Characterizing HPC codes with Performance Reports ",
          "products" : [ "Arm Forge", "Arm Allinea Studio", "Arm Performance Reports" ],
          "date" : 1649146776000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102720:1905:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers" ],
          "audience" : [ "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146776900807004,
          "navigationhierarchiescontenttype" : "Tutorial",
          "size" : 1121,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102720/1905/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146382331,
          "syssize" : 1121,
          "sysdate" : 1649146776000,
          "haslayout" : "1",
          "topparent" : "4796862",
          "label_version" : "19.05",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4796862,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "Learn to understand how Arm Performance Reports can be used to characterize applications and diagnose abnormal behavior.",
          "wordcount" : 130,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Cross-platform tools", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146776000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102720/1905/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102720/1905/?lang=en",
          "modified" : 1644935340000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146776900807004,
          "uri" : "https://developer.arm.com/documentation/102720/1905/en",
          "syscollection" : "default"
        },
        "Title" : "Characterizing HPC codes with Performance Reports",
        "Uri" : "https://developer.arm.com/documentation/102720/1905/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102720/1905/en",
        "ClickUri" : "https://developer.arm.com/documentation/102720/1905/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102720/1905/en",
        "Excerpt" : "Characterizing HPC codes with Arm Performance Reports In the following examples, we are going to look at four ... Each case has its own unique pattern visible with Arm Performance Reports.",
        "FirstSentences" : "Characterizing HPC codes with Arm Performance Reports In the following examples, we are going to look at four different runs of CP2K and HPL at 256 processes, both with and without problems. Each ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Linpack benchmark ",
        "document_number" : "102720",
        "document_version" : "1905",
        "content_type" : "Tutorial",
        "systopparent" : "4796862",
        "sysurihash" : "d7bhEðoi5MgYoyXa",
        "urihash" : "d7bhEðoi5MgYoyXa",
        "sysuri" : "https://developer.arm.com/documentation/102720/1905/en/Linpack-benchmark",
        "systransactionid" : 864218,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1628208060000,
        "topparentid" : 4796862,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1643910405000,
        "sysconcepts" : "Linpack benchmark ; Compiler auto-vectorization ; hand-written assembly ; Vendor-specific implementations ; AVX instructions ; maximum-bandwidth SSE ; linear algebra ; molecular dynamics ; complicated real ; system performance ; real-world measure",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec71e3e24a5e02d07b26f6|5eec71e3e24a5e02d07b26f7|5eec721fe24a5e02d07b26fc" ],
        "attachmentparentid" : 4796862,
        "parentitem" : "61fc15052dd99944d05149b2",
        "concepts" : "Linpack benchmark ; Compiler auto-vectorization ; hand-written assembly ; Vendor-specific implementations ; AVX instructions ; maximum-bandwidth SSE ; linear algebra ; molecular dynamics ; complicated real ; system performance ; real-world measure",
        "documenttype" : "html",
        "isattachment" : "4796862",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649146710000,
        "permanentid" : "eddfaa72c6ef6af1a270b1bdee72af66199916d854f811886a98f5d19c4c",
        "syslanguage" : [ "English" ],
        "itemid" : "61fc15052dd99944d05149b5",
        "transactionid" : 864218,
        "title" : "Linpack benchmark ",
        "products" : [ "Arm Forge", "Arm Allinea Studio", "Arm Performance Reports" ],
        "date" : 1649146710000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102720:1905:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146710640045313,
        "sysisattachment" : "4796862",
        "navigationhierarchiescontenttype" : "Tutorial",
        "sysattachmentparentid" : 4796862,
        "size" : 982,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102720/1905/Linpack-benchmark?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146382331,
        "syssize" : 982,
        "sysdate" : 1649146710000,
        "haslayout" : "1",
        "topparent" : "4796862",
        "label_version" : "19.05",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4796862,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "Learn to understand how Arm Performance Reports can be used to characterize applications and diagnose abnormal behavior.",
        "wordcount" : 119,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Cross-platform tools", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146710000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102720/1905/Linpack-benchmark?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102720/1905/Linpack-benchmark?lang=en",
        "modified" : 1644935340000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146710640045313,
        "uri" : "https://developer.arm.com/documentation/102720/1905/en/Linpack-benchmark",
        "syscollection" : "default"
      },
      "Title" : "Linpack benchmark",
      "Uri" : "https://developer.arm.com/documentation/102720/1905/en/Linpack-benchmark",
      "PrintableUri" : "https://developer.arm.com/documentation/102720/1905/en/Linpack-benchmark",
      "ClickUri" : "https://developer.arm.com/documentation/102720/1905/Linpack-benchmark?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102720/1905/en/Linpack-benchmark",
      "Excerpt" : "Linpack benchmark This Linpack benchmark run illustrates why increasing numbers of HPC sites believe it ... Unlike the complicated real world of molecular dynamics, it is possible to achieve ...",
      "FirstSentences" : "Linpack benchmark This Linpack benchmark run illustrates why increasing numbers of HPC sites believe it no longer represents a useful real-world measure of system performance. Unlike the ..."
    }, {
      "title" : "Getting different results from the same code on the same machine",
      "uri" : "https://developer.arm.com/documentation/102720/1905/en/Getting-different-results-from-the-same-code-on-the-same-machine",
      "printableUri" : "https://developer.arm.com/documentation/102720/1905/en/Getting-different-results-from-the-same-code-on-the-same-machine",
      "clickUri" : "https://developer.arm.com/documentation/102720/1905/Getting-different-results-from-the-same-code-on-the-same-machine?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102720/1905/en/Getting-different-results-from-the-same-code-on-the-same-machine",
      "excerpt" : "Different results when running the same code on the same machine In the MPI section we see all the time is being spent ... And the effective transfer rate is 0 bytes\\/s. ... Why could that be?",
      "firstSentences" : "Different results when running the same code on the same machine In the MPI section we see all the time is being spent in collective calls instead of point-to-point calls in the previous report.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Characterizing HPC codes with Performance Reports",
        "uri" : "https://developer.arm.com/documentation/102720/1905/en",
        "printableUri" : "https://developer.arm.com/documentation/102720/1905/en",
        "clickUri" : "https://developer.arm.com/documentation/102720/1905/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102720/1905/en",
        "excerpt" : "Characterizing HPC codes with Arm Performance Reports In the following examples, we are going to look at four ... Each case has its own unique pattern visible with Arm Performance Reports.",
        "firstSentences" : "Characterizing HPC codes with Arm Performance Reports In the following examples, we are going to look at four different runs of CP2K and HPL at 256 processes, both with and without problems. Each ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Characterizing HPC codes with Performance Reports ",
          "document_number" : "102720",
          "document_version" : "1905",
          "content_type" : "Tutorial",
          "systopparent" : "4796862",
          "sysurihash" : "eðyacV0oVncPAr6t",
          "urihash" : "eðyacV0oVncPAr6t",
          "sysuri" : "https://developer.arm.com/documentation/102720/1905/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1628208060000,
          "topparentid" : 4796862,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1643910405000,
          "sysconcepts" : "Performance Reports ; memory ; CP2K ; MPI communications ; lower scale ; peak node ; load imbalance ; inefficient messages ; source-level profiler ; optimization target ; dynamics simulation ; pattern visible ; applications",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec71e3e24a5e02d07b26f6|5eec71e3e24a5e02d07b26f7|5eec721fe24a5e02d07b26fc" ],
          "concepts" : "Performance Reports ; memory ; CP2K ; MPI communications ; lower scale ; peak node ; load imbalance ; inefficient messages ; source-level profiler ; optimization target ; dynamics simulation ; pattern visible ; applications",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1649146776000,
          "permanentid" : "b7d68322d2534cc4cf75207d20ce15ad313fa28bb98f00fd2cf5e72322ee",
          "syslanguage" : [ "English" ],
          "itemid" : "61fc15052dd99944d05149b2",
          "transactionid" : 864220,
          "title" : "Characterizing HPC codes with Performance Reports ",
          "products" : [ "Arm Forge", "Arm Allinea Studio", "Arm Performance Reports" ],
          "date" : 1649146776000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102720:1905:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers" ],
          "audience" : [ "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146776900807004,
          "navigationhierarchiescontenttype" : "Tutorial",
          "size" : 1121,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102720/1905/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146382331,
          "syssize" : 1121,
          "sysdate" : 1649146776000,
          "haslayout" : "1",
          "topparent" : "4796862",
          "label_version" : "19.05",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4796862,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "Learn to understand how Arm Performance Reports can be used to characterize applications and diagnose abnormal behavior.",
          "wordcount" : 130,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Cross-platform tools", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146776000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102720/1905/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102720/1905/?lang=en",
          "modified" : 1644935340000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146776900807004,
          "uri" : "https://developer.arm.com/documentation/102720/1905/en",
          "syscollection" : "default"
        },
        "Title" : "Characterizing HPC codes with Performance Reports",
        "Uri" : "https://developer.arm.com/documentation/102720/1905/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102720/1905/en",
        "ClickUri" : "https://developer.arm.com/documentation/102720/1905/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102720/1905/en",
        "Excerpt" : "Characterizing HPC codes with Arm Performance Reports In the following examples, we are going to look at four ... Each case has its own unique pattern visible with Arm Performance Reports.",
        "FirstSentences" : "Characterizing HPC codes with Arm Performance Reports In the following examples, we are going to look at four different runs of CP2K and HPL at 256 processes, both with and without problems. Each ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Getting different results from the same code on the same machine ",
        "document_number" : "102720",
        "document_version" : "1905",
        "content_type" : "Tutorial",
        "systopparent" : "4796862",
        "sysurihash" : "AzPEDB1wlfYDS6Js",
        "urihash" : "AzPEDB1wlfYDS6Js",
        "sysuri" : "https://developer.arm.com/documentation/102720/1905/en/Getting-different-results-from-the-same-code-on-the-same-machine",
        "systransactionid" : 864218,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1628208060000,
        "topparentid" : 4796862,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1643910405000,
        "sysconcepts" : "usage ; memory ; report ; MPI ; per-process ; run ; user error ; failure mode ; Arm Performance ; system networking ; scaling limits ; happily computed ; block sizes ; Notes field ; times lower ; long periods",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec71e3e24a5e02d07b26f6|5eec71e3e24a5e02d07b26f7|5eec721fe24a5e02d07b26fc" ],
        "attachmentparentid" : 4796862,
        "parentitem" : "61fc15052dd99944d05149b2",
        "concepts" : "usage ; memory ; report ; MPI ; per-process ; run ; user error ; failure mode ; Arm Performance ; system networking ; scaling limits ; happily computed ; block sizes ; Notes field ; times lower ; long periods",
        "documenttype" : "html",
        "isattachment" : "4796862",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649146716000,
        "permanentid" : "9f4f191f5a40e63888074826ad4617ef1475614d0089b2469848b86fde2b",
        "syslanguage" : [ "English" ],
        "itemid" : "61fc15052dd99944d05149b6",
        "transactionid" : 864218,
        "title" : "Getting different results from the same code on the same machine ",
        "products" : [ "Arm Forge", "Arm Allinea Studio", "Arm Performance Reports" ],
        "date" : 1649146716000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102720:1905:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers" ],
        "audience" : [ "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146716899056001,
        "sysisattachment" : "4796862",
        "navigationhierarchiescontenttype" : "Tutorial",
        "sysattachmentparentid" : 4796862,
        "size" : 1357,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102720/1905/Getting-different-results-from-the-same-code-on-the-same-machine?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146382331,
        "syssize" : 1357,
        "sysdate" : 1649146716000,
        "haslayout" : "1",
        "topparent" : "4796862",
        "label_version" : "19.05",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4796862,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "Learn to understand how Arm Performance Reports can be used to characterize applications and diagnose abnormal behavior.",
        "wordcount" : 143,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Cross-platform tools", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146716000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102720/1905/Getting-different-results-from-the-same-code-on-the-same-machine?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102720/1905/Getting-different-results-from-the-same-code-on-the-same-machine?lang=en",
        "modified" : 1644935340000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146716899056001,
        "uri" : "https://developer.arm.com/documentation/102720/1905/en/Getting-different-results-from-the-same-code-on-the-same-machine",
        "syscollection" : "default"
      },
      "Title" : "Getting different results from the same code on the same machine",
      "Uri" : "https://developer.arm.com/documentation/102720/1905/en/Getting-different-results-from-the-same-code-on-the-same-machine",
      "PrintableUri" : "https://developer.arm.com/documentation/102720/1905/en/Getting-different-results-from-the-same-code-on-the-same-machine",
      "ClickUri" : "https://developer.arm.com/documentation/102720/1905/Getting-different-results-from-the-same-code-on-the-same-machine?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102720/1905/en/Getting-different-results-from-the-same-code-on-the-same-machine",
      "Excerpt" : "Different results when running the same code on the same machine In the MPI section we see all the time is being spent ... And the effective transfer rate is 0 bytes\\/s. ... Why could that be?",
      "FirstSentences" : "Different results when running the same code on the same machine In the MPI section we see all the time is being spent in collective calls instead of point-to-point calls in the previous report."
    } ],
    "totalNumberOfChildResults" : 4,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "CP2K molecular dynamics simulation code ",
      "document_number" : "102720",
      "document_version" : "1905",
      "content_type" : "Tutorial",
      "systopparent" : "4796862",
      "sysurihash" : "ursfLLunoHDVzG6M",
      "urihash" : "ursfLLunoHDVzG6M",
      "sysuri" : "https://developer.arm.com/documentation/102720/1905/en/CP2K-molecular-dynamics-simulation-code",
      "systransactionid" : 864220,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1628208060000,
      "topparentid" : 4796862,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1643910405000,
      "sysconcepts" : "MPI communications ; memory ; lower scale ; load imbalance ; inefficient messages ; optimization target ; dynamics simulation ; start",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec7220e24a5e02d07b2700", "60dd9994237e4e09d0d3cd31|5eec7220e24a5e02d07b2700", "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec71e3e24a5e02d07b26f6|5eec71e3e24a5e02d07b26f7|5eec721fe24a5e02d07b26fc" ],
      "attachmentparentid" : 4796862,
      "parentitem" : "61fc15052dd99944d05149b2",
      "concepts" : "MPI communications ; memory ; lower scale ; load imbalance ; inefficient messages ; optimization target ; dynamics simulation ; start",
      "documenttype" : "html",
      "isattachment" : "4796862",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1649146778000,
      "permanentid" : "d9e35e523ef35c691d9d5cecfd374566fd8311235e0cdec5f3d64b4b1d00",
      "syslanguage" : [ "English" ],
      "itemid" : "61fc15052dd99944d05149b4",
      "transactionid" : 864220,
      "title" : "CP2K molecular dynamics simulation code ",
      "products" : [ "Arm Forge", "Arm Allinea Studio", "Arm Performance Reports" ],
      "date" : 1649146778000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102720:1905:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers" ],
      "audience" : [ "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146778107589093,
      "sysisattachment" : "4796862",
      "navigationhierarchiescontenttype" : "Tutorial",
      "sysattachmentparentid" : 4796862,
      "size" : 715,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102720/1905/CP2K-molecular-dynamics-simulation-code?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146382331,
      "syssize" : 715,
      "sysdate" : 1649146778000,
      "haslayout" : "1",
      "topparent" : "4796862",
      "label_version" : "19.05",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4796862,
      "navigationhierarchiescategories" : [ "HPC" ],
      "content_description" : "Learn to understand how Arm Performance Reports can be used to characterize applications and diagnose abnormal behavior.",
      "wordcount" : 92,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio", "Linux Userspace Software Tools|Arm Allinea Studio", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Cross-platform tools", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge", "Tools and Software|Server and HPC|Cross-platform tools|Arm Forge|Arm Performance Reports", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Allinea Studio" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146778000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102720/1905/CP2K-molecular-dynamics-simulation-code?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102720/1905/CP2K-molecular-dynamics-simulation-code?lang=en",
      "modified" : 1644935340000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146778107589093,
      "uri" : "https://developer.arm.com/documentation/102720/1905/en/CP2K-molecular-dynamics-simulation-code",
      "syscollection" : "default"
    },
    "Title" : "CP2K molecular dynamics simulation code",
    "Uri" : "https://developer.arm.com/documentation/102720/1905/en/CP2K-molecular-dynamics-simulation-code",
    "PrintableUri" : "https://developer.arm.com/documentation/102720/1905/en/CP2K-molecular-dynamics-simulation-code",
    "ClickUri" : "https://developer.arm.com/documentation/102720/1905/CP2K-molecular-dynamics-simulation-code?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102720/1905/en/CP2K-molecular-dynamics-simulation-code",
    "Excerpt" : "CP2K molecular dynamics simulation code The proportion of time spent waiting for memory ... A source-level profiler such as Arm Map can help. ... This run only used 7% of the peak node memory.",
    "FirstSentences" : "CP2K molecular dynamics simulation code The proportion of time spent waiting for memory accesses is high, so improving this is one optimization target. A source-level profiler such as Arm Map can ..."
  }, {
    "title" : "MCB2300: DMA Fails on SD/MMC Interface",
    "uri" : "https://developer.arm.com/documentation/ka004418/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004418/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004418/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004418/1-0/en",
    "excerpt" : "Article ID: KA004418 Applies To: Keil Evaluation Boards Confidentiality: Customer Non-confidential ... I have used the driver files from the Real-Time Library for the LPC2368 or LPC2378 device ...",
    "firstSentences" : "Article ID: KA004418 Applies To: Keil Evaluation Boards Confidentiality: Customer Non-confidential Information in this article applies to: MCB2300 Evaluation Board NXP LPC2300 Devices NXP LPC2400 ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "MCB2300: DMA Fails on SD/MMC Interface ",
      "document_number" : "ka004418",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4524048",
      "sysurihash" : "LmVðiTkq6Xk2ñPzñ",
      "urihash" : "LmVðiTkq6Xk2ñPzñ",
      "sysuri" : "https://developer.arm.com/documentation/ka004418/1-0/en",
      "systransactionid" : 864209,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614711578000,
      "topparentid" : 4524048,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614711656000,
      "sysconcepts" : "memory ; initializes ; transfer buffers ; IRAM2 ; Project Workspace ; configuration ; LPC2378 device ; Real-Time Library ; right-click ; u00B5Vision",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec7281e24a5e02d07b272e", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec7281e24a5e02d07b272e" ],
      "concepts" : "memory ; initializes ; transfer buffers ; IRAM2 ; Project Workspace ; configuration ; LPC2378 device ; Real-Time Library ; right-click ; u00B5Vision",
      "documenttype" : "html",
      "sysindexeddate" : 1649146202000,
      "permanentid" : "53107e2d76119b3b5d36c38d0b8990f3cc7a19bccf9df20d5ac9c190f1f9",
      "syslanguage" : [ "English" ],
      "itemid" : "603e8b68ee937942ba2ffe95",
      "transactionid" : 864209,
      "title" : "MCB2300: DMA Fails on SD/MMC Interface ",
      "products" : [ "MCB1760", "MCB1850", "MCB1857", "MCB2100", "MCB2103", "MCB2130", "MCB2140", "MCB2300", "MCB2360", "MCB2370", "MCB2387", "MCB2388", "MCB2460", "MCB2470", "MCB2915", "MCB2919", "MCB2929", "MCB4350", "MCB4357", "MCB900", "MCB950", "MCBNUC1XX", "MCBSTM32", "MCBSTM32C", "MCBSTM32E", "MCBSTM32F200", "MCBSTR7", "MCBSTR730", "MCBSTR750", "MCBSTR9", "MCBTMPM330", "MCBTMPM360", "MCBTMPM364", "MCBTMS570", "MCBX51", "MCBXC866", "MCBXC886", "MCBZ32AN" ],
      "date" : 1649146202000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004418:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146202453472815,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1492,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004418/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145900185,
      "syssize" : 1492,
      "sysdate" : 1649146202000,
      "haslayout" : "1",
      "topparent" : "4524048",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4524048,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 142,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|Keil Evaluation Boards", "Tools and Software|Keil Products|Keil Evaluation Boards" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil Evaluation Boards" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146202000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004418/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004418/1-0/?lang=en",
      "modified" : 1614711656000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146202453472815,
      "uri" : "https://developer.arm.com/documentation/ka004418/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "MCB2300: DMA Fails on SD/MMC Interface",
    "Uri" : "https://developer.arm.com/documentation/ka004418/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004418/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004418/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004418/1-0/en",
    "Excerpt" : "Article ID: KA004418 Applies To: Keil Evaluation Boards Confidentiality: Customer Non-confidential ... I have used the driver files from the Real-Time Library for the LPC2368 or LPC2378 device ...",
    "FirstSentences" : "Article ID: KA004418 Applies To: Keil Evaluation Boards Confidentiality: Customer Non-confidential Information in this article applies to: MCB2300 Evaluation Board NXP LPC2300 Devices NXP LPC2400 ..."
  }, {
    "title" : "Possible effects of having an incorrect trace infrastructure",
    "uri" : "https://developer.arm.com/documentation/ka001397/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001397/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001397/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001397/1-0/en",
    "excerpt" : "Open the Component Connections tab to ensure the trace components are correctly linked to each ... when tracing to DSTREAM unit Understanding the CoreSight DAP Possible effects of ... Arm DS",
    "firstSentences" : "KBA Article ID: KA001397 Applies To: Arm Development Studio Confidentiality: Customer non-confidential Question What are some possible effects of having an incorrect trace infrastructure in the ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Possible effects of having an incorrect trace infrastructure ",
      "document_number" : "ka001397",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3793037",
      "sysurihash" : "jRmXñSZ3egHNUi6u",
      "urihash" : "jRmXñSZ3egHNUi6u",
      "sysuri" : "https://developer.arm.com/documentation/ka001397/1-0/en",
      "systransactionid" : 863781,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1600416192000,
      "topparentid" : 3793037,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1600416211000,
      "sysconcepts" : "targets ; Arm Development ; PCE ; configuration ; tracing ; component connections ; warning message ; CoreSight topology ; Tutorial Common ; flashing red ; instructions listed ; bring-up process ; left-hand corner ; manually select",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
      "concepts" : "targets ; Arm Development ; PCE ; configuration ; tracing ; component connections ; warning message ; CoreSight topology ; Tutorial Common ; flashing red ; instructions listed ; bring-up process ; left-hand corner ; manually select",
      "documenttype" : "html",
      "sysindexeddate" : 1649085730000,
      "permanentid" : "5c134c602c0b01371a8139c395c3f2c6d319350f123d3bf8af72d2dc4502",
      "syslanguage" : [ "English" ],
      "itemid" : "5f6469d337f55042ea3c5af2",
      "transactionid" : 863781,
      "title" : "Possible effects of having an incorrect trace infrastructure ",
      "products" : [ "DS000" ],
      "date" : 1649085730000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001397:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085730750892195,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 3694,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001397/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085548002,
      "syssize" : 3694,
      "sysdate" : 1649085730000,
      "haslayout" : "1",
      "topparent" : "3793037",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3793037,
      "wordcount" : 264,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
      "document_revision" : "1.4",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085730000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001397/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001397/1-0/?lang=en",
      "modified" : 1600416211000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085730750892195,
      "uri" : "https://developer.arm.com/documentation/ka001397/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Possible effects of having an incorrect trace infrastructure",
    "Uri" : "https://developer.arm.com/documentation/ka001397/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001397/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001397/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001397/1-0/en",
    "Excerpt" : "Open the Component Connections tab to ensure the trace components are correctly linked to each ... when tracing to DSTREAM unit Understanding the CoreSight DAP Possible effects of ... Arm DS",
    "FirstSentences" : "KBA Article ID: KA001397 Applies To: Arm Development Studio Confidentiality: Customer non-confidential Question What are some possible effects of having an incorrect trace infrastructure in the ..."
  }, {
    "title" : "BL51: Error L103 (External Attribute Do Not Match Public)",
    "uri" : "https://developer.arm.com/documentation/ka003526/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003526/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003526/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003526/1-0/en",
    "excerpt" : "Article ID: KA003526 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential ... BYTE JUNK_tbl[]\\n CAUSE The problem is that the variable is declared to reside in CODE ...",
    "firstSentences" : "Article ID: KA003526 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 Version 6.03 SYMPTOMS When I compile and link my ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "BL51: Error L103 (External Attribute Do Not Match Public) ",
      "document_number" : "ka003526",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4523186",
      "sysurihash" : "1TukRXFX03kFQ0m1",
      "urihash" : "1TukRXFX03kFQ0m1",
      "sysuri" : "https://developer.arm.com/documentation/ka003526/1-0/en",
      "systransactionid" : 864209,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614699182000,
      "topparentid" : 4523186,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614699307000,
      "sysconcepts" : "declaration ; external reference ; CODE memory ; XDATA ; PDATA ; JUNK",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "declaration ; external reference ; CODE memory ; XDATA ; PDATA ; JUNK",
      "documenttype" : "html",
      "sysindexeddate" : 1649146192000,
      "permanentid" : "1366c220b74aed8e6023ae71ddde44a74334140c852eb97735feac3de265",
      "syslanguage" : [ "English" ],
      "itemid" : "603e5b2bee937942ba2ff639",
      "transactionid" : 864209,
      "title" : "BL51: Error L103 (External Attribute Do Not Match Public) ",
      "products" : [ "A51", "CA51", "PK51" ],
      "date" : 1649146192000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003526:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146192726809193,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 974,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003526/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145883421,
      "syssize" : 974,
      "sysdate" : 1649146192000,
      "haslayout" : "1",
      "topparent" : "4523186",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4523186,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 90,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146192000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003526/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003526/1-0/?lang=en",
      "modified" : 1614699307000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146192726809193,
      "uri" : "https://developer.arm.com/documentation/ka003526/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "BL51: Error L103 (External Attribute Do Not Match Public)",
    "Uri" : "https://developer.arm.com/documentation/ka003526/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003526/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003526/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003526/1-0/en",
    "Excerpt" : "Article ID: KA003526 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential ... BYTE JUNK_tbl[]\\n CAUSE The problem is that the variable is declared to reside in CODE ...",
    "FirstSentences" : "Article ID: KA003526 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 Version 6.03 SYMPTOMS When I compile and link my ..."
  }, {
    "title" : "Arm Neoverse E1 Core Software Optimization Guide Software Optimization Guide",
    "uri" : "https://developer.arm.com/documentation/pjdoc466751330-9871/1-0/en/pdf/neoverse_e1_software_optimization_guide_1.pdf",
    "printableUri" : "https://developer.arm.com/documentation/pjdoc466751330-9871/1-0/en/pdf/neoverse_e1_software_optimization_guide_1.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed4be74ca06a95ce53f918b",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/pjdoc466751330-9871/1-0/en/pdf/neoverse_e1_software_optimization_guide_1.pdf",
    "excerpt" : "Non-Confidential Page 2 of 35 ... Arm® Neoverse™ E1 Core Software Optimization Guide ... Issue 1.0 ... Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved.",
    "firstSentences" : "Arm® Neoverse™ E1 Core Revision: r1p1 Software Optimization Guide Non-Confidential Copyright © 2019 Arm Limited (or its affiliates). All rights reserved. Issue 1.0 PJDOC-466751330-9871 Arm® ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse E1 Core Software Optimization Guide Software Optimization Guide",
      "uri" : "https://developer.arm.com/documentation/pjdoc466751330-9871/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/pjdoc466751330-9871/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/pjdoc466751330-9871/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/pjdoc466751330-9871/1-0/en",
      "excerpt" : "Arm Neoverse E1 Core Software Optimization Guide Software Optimization Guide This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Neoverse E1 Core Software Optimization Guide Software Optimization Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse E1 Core Software Optimization ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Neoverse E1 Core Software Optimization Guide Software Optimization Guide ",
        "document_number" : "pjdoc466751330-9871",
        "document_version" : "1-0",
        "content_type" : "Software Optimization Guide",
        "systopparent" : "4615990",
        "sysurihash" : "pHonfPsRPEhYNj61",
        "urihash" : "pHonfPsRPEhYNj61",
        "sysuri" : "https://developer.arm.com/documentation/pjdoc466751330-9871/1-0/en",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1554080461000,
        "topparentid" : 4615990,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1591000692000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649146191000,
        "permanentid" : "821bbe79a7b37019dbcdf2abf3e8cf5cbfe46f33c45058474f72d4aeff69",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed4be74ca06a95ce53f9189",
        "transactionid" : 864209,
        "title" : "Arm Neoverse E1 Core Software Optimization Guide Software Optimization Guide ",
        "products" : [ "Neoverse E1" ],
        "date" : 1649146191000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "pjdoc466751330-9871:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146191470736326,
        "navigationhierarchiescontenttype" : "Software Optimization Guide",
        "size" : 239,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/pjdoc466751330-9871/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145877240,
        "syssize" : 239,
        "sysdate" : 1649146191000,
        "haslayout" : "1",
        "topparent" : "4615990",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4615990,
        "content_description" : "This document contains a guide to the Neoverse E1 core micro-architecture with a view to aiding software optimization.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse E1" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146191000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/pjdoc466751330-9871/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/pjdoc466751330-9871/1-0/?lang=en",
        "modified" : 1643276304000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146191470736326,
        "uri" : "https://developer.arm.com/documentation/pjdoc466751330-9871/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse E1 Core Software Optimization Guide Software Optimization Guide",
      "Uri" : "https://developer.arm.com/documentation/pjdoc466751330-9871/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/pjdoc466751330-9871/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/pjdoc466751330-9871/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/pjdoc466751330-9871/1-0/en",
      "Excerpt" : "Arm Neoverse E1 Core Software Optimization Guide Software Optimization Guide This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Neoverse E1 Core Software Optimization Guide Software Optimization Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse E1 Core Software Optimization ..."
    },
    "childResults" : [ {
      "title" : "Arm Neoverse E1 Core Software Optimization Guide Software Optimization Guide",
      "uri" : "https://developer.arm.com/documentation/pjdoc466751330-9871/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/pjdoc466751330-9871/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/pjdoc466751330-9871/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/pjdoc466751330-9871/1-0/en",
      "excerpt" : "Arm Neoverse E1 Core Software Optimization Guide Software Optimization Guide This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Neoverse E1 Core Software Optimization Guide Software Optimization Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse E1 Core Software Optimization ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Neoverse E1 Core Software Optimization Guide Software Optimization Guide ",
        "document_number" : "pjdoc466751330-9871",
        "document_version" : "1-0",
        "content_type" : "Software Optimization Guide",
        "systopparent" : "4615990",
        "sysurihash" : "pHonfPsRPEhYNj61",
        "urihash" : "pHonfPsRPEhYNj61",
        "sysuri" : "https://developer.arm.com/documentation/pjdoc466751330-9871/1-0/en",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1554080461000,
        "topparentid" : 4615990,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1591000692000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649146191000,
        "permanentid" : "821bbe79a7b37019dbcdf2abf3e8cf5cbfe46f33c45058474f72d4aeff69",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed4be74ca06a95ce53f9189",
        "transactionid" : 864209,
        "title" : "Arm Neoverse E1 Core Software Optimization Guide Software Optimization Guide ",
        "products" : [ "Neoverse E1" ],
        "date" : 1649146191000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "pjdoc466751330-9871:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146191470736326,
        "navigationhierarchiescontenttype" : "Software Optimization Guide",
        "size" : 239,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/pjdoc466751330-9871/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145877240,
        "syssize" : 239,
        "sysdate" : 1649146191000,
        "haslayout" : "1",
        "topparent" : "4615990",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4615990,
        "content_description" : "This document contains a guide to the Neoverse E1 core micro-architecture with a view to aiding software optimization.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse E1" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146191000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/pjdoc466751330-9871/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/pjdoc466751330-9871/1-0/?lang=en",
        "modified" : 1643276304000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146191470736326,
        "uri" : "https://developer.arm.com/documentation/pjdoc466751330-9871/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse E1 Core Software Optimization Guide Software Optimization Guide",
      "Uri" : "https://developer.arm.com/documentation/pjdoc466751330-9871/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/pjdoc466751330-9871/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/pjdoc466751330-9871/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/pjdoc466751330-9871/1-0/en",
      "Excerpt" : "Arm Neoverse E1 Core Software Optimization Guide Software Optimization Guide This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Neoverse E1 Core Software Optimization Guide Software Optimization Guide This document is only available in a PDF version. Click Download to view. Arm Neoverse E1 Core Software Optimization ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Neoverse E1 Core Software Optimization Guide Software Optimization Guide ",
      "document_number" : "pjdoc466751330-9871",
      "document_version" : "1-0",
      "content_type" : "Software Optimization Guide",
      "systopparent" : "4615990",
      "sysauthor" : "Tom Hameenanttila",
      "sysurihash" : "3KNhYñpyspWL5ð93",
      "urihash" : "3KNhYñpyspWL5ð93",
      "sysuri" : "https://developer.arm.com/documentation/pjdoc466751330-9871/1-0/en/pdf/neoverse_e1_software_optimization_guide_1.pdf",
      "systransactionid" : 864209,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1554080461000,
      "topparentid" : 4615990,
      "numberofpages" : 35,
      "sysconcepts" : "Neoverse E1 ; instructions ; Writeback forms ; latencies ; parentheses ; Execution Throughput ; memory ; boundaries ; Arm Limited ; documentation ; arm ; Integer ALU ; execution ; pipelines ; cycles ; stages deep",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7" ],
      "syscompany" : "Arm Limited",
      "attachmentparentid" : 4615990,
      "parentitem" : "5ed4be74ca06a95ce53f9189",
      "concepts" : "Neoverse E1 ; instructions ; Writeback forms ; latencies ; parentheses ; Execution Throughput ; memory ; boundaries ; Arm Limited ; documentation ; arm ; Integer ALU ; execution ; pipelines ; cycles ; stages deep",
      "documenttype" : "pdf",
      "isattachment" : "4615990",
      "sysindexeddate" : 1649146192000,
      "permanentid" : "6144e33c8ce21aab2f5298ed072ba617873b4f2e6687bb43a9cba9bfa37c",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed4be74ca06a95ce53f918b",
      "transactionid" : 864209,
      "title" : "Arm Neoverse E1 Core Software Optimization Guide Software Optimization Guide ",
      "date" : 1649146192000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "pjdoc466751330-9871:1-0:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146192566990137,
      "sysisattachment" : "4615990",
      "navigationhierarchiescontenttype" : "Software Optimization Guide",
      "company" : "Arm Limited",
      "sysattachmentparentid" : 4615990,
      "size" : 498387,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed4be74ca06a95ce53f918b",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145878253,
      "syssize" : 498387,
      "sysdate" : 1649146192000,
      "topparent" : "4615990",
      "author" : "Tom Hameenanttila",
      "label_version" : "r1p1",
      "systopparentid" : 4615990,
      "content_description" : "This document contains a guide to the Neoverse E1 core micro-architecture with a view to aiding software optimization.",
      "wordcount" : 1399,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse E1" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146192000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed4be74ca06a95ce53f918b",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146192566990137,
      "uri" : "https://developer.arm.com/documentation/pjdoc466751330-9871/1-0/en/pdf/neoverse_e1_software_optimization_guide_1.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Neoverse E1 Core Software Optimization Guide Software Optimization Guide",
    "Uri" : "https://developer.arm.com/documentation/pjdoc466751330-9871/1-0/en/pdf/neoverse_e1_software_optimization_guide_1.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/pjdoc466751330-9871/1-0/en/pdf/neoverse_e1_software_optimization_guide_1.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed4be74ca06a95ce53f918b",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/pjdoc466751330-9871/1-0/en/pdf/neoverse_e1_software_optimization_guide_1.pdf",
    "Excerpt" : "Non-Confidential Page 2 of 35 ... Arm® Neoverse™ E1 Core Software Optimization Guide ... Issue 1.0 ... Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved.",
    "FirstSentences" : "Arm® Neoverse™ E1 Core Revision: r1p1 Software Optimization Guide Non-Confidential Copyright © 2019 Arm Limited (or its affiliates). All rights reserved. Issue 1.0 PJDOC-466751330-9871 Arm® ..."
  }, {
    "title" : "How many cycles does MUL/MULS take in Cortex-M33?",
    "uri" : "https://developer.arm.com/documentation/ka001260/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001260/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001260/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001260/1-0/en",
    "excerpt" : "KBA Article ID: KA001260 Applies To: Cortex-M33, Cortex-M33 Safety Package, Cortex-M33 Safety Package, ... Answer The Cortex-M33 has a multiplier array that can always calculate the multiply ...",
    "firstSentences" : "KBA Article ID: KA001260 Applies To: Cortex-M33, Cortex-M33 Safety Package, Cortex-M33 Safety Package, Cortex-M33 Software Test Library, Cortex-M33 with FPU, Cortex-M33 with FPU\\/ETM\\/MTB ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How many cycles does MUL/MULS take in Cortex-M33? ",
      "document_number" : "ka001260",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3697173",
      "sysurihash" : "Z0ñhqBWZl5BgF91w",
      "urihash" : "Z0ñhqBWZl5BgF91w",
      "sysuri" : "https://developer.arm.com/documentation/ka001260/1-0/en",
      "systransactionid" : 863781,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1591891697000,
      "topparentid" : 3697173,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1591891730000,
      "sysconcepts" : "instructions ; flags ; cycle ; MULS ; multiplier array ; register ; T32 ; partner ; pipeline",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
      "concepts" : "instructions ; flags ; cycle ; MULS ; multiplier array ; register ; T32 ; partner ; pipeline",
      "documenttype" : "html",
      "sysindexeddate" : 1649085724000,
      "permanentid" : "62f5d85586eca0e8592e09d453ac89dbbcd2ad277a7851554e9f925af48d",
      "syslanguage" : [ "English" ],
      "itemid" : "5ee25712ca06a95ce5400186",
      "transactionid" : 863781,
      "title" : "How many cycles does MUL/MULS take in Cortex-M33? ",
      "products" : [ "AT623", "AT625-GRP", "AT625", "MP098", "AT624", "AT624-GRP" ],
      "date" : 1649085724000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001260:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085724984455324,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1167,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001260/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085520829,
      "syssize" : 1167,
      "sysdate" : 1649085724000,
      "haslayout" : "1",
      "topparent" : "3697173",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3697173,
      "wordcount" : 92,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085724000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001260/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001260/1-0/?lang=en",
      "modified" : 1591891730000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085724984455324,
      "uri" : "https://developer.arm.com/documentation/ka001260/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How many cycles does MUL/MULS take in Cortex-M33?",
    "Uri" : "https://developer.arm.com/documentation/ka001260/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001260/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001260/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001260/1-0/en",
    "Excerpt" : "KBA Article ID: KA001260 Applies To: Cortex-M33, Cortex-M33 Safety Package, Cortex-M33 Safety Package, ... Answer The Cortex-M33 has a multiplier array that can always calculate the multiply ...",
    "FirstSentences" : "KBA Article ID: KA001260 Applies To: Cortex-M33, Cortex-M33 Safety Package, Cortex-M33 Safety Package, Cortex-M33 Software Test Library, Cortex-M33 with FPU, Cortex-M33 with FPU\\/ETM\\/MTB ..."
  }, {
    "title" : "JTAGnSW glitch during TAP state transition in Cortex-M3 and Cortex-M4?",
    "uri" : "https://developer.arm.com/documentation/ka001446/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001446/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001446/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001446/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "JTAGnSW glitch during TAP state transition in Cortex-M3 and Cortex-M4? ",
      "document_number" : "ka001446",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3788808",
      "sysurihash" : "nGt4P3ðñ89VQP9n3",
      "urihash" : "nGt4P3ðñ89VQP9n3",
      "sysuri" : "https://developer.arm.com/documentation/ka001446/1-0/en",
      "systransactionid" : 863781,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1594298720000,
      "topparentid" : 3788808,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594298793000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e97e24a5e02d07b25c1", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e98e24a5e02d07b25c3", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649085712000,
      "permanentid" : "cec59db8157465aa8c83a7c2937968ec02f6a9422ae9cc8ffc3289609254",
      "syslanguage" : [ "English" ],
      "itemid" : "5f0711a980a122649b51def6",
      "transactionid" : 863781,
      "title" : "JTAGnSW glitch during TAP state transition in Cortex-M3 and Cortex-M4? ",
      "products" : [ "AT420", "AT421", "AT422", "AT423", "AT424", "AT427-GRP", "AT427", "AT428", "AT425-GRP", "AT425", "AT520", "AT522", "AT527-GRP", "AT527", "AT528", "AT521", "AT521-GRP" ],
      "date" : 1649085712000,
      "confidentiality" : "Confidential",
      "document_id" : "ka001446:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085712799069310,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001446/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085638548,
      "syssize" : 63,
      "sysdate" : 1649085712000,
      "haslayout" : "1",
      "topparent" : "3788808",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3788808,
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M3", "Cortex-M|Cortex-M3", "IP Products|DesignStart|Eval", "IP Products|DesignStart|Pro", "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M4", "IP Products|Processors|Cortex-M|Cortex-M3", "IP Products|DesignStart", "IP Products|DesignStart|Eval", "IP Products|DesignStart|Pro" ],
      "document_revision" : "1.2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085712000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001446/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001446/1-0/?lang=en",
      "modified" : 1594298793000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085712799069310,
      "uri" : "https://developer.arm.com/documentation/ka001446/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "JTAGnSW glitch during TAP state transition in Cortex-M3 and Cortex-M4?",
    "Uri" : "https://developer.arm.com/documentation/ka001446/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001446/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001446/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001446/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "C166: Locate Constants To Absolute Addresses",
    "uri" : "https://developer.arm.com/documentation/ka003808/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003808/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003808/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003808/1-0/en",
    "excerpt" : "Article ID: KA003808 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential ... In addition, I need at the beginning of this memory area a pointer to the address table, ...",
    "firstSentences" : "Article ID: KA003808 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C166 Version 6, or higher QUESTION I need to locate a ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "C166: Locate Constants To Absolute Addresses ",
      "document_number" : "ka003808",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4523266",
      "sysurihash" : "969x0OhvRk5SHy5e",
      "urihash" : "969x0OhvRk5SHy5e",
      "sysuri" : "https://developer.arm.com/documentation/ka003808/1-0/en",
      "systransactionid" : 863781,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614700095000,
      "topparentid" : 4523266,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614700201000,
      "sysconcepts" : "ranges ; memory area ; C166 Development ; const ; INIT ; L166 ; Flash ROM ; Customer Non-confidential ; declaration",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "ranges ; memory area ; C166 Development ; const ; INIT ; L166 ; Flash ROM ; Customer Non-confidential ; declaration",
      "documenttype" : "html",
      "sysindexeddate" : 1649085711000,
      "permanentid" : "07b602eb40219329169cf9f0fd3e83121db5c433d5732eca65fe1b396422",
      "syslanguage" : [ "English" ],
      "itemid" : "603e5ea9492bde1625aa9042",
      "transactionid" : 863781,
      "title" : "C166: Locate Constants To Absolute Addresses ",
      "products" : [ "A166", "CA166", "PK166" ],
      "date" : 1649085711000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003808:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085711579357667,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1756,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003808/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085505194,
      "syssize" : 1756,
      "sysdate" : 1649085711000,
      "haslayout" : "1",
      "topparent" : "4523266",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4523266,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 136,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C166 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085711000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003808/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003808/1-0/?lang=en",
      "modified" : 1614700201000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085711579357667,
      "uri" : "https://developer.arm.com/documentation/ka003808/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "C166: Locate Constants To Absolute Addresses",
    "Uri" : "https://developer.arm.com/documentation/ka003808/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003808/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003808/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003808/1-0/en",
    "Excerpt" : "Article ID: KA003808 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential ... In addition, I need at the beginning of this memory area a pointer to the address table, ...",
    "FirstSentences" : "Article ID: KA003808 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C166 Version 6, or higher QUESTION I need to locate a ..."
  }, {
    "title" : "ULINK: Flash Doesn't Always Load",
    "uri" : "https://developer.arm.com/documentation/ka003063/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003063/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003063/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003063/1-0/en",
    "excerpt" : "SOLUTION Change the Start parameter to 0x00000000. ... For LPC2xxx devices, this should be 0x00000000. ... SEE ALSO ULINK: Trouble with Flash Programming COMMUNITY THREADS Please also see ...",
    "firstSentences" : "Article ID: KA003063 Applies To: ULINK2 Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK v. 4.02 and later Keil \\u00B5Vision IDE v. 4.00d ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ULINK: Flash Doesn't Always Load ",
      "document_number" : "ka003063",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4522979",
      "sysurihash" : "ðmðvxAuS7zQJ4bxk",
      "urihash" : "ðmðvxAuS7zQJ4bxk",
      "sysuri" : "https://developer.arm.com/documentation/ka003063/1-0/en",
      "systransactionid" : 863781,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614695917000,
      "topparentid" : 4522979,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614695946000,
      "sysconcepts" : "Start parameter ; nContents mismatch ; Flash Download Setup ; programming ; Required ; mapping ; Target ; sectors ; bootloader ; nProgramming Done ; data sheet ; odd behavior ; Subsequent",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec719de24a5e02d07b26e5|5eec71bde24a5e02d07b26ef|5eec71e3e24a5e02d07b26f1", "5fbba08ccd74e712c4497211|5fbba094cd74e712c4497218|5eec71e3e24a5e02d07b26f1", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba094cd74e712c4497218|5eec71e3e24a5e02d07b26f1", "5fbba08ccd74e712c4497211|5fbba094cd74e712c4497218", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba094cd74e712c4497218" ],
      "concepts" : "Start parameter ; nContents mismatch ; Flash Download Setup ; programming ; Required ; mapping ; Target ; sectors ; bootloader ; nProgramming Done ; data sheet ; odd behavior ; Subsequent",
      "documenttype" : "html",
      "sysindexeddate" : 1649085709000,
      "permanentid" : "838f04fd42302a0cef85b99dffe17ec7cefdcbae523ca73fe64a6f846e99",
      "syslanguage" : [ "English" ],
      "itemid" : "603e4e0a492bde1625aa8cab",
      "transactionid" : 863781,
      "title" : "ULINK: Flash Doesn't Always Load ",
      "products" : [ "ULA-0005A-BASE", "ULA-0007A", "ULA-0007A-BASE", "ULINK2", "ULINK2-MDL" ],
      "date" : 1649085709000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003063:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085709339454449,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2190,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003063/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085475844,
      "syssize" : 2190,
      "sysdate" : 1649085709000,
      "haslayout" : "1",
      "topparent" : "4522979",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4522979,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 198,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Debug Probes|ULINK family|ULINK2", "Keil Products|Keil Debug Adapters|ULINK2", "Tools and Software|Keil Products|Keil Debug Adapters|ULINK2", "Keil Products|Keil Debug Adapters", "Tools and Software|Keil Products|Keil Debug Adapters" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Debug Probes", "Tools and Software|Embedded|Debug Probes|ULINK family", "Tools and Software|Embedded|Debug Probes|ULINK family|ULINK2", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil Debug Adapters", "Tools and Software|Keil Products|Keil Debug Adapters|ULINK2" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085709000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003063/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003063/1-0/?lang=en",
      "modified" : 1614695946000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085709339454449,
      "uri" : "https://developer.arm.com/documentation/ka003063/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "ULINK: Flash Doesn't Always Load",
    "Uri" : "https://developer.arm.com/documentation/ka003063/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003063/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003063/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003063/1-0/en",
    "Excerpt" : "SOLUTION Change the Start parameter to 0x00000000. ... For LPC2xxx devices, this should be 0x00000000. ... SEE ALSO ULINK: Trouble with Flash Programming COMMUNITY THREADS Please also see ...",
    "FirstSentences" : "Article ID: KA003063 Applies To: ULINK2 Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil MDK v. 4.02 and later Keil \\u00B5Vision IDE v. 4.00d ..."
  }, {
    "title" : "GENERAL: Error 141 (Too Many Initializers)",
    "uri" : "https://developer.arm.com/documentation/ka002531/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002531/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002531/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002531/1-0/en",
    "excerpt" : "Article ID: KA002531 Applies To: C166 Development Tools, C251 Development Tools, C51 Development Tools ... ANSWER This error was not generated in older versions of the compiler, but it has ...",
    "firstSentences" : "Article ID: KA002531 Applies To: C166 Development Tools, C251 Development Tools, C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "GENERAL: Error 141 (Too Many Initializers) ",
      "document_number" : "ka002531",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4522639",
      "sysurihash" : "DbaaN6CY1emQZqM0",
      "urihash" : "DbaaN6CY1emQZqM0",
      "sysuri" : "https://developer.arm.com/documentation/ka002531/1-0/en",
      "systransactionid" : 863781,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614690950000,
      "topparentid" : 4522639,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614690975000,
      "sysconcepts" : "array ; char blah ; invalid initializations ; string ; Alternatively ; comma ; x34 ; declaration",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214" ],
      "concepts" : "array ; char blah ; invalid initializations ; string ; Alternatively ; comma ; x34 ; declaration",
      "documenttype" : "html",
      "sysindexeddate" : 1649085709000,
      "permanentid" : "0f273273d28cff2c20d1010d87d1fddd4c25e41d5f62ab5e40d3e6a4f7e4",
      "syslanguage" : [ "English" ],
      "itemid" : "603e3a9f492bde1625aa888e",
      "transactionid" : 863781,
      "title" : "GENERAL: Error 141 (Too Many Initializers) ",
      "products" : [ "A166", "A251", "A51", "CA166", "CA251", "CA51", "DK251", "PK166", "PK51" ],
      "date" : 1649085709000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002531:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085709274908646,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 849,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002531/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085472808,
      "syssize" : 849,
      "sysdate" : 1649085709000,
      "haslayout" : "1",
      "topparent" : "4522639",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4522639,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 92,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools", "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085709000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002531/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002531/1-0/?lang=en",
      "modified" : 1614690975000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085709274908646,
      "uri" : "https://developer.arm.com/documentation/ka002531/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "GENERAL: Error 141 (Too Many Initializers)",
    "Uri" : "https://developer.arm.com/documentation/ka002531/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002531/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002531/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002531/1-0/en",
    "Excerpt" : "Article ID: KA002531 Applies To: C166 Development Tools, C251 Development Tools, C51 Development Tools ... ANSWER This error was not generated in older versions of the compiler, but it has ...",
    "FirstSentences" : "Article ID: KA002531 Applies To: C166 Development Tools, C251 Development Tools, C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 ..."
  }, {
    "title" : "Do Cortex-M processors support Coprocessors?",
    "uri" : "https://developer.arm.com/documentation/ka001165/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001165/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001165/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001165/1-0/en",
    "excerpt" : "KBA Article ID: KA001165 Applies To: Cortex-M0, Cortex-M0+, Cortex-M23, Cortex-M3 with ETM, Cortex-M33, Cortex-M4 with FPU\\/ ... Answer The ARMv6-M architecture does not support coprocessors.",
    "firstSentences" : "KBA Article ID: KA001165 Applies To: Cortex-M0, Cortex-M0+, Cortex-M23, Cortex-M3 with ETM, Cortex-M33, Cortex-M4 with FPU\\/ETM, Cortex-M55, Cortex-M7 Confidentiality: Customer non-confidential ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Do Cortex-M processors support Coprocessors? ",
      "document_number" : "ka001165",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3702186",
      "sysurihash" : "VoK8Vñ9vEBQMCmbp",
      "urihash" : "VoK8Vñ9vEBQMCmbp",
      "sysuri" : "https://developer.arm.com/documentation/ka001165/1-0/en",
      "systransactionid" : 863781,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1592391087000,
      "topparentid" : 3702186,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1592391099000,
      "sysconcepts" : "coprocessors ; Cortex ; architecture ; M0 ; instruction space ; extension ; Floating ; M3",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b2598", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b2598" ],
      "concepts" : "coprocessors ; Cortex ; architecture ; M0 ; instruction space ; extension ; Floating ; M3",
      "documenttype" : "html",
      "sysindexeddate" : 1649085706000,
      "permanentid" : "38e0102010b85180ce231df2d6d7cadf89f6269b614276f7ba47bc151c4a",
      "syslanguage" : [ "English" ],
      "itemid" : "5ee9f5bbfc8b3c34f8381bb2",
      "transactionid" : 863781,
      "title" : "Do Cortex-M processors support Coprocessors? ",
      "products" : [ "AT510-GRP", "AT590", "AT621", "AT425-GRP", "AT623", "AT521-GRP", "AT633", "AT610" ],
      "date" : 1649085706000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001165:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085706156641850,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1067,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001165/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085498935,
      "syssize" : 1067,
      "sysdate" : 1649085706000,
      "haslayout" : "1",
      "topparent" : "3702186",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3702186,
      "wordcount" : 80,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0", "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+", "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23", "IP Products|Processors|Cortex-M|Cortex-M3", "Cortex-M|Cortex-M3", "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33", "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4", "IP Products|Processors|Cortex-M|Cortex-M55", "Cortex-M|Cortex-M55", "IP Products|Processors|Cortex-M|Cortex-M7", "Cortex-M|Cortex-M7" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33", "IP Products|Processors|Cortex-M|Cortex-M23", "IP Products|Processors|Cortex-M|Cortex-M7", "IP Products|Processors|Cortex-M|Cortex-M4", "IP Products|Processors|Cortex-M|Cortex-M3", "IP Products|Processors|Cortex-M|Cortex-M0+", "IP Products|Processors|Cortex-M|Cortex-M0", "IP Products|Processors|Cortex-M|Cortex-M55" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085706000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001165/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001165/1-0/?lang=en",
      "modified" : 1592391099000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085706156641850,
      "uri" : "https://developer.arm.com/documentation/ka001165/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Do Cortex-M processors support Coprocessors?",
    "Uri" : "https://developer.arm.com/documentation/ka001165/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001165/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001165/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001165/1-0/en",
    "Excerpt" : "KBA Article ID: KA001165 Applies To: Cortex-M0, Cortex-M0+, Cortex-M23, Cortex-M3 with ETM, Cortex-M33, Cortex-M4 with FPU\\/ ... Answer The ARMv6-M architecture does not support coprocessors.",
    "FirstSentences" : "KBA Article ID: KA001165 Applies To: Cortex-M0, Cortex-M0+, Cortex-M23, Cortex-M3 with ETM, Cortex-M33, Cortex-M4 with FPU\\/ETM, Cortex-M55, Cortex-M7 Confidentiality: Customer non-confidential ..."
  }, {
    "title" : "What is the function of the S_RETIRE_ST bit in the DHCSR?",
    "uri" : "https://developer.arm.com/documentation/ka001231/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001231/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001231/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001231/1-0/en",
    "excerpt" : "KBA Article ID: KA001231 Applies To: Cortex-M3, Cortex-M3 DesignStart Eval, Cortex-M3 DesignStart Eval Academic, ... Cortex-M7 with FPU, Cortex-M7 with FPU\\/ETM Confidentiality: Customer non- ...",
    "firstSentences" : "KBA Article ID: KA001231 Applies To: Cortex-M3, Cortex-M3 DesignStart Eval, Cortex-M3 DesignStart Eval Academic, Cortex-M3 DesignStart Pro, Cortex-M3 DesignStart Pro Academic, Cortex-M3 Safety ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "What is the function of the S_RETIRE_ST bit in the DHCSR? ",
      "document_number" : "ka001231",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3697133",
      "sysurihash" : "evKbnRMZn2NRBsxa",
      "urihash" : "evKbnRMZn2NRBsxa",
      "sysuri" : "https://developer.arm.com/documentation/ka001231/1-0/en",
      "systransactionid" : 864209,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1591864947000,
      "topparentid" : 3697133,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1591865022000,
      "sysconcepts" : "execution ; hung ; proceeding ; debugger ; delay ; twice ; instruction",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e97e24a5e02d07b25c1", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e98e24a5e02d07b25c3", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b2598", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b2598" ],
      "concepts" : "execution ; hung ; proceeding ; debugger ; delay ; twice ; instruction",
      "documenttype" : "html",
      "sysindexeddate" : 1649146191000,
      "permanentid" : "428b3fa1d9ceddc231e3b6c07391d470b3747e9ce425ffaa3daa265932ab",
      "syslanguage" : [ "English" ],
      "itemid" : "5ee1eebeca06a95ce54000ee",
      "transactionid" : 864209,
      "title" : "What is the function of the S_RETIRE_ST bit in the DHCSR? ",
      "products" : [ "AT420", "AT421", "AT422", "AT423", "AT424", "AT427-GRP", "AT427", "AT428", "AT425-GRP", "AT425", "AT520", "AT522", "AT527-GRP", "AT527", "AT528", "AT521", "AT521-GRP", "AT610", "AT617-GRP", "AT617", "AT611", "AT611-GRP" ],
      "date" : 1649146191000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001231:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146191338487817,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1059,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001231/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145873562,
      "syssize" : 1059,
      "sysdate" : 1649146191000,
      "haslayout" : "1",
      "topparent" : "3697133",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3697133,
      "wordcount" : 74,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M3", "Cortex-M|Cortex-M3", "IP Products|DesignStart|Eval", "IP Products|DesignStart|Pro", "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4", "IP Products|Processors|Cortex-M|Cortex-M7", "Cortex-M|Cortex-M7" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M7", "IP Products|Processors|Cortex-M|Cortex-M4", "IP Products|Processors|Cortex-M|Cortex-M3", "IP Products|DesignStart", "IP Products|DesignStart|Eval", "IP Products|DesignStart|Pro" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146191000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001231/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001231/1-0/?lang=en",
      "modified" : 1591865022000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146191338487817,
      "uri" : "https://developer.arm.com/documentation/ka001231/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What is the function of the S_RETIRE_ST bit in the DHCSR?",
    "Uri" : "https://developer.arm.com/documentation/ka001231/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001231/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001231/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001231/1-0/en",
    "Excerpt" : "KBA Article ID: KA001231 Applies To: Cortex-M3, Cortex-M3 DesignStart Eval, Cortex-M3 DesignStart Eval Academic, ... Cortex-M7 with FPU, Cortex-M7 with FPU\\/ETM Confidentiality: Customer non- ...",
    "FirstSentences" : "KBA Article ID: KA001231 Applies To: Cortex-M3, Cortex-M3 DesignStart Eval, Cortex-M3 DesignStart Eval Academic, Cortex-M3 DesignStart Pro, Cortex-M3 DesignStart Pro Academic, Cortex-M3 Safety ..."
  }, {
    "title" : "UVISION DEBUGGER: Flashing Atmel AT91 Devices to XRAM",
    "uri" : "https://developer.arm.com/documentation/ka003455/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003455/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003455/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003455/1-0/en",
    "excerpt" : "ANSWER Yes. ... The Text Start and Data Start addresses in XRAM for the linker target options. ... SEE ALSO ULINK: ARM DEBUGGER CRASHES ULINK: ATMEL REMAP CAUSES PROBLEMS WITH UVISION DEBUGGER ...",
    "firstSentences" : "Article ID: KA003455 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: \\u00B5Vision Version 2 and Later QUESTION I'm having ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "UVISION DEBUGGER: Flashing Atmel AT91 Devices to XRAM ",
      "document_number" : "ka003455",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4523709",
      "sysurihash" : "OS5K1h6hOrfYFZCq",
      "urihash" : "OS5K1h6hOrfYFZCq",
      "sysuri" : "https://developer.arm.com/documentation/ka003455/1-0/en",
      "systransactionid" : 863780,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1619548178000,
      "topparentid" : 4523709,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1619548254000,
      "sysconcepts" : "XRAM ; REMAP command ; Atmel AT91 ; downloading ; Data Start ; linker script ; target options ; startup ; onboard FLASH ; internal RAM ; user-startup",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "XRAM ; REMAP command ; Atmel AT91 ; downloading ; Data Start ; linker script ; target options ; startup ; onboard FLASH ; internal RAM ; user-startup",
      "documenttype" : "html",
      "sysindexeddate" : 1649085688000,
      "permanentid" : "b47dfdfc257a3a5a6671f52f96fe20600409163009e3ee58b3f1a662c9c5",
      "syslanguage" : [ "English" ],
      "itemid" : "6088585e5e70d934bc69f62e",
      "transactionid" : 863780,
      "title" : "UVISION DEBUGGER: Flashing Atmel AT91 Devices to XRAM ",
      "products" : [ "A51", "CA51", "PK51" ],
      "date" : 1649085688000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003455:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085688972401588,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2078,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003455/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085492388,
      "syssize" : 2078,
      "sysdate" : 1649085688000,
      "haslayout" : "1",
      "topparent" : "4523709",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4523709,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 142,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085688000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003455/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003455/1-0/?lang=en",
      "modified" : 1619548254000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085688972401588,
      "uri" : "https://developer.arm.com/documentation/ka003455/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "UVISION DEBUGGER: Flashing Atmel AT91 Devices to XRAM",
    "Uri" : "https://developer.arm.com/documentation/ka003455/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003455/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003455/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003455/1-0/en",
    "Excerpt" : "ANSWER Yes. ... The Text Start and Data Start addresses in XRAM for the linker target options. ... SEE ALSO ULINK: ARM DEBUGGER CRASHES ULINK: ATMEL REMAP CAUSES PROBLEMS WITH UVISION DEBUGGER ...",
    "FirstSentences" : "Article ID: KA003455 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: \\u00B5Vision Version 2 and Later QUESTION I'm having ..."
  }, {
    "title" : "What is WICSENSE and how its used ?",
    "uri" : "https://developer.arm.com/documentation/ka001712/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001712/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001712/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001712/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "What is WICSENSE and how its used ? ",
      "document_number" : "ka001712",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3840913",
      "sysurihash" : "KuULujaCFvLhKjW6",
      "urihash" : "KuULujaCFvLhKjW6",
      "sysuri" : "https://developer.arm.com/documentation/ka001712/1-0/en",
      "systransactionid" : 861217,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1596724773000,
      "topparentid" : 3840913,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1596724852000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e97e24a5e02d07b25c1", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e98e24a5e02d07b25c3" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648715526000,
      "permanentid" : "bfc110397197d3793e0f02953f4742507c4888f087971141089af20dddc7",
      "syslanguage" : [ "English" ],
      "itemid" : "5f2c167460a93e65927bc942",
      "transactionid" : 861217,
      "title" : "What is WICSENSE and how its used ? ",
      "products" : [ "AT510-GRP", "AT510", "AT511", "AT512", "AT513", "AT514" ],
      "date" : 1648715526000,
      "confidentiality" : "Confidential",
      "document_id" : "ka001712:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715526776389245,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001712/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715525758,
      "syssize" : 63,
      "sysdate" : 1648715526000,
      "haslayout" : "1",
      "topparent" : "3840913",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3840913,
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0", "IP Products|DesignStart|Eval", "IP Products|DesignStart|Pro" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0", "IP Products|DesignStart", "IP Products|DesignStart|Eval", "IP Products|DesignStart|Pro" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715526000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001712/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001712/1-0/?lang=en",
      "modified" : 1596724852000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715526776389245,
      "uri" : "https://developer.arm.com/documentation/ka001712/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What is WICSENSE and how its used ?",
    "Uri" : "https://developer.arm.com/documentation/ka001712/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001712/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001712/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001712/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "ARM Security Technology Building a Secure System using TrustZone Technology",
    "uri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en",
    "printableUri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en",
    "clickUri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/PRD29-GENC-009492/c/en",
    "excerpt" : "ARM Security Technology Building a Secure System using TrustZone Technology Copyright 2005-2009 ARM ... All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
    "firstSentences" : "ARM Security Technology Building a Secure System using TrustZone Technology Copyright 2005-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "ARM Security Technology Building a Secure System using TrustZone Technology",
      "uri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en/pdf/PRD29-GENC-009492C_trustzone_security_whitepaper.pdf",
      "printableUri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en/pdf/PRD29-GENC-009492C_trustzone_security_whitepaper.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5f212796500e883ab8e74531",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/PRD29-GENC-009492/c/en/pdf/PRD29-GENC-009492C_trustzone_security_whitepaper.pdf",
      "excerpt" : "All rights reserved. ... Unrestricted Access ... Product Status ... Web Address ... http://www.arm.com ... Copyright © 2005-2009 ARM Limited. ... Non-Confidential ... iii ... Chapter 3 ... xi",
      "firstSentences" : "ARM Security Technology Building a Secure System using ... TrustZone Technology Copyright © 2005-2009 ARM Limited. All rights reserved. PRD29-GENC-009492C ii Access ARM Security Technology Building a ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Security Technology Building a Secure System using TrustZone Technology",
        "uri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en",
        "printableUri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en",
        "clickUri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/PRD29-GENC-009492/c/en",
        "excerpt" : "ARM Security Technology Building a Secure System using TrustZone Technology Copyright 2005-2009 ARM ... All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "ARM Security Technology Building a Secure System using TrustZone Technology Copyright 2005-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Security Technology Building a Secure System using TrustZone Technology ",
          "document_number" : "PRD29-GENC-009492",
          "document_version" : "c",
          "content_type" : "White Paper",
          "systopparent" : "4816557",
          "sysurihash" : "tyUFwMmzAF69AcFY",
          "urihash" : "tyUFwMmzAF69AcFY",
          "sysuri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en",
          "systransactionid" : 861217,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1252500128000,
          "topparentid" : 4816557,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596008341000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; Revision History ; 18Secure software ; Security Extensions ; Accelerator Coherency Port ; calculation onpage ; internal classification ; Unrestricted Access ; warranties implied ; continuous developments ; copyright holder ; terms of the agreement ; 13Multiprocessor ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638" ],
          "concepts" : "proprietary notice ; ARM Limited ; Revision History ; 18Secure software ; Security Extensions ; Accelerator Coherency Port ; calculation onpage ; internal classification ; Unrestricted Access ; warranties implied ; continuous developments ; copyright holder ; terms of the agreement ; 13Multiprocessor ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715525000,
          "permanentid" : "1f3378fcdbb1e71a68b1ed17cae6977933db171af00fd29d540b092f2036",
          "syslanguage" : [ "English" ],
          "itemid" : "5f212795500e883ab8e744c5",
          "transactionid" : 861217,
          "title" : "ARM Security Technology Building a Secure System using TrustZone Technology ",
          "products" : [ "TrustZone Controllers" ],
          "date" : 1648715525000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "PRD29-GENC-009492:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715525304003751,
          "navigationhierarchiescontenttype" : "White Paper",
          "size" : 2328,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715514829,
          "syssize" : 2328,
          "sysdate" : 1648715525000,
          "haslayout" : "1",
          "topparent" : "4816557",
          "label_version" : "c",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4816557,
          "content_description" : "This document provides an overview of the ARM TrustZone technology and how this can provide a practical level of security through careful System-on-a-Chip (SoC) configuration and software design.",
          "wordcount" : 173,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715525000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/PRD29-GENC-009492/c/?lang=en",
          "modified" : 1643285124000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715525304003751,
          "uri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Security Technology Building a Secure System using TrustZone Technology",
        "Uri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/PRD29-GENC-009492/c/en",
        "Excerpt" : "ARM Security Technology Building a Secure System using TrustZone Technology Copyright 2005-2009 ARM ... All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "ARM Security Technology Building a Secure System using TrustZone Technology Copyright 2005-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Security Technology Building a Secure System using TrustZone Technology ",
        "document_number" : "PRD29-GENC-009492",
        "document_version" : "c",
        "content_type" : "White Paper",
        "systopparent" : "4816557",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "hp7GvwRoin8UrCjy",
        "urihash" : "hp7GvwRoin8UrCjy",
        "sysuri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en/pdf/PRD29-GENC-009492C_trustzone_security_whitepaper.pdf",
        "systransactionid" : 861217,
        "copyright" : "Copyright ©€2005-2009 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1252500128000,
        "topparentid" : 4816557,
        "numberofpages" : 108,
        "sysconcepts" : "hardware ; designs ; protections ; attacking ; security ; controllers ; infrastructure ; environment ; transactions ; configuration ; interfaces ; architectures ; ARM Limited ; TrustZone technology ; assets ; mechanisms",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638" ],
        "attachmentparentid" : 4816557,
        "parentitem" : "5f212795500e883ab8e744c5",
        "concepts" : "hardware ; designs ; protections ; attacking ; security ; controllers ; infrastructure ; environment ; transactions ; configuration ; interfaces ; architectures ; ARM Limited ; TrustZone technology ; assets ; mechanisms",
        "documenttype" : "pdf",
        "isattachment" : "4816557",
        "sysindexeddate" : 1648715525000,
        "permanentid" : "53664d7f3bd6cdd399f4fc5fa69f98696fa18e6d27ee9ecef85bc69b887e",
        "syslanguage" : [ "English" ],
        "itemid" : "5f212796500e883ab8e74531",
        "transactionid" : 861217,
        "title" : "ARM Security Technology Building a Secure System using TrustZone Technology ",
        "date" : 1648715525000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "PRD29-GENC-009492:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715525129556520,
        "sysisattachment" : "4816557",
        "navigationhierarchiescontenttype" : "White Paper",
        "sysattachmentparentid" : 4816557,
        "size" : 701377,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5f212796500e883ab8e74531",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715516584,
        "syssize" : 701377,
        "sysdate" : 1648715525000,
        "topparent" : "4816557",
        "author" : "ARM Limited",
        "label_version" : "c",
        "systopparentid" : 4816557,
        "content_description" : "This document provides an overview of the ARM TrustZone technology and how this can provide a practical level of security through careful System-on-a-Chip (SoC) configuration and software design.",
        "wordcount" : 2585,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715525000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5f212796500e883ab8e74531",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715525129556520,
        "uri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en/pdf/PRD29-GENC-009492C_trustzone_security_whitepaper.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM Security Technology Building a Secure System using TrustZone Technology",
      "Uri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en/pdf/PRD29-GENC-009492C_trustzone_security_whitepaper.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en/pdf/PRD29-GENC-009492C_trustzone_security_whitepaper.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5f212796500e883ab8e74531",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/PRD29-GENC-009492/c/en/pdf/PRD29-GENC-009492C_trustzone_security_whitepaper.pdf",
      "Excerpt" : "All rights reserved. ... Unrestricted Access ... Product Status ... Web Address ... http://www.arm.com ... Copyright © 2005-2009 ARM Limited. ... Non-Confidential ... iii ... Chapter 3 ... xi",
      "FirstSentences" : "ARM Security Technology Building a Secure System using ... TrustZone Technology Copyright © 2005-2009 ARM Limited. All rights reserved. PRD29-GENC-009492C ii Access ARM Security Technology Building a ..."
    }, {
      "title" : "Who attacks devices?",
      "uri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en/Introduction/What-are-the-threats-/Who-attacks-devices-",
      "printableUri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en/Introduction/What-are-the-threats-/Who-attacks-devices-",
      "clickUri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/Introduction/What-are-the-threats-/Who-attacks-devices-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/PRD29-GENC-009492/c/en/Introduction/What-are-the-threats-/Who-attacks-devices-",
      "excerpt" : "This secondary attack may be deployed by another attacker. ... In general the device owner is motivated to perform the attack, but is not ... Who attacks devices? TrustZone Controllers",
      "firstSentences" : "Who attacks devices? Once a designer has identified the assets, and the possible attacks, it is important to identify the possible attackers. Different attackers can deploy different types of ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Security Technology Building a Secure System using TrustZone Technology",
        "uri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en",
        "printableUri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en",
        "clickUri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/PRD29-GENC-009492/c/en",
        "excerpt" : "ARM Security Technology Building a Secure System using TrustZone Technology Copyright 2005-2009 ARM ... All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "ARM Security Technology Building a Secure System using TrustZone Technology Copyright 2005-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Security Technology Building a Secure System using TrustZone Technology ",
          "document_number" : "PRD29-GENC-009492",
          "document_version" : "c",
          "content_type" : "White Paper",
          "systopparent" : "4816557",
          "sysurihash" : "tyUFwMmzAF69AcFY",
          "urihash" : "tyUFwMmzAF69AcFY",
          "sysuri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en",
          "systransactionid" : 861217,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1252500128000,
          "topparentid" : 4816557,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596008341000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; Revision History ; 18Secure software ; Security Extensions ; Accelerator Coherency Port ; calculation onpage ; internal classification ; Unrestricted Access ; warranties implied ; continuous developments ; copyright holder ; terms of the agreement ; 13Multiprocessor ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638" ],
          "concepts" : "proprietary notice ; ARM Limited ; Revision History ; 18Secure software ; Security Extensions ; Accelerator Coherency Port ; calculation onpage ; internal classification ; Unrestricted Access ; warranties implied ; continuous developments ; copyright holder ; terms of the agreement ; 13Multiprocessor ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715525000,
          "permanentid" : "1f3378fcdbb1e71a68b1ed17cae6977933db171af00fd29d540b092f2036",
          "syslanguage" : [ "English" ],
          "itemid" : "5f212795500e883ab8e744c5",
          "transactionid" : 861217,
          "title" : "ARM Security Technology Building a Secure System using TrustZone Technology ",
          "products" : [ "TrustZone Controllers" ],
          "date" : 1648715525000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "PRD29-GENC-009492:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715525304003751,
          "navigationhierarchiescontenttype" : "White Paper",
          "size" : 2328,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715514829,
          "syssize" : 2328,
          "sysdate" : 1648715525000,
          "haslayout" : "1",
          "topparent" : "4816557",
          "label_version" : "c",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4816557,
          "content_description" : "This document provides an overview of the ARM TrustZone technology and how this can provide a practical level of security through careful System-on-a-Chip (SoC) configuration and software design.",
          "wordcount" : 173,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715525000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/PRD29-GENC-009492/c/?lang=en",
          "modified" : 1643285124000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715525304003751,
          "uri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Security Technology Building a Secure System using TrustZone Technology",
        "Uri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/PRD29-GENC-009492/c/en",
        "Excerpt" : "ARM Security Technology Building a Secure System using TrustZone Technology Copyright 2005-2009 ARM ... All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "ARM Security Technology Building a Secure System using TrustZone Technology Copyright 2005-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Who attacks devices? ",
        "document_number" : "PRD29-GENC-009492",
        "document_version" : "c",
        "content_type" : "White Paper",
        "systopparent" : "4816557",
        "sysurihash" : "Z6Fz1ñsñFZhMbkmt",
        "urihash" : "Z6Fz1ñsñFZhMbkmt",
        "sysuri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en/Introduction/What-are-the-threats-/Who-attacks-devices-",
        "systransactionid" : 861217,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1252500128000,
        "topparentid" : 4816557,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596008341000,
        "sysconcepts" : "attacking ; assets ; security ; capability ; employees ; malware ; viruses ; technically competent ; sensitive materials ; usually cheaper ; computer network ; user error ; piece of silicon ; protections",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638" ],
        "attachmentparentid" : 4816557,
        "parentitem" : "5f212795500e883ab8e744c5",
        "concepts" : "attacking ; assets ; security ; capability ; employees ; malware ; viruses ; technically competent ; sensitive materials ; usually cheaper ; computer network ; user error ; piece of silicon ; protections",
        "documenttype" : "html",
        "isattachment" : "4816557",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715525000,
        "permanentid" : "820f8649615c97b4fb73cdacc3b58372347bef65c7f96365082f761e3f4c",
        "syslanguage" : [ "English" ],
        "itemid" : "5f212796500e883ab8e744da",
        "transactionid" : 861217,
        "title" : "Who attacks devices? ",
        "products" : [ "TrustZone Controllers" ],
        "date" : 1648715524000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "PRD29-GENC-009492:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715524133770162,
        "sysisattachment" : "4816557",
        "navigationhierarchiescontenttype" : "White Paper",
        "sysattachmentparentid" : 4816557,
        "size" : 3579,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/Introduction/What-are-the-threats-/Who-attacks-devices-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715514829,
        "syssize" : 3579,
        "sysdate" : 1648715524000,
        "haslayout" : "1",
        "topparent" : "4816557",
        "label_version" : "c",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4816557,
        "content_description" : "This document provides an overview of the ARM TrustZone technology and how this can provide a practical level of security through careful System-on-a-Chip (SoC) configuration and software design.",
        "wordcount" : 268,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715525000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/Introduction/What-are-the-threats-/Who-attacks-devices-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/PRD29-GENC-009492/c/Introduction/What-are-the-threats-/Who-attacks-devices-?lang=en",
        "modified" : 1643285124000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715524133770162,
        "uri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en/Introduction/What-are-the-threats-/Who-attacks-devices-",
        "syscollection" : "default"
      },
      "Title" : "Who attacks devices?",
      "Uri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en/Introduction/What-are-the-threats-/Who-attacks-devices-",
      "PrintableUri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en/Introduction/What-are-the-threats-/Who-attacks-devices-",
      "ClickUri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/Introduction/What-are-the-threats-/Who-attacks-devices-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/PRD29-GENC-009492/c/en/Introduction/What-are-the-threats-/Who-attacks-devices-",
      "Excerpt" : "This secondary attack may be deployed by another attacker. ... In general the device owner is motivated to perform the attack, but is not ... Who attacks devices? TrustZone Controllers",
      "FirstSentences" : "Who attacks devices? Once a designer has identified the assets, and the possible attacks, it is important to identify the possible attackers. Different attackers can deploy different types of ..."
    }, {
      "title" : "Secure processor configuration",
      "uri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en/TrustZone-Hardware-Architecture/Processor-architecture/Secure-processor-configuration",
      "printableUri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en/TrustZone-Hardware-Architecture/Processor-architecture/Secure-processor-configuration",
      "clickUri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/TrustZone-Hardware-Architecture/Processor-architecture/Secure-processor-configuration?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/PRD29-GENC-009492/c/en/TrustZone-Hardware-Architecture/Processor-architecture/Secure-processor-configuration",
      "excerpt" : "Secure processor configuration To enable independent execution of code on the virtual CPUs, the hardware ... The configuration options that are considered sensitive, or that apply globally to ...",
      "firstSentences" : "Secure processor configuration To enable independent execution of code on the virtual CPUs, the hardware strictly manages the configuration options present in CP15. The configuration options that ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Security Technology Building a Secure System using TrustZone Technology",
        "uri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en",
        "printableUri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en",
        "clickUri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/PRD29-GENC-009492/c/en",
        "excerpt" : "ARM Security Technology Building a Secure System using TrustZone Technology Copyright 2005-2009 ARM ... All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "ARM Security Technology Building a Secure System using TrustZone Technology Copyright 2005-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Security Technology Building a Secure System using TrustZone Technology ",
          "document_number" : "PRD29-GENC-009492",
          "document_version" : "c",
          "content_type" : "White Paper",
          "systopparent" : "4816557",
          "sysurihash" : "tyUFwMmzAF69AcFY",
          "urihash" : "tyUFwMmzAF69AcFY",
          "sysuri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en",
          "systransactionid" : 861217,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1252500128000,
          "topparentid" : 4816557,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596008341000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; Revision History ; 18Secure software ; Security Extensions ; Accelerator Coherency Port ; calculation onpage ; internal classification ; Unrestricted Access ; warranties implied ; continuous developments ; copyright holder ; terms of the agreement ; 13Multiprocessor ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638" ],
          "concepts" : "proprietary notice ; ARM Limited ; Revision History ; 18Secure software ; Security Extensions ; Accelerator Coherency Port ; calculation onpage ; internal classification ; Unrestricted Access ; warranties implied ; continuous developments ; copyright holder ; terms of the agreement ; 13Multiprocessor ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715525000,
          "permanentid" : "1f3378fcdbb1e71a68b1ed17cae6977933db171af00fd29d540b092f2036",
          "syslanguage" : [ "English" ],
          "itemid" : "5f212795500e883ab8e744c5",
          "transactionid" : 861217,
          "title" : "ARM Security Technology Building a Secure System using TrustZone Technology ",
          "products" : [ "TrustZone Controllers" ],
          "date" : 1648715525000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "PRD29-GENC-009492:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715525304003751,
          "navigationhierarchiescontenttype" : "White Paper",
          "size" : 2328,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715514829,
          "syssize" : 2328,
          "sysdate" : 1648715525000,
          "haslayout" : "1",
          "topparent" : "4816557",
          "label_version" : "c",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4816557,
          "content_description" : "This document provides an overview of the ARM TrustZone technology and how this can provide a practical level of security through careful System-on-a-Chip (SoC) configuration and software design.",
          "wordcount" : 173,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715525000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/PRD29-GENC-009492/c/?lang=en",
          "modified" : 1643285124000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715525304003751,
          "uri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Security Technology Building a Secure System using TrustZone Technology",
        "Uri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/PRD29-GENC-009492/c/en",
        "Excerpt" : "ARM Security Technology Building a Secure System using TrustZone Technology Copyright 2005-2009 ARM ... All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "ARM Security Technology Building a Secure System using TrustZone Technology Copyright 2005-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Secure processor configuration ",
        "document_number" : "PRD29-GENC-009492",
        "document_version" : "c",
        "content_type" : "White Paper",
        "systopparent" : "4816557",
        "sysurihash" : "XSVvm2fñ4nbpK7ðj",
        "urihash" : "XSVvm2fñ4nbpK7ðj",
        "sysuri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en/TrustZone-Hardware-Architecture/Processor-architecture/Secure-processor-configuration",
        "systransactionid" : 861217,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1252500128000,
        "topparentid" : 4816557,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596008341000,
        "sysconcepts" : "configuration options ; hardware ; Secure ; settings ; system coprocessors ; cache lockdown ; virtual CPUs ; core",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638" ],
        "attachmentparentid" : 4816557,
        "parentitem" : "5f212795500e883ab8e744c5",
        "concepts" : "configuration options ; hardware ; Secure ; settings ; system coprocessors ; cache lockdown ; virtual CPUs ; core",
        "documenttype" : "html",
        "isattachment" : "4816557",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715525000,
        "permanentid" : "5df41c0638f2bb5555c00a020ba9aa1b09f411f6c4a0104f6f305986a6a9",
        "syslanguage" : [ "English" ],
        "itemid" : "5f212796500e883ab8e744ec",
        "transactionid" : 861217,
        "title" : "Secure processor configuration ",
        "products" : [ "TrustZone Controllers" ],
        "date" : 1648715524000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "PRD29-GENC-009492:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715524091261368,
        "sysisattachment" : "4816557",
        "navigationhierarchiescontenttype" : "White Paper",
        "sysattachmentparentid" : 4816557,
        "size" : 994,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/TrustZone-Hardware-Architecture/Processor-architecture/Secure-processor-configuration?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715514798,
        "syssize" : 994,
        "sysdate" : 1648715524000,
        "haslayout" : "1",
        "topparent" : "4816557",
        "label_version" : "c",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4816557,
        "content_description" : "This document provides an overview of the ARM TrustZone technology and how this can provide a practical level of security through careful System-on-a-Chip (SoC) configuration and software design.",
        "wordcount" : 82,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715525000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/TrustZone-Hardware-Architecture/Processor-architecture/Secure-processor-configuration?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/PRD29-GENC-009492/c/TrustZone-Hardware-Architecture/Processor-architecture/Secure-processor-configuration?lang=en",
        "modified" : 1643285124000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715524091261368,
        "uri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en/TrustZone-Hardware-Architecture/Processor-architecture/Secure-processor-configuration",
        "syscollection" : "default"
      },
      "Title" : "Secure processor configuration",
      "Uri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en/TrustZone-Hardware-Architecture/Processor-architecture/Secure-processor-configuration",
      "PrintableUri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en/TrustZone-Hardware-Architecture/Processor-architecture/Secure-processor-configuration",
      "ClickUri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/TrustZone-Hardware-Architecture/Processor-architecture/Secure-processor-configuration?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/PRD29-GENC-009492/c/en/TrustZone-Hardware-Architecture/Processor-architecture/Secure-processor-configuration",
      "Excerpt" : "Secure processor configuration To enable independent execution of code on the virtual CPUs, the hardware ... The configuration options that are considered sensitive, or that apply globally to ...",
      "FirstSentences" : "Secure processor configuration To enable independent execution of code on the virtual CPUs, the hardware strictly manages the configuration options present in CP15. The configuration options that ..."
    } ],
    "totalNumberOfChildResults" : 96,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM Security Technology Building a Secure System using TrustZone Technology ",
      "document_number" : "PRD29-GENC-009492",
      "document_version" : "c",
      "content_type" : "White Paper",
      "systopparent" : "4816557",
      "sysurihash" : "tyUFwMmzAF69AcFY",
      "urihash" : "tyUFwMmzAF69AcFY",
      "sysuri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en",
      "systransactionid" : 861217,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1252500128000,
      "topparentid" : 4816557,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1596008341000,
      "sysconcepts" : "proprietary notice ; ARM Limited ; Revision History ; 18Secure software ; Security Extensions ; Accelerator Coherency Port ; calculation onpage ; internal classification ; Unrestricted Access ; warranties implied ; continuous developments ; copyright holder ; terms of the agreement ; 13Multiprocessor ; Non-Confidential ; Confidentiality",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638" ],
      "concepts" : "proprietary notice ; ARM Limited ; Revision History ; 18Secure software ; Security Extensions ; Accelerator Coherency Port ; calculation onpage ; internal classification ; Unrestricted Access ; warranties implied ; continuous developments ; copyright holder ; terms of the agreement ; 13Multiprocessor ; Non-Confidential ; Confidentiality",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715525000,
      "permanentid" : "1f3378fcdbb1e71a68b1ed17cae6977933db171af00fd29d540b092f2036",
      "syslanguage" : [ "English" ],
      "itemid" : "5f212795500e883ab8e744c5",
      "transactionid" : 861217,
      "title" : "ARM Security Technology Building a Secure System using TrustZone Technology ",
      "products" : [ "TrustZone Controllers" ],
      "date" : 1648715525000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "PRD29-GENC-009492:c:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715525304003751,
      "navigationhierarchiescontenttype" : "White Paper",
      "size" : 2328,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715514829,
      "syssize" : 2328,
      "sysdate" : 1648715525000,
      "haslayout" : "1",
      "topparent" : "4816557",
      "label_version" : "c",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4816557,
      "content_description" : "This document provides an overview of the ARM TrustZone technology and how this can provide a practical level of security through careful System-on-a-Chip (SoC) configuration and software design.",
      "wordcount" : 173,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers" ],
      "document_revision" : "0",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715525000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/PRD29-GENC-009492/c/?lang=en",
      "modified" : 1643285124000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715525304003751,
      "uri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en",
      "syscollection" : "default"
    },
    "Title" : "ARM Security Technology Building a Secure System using TrustZone Technology",
    "Uri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en",
    "PrintableUri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/en",
    "ClickUri" : "https://developer.arm.com/documentation/PRD29-GENC-009492/c/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/PRD29-GENC-009492/c/en",
    "Excerpt" : "ARM Security Technology Building a Secure System using TrustZone Technology Copyright 2005-2009 ARM ... All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
    "FirstSentences" : "ARM Security Technology Building a Secure System using TrustZone Technology Copyright 2005-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
  }, {
    "title" : "Write streaming behavior in Cortex-A78/Cortex-A78AE",
    "uri" : "https://developer.arm.com/documentation/ka004766/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004766/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004766/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004766/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Write streaming behavior in Cortex-A78/Cortex-A78AE ",
      "document_number" : "ka004766",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4865133",
      "sysurihash" : "JQqñRv0txkui6Q4o",
      "urihash" : "JQqñRv0txkui6Q4o",
      "sysuri" : "https://developer.arm.com/documentation/ka004766/1-0/en",
      "systransactionid" : 861217,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1624386039000,
      "topparentid" : 4865133,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1624386099000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc", "5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648715524000,
      "permanentid" : "2175ae38b871f8f8cbab8c718c7af2984d759a9405d449da8b27ac3343fd",
      "syslanguage" : [ "English" ],
      "itemid" : "60d22a33677cf7536a55ba56",
      "transactionid" : 861217,
      "title" : "Write streaming behavior in Cortex-A78/Cortex-A78AE ",
      "products" : [ "AD002", "AD007", "AD008", "AD020", "AD040", "Cortex-A78", "GF37MH003", "GF37MH003-MUL", "GF37MH003-PVT", "GF37MH003-SUL", "GF37MH003-SVC", "GF37MH003-VRL", "GF37MH004", "GF37MH004-MUL", "GF37MH004-PVT", "GF37MH004-SUL", "GF37MH004-SVC", "GF37MH004-VRL", "GF37MH005", "GF37MH005-MUL", "GF37MH005-PVT", "GF37MH005-SUL", "GF37MH005-SVC", "GF37MH005-VRL", "MP090", "MP091", "MP102", "MP102-PRU", "MP102-TRM", "MP103", "MP103-PRU", "MP103-TRM", "MP104", "MP105", "MP135", "SE35MH003", "SE35MH003-MUL", "SE35MH003-PVT", "SE35MH003-SUL", "SE35MH003-SVC", "SE35MH003-VRL", "SE35MH004", "SE35MH004-MUL", "SE35MH004-PVT", "SE35MH004-SUL", "SE35MH004-SVC", "SE35MH004-VRL", "SE35MH005", "SE35MH005-MUL", "SE35MH005-PVT", "SE35MH005-SUL", "SE35MH005-SVC", "SE35MH005-VRL", "SE38MH009", "SE38MH009-EVL", "SE38MH009-MAS", "SE38MH009-MUL", "SE38MH009-PVT", "SE38MH009-SUL", "SE38MH009-SVC", "SE38MH009-VRL", "SE38MH010", "SE38MH010-EVL", "SE38MH010-MAS", "SE38MH010-MUL", "SE38MH010-PVT", "SE38MH010-SUL", "SE38MH010-SVC", "SE38MH010-VRL", "SE38MH011", "SE38MH011-EVL", "SE38MH011-MAS", "SE38MH011-MUL", "SE38MH011-PVT", "SE38MH011-SUL", "SE38MH011-SVC", "SE38MH011-VRL", "SE39MH012", "SE39MH012-EVL", "SE39MH012-MAS", "SE39MH012-MUL", "SE39MH012-PVT", "SE39MH012-SUL", "SE39MH012-SVC", "SE39MH012-VRL", "SE39MH013", "SE39MH013-EVL", "SE39MH013-MAS", "SE39MH013-MUL", "SE39MH013-PVT", "SE39MH013-SUL", "SE39MH013-SVC", "SE39MH013-VRL", "SE39MH014", "SE39MH014-EVL", "SE39MH014-MAS", "SE39MH014-MUL", "SE39MH014-PVT", "SE39MH014-SUL", "SE39MH014-SVC", "SE39MH014-VRL", "SE40MH003", "SE40MH003-MUL", "SE40MH003-PVT", "SE40MH003-SUL", "SE40MH003-SVC", "SE40MH003-VRL", "SE40MH004", "SE40MH004-MUL", "SE40MH004-PVT", "SE40MH004-SUL", "SE40MH004-SVC", "SE40MH004-VRL", "SE40MH007", "SE40MH007-MUL", "SE40MH007-PVT", "SE40MH007-SUL", "SE40MH007-SVC", "SE40MH007-VRL", "SE40MH045", "SE40MH045-MUL", "SE40MH045-PVT", "SE40MH045-SUL", "SE40MH045-SVC", "SE40MH045-VRL", "TS75MH030", "TS75MH030-ESN", "TS75MH030-MUL", "TS75MH030-PVT", "TS75MH030-SUL", "TS75MH030-SVC", "TS75MH030-VRL", "TS75MH031", "TS75MH031-ESN", "TS75MH031-MUL", "TS75MH031-PVT", "TS75MH031-SUL", "TS75MH031-SVC", "TS75MH031-VRL", "TS75MH032", "TS75MH032-ESN", "TS75MH032-MUL", "TS75MH032-PVT", "TS75MH032-SUL", "TS75MH032-SVC", "TS75MH032-VRL" ],
      "date" : 1648715523000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004766:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715523995178057,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004766/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715513640,
      "syssize" : 63,
      "sysdate" : 1648715523000,
      "haslayout" : "1",
      "topparent" : "4865133",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4865133,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78AE", "Cortex-A|Cortex-A78AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78AE" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715524000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004766/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004766/1-0/?lang=en",
      "modified" : 1624386099000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715523995178057,
      "uri" : "https://developer.arm.com/documentation/ka004766/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Write streaming behavior in Cortex-A78/Cortex-A78AE",
    "Uri" : "https://developer.arm.com/documentation/ka004766/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004766/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004766/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004766/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "UVISION DEBUGGER: Support for Silicon Labs C8051Fxxx MCUs",
    "uri" : "https://developer.arm.com/documentation/ka004420/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004420/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004420/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004420/1-0/en",
    "excerpt" : "Ensure all check boxes are checked. Select the OK button to close this dialog. ... -pCYGF360 C8051F361 -pCYGF361 C8051F362 -pCYGF362 C8051F363 -pCYGF363 C8051F364 -pCYGF364 C8051F365 - ...",
    "firstSentences" : "Article ID: KA004420 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 Version 6.10a and later \\u00B5Vision Version 2.10 and ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "UVISION DEBUGGER: Support for Silicon Labs C8051Fxxx MCUs ",
      "document_number" : "ka004420",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4524564",
      "sysurihash" : "iNCVxñð5s3erEFAr",
      "urihash" : "iNCVxñð5s3erEFAr",
      "sysuri" : "https://developer.arm.com/documentation/ka004420/1-0/en",
      "systransactionid" : 861217,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1619466149000,
      "topparentid" : 4524564,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1619466194000,
      "sysconcepts" : "Silicon labs ; adapters ; target ; simulation ; debugger ; Keil ; breakpoints ; u00B5Vision ; downloading ; check boxes ; workaround ; microcontroller ; u2192Start",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "Silicon labs ; adapters ; target ; simulation ; debugger ; Keil ; breakpoints ; u00B5Vision ; downloading ; check boxes ; workaround ; microcontroller ; u2192Start",
      "documenttype" : "html",
      "sysindexeddate" : 1648715524000,
      "permanentid" : "918e9493bf0c790221f08e4b5f42713ab674b30a01e62c5611f7a9ee8121",
      "syslanguage" : [ "English" ],
      "itemid" : "608717d285368c4c2b1c1c55",
      "transactionid" : 861217,
      "title" : "UVISION DEBUGGER: Support for Silicon Labs C8051Fxxx MCUs ",
      "products" : [ "A51", "CA51", "PK51" ],
      "date" : 1648715523000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004420:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715523846951671,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 6041,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004420/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715522661,
      "syssize" : 6041,
      "sysdate" : 1648715523000,
      "haslayout" : "1",
      "topparent" : "4524564",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4524564,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 369,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715524000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004420/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004420/1-0/?lang=en",
      "modified" : 1619466194000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715523846951671,
      "uri" : "https://developer.arm.com/documentation/ka004420/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "UVISION DEBUGGER: Support for Silicon Labs C8051Fxxx MCUs",
    "Uri" : "https://developer.arm.com/documentation/ka004420/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004420/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004420/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004420/1-0/en",
    "Excerpt" : "Ensure all check boxes are checked. Select the OK button to close this dialog. ... -pCYGF360 C8051F361 -pCYGF361 C8051F362 -pCYGF362 C8051F363 -pCYGF363 C8051F364 -pCYGF364 C8051F365 - ...",
    "FirstSentences" : "Article ID: KA004420 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 Version 6.10a and later \\u00B5Vision Version 2.10 and ..."
  }, {
    "title" : "MCB520: Program Crashes When Loaded Below 100H",
    "uri" : "https://developer.arm.com/documentation/ka003811/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003811/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003811/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003811/1-0/en",
    "excerpt" : "Article ID: KA003811 Applies To: Keil Evaluation Boards Confidentiality: Customer Non-confidential Information in ... I have a very small program that I download and run on the MCB520 board.",
    "firstSentences" : "Article ID: KA003811 Applies To: Keil Evaluation Boards Confidentiality: Customer Non-confidential Information in this article applies to: MCB520 Evaluation Boards SYMPTOMS Help. I have a very ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "MCB520: Program Crashes When Loaded Below 100H ",
      "document_number" : "ka003811",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4523486",
      "sysurihash" : "1i1UU1M6GOkqGaGD",
      "urihash" : "1i1UU1M6GOkqGaGD",
      "sysuri" : "https://developer.arm.com/documentation/ka003811/1-0/en",
      "systransactionid" : 861216,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614702303000,
      "topparentid" : 4523486,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614702436000,
      "sysconcepts" : "MCB520 board ; monitor ; corruption ; dummy ; isr ; void ; SIO0 ; overwrites ; BL51 mycode ; debugger ; configuration",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec7281e24a5e02d07b272e", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec7281e24a5e02d07b272e" ],
      "concepts" : "MCB520 board ; monitor ; corruption ; dummy ; isr ; void ; SIO0 ; overwrites ; BL51 mycode ; debugger ; configuration",
      "documenttype" : "html",
      "sysindexeddate" : 1648715512000,
      "permanentid" : "ec08a8e46cb407cd5339eb6b43ef06486f5332e9bd99516da9a014f5030d",
      "syslanguage" : [ "English" ],
      "itemid" : "603e6764492bde1625aa9351",
      "transactionid" : 861216,
      "title" : "MCB520: Program Crashes When Loaded Below 100H ",
      "products" : [ "MCB1760", "MCB1850", "MCB1857", "MCB2100", "MCB2103", "MCB2130", "MCB2140", "MCB2300", "MCB2360", "MCB2370", "MCB2387", "MCB2388", "MCB2460", "MCB2470", "MCB2915", "MCB2919", "MCB2929", "MCB4350", "MCB4357", "MCB900", "MCB950", "MCBNUC1XX", "MCBSTM32", "MCBSTM32C", "MCBSTM32E", "MCBSTM32F200", "MCBSTR7", "MCBSTR730", "MCBSTR750", "MCBSTR9", "MCBTMPM330", "MCBTMPM360", "MCBTMPM364", "MCBTMS570", "MCBX51", "MCBXC866", "MCBXC886", "MCBZ32AN" ],
      "date" : 1648715512000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003811:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715512467214301,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1594,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003811/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715510906,
      "syssize" : 1594,
      "sysdate" : 1648715512000,
      "haslayout" : "1",
      "topparent" : "4523486",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4523486,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 135,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|Keil Evaluation Boards", "Tools and Software|Keil Products|Keil Evaluation Boards" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil Evaluation Boards" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715512000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003811/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003811/1-0/?lang=en",
      "modified" : 1614702436000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715512467214301,
      "uri" : "https://developer.arm.com/documentation/ka003811/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "MCB520: Program Crashes When Loaded Below 100H",
    "Uri" : "https://developer.arm.com/documentation/ka003811/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003811/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003811/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003811/1-0/en",
    "Excerpt" : "Article ID: KA003811 Applies To: Keil Evaluation Boards Confidentiality: Customer Non-confidential Information in ... I have a very small program that I download and run on the MCB520 board.",
    "FirstSentences" : "Article ID: KA003811 Applies To: Keil Evaluation Boards Confidentiality: Customer Non-confidential Information in this article applies to: MCB520 Evaluation Boards SYMPTOMS Help. I have a very ..."
  }, {
    "title" : "MCBSTR750: Flash Download With ULINK2 Fails",
    "uri" : "https://developer.arm.com/documentation/ka003330/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003330/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003330/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003330/1-0/en",
    "excerpt" : "Article ID: KA003330 Applies To: Keil Evaluation Boards Confidentiality: Customer Non-confidential ... When I download my application to Flash ROM \\u00B5Vision reports the error Flash Time Out ...",
    "firstSentences" : "Article ID: KA003330 Applies To: Keil Evaluation Boards Confidentiality: Customer Non-confidential Information in this article applies to: MCBSTR750 Evaluation Board QUESTION I am using ULINK2 ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "MCBSTR750: Flash Download With ULINK2 Fails ",
      "document_number" : "ka003330",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4523259",
      "sysurihash" : "UYpGp1fnexlcrXñZ",
      "urihash" : "UYpGp1fnexlcrXñZ",
      "sysuri" : "https://developer.arm.com/documentation/ka003330/1-0/en",
      "systransactionid" : 864209,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614700093000,
      "topparentid" : 4523259,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614700202000,
      "sysconcepts" : "jumper J1 ; Evaluation Boards ; works properly",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec7281e24a5e02d07b272e", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec7281e24a5e02d07b272e" ],
      "concepts" : "jumper J1 ; Evaluation Boards ; works properly",
      "documenttype" : "html",
      "sysindexeddate" : 1649146187000,
      "permanentid" : "c590f59f62af82a1101b0aeba19acdad1ab7171804a9fc9c3a61bb5d2f16",
      "syslanguage" : [ "English" ],
      "itemid" : "603e5eaa492bde1625aa904f",
      "transactionid" : 864209,
      "title" : "MCBSTR750: Flash Download With ULINK2 Fails ",
      "products" : [ "MCB1760", "MCB1850", "MCB1857", "MCB2100", "MCB2103", "MCB2130", "MCB2140", "MCB2300", "MCB2360", "MCB2370", "MCB2387", "MCB2388", "MCB2460", "MCB2470", "MCB2915", "MCB2919", "MCB2929", "MCB4350", "MCB4357", "MCB900", "MCB950", "MCBNUC1XX", "MCBSTM32", "MCBSTM32C", "MCBSTM32E", "MCBSTM32F200", "MCBSTR7", "MCBSTR730", "MCBSTR750", "MCBSTR9", "MCBTMPM330", "MCBTMPM360", "MCBTMPM364", "MCBTMS570", "MCBX51", "MCBXC866", "MCBXC886", "MCBZ32AN" ],
      "date" : 1649146187000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003330:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146187344579061,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 872,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003330/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145944751,
      "syssize" : 872,
      "sysdate" : 1649146187000,
      "haslayout" : "1",
      "topparent" : "4523259",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4523259,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 83,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|Keil Evaluation Boards", "Tools and Software|Keil Products|Keil Evaluation Boards" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil Evaluation Boards" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146187000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003330/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003330/1-0/?lang=en",
      "modified" : 1614700202000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146187344579061,
      "uri" : "https://developer.arm.com/documentation/ka003330/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "MCBSTR750: Flash Download With ULINK2 Fails",
    "Uri" : "https://developer.arm.com/documentation/ka003330/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003330/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003330/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003330/1-0/en",
    "Excerpt" : "Article ID: KA003330 Applies To: Keil Evaluation Boards Confidentiality: Customer Non-confidential ... When I download my application to Flash ROM \\u00B5Vision reports the error Flash Time Out ...",
    "FirstSentences" : "Article ID: KA003330 Applies To: Keil Evaluation Boards Confidentiality: Customer Non-confidential Information in this article applies to: MCBSTR750 Evaluation Board QUESTION I am using ULINK2 ..."
  }, {
    "title" : "C166: Version 4 Release Notes",
    "uri" : "https://developer.arm.com/documentation/ka004568/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004568/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004568/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004568/1-0/en",
    "excerpt" : "Article ID: KA004568 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential Information in this ... ANSWER Release notes for the following C166 releases are available.",
    "firstSentences" : "Article ID: KA004568 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C166 Version 4.x QUESTION Where can I find the release ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "C166: Version 4 Release Notes ",
      "document_number" : "ka004568",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4524209",
      "sysurihash" : "w3I9C3BEñA1oX23K",
      "urihash" : "w3I9C3BEñA1oX23K",
      "sysuri" : "https://developer.arm.com/documentation/ka004568/1-0/en",
      "systransactionid" : 864209,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614713325000,
      "topparentid" : 4524209,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614713423000,
      "sysconcepts" : "releases",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "releases",
      "documenttype" : "html",
      "sysindexeddate" : 1649146185000,
      "permanentid" : "c0b0cc0a8c9802d4c01c23825f9f174fbbd1d7a54144a9a0d9585937801d",
      "syslanguage" : [ "English" ],
      "itemid" : "603e924fee937942ba3000b1",
      "transactionid" : 864209,
      "title" : "C166: Version 4 Release Notes ",
      "products" : [ "A166", "CA166", "PK166" ],
      "date" : 1649146185000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004568:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146185961840168,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 492,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004568/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145919762,
      "syssize" : 492,
      "sysdate" : 1649146185000,
      "haslayout" : "1",
      "topparent" : "4524209",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4524209,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 43,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C166 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146185000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004568/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004568/1-0/?lang=en",
      "modified" : 1614713423000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146185961840168,
      "uri" : "https://developer.arm.com/documentation/ka004568/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "C166: Version 4 Release Notes",
    "Uri" : "https://developer.arm.com/documentation/ka004568/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004568/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004568/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004568/1-0/en",
    "Excerpt" : "Article ID: KA004568 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential Information in this ... ANSWER Release notes for the following C166 releases are available.",
    "FirstSentences" : "Article ID: KA004568 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C166 Version 4.x QUESTION Where can I find the release ..."
  }, {
    "title" : "C51: Calling Functions from Interrupts",
    "uri" : "https://developer.arm.com/documentation/ka004079/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004079/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004079/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004079/1-0/en",
    "excerpt" : "For example, when the compiler calculates the address of R2 in register bank 0, the address is 0x02. ... SEE ALSO C51: Absolute Registers and USING Directive C51: Getting Interrupts Working ...",
    "firstSentences" : "Article ID: KA004079 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 All Versions QUESTION I have created an interrupt ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "C51: Calling Functions from Interrupts ",
      "document_number" : "ka004079",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4523944",
      "sysurihash" : "ñ2HNvHdHUuq6fnRf",
      "urihash" : "ñ2HNvHdHUuq6fnRf",
      "sysuri" : "https://developer.arm.com/documentation/ka004079/1-0/en",
      "systransactionid" : 864209,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614710604000,
      "topparentid" : 4523944,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614710707000,
      "sysconcepts" : "register banks ; addressing ; doit function ; compiler ; moves ; registerbank ; service routine ; void",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "register banks ; addressing ; doit function ; compiler ; moves ; registerbank ; service routine ; void",
      "documenttype" : "html",
      "sysindexeddate" : 1649146184000,
      "permanentid" : "a90ec3e8d77a969611294df4cf92f1f95520c47eb8dd0c5c350baf6bad76",
      "syslanguage" : [ "English" ],
      "itemid" : "603e87b3492bde1625aa982b",
      "transactionid" : 864209,
      "title" : "C51: Calling Functions from Interrupts ",
      "products" : [ "A51", "CA51", "PK51" ],
      "date" : 1649146184000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004079:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146184894268416,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2115,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004079/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145903015,
      "syssize" : 2115,
      "sysdate" : 1649146184000,
      "haslayout" : "1",
      "topparent" : "4523944",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4523944,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 151,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146184000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004079/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004079/1-0/?lang=en",
      "modified" : 1614710707000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146184894268416,
      "uri" : "https://developer.arm.com/documentation/ka004079/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "C51: Calling Functions from Interrupts",
    "Uri" : "https://developer.arm.com/documentation/ka004079/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004079/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004079/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004079/1-0/en",
    "Excerpt" : "For example, when the compiler calculates the address of R2 in register bank 0, the address is 0x02. ... SEE ALSO C51: Absolute Registers and USING Directive C51: Getting Interrupts Working ...",
    "FirstSentences" : "Article ID: KA004079 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 All Versions QUESTION I have created an interrupt ..."
  }, {
    "title" : "Test at Gbps: Megaproblem or micromanagement? Research paper",
    "uri" : "https://developer.arm.com/documentation/arp0030/a/en",
    "printableUri" : "https://developer.arm.com/documentation/arp0030/a/en",
    "clickUri" : "https://developer.arm.com/documentation/arp0030/a/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/arp0030/a/en",
    "excerpt" : "Test at Gbps: Megaproblem or micromanagement? Research paper This document is only available in a PDF version. Click Download to view.",
    "firstSentences" : "Test at Gbps: Megaproblem or micromanagement? Research paper This document is only available in a PDF version. Click Download to view. Test at Gbps: Megaproblem or micromanagement? Research paper ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Test at Gbps: Megaproblem or micromanagement? Research paper",
      "uri" : "https://developer.arm.com/documentation/arp0030/a/en/pdf/lastbyte_jul04.pdf",
      "printableUri" : "https://developer.arm.com/documentation/arp0030/a/en/pdf/lastbyte_jul04.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5ed108d8ca06a95ce53f8a5b",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/arp0030/a/en/pdf/lastbyte_jul04.pdf",
      "excerpt" : "344 ... drove designers to embed them in the ﬁrst place; racks of instruments again. Did that work? ... The signals we test are designed to be robust, noise tolerant, and inexpensive.",
      "firstSentences" : "The Last Byte Test at Gbps: Megaproblem or micromanagement? Rob Aitken Artisan Components 344 TEST AT gigabits-per-second (Gbps) regimes: On the one hand, it sounds complicated and expensive—the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Test at Gbps: Megaproblem or micromanagement? Research paper",
        "uri" : "https://developer.arm.com/documentation/arp0030/a/en",
        "printableUri" : "https://developer.arm.com/documentation/arp0030/a/en",
        "clickUri" : "https://developer.arm.com/documentation/arp0030/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/arp0030/a/en",
        "excerpt" : "Test at Gbps: Megaproblem or micromanagement? Research paper This document is only available in a PDF version. Click Download to view.",
        "firstSentences" : "Test at Gbps: Megaproblem or micromanagement? Research paper This document is only available in a PDF version. Click Download to view. Test at Gbps: Megaproblem or micromanagement? Research paper ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Test at Gbps: Megaproblem or micromanagement? Research paper ",
          "document_number" : "arp0030",
          "document_version" : "a",
          "content_type" : "Research Paper",
          "systopparent" : "4869400",
          "sysurihash" : "TRHTrGz0r3DGSgrJ",
          "urihash" : "TRHTrGz0r3DGSgrJ",
          "sysuri" : "https://developer.arm.com/documentation/arp0030/a/en",
          "systransactionid" : 864209,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.0,
          "published" : 1259629261000,
          "topparentid" : 4869400,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1590757592000,
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1649146183000,
          "permanentid" : "788bb9dd56e406762f9cae0668ac4091cc1bf1663e1a65c13d39bb9b5998",
          "syslanguage" : [ "English" ],
          "itemid" : "5ed108d8ca06a95ce53f8a58",
          "transactionid" : 864209,
          "title" : "Test at Gbps: Megaproblem or micromanagement? Research paper ",
          "products" : [ "Research" ],
          "date" : 1649146183000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "arp0030:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146183627278717,
          "navigationhierarchiescontenttype" : "Research Paper",
          "size" : 204,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/arp0030/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145877627,
          "syssize" : 204,
          "sysdate" : 1649146183000,
          "haslayout" : "1",
          "topparent" : "4869400",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4869400,
          "content_description" : "This paper describes issues related to test at gigabits-per-second (Gbps) regimes.",
          "wordcount" : 21,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146183000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/arp0030/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/arp0030/a/?lang=en",
          "modified" : 1638268594000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146183627278717,
          "uri" : "https://developer.arm.com/documentation/arp0030/a/en",
          "syscollection" : "default"
        },
        "Title" : "Test at Gbps: Megaproblem or micromanagement? Research paper",
        "Uri" : "https://developer.arm.com/documentation/arp0030/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/arp0030/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/arp0030/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/arp0030/a/en",
        "Excerpt" : "Test at Gbps: Megaproblem or micromanagement? Research paper This document is only available in a PDF version. Click Download to view.",
        "FirstSentences" : "Test at Gbps: Megaproblem or micromanagement? Research paper This document is only available in a PDF version. Click Download to view. Test at Gbps: Megaproblem or micromanagement? Research paper ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Test at Gbps: Megaproblem or micromanagement? Research paper ",
        "document_number" : "arp0030",
        "document_version" : "a",
        "content_type" : "Research Paper",
        "systopparent" : "4869400",
        "sysurihash" : "r4xPñbSJoswAyHMr",
        "urihash" : "r4xPñbSJoswAyHMr",
        "sysuri" : "https://developer.arm.com/documentation/arp0030/a/en/pdf/lastbyte_jul04.pdf",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1259629261000,
        "topparentid" : 4869400,
        "numberofpages" : 1,
        "sysconcepts" : "equipment ; signals ; voltage output ; clocks ; standards ; specs ; cables ; noise cali-brated ; error prone ; characterization measurements ; eye diagrams ; field solver ; inclination ; measure-ments ; Eventually-if ; instruments",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 4869400,
        "parentitem" : "5ed108d8ca06a95ce53f8a58",
        "concepts" : "equipment ; signals ; voltage output ; clocks ; standards ; specs ; cables ; noise cali-brated ; error prone ; characterization measurements ; eye diagrams ; field solver ; inclination ; measure-ments ; Eventually-if ; instruments",
        "documenttype" : "pdf",
        "isattachment" : "4869400",
        "sysindexeddate" : 1649146183000,
        "permanentid" : "ba21faa993411b923f9d82eaac6c97d77c360426caa49b9d8199bef7e4de",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed108d8ca06a95ce53f8a5b",
        "transactionid" : 864209,
        "title" : "Test at Gbps: Megaproblem or micromanagement? Research paper ",
        "date" : 1649146183000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "arp0030:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146183611472250,
        "sysisattachment" : "4869400",
        "navigationhierarchiescontenttype" : "Research Paper",
        "sysattachmentparentid" : 4869400,
        "size" : 46855,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5ed108d8ca06a95ce53f8a5b",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145878602,
        "syssize" : 46855,
        "sysdate" : 1649146183000,
        "topparent" : "4869400",
        "label_version" : "1.0",
        "systopparentid" : 4869400,
        "content_description" : "This paper describes issues related to test at gigabits-per-second (Gbps) regimes.",
        "wordcount" : 293,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146183000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5ed108d8ca06a95ce53f8a5b",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146183611472250,
        "uri" : "https://developer.arm.com/documentation/arp0030/a/en/pdf/lastbyte_jul04.pdf",
        "syscollection" : "default"
      },
      "Title" : "Test at Gbps: Megaproblem or micromanagement? Research paper",
      "Uri" : "https://developer.arm.com/documentation/arp0030/a/en/pdf/lastbyte_jul04.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/arp0030/a/en/pdf/lastbyte_jul04.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5ed108d8ca06a95ce53f8a5b",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/arp0030/a/en/pdf/lastbyte_jul04.pdf",
      "Excerpt" : "344 ... drove designers to embed them in the ﬁrst place; racks of instruments again. Did that work? ... The signals we test are designed to be robust, noise tolerant, and inexpensive.",
      "FirstSentences" : "The Last Byte Test at Gbps: Megaproblem or micromanagement? Rob Aitken Artisan Components 344 TEST AT gigabits-per-second (Gbps) regimes: On the one hand, it sounds complicated and expensive—the ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Test at Gbps: Megaproblem or micromanagement? Research paper ",
      "document_number" : "arp0030",
      "document_version" : "a",
      "content_type" : "Research Paper",
      "systopparent" : "4869400",
      "sysurihash" : "TRHTrGz0r3DGSgrJ",
      "urihash" : "TRHTrGz0r3DGSgrJ",
      "sysuri" : "https://developer.arm.com/documentation/arp0030/a/en",
      "systransactionid" : 864209,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.0,
      "published" : 1259629261000,
      "topparentid" : 4869400,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1590757592000,
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1649146183000,
      "permanentid" : "788bb9dd56e406762f9cae0668ac4091cc1bf1663e1a65c13d39bb9b5998",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed108d8ca06a95ce53f8a58",
      "transactionid" : 864209,
      "title" : "Test at Gbps: Megaproblem or micromanagement? Research paper ",
      "products" : [ "Research" ],
      "date" : 1649146183000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "arp0030:a:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146183627278717,
      "navigationhierarchiescontenttype" : "Research Paper",
      "size" : 204,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/arp0030/a/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145877627,
      "syssize" : 204,
      "sysdate" : 1649146183000,
      "haslayout" : "1",
      "topparent" : "4869400",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4869400,
      "content_description" : "This paper describes issues related to test at gigabits-per-second (Gbps) regimes.",
      "wordcount" : 21,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146183000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/arp0030/a/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/arp0030/a/?lang=en",
      "modified" : 1638268594000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146183627278717,
      "uri" : "https://developer.arm.com/documentation/arp0030/a/en",
      "syscollection" : "default"
    },
    "Title" : "Test at Gbps: Megaproblem or micromanagement? Research paper",
    "Uri" : "https://developer.arm.com/documentation/arp0030/a/en",
    "PrintableUri" : "https://developer.arm.com/documentation/arp0030/a/en",
    "ClickUri" : "https://developer.arm.com/documentation/arp0030/a/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/arp0030/a/en",
    "Excerpt" : "Test at Gbps: Megaproblem or micromanagement? Research paper This document is only available in a PDF version. Click Download to view.",
    "FirstSentences" : "Test at Gbps: Megaproblem or micromanagement? Research paper This document is only available in a PDF version. Click Download to view. Test at Gbps: Megaproblem or micromanagement? Research paper ..."
  }, {
    "title" : "Why is the ECC encoding scheme of the Cortex-R52 different to that of the Cortex-R5?",
    "uri" : "https://developer.arm.com/documentation/ka001403/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001403/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001403/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001403/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Why is the ECC encoding scheme of the Cortex-R52 different to that of the Cortex-R5? ",
      "document_number" : "ka001403",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4701514",
      "sysurihash" : "me4wñcwb97EiY2ER",
      "urihash" : "me4wñcwb97EiY2ER",
      "sysuri" : "https://developer.arm.com/documentation/ka001403/1-0/en",
      "systransactionid" : 864209,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1613996892000,
      "topparentid" : 4701514,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1613996946000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649146182000,
      "permanentid" : "e3827acf2e962da6e0f9cb922cb5117e2f0b12e2c15931e15ae297b43c72",
      "syslanguage" : [ "English" ],
      "itemid" : "6033a392d814e6269bedd403",
      "transactionid" : 864209,
      "title" : "Why is the ECC encoding scheme of the Cortex-R52 different to that of the Cortex-R5? ",
      "products" : [ "AT570", "AT571", "AT571-PRU", "AT571-TRM", "AT575", "AT575-GRP", "AT577", "AT577-GRP", "MP040", "MP040-GRP", "MP041", "MP042", "MP043", "MP043-PRU", "MP043-TRM", "MP047", "MP047-GRP", "ZA944", "ZA945", "ZA946", "ZA947", "ZA948", "ZB149", "ZB476", "ZB477", "ZB478", "ZB479", "ZB480", "ZB492" ],
      "date" : 1649146182000,
      "confidentiality" : "Confidential",
      "document_id" : "ka001403:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146182039079736,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001403/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145933879,
      "syssize" : 63,
      "sysdate" : 1649146182000,
      "haslayout" : "1",
      "topparent" : "4701514",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4701514,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5", "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52", "IP Products|Processors|Cortex-R|Cortex-R5" ],
      "document_revision" : "12",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146182000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001403/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001403/1-0/?lang=en",
      "modified" : 1613996946000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146182039079736,
      "uri" : "https://developer.arm.com/documentation/ka001403/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Why is the ECC encoding scheme of the Cortex-R52 different to that of the Cortex-R5?",
    "Uri" : "https://developer.arm.com/documentation/ka001403/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001403/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001403/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001403/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "ARM Core Cortex-M4 (AT520/AT521) Errata Notice",
    "uri" : "https://developer.arm.com/documentation/prdc013029/b/en",
    "printableUri" : "https://developer.arm.com/documentation/prdc013029/b/en",
    "clickUri" : "https://developer.arm.com/documentation/prdc013029/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/prdc013029/b/en",
    "excerpt" : "ARM Core Cortex-M4 (AT520\\/AT521) Errata Notice This document is only available in a PDF version. Click Download to view.",
    "firstSentences" : "ARM Core Cortex-M4 (AT520\\/AT521) Errata Notice This document is only available in a PDF version. Click Download to view. ARM Core Cortex-M4 (AT520/AT521) Errata Notice Cortex-M4",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "ARM Core Cortex-M4 (AT520/AT521) Errata Notice",
      "uri" : "https://developer.arm.com/documentation/prdc013029/b/en/pdf/PRD40-PRDC-013029-1-0.pdf",
      "printableUri" : "https://developer.arm.com/documentation/prdc013029/b/en/pdf/PRD40-PRDC-013029-1-0.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5ed6547eca06a95ce53f931c",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/prdc013029/b/en/pdf/PRD40-PRDC-013029-1-0.pdf",
      "excerpt" : "The document title ... A concise explanation of your comments ... PRD40-PRDC-013029 v1.0 ... © Copyright ARM Limited 2011. All rights reserved. Non Confidential ... Page 3 of 8 ... 7",
      "firstSentences" : "Date of Issue: 13-Oct-2011 ARM Errata Notice Cortex-M4 (AT520/AT521) Document Revision 1.0 ARM Core Cortex-M4 (AT520/AT521) Errata Notice This document contains the errata known at the date of ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Core Cortex-M4 (AT520/AT521) Errata Notice",
        "uri" : "https://developer.arm.com/documentation/prdc013029/b/en",
        "printableUri" : "https://developer.arm.com/documentation/prdc013029/b/en",
        "clickUri" : "https://developer.arm.com/documentation/prdc013029/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/prdc013029/b/en",
        "excerpt" : "ARM Core Cortex-M4 (AT520\\/AT521) Errata Notice This document is only available in a PDF version. Click Download to view.",
        "firstSentences" : "ARM Core Cortex-M4 (AT520\\/AT521) Errata Notice This document is only available in a PDF version. Click Download to view. ARM Core Cortex-M4 (AT520/AT521) Errata Notice Cortex-M4",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Core Cortex-M4 (AT520/AT521) Errata Notice ",
          "document_number" : "prdc013029",
          "document_version" : "b",
          "content_type" : "Product Errata Notice",
          "systopparent" : "3687327",
          "sysurihash" : "0aB4vñqcDkCouz3K",
          "urihash" : "0aB4vñqcDkCouz3K",
          "sysuri" : "https://developer.arm.com/documentation/prdc013029/b/en",
          "systransactionid" : 863780,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1322614861000,
          "topparentid" : 3687327,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1591104638000,
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a" ],
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1649085677000,
          "permanentid" : "4c171b15284350987ef2b31044c2a1273bea1e3d86ff101555c0f7625c46",
          "syslanguage" : [ "English" ],
          "itemid" : "5ed6547eca06a95ce53f9319",
          "transactionid" : 863780,
          "title" : "ARM Core Cortex-M4 (AT520/AT521) Errata Notice ",
          "products" : [ "Cortex-M4" ],
          "date" : 1649085677000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "prdc013029:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085677252550414,
          "navigationhierarchiescontenttype" : "Product Errata Notice",
          "size" : 178,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/prdc013029/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085445832,
          "syssize" : 178,
          "sysdate" : 1649085677000,
          "haslayout" : "1",
          "topparent" : "3687327",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3687327,
          "content_description" : "This document contains the errata known at the date of issue for release r0p1 of the Cortex-M4 (AT520) and Cortex-M4 with FPU (AT521) products.",
          "wordcount" : 21,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M4" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085677000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/prdc013029/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/prdc013029/b/?lang=en",
          "modified" : 1644836344000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085677252550414,
          "uri" : "https://developer.arm.com/documentation/prdc013029/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Core Cortex-M4 (AT520/AT521) Errata Notice",
        "Uri" : "https://developer.arm.com/documentation/prdc013029/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/prdc013029/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/prdc013029/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/prdc013029/b/en",
        "Excerpt" : "ARM Core Cortex-M4 (AT520\\/AT521) Errata Notice This document is only available in a PDF version. Click Download to view.",
        "FirstSentences" : "ARM Core Cortex-M4 (AT520\\/AT521) Errata Notice This document is only available in a PDF version. Click Download to view. ARM Core Cortex-M4 (AT520/AT521) Errata Notice Cortex-M4"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Core Cortex-M4 (AT520/AT521) Errata Notice ",
        "document_number" : "prdc013029",
        "document_version" : "b",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3687327",
        "sysauthor" : "DominoAdmin",
        "sysurihash" : "sñl4sEAfL7d7eJER",
        "urihash" : "sñl4sEAfL7d7eJER",
        "sysuri" : "https://developer.arm.com/documentation/prdc013029/b/en/pdf/PRD40-PRDC-013029-1-0.pdf",
        "systransactionid" : 863780,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1322614861000,
        "topparentid" : 3687327,
        "numberofpages" : 8,
        "sysconcepts" : "errata ; AT520 ; M4 ; Cortex ; base register ; stack-pointer ; memory ; instructions ; repeated reads ; majority of applications ; levels of severity ; subsequent ; implications ; stack corruption ; base-update ; Interruption",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a" ],
        "attachmentparentid" : 3687327,
        "parentitem" : "5ed6547eca06a95ce53f9319",
        "concepts" : "errata ; AT520 ; M4 ; Cortex ; base register ; stack-pointer ; memory ; instructions ; repeated reads ; majority of applications ; levels of severity ; subsequent ; implications ; stack corruption ; base-update ; Interruption",
        "documenttype" : "pdf",
        "isattachment" : "3687327",
        "sysindexeddate" : 1649085675000,
        "permanentid" : "bda0501b72a6c690f6c9c338a4c6c43d277b6145b61c4ee80e33f704795f",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed6547eca06a95ce53f931c",
        "transactionid" : 863780,
        "title" : "ARM Core Cortex-M4 (AT520/AT521) Errata Notice ",
        "date" : 1649085674000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "prdc013029:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085674932096762,
        "sysisattachment" : "3687327",
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "sysattachmentparentid" : 3687327,
        "size" : 29947,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5ed6547eca06a95ce53f931c",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085447029,
        "syssize" : 29947,
        "sysdate" : 1649085674000,
        "topparent" : "3687327",
        "author" : "DominoAdmin",
        "label_version" : "r0p1",
        "systopparentid" : 3687327,
        "content_description" : "This document contains the errata known at the date of issue for release r0p1 of the Cortex-M4 (AT520) and Cortex-M4 with FPU (AT521) products.",
        "wordcount" : 349,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M4" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085675000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5ed6547eca06a95ce53f931c",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085674932096762,
        "uri" : "https://developer.arm.com/documentation/prdc013029/b/en/pdf/PRD40-PRDC-013029-1-0.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM Core Cortex-M4 (AT520/AT521) Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/prdc013029/b/en/pdf/PRD40-PRDC-013029-1-0.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/prdc013029/b/en/pdf/PRD40-PRDC-013029-1-0.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5ed6547eca06a95ce53f931c",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/prdc013029/b/en/pdf/PRD40-PRDC-013029-1-0.pdf",
      "Excerpt" : "The document title ... A concise explanation of your comments ... PRD40-PRDC-013029 v1.0 ... © Copyright ARM Limited 2011. All rights reserved. Non Confidential ... Page 3 of 8 ... 7",
      "FirstSentences" : "Date of Issue: 13-Oct-2011 ARM Errata Notice Cortex-M4 (AT520/AT521) Document Revision 1.0 ARM Core Cortex-M4 (AT520/AT521) Errata Notice This document contains the errata known at the date of ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM Core Cortex-M4 (AT520/AT521) Errata Notice ",
      "document_number" : "prdc013029",
      "document_version" : "b",
      "content_type" : "Product Errata Notice",
      "systopparent" : "3687327",
      "sysurihash" : "0aB4vñqcDkCouz3K",
      "urihash" : "0aB4vñqcDkCouz3K",
      "sysuri" : "https://developer.arm.com/documentation/prdc013029/b/en",
      "systransactionid" : 863780,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1322614861000,
      "topparentid" : 3687327,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1591104638000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a" ],
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1649085677000,
      "permanentid" : "4c171b15284350987ef2b31044c2a1273bea1e3d86ff101555c0f7625c46",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed6547eca06a95ce53f9319",
      "transactionid" : 863780,
      "title" : "ARM Core Cortex-M4 (AT520/AT521) Errata Notice ",
      "products" : [ "Cortex-M4" ],
      "date" : 1649085677000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "prdc013029:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085677252550414,
      "navigationhierarchiescontenttype" : "Product Errata Notice",
      "size" : 178,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/prdc013029/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085445832,
      "syssize" : 178,
      "sysdate" : 1649085677000,
      "haslayout" : "1",
      "topparent" : "3687327",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3687327,
      "content_description" : "This document contains the errata known at the date of issue for release r0p1 of the Cortex-M4 (AT520) and Cortex-M4 with FPU (AT521) products.",
      "wordcount" : 21,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M4" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085677000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/prdc013029/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/prdc013029/b/?lang=en",
      "modified" : 1644836344000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085677252550414,
      "uri" : "https://developer.arm.com/documentation/prdc013029/b/en",
      "syscollection" : "default"
    },
    "Title" : "ARM Core Cortex-M4 (AT520/AT521) Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/prdc013029/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/prdc013029/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/prdc013029/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/prdc013029/b/en",
    "Excerpt" : "ARM Core Cortex-M4 (AT520\\/AT521) Errata Notice This document is only available in a PDF version. Click Download to view.",
    "FirstSentences" : "ARM Core Cortex-M4 (AT520\\/AT521) Errata Notice This document is only available in a PDF version. Click Download to view. ARM Core Cortex-M4 (AT520/AT521) Errata Notice Cortex-M4"
  }, {
    "title" : "C51: DS5000 Real-time Clock Example Code",
    "uri" : "https://developer.arm.com/documentation/ka003249/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003249/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003249/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003249/1-0/en",
    "excerpt" : "Article ID: KA003249 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information ... ANSWER Yes. You may download this example program from the Keil web site.",
    "firstSentences" : "Article ID: KA003249 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 All Versions QUESTION Do you have any example code for ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "C51: DS5000 Real-time Clock Example Code ",
      "document_number" : "ka003249",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4523804",
      "sysurihash" : "BhL98uowuk6eUcXY",
      "urihash" : "BhL98uowuk6eUcXY",
      "sysuri" : "https://developer.arm.com/documentation/ka003249/1-0/en",
      "systransactionid" : 863780,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1614705757000,
      "topparentid" : 4523804,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614705785000,
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649085675000,
      "permanentid" : "2d83aa099f6ca8b22799c6c9c586a3220c779ba8fd8f7b38fb5379096148",
      "syslanguage" : [ "English" ],
      "itemid" : "603e7479ee937942ba2ffb15",
      "transactionid" : 863780,
      "title" : "C51: DS5000 Real-time Clock Example Code ",
      "products" : [ "A51", "CA51", "PK51" ],
      "date" : 1649085673000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003249:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085673455922936,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 389,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003249/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085439669,
      "syssize" : 389,
      "sysdate" : 1649085673000,
      "haslayout" : "1",
      "topparent" : "4523804",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4523804,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 47,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085675000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003249/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003249/1-0/?lang=en",
      "modified" : 1614705785000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085673455922936,
      "uri" : "https://developer.arm.com/documentation/ka003249/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "C51: DS5000 Real-time Clock Example Code",
    "Uri" : "https://developer.arm.com/documentation/ka003249/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003249/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003249/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003249/1-0/en",
    "Excerpt" : "Article ID: KA003249 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information ... ANSWER Yes. You may download this example program from the Keil web site.",
    "FirstSentences" : "Article ID: KA003249 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 All Versions QUESTION Do you have any example code for ..."
  }, {
    "title" : "L251: ERROR L235 (Use RTX-251 Control)",
    "uri" : "https://developer.arm.com/documentation/ka002466/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002466/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002466/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002466/1-0/en",
    "excerpt" : "Article ID: KA002466 Applies To: C251 Development Tools Confidentiality: Customer Non-confidential Information in this ... ANSWER Your application uses the _task_ keyword to define RTX tasks.",
    "firstSentences" : "Article ID: KA002466 Applies To: C251 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: L251 All Versions QUESTION During linking, I receive the ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "L251: ERROR L235 (Use RTX-251 Control) ",
      "document_number" : "ka002466",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4522390",
      "sysurihash" : "9jtðyDfwlTJOGgJV",
      "urihash" : "9jtðyDfwlTJOGgJV",
      "sysuri" : "https://developer.arm.com/documentation/ka002466/1-0/en",
      "systransactionid" : 861216,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614687382000,
      "topparentid" : 4522390,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614687475000,
      "sysconcepts" : "operating system ; Target ; directives RTX251 ; command-line level ; u00B5Vision2",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "operating system ; Target ; directives RTX251 ; command-line level ; u00B5Vision2",
      "documenttype" : "html",
      "sysindexeddate" : 1648715489000,
      "permanentid" : "7ba55e203e7e51611df1163115563be73f42aed60608f1c2dfcc0f073414",
      "syslanguage" : [ "English" ],
      "itemid" : "603e2cf3ee937942ba2feef0",
      "transactionid" : 861216,
      "title" : "L251: ERROR L235 (Use RTX-251 Control) ",
      "products" : [ "A251", "CA251", "DK251" ],
      "date" : 1648715489000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002466:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715489483629404,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 688,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002466/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715464350,
      "syssize" : 688,
      "sysdate" : 1648715489000,
      "haslayout" : "1",
      "topparent" : "4522390",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4522390,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 76,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C251 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715489000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002466/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002466/1-0/?lang=en",
      "modified" : 1614687475000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715489483629404,
      "uri" : "https://developer.arm.com/documentation/ka002466/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "L251: ERROR L235 (Use RTX-251 Control)",
    "Uri" : "https://developer.arm.com/documentation/ka002466/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002466/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002466/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002466/1-0/en",
    "Excerpt" : "Article ID: KA002466 Applies To: C251 Development Tools Confidentiality: Customer Non-confidential Information in this ... ANSWER Your application uses the _task_ keyword to define RTX tasks.",
    "FirstSentences" : "Article ID: KA002466 Applies To: C251 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: L251 All Versions QUESTION During linking, I receive the ..."
  }, {
    "title" : "Application Note - Arm CoreSight ELA-600 Version 1.0",
    "uri" : "https://developer.arm.com/documentation/799564642/0100/en/pdf/coresight_ela600_appnote_ARM-ECM-0442477.pdf",
    "printableUri" : "https://developer.arm.com/documentation/799564642/0100/en/pdf/coresight_ela600_appnote_ARM-ECM-0442477.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f253ca93951795e690a6ccf",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/799564642/0100/en/pdf/coresight_ela600_appnote_ARM-ECM-0442477.pdf",
    "excerpt" : "Limited (or its subsidiaries) in the US and/or elsewhere. ... Arm Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20348",
    "firstSentences" : "Document Number: ARM-ECM-0442477 Version: 1.0 Application Note Arm® CoreSight™ ELA -600 Version 1.0 Non-Confidential - Published Arm Non-Confidential Page 1 Arm® CoreSight™ ELA-600 Copyright © ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Application Note - Arm CoreSight ELA-600 Version 1.0",
      "uri" : "https://developer.arm.com/documentation/799564642/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/799564642/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/799564642/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/799564642/0100/en",
      "excerpt" : "Application Note - Arm CoreSight ELA-600 Version 1.0 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Application Note - Arm CoreSight ELA-600 Version 1.0 This document is only available in a PDF version. Click Download to view. Application Note - Arm CoreSight ELA-600 Version 1.0 CoreSight ELA- ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Application Note - Arm CoreSight ELA-600 Version 1.0 ",
        "document_number" : "799564642",
        "document_version" : "0100",
        "content_type" : "appNote",
        "systopparent" : "3836854",
        "sysurihash" : "HCjjKjkRlðWDvbHi",
        "urihash" : "HCjjKjkRlðWDvbHi",
        "sysuri" : "https://developer.arm.com/documentation/799564642/0100/en",
        "systransactionid" : 861213,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1596275549000,
        "topparentid" : 3836854,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596275881000,
        "sysconcepts" : "CoreSight ELA",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2659", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2659" ],
        "concepts" : "CoreSight ELA",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648715340000,
        "permanentid" : "bf6c4b76c29750c28b97466070fa2c427e06a0983c9cf046af22fe97316c",
        "syslanguage" : [ "English" ],
        "itemid" : "5f253ca93951795e690a6ccd",
        "transactionid" : 861213,
        "title" : "Application Note - Arm CoreSight ELA-600 Version 1.0 ",
        "products" : [ "CoreSight ELA-600 Embedded Logic Analyzer" ],
        "date" : 1648715340000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "799564642:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715340915672137,
        "navigationhierarchiescontenttype" : "Application Note",
        "size" : 221,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/799564642/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715312216,
        "syssize" : 221,
        "sysdate" : 1648715340000,
        "haslayout" : "1",
        "topparent" : "3836854",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3836854,
        "content_description" : "The Arm CoreSight ELA-600 Embedded Logic Analyzer provides low-level signal visibility into Arm IP and 3rd party IP. When connected to a processor or interconnect bus, it provides visibility of loads, stores, Speculative fetches, cache activity and transaction life cycle, none of which are available through instruction tracing.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715340000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/799564642/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/799564642/0100/?lang=en",
        "modified" : 1638256745000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715340915672137,
        "uri" : "https://developer.arm.com/documentation/799564642/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Application Note - Arm CoreSight ELA-600 Version 1.0",
      "Uri" : "https://developer.arm.com/documentation/799564642/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/799564642/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/799564642/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/799564642/0100/en",
      "Excerpt" : "Application Note - Arm CoreSight ELA-600 Version 1.0 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Application Note - Arm CoreSight ELA-600 Version 1.0 This document is only available in a PDF version. Click Download to view. Application Note - Arm CoreSight ELA-600 Version 1.0 CoreSight ELA- ..."
    },
    "childResults" : [ {
      "title" : "Application Note - Arm CoreSight ELA-600 Version 1.0",
      "uri" : "https://developer.arm.com/documentation/799564642/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/799564642/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/799564642/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/799564642/0100/en",
      "excerpt" : "Application Note - Arm CoreSight ELA-600 Version 1.0 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Application Note - Arm CoreSight ELA-600 Version 1.0 This document is only available in a PDF version. Click Download to view. Application Note - Arm CoreSight ELA-600 Version 1.0 CoreSight ELA- ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Application Note - Arm CoreSight ELA-600 Version 1.0 ",
        "document_number" : "799564642",
        "document_version" : "0100",
        "content_type" : "appNote",
        "systopparent" : "3836854",
        "sysurihash" : "HCjjKjkRlðWDvbHi",
        "urihash" : "HCjjKjkRlðWDvbHi",
        "sysuri" : "https://developer.arm.com/documentation/799564642/0100/en",
        "systransactionid" : 861213,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1596275549000,
        "topparentid" : 3836854,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596275881000,
        "sysconcepts" : "CoreSight ELA",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2659", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2659" ],
        "concepts" : "CoreSight ELA",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648715340000,
        "permanentid" : "bf6c4b76c29750c28b97466070fa2c427e06a0983c9cf046af22fe97316c",
        "syslanguage" : [ "English" ],
        "itemid" : "5f253ca93951795e690a6ccd",
        "transactionid" : 861213,
        "title" : "Application Note - Arm CoreSight ELA-600 Version 1.0 ",
        "products" : [ "CoreSight ELA-600 Embedded Logic Analyzer" ],
        "date" : 1648715340000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "799564642:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715340915672137,
        "navigationhierarchiescontenttype" : "Application Note",
        "size" : 221,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/799564642/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715312216,
        "syssize" : 221,
        "sysdate" : 1648715340000,
        "haslayout" : "1",
        "topparent" : "3836854",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3836854,
        "content_description" : "The Arm CoreSight ELA-600 Embedded Logic Analyzer provides low-level signal visibility into Arm IP and 3rd party IP. When connected to a processor or interconnect bus, it provides visibility of loads, stores, Speculative fetches, cache activity and transaction life cycle, none of which are available through instruction tracing.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715340000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/799564642/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/799564642/0100/?lang=en",
        "modified" : 1638256745000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715340915672137,
        "uri" : "https://developer.arm.com/documentation/799564642/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Application Note - Arm CoreSight ELA-600 Version 1.0",
      "Uri" : "https://developer.arm.com/documentation/799564642/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/799564642/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/799564642/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/799564642/0100/en",
      "Excerpt" : "Application Note - Arm CoreSight ELA-600 Version 1.0 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Application Note - Arm CoreSight ELA-600 Version 1.0 This document is only available in a PDF version. Click Download to view. Application Note - Arm CoreSight ELA-600 Version 1.0 CoreSight ELA- ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Application Note - Arm CoreSight ELA-600 Version 1.0 ",
      "document_number" : "799564642",
      "document_version" : "0100",
      "content_type" : "appNote",
      "systopparent" : "3836854",
      "sysauthor" : "Daniel Misak",
      "sysurihash" : "flvDU492pSZ4gZCM",
      "urihash" : "flvDU492pSZ4gZCM",
      "sysuri" : "https://developer.arm.com/documentation/799564642/0100/en/pdf/coresight_ela600_appnote_ARM-ECM-0442477.pdf",
      "systransactionid" : 861213,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1596275549000,
      "topparentid" : 3836854,
      "numberofpages" : 31,
      "sysconcepts" : "data corruption ; trigger state ; trace ; target address ; transactions ; signals ; set APB ; documentation ; CoreSight ELA ; memory map ; signal groups ; arm ; deadlock scenarios ; bus transactions ; mapping file ; external debugger",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2659", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2659" ],
      "attachmentparentid" : 3836854,
      "parentitem" : "5f253ca93951795e690a6ccd",
      "concepts" : "data corruption ; trigger state ; trace ; target address ; transactions ; signals ; set APB ; documentation ; CoreSight ELA ; memory map ; signal groups ; arm ; deadlock scenarios ; bus transactions ; mapping file ; external debugger",
      "documenttype" : "pdf",
      "isattachment" : "3836854",
      "sysindexeddate" : 1648715341000,
      "permanentid" : "83e0249c6bd551551227eee9c5dc82fff5a9f50e7ff67b1ba7416218f9dd",
      "syslanguage" : [ "English" ],
      "itemid" : "5f253ca93951795e690a6ccf",
      "transactionid" : 861213,
      "title" : "Application Note - Arm CoreSight ELA-600 Version 1.0 ",
      "date" : 1648715341000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "799564642:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715341743204155,
      "sysisattachment" : "3836854",
      "navigationhierarchiescontenttype" : "Application Note",
      "sysattachmentparentid" : 3836854,
      "size" : 1464912,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f253ca93951795e690a6ccf",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715313574,
      "syssize" : 1464912,
      "sysdate" : 1648715341000,
      "topparent" : "3836854",
      "author" : "Daniel Misak",
      "label_version" : "1.0",
      "systopparentid" : 3836854,
      "content_description" : "The Arm CoreSight ELA-600 Embedded Logic Analyzer provides low-level signal visibility into Arm IP and 3rd party IP. When connected to a processor or interconnect bus, it provides visibility of loads, stores, Speculative fetches, cache activity and transaction life cycle, none of which are available through instruction tracing.",
      "wordcount" : 1404,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715341000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f253ca93951795e690a6ccf",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715341743204155,
      "uri" : "https://developer.arm.com/documentation/799564642/0100/en/pdf/coresight_ela600_appnote_ARM-ECM-0442477.pdf",
      "syscollection" : "default"
    },
    "Title" : "Application Note - Arm CoreSight ELA-600 Version 1.0",
    "Uri" : "https://developer.arm.com/documentation/799564642/0100/en/pdf/coresight_ela600_appnote_ARM-ECM-0442477.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/799564642/0100/en/pdf/coresight_ela600_appnote_ARM-ECM-0442477.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f253ca93951795e690a6ccf",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/799564642/0100/en/pdf/coresight_ela600_appnote_ARM-ECM-0442477.pdf",
    "Excerpt" : "Limited (or its subsidiaries) in the US and/or elsewhere. ... Arm Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20348",
    "FirstSentences" : "Document Number: ARM-ECM-0442477 Version: 1.0 Application Note Arm® CoreSight™ ELA -600 Version 1.0 Non-Confidential - Published Arm Non-Confidential Page 1 Arm® CoreSight™ ELA-600 Copyright © ..."
  }, {
    "title" : "GENERAL: PHILIPS SMARTMX DBOX SUPPORT",
    "uri" : "https://developer.arm.com/documentation/ka003089/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003089/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003089/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003089/1-0/en",
    "excerpt" : "Article ID: KA003089 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information ... ANSWER For a Smart MX Development, you will need a Keil PK51 kit that can be ...",
    "firstSentences" : "Article ID: KA003089 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil C51 Development Tools v. 7.07a and ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "GENERAL: PHILIPS SMARTMX DBOX SUPPORT ",
      "document_number" : "ka003089",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4523027",
      "sysurihash" : "gJ2LQpX2qñgoL6uZ",
      "urihash" : "gJ2LQpX2qñgoL6uZ",
      "sysuri" : "https://developer.arm.com/documentation/ka003089/1-0/en",
      "systransactionid" : 863773,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614696337000,
      "topparentid" : 4523027,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614696423000,
      "sysconcepts" : "Keil PK51 ; Philips ; Encryption Technology ; SmartMX Dbox ; supplies add-ons",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "Keil PK51 ; Philips ; Encryption Technology ; SmartMX Dbox ; supplies add-ons",
      "documenttype" : "html",
      "sysindexeddate" : 1649085376000,
      "permanentid" : "27571d1cd2c439f806447abe47832045860abd0eda84e7f6e7d7b2fcba24",
      "syslanguage" : [ "English" ],
      "itemid" : "603e4fe7ee937942ba2ff4ac",
      "transactionid" : 863773,
      "title" : "GENERAL: PHILIPS SMARTMX DBOX SUPPORT ",
      "products" : [ "A51", "CA51", "PK51" ],
      "date" : 1649085376000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003089:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085376818101684,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 686,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003089/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085184080,
      "syssize" : 686,
      "sysdate" : 1649085376000,
      "haslayout" : "1",
      "topparent" : "4523027",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4523027,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 75,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085376000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003089/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003089/1-0/?lang=en",
      "modified" : 1614696423000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085376818101684,
      "uri" : "https://developer.arm.com/documentation/ka003089/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "GENERAL: PHILIPS SMARTMX DBOX SUPPORT",
    "Uri" : "https://developer.arm.com/documentation/ka003089/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003089/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003089/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003089/1-0/en",
    "Excerpt" : "Article ID: KA003089 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information ... ANSWER For a Smart MX Development, you will need a Keil PK51 kit that can be ...",
    "FirstSentences" : "Article ID: KA003089 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this knowledgebase article applies to: Keil C51 Development Tools v. 7.07a and ..."
  }, {
    "title" : "Processor core peripherals",
    "uri" : "https://developer.arm.com/documentation/100235/0100/en/Introduction/About-the-Cortex-M33-processor-and-core-peripherals/Processor-core-peripherals",
    "printableUri" : "https://developer.arm.com/documentation/100235/0100/en/Introduction/About-the-Cortex-M33-processor-and-core-peripherals/Processor-core-peripherals",
    "clickUri" : "https://developer.arm.com/documentation/100235/0100/Introduction/About-the-Cortex-M33-processor-and-core-peripherals/Processor-core-peripherals?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100235/0100/en/Introduction/About-the-Cortex-M33-processor-and-core-peripherals/Processor-core-peripherals",
    "excerpt" : "Processor core peripherals The processor has the following core peripherals: Nested Vectored Interrupt ... System Control Space The SCS is the programmer's model interface to the processor.",
    "firstSentences" : "Processor core peripherals The processor has the following core peripherals: Nested Vectored Interrupt Controller The NVIC is an embedded interrupt controller that supports low-latency interrupt ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-M33 Devices Generic User Guide",
      "uri" : "https://developer.arm.com/documentation/100235/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100235/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100235/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100235/0100/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-M33 Devices Generic User Guide Revision r1p0 Copyright \\u00A9 2017, 2018, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-M33 Devices Generic User Guide ",
        "document_number" : "100235",
        "document_version" : "0100",
        "content_type" : "Devices Generic User Guide",
        "systopparent" : "3804607",
        "sysurihash" : "RxLBXvF3ACwgmqKr",
        "urihash" : "RxLBXvF3ACwgmqKr",
        "sysuri" : "https://developer.arm.com/documentation/100235/0100/en",
        "systransactionid" : 863774,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1592551090000,
        "topparentid" : 3804607,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1595337017000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085385000,
        "permanentid" : "8b824b68c831fed7126ca512dfa472d3a1859506c61f745d65121efbf8bb",
        "syslanguage" : [ "English" ],
        "itemid" : "5f16e93920b7cf4bc524adb3",
        "transactionid" : 863774,
        "title" : "Arm Cortex-M33 Devices Generic User Guide ",
        "products" : [ "Cortex-M33" ],
        "date" : 1649085385000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100235:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085385626304929,
        "navigationhierarchiescontenttype" : "Devices Generic User Guide",
        "size" : 4380,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100235/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085336924,
        "syssize" : 4380,
        "sysdate" : 1649085385000,
        "haslayout" : "1",
        "topparent" : "3804607",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3804607,
        "content_description" : "This book is a generic user guide for devices that implement the Arm Cortex-M33 processor.",
        "wordcount" : 295,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085385000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100235/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100235/0100/?lang=en",
        "modified" : 1636098979000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085385626304929,
        "uri" : "https://developer.arm.com/documentation/100235/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-M33 Devices Generic User Guide",
      "Uri" : "https://developer.arm.com/documentation/100235/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100235/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100235/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100235/0100/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-M33 Devices Generic User Guide Revision r1p0 Copyright \\u00A9 2017, 2018, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/100235/0100/en/Revisions/Revisions",
      "printableUri" : "https://developer.arm.com/documentation/100235/0100/en/Revisions/Revisions",
      "clickUri" : "https://developer.arm.com/documentation/100235/0100/Revisions/Revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100235/0100/en/Revisions/Revisions",
      "excerpt" : "Revisions This section describes the technical changes between released issues of this document. Table B-1 Issue 0002-00 Change Location Affects First release for r0p2 - - Table B-2 ...",
      "firstSentences" : "Revisions This section describes the technical changes between released issues of this document. Table B-1 Issue 0002-00 Change Location Affects First release for r0p2 - - Table B-2 Differences ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-M33 Devices Generic User Guide",
        "uri" : "https://developer.arm.com/documentation/100235/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100235/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100235/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100235/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-M33 Devices Generic User Guide Revision r1p0 Copyright \\u00A9 2017, 2018, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-M33 Devices Generic User Guide ",
          "document_number" : "100235",
          "document_version" : "0100",
          "content_type" : "Devices Generic User Guide",
          "systopparent" : "3804607",
          "sysurihash" : "RxLBXvF3ACwgmqKr",
          "urihash" : "RxLBXvF3ACwgmqKr",
          "sysuri" : "https://developer.arm.com/documentation/100235/0100/en",
          "systransactionid" : 863774,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1592551090000,
          "topparentid" : 3804607,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1595337017000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085385000,
          "permanentid" : "8b824b68c831fed7126ca512dfa472d3a1859506c61f745d65121efbf8bb",
          "syslanguage" : [ "English" ],
          "itemid" : "5f16e93920b7cf4bc524adb3",
          "transactionid" : 863774,
          "title" : "Arm Cortex-M33 Devices Generic User Guide ",
          "products" : [ "Cortex-M33" ],
          "date" : 1649085385000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100235:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085385626304929,
          "navigationhierarchiescontenttype" : "Devices Generic User Guide",
          "size" : 4380,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100235/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085336924,
          "syssize" : 4380,
          "sysdate" : 1649085385000,
          "haslayout" : "1",
          "topparent" : "3804607",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3804607,
          "content_description" : "This book is a generic user guide for devices that implement the Arm Cortex-M33 processor.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085385000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100235/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100235/0100/?lang=en",
          "modified" : 1636098979000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085385626304929,
          "uri" : "https://developer.arm.com/documentation/100235/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-M33 Devices Generic User Guide",
        "Uri" : "https://developer.arm.com/documentation/100235/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100235/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100235/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100235/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-M33 Devices Generic User Guide Revision r1p0 Copyright \\u00A9 2017, 2018, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "100235",
        "document_version" : "0100",
        "content_type" : "Devices Generic User Guide",
        "systopparent" : "3804607",
        "sysurihash" : "SvSf7fMC0Qb0czkW",
        "urihash" : "SvSf7fMC0Qb0czkW",
        "sysuri" : "https://developer.arm.com/documentation/100235/0100/en/Revisions/Revisions",
        "systransactionid" : 863773,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1592551090000,
        "topparentid" : 3804607,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1595337017000,
        "sysconcepts" : "registers ; CDE instructions ; summary CPUID ; System control ; r1p0 ; bus ; pin ; banking corrected",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "attachmentparentid" : 3804607,
        "parentitem" : "5f16e93920b7cf4bc524adb3",
        "concepts" : "registers ; CDE instructions ; summary CPUID ; System control ; r1p0 ; bus ; pin ; banking corrected",
        "documenttype" : "html",
        "isattachment" : "3804607",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085359000,
        "permanentid" : "958ab9b7b78e66c7499307eabae200463dd6187e827cb01cbe1762afc246",
        "syslanguage" : [ "English" ],
        "itemid" : "5f16e93c20b7cf4bc524aed8",
        "transactionid" : 863773,
        "title" : "Revisions ",
        "products" : [ "Cortex-M33" ],
        "date" : 1649085359000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100235:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085359084085417,
        "sysisattachment" : "3804607",
        "navigationhierarchiescontenttype" : "Devices Generic User Guide",
        "sysattachmentparentid" : 3804607,
        "size" : 1504,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100235/0100/Revisions/Revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085336908,
        "syssize" : 1504,
        "sysdate" : 1649085359000,
        "haslayout" : "1",
        "topparent" : "3804607",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3804607,
        "content_description" : "This book is a generic user guide for devices that implement the Arm Cortex-M33 processor.",
        "wordcount" : 103,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085359000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100235/0100/Revisions/Revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100235/0100/Revisions/Revisions?lang=en",
        "modified" : 1636098979000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085359084085417,
        "uri" : "https://developer.arm.com/documentation/100235/0100/en/Revisions/Revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/100235/0100/en/Revisions/Revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/100235/0100/en/Revisions/Revisions",
      "ClickUri" : "https://developer.arm.com/documentation/100235/0100/Revisions/Revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100235/0100/en/Revisions/Revisions",
      "Excerpt" : "Revisions This section describes the technical changes between released issues of this document. Table B-1 Issue 0002-00 Change Location Affects First release for r0p2 - - Table B-2 ...",
      "FirstSentences" : "Revisions This section describes the technical changes between released issues of this document. Table B-1 Issue 0002-00 Change Location Affects First release for r0p2 - - Table B-2 Differences ..."
    }, {
      "title" : "The Cortex-M33 Instruction Set",
      "uri" : "https://developer.arm.com/documentation/100235/0100/en/The-Cortex-M33-Instruction-Set",
      "printableUri" : "https://developer.arm.com/documentation/100235/0100/en/The-Cortex-M33-Instruction-Set",
      "clickUri" : "https://developer.arm.com/documentation/100235/0100/The-Cortex-M33-Instruction-Set?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100235/0100/en/The-Cortex-M33-Instruction-Set",
      "excerpt" : "Multiply and divide instructions. ... Floating-point instructions. Miscellaneous instructions. Memory access instructions. The Cortex-M33 Instruction Set Cortex-M33",
      "firstSentences" : "Chapter 3 The Cortex-M33 Instruction Set This chapter describes the Cortex-M33 instruction set. It provides general information and describes each Cortex-M33 instruction in the functional group ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-M33 Devices Generic User Guide",
        "uri" : "https://developer.arm.com/documentation/100235/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100235/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100235/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100235/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-M33 Devices Generic User Guide Revision r1p0 Copyright \\u00A9 2017, 2018, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-M33 Devices Generic User Guide ",
          "document_number" : "100235",
          "document_version" : "0100",
          "content_type" : "Devices Generic User Guide",
          "systopparent" : "3804607",
          "sysurihash" : "RxLBXvF3ACwgmqKr",
          "urihash" : "RxLBXvF3ACwgmqKr",
          "sysuri" : "https://developer.arm.com/documentation/100235/0100/en",
          "systransactionid" : 863774,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1592551090000,
          "topparentid" : 3804607,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1595337017000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085385000,
          "permanentid" : "8b824b68c831fed7126ca512dfa472d3a1859506c61f745d65121efbf8bb",
          "syslanguage" : [ "English" ],
          "itemid" : "5f16e93920b7cf4bc524adb3",
          "transactionid" : 863774,
          "title" : "Arm Cortex-M33 Devices Generic User Guide ",
          "products" : [ "Cortex-M33" ],
          "date" : 1649085385000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100235:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085385626304929,
          "navigationhierarchiescontenttype" : "Devices Generic User Guide",
          "size" : 4380,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100235/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085336924,
          "syssize" : 4380,
          "sysdate" : 1649085385000,
          "haslayout" : "1",
          "topparent" : "3804607",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3804607,
          "content_description" : "This book is a generic user guide for devices that implement the Arm Cortex-M33 processor.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085385000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100235/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100235/0100/?lang=en",
          "modified" : 1636098979000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085385626304929,
          "uri" : "https://developer.arm.com/documentation/100235/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-M33 Devices Generic User Guide",
        "Uri" : "https://developer.arm.com/documentation/100235/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100235/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100235/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100235/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-M33 Devices Generic User Guide Revision r1p0 Copyright \\u00A9 2017, 2018, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "The Cortex-M33 Instruction Set ",
        "document_number" : "100235",
        "document_version" : "0100",
        "content_type" : "Devices Generic User Guide",
        "systopparent" : "3804607",
        "sysurihash" : "GNSLyGKs6Ew19Ykq",
        "urihash" : "GNSLyGKs6Ew19Ykq",
        "sysuri" : "https://developer.arm.com/documentation/100235/0100/en/The-Cortex-M33-Instruction-Set",
        "systransactionid" : 863773,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1592551090000,
        "topparentid" : 3804607,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1595337017000,
        "sysconcepts" : "instructions ; Cortex ; processor supports ; general information ; Packing",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "attachmentparentid" : 3804607,
        "parentitem" : "5f16e93920b7cf4bc524adb3",
        "concepts" : "instructions ; Cortex ; processor supports ; general information ; Packing",
        "documenttype" : "html",
        "isattachment" : "3804607",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085358000,
        "permanentid" : "741c693fc5879f89b311874b55f1efe67644d57df269c4fd5fd0e970221a",
        "syslanguage" : [ "English" ],
        "itemid" : "5f16e93a20b7cf4bc524ade6",
        "transactionid" : 863773,
        "title" : "The Cortex-M33 Instruction Set ",
        "products" : [ "Cortex-M33" ],
        "date" : 1649085358000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100235:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085358966733854,
        "sysisattachment" : "3804607",
        "navigationhierarchiescontenttype" : "Devices Generic User Guide",
        "sysattachmentparentid" : 3804607,
        "size" : 761,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100235/0100/The-Cortex-M33-Instruction-Set?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085336908,
        "syssize" : 761,
        "sysdate" : 1649085358000,
        "haslayout" : "1",
        "topparent" : "3804607",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3804607,
        "content_description" : "This book is a generic user guide for devices that implement the Arm Cortex-M33 processor.",
        "wordcount" : 52,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085358000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100235/0100/The-Cortex-M33-Instruction-Set?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100235/0100/The-Cortex-M33-Instruction-Set?lang=en",
        "modified" : 1636098979000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085358966733854,
        "uri" : "https://developer.arm.com/documentation/100235/0100/en/The-Cortex-M33-Instruction-Set",
        "syscollection" : "default"
      },
      "Title" : "The Cortex-M33 Instruction Set",
      "Uri" : "https://developer.arm.com/documentation/100235/0100/en/The-Cortex-M33-Instruction-Set",
      "PrintableUri" : "https://developer.arm.com/documentation/100235/0100/en/The-Cortex-M33-Instruction-Set",
      "ClickUri" : "https://developer.arm.com/documentation/100235/0100/The-Cortex-M33-Instruction-Set?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100235/0100/en/The-Cortex-M33-Instruction-Set",
      "Excerpt" : "Multiply and divide instructions. ... Floating-point instructions. Miscellaneous instructions. Memory access instructions. The Cortex-M33 Instruction Set Cortex-M33",
      "FirstSentences" : "Chapter 3 The Cortex-M33 Instruction Set This chapter describes the Cortex-M33 instruction set. It provides general information and describes each Cortex-M33 instruction in the functional group ..."
    }, {
      "title" : "TBB and TBH",
      "uri" : "https://developer.arm.com/documentation/100235/0100/en/The-Cortex-M33-Instruction-Set/Branch-and-control-instructions/TBB-and-TBH",
      "printableUri" : "https://developer.arm.com/documentation/100235/0100/en/The-Cortex-M33-Instruction-Set/Branch-and-control-instructions/TBB-and-TBH",
      "clickUri" : "https://developer.arm.com/documentation/100235/0100/The-Cortex-M33-Instruction-Set/Branch-and-control-instructions/TBB-and-TBH?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100235/0100/en/The-Cortex-M33-Instruction-Set/Branch-and-control-instructions/TBB-and-TBH",
      "excerpt" : "TBB and TBH Table Branch Byte and Table Branch Halfword. Syntax TBB [, ]Rn TBH [, , LSL #1]Rn Where: Rn Is the register containing the address of ... This contains an index into the table.",
      "firstSentences" : "TBB and TBH Table Branch Byte and Table Branch Halfword. Syntax TBB [, ]Rn TBH [, , LSL #1]Rn Where: Rn Is the register containing the address of the table of branch lengths. If is PC, then the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-M33 Devices Generic User Guide",
        "uri" : "https://developer.arm.com/documentation/100235/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100235/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100235/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100235/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-M33 Devices Generic User Guide Revision r1p0 Copyright \\u00A9 2017, 2018, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-M33 Devices Generic User Guide ",
          "document_number" : "100235",
          "document_version" : "0100",
          "content_type" : "Devices Generic User Guide",
          "systopparent" : "3804607",
          "sysurihash" : "RxLBXvF3ACwgmqKr",
          "urihash" : "RxLBXvF3ACwgmqKr",
          "sysuri" : "https://developer.arm.com/documentation/100235/0100/en",
          "systransactionid" : 863774,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1592551090000,
          "topparentid" : 3804607,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1595337017000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085385000,
          "permanentid" : "8b824b68c831fed7126ca512dfa472d3a1859506c61f745d65121efbf8bb",
          "syslanguage" : [ "English" ],
          "itemid" : "5f16e93920b7cf4bc524adb3",
          "transactionid" : 863774,
          "title" : "Arm Cortex-M33 Devices Generic User Guide ",
          "products" : [ "Cortex-M33" ],
          "date" : 1649085385000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100235:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085385626304929,
          "navigationhierarchiescontenttype" : "Devices Generic User Guide",
          "size" : 4380,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100235/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085336924,
          "syssize" : 4380,
          "sysdate" : 1649085385000,
          "haslayout" : "1",
          "topparent" : "3804607",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3804607,
          "content_description" : "This book is a generic user guide for devices that implement the Arm Cortex-M33 processor.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085385000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100235/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100235/0100/?lang=en",
          "modified" : 1636098979000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085385626304929,
          "uri" : "https://developer.arm.com/documentation/100235/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-M33 Devices Generic User Guide",
        "Uri" : "https://developer.arm.com/documentation/100235/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100235/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100235/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100235/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-M33 Devices Generic User Guide Revision r1p0 Copyright \\u00A9 2017, 2018, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TBB and TBH ",
        "document_number" : "100235",
        "document_version" : "0100",
        "content_type" : "Devices Generic User Guide",
        "systopparent" : "3804607",
        "sysurihash" : "3FNZKiF9gcfiðHgq",
        "urihash" : "3FNZKiF9gcfiðHgq",
        "sysuri" : "https://developer.arm.com/documentation/100235/0100/en/The-Cortex-M33-Instruction-Set/Branch-and-control-instructions/TBB-and-TBH",
        "systransactionid" : 863773,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1592551090000,
        "topparentid" : 3804607,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1595337017000,
        "sysconcepts" : "instructions ; halfword ; branch offset ; R0 ; R1 ; nCase3 ; nCase2 ; nCase1 ; BranchTable ; PC-relative",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "attachmentparentid" : 3804607,
        "parentitem" : "5f16e93920b7cf4bc524adb3",
        "concepts" : "instructions ; halfword ; branch offset ; R0 ; R1 ; nCase3 ; nCase2 ; nCase1 ; BranchTable ; PC-relative",
        "documenttype" : "html",
        "isattachment" : "3804607",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085357000,
        "permanentid" : "7b42897bf4f33bd22c0ca587996452e61d804629a2c4cf914762730a9314",
        "syslanguage" : [ "English" ],
        "itemid" : "5f16e93b20b7cf4bc524ae49",
        "transactionid" : 863773,
        "title" : "TBB and TBH ",
        "products" : [ "Cortex-M33" ],
        "date" : 1649085357000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100235:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085357548067255,
        "sysisattachment" : "3804607",
        "navigationhierarchiescontenttype" : "Devices Generic User Guide",
        "sysattachmentparentid" : 3804607,
        "size" : 2255,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100235/0100/The-Cortex-M33-Instruction-Set/Branch-and-control-instructions/TBB-and-TBH?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085336896,
        "syssize" : 2255,
        "sysdate" : 1649085357000,
        "haslayout" : "1",
        "topparent" : "3804607",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3804607,
        "content_description" : "This book is a generic user guide for devices that implement the Arm Cortex-M33 processor.",
        "wordcount" : 117,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085357000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100235/0100/The-Cortex-M33-Instruction-Set/Branch-and-control-instructions/TBB-and-TBH?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100235/0100/The-Cortex-M33-Instruction-Set/Branch-and-control-instructions/TBB-and-TBH?lang=en",
        "modified" : 1636098979000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085357548067255,
        "uri" : "https://developer.arm.com/documentation/100235/0100/en/The-Cortex-M33-Instruction-Set/Branch-and-control-instructions/TBB-and-TBH",
        "syscollection" : "default"
      },
      "Title" : "TBB and TBH",
      "Uri" : "https://developer.arm.com/documentation/100235/0100/en/The-Cortex-M33-Instruction-Set/Branch-and-control-instructions/TBB-and-TBH",
      "PrintableUri" : "https://developer.arm.com/documentation/100235/0100/en/The-Cortex-M33-Instruction-Set/Branch-and-control-instructions/TBB-and-TBH",
      "ClickUri" : "https://developer.arm.com/documentation/100235/0100/The-Cortex-M33-Instruction-Set/Branch-and-control-instructions/TBB-and-TBH?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100235/0100/en/The-Cortex-M33-Instruction-Set/Branch-and-control-instructions/TBB-and-TBH",
      "Excerpt" : "TBB and TBH Table Branch Byte and Table Branch Halfword. Syntax TBB [, ]Rn TBH [, , LSL #1]Rn Where: Rn Is the register containing the address of ... This contains an index into the table.",
      "FirstSentences" : "TBB and TBH Table Branch Byte and Table Branch Halfword. Syntax TBB [, ]Rn TBH [, , LSL #1]Rn Where: Rn Is the register containing the address of the table of branch lengths. If is PC, then the ..."
    } ],
    "totalNumberOfChildResults" : 219,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Processor core peripherals ",
      "document_number" : "100235",
      "document_version" : "0100",
      "content_type" : "Devices Generic User Guide",
      "systopparent" : "3804607",
      "sysurihash" : "y1msJOr53ñlDyVZð",
      "urihash" : "y1msJOr53ñlDyVZð",
      "sysuri" : "https://developer.arm.com/documentation/100235/0100/en/Introduction/About-the-Cortex-M33-processor-and-core-peripherals/Processor-core-peripherals",
      "systransactionid" : 863773,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1592551090000,
      "topparentid" : 3804607,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1595337017000,
      "sysconcepts" : "security ; core peripherals ; SysTicks ; memory ; MPU ; Non-secure ; model interface ; supports low-latency ; Nested Vectored",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
      "attachmentparentid" : 3804607,
      "parentitem" : "5f16e93920b7cf4bc524adb3",
      "concepts" : "security ; core peripherals ; SysTicks ; memory ; MPU ; Non-secure ; model interface ; supports low-latency ; Nested Vectored",
      "documenttype" : "html",
      "isattachment" : "3804607",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649085359000,
      "permanentid" : "51c8edc5c059af9870573e8cf8839dc6c92f5d79e1d4adc5e5e6103ede82",
      "syslanguage" : [ "English" ],
      "itemid" : "5f16e93a20b7cf4bc524adbe",
      "transactionid" : 863773,
      "title" : "Processor core peripherals ",
      "products" : [ "Cortex-M33" ],
      "date" : 1649085359000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100235:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Software Developers" ],
      "audience" : [ "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085359158849504,
      "sysisattachment" : "3804607",
      "navigationhierarchiescontenttype" : "Devices Generic User Guide",
      "sysattachmentparentid" : 3804607,
      "size" : 1335,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100235/0100/Introduction/About-the-Cortex-M33-processor-and-core-peripherals/Processor-core-peripherals?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085336924,
      "syssize" : 1335,
      "sysdate" : 1649085359000,
      "haslayout" : "1",
      "topparent" : "3804607",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3804607,
      "content_description" : "This book is a generic user guide for devices that implement the Arm Cortex-M33 processor.",
      "wordcount" : 105,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085359000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100235/0100/Introduction/About-the-Cortex-M33-processor-and-core-peripherals/Processor-core-peripherals?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100235/0100/Introduction/About-the-Cortex-M33-processor-and-core-peripherals/Processor-core-peripherals?lang=en",
      "modified" : 1636098979000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085359158849504,
      "uri" : "https://developer.arm.com/documentation/100235/0100/en/Introduction/About-the-Cortex-M33-processor-and-core-peripherals/Processor-core-peripherals",
      "syscollection" : "default"
    },
    "Title" : "Processor core peripherals",
    "Uri" : "https://developer.arm.com/documentation/100235/0100/en/Introduction/About-the-Cortex-M33-processor-and-core-peripherals/Processor-core-peripherals",
    "PrintableUri" : "https://developer.arm.com/documentation/100235/0100/en/Introduction/About-the-Cortex-M33-processor-and-core-peripherals/Processor-core-peripherals",
    "ClickUri" : "https://developer.arm.com/documentation/100235/0100/Introduction/About-the-Cortex-M33-processor-and-core-peripherals/Processor-core-peripherals?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100235/0100/en/Introduction/About-the-Cortex-M33-processor-and-core-peripherals/Processor-core-peripherals",
    "Excerpt" : "Processor core peripherals The processor has the following core peripherals: Nested Vectored Interrupt ... System Control Space The SCS is the programmer's model interface to the processor.",
    "FirstSentences" : "Processor core peripherals The processor has the following core peripherals: Nested Vectored Interrupt Controller The NVIC is an embedded interrupt controller that supports low-latency interrupt ..."
  }, {
    "title" : "UVISION: Using the SVCS Menu",
    "uri" : "https://developer.arm.com/documentation/ka003442/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003442/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003442/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003442/1-0/en",
    "excerpt" : "Article ID: KA003442 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential ... ANSWER Refer to the on-line manual \\u00B5Vision Getting Started in the Books tab.",
    "firstSentences" : "Article ID: KA003442 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 Version 6.03 and later \\u00B5Vision Version 2.07 and ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "UVISION: Using the SVCS Menu ",
      "document_number" : "ka003442",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4523738",
      "sysurihash" : "F1BNHE7v1C7yKPem",
      "urihash" : "F1BNHE7v1C7yKPem",
      "sysuri" : "https://developer.arm.com/documentation/ka003442/1-0/en",
      "systransactionid" : 863773,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1619548086000,
      "topparentid" : 4523738,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1619548144000,
      "sysconcepts" : "u00B5Vision3 User ; u00B5Vision ; C51 Development Tools ; Books tab ; on-line manual ; KA003442",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "u00B5Vision3 User ; u00B5Vision ; C51 Development Tools ; Books tab ; on-line manual ; KA003442",
      "documenttype" : "html",
      "sysindexeddate" : 1649085355000,
      "permanentid" : "55a7ed11f8d2b50634045ab73014099e7ebdfbfc01cb786a7fe1a9682d08",
      "syslanguage" : [ "English" ],
      "itemid" : "608857f05e70d934bc69f62b",
      "transactionid" : 863773,
      "title" : "UVISION: Using the SVCS Menu ",
      "products" : [ "A51", "CA51", "PK51" ],
      "date" : 1649085355000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003442:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085355354975144,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 961,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003442/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085245482,
      "syssize" : 961,
      "sysdate" : 1649085355000,
      "haslayout" : "1",
      "topparent" : "4523738",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4523738,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 88,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085355000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003442/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003442/1-0/?lang=en",
      "modified" : 1619548144000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085355354975144,
      "uri" : "https://developer.arm.com/documentation/ka003442/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "UVISION: Using the SVCS Menu",
    "Uri" : "https://developer.arm.com/documentation/ka003442/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003442/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003442/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003442/1-0/en",
    "Excerpt" : "Article ID: KA003442 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential ... ANSWER Refer to the on-line manual \\u00B5Vision Getting Started in the Books tab.",
    "FirstSentences" : "Article ID: KA003442 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 Version 6.03 and later \\u00B5Vision Version 2.07 and ..."
  }, {
    "title" : "EPM900: Stop Peripherals on Breakpoint",
    "uri" : "https://developer.arm.com/documentation/ka002354/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002354/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002354/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002354/1-0/en",
    "excerpt" : "Article ID: KA002354 Applies To: Keil Evaluation Boards Confidentiality: Customer Non-confidential ... ANSWER Early versions of the EPM900 Emulator with a P89LPC932 bond-out did not stop ...",
    "firstSentences" : "Article ID: KA002354 Applies To: Keil Evaluation Boards Confidentiality: Customer Non-confidential Information in this article applies to: EPM900 LPC Emulator QUESTION Do peripherals stop when a ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "EPM900: Stop Peripherals on Breakpoint ",
      "document_number" : "ka002354",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4522268",
      "sysurihash" : "3SQIkspl2TMA5Xv5",
      "urihash" : "3SQIkspl2TMA5Xv5",
      "sysuri" : "https://developer.arm.com/documentation/ka002354/1-0/en",
      "systransactionid" : 863773,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614684336000,
      "topparentid" : 4522268,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614684368000,
      "sysconcepts" : "P89LPC932 bond-out ; EPM900 Emulator ; peripherals",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec7281e24a5e02d07b272e", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec7281e24a5e02d07b272e" ],
      "concepts" : "P89LPC932 bond-out ; EPM900 Emulator ; peripherals",
      "documenttype" : "html",
      "sysindexeddate" : 1649085355000,
      "permanentid" : "9aa0151cf23a69cbafa7dcaa8f14c3f581ef8141506c3aac6dfd3b17d4e9",
      "syslanguage" : [ "English" ],
      "itemid" : "603e20d04a3e106e578bd65f",
      "transactionid" : 863773,
      "title" : "EPM900: Stop Peripherals on Breakpoint ",
      "products" : [ "MCB1760", "MCB1850", "MCB1857", "MCB2100", "MCB2103", "MCB2130", "MCB2140", "MCB2300", "MCB2360", "MCB2370", "MCB2387", "MCB2388", "MCB2460", "MCB2470", "MCB2915", "MCB2919", "MCB2929", "MCB4350", "MCB4357", "MCB900", "MCB950", "MCBNUC1XX", "MCBSTM32", "MCBSTM32C", "MCBSTM32E", "MCBSTM32F200", "MCBSTR7", "MCBSTR730", "MCBSTR750", "MCBSTR9", "MCBTMPM330", "MCBTMPM360", "MCBTMPM364", "MCBTMS570", "MCBX51", "MCBXC866", "MCBXC886", "MCBZ32AN" ],
      "date" : 1649085355000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002354:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085355285097934,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 534,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002354/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085233178,
      "syssize" : 534,
      "sysdate" : 1649085355000,
      "haslayout" : "1",
      "topparent" : "4522268",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4522268,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 54,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|Keil Evaluation Boards", "Tools and Software|Keil Products|Keil Evaluation Boards" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil Evaluation Boards" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085355000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002354/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002354/1-0/?lang=en",
      "modified" : 1614684368000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085355285097934,
      "uri" : "https://developer.arm.com/documentation/ka002354/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "EPM900: Stop Peripherals on Breakpoint",
    "Uri" : "https://developer.arm.com/documentation/ka002354/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002354/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002354/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002354/1-0/en",
    "Excerpt" : "Article ID: KA002354 Applies To: Keil Evaluation Boards Confidentiality: Customer Non-confidential ... ANSWER Early versions of the EPM900 Emulator with a P89LPC932 bond-out did not stop ...",
    "FirstSentences" : "Article ID: KA002354 Applies To: Keil Evaluation Boards Confidentiality: Customer Non-confidential Information in this article applies to: EPM900 LPC Emulator QUESTION Do peripherals stop when a ..."
  }, {
    "title" : "C51: Directing Printf Output to Second Serial Port",
    "uri" : "https://developer.arm.com/documentation/ka003403/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003403/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003403/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003403/1-0/en",
    "excerpt" : "TI_1); \\/* wait until transmitter ready *\\/\\nTI_1 = 0;\\nSBUF1 = c; \\/* output character *\\/\\nreturn (c ... SEE ALSO C51: Using SIO0 and SIO1 with DALLAS 320 GENERAL: printf expands '0X0A' INTO ...",
    "firstSentences" : "Article ID: KA003403 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 Version 5.50 and newer QUESTION How do I modify printf ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "C51: Directing Printf Output to Second Serial Port ",
      "document_number" : "ka003403",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4523440",
      "sysurihash" : "Ej2Ng462aqjNdIX7",
      "urihash" : "Ej2Ng462aqjNdIX7",
      "sysuri" : "https://developer.arm.com/documentation/ka003403/1-0/en",
      "systransactionid" : 863773,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614701972000,
      "topparentid" : 4523440,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614702026000,
      "sysconcepts" : "serial port ; putchar ; printf ; C51 Development Tools Confidentiality ; SIO ; RI ; nsbit ; SBUF1 ; Watchdog Control ; Dallas Semiconductor ; individual characters ; Non-confidential Information ; installation",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "serial port ; putchar ; printf ; C51 Development Tools Confidentiality ; SIO ; RI ; nsbit ; SBUF1 ; Watchdog Control ; Dallas Semiconductor ; individual characters ; Non-confidential Information ; installation",
      "documenttype" : "html",
      "sysindexeddate" : 1649085348000,
      "permanentid" : "e019af2a6e04ab5cf18017282df237cef606b5c7fe328878a4a47916a64f",
      "syslanguage" : [ "English" ],
      "itemid" : "603e65ca492bde1625aa9288",
      "transactionid" : 863773,
      "title" : "C51: Directing Printf Output to Second Serial Port ",
      "products" : [ "A51", "CA51", "PK51" ],
      "date" : 1649085348000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003403:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085348523039336,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2602,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003403/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085230170,
      "syssize" : 2602,
      "sysdate" : 1649085348000,
      "haslayout" : "1",
      "topparent" : "4523440",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4523440,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 183,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085348000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003403/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003403/1-0/?lang=en",
      "modified" : 1614702026000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085348523039336,
      "uri" : "https://developer.arm.com/documentation/ka003403/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "C51: Directing Printf Output to Second Serial Port",
    "Uri" : "https://developer.arm.com/documentation/ka003403/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003403/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003403/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003403/1-0/en",
    "Excerpt" : "TI_1); \\/* wait until transmitter ready *\\/\\nTI_1 = 0;\\nSBUF1 = c; \\/* output character *\\/\\nreturn (c ... SEE ALSO C51: Using SIO0 and SIO1 with DALLAS 320 GENERAL: printf expands '0X0A' INTO ...",
    "FirstSentences" : "Article ID: KA003403 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 Version 5.50 and newer QUESTION How do I modify printf ..."
  }, {
    "title" : "What is the structure of the debug ROM tables in Cortex-M7 ?",
    "uri" : "https://developer.arm.com/documentation/ka001233/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001233/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001233/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001233/1-0/en",
    "excerpt" : "Instead, the ETM entry is provided in the \\\"Processor ROM Table\\\" based at 0xE00FE000 in the CORTEXM7INTEGRATIONCS level (the ... What is the structure of the debug ROM tables in Cortex-M7 ?",
    "firstSentences" : "KBA Article ID: KA001233 Applies To: Cortex-M7, Cortex-M7 Safety Package, Cortex-M7 Safety Package, Cortex-M7 with FPU, Cortex-M7 with FPU\\/ETM Confidentiality: Customer non-confidential Summary ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "What is the structure of the debug ROM tables in Cortex-M7 ? ",
      "document_number" : "ka001233",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3697135",
      "sysurihash" : "9WLREMJU6VxA4L85",
      "urihash" : "9WLREMJU6VxA4L85",
      "sysuri" : "https://developer.arm.com/documentation/ka001233/1-0/en",
      "systransactionid" : 864298,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1591865686000,
      "topparentid" : 3697135,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1591865722000,
      "sysconcepts" : "chip designer ; Trace Port ; DAP ; Arm CoreSight standard ; connection ; system level ; memory map ; BASE register ; identification information ; controlled locally ; construction means ; delegate responsibility ; instantiate",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b2598", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b2598" ],
      "concepts" : "chip designer ; Trace Port ; DAP ; Arm CoreSight standard ; connection ; system level ; memory map ; BASE register ; identification information ; controlled locally ; construction means ; delegate responsibility ; instantiate",
      "documenttype" : "html",
      "sysindexeddate" : 1649150640000,
      "permanentid" : "9ff885a0630c465ba9b877512f6e564fcab7327067918f97d4e64f01f83c",
      "syslanguage" : [ "English" ],
      "itemid" : "5ee1f17aca06a95ce54000f8",
      "transactionid" : 864298,
      "title" : "What is the structure of the debug ROM tables in Cortex-M7 ? ",
      "products" : [ "AT610", "AT617-GRP", "AT617", "AT611", "AT611-GRP" ],
      "date" : 1649150640000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001233:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150640752452837,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 4159,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001233/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150449364,
      "syssize" : 4159,
      "sysdate" : 1649150640000,
      "haslayout" : "1",
      "topparent" : "3697135",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3697135,
      "wordcount" : 249,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M7", "Cortex-M|Cortex-M7" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M7" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150640000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001233/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001233/1-0/?lang=en",
      "modified" : 1591865722000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150640752452837,
      "uri" : "https://developer.arm.com/documentation/ka001233/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What is the structure of the debug ROM tables in Cortex-M7 ?",
    "Uri" : "https://developer.arm.com/documentation/ka001233/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001233/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001233/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001233/1-0/en",
    "Excerpt" : "Instead, the ETM entry is provided in the \\\"Processor ROM Table\\\" based at 0xE00FE000 in the CORTEXM7INTEGRATIONCS level (the ... What is the structure of the debug ROM tables in Cortex-M7 ?",
    "FirstSentences" : "KBA Article ID: KA001233 Applies To: Cortex-M7, Cortex-M7 Safety Package, Cortex-M7 Safety Package, Cortex-M7 with FPU, Cortex-M7 with FPU\\/ETM Confidentiality: Customer non-confidential Summary ..."
  }, {
    "title" : "RTX166 TINY: Getting Started",
    "uri" : "https://developer.arm.com/documentation/ka003608/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003608/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003608/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003608/1-0/en",
    "excerpt" : "Article ID: KA003608 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential Information in this ... ANSWER Follow these steps to create a new RTX166 Tiny application.",
    "firstSentences" : "Article ID: KA003608 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C166 Version 3.12 and later \\u00B5Vision Version 2.06 and ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "RTX166 TINY: Getting Started ",
      "document_number" : "ka003608",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4523351",
      "sysurihash" : "PFWFwAA7XjrUaG0e",
      "urihash" : "PFWFwAA7XjrUaG0e",
      "sysuri" : "https://developer.arm.com/documentation/ka003608/1-0/en",
      "systransactionid" : 863684,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614700942000,
      "topparentid" : 4523351,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614701042000,
      "sysconcepts" : "RTX166 ; chip ; timer ; Keil ; C166 ; operating system ; project options ; timesharing constants",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "RTX166 ; chip ; timer ; Keil ; C166 ; operating system ; project options ; timesharing constants",
      "documenttype" : "html",
      "sysindexeddate" : 1649080966000,
      "permanentid" : "4b6f5a012fa41a233424483fbd03b659a363424c7285f131e12bf7243b1f",
      "syslanguage" : [ "English" ],
      "itemid" : "603e61f2ee937942ba2ff759",
      "transactionid" : 863684,
      "title" : "RTX166 TINY: Getting Started ",
      "products" : [ "A166", "CA166", "PK166" ],
      "date" : 1649080966000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003608:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080966504945671,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1170,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003608/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080826990,
      "syssize" : 1170,
      "sysdate" : 1649080966000,
      "haslayout" : "1",
      "topparent" : "4523351",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4523351,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 112,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C166 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080966000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003608/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003608/1-0/?lang=en",
      "modified" : 1614701042000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080966504945671,
      "uri" : "https://developer.arm.com/documentation/ka003608/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "RTX166 TINY: Getting Started",
    "Uri" : "https://developer.arm.com/documentation/ka003608/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003608/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003608/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003608/1-0/en",
    "Excerpt" : "Article ID: KA003608 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential Information in this ... ANSWER Follow these steps to create a new RTX166 Tiny application.",
    "FirstSentences" : "Article ID: KA003608 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C166 Version 3.12 and later \\u00B5Vision Version 2.06 and ..."
  }, {
    "title" : "C166: How Do I Program the On-chip Flash",
    "uri" : "https://developer.arm.com/documentation/ka003341/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003341/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003341/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003341/1-0/en",
    "excerpt" : "Article ID: KA003341 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential ... ANSWER Infineon (formerly Siemens) has a utility called memtools which does this.",
    "firstSentences" : "Article ID: KA003341 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C166 Version 3.12 C166 Version 4.02 QUESTION How can I ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "C166: How Do I Program the On-chip Flash ",
      "document_number" : "ka003341",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4523248",
      "sysurihash" : "WjNTJRñRjQAk6v1y",
      "urihash" : "WjNTJRñRjQAk6v1y",
      "sysuri" : "https://developer.arm.com/documentation/ka003341/1-0/en",
      "systransactionid" : 863773,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1614700011000,
      "topparentid" : 4523248,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614700032000,
      "sysconcepts" : "Infineon Web ; memtools ; utility called ; Siemens",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "Infineon Web ; memtools ; utility called ; Siemens",
      "documenttype" : "html",
      "sysindexeddate" : 1649085337000,
      "permanentid" : "941e70dc56cc31b6684f2d4d638eda78d9939a51f2045c722a725291a89b",
      "syslanguage" : [ "English" ],
      "itemid" : "603e5e00492bde1625aa8ffc",
      "transactionid" : 863773,
      "title" : "C166: How Do I Program the On-chip Flash ",
      "products" : [ "A166", "CA166", "PK166" ],
      "date" : 1649085337000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003341:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085337743796967,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 485,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003341/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085141839,
      "syssize" : 485,
      "sysdate" : 1649085337000,
      "haslayout" : "1",
      "topparent" : "4523248",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4523248,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 56,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C166 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085337000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003341/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003341/1-0/?lang=en",
      "modified" : 1614700032000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085337743796967,
      "uri" : "https://developer.arm.com/documentation/ka003341/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "C166: How Do I Program the On-chip Flash",
    "Uri" : "https://developer.arm.com/documentation/ka003341/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003341/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003341/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003341/1-0/en",
    "Excerpt" : "Article ID: KA003341 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential ... ANSWER Infineon (formerly Siemens) has a utility called memtools which does this.",
    "FirstSentences" : "Article ID: KA003341 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C166 Version 3.12 C166 Version 4.02 QUESTION How can I ..."
  }, {
    "title" : "GENERAL: LPT Dongle on USB Port Replicator",
    "uri" : "https://developer.arm.com/documentation/ka003056/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003056/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003056/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003056/1-0/en",
    "excerpt" : "Article ID: KA003056 Applies To: C166 Development Tools, C251 Development Tools, C51 Development Tools ... ANSWER If the port replicator produces a memory address (I\\/O range) and has an ...",
    "firstSentences" : "Article ID: KA003056 Applies To: C166 Development Tools, C251 Development Tools, C51 Development Tools Confidentiality: Customer Non-confidential Information in this knowledgebase article applies ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "GENERAL: LPT Dongle on USB Port Replicator ",
      "document_number" : "ka003056",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4523021",
      "sysurihash" : "Da6WcAfpVFPFl1gU",
      "urihash" : "Da6WcAfpVFPFl1gU",
      "sysuri" : "https://developer.arm.com/documentation/ka003056/1-0/en",
      "systransactionid" : 863773,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1619539566000,
      "topparentid" : 4523021,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1619539669000,
      "sysconcepts" : "port ; Sentinel System Driver ; Common Files ; memory address ; Keil representative ; utility SetupSysDriver ; device manager ; assigned DMA",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225", "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214" ],
      "concepts" : "port ; Sentinel System Driver ; Common Files ; memory address ; Keil representative ; utility SetupSysDriver ; device manager ; assigned DMA",
      "documenttype" : "html",
      "sysindexeddate" : 1649085337000,
      "permanentid" : "368f50b7d5268ee1a57f74e0d930af7c9444e5d79e32181665eac36444ef",
      "syslanguage" : [ "English" ],
      "itemid" : "608836d55e70d934bc69f5c7",
      "transactionid" : 863773,
      "title" : "GENERAL: LPT Dongle on USB Port Replicator ",
      "products" : [ "A166", "A251", "A51", "CA166", "CA251", "CA51", "DK251", "PK166", "PK51" ],
      "date" : 1649085337000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003056:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085337524393508,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1445,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003056/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085202152,
      "syssize" : 1445,
      "sysdate" : 1649085337000,
      "haslayout" : "1",
      "topparent" : "4523021",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4523021,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 129,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing", "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools", "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C251 Development Tools" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085337000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003056/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003056/1-0/?lang=en",
      "modified" : 1619539669000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085337524393508,
      "uri" : "https://developer.arm.com/documentation/ka003056/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "GENERAL: LPT Dongle on USB Port Replicator",
    "Uri" : "https://developer.arm.com/documentation/ka003056/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003056/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003056/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003056/1-0/en",
    "Excerpt" : "Article ID: KA003056 Applies To: C166 Development Tools, C251 Development Tools, C51 Development Tools ... ANSWER If the port replicator produces a memory address (I\\/O range) and has an ...",
    "FirstSentences" : "Article ID: KA003056 Applies To: C166 Development Tools, C251 Development Tools, C51 Development Tools Confidentiality: Customer Non-confidential Information in this knowledgebase article applies ..."
  }, {
    "title" : "BL51: Locating Functions in Code Banking Programs",
    "uri" : "https://developer.arm.com/documentation/ka004442/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004442/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004442/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004442/1-0/en",
    "excerpt" : "Article ID: KA004442 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential ... ANSWER The BANKx directive locates associated program modules or segments in the specified ...",
    "firstSentences" : "Article ID: KA004442 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 All Versions QUESTION How do I locate functions in a ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "BL51: Locating Functions in Code Banking Programs ",
      "document_number" : "ka004442",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4524079",
      "sysurihash" : "otQDYkx9olðEytiq",
      "urihash" : "otQDYkx9olðEytiq",
      "sysuri" : "https://developer.arm.com/documentation/ka004442/1-0/en",
      "systransactionid" : 863772,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614711982000,
      "topparentid" : 4524079,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614712038000,
      "sysconcepts" : "BANKx ; bank ; obj ; BL51 User ; curly braces ; program modules ; parentheses ; yyyyH",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "BANKx ; bank ; obj ; BL51 User ; curly braces ; program modules ; parentheses ; yyyyH",
      "documenttype" : "html",
      "sysindexeddate" : 1649085316000,
      "permanentid" : "37199657e942eced29a0058cde5e1eb2bc84b057e201da66e9000df68bd2",
      "syslanguage" : [ "English" ],
      "itemid" : "603e8ce6492bde1625aa98f9",
      "transactionid" : 863772,
      "title" : "BL51: Locating Functions in Code Banking Programs ",
      "products" : [ "A51", "CA51", "PK51" ],
      "date" : 1649085316000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004442:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085316350224418,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 857,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004442/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085185247,
      "syssize" : 857,
      "sysdate" : 1649085316000,
      "haslayout" : "1",
      "topparent" : "4524079",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4524079,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 79,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085316000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004442/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004442/1-0/?lang=en",
      "modified" : 1614712038000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085316350224418,
      "uri" : "https://developer.arm.com/documentation/ka004442/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "BL51: Locating Functions in Code Banking Programs",
    "Uri" : "https://developer.arm.com/documentation/ka004442/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004442/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004442/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004442/1-0/en",
    "Excerpt" : "Article ID: KA004442 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential ... ANSWER The BANKx directive locates associated program modules or segments in the specified ...",
    "FirstSentences" : "Article ID: KA004442 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C51 All Versions QUESTION How do I locate functions in a ..."
  }, {
    "title" : "C251: What is Page Mode vs. Non-Page Mode?",
    "uri" : "https://developer.arm.com/documentation/ka002648/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002648/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002648/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002648/1-0/en",
    "excerpt" : "Article ID: KA002648 Applies To: C251 Development Tools Confidentiality: Customer Non- ... ANSWER Page mode and non-page mode describe the way the 251 accesses the address and data ... KBA",
    "firstSentences" : "Article ID: KA002648 Applies To: C251 Development Tools Confidentiality: Customer Non-confidential QUESTION What is page mode versus non-page mode? ANSWER Page mode and non-page mode describe the ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "C251: What is Page Mode vs. Non-Page Mode? ",
      "document_number" : "ka002648",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4522471",
      "sysurihash" : "POhLHVhzSSg4oñBY",
      "urihash" : "POhLHVhzSSg4oñBY",
      "sysuri" : "https://developer.arm.com/documentation/ka002648/1-0/en",
      "systransactionid" : 863772,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614688756000,
      "topparentid" : 4522471,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614688822000,
      "sysconcepts" : "data bus ; non-page mode ; ALE ; D7 ; D0 ; C251 ; A15 ; A8",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba0928e527a03a85ed220", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "data bus ; non-page mode ; ALE ; D7 ; D0 ; C251 ; A15 ; A8",
      "documenttype" : "html",
      "sysindexeddate" : 1649085314000,
      "permanentid" : "a7e5c941c7b33c2bd14a3c4a79c57fb53989d85881a1d25fc9fab31beab5",
      "syslanguage" : [ "English" ],
      "itemid" : "603e3236ee937942ba2ff008",
      "transactionid" : 863772,
      "title" : "C251: What is Page Mode vs. Non-Page Mode? ",
      "products" : [ "A251", "CA251", "DK251" ],
      "date" : 1649085314000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002648:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085314226319553,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 648,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002648/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085264466,
      "syssize" : 648,
      "sysdate" : 1649085314000,
      "haslayout" : "1",
      "topparent" : "4522471",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4522471,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 54,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C251 Development Tools", "Tools and Software|Keil Products|C251 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C251 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085314000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002648/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002648/1-0/?lang=en",
      "modified" : 1614688822000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085314226319553,
      "uri" : "https://developer.arm.com/documentation/ka002648/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "C251: What is Page Mode vs. Non-Page Mode?",
    "Uri" : "https://developer.arm.com/documentation/ka002648/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002648/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002648/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002648/1-0/en",
    "Excerpt" : "Article ID: KA002648 Applies To: C251 Development Tools Confidentiality: Customer Non- ... ANSWER Page mode and non-page mode describe the way the 251 accesses the address and data ... KBA",
    "FirstSentences" : "Article ID: KA002648 Applies To: C251 Development Tools Confidentiality: Customer Non-confidential QUESTION What is page mode versus non-page mode? ANSWER Page mode and non-page mode describe the ..."
  }, {
    "title" : "MCB520: Serial Port Examples in Manual Do Not Work",
    "uri" : "https://developer.arm.com/documentation/ka004252/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004252/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004252/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004252/1-0/en",
    "excerpt" : "Article ID: KA004252 Applies To: Keil Evaluation Boards Confidentiality: Customer Non-confidential Information in ... Why? CAUSE The example programs are incorrect. ... This is incorrect.",
    "firstSentences" : "Article ID: KA004252 Applies To: Keil Evaluation Boards Confidentiality: Customer Non-confidential Information in this article applies to: MCB520 Evaluation Boards C51 Version 5.50 SYMPTOMS When I ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "MCB520: Serial Port Examples in Manual Do Not Work ",
      "document_number" : "ka004252",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4524346",
      "sysurihash" : "HjonmðN7ñKey4nId",
      "urihash" : "HjonmðN7ñKey4nId",
      "sysuri" : "https://developer.arm.com/documentation/ka004252/1-0/en",
      "systransactionid" : 863772,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614714905000,
      "topparentid" : 4524346,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614715026000,
      "sysconcepts" : "Keil Evaluation Boards Confidentiality ; monitor ; timer ; communications ; MCB520 ; Customer Non-confidential Information ; dScope ; garbage",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5eec7281e24a5e02d07b272e", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5eec7281e24a5e02d07b272e" ],
      "concepts" : "Keil Evaluation Boards Confidentiality ; monitor ; timer ; communications ; MCB520 ; Customer Non-confidential Information ; dScope ; garbage",
      "documenttype" : "html",
      "sysindexeddate" : 1649085306000,
      "permanentid" : "2721cd4e1bf20db4d13da43f7d9d85c3238f092c1e69cb37e18dc58940cc",
      "syslanguage" : [ "English" ],
      "itemid" : "603e9892ee937942ba30020b",
      "transactionid" : 863772,
      "title" : "MCB520: Serial Port Examples in Manual Do Not Work ",
      "products" : [ "MCB1760", "MCB1850", "MCB1857", "MCB2100", "MCB2103", "MCB2130", "MCB2140", "MCB2300", "MCB2360", "MCB2370", "MCB2387", "MCB2388", "MCB2460", "MCB2470", "MCB2915", "MCB2919", "MCB2929", "MCB4350", "MCB4357", "MCB900", "MCB950", "MCBNUC1XX", "MCBSTM32", "MCBSTM32C", "MCBSTM32E", "MCBSTM32F200", "MCBSTR7", "MCBSTR730", "MCBSTR750", "MCBSTR9", "MCBTMPM330", "MCBTMPM360", "MCBTMPM364", "MCBTMS570", "MCBX51", "MCBXC866", "MCBXC886", "MCBZ32AN" ],
      "date" : 1649085306000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004252:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085306747416912,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 956,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004252/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085154070,
      "syssize" : 956,
      "sysdate" : 1649085306000,
      "haslayout" : "1",
      "topparent" : "4524346",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4524346,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 91,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|Keil Evaluation Boards", "Tools and Software|Keil Products|Keil Evaluation Boards" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|Keil Evaluation Boards" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085306000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004252/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004252/1-0/?lang=en",
      "modified" : 1614715026000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085306747416912,
      "uri" : "https://developer.arm.com/documentation/ka004252/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "MCB520: Serial Port Examples in Manual Do Not Work",
    "Uri" : "https://developer.arm.com/documentation/ka004252/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004252/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004252/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004252/1-0/en",
    "Excerpt" : "Article ID: KA004252 Applies To: Keil Evaluation Boards Confidentiality: Customer Non-confidential Information in ... Why? CAUSE The example programs are incorrect. ... This is incorrect.",
    "FirstSentences" : "Article ID: KA004252 Applies To: Keil Evaluation Boards Confidentiality: Customer Non-confidential Information in this article applies to: MCB520 Evaluation Boards C51 Version 5.50 SYMPTOMS When I ..."
  }, {
    "title" : "C166: Generating a Call to an Absolute Memory Location",
    "uri" : "https://developer.arm.com/documentation/ka003739/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka003739/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka003739/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka003739/1-0/en",
    "excerpt" : "Article ID: KA003739 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential Information in ... Is there a way to do this in C? ANSWER Yes. ... ((void (far *) (void))",
    "firstSentences" : "Article ID: KA003739 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C166 Version 4.20 and later QUESTION I need to call a ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "C166: Generating a Call to an Absolute Memory Location ",
      "document_number" : "ka003739",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4523096",
      "sysurihash" : "kMfKWd7ayNFp4Arx",
      "urihash" : "kMfKWd7ayNFp4Arx",
      "sysuri" : "https://developer.arm.com/documentation/ka003739/1-0/en",
      "systransactionid" : 863772,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614698303000,
      "topparentid" : 4523096,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614698375000,
      "sysconcepts" : "void ; memory models ; RETS instruction",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba08d8e527a03a85ed21c", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "void ; memory models ; RETS instruction",
      "documenttype" : "html",
      "sysindexeddate" : 1649085306000,
      "permanentid" : "cb7cdb1ffbb848d8190c929a63372f3e7e51bf614e88d8945b3b818ac9fc",
      "syslanguage" : [ "English" ],
      "itemid" : "603e5787ee937942ba2ff556",
      "transactionid" : 863772,
      "title" : "C166: Generating a Call to an Absolute Memory Location ",
      "products" : [ "A166", "CA166", "PK166" ],
      "date" : 1649085306000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka003739:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085306401686282,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 858,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka003739/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085093287,
      "syssize" : 858,
      "sysdate" : 1649085306000,
      "haslayout" : "1",
      "topparent" : "4523096",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4523096,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 81,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C166 Development Tools", "Tools and Software|Keil Products|C166 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C166 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085306000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka003739/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka003739/1-0/?lang=en",
      "modified" : 1614698375000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085306401686282,
      "uri" : "https://developer.arm.com/documentation/ka003739/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "C166: Generating a Call to an Absolute Memory Location",
    "Uri" : "https://developer.arm.com/documentation/ka003739/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka003739/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka003739/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka003739/1-0/en",
    "Excerpt" : "Article ID: KA003739 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential Information in ... Is there a way to do this in C? ANSWER Yes. ... ((void (far *) (void))",
    "FirstSentences" : "Article ID: KA003739 Applies To: C166 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: C166 Version 4.20 and later QUESTION I need to call a ..."
  }, {
    "title" : "ArmSSE-123 Example Subsystem for MPS2+",
    "uri" : "https://developer.arm.com/documentation/dai0539/a/en/pdf/DAI0539A_SSE123_Example_Subsystem_for_MPS2plus.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dai0539/a/en/pdf/DAI0539A_SSE123_Example_Subsystem_for_MPS2plus.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f19680020b7cf4bc524c6c3",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0539/a/en/pdf/DAI0539A_SSE123_Example_Subsystem_for_MPS2plus.pdf",
    "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... Arm Limited. ... LES-PRE-20349 ... Confidentiality Status ... This document is Non-Confidential. ... 2.4",
    "firstSentences" : "Arm DAI 0539A AN539 Application Note AN539 Arm® SSE-123 Example Subsystem for MPS2+ Copyright © 2019 Arm Limited (or its affiliates). All rights reserved Non-Confidential Non-Confidential 1-0 SSE- ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ArmSSE-123 Example Subsystem for MPS2+",
      "uri" : "https://developer.arm.com/documentation/dai0539/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dai0539/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dai0539/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0539/a/en",
      "excerpt" : "ArmSSE-123 Example Subsystem for MPS2+ This document is only available in a PDF version. Click Download to view. ArmSSE-123 Example Subsystem for MPS2+ CoreLink SSE-123 SubsystemMPS3",
      "firstSentences" : "ArmSSE-123 Example Subsystem for MPS2+ This document is only available in a PDF version. Click Download to view. ArmSSE-123 Example Subsystem for MPS2+ CoreLink SSE-123 SubsystemMPS3",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ArmSSE-123 Example Subsystem for MPS2+ ",
        "document_number" : "dai0539",
        "document_version" : "a",
        "content_type" : "appNote",
        "systopparent" : "3805291",
        "sysurihash" : "4KDði9EXmQfð5ZAD",
        "urihash" : "4KDði9EXmQfð5ZAD",
        "sysuri" : "https://developer.arm.com/documentation/dai0539/a/en",
        "systransactionid" : 987029,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1595499992000,
        "topparentid" : 3805291,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1595500544000,
        "sysconcepts" : "MPS2 ; Subsystem ; ArmSSE",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5f1ae09aaca7a833c4904b38", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5f1ae09aaca7a833c4904b38", "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7261e24a5e02d07b2726", "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7261e24a5e02d07b2728" ],
        "concepts" : "MPS2 ; Subsystem ; ArmSSE",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1665493281000,
        "permanentid" : "69313834d58cc375684645d0bd102632199ef25ad4b0c5724636067f3f16",
        "syslanguage" : [ "English" ],
        "itemid" : "5f19680020b7cf4bc524c6c1",
        "transactionid" : 987029,
        "title" : "ArmSSE-123 Example Subsystem for MPS2+ ",
        "products" : [ "CoreLink SSE-123 Subsystem", "MPS2", "MPS3" ],
        "date" : 1665493281000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dai0539:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665493281006762105,
        "navigationhierarchiescontenttype" : "Application Note",
        "size" : 182,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dai0539/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665493279475,
        "syssize" : 182,
        "sysdate" : 1665493281000,
        "haslayout" : "1",
        "topparent" : "3805291",
        "label_version" : "a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3805291,
        "content_description" : "This document discusses the operation of Arm Application Note AN539. This is a Soft Macro Model (SMM) implementation of the SSE-123 Integration with SIE-200 and CMSDK components targeting the MPS2+ FPGA Prototyping board.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-123 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-123 Subsystem", "Tools and Software|Development Board|FPGA Prototyping Boards|MPS2", "Tools and Software|Development Board|FPGA Prototyping Boards|MPS3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-123 Subsystem", "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|MPS2", "Tools and Software|Development Board|FPGA Prototyping Boards|MPS3" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665493281000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dai0539/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dai0539/a/?lang=en",
        "modified" : 1643112839000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665493281006762105,
        "uri" : "https://developer.arm.com/documentation/dai0539/a/en",
        "syscollection" : "default"
      },
      "Title" : "ArmSSE-123 Example Subsystem for MPS2+",
      "Uri" : "https://developer.arm.com/documentation/dai0539/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dai0539/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dai0539/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0539/a/en",
      "Excerpt" : "ArmSSE-123 Example Subsystem for MPS2+ This document is only available in a PDF version. Click Download to view. ArmSSE-123 Example Subsystem for MPS2+ CoreLink SSE-123 SubsystemMPS3",
      "FirstSentences" : "ArmSSE-123 Example Subsystem for MPS2+ This document is only available in a PDF version. Click Download to view. ArmSSE-123 Example Subsystem for MPS2+ CoreLink SSE-123 SubsystemMPS3"
    },
    "childResults" : [ {
      "title" : "ArmSSE-123 Example Subsystem for MPS2+",
      "uri" : "https://developer.arm.com/documentation/dai0539/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dai0539/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dai0539/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0539/a/en",
      "excerpt" : "ArmSSE-123 Example Subsystem for MPS2+ This document is only available in a PDF version. Click Download to view. ArmSSE-123 Example Subsystem for MPS2+ CoreLink SSE-123 SubsystemMPS3",
      "firstSentences" : "ArmSSE-123 Example Subsystem for MPS2+ This document is only available in a PDF version. Click Download to view. ArmSSE-123 Example Subsystem for MPS2+ CoreLink SSE-123 SubsystemMPS3",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ArmSSE-123 Example Subsystem for MPS2+ ",
        "document_number" : "dai0539",
        "document_version" : "a",
        "content_type" : "appNote",
        "systopparent" : "3805291",
        "sysurihash" : "4KDði9EXmQfð5ZAD",
        "urihash" : "4KDði9EXmQfð5ZAD",
        "sysuri" : "https://developer.arm.com/documentation/dai0539/a/en",
        "systransactionid" : 987029,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1595499992000,
        "topparentid" : 3805291,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1595500544000,
        "sysconcepts" : "MPS2 ; Subsystem ; ArmSSE",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5f1ae09aaca7a833c4904b38", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5f1ae09aaca7a833c4904b38", "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7261e24a5e02d07b2726", "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7261e24a5e02d07b2728" ],
        "concepts" : "MPS2 ; Subsystem ; ArmSSE",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1665493281000,
        "permanentid" : "69313834d58cc375684645d0bd102632199ef25ad4b0c5724636067f3f16",
        "syslanguage" : [ "English" ],
        "itemid" : "5f19680020b7cf4bc524c6c1",
        "transactionid" : 987029,
        "title" : "ArmSSE-123 Example Subsystem for MPS2+ ",
        "products" : [ "CoreLink SSE-123 Subsystem", "MPS2", "MPS3" ],
        "date" : 1665493281000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dai0539:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665493281006762105,
        "navigationhierarchiescontenttype" : "Application Note",
        "size" : 182,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dai0539/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665493279475,
        "syssize" : 182,
        "sysdate" : 1665493281000,
        "haslayout" : "1",
        "topparent" : "3805291",
        "label_version" : "a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3805291,
        "content_description" : "This document discusses the operation of Arm Application Note AN539. This is a Soft Macro Model (SMM) implementation of the SSE-123 Integration with SIE-200 and CMSDK components targeting the MPS2+ FPGA Prototyping board.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-123 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-123 Subsystem", "Tools and Software|Development Board|FPGA Prototyping Boards|MPS2", "Tools and Software|Development Board|FPGA Prototyping Boards|MPS3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-123 Subsystem", "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|MPS2", "Tools and Software|Development Board|FPGA Prototyping Boards|MPS3" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665493281000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dai0539/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dai0539/a/?lang=en",
        "modified" : 1643112839000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665493281006762105,
        "uri" : "https://developer.arm.com/documentation/dai0539/a/en",
        "syscollection" : "default"
      },
      "Title" : "ArmSSE-123 Example Subsystem for MPS2+",
      "Uri" : "https://developer.arm.com/documentation/dai0539/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dai0539/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dai0539/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0539/a/en",
      "Excerpt" : "ArmSSE-123 Example Subsystem for MPS2+ This document is only available in a PDF version. Click Download to view. ArmSSE-123 Example Subsystem for MPS2+ CoreLink SSE-123 SubsystemMPS3",
      "FirstSentences" : "ArmSSE-123 Example Subsystem for MPS2+ This document is only available in a PDF version. Click Download to view. ArmSSE-123 Example Subsystem for MPS2+ CoreLink SSE-123 SubsystemMPS3"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ArmSSE-123 Example Subsystem for MPS2+ ",
      "document_number" : "dai0539",
      "document_version" : "a",
      "content_type" : "appNote",
      "systopparent" : "3805291",
      "sysurihash" : "ulpTh7atðapM10ñ9",
      "urihash" : "ulpTh7atðapM10ñ9",
      "sysuri" : "https://developer.arm.com/documentation/dai0539/a/en/pdf/DAI0539A_SSE123_Example_Subsystem_for_MPS2plus.pdf",
      "systransactionid" : 987029,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1595499992000,
      "topparentid" : 3805291,
      "numberofpages" : 42,
      "sysconcepts" : "Integration ; documentation ; peripherals ; Non-Confidential ; arm ; typographical conventions ; written agreement ; export laws ; third party ; FPGA ; provisions ; implementations ; explanation ; conflicting ; security management ; expansion interfaces",
      "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b268e|5f1ae09aaca7a833c4904b38", "5eec6e36e24a5e02d07b2557|5eec6fdce24a5e02d07b268d|5eec7030e24a5e02d07b2695|5f1ae09aaca7a833c4904b38", "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7261e24a5e02d07b2726", "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7261e24a5e02d07b2728" ],
      "attachmentparentid" : 3805291,
      "parentitem" : "5f19680020b7cf4bc524c6c1",
      "concepts" : "Integration ; documentation ; peripherals ; Non-Confidential ; arm ; typographical conventions ; written agreement ; export laws ; third party ; FPGA ; provisions ; implementations ; explanation ; conflicting ; security management ; expansion interfaces",
      "documenttype" : "pdf",
      "isattachment" : "3805291",
      "sysindexeddate" : 1665493281000,
      "permanentid" : "5e8b4cf605f339b84918344e15a58c3d2e730731d2068b0b26524716b032",
      "syslanguage" : [ "English" ],
      "itemid" : "5f19680020b7cf4bc524c6c3",
      "transactionid" : 987029,
      "title" : "ArmSSE-123 Example Subsystem for MPS2+ ",
      "date" : 1665493281000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dai0539:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1665493281772488105,
      "sysisattachment" : "3805291",
      "navigationhierarchiescontenttype" : "Application Note",
      "sysattachmentparentid" : 3805291,
      "size" : 572000,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f19680020b7cf4bc524c6c3",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1665493280821,
      "syssize" : 572000,
      "sysdate" : 1665493281000,
      "topparent" : "3805291",
      "label_version" : "a",
      "systopparentid" : 3805291,
      "content_description" : "This document discusses the operation of Arm Application Note AN539. This is a Soft Macro Model (SMM) implementation of the SSE-123 Integration with SIE-200 and CMSDK components targeting the MPS2+ FPGA Prototyping board.",
      "wordcount" : 1682,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Subsystem|CoreLink Subsystem|Corstone SSE-123 Subsystem", "IP Products|Subsystem|Corstone|Corstone SSE-123 Subsystem", "Tools and Software|Development Board|FPGA Prototyping Boards|MPS2", "Tools and Software|Development Board|FPGA Prototyping Boards|MPS3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem", "IP Products|Subsystem|Corstone", "IP Products|Subsystem|Corstone|Corstone SSE-123 Subsystem", "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|MPS2", "Tools and Software|Development Board|FPGA Prototyping Boards|MPS3" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1665493281000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f19680020b7cf4bc524c6c3",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1665493281772488105,
      "uri" : "https://developer.arm.com/documentation/dai0539/a/en/pdf/DAI0539A_SSE123_Example_Subsystem_for_MPS2plus.pdf",
      "syscollection" : "default"
    },
    "Title" : "ArmSSE-123 Example Subsystem for MPS2+",
    "Uri" : "https://developer.arm.com/documentation/dai0539/a/en/pdf/DAI0539A_SSE123_Example_Subsystem_for_MPS2plus.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dai0539/a/en/pdf/DAI0539A_SSE123_Example_Subsystem_for_MPS2plus.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f19680020b7cf4bc524c6c3",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0539/a/en/pdf/DAI0539A_SSE123_Example_Subsystem_for_MPS2plus.pdf",
    "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... Arm Limited. ... LES-PRE-20349 ... Confidentiality Status ... This document is Non-Confidential. ... 2.4",
    "FirstSentences" : "Arm DAI 0539A AN539 Application Note AN539 Arm® SSE-123 Example Subsystem for MPS2+ Copyright © 2019 Arm Limited (or its affiliates). All rights reserved Non-Confidential Non-Confidential 1-0 SSE- ..."
  }, {
    "title" : "LX51: WarningL43 Using SRC Mode with Philips MX",
    "uri" : "https://developer.arm.com/documentation/ka004236/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004236/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004236/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004236/1-0/en",
    "excerpt" : "Article ID: KA004236 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential ... I generate from all C modules assembler source files (selected in the Properties dialog), ...",
    "firstSentences" : "Article ID: KA004236 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: CX51 Version 7 SYMPTOMS I'm starting with a Philips MX ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "LX51: WarningL43 Using SRC Mode with Philips MX ",
      "document_number" : "ka004236",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4524287",
      "sysurihash" : "hCYEQ3MzeswzNFES",
      "urihash" : "hCYEQ3MzeswzNFES",
      "sysuri" : "https://developer.arm.com/documentation/ka004236/1-0/en",
      "systransactionid" : 863682,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1614714246000,
      "topparentid" : 4524287,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614714308000,
      "sysconcepts" : "ECRM mode ; OBJ file ; assembler ; ROM ; compiler ; settings ; device datasheet ; Philips P8xC51MA ; applications",
      "navigationhierarchies" : [ "5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5eec70d4e24a5e02d07b26b4|5fbba08ccd74e712c4497211|5fbba090cd74e712c4497214", "5fbba08ccd74e712c4497211|5fbba09c8e527a03a85ed225", "5fbba162cd74e712c449725c|5fbba09c8e527a03a85ed225" ],
      "concepts" : "ECRM mode ; OBJ file ; assembler ; ROM ; compiler ; settings ; device datasheet ; Philips P8xC51MA ; applications",
      "documenttype" : "html",
      "sysindexeddate" : 1649080875000,
      "permanentid" : "aeff74db620a4f8fbb34fa7dc06098f6f55f17fd6a5b1687878c5a054cee",
      "syslanguage" : [ "English" ],
      "itemid" : "603e95c4ee937942ba300144",
      "transactionid" : 863682,
      "title" : "LX51: WarningL43 Using SRC Mode with Philips MX ",
      "products" : [ "A51", "CA51", "PK51" ],
      "date" : 1649080875000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004236:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080875116874878,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1818,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004236/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080681947,
      "syssize" : 1818,
      "sysdate" : 1649080875000,
      "haslayout" : "1",
      "topparent" : "4524287",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4524287,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 159,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Keil Products|C51 Development Tools", "Tools and Software|Keil Products|C51 Development Tools", "Keil Products|Keil Tools Licensing", "Tools Licensing|Keil Tools Licensing" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Keil Products", "Tools and Software|Keil Products|C51 Development Tools" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080875000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004236/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004236/1-0/?lang=en",
      "modified" : 1614714308000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080875116874878,
      "uri" : "https://developer.arm.com/documentation/ka004236/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "LX51: WarningL43 Using SRC Mode with Philips MX",
    "Uri" : "https://developer.arm.com/documentation/ka004236/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004236/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004236/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004236/1-0/en",
    "Excerpt" : "Article ID: KA004236 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential ... I generate from all C modules assembler source files (selected in the Properties dialog), ...",
    "FirstSentences" : "Article ID: KA004236 Applies To: C51 Development Tools Confidentiality: Customer Non-confidential Information in this article applies to: CX51 Version 7 SYMPTOMS I'm starting with a Philips MX ..."
  }, {
    "title" : "Big-Endian / Little-Endian Operation",
    "uri" : "https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/big-endian---little-endian-operation",
    "printableUri" : "https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/big-endian---little-endian-operation",
    "clickUri" : "https://developer.arm.com/documentation/ddi0087/e/amba-interface/big-endian---little-endian-operation?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/big-endian---little-endian-operation",
    "excerpt" : "Big-Endian \\/ Little-Endian Operation The ARM720T treats words in memory as being ... Load and store are the only instructions affected by the endianness. ... Figure 11.5. ... Figure 11.6.",
    "firstSentences" : "Big-Endian \\/ Little-Endian Operation The ARM720T treats words in memory as being stored in big-endian or little-endian format depending on the value of the bigend bit in the control register, see ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 0,
    "percentScore" : 0.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM 720T Datasheet",
      "uri" : "https://developer.arm.com/documentation/ddi0087/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0087/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0087/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0087/e/en",
      "excerpt" : "ARM 720T Datasheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "firstSentences" : "ARM 720T Datasheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM 720T Datasheet ",
        "document_number" : "ddi0087",
        "document_version" : "e",
        "content_type" : "Datasheet",
        "systopparent" : "4339523",
        "sysurihash" : "pPð7qKAYZaOX7ðyf",
        "urihash" : "pPð7qKAYZaOX7ðyf",
        "sysuri" : "https://developer.arm.com/documentation/ddi0087/e/en",
        "systransactionid" : 863769,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1182264202000,
        "topparentid" : 4339523,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371783000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085121000,
        "permanentid" : "ebaf76dfda49c42e596ff83b9fd368d3f77c2b0587451cdf32eadecd5971",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1cc788295d1e18d361d2",
        "transactionid" : 863769,
        "title" : "ARM 720T Datasheet ",
        "products" : [ "ARM720T" ],
        "date" : 1649085121000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0087:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085121815193434,
        "navigationhierarchiescontenttype" : "Datasheet",
        "size" : 1937,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0087/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084965149,
        "syssize" : 1937,
        "sysdate" : 1649085121000,
        "haslayout" : "1",
        "topparent" : "4339523",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4339523,
        "content_description" : "Datasheet providing key information for the ARM 720T.",
        "wordcount" : 152,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085121000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0087/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0087/e/?lang=en",
        "modified" : 1638964410000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085121815193434,
        "uri" : "https://developer.arm.com/documentation/ddi0087/e/en",
        "syscollection" : "default"
      },
      "Title" : "ARM 720T Datasheet",
      "Uri" : "https://developer.arm.com/documentation/ddi0087/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0087/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0087/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0087/e/en",
      "Excerpt" : "ARM 720T Datasheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "FirstSentences" : "ARM 720T Datasheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM ..."
    },
    "childResults" : [ {
      "title" : "Byte operations",
      "uri" : "https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/big-endian---little-endian-operation/byte-operations",
      "printableUri" : "https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/big-endian---little-endian-operation/byte-operations",
      "clickUri" : "https://developer.arm.com/documentation/ddi0087/e/amba-interface/big-endian---little-endian-operation/byte-operations?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/big-endian---little-endian-operation/byte-operations",
      "excerpt" : "Byte operations A byte store (STRB) repeats the bottom 8 bits of the source register ... The external memory system should activate the appropriate byte subsystem to store ... See Figure 11.5.",
      "firstSentences" : "Byte operations A byte store (STRB) repeats the bottom 8 bits of the source register four times across data bus outputs 31 through 0. The external memory system should activate the appropriate ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM 720T Datasheet",
        "uri" : "https://developer.arm.com/documentation/ddi0087/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0087/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0087/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0087/e/en",
        "excerpt" : "ARM 720T Datasheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "firstSentences" : "ARM 720T Datasheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM 720T Datasheet ",
          "document_number" : "ddi0087",
          "document_version" : "e",
          "content_type" : "Datasheet",
          "systopparent" : "4339523",
          "sysurihash" : "pPð7qKAYZaOX7ðyf",
          "urihash" : "pPð7qKAYZaOX7ðyf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0087/e/en",
          "systransactionid" : 863769,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1182264202000,
          "topparentid" : 4339523,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371783000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085121000,
          "permanentid" : "ebaf76dfda49c42e596ff83b9fd368d3f77c2b0587451cdf32eadecd5971",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1cc788295d1e18d361d2",
          "transactionid" : 863769,
          "title" : "ARM 720T Datasheet ",
          "products" : [ "ARM720T" ],
          "date" : 1649085121000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0087:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085121815193434,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1937,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0087/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084965149,
          "syssize" : 1937,
          "sysdate" : 1649085121000,
          "haslayout" : "1",
          "topparent" : "4339523",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4339523,
          "content_description" : "Datasheet providing key information for the ARM 720T.",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085121000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0087/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0087/e/?lang=en",
          "modified" : 1638964410000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085121815193434,
          "uri" : "https://developer.arm.com/documentation/ddi0087/e/en",
          "syscollection" : "default"
        },
        "Title" : "ARM 720T Datasheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0087/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0087/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0087/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0087/e/en",
        "Excerpt" : "ARM 720T Datasheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "FirstSentences" : "ARM 720T Datasheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Byte operations ",
        "document_number" : "ddi0087",
        "document_version" : "e",
        "content_type" : "Datasheet",
        "systopparent" : "4339523",
        "sysurihash" : "BðvIEMDzIUTXpñyK",
        "urihash" : "BðvIEMDzIUTXpñyK",
        "sysuri" : "https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/big-endian---little-endian-operation/byte-operations",
        "systransactionid" : 863767,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1182264202000,
        "topparentid" : 4339523,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371783000,
        "sysconcepts" : "data bus ; memory system ; databus ; bottom ; destination register ; word boundary ; load ; control logic ; subsystem",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
        "attachmentparentid" : 4339523,
        "parentitem" : "5e8e1cc788295d1e18d361d2",
        "concepts" : "data bus ; memory system ; databus ; bottom ; destination register ; word boundary ; load ; control logic ; subsystem",
        "documenttype" : "html",
        "isattachment" : "4339523",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085011000,
        "permanentid" : "87aee1fda354521f130374ba907eaca7e3d5ce26f12cc20c06e7c2697eb3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1cc888295d1e18d3629e",
        "transactionid" : 863767,
        "title" : "Byte operations ",
        "products" : [ "ARM720T" ],
        "date" : 1649085011000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0087:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085011729715573,
        "sysisattachment" : "4339523",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4339523,
        "size" : 1369,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0087/e/amba-interface/big-endian---little-endian-operation/byte-operations?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084965149,
        "syssize" : 1369,
        "sysdate" : 1649085011000,
        "haslayout" : "1",
        "topparent" : "4339523",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4339523,
        "content_description" : "Datasheet providing key information for the ARM 720T.",
        "wordcount" : 105,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085011000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0087/e/amba-interface/big-endian---little-endian-operation/byte-operations?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0087/e/amba-interface/big-endian---little-endian-operation/byte-operations?lang=en",
        "modified" : 1638964410000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085011729715573,
        "uri" : "https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/big-endian---little-endian-operation/byte-operations",
        "syscollection" : "default"
      },
      "Title" : "Byte operations",
      "Uri" : "https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/big-endian---little-endian-operation/byte-operations",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/big-endian---little-endian-operation/byte-operations",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0087/e/amba-interface/big-endian---little-endian-operation/byte-operations?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/big-endian---little-endian-operation/byte-operations",
      "Excerpt" : "Byte operations A byte store (STRB) repeats the bottom 8 bits of the source register ... The external memory system should activate the appropriate byte subsystem to store ... See Figure 11.5.",
      "FirstSentences" : "Byte operations A byte store (STRB) repeats the bottom 8 bits of the source register four times across data bus outputs 31 through 0. The external memory system should activate the appropriate ..."
    }, {
      "title" : "Multi-master Operation",
      "uri" : "https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/multi-master-operation",
      "printableUri" : "https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/multi-master-operation",
      "clickUri" : "https://developer.arm.com/documentation/ddi0087/e/amba-interface/multi-master-operation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/multi-master-operation",
      "excerpt" : "Multi-master Operation The AMBA bus specification supports multiple bus masters on the high performance ... A simple two wire request\\/grant mechanism is implemented between the arbiter and ...",
      "firstSentences" : "Multi-master Operation The AMBA bus specification supports multiple bus masters on the high performance Advanced System Bus (ASB). A simple two wire request\\/grant mechanism is implemented between ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM 720T Datasheet",
        "uri" : "https://developer.arm.com/documentation/ddi0087/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0087/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0087/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0087/e/en",
        "excerpt" : "ARM 720T Datasheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "firstSentences" : "ARM 720T Datasheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM 720T Datasheet ",
          "document_number" : "ddi0087",
          "document_version" : "e",
          "content_type" : "Datasheet",
          "systopparent" : "4339523",
          "sysurihash" : "pPð7qKAYZaOX7ðyf",
          "urihash" : "pPð7qKAYZaOX7ðyf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0087/e/en",
          "systransactionid" : 863769,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1182264202000,
          "topparentid" : 4339523,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371783000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085121000,
          "permanentid" : "ebaf76dfda49c42e596ff83b9fd368d3f77c2b0587451cdf32eadecd5971",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1cc788295d1e18d361d2",
          "transactionid" : 863769,
          "title" : "ARM 720T Datasheet ",
          "products" : [ "ARM720T" ],
          "date" : 1649085121000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0087:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085121815193434,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1937,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0087/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084965149,
          "syssize" : 1937,
          "sysdate" : 1649085121000,
          "haslayout" : "1",
          "topparent" : "4339523",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4339523,
          "content_description" : "Datasheet providing key information for the ARM 720T.",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085121000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0087/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0087/e/?lang=en",
          "modified" : 1638964410000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085121815193434,
          "uri" : "https://developer.arm.com/documentation/ddi0087/e/en",
          "syscollection" : "default"
        },
        "Title" : "ARM 720T Datasheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0087/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0087/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0087/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0087/e/en",
        "Excerpt" : "ARM 720T Datasheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "FirstSentences" : "ARM 720T Datasheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Multi-master Operation ",
        "document_number" : "ddi0087",
        "document_version" : "e",
        "content_type" : "Datasheet",
        "systopparent" : "4339523",
        "sysurihash" : "Gz1BZLnial5KXgTJ",
        "urihash" : "Gz1BZLnial5KXgTJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/multi-master-operation",
        "systransactionid" : 863767,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1182264202000,
        "topparentid" : 4339523,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371783000,
        "sysconcepts" : "bus masters ; transfers ; arbiter ; gaining access ; grant mechanism ; wire request",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
        "attachmentparentid" : 4339523,
        "parentitem" : "5e8e1cc788295d1e18d361d2",
        "concepts" : "bus masters ; transfers ; arbiter ; gaining access ; grant mechanism ; wire request",
        "documenttype" : "html",
        "isattachment" : "4339523",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085011000,
        "permanentid" : "cac55c6e3eb395e92d3afc5f1cc2e0215eb1293279a95946460e36f21308",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1cc888295d1e18d3629f",
        "transactionid" : 863767,
        "title" : "Multi-master Operation ",
        "products" : [ "ARM720T" ],
        "date" : 1649085011000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0087:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085011560099514,
        "sysisattachment" : "4339523",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4339523,
        "size" : 681,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0087/e/amba-interface/multi-master-operation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084965135,
        "syssize" : 681,
        "sysdate" : 1649085011000,
        "haslayout" : "1",
        "topparent" : "4339523",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4339523,
        "content_description" : "Datasheet providing key information for the ARM 720T.",
        "wordcount" : 63,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085011000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0087/e/amba-interface/multi-master-operation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0087/e/amba-interface/multi-master-operation?lang=en",
        "modified" : 1638964410000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085011560099514,
        "uri" : "https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/multi-master-operation",
        "syscollection" : "default"
      },
      "Title" : "Multi-master Operation",
      "Uri" : "https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/multi-master-operation",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/multi-master-operation",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0087/e/amba-interface/multi-master-operation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/multi-master-operation",
      "Excerpt" : "Multi-master Operation The AMBA bus specification supports multiple bus masters on the high performance ... A simple two wire request\\/grant mechanism is implemented between the arbiter and ...",
      "FirstSentences" : "Multi-master Operation The AMBA bus specification supports multiple bus masters on the high performance Advanced System Bus (ASB). A simple two wire request\\/grant mechanism is implemented between ..."
    }, {
      "title" : "Synchronous and asynchronous modes",
      "uri" : "https://developer.arm.com/documentation/ddi0087/e/en/bus-clocking/standard-mode/synchronous-and-asynchronous-modes",
      "printableUri" : "https://developer.arm.com/documentation/ddi0087/e/en/bus-clocking/standard-mode/synchronous-and-asynchronous-modes",
      "clickUri" : "https://developer.arm.com/documentation/ddi0087/e/bus-clocking/standard-mode/synchronous-and-asynchronous-modes?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0087/e/en/bus-clocking/standard-mode/synchronous-and-asynchronous-modes",
      "excerpt" : "Synchronous and asynchronous modes When not using the fastbus extension, the ARM720T bus interface has two ... FCLK and BCLK The two modes differ in the relationship between FCLK and BCLK: In ...",
      "firstSentences" : "Synchronous and asynchronous modes When not using the fastbus extension, the ARM720T bus interface has two distinct modes of operation: synchronous asynchronous These are selected by tying SnA ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM 720T Datasheet",
        "uri" : "https://developer.arm.com/documentation/ddi0087/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0087/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0087/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0087/e/en",
        "excerpt" : "ARM 720T Datasheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "firstSentences" : "ARM 720T Datasheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM 720T Datasheet ",
          "document_number" : "ddi0087",
          "document_version" : "e",
          "content_type" : "Datasheet",
          "systopparent" : "4339523",
          "sysurihash" : "pPð7qKAYZaOX7ðyf",
          "urihash" : "pPð7qKAYZaOX7ðyf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0087/e/en",
          "systransactionid" : 863769,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1182264202000,
          "topparentid" : 4339523,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371783000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085121000,
          "permanentid" : "ebaf76dfda49c42e596ff83b9fd368d3f77c2b0587451cdf32eadecd5971",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1cc788295d1e18d361d2",
          "transactionid" : 863769,
          "title" : "ARM 720T Datasheet ",
          "products" : [ "ARM720T" ],
          "date" : 1649085121000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0087:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085121815193434,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1937,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0087/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084965149,
          "syssize" : 1937,
          "sysdate" : 1649085121000,
          "haslayout" : "1",
          "topparent" : "4339523",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4339523,
          "content_description" : "Datasheet providing key information for the ARM 720T.",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085121000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0087/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0087/e/?lang=en",
          "modified" : 1638964410000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085121815193434,
          "uri" : "https://developer.arm.com/documentation/ddi0087/e/en",
          "syscollection" : "default"
        },
        "Title" : "ARM 720T Datasheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0087/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0087/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0087/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0087/e/en",
        "Excerpt" : "ARM 720T Datasheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "FirstSentences" : "ARM 720T Datasheet Copyright 1997, 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Synchronous and asynchronous modes ",
        "document_number" : "ddi0087",
        "document_version" : "e",
        "content_type" : "Datasheet",
        "systopparent" : "4339523",
        "sysurihash" : "j8c8grLnyMlbap94",
        "urihash" : "j8c8grLnyMlbap94",
        "sysuri" : "https://developer.arm.com/documentation/ddi0087/e/en/bus-clocking/standard-mode/synchronous-and-asynchronous-modes",
        "systransactionid" : 863767,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1182264202000,
        "topparentid" : 4339523,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371783000,
        "sysconcepts" : "asynchronous modes ; clocks ; falling edge ; unrelated frequency ; SnA LOW ; transitions ; resynchronisation penalty ; core ; requirements relative ; bus interface ; fastbus extension ; resynchronizing",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
        "attachmentparentid" : 4339523,
        "parentitem" : "5e8e1cc788295d1e18d361d2",
        "concepts" : "asynchronous modes ; clocks ; falling edge ; unrelated frequency ; SnA LOW ; transitions ; resynchronisation penalty ; core ; requirements relative ; bus interface ; fastbus extension ; resynchronizing",
        "documenttype" : "html",
        "isattachment" : "4339523",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085011000,
        "permanentid" : "a912521ba4e7ec37ef15f304a789135d715e37a22540a1e7aa07a8c3ab59",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1cc888295d1e18d3628b",
        "transactionid" : 863767,
        "title" : "Synchronous and asynchronous modes ",
        "products" : [ "ARM720T" ],
        "date" : 1649085011000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0087:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085011449516266,
        "sysisattachment" : "4339523",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4339523,
        "size" : 1667,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0087/e/bus-clocking/standard-mode/synchronous-and-asynchronous-modes?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084965117,
        "syssize" : 1667,
        "sysdate" : 1649085011000,
        "haslayout" : "1",
        "topparent" : "4339523",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4339523,
        "content_description" : "Datasheet providing key information for the ARM 720T.",
        "wordcount" : 102,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085011000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0087/e/bus-clocking/standard-mode/synchronous-and-asynchronous-modes?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0087/e/bus-clocking/standard-mode/synchronous-and-asynchronous-modes?lang=en",
        "modified" : 1638964410000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085011449516266,
        "uri" : "https://developer.arm.com/documentation/ddi0087/e/en/bus-clocking/standard-mode/synchronous-and-asynchronous-modes",
        "syscollection" : "default"
      },
      "Title" : "Synchronous and asynchronous modes",
      "Uri" : "https://developer.arm.com/documentation/ddi0087/e/en/bus-clocking/standard-mode/synchronous-and-asynchronous-modes",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0087/e/en/bus-clocking/standard-mode/synchronous-and-asynchronous-modes",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0087/e/bus-clocking/standard-mode/synchronous-and-asynchronous-modes?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0087/e/en/bus-clocking/standard-mode/synchronous-and-asynchronous-modes",
      "Excerpt" : "Synchronous and asynchronous modes When not using the fastbus extension, the ARM720T bus interface has two ... FCLK and BCLK The two modes differ in the relationship between FCLK and BCLK: In ...",
      "FirstSentences" : "Synchronous and asynchronous modes When not using the fastbus extension, the ARM720T bus interface has two distinct modes of operation: synchronous asynchronous These are selected by tying SnA ..."
    } ],
    "totalNumberOfChildResults" : 182,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Big-Endian / Little-Endian Operation ",
      "document_number" : "ddi0087",
      "document_version" : "e",
      "content_type" : "Datasheet",
      "systopparent" : "4339523",
      "sysurihash" : "4sneAoCyIFPF9IRB",
      "urihash" : "4sneAoCyIFPF9IRB",
      "sysuri" : "https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/big-endian---little-endian-operation",
      "systransactionid" : 863767,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1182264202000,
      "topparentid" : 4339523,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586371783000,
      "sysconcepts" : "little-endian format ; memory ; big-endian ; instructions ; Architecture Reference Manual ; control register ; ARM720T treats ; endianness",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
      "attachmentparentid" : 4339523,
      "parentitem" : "5e8e1cc788295d1e18d361d2",
      "concepts" : "little-endian format ; memory ; big-endian ; instructions ; Architecture Reference Manual ; control register ; ARM720T treats ; endianness",
      "documenttype" : "html",
      "isattachment" : "4339523",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649085012000,
      "permanentid" : "7d5408eb9c6f557fcb4db824b8d939985476106ee9e26cbed352a85fe4fd",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1cc888295d1e18d3629b",
      "transactionid" : 863767,
      "title" : "Big-Endian / Little-Endian Operation ",
      "products" : [ "ARM720T" ],
      "date" : 1649085011000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0087:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085011920077670,
      "sysisattachment" : "4339523",
      "navigationhierarchiescontenttype" : "Datasheet",
      "sysattachmentparentid" : 4339523,
      "size" : 1104,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0087/e/amba-interface/big-endian---little-endian-operation?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084965149,
      "syssize" : 1104,
      "sysdate" : 1649085011000,
      "haslayout" : "1",
      "topparent" : "4339523",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4339523,
      "content_description" : "Datasheet providing key information for the ARM 720T.",
      "wordcount" : 77,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
      "document_revision" : "e",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085012000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0087/e/amba-interface/big-endian---little-endian-operation?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0087/e/amba-interface/big-endian---little-endian-operation?lang=en",
      "modified" : 1638964410000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085011920077670,
      "uri" : "https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/big-endian---little-endian-operation",
      "syscollection" : "default"
    },
    "Title" : "Big-Endian / Little-Endian Operation",
    "Uri" : "https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/big-endian---little-endian-operation",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/big-endian---little-endian-operation",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0087/e/amba-interface/big-endian---little-endian-operation?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0087/e/en/amba-interface/big-endian---little-endian-operation",
    "Excerpt" : "Big-Endian \\/ Little-Endian Operation The ARM720T treats words in memory as being ... Load and store are the only instructions affected by the endianness. ... Figure 11.5. ... Figure 11.6.",
    "FirstSentences" : "Big-Endian \\/ Little-Endian Operation The ARM720T treats words in memory as being stored in big-endian or little-endian format depending on the value of the bigend bit in the control register, see ..."
  } ]
}