ARM GAS  /tmp/ccue1i6e.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv4-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.file	"stm32f3xx_hal_rcc.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.global	aPLLMULFactorTable
  21              		.section	.rodata.aPLLMULFactorTable,"a",%progbits
  22              		.align	2
  25              	aPLLMULFactorTable:
  26 0000 02       		.byte	2
  27 0001 03       		.byte	3
  28 0002 04       		.byte	4
  29 0003 05       		.byte	5
  30 0004 06       		.byte	6
  31 0005 07       		.byte	7
  32 0006 08       		.byte	8
  33 0007 09       		.byte	9
  34 0008 0A       		.byte	10
  35 0009 0B       		.byte	11
  36 000a 0C       		.byte	12
  37 000b 0D       		.byte	13
  38 000c 0E       		.byte	14
  39 000d 0F       		.byte	15
  40 000e 10       		.byte	16
  41 000f 10       		.byte	16
  42              		.global	aPredivFactorTable
  43              		.section	.rodata.aPredivFactorTable,"a",%progbits
  44              		.align	2
  47              	aPredivFactorTable:
  48 0000 01       		.byte	1
  49 0001 02       		.byte	2
  50 0002 03       		.byte	3
  51 0003 04       		.byte	4
  52 0004 05       		.byte	5
  53 0005 06       		.byte	6
  54 0006 07       		.byte	7
  55 0007 08       		.byte	8
  56 0008 09       		.byte	9
  57 0009 0A       		.byte	10
  58 000a 0B       		.byte	11
  59 000b 0C       		.byte	12
  60 000c 0D       		.byte	13
  61 000d 0E       		.byte	14
ARM GAS  /tmp/ccue1i6e.s 			page 2


  62 000e 0F       		.byte	15
  63 000f 10       		.byte	16
  64              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  65              		.align	2
  66              		.global	HAL_RCC_DeInit
  67              		.thumb
  68              		.thumb_func
  70              	HAL_RCC_DeInit:
  71              	.LFB123:
  72              		.file 1 "../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c"
   1:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
   2:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************
   3:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @file    stm32f3xx_hal_rcc.c
   4:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @author  MCD Application Team
   5:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following 
   7:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *       
  11:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim                
  12:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  13:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  15:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  16:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       After reset the device is running from Internal High Speed oscillator
  17:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (HSI 8MHz) with Flash 0 wait state, Flash prefetch buffer is enabled, 
  18:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       and all peripherals are off except internal SRAM, Flash and JTAG.
  19:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) buses;
  20:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           all peripherals mapped on these buses are running at HSI speed.
  21:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  22:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  23:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  24:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] Once the device started from reset, the user application has to:
  25:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  26:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  27:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings  
  28:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the AHB and APB buses prescalers
  29:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  30:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals whose clocks are not
  31:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           derived from the System clock (RTC, ADC, I2C, I2S, TIM, USB FS)
  32:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  33:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                       ##### RCC Limitations #####
  34:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  35:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  36:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral 
  37:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write 
  38:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       from/to registers.
  39:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  40:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  41:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  42:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  43:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       Workarounds:
  44:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  45:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  46:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  47:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
ARM GAS  /tmp/ccue1i6e.s 			page 3


  48:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************
  49:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @attention
  50:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  51:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  52:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  53:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * Redistribution and use in source and binary forms, with or without modification,
  54:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * are permitted provided that the following conditions are met:
  55:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  56:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      this list of conditions and the following disclaimer.
  57:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  58:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      this list of conditions and the following disclaimer in the documentation
  59:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      and/or other materials provided with the distribution.
  60:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  61:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      may be used to endorse or promote products derived from this software
  62:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      without specific prior written permission.
  63:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  64:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  65:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  66:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  67:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  68:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  69:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  70:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  71:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  72:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  73:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  74:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  75:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************  
  76:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** */
  77:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  78:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  79:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #include "stm32f3xx_hal.h"
  80:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  81:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @addtogroup STM32F3xx_HAL_Driver
  82:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
  83:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  84:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  85:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC RCC
  86:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** * @brief RCC HAL module driver
  87:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
  88:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  89:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  90:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  91:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  92:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  93:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  94:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Constants RCC Private Constants
  95:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  * @{
  96:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  */
  97:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Bits position in  in the CFGR register */
  98:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_HPRE_BITNUMBER           POSITION_VAL(RCC_CFGR_HPRE)
  99:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_PPRE1_BITNUMBER          POSITION_VAL(RCC_CFGR_PPRE1)
 100:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_PPRE2_BITNUMBER          POSITION_VAL(RCC_CFGR_PPRE2)
 101:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 102:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 103:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 104:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
ARM GAS  /tmp/ccue1i6e.s 			page 4


 105:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Macros RCC Private Macros
 106:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 107:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 108:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 109:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_CLK_ENABLE()     __HAL_RCC_GPIOA_CLK_ENABLE()
 110:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
 111:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
 112:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 113:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 114:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 115:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 116:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 117:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
 118:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
 119:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 120:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 121:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 122:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                                        10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
 123:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 124:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                                          9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};
 125:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 126:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 127:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 128:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 129:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 130:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Exported functions ---------------------------------------------------------*/
 131:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 132:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 133:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 134:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 135:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 136:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions 
 137:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *  @brief    Initialization and Configuration functions 
 138:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 139:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim    
 140:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 141:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 142:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 143:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]
 144:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 145:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System buses clocks (SYSCLK, AHB, APB1
 146:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       and APB2).
 147:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 148:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 149:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) HSI (high-speed internal), 8 MHz factory-trimmed RC used directly or through
 150:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           the PLL as System clock source.
 151:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           The HSI clock can be used also to clock the USART and I2C peripherals.
 152:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 153:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) LSI (low-speed internal), ~40 KHz low consumption RC used as IWDG and/or RTC
 154:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock source.
 155:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 156:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) HSE (high-speed external), 4 to 32 MHz crystal oscillator used directly or
 157:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           through the PLL as System clock source. Can be used also as RTC clock source.
 158:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 159:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.   
 160:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 161:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) PLL (clocked by HSI or HSE), featuring different output clocks:
ARM GAS  /tmp/ccue1i6e.s 			page 5


 162:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The first output is used to generate the high speed system clock (up to 72 MHz)
 163:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The second output is used to generate the clock for the USB FS (48 MHz)
 164:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The third output may be used to generate the clock for the ADC peripherals (up to 72 M
 165:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The fourth output may be used to generate the clock for the TIM peripherals (144 MHz)
 166:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 167:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
 168:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           and if a HSE clock failure occurs(HSE used directly or through PLL as System 
 169:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock source), the System clocks automatically switched to HSI and an interrupt
 170:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           is generated if enabled. The interrupt is linked to the Cortex-M4 NMI 
 171:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           (Non-Maskable Interrupt) exception vector.   
 172:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 173:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) MCO (microcontroller clock output), used to output SYSCLK, HSI, HSE, LSI, LSE or PLL
 174:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock (divided by 2) output on pin (such as PA8 pin).
 175:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 176:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] System, AHB and APB buses clocks configuration
 177:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 178:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           HSE and PLL.
 179:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           The AHB clock (HCLK) is derived from System clock through configurable
 180:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           prescaler and used to clock the CPU, memory and peripherals mapped
 181:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 182:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           from AHB clock through configurable prescalers and used to clock
 183:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           the peripherals mapped on these buses. You can use
 184:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           "@ref HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 185:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 186:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) All the peripheral clocks are derived from the System clock (SYSCLK) except:
 187:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The FLASH program/erase clock  which is always HSI 8MHz clock.
 188:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The USB 48 MHz clock which is derived from the PLL VCO clock.
 189:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The USART clock which can be derived as well from HSI 8MHz, LSI or LSE.
 190:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The I2C clock which can be derived as well from HSI 8MHz clock.
 191:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The ADC clock which is derived from PLL output.
 192:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The RTC clock which is derived from the LSE, LSI or 1 MHz HSE_RTC
 193:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              (HSE divided by a programmable prescaler). The System clock (SYSCLK)
 194:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              frequency must be higher or equal to the RTC clock frequency.
 195:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) IWDG clock which is always the LSI clock.
 196:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 197:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****          (#) For the STM32F3xx devices, the maximum frequency of the SYSCLK, HCLK, PCLK1 and PCLK2 
 198:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              Depending on the SYSCLK frequency, the flash latency should be adapted accordingly.
 199:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 200:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****          (#) After reset, the System clock source is the HSI (8 MHz) with 0 WS and
 201:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              prefetch is disabled.
 202:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
 203:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 204:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 205:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 206:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /*
 207:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   Additional consideration on the SYSCLK based on Latency settings:
 208:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         +-----------------------------------------------+
 209:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         | Latency       | SYSCLK clock frequency (MHz)  |
 210:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 211:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |0WS(1CPU cycle)|       0 < SYSCLK <= 24        |
 212:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 213:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |1WS(2CPU cycle)|      24 < SYSCLK <= 48        |
 214:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 215:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |2WS(3CPU cycle)|      48 < SYSCLK <= 72        |
 216:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         +-----------------------------------------------+
 217:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 218:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
ARM GAS  /tmp/ccue1i6e.s 			page 6


 219:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 220:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 221:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 222:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 223:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - HSE and PLL OFF
 224:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 225:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - CSS and MCO1 OFF
 226:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - All interrupts disabled
 227:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   This function does not modify the configuration of the
 228:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - Peripheral clocks
 229:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 230:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 231:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 232:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_DeInit(void)
 233:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
  73              		.loc 1 233 0
  74              		.cfi_startproc
  75              		@ args = 0, pretend = 0, frame = 0
  76              		@ frame_needed = 1, uses_anonymous_args = 0
  77              		@ link register save eliminated.
  78 0000 80B4     		push	{r7}
  79              	.LCFI0:
  80              		.cfi_def_cfa_offset 4
  81              		.cfi_offset 7, -4
  82 0002 00AF     		add	r7, sp, #0
  83              	.LCFI1:
  84              		.cfi_def_cfa_register 7
 234:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set HSION bit, HSITRIM[4:0] bits to the reset value*/
 235:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_HSION | RCC_CR_HSITRIM_4); 
  85              		.loc 1 235 0
  86 0004 164A     		ldr	r2, .L2
  87 0006 164B     		ldr	r3, .L2
  88 0008 1B68     		ldr	r3, [r3]
  89 000a 43F08103 		orr	r3, r3, #129
  90 000e 1360     		str	r3, [r2]
 236:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 237:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0] and MCOSEL[2:0] bits */
 238:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CFGR, RCC_CFGR_SW | RCC_CFGR_HPRE | RCC_CFGR_PPRE1 | RCC_CFGR_PPRE2 | RCC_CFGR_MCO
  91              		.loc 1 238 0
  92 0010 1349     		ldr	r1, .L2
  93 0012 134B     		ldr	r3, .L2
  94 0014 5A68     		ldr	r2, [r3, #4]
  95 0016 134B     		ldr	r3, .L2+4
  96 0018 1340     		ands	r3, r3, r2
  97 001a 4B60     		str	r3, [r1, #4]
 239:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 240:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset HSEON, CSSON, PLLON bits */
 241:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON | RCC_CR_CSSON | RCC_CR_HSEON);
  98              		.loc 1 241 0
  99 001c 104A     		ldr	r2, .L2
 100 001e 104B     		ldr	r3, .L2
 101 0020 1B68     		ldr	r3, [r3]
 102 0022 23F08473 		bic	r3, r3, #17301504
 103 0026 23F48033 		bic	r3, r3, #65536
 104 002a 1360     		str	r3, [r2]
 242:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 243:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset HSEBYP bit */
ARM GAS  /tmp/ccue1i6e.s 			page 7


 244:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 105              		.loc 1 244 0
 106 002c 0C4A     		ldr	r2, .L2
 107 002e 0C4B     		ldr	r3, .L2
 108 0030 1B68     		ldr	r3, [r3]
 109 0032 23F48023 		bic	r3, r3, #262144
 110 0036 1360     		str	r3, [r2]
 245:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 246:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR register */
 247:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR);
 111              		.loc 1 247 0
 112 0038 094B     		ldr	r3, .L2
 113 003a 0022     		movs	r2, #0
 114 003c 5A60     		str	r2, [r3, #4]
 248:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 249:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR2 register */
 250:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR2);
 115              		.loc 1 250 0
 116 003e 084B     		ldr	r3, .L2
 117 0040 0022     		movs	r2, #0
 118 0042 DA62     		str	r2, [r3, #44]
 251:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 252:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR3 register */
 253:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR3);
 119              		.loc 1 253 0
 120 0044 064B     		ldr	r3, .L2
 121 0046 0022     		movs	r2, #0
 122 0048 1A63     		str	r2, [r3, #48]
 254:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 255:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Disable all interrupts */
 256:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CIR);
 123              		.loc 1 256 0
 124 004a 054B     		ldr	r3, .L2
 125 004c 0022     		movs	r2, #0
 126 004e 9A60     		str	r2, [r3, #8]
 257:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 258:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 259:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SystemCoreClock = HSI_VALUE;
 127              		.loc 1 259 0
 128 0050 054B     		ldr	r3, .L2+8
 129 0052 064A     		ldr	r2, .L2+12
 130 0054 1A60     		str	r2, [r3]
 260:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 131              		.loc 1 260 0
 132 0056 BD46     		mov	sp, r7
 133              	.LCFI2:
 134              		.cfi_def_cfa_register 13
 135              		@ sp needed
 136 0058 5DF8047B 		ldr	r7, [sp], #4
 137              	.LCFI3:
 138              		.cfi_restore 7
 139              		.cfi_def_cfa_offset 0
 140 005c 7047     		bx	lr
 141              	.L3:
 142 005e 00BF     		.align	2
 143              	.L2:
 144 0060 00100240 		.word	1073876992
ARM GAS  /tmp/ccue1i6e.s 			page 8


 145 0064 0CC0FFF8 		.word	-117456884
 146 0068 00000000 		.word	SystemCoreClock
 147 006c 00127A00 		.word	8000000
 148              		.cfi_endproc
 149              	.LFE123:
 151              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 152              		.align	2
 153              		.global	HAL_RCC_OscConfig
 154              		.thumb
 155              		.thumb_func
 157              	HAL_RCC_OscConfig:
 158              	.LFB124:
 261:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 262:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 263:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 264:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 265:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 266:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 267:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 268:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 269:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to LSE Off
 270:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 271:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 272:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to HSE Off
 273:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 274:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 275:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 276:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 277:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 159              		.loc 1 277 0
 160              		.cfi_startproc
 161              		@ args = 0, pretend = 0, frame = 512
 162              		@ frame_needed = 1, uses_anonymous_args = 0
 163 0000 80B5     		push	{r7, lr}
 164              	.LCFI4:
 165              		.cfi_def_cfa_offset 8
 166              		.cfi_offset 7, -8
 167              		.cfi_offset 14, -4
 168 0002 ADF5007D 		sub	sp, sp, #512
 169              	.LCFI5:
 170              		.cfi_def_cfa_offset 520
 171 0006 00AF     		add	r7, sp, #0
 172              	.LCFI6:
 173              		.cfi_def_cfa_register 7
 174 0008 3B1D     		adds	r3, r7, #4
 175 000a 1860     		str	r0, [r3]
 278:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****    uint32_t tickstart = 0U;
 176              		.loc 1 278 0
 177 000c 0023     		movs	r3, #0
 178 000e C7F8F831 		str	r3, [r7, #504]
 279:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 280:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 281:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != NULL);
 282:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 283:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 284:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/ 
 285:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
ARM GAS  /tmp/ccue1i6e.s 			page 9


 179              		.loc 1 285 0
 180 0012 3B1D     		adds	r3, r7, #4
 181 0014 1B68     		ldr	r3, [r3]
 182 0016 1B68     		ldr	r3, [r3]
 183 0018 03F00103 		and	r3, r3, #1
 184 001c 002B     		cmp	r3, #0
 185 001e 00F0CC81 		beq	.L5
 286:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 287:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 288:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 289:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 290:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowe
 291:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 186              		.loc 1 291 0
 187 0022 AF4B     		ldr	r3, .L197
 188 0024 5B68     		ldr	r3, [r3, #4]
 189 0026 03F00C03 		and	r3, r3, #12
 190 002a 042B     		cmp	r3, #4
 191 002c 0BD0     		beq	.L6
 292:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 192              		.loc 1 292 0
 193 002e AC4B     		ldr	r3, .L197
 194 0030 5B68     		ldr	r3, [r3, #4]
 195 0032 03F00C03 		and	r3, r3, #12
 196 0036 082B     		cmp	r3, #8
 197 0038 79D1     		bne	.L7
 198              		.loc 1 292 0 is_stmt 0 discriminator 1
 199 003a A94B     		ldr	r3, .L197
 200 003c 5B68     		ldr	r3, [r3, #4]
 201 003e 03F48033 		and	r3, r3, #65536
 202 0042 002B     		cmp	r3, #0
 203 0044 73D0     		beq	.L7
 204              	.L6:
 205 0046 4FF40033 		mov	r3, #131072
 206 004a C7F8F431 		str	r3, [r7, #500]
 207              	.LBB166:
 208              	.LBB167:
 209              		.file 2 "../../Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V4.30
   5:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     20. October 2015
   6:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
   9:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    All rights reserved.
  10:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      specific prior written permission.
ARM GAS  /tmp/ccue1i6e.s 			page 10


  20:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    *
  21:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  35:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  38:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  45:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  46:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  47:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
  51:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  52:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  53:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  54:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  58:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
  60:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
  62:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  63:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  64:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  65:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  69:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
  71:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
  73:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  74:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  75:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  76:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
ARM GAS  /tmp/ccue1i6e.s 			page 11


  77:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
  79:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  80:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
  82:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
  83:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  84:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
  86:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
  87:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  88:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  89:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  90:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
  91:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  94:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
  96:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
  98:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  99:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 100:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 101:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 104:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 105:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 107:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 108:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 109:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 111:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 112:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 113:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 114:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 115:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 116:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 118:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 119:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 121:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 122:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 123:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 125:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 126:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 127:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 128:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 129:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 132:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \return               xPSR Register value
 133:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccue1i6e.s 			page 12


 134:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 136:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 137:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 138:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 140:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 141:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 142:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 143:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 144:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 147:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 148:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 150:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 151:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 152:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 154:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 155:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 156:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 158:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 162:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 164:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 166:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 167:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 168:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 169:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 172:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 176:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 179:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 180:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 182:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 183:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 188:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 190:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
ARM GAS  /tmp/ccue1i6e.s 			page 13


 191:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 192:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 193:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 195:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 198:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 199:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 201:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 202:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 203:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 205:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 206:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 207:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 208:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 209:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 213:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 215:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 217:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 218:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 219:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 221:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 222:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 223:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 226:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 228:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 230:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 231:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 232:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 233:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 234:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 237:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 239:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 241:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 243:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 244:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 245:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 247:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccue1i6e.s 			page 14


 248:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 250:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 251:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 254:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 255:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 257:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 259:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 266:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 267:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 268:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 269:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 274:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 276:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 278:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 279:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 280:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 281:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 284:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 285:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 287:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 288:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 289:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 291:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 292:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 293:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 294:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 295:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 299:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 301:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
ARM GAS  /tmp/ccue1i6e.s 			page 15


 305:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 306:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 307:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 310:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 311:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 314:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 316:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 318:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 321:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 323:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 324:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 325:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    return(0);
 326:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 327:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 328:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 329:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 330:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 331:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 332:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 335:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 337:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 340:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 342:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 343:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 344:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 345:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 347:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 348:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 351:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 352:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 355:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 356:../../Drivers/CMSIS/Include/cmsis_gcc.h **** */
 357:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 358:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
ARM GAS  /tmp/ccue1i6e.s 			page 16


 362:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 365:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 368:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 369:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 370:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 371:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("nop");
 376:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 377:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 378:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 379:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 380:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 383:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 385:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfi");
 386:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 387:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 388:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 389:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 390:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 391:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 392:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 393:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 394:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 395:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 396:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfe");
 397:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 398:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 399:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 400:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 401:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 402:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 403:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 404:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 405:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 406:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sev");
 407:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 408:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 409:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 410:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 411:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 412:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 413:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 414:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 415:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 416:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 417:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 418:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
ARM GAS  /tmp/ccue1i6e.s 			page 17


 419:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 423:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 424:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 425:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 426:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 427:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 428:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 429:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 430:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 431:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 432:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 433:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 434:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 435:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 436:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 437:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 438:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 439:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 440:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 441:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 442:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 443:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 445:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 446:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in integer value.
 447:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 448:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 449:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
 451:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 453:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 454:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 455:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 456:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 457:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 458:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 459:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 460:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 461:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 462:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 463:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 464:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 465:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in two unsigned short values.
 466:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 467:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 468:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 469:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV16(uint32_t value)
 470:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 471:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 472:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 473:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 474:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 475:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccue1i6e.s 			page 18


 476:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 477:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 478:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 479:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order in signed short value
 480:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a signed short value with sign extension to integer.
 481:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 482:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 483:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 484:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(int32_t value)
 485:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 486:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 487:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (short)__builtin_bswap16(value);
 488:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 489:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t result;
 490:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 491:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 492:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 493:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 494:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 498:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 499:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 500:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 501:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Number of Bits to rotate
 502:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 503:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 504:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 505:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 506:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 507:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 508:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 512:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 513:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 514:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 515:../../Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 516:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 517:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 518:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 520:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 521:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 522:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 523:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 524:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 525:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 526:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 527:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 528:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 529:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 530:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 210              		.loc 2 531 0 is_stmt 1
ARM GAS  /tmp/ccue1i6e.s 			page 19


 211 004e D7F8F431 		ldr	r3, [r7, #500]
 212              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 213 0052 93FAA3F3 		rbit r3, r3
 214              	@ 0 "" 2
 215              		.thumb
 216 0056 C7F8F031 		str	r3, [r7, #496]
 532:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 533:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t s = 4 /*sizeof(v)*/ * 8 - 1; /* extra shift needed at end */
 534:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 536:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value; value >>= 1U)
 537:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 538:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 539:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 540:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 541:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 542:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 543:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 544:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 217              		.loc 2 544 0
 218 005a D7F8F031 		ldr	r3, [r7, #496]
 219              	.LBE167:
 220              	.LBE166:
 293:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 294:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_
 221              		.loc 1 294 0
 222 005e B3FA83F3 		clz	r3, r3
 223 0062 DBB2     		uxtb	r3, r3
 224 0064 43F02003 		orr	r3, r3, #32
 225 0068 DBB2     		uxtb	r3, r3
 226 006a DBB2     		uxtb	r3, r3
 227 006c 5B09     		lsrs	r3, r3, #5
 228 006e DBB2     		uxtb	r3, r3
 229 0070 012B     		cmp	r3, #1
 230 0072 02D1     		bne	.L9
 231              		.loc 1 294 0 is_stmt 0 discriminator 1
 232 0074 9A4B     		ldr	r3, .L197
 233 0076 1B68     		ldr	r3, [r3]
 234 0078 35E0     		b	.L10
 235              	.L9:
 236 007a 4FF40033 		mov	r3, #131072
 237 007e C7F8EC31 		str	r3, [r7, #492]
 238              	.LBB168:
 239              	.LBB169:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 240              		.loc 2 531 0 is_stmt 1 discriminator 2
 241 0082 D7F8EC31 		ldr	r3, [r7, #492]
 242              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 243 0086 93FAA3F3 		rbit r3, r3
 244              	@ 0 "" 2
 245              		.thumb
 246 008a C7F8E831 		str	r3, [r7, #488]
 247              		.loc 2 544 0 discriminator 2
 248 008e D7F8E831 		ldr	r3, [r7, #488]
 249              	.LBE169:
 250              	.LBE168:
 251              		.loc 1 294 0 discriminator 2
ARM GAS  /tmp/ccue1i6e.s 			page 20


 252 0092 B3FA83F3 		clz	r3, r3
 253 0096 DBB2     		uxtb	r3, r3
 254 0098 43F02003 		orr	r3, r3, #32
 255 009c DBB2     		uxtb	r3, r3
 256 009e DBB2     		uxtb	r3, r3
 257 00a0 5B09     		lsrs	r3, r3, #5
 258 00a2 DBB2     		uxtb	r3, r3
 259 00a4 022B     		cmp	r3, #2
 260 00a6 02D1     		bne	.L12
 261              		.loc 1 294 0 is_stmt 0 discriminator 4
 262 00a8 8D4B     		ldr	r3, .L197
 263 00aa 1B6A     		ldr	r3, [r3, #32]
 264 00ac 1BE0     		b	.L10
 265              	.L12:
 266 00ae 4FF40033 		mov	r3, #131072
 267 00b2 C7F8E431 		str	r3, [r7, #484]
 268              	.LBB170:
 269              	.LBB171:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 270              		.loc 2 531 0 is_stmt 1 discriminator 5
 271 00b6 D7F8E431 		ldr	r3, [r7, #484]
 272              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 273 00ba 93FAA3F3 		rbit r3, r3
 274              	@ 0 "" 2
 275              		.thumb
 276 00be C7F8E031 		str	r3, [r7, #480]
 277              		.loc 2 544 0 discriminator 5
 278 00c2 D7F8E031 		ldr	r3, [r7, #480]
 279              	.LBE171:
 280              	.LBE170:
 281              		.loc 1 294 0 discriminator 5
 282 00c6 B3FA83F3 		clz	r3, r3
 283 00ca DBB2     		uxtb	r3, r3
 284 00cc 43F02003 		orr	r3, r3, #32
 285 00d0 DBB2     		uxtb	r3, r3
 286 00d2 DBB2     		uxtb	r3, r3
 287 00d4 5B09     		lsrs	r3, r3, #5
 288 00d6 DBB2     		uxtb	r3, r3
 289 00d8 042B     		cmp	r3, #4
 290 00da 02D1     		bne	.L15
 291              		.loc 1 294 0 is_stmt 0 discriminator 7
 292 00dc 804B     		ldr	r3, .L197
 293 00de 5B68     		ldr	r3, [r3, #4]
 294 00e0 01E0     		b	.L10
 295              	.L15:
 296              		.loc 1 294 0 discriminator 8
 297 00e2 7F4B     		ldr	r3, .L197
 298 00e4 5B6A     		ldr	r3, [r3, #36]
 299              	.L10:
 300 00e6 4FF40032 		mov	r2, #131072
 301 00ea C7F8DC21 		str	r2, [r7, #476]
 302              	.LBB172:
 303              	.LBB173:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 304              		.loc 2 531 0 is_stmt 1 discriminator 12
 305 00ee D7F8DC21 		ldr	r2, [r7, #476]
 306              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/ccue1i6e.s 			page 21


 307 00f2 92FAA2F2 		rbit r2, r2
 308              	@ 0 "" 2
 309              		.thumb
 310 00f6 C7F8D821 		str	r2, [r7, #472]
 311              		.loc 2 544 0 discriminator 12
 312 00fa D7F8D821 		ldr	r2, [r7, #472]
 313              	.LBE173:
 314              	.LBE172:
 315              		.loc 1 294 0 discriminator 12
 316 00fe B2FA82F2 		clz	r2, r2
 317 0102 D2B2     		uxtb	r2, r2
 318 0104 42F02002 		orr	r2, r2, #32
 319 0108 D2B2     		uxtb	r2, r2
 320 010a D2B2     		uxtb	r2, r2
 321 010c 02F01F02 		and	r2, r2, #31
 322 0110 0121     		movs	r1, #1
 323 0112 01FA02F2 		lsl	r2, r1, r2
 324 0116 1340     		ands	r3, r3, r2
 325 0118 002B     		cmp	r3, #0
 326 011a 07D0     		beq	.L18
 327              		.loc 1 294 0 is_stmt 0 discriminator 13
 328 011c 3B1D     		adds	r3, r7, #4
 329 011e 1B68     		ldr	r3, [r3]
 330 0120 5B68     		ldr	r3, [r3, #4]
 331 0122 002B     		cmp	r3, #0
 332 0124 02D1     		bne	.L18
 295:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 296:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 333              		.loc 1 296 0 is_stmt 1
 334 0126 0123     		movs	r3, #1
 335 0128 01F031B8 		b	.L19
 336              	.L18:
 294:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 337              		.loc 1 294 0
 338 012c 45E1     		b	.L5
 339              	.L7:
 297:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 298:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 299:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 300:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 301:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 302:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 340              		.loc 1 302 0
 341 012e 3B1D     		adds	r3, r7, #4
 342 0130 1B68     		ldr	r3, [r3]
 343 0132 5B68     		ldr	r3, [r3, #4]
 344 0134 B3F5803F 		cmp	r3, #65536
 345 0138 06D1     		bne	.L20
 346              		.loc 1 302 0 is_stmt 0 discriminator 1
 347 013a 694A     		ldr	r2, .L197
 348 013c 684B     		ldr	r3, .L197
 349 013e 1B68     		ldr	r3, [r3]
 350 0140 43F48033 		orr	r3, r3, #65536
 351 0144 1360     		str	r3, [r2]
 352 0146 30E0     		b	.L21
 353              	.L20:
 354              		.loc 1 302 0 discriminator 2
ARM GAS  /tmp/ccue1i6e.s 			page 22


 355 0148 3B1D     		adds	r3, r7, #4
 356 014a 1B68     		ldr	r3, [r3]
 357 014c 5B68     		ldr	r3, [r3, #4]
 358 014e 002B     		cmp	r3, #0
 359 0150 0CD1     		bne	.L22
 360              		.loc 1 302 0 discriminator 3
 361 0152 634A     		ldr	r2, .L197
 362 0154 624B     		ldr	r3, .L197
 363 0156 1B68     		ldr	r3, [r3]
 364 0158 23F48033 		bic	r3, r3, #65536
 365 015c 1360     		str	r3, [r2]
 366 015e 604A     		ldr	r2, .L197
 367 0160 5F4B     		ldr	r3, .L197
 368 0162 1B68     		ldr	r3, [r3]
 369 0164 23F48023 		bic	r3, r3, #262144
 370 0168 1360     		str	r3, [r2]
 371 016a 1EE0     		b	.L21
 372              	.L22:
 373              		.loc 1 302 0 discriminator 4
 374 016c 3B1D     		adds	r3, r7, #4
 375 016e 1B68     		ldr	r3, [r3]
 376 0170 5B68     		ldr	r3, [r3, #4]
 377 0172 B3F5A02F 		cmp	r3, #327680
 378 0176 0CD1     		bne	.L23
 379              		.loc 1 302 0 discriminator 5
 380 0178 594A     		ldr	r2, .L197
 381 017a 594B     		ldr	r3, .L197
 382 017c 1B68     		ldr	r3, [r3]
 383 017e 43F48023 		orr	r3, r3, #262144
 384 0182 1360     		str	r3, [r2]
 385 0184 564A     		ldr	r2, .L197
 386 0186 564B     		ldr	r3, .L197
 387 0188 1B68     		ldr	r3, [r3]
 388 018a 43F48033 		orr	r3, r3, #65536
 389 018e 1360     		str	r3, [r2]
 390 0190 0BE0     		b	.L21
 391              	.L23:
 392              		.loc 1 302 0 discriminator 6
 393 0192 534A     		ldr	r2, .L197
 394 0194 524B     		ldr	r3, .L197
 395 0196 1B68     		ldr	r3, [r3]
 396 0198 23F48033 		bic	r3, r3, #65536
 397 019c 1360     		str	r3, [r2]
 398 019e 504A     		ldr	r2, .L197
 399 01a0 4F4B     		ldr	r3, .L197
 400 01a2 1B68     		ldr	r3, [r3]
 401 01a4 23F48023 		bic	r3, r3, #262144
 402 01a8 1360     		str	r3, [r2]
 403              	.L21:
 303:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 304:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 305:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Configure the HSE predivision factor --------------------------------*/
 306:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 404              		.loc 1 306 0 is_stmt 1
 405 01aa 4D49     		ldr	r1, .L197
 406 01ac 4C4B     		ldr	r3, .L197
 407 01ae DB6A     		ldr	r3, [r3, #44]
ARM GAS  /tmp/ccue1i6e.s 			page 23


 408 01b0 23F00F02 		bic	r2, r3, #15
 409 01b4 3B1D     		adds	r3, r7, #4
 410 01b6 1B68     		ldr	r3, [r3]
 411 01b8 9B68     		ldr	r3, [r3, #8]
 412 01ba 1343     		orrs	r3, r3, r2
 413 01bc CB62     		str	r3, [r1, #44]
 307:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
 308:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 309:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        /* Check the HSE State */
 310:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 414              		.loc 1 310 0
 415 01be 3B1D     		adds	r3, r7, #4
 416 01c0 1B68     		ldr	r3, [r3]
 417 01c2 5B68     		ldr	r3, [r3, #4]
 418 01c4 002B     		cmp	r3, #0
 419 01c6 7BD0     		beq	.L24
 311:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 312:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 313:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 420              		.loc 1 313 0
 421 01c8 FFF7FEFF 		bl	HAL_GetTick
 422 01cc C7F8F801 		str	r0, [r7, #504]
 314:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 315:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSE is ready */
 316:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 423              		.loc 1 316 0
 424 01d0 0AE0     		b	.L25
 425              	.L36:
 317:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 318:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 426              		.loc 1 318 0
 427 01d2 FFF7FEFF 		bl	HAL_GetTick
 428 01d6 0246     		mov	r2, r0
 429 01d8 D7F8F831 		ldr	r3, [r7, #504]
 430 01dc D31A     		subs	r3, r2, r3
 431 01de 642B     		cmp	r3, #100
 432 01e0 02D9     		bls	.L25
 319:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 320:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 433              		.loc 1 320 0
 434 01e2 0323     		movs	r3, #3
 435 01e4 00F0D3BF 		b	.L19
 436              	.L25:
 437 01e8 4FF40033 		mov	r3, #131072
 438 01ec C7F8D431 		str	r3, [r7, #468]
 439              	.LBB174:
 440              	.LBB175:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 441              		.loc 2 531 0
 442 01f0 D7F8D431 		ldr	r3, [r7, #468]
 443              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 444 01f4 93FAA3F3 		rbit r3, r3
 445              	@ 0 "" 2
 446              		.thumb
 447 01f8 C7F8D031 		str	r3, [r7, #464]
 448              		.loc 2 544 0
 449 01fc D7F8D031 		ldr	r3, [r7, #464]
ARM GAS  /tmp/ccue1i6e.s 			page 24


 450              	.LBE175:
 451              	.LBE174:
 316:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 452              		.loc 1 316 0
 453 0200 B3FA83F3 		clz	r3, r3
 454 0204 DBB2     		uxtb	r3, r3
 455 0206 43F02003 		orr	r3, r3, #32
 456 020a DBB2     		uxtb	r3, r3
 457 020c DBB2     		uxtb	r3, r3
 458 020e 5B09     		lsrs	r3, r3, #5
 459 0210 DBB2     		uxtb	r3, r3
 460 0212 012B     		cmp	r3, #1
 461 0214 02D1     		bne	.L27
 316:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 462              		.loc 1 316 0 is_stmt 0 discriminator 1
 463 0216 324B     		ldr	r3, .L197
 464 0218 1B68     		ldr	r3, [r3]
 465 021a 35E0     		b	.L28
 466              	.L27:
 467 021c 4FF40033 		mov	r3, #131072
 468 0220 C7F8CC31 		str	r3, [r7, #460]
 469              	.LBB176:
 470              	.LBB177:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 471              		.loc 2 531 0 is_stmt 1 discriminator 2
 472 0224 D7F8CC31 		ldr	r3, [r7, #460]
 473              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 474 0228 93FAA3F3 		rbit r3, r3
 475              	@ 0 "" 2
 476              		.thumb
 477 022c C7F8C831 		str	r3, [r7, #456]
 478              		.loc 2 544 0 discriminator 2
 479 0230 D7F8C831 		ldr	r3, [r7, #456]
 480              	.LBE177:
 481              	.LBE176:
 316:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 482              		.loc 1 316 0 discriminator 2
 483 0234 B3FA83F3 		clz	r3, r3
 484 0238 DBB2     		uxtb	r3, r3
 485 023a 43F02003 		orr	r3, r3, #32
 486 023e DBB2     		uxtb	r3, r3
 487 0240 DBB2     		uxtb	r3, r3
 488 0242 5B09     		lsrs	r3, r3, #5
 489 0244 DBB2     		uxtb	r3, r3
 490 0246 022B     		cmp	r3, #2
 491 0248 02D1     		bne	.L30
 316:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 492              		.loc 1 316 0 is_stmt 0 discriminator 4
 493 024a 254B     		ldr	r3, .L197
 494 024c 1B6A     		ldr	r3, [r3, #32]
 495 024e 1BE0     		b	.L28
 496              	.L30:
 497 0250 4FF40033 		mov	r3, #131072
 498 0254 C7F8C431 		str	r3, [r7, #452]
 499              	.LBB178:
 500              	.LBB179:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
ARM GAS  /tmp/ccue1i6e.s 			page 25


 501              		.loc 2 531 0 is_stmt 1 discriminator 5
 502 0258 D7F8C431 		ldr	r3, [r7, #452]
 503              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 504 025c 93FAA3F3 		rbit r3, r3
 505              	@ 0 "" 2
 506              		.thumb
 507 0260 C7F8C031 		str	r3, [r7, #448]
 508              		.loc 2 544 0 discriminator 5
 509 0264 D7F8C031 		ldr	r3, [r7, #448]
 510              	.LBE179:
 511              	.LBE178:
 316:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 512              		.loc 1 316 0 discriminator 5
 513 0268 B3FA83F3 		clz	r3, r3
 514 026c DBB2     		uxtb	r3, r3
 515 026e 43F02003 		orr	r3, r3, #32
 516 0272 DBB2     		uxtb	r3, r3
 517 0274 DBB2     		uxtb	r3, r3
 518 0276 5B09     		lsrs	r3, r3, #5
 519 0278 DBB2     		uxtb	r3, r3
 520 027a 042B     		cmp	r3, #4
 521 027c 02D1     		bne	.L33
 316:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 522              		.loc 1 316 0 is_stmt 0 discriminator 7
 523 027e 184B     		ldr	r3, .L197
 524 0280 5B68     		ldr	r3, [r3, #4]
 525 0282 01E0     		b	.L28
 526              	.L33:
 316:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 527              		.loc 1 316 0 discriminator 8
 528 0284 164B     		ldr	r3, .L197
 529 0286 5B6A     		ldr	r3, [r3, #36]
 530              	.L28:
 531 0288 4FF40032 		mov	r2, #131072
 532 028c C7F8BC21 		str	r2, [r7, #444]
 533              	.LBB180:
 534              	.LBB181:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 535              		.loc 2 531 0 is_stmt 1 discriminator 12
 536 0290 D7F8BC21 		ldr	r2, [r7, #444]
 537              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 538 0294 92FAA2F2 		rbit r2, r2
 539              	@ 0 "" 2
 540              		.thumb
 541 0298 C7F8B821 		str	r2, [r7, #440]
 542              		.loc 2 544 0 discriminator 12
 543 029c D7F8B821 		ldr	r2, [r7, #440]
 544              	.LBE181:
 545              	.LBE180:
 316:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 546              		.loc 1 316 0 discriminator 12
 547 02a0 B2FA82F2 		clz	r2, r2
 548 02a4 D2B2     		uxtb	r2, r2
 549 02a6 42F02002 		orr	r2, r2, #32
 550 02aa D2B2     		uxtb	r2, r2
 551 02ac D2B2     		uxtb	r2, r2
 552 02ae 02F01F02 		and	r2, r2, #31
ARM GAS  /tmp/ccue1i6e.s 			page 26


 553 02b2 0121     		movs	r1, #1
 554 02b4 01FA02F2 		lsl	r2, r1, r2
 555 02b8 1340     		ands	r3, r3, r2
 556 02ba 002B     		cmp	r3, #0
 557 02bc 89D0     		beq	.L36
 558 02be 7CE0     		b	.L5
 559              	.L24:
 321:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 322:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 323:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 324:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 325:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 326:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 327:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 560              		.loc 1 327 0
 561 02c0 FFF7FEFF 		bl	HAL_GetTick
 562 02c4 C7F8F801 		str	r0, [r7, #504]
 328:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 329:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSE is disabled */
 330:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 563              		.loc 1 330 0
 564 02c8 0CE0     		b	.L37
 565              	.L48:
 331:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 332:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 566              		.loc 1 332 0
 567 02ca FFF7FEFF 		bl	HAL_GetTick
 568 02ce 0246     		mov	r2, r0
 569 02d0 D7F8F831 		ldr	r3, [r7, #504]
 570 02d4 D31A     		subs	r3, r2, r3
 571 02d6 642B     		cmp	r3, #100
 572 02d8 04D9     		bls	.L37
 333:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 334:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 573              		.loc 1 334 0
 574 02da 0323     		movs	r3, #3
 575 02dc 00F057BF 		b	.L19
 576              	.L198:
 577              		.align	2
 578              	.L197:
 579 02e0 00100240 		.word	1073876992
 580              	.L37:
 581 02e4 4FF40033 		mov	r3, #131072
 582 02e8 C7F8B431 		str	r3, [r7, #436]
 583              	.LBB182:
 584              	.LBB183:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 585              		.loc 2 531 0
 586 02ec D7F8B431 		ldr	r3, [r7, #436]
 587              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 588 02f0 93FAA3F3 		rbit r3, r3
 589              	@ 0 "" 2
 590              		.thumb
 591 02f4 C7F8B031 		str	r3, [r7, #432]
 592              		.loc 2 544 0
 593 02f8 D7F8B031 		ldr	r3, [r7, #432]
 594              	.LBE183:
ARM GAS  /tmp/ccue1i6e.s 			page 27


 595              	.LBE182:
 330:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 596              		.loc 1 330 0
 597 02fc B3FA83F3 		clz	r3, r3
 598 0300 DBB2     		uxtb	r3, r3
 599 0302 43F02003 		orr	r3, r3, #32
 600 0306 DBB2     		uxtb	r3, r3
 601 0308 DBB2     		uxtb	r3, r3
 602 030a 5B09     		lsrs	r3, r3, #5
 603 030c DBB2     		uxtb	r3, r3
 604 030e 012B     		cmp	r3, #1
 605 0310 02D1     		bne	.L39
 330:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 606              		.loc 1 330 0 is_stmt 0 discriminator 1
 607 0312 B74B     		ldr	r3, .L199
 608 0314 1B68     		ldr	r3, [r3]
 609 0316 35E0     		b	.L40
 610              	.L39:
 611 0318 4FF40033 		mov	r3, #131072
 612 031c C7F8AC31 		str	r3, [r7, #428]
 613              	.LBB184:
 614              	.LBB185:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615              		.loc 2 531 0 is_stmt 1 discriminator 2
 616 0320 D7F8AC31 		ldr	r3, [r7, #428]
 617              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 618 0324 93FAA3F3 		rbit r3, r3
 619              	@ 0 "" 2
 620              		.thumb
 621 0328 C7F8A831 		str	r3, [r7, #424]
 622              		.loc 2 544 0 discriminator 2
 623 032c D7F8A831 		ldr	r3, [r7, #424]
 624              	.LBE185:
 625              	.LBE184:
 330:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 626              		.loc 1 330 0 discriminator 2
 627 0330 B3FA83F3 		clz	r3, r3
 628 0334 DBB2     		uxtb	r3, r3
 629 0336 43F02003 		orr	r3, r3, #32
 630 033a DBB2     		uxtb	r3, r3
 631 033c DBB2     		uxtb	r3, r3
 632 033e 5B09     		lsrs	r3, r3, #5
 633 0340 DBB2     		uxtb	r3, r3
 634 0342 022B     		cmp	r3, #2
 635 0344 02D1     		bne	.L42
 330:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 636              		.loc 1 330 0 is_stmt 0 discriminator 4
 637 0346 AA4B     		ldr	r3, .L199
 638 0348 1B6A     		ldr	r3, [r3, #32]
 639 034a 1BE0     		b	.L40
 640              	.L42:
 641 034c 4FF40033 		mov	r3, #131072
 642 0350 C7F8A431 		str	r3, [r7, #420]
 643              	.LBB186:
 644              	.LBB187:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 645              		.loc 2 531 0 is_stmt 1 discriminator 5
ARM GAS  /tmp/ccue1i6e.s 			page 28


 646 0354 D7F8A431 		ldr	r3, [r7, #420]
 647              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 648 0358 93FAA3F3 		rbit r3, r3
 649              	@ 0 "" 2
 650              		.thumb
 651 035c C7F8A031 		str	r3, [r7, #416]
 652              		.loc 2 544 0 discriminator 5
 653 0360 D7F8A031 		ldr	r3, [r7, #416]
 654              	.LBE187:
 655              	.LBE186:
 330:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 656              		.loc 1 330 0 discriminator 5
 657 0364 B3FA83F3 		clz	r3, r3
 658 0368 DBB2     		uxtb	r3, r3
 659 036a 43F02003 		orr	r3, r3, #32
 660 036e DBB2     		uxtb	r3, r3
 661 0370 DBB2     		uxtb	r3, r3
 662 0372 5B09     		lsrs	r3, r3, #5
 663 0374 DBB2     		uxtb	r3, r3
 664 0376 042B     		cmp	r3, #4
 665 0378 02D1     		bne	.L45
 330:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 666              		.loc 1 330 0 is_stmt 0 discriminator 7
 667 037a 9D4B     		ldr	r3, .L199
 668 037c 5B68     		ldr	r3, [r3, #4]
 669 037e 01E0     		b	.L40
 670              	.L45:
 330:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 671              		.loc 1 330 0 discriminator 8
 672 0380 9B4B     		ldr	r3, .L199
 673 0382 5B6A     		ldr	r3, [r3, #36]
 674              	.L40:
 675 0384 4FF40032 		mov	r2, #131072
 676 0388 C7F89C21 		str	r2, [r7, #412]
 677              	.LBB188:
 678              	.LBB189:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 679              		.loc 2 531 0 is_stmt 1 discriminator 12
 680 038c D7F89C21 		ldr	r2, [r7, #412]
 681              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 682 0390 92FAA2F2 		rbit r2, r2
 683              	@ 0 "" 2
 684              		.thumb
 685 0394 C7F89821 		str	r2, [r7, #408]
 686              		.loc 2 544 0 discriminator 12
 687 0398 D7F89821 		ldr	r2, [r7, #408]
 688              	.LBE189:
 689              	.LBE188:
 330:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 690              		.loc 1 330 0 discriminator 12
 691 039c B2FA82F2 		clz	r2, r2
 692 03a0 D2B2     		uxtb	r2, r2
 693 03a2 42F02002 		orr	r2, r2, #32
 694 03a6 D2B2     		uxtb	r2, r2
 695 03a8 D2B2     		uxtb	r2, r2
 696 03aa 02F01F02 		and	r2, r2, #31
 697 03ae 0121     		movs	r1, #1
ARM GAS  /tmp/ccue1i6e.s 			page 29


 698 03b0 01FA02F2 		lsl	r2, r1, r2
 699 03b4 1340     		ands	r3, r3, r2
 700 03b6 002B     		cmp	r3, #0
 701 03b8 87D1     		bne	.L48
 702              	.L5:
 335:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 336:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 337:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 338:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 339:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 340:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/ 
 341:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 703              		.loc 1 341 0
 704 03ba 3B1D     		adds	r3, r7, #4
 705 03bc 1B68     		ldr	r3, [r3]
 706 03be 1B68     		ldr	r3, [r3]
 707 03c0 03F00203 		and	r3, r3, #2
 708 03c4 002B     		cmp	r3, #0
 709 03c6 00F0D781 		beq	.L49
 342:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 343:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 344:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 345:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 346:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 347:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 348:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 710              		.loc 1 348 0
 711 03ca 894B     		ldr	r3, .L199
 712 03cc 5B68     		ldr	r3, [r3, #4]
 713 03ce 03F00C03 		and	r3, r3, #12
 714 03d2 002B     		cmp	r3, #0
 715 03d4 0DD0     		beq	.L50
 349:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 716              		.loc 1 349 0
 717 03d6 864B     		ldr	r3, .L199
 718 03d8 5B68     		ldr	r3, [r3, #4]
 719 03da 03F00C03 		and	r3, r3, #12
 720 03de 082B     		cmp	r3, #8
 721 03e0 40F09080 		bne	.L51
 722              		.loc 1 349 0 is_stmt 0 discriminator 1
 723 03e4 824B     		ldr	r3, .L199
 724 03e6 5B68     		ldr	r3, [r3, #4]
 725 03e8 03F48033 		and	r3, r3, #65536
 726 03ec 002B     		cmp	r3, #0
 727 03ee 40F08980 		bne	.L51
 728              	.L50:
 729 03f2 0223     		movs	r3, #2
 730 03f4 C7F89431 		str	r3, [r7, #404]
 731              	.LBB190:
 732              	.LBB191:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 733              		.loc 2 531 0 is_stmt 1
 734 03f8 D7F89431 		ldr	r3, [r7, #404]
 735              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 736 03fc 93FAA3F3 		rbit r3, r3
 737              	@ 0 "" 2
 738              		.thumb
ARM GAS  /tmp/ccue1i6e.s 			page 30


 739 0400 C7F89031 		str	r3, [r7, #400]
 740              		.loc 2 544 0
 741 0404 D7F89031 		ldr	r3, [r7, #400]
 742              	.LBE191:
 743              	.LBE190:
 350:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 351:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* When HSI is used as system clock it will not disabled */
 352:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_
 744              		.loc 1 352 0
 745 0408 B3FA83F3 		clz	r3, r3
 746 040c DBB2     		uxtb	r3, r3
 747 040e 43F02003 		orr	r3, r3, #32
 748 0412 DBB2     		uxtb	r3, r3
 749 0414 DBB2     		uxtb	r3, r3
 750 0416 5B09     		lsrs	r3, r3, #5
 751 0418 DBB2     		uxtb	r3, r3
 752 041a 012B     		cmp	r3, #1
 753 041c 02D1     		bne	.L53
 754              		.loc 1 352 0 is_stmt 0 discriminator 1
 755 041e 744B     		ldr	r3, .L199
 756 0420 1B68     		ldr	r3, [r3]
 757 0422 33E0     		b	.L54
 758              	.L53:
 759 0424 0223     		movs	r3, #2
 760 0426 C7F88C31 		str	r3, [r7, #396]
 761              	.LBB192:
 762              	.LBB193:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 763              		.loc 2 531 0 is_stmt 1 discriminator 2
 764 042a D7F88C31 		ldr	r3, [r7, #396]
 765              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 766 042e 93FAA3F3 		rbit r3, r3
 767              	@ 0 "" 2
 768              		.thumb
 769 0432 C7F88831 		str	r3, [r7, #392]
 770              		.loc 2 544 0 discriminator 2
 771 0436 D7F88831 		ldr	r3, [r7, #392]
 772              	.LBE193:
 773              	.LBE192:
 774              		.loc 1 352 0 discriminator 2
 775 043a B3FA83F3 		clz	r3, r3
 776 043e DBB2     		uxtb	r3, r3
 777 0440 43F02003 		orr	r3, r3, #32
 778 0444 DBB2     		uxtb	r3, r3
 779 0446 DBB2     		uxtb	r3, r3
 780 0448 5B09     		lsrs	r3, r3, #5
 781 044a DBB2     		uxtb	r3, r3
 782 044c 022B     		cmp	r3, #2
 783 044e 02D1     		bne	.L56
 784              		.loc 1 352 0 is_stmt 0 discriminator 4
 785 0450 674B     		ldr	r3, .L199
 786 0452 1B6A     		ldr	r3, [r3, #32]
 787 0454 1AE0     		b	.L54
 788              	.L56:
 789 0456 0223     		movs	r3, #2
 790 0458 C7F88431 		str	r3, [r7, #388]
 791              	.LBB194:
ARM GAS  /tmp/ccue1i6e.s 			page 31


 792              	.LBB195:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 793              		.loc 2 531 0 is_stmt 1 discriminator 5
 794 045c D7F88431 		ldr	r3, [r7, #388]
 795              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 796 0460 93FAA3F3 		rbit r3, r3
 797              	@ 0 "" 2
 798              		.thumb
 799 0464 C7F88031 		str	r3, [r7, #384]
 800              		.loc 2 544 0 discriminator 5
 801 0468 D7F88031 		ldr	r3, [r7, #384]
 802              	.LBE195:
 803              	.LBE194:
 804              		.loc 1 352 0 discriminator 5
 805 046c B3FA83F3 		clz	r3, r3
 806 0470 DBB2     		uxtb	r3, r3
 807 0472 43F02003 		orr	r3, r3, #32
 808 0476 DBB2     		uxtb	r3, r3
 809 0478 DBB2     		uxtb	r3, r3
 810 047a 5B09     		lsrs	r3, r3, #5
 811 047c DBB2     		uxtb	r3, r3
 812 047e 042B     		cmp	r3, #4
 813 0480 02D1     		bne	.L59
 814              		.loc 1 352 0 is_stmt 0 discriminator 7
 815 0482 5B4B     		ldr	r3, .L199
 816 0484 5B68     		ldr	r3, [r3, #4]
 817 0486 01E0     		b	.L54
 818              	.L59:
 819              		.loc 1 352 0 discriminator 8
 820 0488 594B     		ldr	r3, .L199
 821 048a 5B6A     		ldr	r3, [r3, #36]
 822              	.L54:
 823 048c 0222     		movs	r2, #2
 824 048e C7F87C21 		str	r2, [r7, #380]
 825              	.LBB196:
 826              	.LBB197:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 827              		.loc 2 531 0 is_stmt 1 discriminator 12
 828 0492 D7F87C21 		ldr	r2, [r7, #380]
 829              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 830 0496 92FAA2F2 		rbit r2, r2
 831              	@ 0 "" 2
 832              		.thumb
 833 049a C7F87821 		str	r2, [r7, #376]
 834              		.loc 2 544 0 discriminator 12
 835 049e D7F87821 		ldr	r2, [r7, #376]
 836              	.LBE197:
 837              	.LBE196:
 838              		.loc 1 352 0 discriminator 12
 839 04a2 B2FA82F2 		clz	r2, r2
 840 04a6 D2B2     		uxtb	r2, r2
 841 04a8 42F02002 		orr	r2, r2, #32
 842 04ac D2B2     		uxtb	r2, r2
 843 04ae D2B2     		uxtb	r2, r2
 844 04b0 02F01F02 		and	r2, r2, #31
 845 04b4 0121     		movs	r1, #1
 846 04b6 01FA02F2 		lsl	r2, r1, r2
ARM GAS  /tmp/ccue1i6e.s 			page 32


 847 04ba 1340     		ands	r3, r3, r2
 848 04bc 002B     		cmp	r3, #0
 849 04be 07D0     		beq	.L62
 850              		.loc 1 352 0 is_stmt 0 discriminator 13
 851 04c0 3B1D     		adds	r3, r7, #4
 852 04c2 1B68     		ldr	r3, [r3]
 853 04c4 1B69     		ldr	r3, [r3, #16]
 854 04c6 012B     		cmp	r3, #1
 855 04c8 02D0     		beq	.L62
 353:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 354:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 856              		.loc 1 354 0 is_stmt 1
 857 04ca 0123     		movs	r3, #1
 858 04cc 00F05FBE 		b	.L19
 859              	.L62:
 355:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 356:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 357:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 358:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 359:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 360:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 860              		.loc 1 360 0
 861 04d0 4748     		ldr	r0, .L199
 862 04d2 474B     		ldr	r3, .L199
 863 04d4 1B68     		ldr	r3, [r3]
 864 04d6 23F0F802 		bic	r2, r3, #248
 865 04da 3B1D     		adds	r3, r7, #4
 866 04dc 1B68     		ldr	r3, [r3]
 867 04de 5969     		ldr	r1, [r3, #20]
 868 04e0 F823     		movs	r3, #248
 869 04e2 C7F87431 		str	r3, [r7, #372]
 870              	.LBB198:
 871              	.LBB199:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 872              		.loc 2 531 0
 873 04e6 D7F87431 		ldr	r3, [r7, #372]
 874              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 875 04ea 93FAA3F3 		rbit r3, r3
 876              	@ 0 "" 2
 877              		.thumb
 878 04ee C7F87031 		str	r3, [r7, #368]
 879              		.loc 2 544 0
 880 04f2 D7F87031 		ldr	r3, [r7, #368]
 881              	.LBE199:
 882              	.LBE198:
 883              		.loc 1 360 0
 884 04f6 B3FA83F3 		clz	r3, r3
 885 04fa 01FA03F3 		lsl	r3, r1, r3
 886 04fe 1343     		orrs	r3, r3, r2
 887 0500 0360     		str	r3, [r0]
 352:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 888              		.loc 1 352 0
 889 0502 39E1     		b	.L49
 890              	.L51:
 361:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 362:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 363:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
ARM GAS  /tmp/ccue1i6e.s 			page 33


 364:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 365:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSI State */
 366:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 891              		.loc 1 366 0
 892 0504 3B1D     		adds	r3, r7, #4
 893 0506 1B68     		ldr	r3, [r3]
 894 0508 1B69     		ldr	r3, [r3, #16]
 895 050a 002B     		cmp	r3, #0
 896 050c 00F0A880 		beq	.L64
 897 0510 0123     		movs	r3, #1
 898 0512 C7F86C31 		str	r3, [r7, #364]
 899              	.LBB200:
 900              	.LBB201:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 901              		.loc 2 531 0
 902 0516 D7F86C31 		ldr	r3, [r7, #364]
 903              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 904 051a 93FAA3F3 		rbit r3, r3
 905              	@ 0 "" 2
 906              		.thumb
 907 051e C7F86831 		str	r3, [r7, #360]
 908              		.loc 2 544 0
 909 0522 D7F86831 		ldr	r3, [r7, #360]
 910              	.LBE201:
 911              	.LBE200:
 367:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 368:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        /* Enable the Internal High Speed oscillator (HSI). */
 369:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 912              		.loc 1 369 0
 913 0526 B3FA83F3 		clz	r3, r3
 914 052a 03F18453 		add	r3, r3, #276824064
 915 052e 03F58413 		add	r3, r3, #1081344
 916 0532 9B00     		lsls	r3, r3, #2
 917 0534 1A46     		mov	r2, r3
 918 0536 0123     		movs	r3, #1
 919 0538 1360     		str	r3, [r2]
 370:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 371:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 372:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 920              		.loc 1 372 0
 921 053a FFF7FEFF 		bl	HAL_GetTick
 922 053e C7F8F801 		str	r0, [r7, #504]
 373:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 374:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSI is ready */
 375:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 923              		.loc 1 375 0
 924 0542 0AE0     		b	.L66
 925              	.L77:
 376:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 377:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 926              		.loc 1 377 0
 927 0544 FFF7FEFF 		bl	HAL_GetTick
 928 0548 0246     		mov	r2, r0
 929 054a D7F8F831 		ldr	r3, [r7, #504]
 930 054e D31A     		subs	r3, r2, r3
 931 0550 022B     		cmp	r3, #2
 932 0552 02D9     		bls	.L66
ARM GAS  /tmp/ccue1i6e.s 			page 34


 378:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 379:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 933              		.loc 1 379 0
 934 0554 0323     		movs	r3, #3
 935 0556 00F01ABE 		b	.L19
 936              	.L66:
 937 055a 0223     		movs	r3, #2
 938 055c C7F86431 		str	r3, [r7, #356]
 939              	.LBB202:
 940              	.LBB203:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 941              		.loc 2 531 0
 942 0560 D7F86431 		ldr	r3, [r7, #356]
 943              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 944 0564 93FAA3F3 		rbit r3, r3
 945              	@ 0 "" 2
 946              		.thumb
 947 0568 C7F86031 		str	r3, [r7, #352]
 948              		.loc 2 544 0
 949 056c D7F86031 		ldr	r3, [r7, #352]
 950              	.LBE203:
 951              	.LBE202:
 375:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 952              		.loc 1 375 0
 953 0570 B3FA83F3 		clz	r3, r3
 954 0574 DBB2     		uxtb	r3, r3
 955 0576 43F02003 		orr	r3, r3, #32
 956 057a DBB2     		uxtb	r3, r3
 957 057c DBB2     		uxtb	r3, r3
 958 057e 5B09     		lsrs	r3, r3, #5
 959 0580 DBB2     		uxtb	r3, r3
 960 0582 012B     		cmp	r3, #1
 961 0584 02D1     		bne	.L68
 375:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 962              		.loc 1 375 0 is_stmt 0 discriminator 1
 963 0586 1A4B     		ldr	r3, .L199
 964 0588 1B68     		ldr	r3, [r3]
 965 058a 35E0     		b	.L69
 966              	.L68:
 967 058c 0223     		movs	r3, #2
 968 058e C7F85C31 		str	r3, [r7, #348]
 969              	.LBB204:
 970              	.LBB205:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 971              		.loc 2 531 0 is_stmt 1 discriminator 2
 972 0592 D7F85C31 		ldr	r3, [r7, #348]
 973              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 974 0596 93FAA3F3 		rbit r3, r3
 975              	@ 0 "" 2
 976              		.thumb
 977 059a C7F85831 		str	r3, [r7, #344]
 978              		.loc 2 544 0 discriminator 2
 979 059e D7F85831 		ldr	r3, [r7, #344]
 980              	.LBE205:
 981              	.LBE204:
 375:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 982              		.loc 1 375 0 discriminator 2
ARM GAS  /tmp/ccue1i6e.s 			page 35


 983 05a2 B3FA83F3 		clz	r3, r3
 984 05a6 DBB2     		uxtb	r3, r3
 985 05a8 43F02003 		orr	r3, r3, #32
 986 05ac DBB2     		uxtb	r3, r3
 987 05ae DBB2     		uxtb	r3, r3
 988 05b0 5B09     		lsrs	r3, r3, #5
 989 05b2 DBB2     		uxtb	r3, r3
 990 05b4 022B     		cmp	r3, #2
 991 05b6 02D1     		bne	.L71
 375:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 992              		.loc 1 375 0 is_stmt 0 discriminator 4
 993 05b8 0D4B     		ldr	r3, .L199
 994 05ba 1B6A     		ldr	r3, [r3, #32]
 995 05bc 1CE0     		b	.L69
 996              	.L71:
 997 05be 0223     		movs	r3, #2
 998 05c0 C7F85431 		str	r3, [r7, #340]
 999              	.LBB206:
 1000              	.LBB207:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1001              		.loc 2 531 0 is_stmt 1 discriminator 5
 1002 05c4 D7F85431 		ldr	r3, [r7, #340]
 1003              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1004 05c8 93FAA3F3 		rbit r3, r3
 1005              	@ 0 "" 2
 1006              		.thumb
 1007 05cc C7F85031 		str	r3, [r7, #336]
 1008              		.loc 2 544 0 discriminator 5
 1009 05d0 D7F85031 		ldr	r3, [r7, #336]
 1010              	.LBE207:
 1011              	.LBE206:
 375:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1012              		.loc 1 375 0 discriminator 5
 1013 05d4 B3FA83F3 		clz	r3, r3
 1014 05d8 DBB2     		uxtb	r3, r3
 1015 05da 43F02003 		orr	r3, r3, #32
 1016 05de DBB2     		uxtb	r3, r3
 1017 05e0 DBB2     		uxtb	r3, r3
 1018 05e2 5B09     		lsrs	r3, r3, #5
 1019 05e4 DBB2     		uxtb	r3, r3
 1020 05e6 042B     		cmp	r3, #4
 1021 05e8 04D1     		bne	.L74
 375:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1022              		.loc 1 375 0 is_stmt 0 discriminator 7
 1023 05ea 014B     		ldr	r3, .L199
 1024 05ec 5B68     		ldr	r3, [r3, #4]
 1025 05ee 03E0     		b	.L69
 1026              	.L200:
 1027              		.align	2
 1028              	.L199:
 1029 05f0 00100240 		.word	1073876992
 1030              	.L74:
 375:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1031              		.loc 1 375 0 discriminator 8
 1032 05f4 C64B     		ldr	r3, .L201
 1033 05f6 5B6A     		ldr	r3, [r3, #36]
 1034              	.L69:
ARM GAS  /tmp/ccue1i6e.s 			page 36


 1035 05f8 0222     		movs	r2, #2
 1036 05fa C7F84C21 		str	r2, [r7, #332]
 1037              	.LBB208:
 1038              	.LBB209:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1039              		.loc 2 531 0 is_stmt 1 discriminator 12
 1040 05fe D7F84C21 		ldr	r2, [r7, #332]
 1041              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1042 0602 92FAA2F2 		rbit r2, r2
 1043              	@ 0 "" 2
 1044              		.thumb
 1045 0606 C7F84821 		str	r2, [r7, #328]
 1046              		.loc 2 544 0 discriminator 12
 1047 060a D7F84821 		ldr	r2, [r7, #328]
 1048              	.LBE209:
 1049              	.LBE208:
 375:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1050              		.loc 1 375 0 discriminator 12
 1051 060e B2FA82F2 		clz	r2, r2
 1052 0612 D2B2     		uxtb	r2, r2
 1053 0614 42F02002 		orr	r2, r2, #32
 1054 0618 D2B2     		uxtb	r2, r2
 1055 061a D2B2     		uxtb	r2, r2
 1056 061c 02F01F02 		and	r2, r2, #31
 1057 0620 0121     		movs	r1, #1
 1058 0622 01FA02F2 		lsl	r2, r1, r2
 1059 0626 1340     		ands	r3, r3, r2
 1060 0628 002B     		cmp	r3, #0
 1061 062a 8BD0     		beq	.L77
 380:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 381:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 382:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                 
 383:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 384:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 1062              		.loc 1 384 0
 1063 062c B848     		ldr	r0, .L201
 1064 062e B84B     		ldr	r3, .L201
 1065 0630 1B68     		ldr	r3, [r3]
 1066 0632 23F0F802 		bic	r2, r3, #248
 1067 0636 3B1D     		adds	r3, r7, #4
 1068 0638 1B68     		ldr	r3, [r3]
 1069 063a 5969     		ldr	r1, [r3, #20]
 1070 063c F823     		movs	r3, #248
 1071 063e C7F84431 		str	r3, [r7, #324]
 1072              	.LBB210:
 1073              	.LBB211:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1074              		.loc 2 531 0
 1075 0642 D7F84431 		ldr	r3, [r7, #324]
 1076              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1077 0646 93FAA3F3 		rbit r3, r3
 1078              	@ 0 "" 2
 1079              		.thumb
 1080 064a C7F84031 		str	r3, [r7, #320]
 1081              		.loc 2 544 0
 1082 064e D7F84031 		ldr	r3, [r7, #320]
 1083              	.LBE211:
ARM GAS  /tmp/ccue1i6e.s 			page 37


 1084              	.LBE210:
 1085              		.loc 1 384 0
 1086 0652 B3FA83F3 		clz	r3, r3
 1087 0656 01FA03F3 		lsl	r3, r1, r3
 1088 065a 1343     		orrs	r3, r3, r2
 1089 065c 0360     		str	r3, [r0]
 1090 065e 8BE0     		b	.L49
 1091              	.L64:
 1092 0660 0123     		movs	r3, #1
 1093 0662 C7F83C31 		str	r3, [r7, #316]
 1094              	.LBB212:
 1095              	.LBB213:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1096              		.loc 2 531 0
 1097 0666 D7F83C31 		ldr	r3, [r7, #316]
 1098              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1099 066a 93FAA3F3 		rbit r3, r3
 1100              	@ 0 "" 2
 1101              		.thumb
 1102 066e C7F83831 		str	r3, [r7, #312]
 1103              		.loc 2 544 0
 1104 0672 D7F83831 		ldr	r3, [r7, #312]
 1105              	.LBE213:
 1106              	.LBE212:
 385:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 386:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 387:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 388:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 389:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 1107              		.loc 1 389 0
 1108 0676 B3FA83F3 		clz	r3, r3
 1109 067a 03F18453 		add	r3, r3, #276824064
 1110 067e 03F58413 		add	r3, r3, #1081344
 1111 0682 9B00     		lsls	r3, r3, #2
 1112 0684 1A46     		mov	r2, r3
 1113 0686 0023     		movs	r3, #0
 1114 0688 1360     		str	r3, [r2]
 390:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 391:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 392:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1115              		.loc 1 392 0
 1116 068a FFF7FEFF 		bl	HAL_GetTick
 1117 068e C7F8F801 		str	r0, [r7, #504]
 393:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 394:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSI is disabled */
 395:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 1118              		.loc 1 395 0
 1119 0692 0AE0     		b	.L80
 1120              	.L91:
 396:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 397:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 1121              		.loc 1 397 0
 1122 0694 FFF7FEFF 		bl	HAL_GetTick
 1123 0698 0246     		mov	r2, r0
 1124 069a D7F8F831 		ldr	r3, [r7, #504]
 1125 069e D31A     		subs	r3, r2, r3
 1126 06a0 022B     		cmp	r3, #2
ARM GAS  /tmp/ccue1i6e.s 			page 38


 1127 06a2 02D9     		bls	.L80
 398:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 399:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1128              		.loc 1 399 0
 1129 06a4 0323     		movs	r3, #3
 1130 06a6 00F072BD 		b	.L19
 1131              	.L80:
 1132 06aa 0223     		movs	r3, #2
 1133 06ac C7F83431 		str	r3, [r7, #308]
 1134              	.LBB214:
 1135              	.LBB215:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1136              		.loc 2 531 0
 1137 06b0 D7F83431 		ldr	r3, [r7, #308]
 1138              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1139 06b4 93FAA3F3 		rbit r3, r3
 1140              	@ 0 "" 2
 1141              		.thumb
 1142 06b8 C7F83031 		str	r3, [r7, #304]
 1143              		.loc 2 544 0
 1144 06bc D7F83031 		ldr	r3, [r7, #304]
 1145              	.LBE215:
 1146              	.LBE214:
 395:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1147              		.loc 1 395 0
 1148 06c0 B3FA83F3 		clz	r3, r3
 1149 06c4 DBB2     		uxtb	r3, r3
 1150 06c6 43F02003 		orr	r3, r3, #32
 1151 06ca DBB2     		uxtb	r3, r3
 1152 06cc DBB2     		uxtb	r3, r3
 1153 06ce 5B09     		lsrs	r3, r3, #5
 1154 06d0 DBB2     		uxtb	r3, r3
 1155 06d2 012B     		cmp	r3, #1
 1156 06d4 02D1     		bne	.L82
 395:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1157              		.loc 1 395 0 is_stmt 0 discriminator 1
 1158 06d6 8E4B     		ldr	r3, .L201
 1159 06d8 1B68     		ldr	r3, [r3]
 1160 06da 33E0     		b	.L83
 1161              	.L82:
 1162 06dc 0223     		movs	r3, #2
 1163 06de C7F82C31 		str	r3, [r7, #300]
 1164              	.LBB216:
 1165              	.LBB217:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1166              		.loc 2 531 0 is_stmt 1 discriminator 2
 1167 06e2 D7F82C31 		ldr	r3, [r7, #300]
 1168              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1169 06e6 93FAA3F3 		rbit r3, r3
 1170              	@ 0 "" 2
 1171              		.thumb
 1172 06ea C7F82831 		str	r3, [r7, #296]
 1173              		.loc 2 544 0 discriminator 2
 1174 06ee D7F82831 		ldr	r3, [r7, #296]
 1175              	.LBE217:
 1176              	.LBE216:
 395:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
ARM GAS  /tmp/ccue1i6e.s 			page 39


 1177              		.loc 1 395 0 discriminator 2
 1178 06f2 B3FA83F3 		clz	r3, r3
 1179 06f6 DBB2     		uxtb	r3, r3
 1180 06f8 43F02003 		orr	r3, r3, #32
 1181 06fc DBB2     		uxtb	r3, r3
 1182 06fe DBB2     		uxtb	r3, r3
 1183 0700 5B09     		lsrs	r3, r3, #5
 1184 0702 DBB2     		uxtb	r3, r3
 1185 0704 022B     		cmp	r3, #2
 1186 0706 02D1     		bne	.L85
 395:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1187              		.loc 1 395 0 is_stmt 0 discriminator 4
 1188 0708 814B     		ldr	r3, .L201
 1189 070a 1B6A     		ldr	r3, [r3, #32]
 1190 070c 1AE0     		b	.L83
 1191              	.L85:
 1192 070e 0223     		movs	r3, #2
 1193 0710 C7F82431 		str	r3, [r7, #292]
 1194              	.LBB218:
 1195              	.LBB219:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1196              		.loc 2 531 0 is_stmt 1 discriminator 5
 1197 0714 D7F82431 		ldr	r3, [r7, #292]
 1198              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1199 0718 93FAA3F3 		rbit r3, r3
 1200              	@ 0 "" 2
 1201              		.thumb
 1202 071c C7F82031 		str	r3, [r7, #288]
 1203              		.loc 2 544 0 discriminator 5
 1204 0720 D7F82031 		ldr	r3, [r7, #288]
 1205              	.LBE219:
 1206              	.LBE218:
 395:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1207              		.loc 1 395 0 discriminator 5
 1208 0724 B3FA83F3 		clz	r3, r3
 1209 0728 DBB2     		uxtb	r3, r3
 1210 072a 43F02003 		orr	r3, r3, #32
 1211 072e DBB2     		uxtb	r3, r3
 1212 0730 DBB2     		uxtb	r3, r3
 1213 0732 5B09     		lsrs	r3, r3, #5
 1214 0734 DBB2     		uxtb	r3, r3
 1215 0736 042B     		cmp	r3, #4
 1216 0738 02D1     		bne	.L88
 395:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1217              		.loc 1 395 0 is_stmt 0 discriminator 7
 1218 073a 754B     		ldr	r3, .L201
 1219 073c 5B68     		ldr	r3, [r3, #4]
 1220 073e 01E0     		b	.L83
 1221              	.L88:
 395:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1222              		.loc 1 395 0 discriminator 8
 1223 0740 734B     		ldr	r3, .L201
 1224 0742 5B6A     		ldr	r3, [r3, #36]
 1225              	.L83:
 1226 0744 0222     		movs	r2, #2
 1227 0746 C7F81C21 		str	r2, [r7, #284]
 1228              	.LBB220:
ARM GAS  /tmp/ccue1i6e.s 			page 40


 1229              	.LBB221:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1230              		.loc 2 531 0 is_stmt 1 discriminator 12
 1231 074a D7F81C21 		ldr	r2, [r7, #284]
 1232              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1233 074e 92FAA2F2 		rbit r2, r2
 1234              	@ 0 "" 2
 1235              		.thumb
 1236 0752 C7F81821 		str	r2, [r7, #280]
 1237              		.loc 2 544 0 discriminator 12
 1238 0756 D7F81821 		ldr	r2, [r7, #280]
 1239              	.LBE221:
 1240              	.LBE220:
 395:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1241              		.loc 1 395 0 discriminator 12
 1242 075a B2FA82F2 		clz	r2, r2
 1243 075e D2B2     		uxtb	r2, r2
 1244 0760 42F02002 		orr	r2, r2, #32
 1245 0764 D2B2     		uxtb	r2, r2
 1246 0766 D2B2     		uxtb	r2, r2
 1247 0768 02F01F02 		and	r2, r2, #31
 1248 076c 0121     		movs	r1, #1
 1249 076e 01FA02F2 		lsl	r2, r1, r2
 1250 0772 1340     		ands	r3, r3, r2
 1251 0774 002B     		cmp	r3, #0
 1252 0776 8DD1     		bne	.L91
 1253              	.L49:
 400:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 401:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 402:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 403:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 404:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 405:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/ 
 406:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 1254              		.loc 1 406 0
 1255 0778 3B1D     		adds	r3, r7, #4
 1256 077a 1B68     		ldr	r3, [r3]
 1257 077c 1B68     		ldr	r3, [r3]
 1258 077e 03F00803 		and	r3, r3, #8
 1259 0782 002B     		cmp	r3, #0
 1260 0784 00F04081 		beq	.L92
 407:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 408:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 409:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 410:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 411:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSI State */
 412:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 1261              		.loc 1 412 0
 1262 0788 3B1D     		adds	r3, r7, #4
 1263 078a 1B68     		ldr	r3, [r3]
 1264 078c 9B69     		ldr	r3, [r3, #24]
 1265 078e 002B     		cmp	r3, #0
 1266 0790 00F09680 		beq	.L93
 1267 0794 0123     		movs	r3, #1
 1268 0796 C7F81431 		str	r3, [r7, #276]
 1269              	.LBB222:
 1270              	.LBB223:
ARM GAS  /tmp/ccue1i6e.s 			page 41


 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1271              		.loc 2 531 0
 1272 079a D7F81431 		ldr	r3, [r7, #276]
 1273              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1274 079e 93FAA3F3 		rbit r3, r3
 1275              	@ 0 "" 2
 1276              		.thumb
 1277 07a2 C7F81031 		str	r3, [r7, #272]
 1278              		.loc 2 544 0
 1279 07a6 D7F81031 		ldr	r3, [r7, #272]
 1280              	.LBE223:
 1281              	.LBE222:
 413:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 414:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 415:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 1282              		.loc 1 415 0
 1283 07aa B3FA83F3 		clz	r3, r3
 1284 07ae 1A46     		mov	r2, r3
 1285 07b0 584B     		ldr	r3, .L201+4
 1286 07b2 1344     		add	r3, r3, r2
 1287 07b4 9B00     		lsls	r3, r3, #2
 1288 07b6 1A46     		mov	r2, r3
 1289 07b8 0123     		movs	r3, #1
 1290 07ba 1360     		str	r3, [r2]
 416:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 417:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 418:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1291              		.loc 1 418 0
 1292 07bc FFF7FEFF 		bl	HAL_GetTick
 1293 07c0 C7F8F801 		str	r0, [r7, #504]
 419:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 420:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSI is ready */  
 421:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 1294              		.loc 1 421 0
 1295 07c4 0AE0     		b	.L95
 1296              	.L106:
 422:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 423:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 1297              		.loc 1 423 0
 1298 07c6 FFF7FEFF 		bl	HAL_GetTick
 1299 07ca 0246     		mov	r2, r0
 1300 07cc D7F8F831 		ldr	r3, [r7, #504]
 1301 07d0 D31A     		subs	r3, r2, r3
 1302 07d2 022B     		cmp	r3, #2
 1303 07d4 02D9     		bls	.L95
 424:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 425:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1304              		.loc 1 425 0
 1305 07d6 0323     		movs	r3, #3
 1306 07d8 00F0D9BC 		b	.L19
 1307              	.L95:
 1308 07dc 0223     		movs	r3, #2
 1309 07de C7F80C31 		str	r3, [r7, #268]
 1310              	.LBB224:
 1311              	.LBB225:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1312              		.loc 2 531 0
ARM GAS  /tmp/ccue1i6e.s 			page 42


 1313 07e2 D7F80C31 		ldr	r3, [r7, #268]
 1314              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1315 07e6 93FAA3F3 		rbit r3, r3
 1316              	@ 0 "" 2
 1317              		.thumb
 1318 07ea C7F80831 		str	r3, [r7, #264]
 1319              		.loc 2 544 0
 1320 07ee D7F80831 		ldr	r3, [r7, #264]
 1321              	.LBE225:
 1322              	.LBE224:
 421:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1323              		.loc 1 421 0
 1324 07f2 B3FA83F3 		clz	r3, r3
 1325 07f6 DBB2     		uxtb	r3, r3
 1326 07f8 43F06003 		orr	r3, r3, #96
 1327 07fc DBB2     		uxtb	r3, r3
 1328 07fe DBB2     		uxtb	r3, r3
 1329 0800 5B09     		lsrs	r3, r3, #5
 1330 0802 DBB2     		uxtb	r3, r3
 1331 0804 012B     		cmp	r3, #1
 1332 0806 02D1     		bne	.L97
 421:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1333              		.loc 1 421 0 is_stmt 0 discriminator 1
 1334 0808 414B     		ldr	r3, .L201
 1335 080a 1B68     		ldr	r3, [r3]
 1336 080c 39E0     		b	.L98
 1337              	.L97:
 1338 080e 0223     		movs	r3, #2
 1339 0810 C7F80431 		str	r3, [r7, #260]
 1340              	.LBB226:
 1341              	.LBB227:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1342              		.loc 2 531 0 is_stmt 1 discriminator 2
 1343 0814 D7F80431 		ldr	r3, [r7, #260]
 1344              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1345 0818 93FAA3F2 		rbit r2, r3
 1346              	@ 0 "" 2
 1347              		.thumb
 1348 081c 07F58073 		add	r3, r7, #256
 1349 0820 1A60     		str	r2, [r3]
 1350              		.loc 2 544 0 discriminator 2
 1351 0822 07F58073 		add	r3, r7, #256
 1352 0826 1B68     		ldr	r3, [r3]
 1353              	.LBE227:
 1354              	.LBE226:
 421:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1355              		.loc 1 421 0 discriminator 2
 1356 0828 B3FA83F3 		clz	r3, r3
 1357 082c DBB2     		uxtb	r3, r3
 1358 082e 43F06003 		orr	r3, r3, #96
 1359 0832 DBB2     		uxtb	r3, r3
 1360 0834 DBB2     		uxtb	r3, r3
 1361 0836 5B09     		lsrs	r3, r3, #5
 1362 0838 DBB2     		uxtb	r3, r3
 1363 083a 022B     		cmp	r3, #2
 1364 083c 02D1     		bne	.L100
 421:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
ARM GAS  /tmp/ccue1i6e.s 			page 43


 1365              		.loc 1 421 0 is_stmt 0 discriminator 4
 1366 083e 344B     		ldr	r3, .L201
 1367 0840 1B6A     		ldr	r3, [r3, #32]
 1368 0842 1EE0     		b	.L98
 1369              	.L100:
 1370 0844 07F1FC03 		add	r3, r7, #252
 1371 0848 0222     		movs	r2, #2
 1372 084a 1A60     		str	r2, [r3]
 1373              	.LBB228:
 1374              	.LBB229:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1375              		.loc 2 531 0 is_stmt 1 discriminator 5
 1376 084c 07F1FC03 		add	r3, r7, #252
 1377 0850 1B68     		ldr	r3, [r3]
 1378              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1379 0852 93FAA3F2 		rbit r2, r3
 1380              	@ 0 "" 2
 1381              		.thumb
 1382 0856 07F1F803 		add	r3, r7, #248
 1383 085a 1A60     		str	r2, [r3]
 1384              		.loc 2 544 0 discriminator 5
 1385 085c 07F1F803 		add	r3, r7, #248
 1386 0860 1B68     		ldr	r3, [r3]
 1387              	.LBE229:
 1388              	.LBE228:
 421:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1389              		.loc 1 421 0 discriminator 5
 1390 0862 B3FA83F3 		clz	r3, r3
 1391 0866 DBB2     		uxtb	r3, r3
 1392 0868 43F06003 		orr	r3, r3, #96
 1393 086c DBB2     		uxtb	r3, r3
 1394 086e DBB2     		uxtb	r3, r3
 1395 0870 5B09     		lsrs	r3, r3, #5
 1396 0872 DBB2     		uxtb	r3, r3
 1397 0874 042B     		cmp	r3, #4
 1398 0876 02D1     		bne	.L103
 421:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1399              		.loc 1 421 0 is_stmt 0 discriminator 7
 1400 0878 254B     		ldr	r3, .L201
 1401 087a 5B68     		ldr	r3, [r3, #4]
 1402 087c 01E0     		b	.L98
 1403              	.L103:
 421:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1404              		.loc 1 421 0 discriminator 8
 1405 087e 244B     		ldr	r3, .L201
 1406 0880 5B6A     		ldr	r3, [r3, #36]
 1407              	.L98:
 1408 0882 07F1F402 		add	r2, r7, #244
 1409 0886 0221     		movs	r1, #2
 1410 0888 1160     		str	r1, [r2]
 1411              	.LBB230:
 1412              	.LBB231:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1413              		.loc 2 531 0 is_stmt 1 discriminator 12
 1414 088a 07F1F402 		add	r2, r7, #244
 1415 088e 1268     		ldr	r2, [r2]
 1416              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/ccue1i6e.s 			page 44


 1417 0890 92FAA2F1 		rbit r1, r2
 1418              	@ 0 "" 2
 1419              		.thumb
 1420 0894 07F1F002 		add	r2, r7, #240
 1421 0898 1160     		str	r1, [r2]
 1422              		.loc 2 544 0 discriminator 12
 1423 089a 07F1F002 		add	r2, r7, #240
 1424 089e 1268     		ldr	r2, [r2]
 1425              	.LBE231:
 1426              	.LBE230:
 421:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1427              		.loc 1 421 0 discriminator 12
 1428 08a0 B2FA82F2 		clz	r2, r2
 1429 08a4 D2B2     		uxtb	r2, r2
 1430 08a6 42F06002 		orr	r2, r2, #96
 1431 08aa D2B2     		uxtb	r2, r2
 1432 08ac D2B2     		uxtb	r2, r2
 1433 08ae 02F01F02 		and	r2, r2, #31
 1434 08b2 0121     		movs	r1, #1
 1435 08b4 01FA02F2 		lsl	r2, r1, r2
 1436 08b8 1340     		ands	r3, r3, r2
 1437 08ba 002B     		cmp	r3, #0
 1438 08bc 83D0     		beq	.L106
 1439 08be A3E0     		b	.L92
 1440              	.L93:
 1441 08c0 07F1EC03 		add	r3, r7, #236
 1442 08c4 0122     		movs	r2, #1
 1443 08c6 1A60     		str	r2, [r3]
 1444              	.LBB232:
 1445              	.LBB233:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1446              		.loc 2 531 0
 1447 08c8 07F1EC03 		add	r3, r7, #236
 1448 08cc 1B68     		ldr	r3, [r3]
 1449              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1450 08ce 93FAA3F2 		rbit r2, r3
 1451              	@ 0 "" 2
 1452              		.thumb
 1453 08d2 07F1E803 		add	r3, r7, #232
 1454 08d6 1A60     		str	r2, [r3]
 1455              		.loc 2 544 0
 1456 08d8 07F1E803 		add	r3, r7, #232
 1457 08dc 1B68     		ldr	r3, [r3]
 1458              	.LBE233:
 1459              	.LBE232:
 426:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 427:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 428:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 429:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 430:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 431:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 432:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 1460              		.loc 1 432 0
 1461 08de B3FA83F3 		clz	r3, r3
 1462 08e2 1A46     		mov	r2, r3
 1463 08e4 0B4B     		ldr	r3, .L201+4
 1464 08e6 1344     		add	r3, r3, r2
ARM GAS  /tmp/ccue1i6e.s 			page 45


 1465 08e8 9B00     		lsls	r3, r3, #2
 1466 08ea 1A46     		mov	r2, r3
 1467 08ec 0023     		movs	r3, #0
 1468 08ee 1360     		str	r3, [r2]
 433:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 434:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 435:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1469              		.loc 1 435 0
 1470 08f0 FFF7FEFF 		bl	HAL_GetTick
 1471 08f4 C7F8F801 		str	r0, [r7, #504]
 436:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 437:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSI is disabled */  
 438:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 1472              		.loc 1 438 0
 1473 08f8 0EE0     		b	.L108
 1474              	.L119:
 439:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 440:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 1475              		.loc 1 440 0
 1476 08fa FFF7FEFF 		bl	HAL_GetTick
 1477 08fe 0246     		mov	r2, r0
 1478 0900 D7F8F831 		ldr	r3, [r7, #504]
 1479 0904 D31A     		subs	r3, r2, r3
 1480 0906 022B     		cmp	r3, #2
 1481 0908 06D9     		bls	.L108
 441:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 442:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1482              		.loc 1 442 0
 1483 090a 0323     		movs	r3, #3
 1484 090c 00F03FBC 		b	.L19
 1485              	.L202:
 1486              		.align	2
 1487              	.L201:
 1488 0910 00100240 		.word	1073876992
 1489 0914 20819010 		.word	277905696
 1490              	.L108:
 1491 0918 07F1E403 		add	r3, r7, #228
 1492 091c 0222     		movs	r2, #2
 1493 091e 1A60     		str	r2, [r3]
 1494              	.LBB234:
 1495              	.LBB235:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1496              		.loc 2 531 0
 1497 0920 07F1E403 		add	r3, r7, #228
 1498 0924 1B68     		ldr	r3, [r3]
 1499              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1500 0926 93FAA3F2 		rbit r2, r3
 1501              	@ 0 "" 2
 1502              		.thumb
 1503 092a 07F1E003 		add	r3, r7, #224
 1504 092e 1A60     		str	r2, [r3]
 1505              		.loc 2 544 0
 1506 0930 07F1E003 		add	r3, r7, #224
 1507 0934 1B68     		ldr	r3, [r3]
 1508              	.LBE235:
 1509              	.LBE234:
 438:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
ARM GAS  /tmp/ccue1i6e.s 			page 46


 1510              		.loc 1 438 0
 1511 0936 B3FA83F3 		clz	r3, r3
 1512 093a DBB2     		uxtb	r3, r3
 1513 093c 43F06003 		orr	r3, r3, #96
 1514 0940 DBB2     		uxtb	r3, r3
 1515 0942 DBB2     		uxtb	r3, r3
 1516 0944 5B09     		lsrs	r3, r3, #5
 1517 0946 DBB2     		uxtb	r3, r3
 1518 0948 012B     		cmp	r3, #1
 1519 094a 02D1     		bne	.L110
 438:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1520              		.loc 1 438 0 is_stmt 0 discriminator 1
 1521 094c A64B     		ldr	r3, .L203
 1522 094e 1B68     		ldr	r3, [r3]
 1523 0950 3BE0     		b	.L111
 1524              	.L110:
 1525 0952 07F1DC03 		add	r3, r7, #220
 1526 0956 0222     		movs	r2, #2
 1527 0958 1A60     		str	r2, [r3]
 1528              	.LBB236:
 1529              	.LBB237:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1530              		.loc 2 531 0 is_stmt 1 discriminator 2
 1531 095a 07F1DC03 		add	r3, r7, #220
 1532 095e 1B68     		ldr	r3, [r3]
 1533              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1534 0960 93FAA3F2 		rbit r2, r3
 1535              	@ 0 "" 2
 1536              		.thumb
 1537 0964 07F1D803 		add	r3, r7, #216
 1538 0968 1A60     		str	r2, [r3]
 1539              		.loc 2 544 0 discriminator 2
 1540 096a 07F1D803 		add	r3, r7, #216
 1541 096e 1B68     		ldr	r3, [r3]
 1542              	.LBE237:
 1543              	.LBE236:
 438:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1544              		.loc 1 438 0 discriminator 2
 1545 0970 B3FA83F3 		clz	r3, r3
 1546 0974 DBB2     		uxtb	r3, r3
 1547 0976 43F06003 		orr	r3, r3, #96
 1548 097a DBB2     		uxtb	r3, r3
 1549 097c DBB2     		uxtb	r3, r3
 1550 097e 5B09     		lsrs	r3, r3, #5
 1551 0980 DBB2     		uxtb	r3, r3
 1552 0982 022B     		cmp	r3, #2
 1553 0984 02D1     		bne	.L113
 438:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1554              		.loc 1 438 0 is_stmt 0 discriminator 4
 1555 0986 984B     		ldr	r3, .L203
 1556 0988 1B6A     		ldr	r3, [r3, #32]
 1557 098a 1EE0     		b	.L111
 1558              	.L113:
 1559 098c 07F1D403 		add	r3, r7, #212
 1560 0990 0222     		movs	r2, #2
 1561 0992 1A60     		str	r2, [r3]
 1562              	.LBB238:
ARM GAS  /tmp/ccue1i6e.s 			page 47


 1563              	.LBB239:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1564              		.loc 2 531 0 is_stmt 1 discriminator 5
 1565 0994 07F1D403 		add	r3, r7, #212
 1566 0998 1B68     		ldr	r3, [r3]
 1567              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1568 099a 93FAA3F2 		rbit r2, r3
 1569              	@ 0 "" 2
 1570              		.thumb
 1571 099e 07F1D003 		add	r3, r7, #208
 1572 09a2 1A60     		str	r2, [r3]
 1573              		.loc 2 544 0 discriminator 5
 1574 09a4 07F1D003 		add	r3, r7, #208
 1575 09a8 1B68     		ldr	r3, [r3]
 1576              	.LBE239:
 1577              	.LBE238:
 438:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1578              		.loc 1 438 0 discriminator 5
 1579 09aa B3FA83F3 		clz	r3, r3
 1580 09ae DBB2     		uxtb	r3, r3
 1581 09b0 43F06003 		orr	r3, r3, #96
 1582 09b4 DBB2     		uxtb	r3, r3
 1583 09b6 DBB2     		uxtb	r3, r3
 1584 09b8 5B09     		lsrs	r3, r3, #5
 1585 09ba DBB2     		uxtb	r3, r3
 1586 09bc 042B     		cmp	r3, #4
 1587 09be 02D1     		bne	.L116
 438:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1588              		.loc 1 438 0 is_stmt 0 discriminator 7
 1589 09c0 894B     		ldr	r3, .L203
 1590 09c2 5B68     		ldr	r3, [r3, #4]
 1591 09c4 01E0     		b	.L111
 1592              	.L116:
 438:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1593              		.loc 1 438 0 discriminator 8
 1594 09c6 884B     		ldr	r3, .L203
 1595 09c8 5B6A     		ldr	r3, [r3, #36]
 1596              	.L111:
 1597 09ca 07F1CC02 		add	r2, r7, #204
 1598 09ce 0221     		movs	r1, #2
 1599 09d0 1160     		str	r1, [r2]
 1600              	.LBB240:
 1601              	.LBB241:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1602              		.loc 2 531 0 is_stmt 1 discriminator 12
 1603 09d2 07F1CC02 		add	r2, r7, #204
 1604 09d6 1268     		ldr	r2, [r2]
 1605              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1606 09d8 92FAA2F1 		rbit r1, r2
 1607              	@ 0 "" 2
 1608              		.thumb
 1609 09dc 07F1C802 		add	r2, r7, #200
 1610 09e0 1160     		str	r1, [r2]
 1611              		.loc 2 544 0 discriminator 12
 1612 09e2 07F1C802 		add	r2, r7, #200
 1613 09e6 1268     		ldr	r2, [r2]
 1614              	.LBE241:
ARM GAS  /tmp/ccue1i6e.s 			page 48


 1615              	.LBE240:
 438:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1616              		.loc 1 438 0 discriminator 12
 1617 09e8 B2FA82F2 		clz	r2, r2
 1618 09ec D2B2     		uxtb	r2, r2
 1619 09ee 42F06002 		orr	r2, r2, #96
 1620 09f2 D2B2     		uxtb	r2, r2
 1621 09f4 D2B2     		uxtb	r2, r2
 1622 09f6 02F01F02 		and	r2, r2, #31
 1623 09fa 0121     		movs	r1, #1
 1624 09fc 01FA02F2 		lsl	r2, r1, r2
 1625 0a00 1340     		ands	r3, r3, r2
 1626 0a02 002B     		cmp	r3, #0
 1627 0a04 7FF479AF 		bne	.L119
 1628              	.L92:
 443:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 444:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 445:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 446:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 447:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/ 
 448:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 1629              		.loc 1 448 0
 1630 0a08 3B1D     		adds	r3, r7, #4
 1631 0a0a 1B68     		ldr	r3, [r3]
 1632 0a0c 1B68     		ldr	r3, [r3]
 1633 0a0e 03F00403 		and	r3, r3, #4
 1634 0a12 002B     		cmp	r3, #0
 1635 0a14 00F0A181 		beq	.L120
 1636              	.LBB242:
 449:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 450:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 1637              		.loc 1 450 0
 1638 0a18 0023     		movs	r3, #0
 1639 0a1a 87F8FF31 		strb	r3, [r7, #511]
 451:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 452:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 453:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 454:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 455:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 456:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 457:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 1640              		.loc 1 457 0
 1641 0a1e 724B     		ldr	r3, .L203
 1642 0a20 DB69     		ldr	r3, [r3, #28]
 1643 0a22 03F08053 		and	r3, r3, #268435456
 1644 0a26 002B     		cmp	r3, #0
 1645 0a28 12D1     		bne	.L121
 1646              	.LBB243:
 458:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 459:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 1647              		.loc 1 459 0
 1648 0a2a 6F4A     		ldr	r2, .L203
 1649 0a2c 6E4B     		ldr	r3, .L203
 1650 0a2e DB69     		ldr	r3, [r3, #28]
 1651 0a30 43F08053 		orr	r3, r3, #268435456
 1652 0a34 D361     		str	r3, [r2, #28]
 1653 0a36 6C4B     		ldr	r3, .L203
ARM GAS  /tmp/ccue1i6e.s 			page 49


 1654 0a38 DB69     		ldr	r3, [r3, #28]
 1655 0a3a 03F08052 		and	r2, r3, #268435456
 1656 0a3e 07F10C03 		add	r3, r7, #12
 1657 0a42 1A60     		str	r2, [r3]
 1658 0a44 07F10C03 		add	r3, r7, #12
 1659 0a48 1B68     		ldr	r3, [r3]
 1660              	.LBE243:
 460:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       pwrclkchanged = SET;
 1661              		.loc 1 460 0
 1662 0a4a 0123     		movs	r3, #1
 1663 0a4c 87F8FF31 		strb	r3, [r7, #511]
 1664              	.L121:
 461:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 462:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 463:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 1665              		.loc 1 463 0
 1666 0a50 664B     		ldr	r3, .L203+4
 1667 0a52 1B68     		ldr	r3, [r3]
 1668 0a54 03F48073 		and	r3, r3, #256
 1669 0a58 002B     		cmp	r3, #0
 1670 0a5a 1AD1     		bne	.L122
 464:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 465:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 466:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 1671              		.loc 1 466 0
 1672 0a5c 634A     		ldr	r2, .L203+4
 1673 0a5e 634B     		ldr	r3, .L203+4
 1674 0a60 1B68     		ldr	r3, [r3]
 1675 0a62 43F48073 		orr	r3, r3, #256
 1676 0a66 1360     		str	r3, [r2]
 467:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 468:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 469:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1677              		.loc 1 469 0
 1678 0a68 FFF7FEFF 		bl	HAL_GetTick
 1679 0a6c C7F8F801 		str	r0, [r7, #504]
 470:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 471:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 1680              		.loc 1 471 0
 1681 0a70 09E0     		b	.L123
 1682              	.L124:
 472:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 473:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 1683              		.loc 1 473 0
 1684 0a72 FFF7FEFF 		bl	HAL_GetTick
 1685 0a76 0246     		mov	r2, r0
 1686 0a78 D7F8F831 		ldr	r3, [r7, #504]
 1687 0a7c D31A     		subs	r3, r2, r3
 1688 0a7e 642B     		cmp	r3, #100
 1689 0a80 01D9     		bls	.L123
 474:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 475:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1690              		.loc 1 475 0
 1691 0a82 0323     		movs	r3, #3
 1692 0a84 83E3     		b	.L19
 1693              	.L123:
 471:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
ARM GAS  /tmp/ccue1i6e.s 			page 50


 1694              		.loc 1 471 0
 1695 0a86 594B     		ldr	r3, .L203+4
 1696 0a88 1B68     		ldr	r3, [r3]
 1697 0a8a 03F48073 		and	r3, r3, #256
 1698 0a8e 002B     		cmp	r3, #0
 1699 0a90 EFD0     		beq	.L124
 1700              	.L122:
 476:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 477:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 478:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 479:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 480:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 481:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 1701              		.loc 1 481 0
 1702 0a92 3B1D     		adds	r3, r7, #4
 1703 0a94 1B68     		ldr	r3, [r3]
 1704 0a96 DB68     		ldr	r3, [r3, #12]
 1705 0a98 012B     		cmp	r3, #1
 1706 0a9a 06D1     		bne	.L125
 1707              		.loc 1 481 0 is_stmt 0 discriminator 1
 1708 0a9c 524A     		ldr	r2, .L203
 1709 0a9e 524B     		ldr	r3, .L203
 1710 0aa0 1B6A     		ldr	r3, [r3, #32]
 1711 0aa2 43F00103 		orr	r3, r3, #1
 1712 0aa6 1362     		str	r3, [r2, #32]
 1713 0aa8 2FE0     		b	.L126
 1714              	.L125:
 1715              		.loc 1 481 0 discriminator 2
 1716 0aaa 3B1D     		adds	r3, r7, #4
 1717 0aac 1B68     		ldr	r3, [r3]
 1718 0aae DB68     		ldr	r3, [r3, #12]
 1719 0ab0 002B     		cmp	r3, #0
 1720 0ab2 0CD1     		bne	.L127
 1721              		.loc 1 481 0 discriminator 3
 1722 0ab4 4C4A     		ldr	r2, .L203
 1723 0ab6 4C4B     		ldr	r3, .L203
 1724 0ab8 1B6A     		ldr	r3, [r3, #32]
 1725 0aba 23F00103 		bic	r3, r3, #1
 1726 0abe 1362     		str	r3, [r2, #32]
 1727 0ac0 494A     		ldr	r2, .L203
 1728 0ac2 494B     		ldr	r3, .L203
 1729 0ac4 1B6A     		ldr	r3, [r3, #32]
 1730 0ac6 23F00403 		bic	r3, r3, #4
 1731 0aca 1362     		str	r3, [r2, #32]
 1732 0acc 1DE0     		b	.L126
 1733              	.L127:
 1734              		.loc 1 481 0 discriminator 4
 1735 0ace 3B1D     		adds	r3, r7, #4
 1736 0ad0 1B68     		ldr	r3, [r3]
 1737 0ad2 DB68     		ldr	r3, [r3, #12]
 1738 0ad4 052B     		cmp	r3, #5
 1739 0ad6 0CD1     		bne	.L128
 1740              		.loc 1 481 0 discriminator 5
 1741 0ad8 434A     		ldr	r2, .L203
 1742 0ada 434B     		ldr	r3, .L203
 1743 0adc 1B6A     		ldr	r3, [r3, #32]
 1744 0ade 43F00403 		orr	r3, r3, #4
ARM GAS  /tmp/ccue1i6e.s 			page 51


 1745 0ae2 1362     		str	r3, [r2, #32]
 1746 0ae4 404A     		ldr	r2, .L203
 1747 0ae6 404B     		ldr	r3, .L203
 1748 0ae8 1B6A     		ldr	r3, [r3, #32]
 1749 0aea 43F00103 		orr	r3, r3, #1
 1750 0aee 1362     		str	r3, [r2, #32]
 1751 0af0 0BE0     		b	.L126
 1752              	.L128:
 1753              		.loc 1 481 0 discriminator 6
 1754 0af2 3D4A     		ldr	r2, .L203
 1755 0af4 3C4B     		ldr	r3, .L203
 1756 0af6 1B6A     		ldr	r3, [r3, #32]
 1757 0af8 23F00103 		bic	r3, r3, #1
 1758 0afc 1362     		str	r3, [r2, #32]
 1759 0afe 3A4A     		ldr	r2, .L203
 1760 0b00 394B     		ldr	r3, .L203
 1761 0b02 1B6A     		ldr	r3, [r3, #32]
 1762 0b04 23F00403 		bic	r3, r3, #4
 1763 0b08 1362     		str	r3, [r2, #32]
 1764              	.L126:
 482:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 483:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 1765              		.loc 1 483 0 is_stmt 1
 1766 0b0a 3B1D     		adds	r3, r7, #4
 1767 0b0c 1B68     		ldr	r3, [r3]
 1768 0b0e DB68     		ldr	r3, [r3, #12]
 1769 0b10 002B     		cmp	r3, #0
 1770 0b12 00F08F80 		beq	.L129
 484:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 485:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 486:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1771              		.loc 1 486 0
 1772 0b16 FFF7FEFF 		bl	HAL_GetTick
 1773 0b1a C7F8F801 		str	r0, [r7, #504]
 487:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 488:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSE is ready */  
 489:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 1774              		.loc 1 489 0
 1775 0b1e 0BE0     		b	.L130
 1776              	.L141:
 490:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 491:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 1777              		.loc 1 491 0
 1778 0b20 FFF7FEFF 		bl	HAL_GetTick
 1779 0b24 0246     		mov	r2, r0
 1780 0b26 D7F8F831 		ldr	r3, [r7, #504]
 1781 0b2a D31A     		subs	r3, r2, r3
 1782 0b2c 41F28832 		movw	r2, #5000
 1783 0b30 9342     		cmp	r3, r2
 1784 0b32 01D9     		bls	.L130
 492:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 493:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1785              		.loc 1 493 0
 1786 0b34 0323     		movs	r3, #3
 1787 0b36 2AE3     		b	.L19
 1788              	.L130:
 1789 0b38 07F1C403 		add	r3, r7, #196
ARM GAS  /tmp/ccue1i6e.s 			page 52


 1790 0b3c 0222     		movs	r2, #2
 1791 0b3e 1A60     		str	r2, [r3]
 1792              	.LBB244:
 1793              	.LBB245:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1794              		.loc 2 531 0
 1795 0b40 07F1C403 		add	r3, r7, #196
 1796 0b44 1B68     		ldr	r3, [r3]
 1797              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1798 0b46 93FAA3F2 		rbit r2, r3
 1799              	@ 0 "" 2
 1800              		.thumb
 1801 0b4a 07F1C003 		add	r3, r7, #192
 1802 0b4e 1A60     		str	r2, [r3]
 1803              		.loc 2 544 0
 1804 0b50 07F1C003 		add	r3, r7, #192
 1805 0b54 1B68     		ldr	r3, [r3]
 1806              	.LBE245:
 1807              	.LBE244:
 489:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1808              		.loc 1 489 0
 1809 0b56 B3FA83F3 		clz	r3, r3
 1810 0b5a DBB2     		uxtb	r3, r3
 1811 0b5c 43F04003 		orr	r3, r3, #64
 1812 0b60 DBB2     		uxtb	r3, r3
 1813 0b62 DBB2     		uxtb	r3, r3
 1814 0b64 5B09     		lsrs	r3, r3, #5
 1815 0b66 DBB2     		uxtb	r3, r3
 1816 0b68 012B     		cmp	r3, #1
 1817 0b6a 02D1     		bne	.L132
 489:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1818              		.loc 1 489 0 is_stmt 0 discriminator 1
 1819 0b6c 1E4B     		ldr	r3, .L203
 1820 0b6e 1B68     		ldr	r3, [r3]
 1821 0b70 40E0     		b	.L133
 1822              	.L132:
 1823 0b72 07F1BC03 		add	r3, r7, #188
 1824 0b76 0222     		movs	r2, #2
 1825 0b78 1A60     		str	r2, [r3]
 1826              	.LBB246:
 1827              	.LBB247:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1828              		.loc 2 531 0 is_stmt 1 discriminator 2
 1829 0b7a 07F1BC03 		add	r3, r7, #188
 1830 0b7e 1B68     		ldr	r3, [r3]
 1831              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1832 0b80 93FAA3F2 		rbit r2, r3
 1833              	@ 0 "" 2
 1834              		.thumb
 1835 0b84 07F1B803 		add	r3, r7, #184
 1836 0b88 1A60     		str	r2, [r3]
 1837              		.loc 2 544 0 discriminator 2
 1838 0b8a 07F1B803 		add	r3, r7, #184
 1839 0b8e 1B68     		ldr	r3, [r3]
 1840              	.LBE247:
 1841              	.LBE246:
 489:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
ARM GAS  /tmp/ccue1i6e.s 			page 53


 1842              		.loc 1 489 0 discriminator 2
 1843 0b90 B3FA83F3 		clz	r3, r3
 1844 0b94 DBB2     		uxtb	r3, r3
 1845 0b96 43F04003 		orr	r3, r3, #64
 1846 0b9a DBB2     		uxtb	r3, r3
 1847 0b9c DBB2     		uxtb	r3, r3
 1848 0b9e 5B09     		lsrs	r3, r3, #5
 1849 0ba0 DBB2     		uxtb	r3, r3
 1850 0ba2 022B     		cmp	r3, #2
 1851 0ba4 02D1     		bne	.L135
 489:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1852              		.loc 1 489 0 is_stmt 0 discriminator 4
 1853 0ba6 104B     		ldr	r3, .L203
 1854 0ba8 1B6A     		ldr	r3, [r3, #32]
 1855 0baa 23E0     		b	.L133
 1856              	.L135:
 1857 0bac 07F1B403 		add	r3, r7, #180
 1858 0bb0 0222     		movs	r2, #2
 1859 0bb2 1A60     		str	r2, [r3]
 1860              	.LBB248:
 1861              	.LBB249:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1862              		.loc 2 531 0 is_stmt 1 discriminator 5
 1863 0bb4 07F1B403 		add	r3, r7, #180
 1864 0bb8 1B68     		ldr	r3, [r3]
 1865              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1866 0bba 93FAA3F2 		rbit r2, r3
 1867              	@ 0 "" 2
 1868              		.thumb
 1869 0bbe 07F1B003 		add	r3, r7, #176
 1870 0bc2 1A60     		str	r2, [r3]
 1871              		.loc 2 544 0 discriminator 5
 1872 0bc4 07F1B003 		add	r3, r7, #176
 1873 0bc8 1B68     		ldr	r3, [r3]
 1874              	.LBE249:
 1875              	.LBE248:
 489:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1876              		.loc 1 489 0 discriminator 5
 1877 0bca B3FA83F3 		clz	r3, r3
 1878 0bce DBB2     		uxtb	r3, r3
 1879 0bd0 43F04003 		orr	r3, r3, #64
 1880 0bd4 DBB2     		uxtb	r3, r3
 1881 0bd6 DBB2     		uxtb	r3, r3
 1882 0bd8 5B09     		lsrs	r3, r3, #5
 1883 0bda DBB2     		uxtb	r3, r3
 1884 0bdc 042B     		cmp	r3, #4
 1885 0bde 07D1     		bne	.L138
 489:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1886              		.loc 1 489 0 is_stmt 0 discriminator 7
 1887 0be0 014B     		ldr	r3, .L203
 1888 0be2 5B68     		ldr	r3, [r3, #4]
 1889 0be4 06E0     		b	.L133
 1890              	.L204:
 1891 0be6 00BF     		.align	2
 1892              	.L203:
 1893 0be8 00100240 		.word	1073876992
 1894 0bec 00700040 		.word	1073770496
ARM GAS  /tmp/ccue1i6e.s 			page 54


 1895              	.L138:
 489:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1896              		.loc 1 489 0 discriminator 8
 1897 0bf0 A54B     		ldr	r3, .L205
 1898 0bf2 5B6A     		ldr	r3, [r3, #36]
 1899              	.L133:
 1900 0bf4 07F1AC02 		add	r2, r7, #172
 1901 0bf8 0221     		movs	r1, #2
 1902 0bfa 1160     		str	r1, [r2]
 1903              	.LBB250:
 1904              	.LBB251:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1905              		.loc 2 531 0 is_stmt 1 discriminator 12
 1906 0bfc 07F1AC02 		add	r2, r7, #172
 1907 0c00 1268     		ldr	r2, [r2]
 1908              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1909 0c02 92FAA2F1 		rbit r1, r2
 1910              	@ 0 "" 2
 1911              		.thumb
 1912 0c06 07F1A802 		add	r2, r7, #168
 1913 0c0a 1160     		str	r1, [r2]
 1914              		.loc 2 544 0 discriminator 12
 1915 0c0c 07F1A802 		add	r2, r7, #168
 1916 0c10 1268     		ldr	r2, [r2]
 1917              	.LBE251:
 1918              	.LBE250:
 489:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1919              		.loc 1 489 0 discriminator 12
 1920 0c12 B2FA82F2 		clz	r2, r2
 1921 0c16 D2B2     		uxtb	r2, r2
 1922 0c18 42F04002 		orr	r2, r2, #64
 1923 0c1c D2B2     		uxtb	r2, r2
 1924 0c1e D2B2     		uxtb	r2, r2
 1925 0c20 02F01F02 		and	r2, r2, #31
 1926 0c24 0121     		movs	r1, #1
 1927 0c26 01FA02F2 		lsl	r2, r1, r2
 1928 0c2a 1340     		ands	r3, r3, r2
 1929 0c2c 002B     		cmp	r3, #0
 1930 0c2e 3FF477AF 		beq	.L141
 1931 0c32 88E0     		b	.L142
 1932              	.L129:
 494:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 495:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 496:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 497:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 498:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 499:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 500:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1933              		.loc 1 500 0
 1934 0c34 FFF7FEFF 		bl	HAL_GetTick
 1935 0c38 C7F8F801 		str	r0, [r7, #504]
 501:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 502:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSE is disabled */  
 503:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 1936              		.loc 1 503 0
 1937 0c3c 0BE0     		b	.L143
 1938              	.L154:
ARM GAS  /tmp/ccue1i6e.s 			page 55


 504:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 505:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 1939              		.loc 1 505 0
 1940 0c3e FFF7FEFF 		bl	HAL_GetTick
 1941 0c42 0246     		mov	r2, r0
 1942 0c44 D7F8F831 		ldr	r3, [r7, #504]
 1943 0c48 D31A     		subs	r3, r2, r3
 1944 0c4a 41F28832 		movw	r2, #5000
 1945 0c4e 9342     		cmp	r3, r2
 1946 0c50 01D9     		bls	.L143
 506:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 507:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1947              		.loc 1 507 0
 1948 0c52 0323     		movs	r3, #3
 1949 0c54 9BE2     		b	.L19
 1950              	.L143:
 1951 0c56 07F1A403 		add	r3, r7, #164
 1952 0c5a 0222     		movs	r2, #2
 1953 0c5c 1A60     		str	r2, [r3]
 1954              	.LBB252:
 1955              	.LBB253:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1956              		.loc 2 531 0
 1957 0c5e 07F1A403 		add	r3, r7, #164
 1958 0c62 1B68     		ldr	r3, [r3]
 1959              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1960 0c64 93FAA3F2 		rbit r2, r3
 1961              	@ 0 "" 2
 1962              		.thumb
 1963 0c68 07F1A003 		add	r3, r7, #160
 1964 0c6c 1A60     		str	r2, [r3]
 1965              		.loc 2 544 0
 1966 0c6e 07F1A003 		add	r3, r7, #160
 1967 0c72 1B68     		ldr	r3, [r3]
 1968              	.LBE253:
 1969              	.LBE252:
 503:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1970              		.loc 1 503 0
 1971 0c74 B3FA83F3 		clz	r3, r3
 1972 0c78 DBB2     		uxtb	r3, r3
 1973 0c7a 43F04003 		orr	r3, r3, #64
 1974 0c7e DBB2     		uxtb	r3, r3
 1975 0c80 DBB2     		uxtb	r3, r3
 1976 0c82 5B09     		lsrs	r3, r3, #5
 1977 0c84 DBB2     		uxtb	r3, r3
 1978 0c86 012B     		cmp	r3, #1
 1979 0c88 02D1     		bne	.L145
 503:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1980              		.loc 1 503 0 is_stmt 0 discriminator 1
 1981 0c8a 7F4B     		ldr	r3, .L205
 1982 0c8c 1B68     		ldr	r3, [r3]
 1983 0c8e 3BE0     		b	.L146
 1984              	.L145:
 1985 0c90 07F19C03 		add	r3, r7, #156
 1986 0c94 0222     		movs	r2, #2
 1987 0c96 1A60     		str	r2, [r3]
 1988              	.LBB254:
ARM GAS  /tmp/ccue1i6e.s 			page 56


 1989              	.LBB255:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1990              		.loc 2 531 0 is_stmt 1 discriminator 2
 1991 0c98 07F19C03 		add	r3, r7, #156
 1992 0c9c 1B68     		ldr	r3, [r3]
 1993              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1994 0c9e 93FAA3F2 		rbit r2, r3
 1995              	@ 0 "" 2
 1996              		.thumb
 1997 0ca2 07F19803 		add	r3, r7, #152
 1998 0ca6 1A60     		str	r2, [r3]
 1999              		.loc 2 544 0 discriminator 2
 2000 0ca8 07F19803 		add	r3, r7, #152
 2001 0cac 1B68     		ldr	r3, [r3]
 2002              	.LBE255:
 2003              	.LBE254:
 503:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2004              		.loc 1 503 0 discriminator 2
 2005 0cae B3FA83F3 		clz	r3, r3
 2006 0cb2 DBB2     		uxtb	r3, r3
 2007 0cb4 43F04003 		orr	r3, r3, #64
 2008 0cb8 DBB2     		uxtb	r3, r3
 2009 0cba DBB2     		uxtb	r3, r3
 2010 0cbc 5B09     		lsrs	r3, r3, #5
 2011 0cbe DBB2     		uxtb	r3, r3
 2012 0cc0 022B     		cmp	r3, #2
 2013 0cc2 02D1     		bne	.L148
 503:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2014              		.loc 1 503 0 is_stmt 0 discriminator 4
 2015 0cc4 704B     		ldr	r3, .L205
 2016 0cc6 1B6A     		ldr	r3, [r3, #32]
 2017 0cc8 1EE0     		b	.L146
 2018              	.L148:
 2019 0cca 07F19403 		add	r3, r7, #148
 2020 0cce 0222     		movs	r2, #2
 2021 0cd0 1A60     		str	r2, [r3]
 2022              	.LBB256:
 2023              	.LBB257:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2024              		.loc 2 531 0 is_stmt 1 discriminator 5
 2025 0cd2 07F19403 		add	r3, r7, #148
 2026 0cd6 1B68     		ldr	r3, [r3]
 2027              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2028 0cd8 93FAA3F2 		rbit r2, r3
 2029              	@ 0 "" 2
 2030              		.thumb
 2031 0cdc 07F19003 		add	r3, r7, #144
 2032 0ce0 1A60     		str	r2, [r3]
 2033              		.loc 2 544 0 discriminator 5
 2034 0ce2 07F19003 		add	r3, r7, #144
 2035 0ce6 1B68     		ldr	r3, [r3]
 2036              	.LBE257:
 2037              	.LBE256:
 503:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2038              		.loc 1 503 0 discriminator 5
 2039 0ce8 B3FA83F3 		clz	r3, r3
 2040 0cec DBB2     		uxtb	r3, r3
ARM GAS  /tmp/ccue1i6e.s 			page 57


 2041 0cee 43F04003 		orr	r3, r3, #64
 2042 0cf2 DBB2     		uxtb	r3, r3
 2043 0cf4 DBB2     		uxtb	r3, r3
 2044 0cf6 5B09     		lsrs	r3, r3, #5
 2045 0cf8 DBB2     		uxtb	r3, r3
 2046 0cfa 042B     		cmp	r3, #4
 2047 0cfc 02D1     		bne	.L151
 503:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2048              		.loc 1 503 0 is_stmt 0 discriminator 7
 2049 0cfe 624B     		ldr	r3, .L205
 2050 0d00 5B68     		ldr	r3, [r3, #4]
 2051 0d02 01E0     		b	.L146
 2052              	.L151:
 503:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2053              		.loc 1 503 0 discriminator 8
 2054 0d04 604B     		ldr	r3, .L205
 2055 0d06 5B6A     		ldr	r3, [r3, #36]
 2056              	.L146:
 2057 0d08 07F18C02 		add	r2, r7, #140
 2058 0d0c 0221     		movs	r1, #2
 2059 0d0e 1160     		str	r1, [r2]
 2060              	.LBB258:
 2061              	.LBB259:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2062              		.loc 2 531 0 is_stmt 1 discriminator 12
 2063 0d10 07F18C02 		add	r2, r7, #140
 2064 0d14 1268     		ldr	r2, [r2]
 2065              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2066 0d16 92FAA2F1 		rbit r1, r2
 2067              	@ 0 "" 2
 2068              		.thumb
 2069 0d1a 07F18802 		add	r2, r7, #136
 2070 0d1e 1160     		str	r1, [r2]
 2071              		.loc 2 544 0 discriminator 12
 2072 0d20 07F18802 		add	r2, r7, #136
 2073 0d24 1268     		ldr	r2, [r2]
 2074              	.LBE259:
 2075              	.LBE258:
 503:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2076              		.loc 1 503 0 discriminator 12
 2077 0d26 B2FA82F2 		clz	r2, r2
 2078 0d2a D2B2     		uxtb	r2, r2
 2079 0d2c 42F04002 		orr	r2, r2, #64
 2080 0d30 D2B2     		uxtb	r2, r2
 2081 0d32 D2B2     		uxtb	r2, r2
 2082 0d34 02F01F02 		and	r2, r2, #31
 2083 0d38 0121     		movs	r1, #1
 2084 0d3a 01FA02F2 		lsl	r2, r1, r2
 2085 0d3e 1340     		ands	r3, r3, r2
 2086 0d40 002B     		cmp	r3, #0
 2087 0d42 7FF47CAF 		bne	.L154
 2088              	.L142:
 508:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 509:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 510:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 511:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 512:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Require to disable power clock if necessary */
ARM GAS  /tmp/ccue1i6e.s 			page 58


 513:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(pwrclkchanged == SET)
 2089              		.loc 1 513 0
 2090 0d46 97F8FF31 		ldrb	r3, [r7, #511]	@ zero_extendqisi2
 2091 0d4a 012B     		cmp	r3, #1
 2092 0d4c 05D1     		bne	.L120
 514:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 515:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 2093              		.loc 1 515 0
 2094 0d4e 4E4A     		ldr	r2, .L205
 2095 0d50 4D4B     		ldr	r3, .L205
 2096 0d52 DB69     		ldr	r3, [r3, #28]
 2097 0d54 23F08053 		bic	r3, r3, #268435456
 2098 0d58 D361     		str	r3, [r2, #28]
 2099              	.L120:
 2100              	.LBE242:
 516:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 517:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 518:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 519:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 520:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 521:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 522:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 2101              		.loc 1 522 0
 2102 0d5a 3B1D     		adds	r3, r7, #4
 2103 0d5c 1B68     		ldr	r3, [r3]
 2104 0d5e DB69     		ldr	r3, [r3, #28]
 2105 0d60 002B     		cmp	r3, #0
 2106 0d62 00F01382 		beq	.L155
 523:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 524:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 525:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 2107              		.loc 1 525 0
 2108 0d66 484B     		ldr	r3, .L205
 2109 0d68 5B68     		ldr	r3, [r3, #4]
 2110 0d6a 03F00C03 		and	r3, r3, #12
 2111 0d6e 082B     		cmp	r3, #8
 2112 0d70 00F00882 		beq	.L156
 526:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     { 
 527:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 2113              		.loc 1 527 0
 2114 0d74 3B1D     		adds	r3, r7, #4
 2115 0d76 1B68     		ldr	r3, [r3]
 2116 0d78 DB69     		ldr	r3, [r3, #28]
 2117 0d7a 022B     		cmp	r3, #2
 2118 0d7c 40F05C81 		bne	.L157
 2119 0d80 07F18403 		add	r3, r7, #132
 2120 0d84 4FF08072 		mov	r2, #16777216
 2121 0d88 1A60     		str	r2, [r3]
 2122              	.LBB260:
 2123              	.LBB261:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2124              		.loc 2 531 0
 2125 0d8a 07F18403 		add	r3, r7, #132
 2126 0d8e 1B68     		ldr	r3, [r3]
 2127              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2128 0d90 93FAA3F2 		rbit r2, r3
 2129              	@ 0 "" 2
ARM GAS  /tmp/ccue1i6e.s 			page 59


 2130              		.thumb
 2131 0d94 07F18003 		add	r3, r7, #128
 2132 0d98 1A60     		str	r2, [r3]
 2133              		.loc 2 544 0
 2134 0d9a 07F18003 		add	r3, r7, #128
 2135 0d9e 1B68     		ldr	r3, [r3]
 2136              	.LBE261:
 2137              	.LBE260:
 528:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 529:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Check the parameters */
 530:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 531:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 532:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 533:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
 534:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 535:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 536:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the main PLL. */
 537:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 2138              		.loc 1 537 0
 2139 0da0 B3FA83F3 		clz	r3, r3
 2140 0da4 03F18453 		add	r3, r3, #276824064
 2141 0da8 03F58413 		add	r3, r3, #1081344
 2142 0dac 9B00     		lsls	r3, r3, #2
 2143 0dae 1A46     		mov	r2, r3
 2144 0db0 0023     		movs	r3, #0
 2145 0db2 1360     		str	r3, [r2]
 538:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 539:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 540:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 2146              		.loc 1 540 0
 2147 0db4 FFF7FEFF 		bl	HAL_GetTick
 2148 0db8 C7F8F801 		str	r0, [r7, #504]
 541:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 542:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 543:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 2149              		.loc 1 543 0
 2150 0dbc 09E0     		b	.L159
 2151              	.L170:
 544:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 545:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 2152              		.loc 1 545 0
 2153 0dbe FFF7FEFF 		bl	HAL_GetTick
 2154 0dc2 0246     		mov	r2, r0
 2155 0dc4 D7F8F831 		ldr	r3, [r7, #504]
 2156 0dc8 D31A     		subs	r3, r2, r3
 2157 0dca 022B     		cmp	r3, #2
 2158 0dcc 01D9     		bls	.L159
 546:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 547:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 2159              		.loc 1 547 0
 2160 0dce 0323     		movs	r3, #3
 2161 0dd0 DDE1     		b	.L19
 2162              	.L159:
 2163 0dd2 07F17C03 		add	r3, r7, #124
 2164 0dd6 4FF00072 		mov	r2, #33554432
 2165 0dda 1A60     		str	r2, [r3]
 2166              	.LBB262:
ARM GAS  /tmp/ccue1i6e.s 			page 60


 2167              	.LBB263:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2168              		.loc 2 531 0
 2169 0ddc 07F17C03 		add	r3, r7, #124
 2170 0de0 1B68     		ldr	r3, [r3]
 2171              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2172 0de2 93FAA3F2 		rbit r2, r3
 2173              	@ 0 "" 2
 2174              		.thumb
 2175 0de6 07F17803 		add	r3, r7, #120
 2176 0dea 1A60     		str	r2, [r3]
 2177              		.loc 2 544 0
 2178 0dec 07F17803 		add	r3, r7, #120
 2179 0df0 1B68     		ldr	r3, [r3]
 2180              	.LBE263:
 2181              	.LBE262:
 543:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2182              		.loc 1 543 0
 2183 0df2 B3FA83F3 		clz	r3, r3
 2184 0df6 DBB2     		uxtb	r3, r3
 2185 0df8 43F02003 		orr	r3, r3, #32
 2186 0dfc DBB2     		uxtb	r3, r3
 2187 0dfe DBB2     		uxtb	r3, r3
 2188 0e00 5B09     		lsrs	r3, r3, #5
 2189 0e02 DBB2     		uxtb	r3, r3
 2190 0e04 012B     		cmp	r3, #1
 2191 0e06 02D1     		bne	.L161
 543:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2192              		.loc 1 543 0 is_stmt 0 discriminator 1
 2193 0e08 1F4B     		ldr	r3, .L205
 2194 0e0a 1B68     		ldr	r3, [r3]
 2195 0e0c 40E0     		b	.L162
 2196              	.L161:
 2197 0e0e 07F17403 		add	r3, r7, #116
 2198 0e12 4FF00072 		mov	r2, #33554432
 2199 0e16 1A60     		str	r2, [r3]
 2200              	.LBB264:
 2201              	.LBB265:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2202              		.loc 2 531 0 is_stmt 1 discriminator 2
 2203 0e18 07F17403 		add	r3, r7, #116
 2204 0e1c 1B68     		ldr	r3, [r3]
 2205              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2206 0e1e 93FAA3F2 		rbit r2, r3
 2207              	@ 0 "" 2
 2208              		.thumb
 2209 0e22 07F17003 		add	r3, r7, #112
 2210 0e26 1A60     		str	r2, [r3]
 2211              		.loc 2 544 0 discriminator 2
 2212 0e28 07F17003 		add	r3, r7, #112
 2213 0e2c 1B68     		ldr	r3, [r3]
 2214              	.LBE265:
 2215              	.LBE264:
 543:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2216              		.loc 1 543 0 discriminator 2
 2217 0e2e B3FA83F3 		clz	r3, r3
 2218 0e32 DBB2     		uxtb	r3, r3
ARM GAS  /tmp/ccue1i6e.s 			page 61


 2219 0e34 43F02003 		orr	r3, r3, #32
 2220 0e38 DBB2     		uxtb	r3, r3
 2221 0e3a DBB2     		uxtb	r3, r3
 2222 0e3c 5B09     		lsrs	r3, r3, #5
 2223 0e3e DBB2     		uxtb	r3, r3
 2224 0e40 022B     		cmp	r3, #2
 2225 0e42 02D1     		bne	.L164
 543:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2226              		.loc 1 543 0 is_stmt 0 discriminator 4
 2227 0e44 104B     		ldr	r3, .L205
 2228 0e46 1B6A     		ldr	r3, [r3, #32]
 2229 0e48 22E0     		b	.L162
 2230              	.L164:
 2231 0e4a 07F16C03 		add	r3, r7, #108
 2232 0e4e 4FF00072 		mov	r2, #33554432
 2233 0e52 1A60     		str	r2, [r3]
 2234              	.LBB266:
 2235              	.LBB267:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2236              		.loc 2 531 0 is_stmt 1 discriminator 5
 2237 0e54 07F16C03 		add	r3, r7, #108
 2238 0e58 1B68     		ldr	r3, [r3]
 2239              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2240 0e5a 93FAA3F2 		rbit r2, r3
 2241              	@ 0 "" 2
 2242              		.thumb
 2243 0e5e 07F16803 		add	r3, r7, #104
 2244 0e62 1A60     		str	r2, [r3]
 2245              		.loc 2 544 0 discriminator 5
 2246 0e64 07F16803 		add	r3, r7, #104
 2247 0e68 1B68     		ldr	r3, [r3]
 2248              	.LBE267:
 2249              	.LBE266:
 543:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2250              		.loc 1 543 0 discriminator 5
 2251 0e6a B3FA83F3 		clz	r3, r3
 2252 0e6e DBB2     		uxtb	r3, r3
 2253 0e70 43F02003 		orr	r3, r3, #32
 2254 0e74 DBB2     		uxtb	r3, r3
 2255 0e76 DBB2     		uxtb	r3, r3
 2256 0e78 5B09     		lsrs	r3, r3, #5
 2257 0e7a DBB2     		uxtb	r3, r3
 2258 0e7c 042B     		cmp	r3, #4
 2259 0e7e 05D1     		bne	.L167
 543:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2260              		.loc 1 543 0 is_stmt 0 discriminator 7
 2261 0e80 014B     		ldr	r3, .L205
 2262 0e82 5B68     		ldr	r3, [r3, #4]
 2263 0e84 04E0     		b	.L162
 2264              	.L206:
 2265 0e86 00BF     		.align	2
 2266              	.L205:
 2267 0e88 00100240 		.word	1073876992
 2268              	.L167:
 543:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2269              		.loc 1 543 0 discriminator 8
 2270 0e8c BE4B     		ldr	r3, .L207
ARM GAS  /tmp/ccue1i6e.s 			page 62


 2271 0e8e 5B6A     		ldr	r3, [r3, #36]
 2272              	.L162:
 2273 0e90 07F16402 		add	r2, r7, #100
 2274 0e94 4FF00071 		mov	r1, #33554432
 2275 0e98 1160     		str	r1, [r2]
 2276              	.LBB268:
 2277              	.LBB269:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2278              		.loc 2 531 0 is_stmt 1 discriminator 12
 2279 0e9a 07F16402 		add	r2, r7, #100
 2280 0e9e 1268     		ldr	r2, [r2]
 2281              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2282 0ea0 92FAA2F1 		rbit r1, r2
 2283              	@ 0 "" 2
 2284              		.thumb
 2285 0ea4 07F16002 		add	r2, r7, #96
 2286 0ea8 1160     		str	r1, [r2]
 2287              		.loc 2 544 0 discriminator 12
 2288 0eaa 07F16002 		add	r2, r7, #96
 2289 0eae 1268     		ldr	r2, [r2]
 2290              	.LBE269:
 2291              	.LBE268:
 543:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2292              		.loc 1 543 0 discriminator 12
 2293 0eb0 B2FA82F2 		clz	r2, r2
 2294 0eb4 D2B2     		uxtb	r2, r2
 2295 0eb6 42F02002 		orr	r2, r2, #32
 2296 0eba D2B2     		uxtb	r2, r2
 2297 0ebc D2B2     		uxtb	r2, r2
 2298 0ebe 02F01F02 		and	r2, r2, #31
 2299 0ec2 0121     		movs	r1, #1
 2300 0ec4 01FA02F2 		lsl	r2, r1, r2
 2301 0ec8 1340     		ands	r3, r3, r2
 2302 0eca 002B     		cmp	r3, #0
 2303 0ecc 7FF477AF 		bne	.L170
 548:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 549:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 550:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 551:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 552:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Configure the main PLL clock source, predivider and multiplication factor. */
 553:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 554:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 555:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLMUL);
 556:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 557:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Configure the main PLL clock source and multiplication factor. */
 558:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 2304              		.loc 1 558 0
 2305 0ed0 AD48     		ldr	r0, .L207
 2306 0ed2 AD4B     		ldr	r3, .L207
 2307 0ed4 5B68     		ldr	r3, [r3, #4]
 2308 0ed6 23F47412 		bic	r2, r3, #3997696
 2309 0eda 3B1D     		adds	r3, r7, #4
 2310 0edc 1B68     		ldr	r3, [r3]
 2311 0ede 596A     		ldr	r1, [r3, #36]
 2312 0ee0 3B1D     		adds	r3, r7, #4
 2313 0ee2 1B68     		ldr	r3, [r3]
 2314 0ee4 1B6A     		ldr	r3, [r3, #32]
ARM GAS  /tmp/ccue1i6e.s 			page 63


 2315 0ee6 0B43     		orrs	r3, r3, r1
 2316 0ee8 1343     		orrs	r3, r3, r2
 2317 0eea 4360     		str	r3, [r0, #4]
 2318 0eec 07F15C03 		add	r3, r7, #92
 2319 0ef0 4FF08072 		mov	r2, #16777216
 2320 0ef4 1A60     		str	r2, [r3]
 2321              	.LBB270:
 2322              	.LBB271:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2323              		.loc 2 531 0
 2324 0ef6 07F15C03 		add	r3, r7, #92
 2325 0efa 1B68     		ldr	r3, [r3]
 2326              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2327 0efc 93FAA3F2 		rbit r2, r3
 2328              	@ 0 "" 2
 2329              		.thumb
 2330 0f00 07F15803 		add	r3, r7, #88
 2331 0f04 1A60     		str	r2, [r3]
 2332              		.loc 2 544 0
 2333 0f06 07F15803 		add	r3, r7, #88
 2334 0f0a 1B68     		ldr	r3, [r3]
 2335              	.LBE271:
 2336              	.LBE270:
 559:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                            RCC_OscInitStruct->PLL.PLLMUL);
 560:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
 561:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Enable the main PLL. */
 562:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 2337              		.loc 1 562 0
 2338 0f0c B3FA83F3 		clz	r3, r3
 2339 0f10 03F18453 		add	r3, r3, #276824064
 2340 0f14 03F58413 		add	r3, r3, #1081344
 2341 0f18 9B00     		lsls	r3, r3, #2
 2342 0f1a 1A46     		mov	r2, r3
 2343 0f1c 0123     		movs	r3, #1
 2344 0f1e 1360     		str	r3, [r2]
 563:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 564:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 565:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 2345              		.loc 1 565 0
 2346 0f20 FFF7FEFF 		bl	HAL_GetTick
 2347 0f24 C7F8F801 		str	r0, [r7, #504]
 566:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 567:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is ready */
 568:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 2348              		.loc 1 568 0
 2349 0f28 09E0     		b	.L172
 2350              	.L183:
 569:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 570:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 2351              		.loc 1 570 0
 2352 0f2a FFF7FEFF 		bl	HAL_GetTick
 2353 0f2e 0246     		mov	r2, r0
 2354 0f30 D7F8F831 		ldr	r3, [r7, #504]
 2355 0f34 D31A     		subs	r3, r2, r3
 2356 0f36 022B     		cmp	r3, #2
 2357 0f38 01D9     		bls	.L172
 571:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
ARM GAS  /tmp/ccue1i6e.s 			page 64


 572:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 2358              		.loc 1 572 0
 2359 0f3a 0323     		movs	r3, #3
 2360 0f3c 27E1     		b	.L19
 2361              	.L172:
 2362 0f3e 07F15403 		add	r3, r7, #84
 2363 0f42 4FF00072 		mov	r2, #33554432
 2364 0f46 1A60     		str	r2, [r3]
 2365              	.LBB272:
 2366              	.LBB273:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2367              		.loc 2 531 0
 2368 0f48 07F15403 		add	r3, r7, #84
 2369 0f4c 1B68     		ldr	r3, [r3]
 2370              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2371 0f4e 93FAA3F2 		rbit r2, r3
 2372              	@ 0 "" 2
 2373              		.thumb
 2374 0f52 07F15003 		add	r3, r7, #80
 2375 0f56 1A60     		str	r2, [r3]
 2376              		.loc 2 544 0
 2377 0f58 07F15003 		add	r3, r7, #80
 2378 0f5c 1B68     		ldr	r3, [r3]
 2379              	.LBE273:
 2380              	.LBE272:
 568:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2381              		.loc 1 568 0
 2382 0f5e B3FA83F3 		clz	r3, r3
 2383 0f62 DBB2     		uxtb	r3, r3
 2384 0f64 43F02003 		orr	r3, r3, #32
 2385 0f68 DBB2     		uxtb	r3, r3
 2386 0f6a DBB2     		uxtb	r3, r3
 2387 0f6c 5B09     		lsrs	r3, r3, #5
 2388 0f6e DBB2     		uxtb	r3, r3
 2389 0f70 012B     		cmp	r3, #1
 2390 0f72 02D1     		bne	.L174
 568:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2391              		.loc 1 568 0 is_stmt 0 discriminator 1
 2392 0f74 844B     		ldr	r3, .L207
 2393 0f76 1B68     		ldr	r3, [r3]
 2394 0f78 3DE0     		b	.L175
 2395              	.L174:
 2396 0f7a 07F14C03 		add	r3, r7, #76
 2397 0f7e 4FF00072 		mov	r2, #33554432
 2398 0f82 1A60     		str	r2, [r3]
 2399              	.LBB274:
 2400              	.LBB275:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2401              		.loc 2 531 0 is_stmt 1 discriminator 2
 2402 0f84 07F14C03 		add	r3, r7, #76
 2403 0f88 1B68     		ldr	r3, [r3]
 2404              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2405 0f8a 93FAA3F2 		rbit r2, r3
 2406              	@ 0 "" 2
 2407              		.thumb
 2408 0f8e 07F14803 		add	r3, r7, #72
 2409 0f92 1A60     		str	r2, [r3]
ARM GAS  /tmp/ccue1i6e.s 			page 65


 2410              		.loc 2 544 0 discriminator 2
 2411 0f94 07F14803 		add	r3, r7, #72
 2412 0f98 1B68     		ldr	r3, [r3]
 2413              	.LBE275:
 2414              	.LBE274:
 568:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2415              		.loc 1 568 0 discriminator 2
 2416 0f9a B3FA83F3 		clz	r3, r3
 2417 0f9e DBB2     		uxtb	r3, r3
 2418 0fa0 43F02003 		orr	r3, r3, #32
 2419 0fa4 DBB2     		uxtb	r3, r3
 2420 0fa6 DBB2     		uxtb	r3, r3
 2421 0fa8 5B09     		lsrs	r3, r3, #5
 2422 0faa DBB2     		uxtb	r3, r3
 2423 0fac 022B     		cmp	r3, #2
 2424 0fae 02D1     		bne	.L177
 568:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2425              		.loc 1 568 0 is_stmt 0 discriminator 4
 2426 0fb0 754B     		ldr	r3, .L207
 2427 0fb2 1B6A     		ldr	r3, [r3, #32]
 2428 0fb4 1FE0     		b	.L175
 2429              	.L177:
 2430 0fb6 07F14403 		add	r3, r7, #68
 2431 0fba 4FF00072 		mov	r2, #33554432
 2432 0fbe 1A60     		str	r2, [r3]
 2433              	.LBB276:
 2434              	.LBB277:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2435              		.loc 2 531 0 is_stmt 1 discriminator 5
 2436 0fc0 07F14403 		add	r3, r7, #68
 2437 0fc4 1B68     		ldr	r3, [r3]
 2438              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2439 0fc6 93FAA3F2 		rbit r2, r3
 2440              	@ 0 "" 2
 2441              		.thumb
 2442 0fca 07F14003 		add	r3, r7, #64
 2443 0fce 1A60     		str	r2, [r3]
 2444              		.loc 2 544 0 discriminator 5
 2445 0fd0 07F14003 		add	r3, r7, #64
 2446 0fd4 1B68     		ldr	r3, [r3]
 2447              	.LBE277:
 2448              	.LBE276:
 568:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2449              		.loc 1 568 0 discriminator 5
 2450 0fd6 B3FA83F3 		clz	r3, r3
 2451 0fda DBB2     		uxtb	r3, r3
 2452 0fdc 43F02003 		orr	r3, r3, #32
 2453 0fe0 DBB2     		uxtb	r3, r3
 2454 0fe2 DBB2     		uxtb	r3, r3
 2455 0fe4 5B09     		lsrs	r3, r3, #5
 2456 0fe6 DBB2     		uxtb	r3, r3
 2457 0fe8 042B     		cmp	r3, #4
 2458 0fea 02D1     		bne	.L180
 568:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2459              		.loc 1 568 0 is_stmt 0 discriminator 7
 2460 0fec 664B     		ldr	r3, .L207
 2461 0fee 5B68     		ldr	r3, [r3, #4]
ARM GAS  /tmp/ccue1i6e.s 			page 66


 2462 0ff0 01E0     		b	.L175
 2463              	.L180:
 568:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2464              		.loc 1 568 0 discriminator 8
 2465 0ff2 654B     		ldr	r3, .L207
 2466 0ff4 5B6A     		ldr	r3, [r3, #36]
 2467              	.L175:
 2468 0ff6 07F13C02 		add	r2, r7, #60
 2469 0ffa 4FF00071 		mov	r1, #33554432
 2470 0ffe 1160     		str	r1, [r2]
 2471              	.LBB278:
 2472              	.LBB279:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2473              		.loc 2 531 0 is_stmt 1 discriminator 12
 2474 1000 07F13C02 		add	r2, r7, #60
 2475 1004 1268     		ldr	r2, [r2]
 2476              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2477 1006 92FAA2F1 		rbit r1, r2
 2478              	@ 0 "" 2
 2479              		.thumb
 2480 100a 07F13802 		add	r2, r7, #56
 2481 100e 1160     		str	r1, [r2]
 2482              		.loc 2 544 0 discriminator 12
 2483 1010 07F13802 		add	r2, r7, #56
 2484 1014 1268     		ldr	r2, [r2]
 2485              	.LBE279:
 2486              	.LBE278:
 568:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2487              		.loc 1 568 0 discriminator 12
 2488 1016 B2FA82F2 		clz	r2, r2
 2489 101a D2B2     		uxtb	r2, r2
 2490 101c 42F02002 		orr	r2, r2, #32
 2491 1020 D2B2     		uxtb	r2, r2
 2492 1022 D2B2     		uxtb	r2, r2
 2493 1024 02F01F02 		and	r2, r2, #31
 2494 1028 0121     		movs	r1, #1
 2495 102a 01FA02F2 		lsl	r2, r1, r2
 2496 102e 1340     		ands	r3, r3, r2
 2497 1030 002B     		cmp	r3, #0
 2498 1032 3FF47AAF 		beq	.L183
 2499 1036 A9E0     		b	.L155
 2500              	.L157:
 2501 1038 07F13403 		add	r3, r7, #52
 2502 103c 4FF08072 		mov	r2, #16777216
 2503 1040 1A60     		str	r2, [r3]
 2504              	.LBB280:
 2505              	.LBB281:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2506              		.loc 2 531 0
 2507 1042 07F13403 		add	r3, r7, #52
 2508 1046 1B68     		ldr	r3, [r3]
 2509              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2510 1048 93FAA3F2 		rbit r2, r3
 2511              	@ 0 "" 2
 2512              		.thumb
 2513 104c 07F13003 		add	r3, r7, #48
 2514 1050 1A60     		str	r2, [r3]
ARM GAS  /tmp/ccue1i6e.s 			page 67


 2515              		.loc 2 544 0
 2516 1052 07F13003 		add	r3, r7, #48
 2517 1056 1B68     		ldr	r3, [r3]
 2518              	.LBE281:
 2519              	.LBE280:
 573:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 574:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 575:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 576:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 577:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 578:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the main PLL. */
 579:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 2520              		.loc 1 579 0
 2521 1058 B3FA83F3 		clz	r3, r3
 2522 105c 03F18453 		add	r3, r3, #276824064
 2523 1060 03F58413 		add	r3, r3, #1081344
 2524 1064 9B00     		lsls	r3, r3, #2
 2525 1066 1A46     		mov	r2, r3
 2526 1068 0023     		movs	r3, #0
 2527 106a 1360     		str	r3, [r2]
 580:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  
 581:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 582:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 2528              		.loc 1 582 0
 2529 106c FFF7FEFF 		bl	HAL_GetTick
 2530 1070 C7F8F801 		str	r0, [r7, #504]
 583:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 584:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is disabled */  
 585:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 2531              		.loc 1 585 0
 2532 1074 09E0     		b	.L185
 2533              	.L196:
 586:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 587:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 2534              		.loc 1 587 0
 2535 1076 FFF7FEFF 		bl	HAL_GetTick
 2536 107a 0246     		mov	r2, r0
 2537 107c D7F8F831 		ldr	r3, [r7, #504]
 2538 1080 D31A     		subs	r3, r2, r3
 2539 1082 022B     		cmp	r3, #2
 2540 1084 01D9     		bls	.L185
 588:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 589:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 2541              		.loc 1 589 0
 2542 1086 0323     		movs	r3, #3
 2543 1088 81E0     		b	.L19
 2544              	.L185:
 2545 108a 07F12C03 		add	r3, r7, #44
 2546 108e 4FF00072 		mov	r2, #33554432
 2547 1092 1A60     		str	r2, [r3]
 2548              	.LBB282:
 2549              	.LBB283:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2550              		.loc 2 531 0
 2551 1094 07F12C03 		add	r3, r7, #44
 2552 1098 1B68     		ldr	r3, [r3]
 2553              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/ccue1i6e.s 			page 68


 2554 109a 93FAA3F2 		rbit r2, r3
 2555              	@ 0 "" 2
 2556              		.thumb
 2557 109e 07F12803 		add	r3, r7, #40
 2558 10a2 1A60     		str	r2, [r3]
 2559              		.loc 2 544 0
 2560 10a4 07F12803 		add	r3, r7, #40
 2561 10a8 1B68     		ldr	r3, [r3]
 2562              	.LBE283:
 2563              	.LBE282:
 585:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2564              		.loc 1 585 0
 2565 10aa B3FA83F3 		clz	r3, r3
 2566 10ae DBB2     		uxtb	r3, r3
 2567 10b0 43F02003 		orr	r3, r3, #32
 2568 10b4 DBB2     		uxtb	r3, r3
 2569 10b6 DBB2     		uxtb	r3, r3
 2570 10b8 5B09     		lsrs	r3, r3, #5
 2571 10ba DBB2     		uxtb	r3, r3
 2572 10bc 012B     		cmp	r3, #1
 2573 10be 02D1     		bne	.L187
 585:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2574              		.loc 1 585 0 is_stmt 0 discriminator 1
 2575 10c0 314B     		ldr	r3, .L207
 2576 10c2 1B68     		ldr	r3, [r3]
 2577 10c4 3DE0     		b	.L188
 2578              	.L187:
 2579 10c6 07F12403 		add	r3, r7, #36
 2580 10ca 4FF00072 		mov	r2, #33554432
 2581 10ce 1A60     		str	r2, [r3]
 2582              	.LBB284:
 2583              	.LBB285:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2584              		.loc 2 531 0 is_stmt 1 discriminator 2
 2585 10d0 07F12403 		add	r3, r7, #36
 2586 10d4 1B68     		ldr	r3, [r3]
 2587              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2588 10d6 93FAA3F2 		rbit r2, r3
 2589              	@ 0 "" 2
 2590              		.thumb
 2591 10da 07F12003 		add	r3, r7, #32
 2592 10de 1A60     		str	r2, [r3]
 2593              		.loc 2 544 0 discriminator 2
 2594 10e0 07F12003 		add	r3, r7, #32
 2595 10e4 1B68     		ldr	r3, [r3]
 2596              	.LBE285:
 2597              	.LBE284:
 585:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2598              		.loc 1 585 0 discriminator 2
 2599 10e6 B3FA83F3 		clz	r3, r3
 2600 10ea DBB2     		uxtb	r3, r3
 2601 10ec 43F02003 		orr	r3, r3, #32
 2602 10f0 DBB2     		uxtb	r3, r3
 2603 10f2 DBB2     		uxtb	r3, r3
 2604 10f4 5B09     		lsrs	r3, r3, #5
 2605 10f6 DBB2     		uxtb	r3, r3
 2606 10f8 022B     		cmp	r3, #2
ARM GAS  /tmp/ccue1i6e.s 			page 69


 2607 10fa 02D1     		bne	.L190
 585:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2608              		.loc 1 585 0 is_stmt 0 discriminator 4
 2609 10fc 224B     		ldr	r3, .L207
 2610 10fe 1B6A     		ldr	r3, [r3, #32]
 2611 1100 1FE0     		b	.L188
 2612              	.L190:
 2613 1102 07F11C03 		add	r3, r7, #28
 2614 1106 4FF00072 		mov	r2, #33554432
 2615 110a 1A60     		str	r2, [r3]
 2616              	.LBB286:
 2617              	.LBB287:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2618              		.loc 2 531 0 is_stmt 1 discriminator 5
 2619 110c 07F11C03 		add	r3, r7, #28
 2620 1110 1B68     		ldr	r3, [r3]
 2621              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2622 1112 93FAA3F2 		rbit r2, r3
 2623              	@ 0 "" 2
 2624              		.thumb
 2625 1116 07F11803 		add	r3, r7, #24
 2626 111a 1A60     		str	r2, [r3]
 2627              		.loc 2 544 0 discriminator 5
 2628 111c 07F11803 		add	r3, r7, #24
 2629 1120 1B68     		ldr	r3, [r3]
 2630              	.LBE287:
 2631              	.LBE286:
 585:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2632              		.loc 1 585 0 discriminator 5
 2633 1122 B3FA83F3 		clz	r3, r3
 2634 1126 DBB2     		uxtb	r3, r3
 2635 1128 43F02003 		orr	r3, r3, #32
 2636 112c DBB2     		uxtb	r3, r3
 2637 112e DBB2     		uxtb	r3, r3
 2638 1130 5B09     		lsrs	r3, r3, #5
 2639 1132 DBB2     		uxtb	r3, r3
 2640 1134 042B     		cmp	r3, #4
 2641 1136 02D1     		bne	.L193
 585:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2642              		.loc 1 585 0 is_stmt 0 discriminator 7
 2643 1138 134B     		ldr	r3, .L207
 2644 113a 5B68     		ldr	r3, [r3, #4]
 2645 113c 01E0     		b	.L188
 2646              	.L193:
 585:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2647              		.loc 1 585 0 discriminator 8
 2648 113e 124B     		ldr	r3, .L207
 2649 1140 5B6A     		ldr	r3, [r3, #36]
 2650              	.L188:
 2651 1142 07F11402 		add	r2, r7, #20
 2652 1146 4FF00071 		mov	r1, #33554432
 2653 114a 1160     		str	r1, [r2]
 2654              	.LBB288:
 2655              	.LBB289:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2656              		.loc 2 531 0 is_stmt 1 discriminator 12
 2657 114c 07F11402 		add	r2, r7, #20
ARM GAS  /tmp/ccue1i6e.s 			page 70


 2658 1150 1268     		ldr	r2, [r2]
 2659              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2660 1152 92FAA2F1 		rbit r1, r2
 2661              	@ 0 "" 2
 2662              		.thumb
 2663 1156 07F11002 		add	r2, r7, #16
 2664 115a 1160     		str	r1, [r2]
 2665              		.loc 2 544 0 discriminator 12
 2666 115c 07F11002 		add	r2, r7, #16
 2667 1160 1268     		ldr	r2, [r2]
 2668              	.LBE289:
 2669              	.LBE288:
 585:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2670              		.loc 1 585 0 discriminator 12
 2671 1162 B2FA82F2 		clz	r2, r2
 2672 1166 D2B2     		uxtb	r2, r2
 2673 1168 42F02002 		orr	r2, r2, #32
 2674 116c D2B2     		uxtb	r2, r2
 2675 116e D2B2     		uxtb	r2, r2
 2676 1170 02F01F02 		and	r2, r2, #31
 2677 1174 0121     		movs	r1, #1
 2678 1176 01FA02F2 		lsl	r2, r1, r2
 2679 117a 1340     		ands	r3, r3, r2
 2680 117c 002B     		cmp	r3, #0
 2681 117e 7FF47AAF 		bne	.L196
 2682 1182 03E0     		b	.L155
 2683              	.L156:
 590:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 591:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 592:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 593:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 594:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 595:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 596:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 2684              		.loc 1 596 0
 2685 1184 0123     		movs	r3, #1
 2686 1186 02E0     		b	.L19
 2687              	.L208:
 2688              		.align	2
 2689              	.L207:
 2690 1188 00100240 		.word	1073876992
 2691              	.L155:
 597:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 598:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 599:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 600:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 2692              		.loc 1 600 0
 2693 118c 0023     		movs	r3, #0
 2694              	.L19:
 601:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2695              		.loc 1 601 0
 2696 118e 1846     		mov	r0, r3
 2697 1190 07F50077 		add	r7, r7, #512
 2698              	.LCFI7:
 2699              		.cfi_def_cfa_offset 8
 2700 1194 BD46     		mov	sp, r7
 2701              	.LCFI8:
ARM GAS  /tmp/ccue1i6e.s 			page 71


 2702              		.cfi_def_cfa_register 13
 2703              		@ sp needed
 2704 1196 80BD     		pop	{r7, pc}
 2705              		.cfi_endproc
 2706              	.LFE124:
 2708              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 2709              		.align	2
 2710              		.global	HAL_RCC_ClockConfig
 2711              		.thumb
 2712              		.thumb_func
 2714              	HAL_RCC_ClockConfig:
 2715              	.LFB125:
 602:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 603:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 604:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB buses clocks according to the specified 
 605:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 606:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 607:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 608:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  FLatency FLASH Latency                   
 609:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          The value of this parameter depend on device used within the same series
 610:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
 611:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         and updated by @ref HAL_RCC_GetHCLKFreq() function called within this function
 612:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 613:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 614:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         start-up from Reset, wake-up from STOP and STANDBY mode, or in case
 615:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 616:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 617:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 618:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 619:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         clock source is ready (clock stable after start-up delay or PLL locked). 
 620:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 621:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         occur when the clock source will be ready. 
 622:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
 623:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         currently used as system clock source.
 624:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 625:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 626:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 627:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2716              		.loc 1 627 0
 2717              		.cfi_startproc
 2718              		@ args = 0, pretend = 0, frame = 120
 2719              		@ frame_needed = 1, uses_anonymous_args = 0
 2720 0000 80B5     		push	{r7, lr}
 2721              	.LCFI9:
 2722              		.cfi_def_cfa_offset 8
 2723              		.cfi_offset 7, -8
 2724              		.cfi_offset 14, -4
 2725 0002 9EB0     		sub	sp, sp, #120
 2726              	.LCFI10:
 2727              		.cfi_def_cfa_offset 128
 2728 0004 00AF     		add	r7, sp, #0
 2729              	.LCFI11:
 2730              		.cfi_def_cfa_register 7
 2731 0006 7860     		str	r0, [r7, #4]
 2732 0008 3960     		str	r1, [r7]
 628:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0U;
 2733              		.loc 1 628 0
ARM GAS  /tmp/ccue1i6e.s 			page 72


 2734 000a 0023     		movs	r3, #0
 2735 000c 7B67     		str	r3, [r7, #116]
 629:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 630:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 631:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != NULL);
 632:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 633:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 634:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 635:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
 636:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   must be correctly programmed according to the frequency of the CPU clock 
 637:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     (HCLK) of the device. */
 638:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 639:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 640:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 2736              		.loc 1 640 0
 2737 000e A54B     		ldr	r3, .L259
 2738 0010 1B68     		ldr	r3, [r3]
 2739 0012 03F00702 		and	r2, r3, #7
 2740 0016 3B68     		ldr	r3, [r7]
 2741 0018 9A42     		cmp	r2, r3
 2742 001a 10D2     		bcs	.L210
 641:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 642:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 643:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 2743              		.loc 1 643 0
 2744 001c A149     		ldr	r1, .L259
 2745 001e A14B     		ldr	r3, .L259
 2746 0020 1B68     		ldr	r3, [r3]
 2747 0022 23F00702 		bic	r2, r3, #7
 2748 0026 3B68     		ldr	r3, [r7]
 2749 0028 1343     		orrs	r3, r3, r2
 2750 002a 0B60     		str	r3, [r1]
 644:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 645:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 646:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 647:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 2751              		.loc 1 647 0
 2752 002c 9D4B     		ldr	r3, .L259
 2753 002e 1B68     		ldr	r3, [r3]
 2754 0030 03F00702 		and	r2, r3, #7
 2755 0034 3B68     		ldr	r3, [r7]
 2756 0036 9A42     		cmp	r2, r3
 2757 0038 01D0     		beq	.L210
 648:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 649:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 2758              		.loc 1 649 0
 2759 003a 0123     		movs	r3, #1
 2760 003c D5E1     		b	.L211
 2761              	.L210:
 650:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 651:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 652:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 653:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 654:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 2762              		.loc 1 654 0
 2763 003e 7B68     		ldr	r3, [r7, #4]
 2764 0040 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccue1i6e.s 			page 73


 2765 0042 03F00203 		and	r3, r3, #2
 2766 0046 002B     		cmp	r3, #0
 2767 0048 08D0     		beq	.L212
 655:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 656:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 657:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 2768              		.loc 1 657 0
 2769 004a 9749     		ldr	r1, .L259+4
 2770 004c 964B     		ldr	r3, .L259+4
 2771 004e 5B68     		ldr	r3, [r3, #4]
 2772 0050 23F0F002 		bic	r2, r3, #240
 2773 0054 7B68     		ldr	r3, [r7, #4]
 2774 0056 9B68     		ldr	r3, [r3, #8]
 2775 0058 1343     		orrs	r3, r3, r2
 2776 005a 4B60     		str	r3, [r1, #4]
 2777              	.L212:
 658:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 659:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 660:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/ 
 661:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 2778              		.loc 1 661 0
 2779 005c 7B68     		ldr	r3, [r7, #4]
 2780 005e 1B68     		ldr	r3, [r3]
 2781 0060 03F00103 		and	r3, r3, #1
 2782 0064 002B     		cmp	r3, #0
 2783 0066 00F06D81 		beq	.L213
 662:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 663:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 664:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 665:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 666:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 2784              		.loc 1 666 0
 2785 006a 7B68     		ldr	r3, [r7, #4]
 2786 006c 5B68     		ldr	r3, [r3, #4]
 2787 006e 012B     		cmp	r3, #1
 2788 0070 5DD1     		bne	.L214
 2789 0072 4FF40033 		mov	r3, #131072
 2790 0076 3B67     		str	r3, [r7, #112]
 2791              	.LBB290:
 2792              	.LBB291:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2793              		.loc 2 531 0
 2794 0078 3B6F     		ldr	r3, [r7, #112]
 2795              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2796 007a 93FAA3F3 		rbit r3, r3
 2797              	@ 0 "" 2
 2798              		.thumb
 2799 007e FB66     		str	r3, [r7, #108]
 2800              		.loc 2 544 0
 2801 0080 FB6E     		ldr	r3, [r7, #108]
 2802              	.LBE291:
 2803              	.LBE290:
 667:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 668:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSE ready flag */  
 669:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 2804              		.loc 1 669 0
 2805 0082 B3FA83F3 		clz	r3, r3
ARM GAS  /tmp/ccue1i6e.s 			page 74


 2806 0086 DBB2     		uxtb	r3, r3
 2807 0088 43F02003 		orr	r3, r3, #32
 2808 008c DBB2     		uxtb	r3, r3
 2809 008e DBB2     		uxtb	r3, r3
 2810 0090 5B09     		lsrs	r3, r3, #5
 2811 0092 DBB2     		uxtb	r3, r3
 2812 0094 012B     		cmp	r3, #1
 2813 0096 02D1     		bne	.L216
 2814              		.loc 1 669 0 is_stmt 0 discriminator 1
 2815 0098 834B     		ldr	r3, .L259+4
 2816 009a 1B68     		ldr	r3, [r3]
 2817 009c 2DE0     		b	.L217
 2818              	.L216:
 2819 009e 4FF40033 		mov	r3, #131072
 2820 00a2 BB66     		str	r3, [r7, #104]
 2821              	.LBB292:
 2822              	.LBB293:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2823              		.loc 2 531 0 is_stmt 1 discriminator 2
 2824 00a4 BB6E     		ldr	r3, [r7, #104]
 2825              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2826 00a6 93FAA3F3 		rbit r3, r3
 2827              	@ 0 "" 2
 2828              		.thumb
 2829 00aa 7B66     		str	r3, [r7, #100]
 2830              		.loc 2 544 0 discriminator 2
 2831 00ac 7B6E     		ldr	r3, [r7, #100]
 2832              	.LBE293:
 2833              	.LBE292:
 2834              		.loc 1 669 0 discriminator 2
 2835 00ae B3FA83F3 		clz	r3, r3
 2836 00b2 DBB2     		uxtb	r3, r3
 2837 00b4 43F02003 		orr	r3, r3, #32
 2838 00b8 DBB2     		uxtb	r3, r3
 2839 00ba DBB2     		uxtb	r3, r3
 2840 00bc 5B09     		lsrs	r3, r3, #5
 2841 00be DBB2     		uxtb	r3, r3
 2842 00c0 022B     		cmp	r3, #2
 2843 00c2 02D1     		bne	.L219
 2844              		.loc 1 669 0 is_stmt 0 discriminator 4
 2845 00c4 784B     		ldr	r3, .L259+4
 2846 00c6 1B6A     		ldr	r3, [r3, #32]
 2847 00c8 17E0     		b	.L217
 2848              	.L219:
 2849 00ca 4FF40033 		mov	r3, #131072
 2850 00ce 3B66     		str	r3, [r7, #96]
 2851              	.LBB294:
 2852              	.LBB295:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2853              		.loc 2 531 0 is_stmt 1 discriminator 5
 2854 00d0 3B6E     		ldr	r3, [r7, #96]
 2855              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2856 00d2 93FAA3F3 		rbit r3, r3
 2857              	@ 0 "" 2
 2858              		.thumb
 2859 00d6 FB65     		str	r3, [r7, #92]
 2860              		.loc 2 544 0 discriminator 5
ARM GAS  /tmp/ccue1i6e.s 			page 75


 2861 00d8 FB6D     		ldr	r3, [r7, #92]
 2862              	.LBE295:
 2863              	.LBE294:
 2864              		.loc 1 669 0 discriminator 5
 2865 00da B3FA83F3 		clz	r3, r3
 2866 00de DBB2     		uxtb	r3, r3
 2867 00e0 43F02003 		orr	r3, r3, #32
 2868 00e4 DBB2     		uxtb	r3, r3
 2869 00e6 DBB2     		uxtb	r3, r3
 2870 00e8 5B09     		lsrs	r3, r3, #5
 2871 00ea DBB2     		uxtb	r3, r3
 2872 00ec 042B     		cmp	r3, #4
 2873 00ee 02D1     		bne	.L222
 2874              		.loc 1 669 0 is_stmt 0 discriminator 7
 2875 00f0 6D4B     		ldr	r3, .L259+4
 2876 00f2 5B68     		ldr	r3, [r3, #4]
 2877 00f4 01E0     		b	.L217
 2878              	.L222:
 2879              		.loc 1 669 0 discriminator 8
 2880 00f6 6C4B     		ldr	r3, .L259+4
 2881 00f8 5B6A     		ldr	r3, [r3, #36]
 2882              	.L217:
 2883 00fa 4FF40032 		mov	r2, #131072
 2884 00fe BA65     		str	r2, [r7, #88]
 2885              	.LBB296:
 2886              	.LBB297:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2887              		.loc 2 531 0 is_stmt 1 discriminator 12
 2888 0100 BA6D     		ldr	r2, [r7, #88]
 2889              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2890 0102 92FAA2F2 		rbit r2, r2
 2891              	@ 0 "" 2
 2892              		.thumb
 2893 0106 7A65     		str	r2, [r7, #84]
 2894              		.loc 2 544 0 discriminator 12
 2895 0108 7A6D     		ldr	r2, [r7, #84]
 2896              	.LBE297:
 2897              	.LBE296:
 2898              		.loc 1 669 0 discriminator 12
 2899 010a B2FA82F2 		clz	r2, r2
 2900 010e D2B2     		uxtb	r2, r2
 2901 0110 42F02002 		orr	r2, r2, #32
 2902 0114 D2B2     		uxtb	r2, r2
 2903 0116 D2B2     		uxtb	r2, r2
 2904 0118 02F01F02 		and	r2, r2, #31
 2905 011c 0121     		movs	r1, #1
 2906 011e 01FA02F2 		lsl	r2, r1, r2
 2907 0122 1340     		ands	r3, r3, r2
 2908 0124 002B     		cmp	r3, #0
 2909 0126 40F0C180 		bne	.L225
 670:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 671:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 2910              		.loc 1 671 0
 2911 012a 0123     		movs	r3, #1
 2912 012c 5DE1     		b	.L211
 2913              	.L214:
 672:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
ARM GAS  /tmp/ccue1i6e.s 			page 76


 673:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 674:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
 675:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 2914              		.loc 1 675 0
 2915 012e 7B68     		ldr	r3, [r7, #4]
 2916 0130 5B68     		ldr	r3, [r3, #4]
 2917 0132 022B     		cmp	r3, #2
 2918 0134 5CD1     		bne	.L226
 2919 0136 4FF00073 		mov	r3, #33554432
 2920 013a 3B65     		str	r3, [r7, #80]
 2921              	.LBB298:
 2922              	.LBB299:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2923              		.loc 2 531 0
 2924 013c 3B6D     		ldr	r3, [r7, #80]
 2925              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2926 013e 93FAA3F3 		rbit r3, r3
 2927              	@ 0 "" 2
 2928              		.thumb
 2929 0142 FB64     		str	r3, [r7, #76]
 2930              		.loc 2 544 0
 2931 0144 FB6C     		ldr	r3, [r7, #76]
 2932              	.LBE299:
 2933              	.LBE298:
 676:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 677:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the PLL ready flag */  
 678:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 2934              		.loc 1 678 0
 2935 0146 B3FA83F3 		clz	r3, r3
 2936 014a DBB2     		uxtb	r3, r3
 2937 014c 43F02003 		orr	r3, r3, #32
 2938 0150 DBB2     		uxtb	r3, r3
 2939 0152 DBB2     		uxtb	r3, r3
 2940 0154 5B09     		lsrs	r3, r3, #5
 2941 0156 DBB2     		uxtb	r3, r3
 2942 0158 012B     		cmp	r3, #1
 2943 015a 02D1     		bne	.L228
 2944              		.loc 1 678 0 is_stmt 0 discriminator 1
 2945 015c 524B     		ldr	r3, .L259+4
 2946 015e 1B68     		ldr	r3, [r3]
 2947 0160 2DE0     		b	.L229
 2948              	.L228:
 2949 0162 4FF00073 		mov	r3, #33554432
 2950 0166 BB64     		str	r3, [r7, #72]
 2951              	.LBB300:
 2952              	.LBB301:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2953              		.loc 2 531 0 is_stmt 1 discriminator 2
 2954 0168 BB6C     		ldr	r3, [r7, #72]
 2955              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2956 016a 93FAA3F3 		rbit r3, r3
 2957              	@ 0 "" 2
 2958              		.thumb
 2959 016e 7B64     		str	r3, [r7, #68]
 2960              		.loc 2 544 0 discriminator 2
 2961 0170 7B6C     		ldr	r3, [r7, #68]
 2962              	.LBE301:
ARM GAS  /tmp/ccue1i6e.s 			page 77


 2963              	.LBE300:
 2964              		.loc 1 678 0 discriminator 2
 2965 0172 B3FA83F3 		clz	r3, r3
 2966 0176 DBB2     		uxtb	r3, r3
 2967 0178 43F02003 		orr	r3, r3, #32
 2968 017c DBB2     		uxtb	r3, r3
 2969 017e DBB2     		uxtb	r3, r3
 2970 0180 5B09     		lsrs	r3, r3, #5
 2971 0182 DBB2     		uxtb	r3, r3
 2972 0184 022B     		cmp	r3, #2
 2973 0186 02D1     		bne	.L231
 2974              		.loc 1 678 0 is_stmt 0 discriminator 4
 2975 0188 474B     		ldr	r3, .L259+4
 2976 018a 1B6A     		ldr	r3, [r3, #32]
 2977 018c 17E0     		b	.L229
 2978              	.L231:
 2979 018e 4FF00073 		mov	r3, #33554432
 2980 0192 3B64     		str	r3, [r7, #64]
 2981              	.LBB302:
 2982              	.LBB303:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2983              		.loc 2 531 0 is_stmt 1 discriminator 5
 2984 0194 3B6C     		ldr	r3, [r7, #64]
 2985              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2986 0196 93FAA3F3 		rbit r3, r3
 2987              	@ 0 "" 2
 2988              		.thumb
 2989 019a FB63     		str	r3, [r7, #60]
 2990              		.loc 2 544 0 discriminator 5
 2991 019c FB6B     		ldr	r3, [r7, #60]
 2992              	.LBE303:
 2993              	.LBE302:
 2994              		.loc 1 678 0 discriminator 5
 2995 019e B3FA83F3 		clz	r3, r3
 2996 01a2 DBB2     		uxtb	r3, r3
 2997 01a4 43F02003 		orr	r3, r3, #32
 2998 01a8 DBB2     		uxtb	r3, r3
 2999 01aa DBB2     		uxtb	r3, r3
 3000 01ac 5B09     		lsrs	r3, r3, #5
 3001 01ae DBB2     		uxtb	r3, r3
 3002 01b0 042B     		cmp	r3, #4
 3003 01b2 02D1     		bne	.L234
 3004              		.loc 1 678 0 is_stmt 0 discriminator 7
 3005 01b4 3C4B     		ldr	r3, .L259+4
 3006 01b6 5B68     		ldr	r3, [r3, #4]
 3007 01b8 01E0     		b	.L229
 3008              	.L234:
 3009              		.loc 1 678 0 discriminator 8
 3010 01ba 3B4B     		ldr	r3, .L259+4
 3011 01bc 5B6A     		ldr	r3, [r3, #36]
 3012              	.L229:
 3013 01be 4FF00072 		mov	r2, #33554432
 3014 01c2 BA63     		str	r2, [r7, #56]
 3015              	.LBB304:
 3016              	.LBB305:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3017              		.loc 2 531 0 is_stmt 1 discriminator 12
ARM GAS  /tmp/ccue1i6e.s 			page 78


 3018 01c4 BA6B     		ldr	r2, [r7, #56]
 3019              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3020 01c6 92FAA2F2 		rbit r2, r2
 3021              	@ 0 "" 2
 3022              		.thumb
 3023 01ca 7A63     		str	r2, [r7, #52]
 3024              		.loc 2 544 0 discriminator 12
 3025 01cc 7A6B     		ldr	r2, [r7, #52]
 3026              	.LBE305:
 3027              	.LBE304:
 3028              		.loc 1 678 0 discriminator 12
 3029 01ce B2FA82F2 		clz	r2, r2
 3030 01d2 D2B2     		uxtb	r2, r2
 3031 01d4 42F02002 		orr	r2, r2, #32
 3032 01d8 D2B2     		uxtb	r2, r2
 3033 01da D2B2     		uxtb	r2, r2
 3034 01dc 02F01F02 		and	r2, r2, #31
 3035 01e0 0121     		movs	r1, #1
 3036 01e2 01FA02F2 		lsl	r2, r1, r2
 3037 01e6 1340     		ands	r3, r3, r2
 3038 01e8 002B     		cmp	r3, #0
 3039 01ea 5FD1     		bne	.L225
 679:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 680:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 3040              		.loc 1 680 0
 3041 01ec 0123     		movs	r3, #1
 3042 01ee FCE0     		b	.L211
 3043              	.L226:
 3044 01f0 0223     		movs	r3, #2
 3045 01f2 3B63     		str	r3, [r7, #48]
 3046              	.LBB306:
 3047              	.LBB307:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3048              		.loc 2 531 0
 3049 01f4 3B6B     		ldr	r3, [r7, #48]
 3050              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3051 01f6 93FAA3F3 		rbit r3, r3
 3052              	@ 0 "" 2
 3053              		.thumb
 3054 01fa FB62     		str	r3, [r7, #44]
 3055              		.loc 2 544 0
 3056 01fc FB6A     		ldr	r3, [r7, #44]
 3057              	.LBE307:
 3058              	.LBE306:
 681:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 682:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 683:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 684:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 685:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 686:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSI ready flag */  
 687:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 3059              		.loc 1 687 0
 3060 01fe B3FA83F3 		clz	r3, r3
 3061 0202 DBB2     		uxtb	r3, r3
 3062 0204 43F02003 		orr	r3, r3, #32
 3063 0208 DBB2     		uxtb	r3, r3
 3064 020a DBB2     		uxtb	r3, r3
ARM GAS  /tmp/ccue1i6e.s 			page 79


 3065 020c 5B09     		lsrs	r3, r3, #5
 3066 020e DBB2     		uxtb	r3, r3
 3067 0210 012B     		cmp	r3, #1
 3068 0212 02D1     		bne	.L238
 3069              		.loc 1 687 0 is_stmt 0 discriminator 1
 3070 0214 244B     		ldr	r3, .L259+4
 3071 0216 1B68     		ldr	r3, [r3]
 3072 0218 2BE0     		b	.L239
 3073              	.L238:
 3074 021a 0223     		movs	r3, #2
 3075 021c BB62     		str	r3, [r7, #40]
 3076              	.LBB308:
 3077              	.LBB309:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3078              		.loc 2 531 0 is_stmt 1 discriminator 2
 3079 021e BB6A     		ldr	r3, [r7, #40]
 3080              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3081 0220 93FAA3F3 		rbit r3, r3
 3082              	@ 0 "" 2
 3083              		.thumb
 3084 0224 7B62     		str	r3, [r7, #36]
 3085              		.loc 2 544 0 discriminator 2
 3086 0226 7B6A     		ldr	r3, [r7, #36]
 3087              	.LBE309:
 3088              	.LBE308:
 3089              		.loc 1 687 0 discriminator 2
 3090 0228 B3FA83F3 		clz	r3, r3
 3091 022c DBB2     		uxtb	r3, r3
 3092 022e 43F02003 		orr	r3, r3, #32
 3093 0232 DBB2     		uxtb	r3, r3
 3094 0234 DBB2     		uxtb	r3, r3
 3095 0236 5B09     		lsrs	r3, r3, #5
 3096 0238 DBB2     		uxtb	r3, r3
 3097 023a 022B     		cmp	r3, #2
 3098 023c 02D1     		bne	.L241
 3099              		.loc 1 687 0 is_stmt 0 discriminator 4
 3100 023e 1A4B     		ldr	r3, .L259+4
 3101 0240 1B6A     		ldr	r3, [r3, #32]
 3102 0242 16E0     		b	.L239
 3103              	.L241:
 3104 0244 0223     		movs	r3, #2
 3105 0246 3B62     		str	r3, [r7, #32]
 3106              	.LBB310:
 3107              	.LBB311:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3108              		.loc 2 531 0 is_stmt 1 discriminator 5
 3109 0248 3B6A     		ldr	r3, [r7, #32]
 3110              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3111 024a 93FAA3F3 		rbit r3, r3
 3112              	@ 0 "" 2
 3113              		.thumb
 3114 024e FB61     		str	r3, [r7, #28]
 3115              		.loc 2 544 0 discriminator 5
 3116 0250 FB69     		ldr	r3, [r7, #28]
 3117              	.LBE311:
 3118              	.LBE310:
 3119              		.loc 1 687 0 discriminator 5
ARM GAS  /tmp/ccue1i6e.s 			page 80


 3120 0252 B3FA83F3 		clz	r3, r3
 3121 0256 DBB2     		uxtb	r3, r3
 3122 0258 43F02003 		orr	r3, r3, #32
 3123 025c DBB2     		uxtb	r3, r3
 3124 025e DBB2     		uxtb	r3, r3
 3125 0260 5B09     		lsrs	r3, r3, #5
 3126 0262 DBB2     		uxtb	r3, r3
 3127 0264 042B     		cmp	r3, #4
 3128 0266 02D1     		bne	.L244
 3129              		.loc 1 687 0 is_stmt 0 discriminator 7
 3130 0268 0F4B     		ldr	r3, .L259+4
 3131 026a 5B68     		ldr	r3, [r3, #4]
 3132 026c 01E0     		b	.L239
 3133              	.L244:
 3134              		.loc 1 687 0 discriminator 8
 3135 026e 0E4B     		ldr	r3, .L259+4
 3136 0270 5B6A     		ldr	r3, [r3, #36]
 3137              	.L239:
 3138 0272 0222     		movs	r2, #2
 3139 0274 BA61     		str	r2, [r7, #24]
 3140              	.LBB312:
 3141              	.LBB313:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3142              		.loc 2 531 0 is_stmt 1 discriminator 12
 3143 0276 BA69     		ldr	r2, [r7, #24]
 3144              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3145 0278 92FAA2F2 		rbit r2, r2
 3146              	@ 0 "" 2
 3147              		.thumb
 3148 027c 7A61     		str	r2, [r7, #20]
 3149              		.loc 2 544 0 discriminator 12
 3150 027e 7A69     		ldr	r2, [r7, #20]
 3151              	.LBE313:
 3152              	.LBE312:
 3153              		.loc 1 687 0 discriminator 12
 3154 0280 B2FA82F2 		clz	r2, r2
 3155 0284 D2B2     		uxtb	r2, r2
 3156 0286 42F02002 		orr	r2, r2, #32
 3157 028a D2B2     		uxtb	r2, r2
 3158 028c D2B2     		uxtb	r2, r2
 3159 028e 02F01F02 		and	r2, r2, #31
 3160 0292 0121     		movs	r1, #1
 3161 0294 01FA02F2 		lsl	r2, r1, r2
 3162 0298 1340     		ands	r3, r3, r2
 3163 029a 002B     		cmp	r3, #0
 3164 029c 06D1     		bne	.L225
 688:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 689:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 3165              		.loc 1 689 0
 3166 029e 0123     		movs	r3, #1
 3167 02a0 A3E0     		b	.L211
 3168              	.L260:
 3169 02a2 00BF     		.align	2
 3170              	.L259:
 3171 02a4 00200240 		.word	1073881088
 3172 02a8 00100240 		.word	1073876992
 3173              	.L225:
ARM GAS  /tmp/ccue1i6e.s 			page 81


 690:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 691:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 692:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 3174              		.loc 1 692 0
 3175 02ac 5149     		ldr	r1, .L261
 3176 02ae 514B     		ldr	r3, .L261
 3177 02b0 5B68     		ldr	r3, [r3, #4]
 3178 02b2 23F00302 		bic	r2, r3, #3
 3179 02b6 7B68     		ldr	r3, [r7, #4]
 3180 02b8 5B68     		ldr	r3, [r3, #4]
 3181 02ba 1343     		orrs	r3, r3, r2
 3182 02bc 4B60     		str	r3, [r1, #4]
 693:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 694:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Get Start Tick */
 695:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 3183              		.loc 1 695 0
 3184 02be FFF7FEFF 		bl	HAL_GetTick
 3185 02c2 7867     		str	r0, [r7, #116]
 696:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 697:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 3186              		.loc 1 697 0
 3187 02c4 7B68     		ldr	r3, [r7, #4]
 3188 02c6 5B68     		ldr	r3, [r3, #4]
 3189 02c8 012B     		cmp	r3, #1
 3190 02ca 12D1     		bne	.L247
 698:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 699:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 3191              		.loc 1 699 0
 3192 02cc 0AE0     		b	.L248
 3193              	.L249:
 700:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 701:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 3194              		.loc 1 701 0
 3195 02ce FFF7FEFF 		bl	HAL_GetTick
 3196 02d2 0246     		mov	r2, r0
 3197 02d4 7B6F     		ldr	r3, [r7, #116]
 3198 02d6 D31A     		subs	r3, r2, r3
 3199 02d8 41F28832 		movw	r2, #5000
 3200 02dc 9342     		cmp	r3, r2
 3201 02de 01D9     		bls	.L248
 702:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 703:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 3202              		.loc 1 703 0
 3203 02e0 0323     		movs	r3, #3
 3204 02e2 82E0     		b	.L211
 3205              	.L248:
 699:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 3206              		.loc 1 699 0
 3207 02e4 434B     		ldr	r3, .L261
 3208 02e6 5B68     		ldr	r3, [r3, #4]
 3209 02e8 03F00C03 		and	r3, r3, #12
 3210 02ec 042B     		cmp	r3, #4
 3211 02ee EED1     		bne	.L249
 3212 02f0 28E0     		b	.L213
 3213              	.L247:
 704:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 705:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
ARM GAS  /tmp/ccue1i6e.s 			page 82


 706:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 707:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 3214              		.loc 1 707 0
 3215 02f2 7B68     		ldr	r3, [r7, #4]
 3216 02f4 5B68     		ldr	r3, [r3, #4]
 3217 02f6 022B     		cmp	r3, #2
 3218 02f8 12D1     		bne	.L250
 708:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 709:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 3219              		.loc 1 709 0
 3220 02fa 0AE0     		b	.L251
 3221              	.L252:
 710:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 711:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 3222              		.loc 1 711 0
 3223 02fc FFF7FEFF 		bl	HAL_GetTick
 3224 0300 0246     		mov	r2, r0
 3225 0302 7B6F     		ldr	r3, [r7, #116]
 3226 0304 D31A     		subs	r3, r2, r3
 3227 0306 41F28832 		movw	r2, #5000
 3228 030a 9342     		cmp	r3, r2
 3229 030c 01D9     		bls	.L251
 712:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 713:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 3230              		.loc 1 713 0
 3231 030e 0323     		movs	r3, #3
 3232 0310 6BE0     		b	.L211
 3233              	.L251:
 709:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 3234              		.loc 1 709 0
 3235 0312 384B     		ldr	r3, .L261
 3236 0314 5B68     		ldr	r3, [r3, #4]
 3237 0316 03F00C03 		and	r3, r3, #12
 3238 031a 082B     		cmp	r3, #8
 3239 031c EED1     		bne	.L252
 3240 031e 11E0     		b	.L213
 3241              	.L250:
 714:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 715:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 716:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 717:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 718:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 719:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 3242              		.loc 1 719 0
 3243 0320 0AE0     		b	.L253
 3244              	.L254:
 720:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 721:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 3245              		.loc 1 721 0
 3246 0322 FFF7FEFF 		bl	HAL_GetTick
 3247 0326 0246     		mov	r2, r0
 3248 0328 7B6F     		ldr	r3, [r7, #116]
 3249 032a D31A     		subs	r3, r2, r3
 3250 032c 41F28832 		movw	r2, #5000
 3251 0330 9342     		cmp	r3, r2
 3252 0332 01D9     		bls	.L253
 722:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
ARM GAS  /tmp/ccue1i6e.s 			page 83


 723:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 3253              		.loc 1 723 0
 3254 0334 0323     		movs	r3, #3
 3255 0336 58E0     		b	.L211
 3256              	.L253:
 719:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 3257              		.loc 1 719 0
 3258 0338 2E4B     		ldr	r3, .L261
 3259 033a 5B68     		ldr	r3, [r3, #4]
 3260 033c 03F00C03 		and	r3, r3, #12
 3261 0340 002B     		cmp	r3, #0
 3262 0342 EED1     		bne	.L254
 3263              	.L213:
 724:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 725:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 726:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }      
 727:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }    
 728:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 729:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 3264              		.loc 1 729 0
 3265 0344 2C4B     		ldr	r3, .L261+4
 3266 0346 1B68     		ldr	r3, [r3]
 3267 0348 03F00702 		and	r2, r3, #7
 3268 034c 3B68     		ldr	r3, [r7]
 3269 034e 9A42     		cmp	r2, r3
 3270 0350 10D9     		bls	.L255
 730:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 731:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 732:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 3271              		.loc 1 732 0
 3272 0352 2949     		ldr	r1, .L261+4
 3273 0354 284B     		ldr	r3, .L261+4
 3274 0356 1B68     		ldr	r3, [r3]
 3275 0358 23F00702 		bic	r2, r3, #7
 3276 035c 3B68     		ldr	r3, [r7]
 3277 035e 1343     		orrs	r3, r3, r2
 3278 0360 0B60     		str	r3, [r1]
 733:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 734:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 735:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 736:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 3279              		.loc 1 736 0
 3280 0362 254B     		ldr	r3, .L261+4
 3281 0364 1B68     		ldr	r3, [r3]
 3282 0366 03F00702 		and	r2, r3, #7
 3283 036a 3B68     		ldr	r3, [r7]
 3284 036c 9A42     		cmp	r2, r3
 3285 036e 01D0     		beq	.L255
 737:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 738:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 3286              		.loc 1 738 0
 3287 0370 0123     		movs	r3, #1
 3288 0372 3AE0     		b	.L211
 3289              	.L255:
 739:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 740:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }    
 741:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
ARM GAS  /tmp/ccue1i6e.s 			page 84


 742:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/ 
 743:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 3290              		.loc 1 743 0
 3291 0374 7B68     		ldr	r3, [r7, #4]
 3292 0376 1B68     		ldr	r3, [r3]
 3293 0378 03F00403 		and	r3, r3, #4
 3294 037c 002B     		cmp	r3, #0
 3295 037e 08D0     		beq	.L256
 744:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 745:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 746:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 3296              		.loc 1 746 0
 3297 0380 1C49     		ldr	r1, .L261
 3298 0382 1C4B     		ldr	r3, .L261
 3299 0384 5B68     		ldr	r3, [r3, #4]
 3300 0386 23F4E062 		bic	r2, r3, #1792
 3301 038a 7B68     		ldr	r3, [r7, #4]
 3302 038c DB68     		ldr	r3, [r3, #12]
 3303 038e 1343     		orrs	r3, r3, r2
 3304 0390 4B60     		str	r3, [r1, #4]
 3305              	.L256:
 747:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 748:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 749:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/ 
 750:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 3306              		.loc 1 750 0
 3307 0392 7B68     		ldr	r3, [r7, #4]
 3308 0394 1B68     		ldr	r3, [r3]
 3309 0396 03F00803 		and	r3, r3, #8
 3310 039a 002B     		cmp	r3, #0
 3311 039c 09D0     		beq	.L257
 751:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 752:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 753:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 3312              		.loc 1 753 0
 3313 039e 1549     		ldr	r1, .L261
 3314 03a0 144B     		ldr	r3, .L261
 3315 03a2 5B68     		ldr	r3, [r3, #4]
 3316 03a4 23F46052 		bic	r2, r3, #14336
 3317 03a8 7B68     		ldr	r3, [r7, #4]
 3318 03aa 1B69     		ldr	r3, [r3, #16]
 3319 03ac DB00     		lsls	r3, r3, #3
 3320 03ae 1343     		orrs	r3, r3, r2
 3321 03b0 4B60     		str	r3, [r1, #4]
 3322              	.L257:
 754:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 755:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  
 756:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 757:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CF
 3323              		.loc 1 757 0
 3324 03b2 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 3325 03b6 0146     		mov	r1, r0
 3326 03b8 0E4B     		ldr	r3, .L261
 3327 03ba 5B68     		ldr	r3, [r3, #4]
 3328 03bc 03F0F002 		and	r2, r3, #240
 3329 03c0 F023     		movs	r3, #240
 3330 03c2 3B61     		str	r3, [r7, #16]
ARM GAS  /tmp/ccue1i6e.s 			page 85


 3331              	.LBB314:
 3332              	.LBB315:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3333              		.loc 2 531 0
 3334 03c4 3B69     		ldr	r3, [r7, #16]
 3335              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3336 03c6 93FAA3F3 		rbit r3, r3
 3337              	@ 0 "" 2
 3338              		.thumb
 3339 03ca FB60     		str	r3, [r7, #12]
 3340              		.loc 2 544 0
 3341 03cc FB68     		ldr	r3, [r7, #12]
 3342              	.LBE315:
 3343              	.LBE314:
 3344              		.loc 1 757 0
 3345 03ce B3FA83F3 		clz	r3, r3
 3346 03d2 22FA03F3 		lsr	r3, r2, r3
 3347 03d6 094A     		ldr	r2, .L261+8
 3348 03d8 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 3349 03da 21FA03F3 		lsr	r3, r1, r3
 3350 03de 084A     		ldr	r2, .L261+12
 3351 03e0 1360     		str	r3, [r2]
 758:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 759:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings*/
 760:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   HAL_InitTick (TICK_INT_PRIORITY);
 3352              		.loc 1 760 0
 3353 03e2 0020     		movs	r0, #0
 3354 03e4 FFF7FEFF 		bl	HAL_InitTick
 761:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 762:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 3355              		.loc 1 762 0
 3356 03e8 0023     		movs	r3, #0
 3357              	.L211:
 763:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3358              		.loc 1 763 0
 3359 03ea 1846     		mov	r0, r3
 3360 03ec 7837     		adds	r7, r7, #120
 3361              	.LCFI12:
 3362              		.cfi_def_cfa_offset 8
 3363 03ee BD46     		mov	sp, r7
 3364              	.LCFI13:
 3365              		.cfi_def_cfa_register 13
 3366              		@ sp needed
 3367 03f0 80BD     		pop	{r7, pc}
 3368              	.L262:
 3369 03f2 00BF     		.align	2
 3370              	.L261:
 3371 03f4 00100240 		.word	1073876992
 3372 03f8 00200240 		.word	1073881088
 3373 03fc 00000000 		.word	AHBPrescTable
 3374 0400 00000000 		.word	SystemCoreClock
 3375              		.cfi_endproc
 3376              	.LFE125:
 3378              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 3379              		.align	2
 3380              		.global	HAL_RCC_MCOConfig
 3381              		.thumb
ARM GAS  /tmp/ccue1i6e.s 			page 86


 3382              		.thumb_func
 3384              	HAL_RCC_MCOConfig:
 3385              	.LFB126:
 764:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 765:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 766:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 767:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 768:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 769:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 770:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *  @brief   RCC clocks control functions
 771:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 772:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim   
 773:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 774:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                   ##### Peripheral Control functions #####
 775:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================  
 776:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]
 777:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks 
 778:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     frequencies.
 779:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 780:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
 781:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 782:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 783:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 784:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_MCOPRE)
 785:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 786:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
 787:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   MCO pin should be configured in alternate function mode.
 788:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 789:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 790:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
 791:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 792:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 793:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected
 794:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System Clock selected as MCO clock
 795:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
 796:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
 797:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI         LSI selected as MCO clock
 798:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE         LSE selected as MCO clock
 799:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK      PLLCLK selected as MCO clock
 800:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK_DIV2 PLLCLK Divided by 2 selected as MCO clock
 801:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCO DIV.
 802:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 803:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1   no division applied to MCO clock
 804:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_2   division by 2 applied to MCO clock
 805:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_4   division by 4 applied to MCO clock
 806:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_8   division by 8 applied to MCO clock
 807:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
 808:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_32  division by 32 applied to MCO clock
 809:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_64  division by 64 applied to MCO clock
 810:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_128 division by 128 applied to MCO clock
 811:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 812:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 813:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 814:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 815:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
 816:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   MCO pin should be configured in alternate function mode.
 817:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
ARM GAS  /tmp/ccue1i6e.s 			page 87


 818:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 819:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
 820:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 821:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 822:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected as MCO clock
 823:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System clock selected as MCO clock
 824:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
 825:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
 826:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI         LSI selected as MCO clock
 827:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE         LSE selected as MCO clock
 828:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK_DIV2 PLLCLK Divided by 2 selected as MCO clock
 829:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCO DIV.
 830:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 831:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
 832:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 833:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 834:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 835:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
 836:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3386              		.loc 1 836 0
 3387              		.cfi_startproc
 3388              		@ args = 0, pretend = 0, frame = 40
 3389              		@ frame_needed = 1, uses_anonymous_args = 0
 3390 0000 80B5     		push	{r7, lr}
 3391              	.LCFI14:
 3392              		.cfi_def_cfa_offset 8
 3393              		.cfi_offset 7, -8
 3394              		.cfi_offset 14, -4
 3395 0002 8AB0     		sub	sp, sp, #40
 3396              	.LCFI15:
 3397              		.cfi_def_cfa_offset 48
 3398 0004 00AF     		add	r7, sp, #0
 3399              	.LCFI16:
 3400              		.cfi_def_cfa_register 7
 3401 0006 F860     		str	r0, [r7, #12]
 3402 0008 B960     		str	r1, [r7, #8]
 3403 000a 7A60     		str	r2, [r7, #4]
 837:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   GPIO_InitTypeDef gpio;
 838:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 839:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 840:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
 841:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 842:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 843:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 844:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the MCO1 pin in alternate function mode */
 845:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Mode      = GPIO_MODE_AF_PP;
 3404              		.loc 1 845 0
 3405 000c 0223     		movs	r3, #2
 3406 000e BB61     		str	r3, [r7, #24]
 846:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 3407              		.loc 1 846 0
 3408 0010 0323     		movs	r3, #3
 3409 0012 3B62     		str	r3, [r7, #32]
 847:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Pull      = GPIO_NOPULL;
 3410              		.loc 1 847 0
 3411 0014 0023     		movs	r3, #0
 3412 0016 FB61     		str	r3, [r7, #28]
ARM GAS  /tmp/ccue1i6e.s 			page 88


 848:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Pin       = MCO1_PIN;
 3413              		.loc 1 848 0
 3414 0018 4FF48073 		mov	r3, #256
 3415 001c 7B61     		str	r3, [r7, #20]
 849:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Alternate = GPIO_AF0_MCO;
 3416              		.loc 1 849 0
 3417 001e 0023     		movs	r3, #0
 3418 0020 7B62     		str	r3, [r7, #36]
 3419              	.LBB316:
 850:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 851:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* MCO1 Clock Enable */
 852:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   MCO1_CLK_ENABLE();
 3420              		.loc 1 852 0
 3421 0022 104A     		ldr	r2, .L264
 3422 0024 0F4B     		ldr	r3, .L264
 3423 0026 5B69     		ldr	r3, [r3, #20]
 3424 0028 43F40033 		orr	r3, r3, #131072
 3425 002c 5361     		str	r3, [r2, #20]
 3426 002e 0D4B     		ldr	r3, .L264
 3427 0030 5B69     		ldr	r3, [r3, #20]
 3428 0032 03F40033 		and	r3, r3, #131072
 3429 0036 3B61     		str	r3, [r7, #16]
 3430 0038 3B69     		ldr	r3, [r7, #16]
 3431              	.LBE316:
 853:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 854:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 3432              		.loc 1 854 0
 3433 003a 07F11403 		add	r3, r7, #20
 3434 003e 4FF09040 		mov	r0, #1207959552
 3435 0042 1946     		mov	r1, r3
 3436 0044 FFF7FEFF 		bl	HAL_GPIO_Init
 855:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 856:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the MCO clock source */
 857:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 3437              		.loc 1 857 0
 3438 0048 0648     		ldr	r0, .L264
 3439 004a 064B     		ldr	r3, .L264
 3440 004c 5B68     		ldr	r3, [r3, #4]
 3441 004e 23F0EE42 		bic	r2, r3, #1996488704
 3442 0052 B968     		ldr	r1, [r7, #8]
 3443 0054 7B68     		ldr	r3, [r7, #4]
 3444 0056 0B43     		orrs	r3, r3, r1
 3445 0058 1343     		orrs	r3, r3, r2
 3446 005a 4360     		str	r3, [r0, #4]
 858:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3447              		.loc 1 858 0
 3448 005c 2837     		adds	r7, r7, #40
 3449              	.LCFI17:
 3450              		.cfi_def_cfa_offset 8
 3451 005e BD46     		mov	sp, r7
 3452              	.LCFI18:
 3453              		.cfi_def_cfa_register 13
 3454              		@ sp needed
 3455 0060 80BD     		pop	{r7, pc}
 3456              	.L265:
 3457 0062 00BF     		.align	2
 3458              	.L264:
ARM GAS  /tmp/ccue1i6e.s 			page 89


 3459 0064 00100240 		.word	1073876992
 3460              		.cfi_endproc
 3461              	.LFE126:
 3463              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 3464              		.align	2
 3465              		.global	HAL_RCC_EnableCSS
 3466              		.thumb
 3467              		.thumb_func
 3469              	HAL_RCC_EnableCSS:
 3470              	.LFB127:
 859:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 860:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 861:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
 862:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 863:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 864:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 865:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to 
 866:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.  
 867:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 868:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 869:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
 870:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3471              		.loc 1 870 0
 3472              		.cfi_startproc
 3473              		@ args = 0, pretend = 0, frame = 8
 3474              		@ frame_needed = 1, uses_anonymous_args = 0
 3475              		@ link register save eliminated.
 3476 0000 80B4     		push	{r7}
 3477              	.LCFI19:
 3478              		.cfi_def_cfa_offset 4
 3479              		.cfi_offset 7, -4
 3480 0002 83B0     		sub	sp, sp, #12
 3481              	.LCFI20:
 3482              		.cfi_def_cfa_offset 16
 3483 0004 00AF     		add	r7, sp, #0
 3484              	.LCFI21:
 3485              		.cfi_def_cfa_register 7
 3486 0006 4FF40023 		mov	r3, #524288
 3487 000a 7B60     		str	r3, [r7, #4]
 3488              	.LBB317:
 3489              	.LBB318:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3490              		.loc 2 531 0
 3491 000c 7B68     		ldr	r3, [r7, #4]
 3492              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3493 000e 93FAA3F3 		rbit r3, r3
 3494              	@ 0 "" 2
 3495              		.thumb
 3496 0012 3B60     		str	r3, [r7]
 3497              		.loc 2 544 0
 3498 0014 3B68     		ldr	r3, [r7]
 3499              	.LBE318:
 3500              	.LBE317:
 871:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 3501              		.loc 1 871 0
 3502 0016 B3FA83F3 		clz	r3, r3
 3503 001a 03F18453 		add	r3, r3, #276824064
ARM GAS  /tmp/ccue1i6e.s 			page 90


 3504 001e 03F58413 		add	r3, r3, #1081344
 3505 0022 9B00     		lsls	r3, r3, #2
 3506 0024 1A46     		mov	r2, r3
 3507 0026 0123     		movs	r3, #1
 3508 0028 1360     		str	r3, [r2]
 872:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3509              		.loc 1 872 0
 3510 002a 0C37     		adds	r7, r7, #12
 3511              	.LCFI22:
 3512              		.cfi_def_cfa_offset 4
 3513 002c BD46     		mov	sp, r7
 3514              	.LCFI23:
 3515              		.cfi_def_cfa_register 13
 3516              		@ sp needed
 3517 002e 5DF8047B 		ldr	r7, [sp], #4
 3518              	.LCFI24:
 3519              		.cfi_restore 7
 3520              		.cfi_def_cfa_offset 0
 3521 0032 7047     		bx	lr
 3522              		.cfi_endproc
 3523              	.LFE127:
 3525              		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 3526              		.align	2
 3527              		.global	HAL_RCC_DisableCSS
 3528              		.thumb
 3529              		.thumb_func
 3531              	HAL_RCC_DisableCSS:
 3532              	.LFB128:
 873:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 874:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 875:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
 876:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 877:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 878:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
 879:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3533              		.loc 1 879 0
 3534              		.cfi_startproc
 3535              		@ args = 0, pretend = 0, frame = 8
 3536              		@ frame_needed = 1, uses_anonymous_args = 0
 3537              		@ link register save eliminated.
 3538 0000 80B4     		push	{r7}
 3539              	.LCFI25:
 3540              		.cfi_def_cfa_offset 4
 3541              		.cfi_offset 7, -4
 3542 0002 83B0     		sub	sp, sp, #12
 3543              	.LCFI26:
 3544              		.cfi_def_cfa_offset 16
 3545 0004 00AF     		add	r7, sp, #0
 3546              	.LCFI27:
 3547              		.cfi_def_cfa_register 7
 3548 0006 4FF40023 		mov	r3, #524288
 3549 000a 7B60     		str	r3, [r7, #4]
 3550              	.LBB319:
 3551              	.LBB320:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3552              		.loc 2 531 0
 3553 000c 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccue1i6e.s 			page 91


 3554              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3555 000e 93FAA3F3 		rbit r3, r3
 3556              	@ 0 "" 2
 3557              		.thumb
 3558 0012 3B60     		str	r3, [r7]
 3559              		.loc 2 544 0
 3560 0014 3B68     		ldr	r3, [r7]
 3561              	.LBE320:
 3562              	.LBE319:
 880:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 3563              		.loc 1 880 0
 3564 0016 B3FA83F3 		clz	r3, r3
 3565 001a 03F18453 		add	r3, r3, #276824064
 3566 001e 03F58413 		add	r3, r3, #1081344
 3567 0022 9B00     		lsls	r3, r3, #2
 3568 0024 1A46     		mov	r2, r3
 3569 0026 0023     		movs	r3, #0
 3570 0028 1360     		str	r3, [r2]
 881:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3571              		.loc 1 881 0
 3572 002a 0C37     		adds	r7, r7, #12
 3573              	.LCFI28:
 3574              		.cfi_def_cfa_offset 4
 3575 002c BD46     		mov	sp, r7
 3576              	.LCFI29:
 3577              		.cfi_def_cfa_register 13
 3578              		@ sp needed
 3579 002e 5DF8047B 		ldr	r7, [sp], #4
 3580              	.LCFI30:
 3581              		.cfi_restore 7
 3582              		.cfi_def_cfa_offset 0
 3583 0032 7047     		bx	lr
 3584              		.cfi_endproc
 3585              	.LFE128:
 3587              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 3588              		.align	2
 3589              		.global	HAL_RCC_GetSysClockFreq
 3590              		.thumb
 3591              		.thumb_func
 3593              	HAL_RCC_GetSysClockFreq:
 3594              	.LFB129:
 882:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 883:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 884:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency     
 885:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real 
 886:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined 
 887:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         constant and the selected clock source:
 888:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 889:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns a value based on HSE_VALUE
 890:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           divided by PREDIV factor(**)
 891:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns a value based on HSE_VALUE
 892:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           divided by PREDIV factor(**) or HSI_VALUE(*) multiplied by the PLL factor.
 893:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f3xx_hal_conf.h file (default value
 894:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *               8 MHz) but the real value may vary depending on the variations
 895:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *               in voltage and temperature.
 896:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f3xx_hal_conf.h file (default value
 897:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                8 MHz), user has to ensure that HSE_VALUE is same as the real
ARM GAS  /tmp/ccue1i6e.s 			page 92


 898:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 899:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                have wrong result.
 900:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                  
 901:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 902:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         value for HSE crystal.
 903:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 904:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the 
 905:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         baud-rate for the communication peripherals or configure other parameters.
 906:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 907:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
 908:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
 909:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         
 910:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval SYSCLK frequency
 911:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 912:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
 913:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3595              		.loc 1 913 0
 3596              		.cfi_startproc
 3597              		@ args = 0, pretend = 0, frame = 40
 3598              		@ frame_needed = 1, uses_anonymous_args = 0
 3599              		@ link register save eliminated.
 3600 0000 80B4     		push	{r7}
 3601              	.LCFI31:
 3602              		.cfi_def_cfa_offset 4
 3603              		.cfi_offset 7, -4
 3604 0002 8BB0     		sub	sp, sp, #44
 3605              	.LCFI32:
 3606              		.cfi_def_cfa_offset 48
 3607 0004 00AF     		add	r7, sp, #0
 3608              	.LCFI33:
 3609              		.cfi_def_cfa_register 7
 914:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 3610              		.loc 1 914 0
 3611 0006 0023     		movs	r3, #0
 3612 0008 FB61     		str	r3, [r7, #28]
 3613 000a 0023     		movs	r3, #0
 3614 000c BB61     		str	r3, [r7, #24]
 3615 000e 0023     		movs	r3, #0
 3616 0010 7B62     		str	r3, [r7, #36]
 3617 0012 0023     		movs	r3, #0
 3618 0014 7B61     		str	r3, [r7, #20]
 915:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t sysclockfreq = 0U;
 3619              		.loc 1 915 0
 3620 0016 0023     		movs	r3, #0
 3621 0018 3B62     		str	r3, [r7, #32]
 916:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 917:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tmpreg = RCC->CFGR;
 3622              		.loc 1 917 0
 3623 001a 294B     		ldr	r3, .L281
 3624 001c 5B68     		ldr	r3, [r3, #4]
 3625 001e FB61     		str	r3, [r7, #28]
 918:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 919:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 920:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   switch (tmpreg & RCC_CFGR_SWS)
 3626              		.loc 1 920 0
 3627 0020 FB69     		ldr	r3, [r7, #28]
 3628 0022 03F00C03 		and	r3, r3, #12
ARM GAS  /tmp/ccue1i6e.s 			page 93


 3629 0026 042B     		cmp	r3, #4
 3630 0028 02D0     		beq	.L272
 3631 002a 082B     		cmp	r3, #8
 3632 002c 03D0     		beq	.L273
 3633 002e 3CE0     		b	.L280
 3634              	.L272:
 921:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 922:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
 923:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 924:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
 3635              		.loc 1 924 0
 3636 0030 244B     		ldr	r3, .L281+4
 3637 0032 3B62     		str	r3, [r7, #32]
 925:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
 3638              		.loc 1 925 0
 3639 0034 3CE0     		b	.L274
 3640              	.L273:
 926:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 927:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
 928:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 929:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLL
 3641              		.loc 1 929 0
 3642 0036 FB69     		ldr	r3, [r7, #28]
 3643 0038 03F47012 		and	r2, r3, #3932160
 3644 003c 4FF47013 		mov	r3, #3932160
 3645 0040 3B61     		str	r3, [r7, #16]
 3646              	.LBB321:
 3647              	.LBB322:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3648              		.loc 2 531 0
 3649 0042 3B69     		ldr	r3, [r7, #16]
 3650              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3651 0044 93FAA3F3 		rbit r3, r3
 3652              	@ 0 "" 2
 3653              		.thumb
 3654 0048 FB60     		str	r3, [r7, #12]
 3655              		.loc 2 544 0
 3656 004a FB68     		ldr	r3, [r7, #12]
 3657              	.LBE322:
 3658              	.LBE321:
 3659              		.loc 1 929 0
 3660 004c B3FA83F3 		clz	r3, r3
 3661 0050 22FA03F3 		lsr	r3, r2, r3
 3662 0054 1C4A     		ldr	r2, .L281+8
 3663 0056 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 3664 0058 7B61     		str	r3, [r7, #20]
 930:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 3665              		.loc 1 930 0
 3666 005a 194B     		ldr	r3, .L281
 3667 005c DB6A     		ldr	r3, [r3, #44]
 3668 005e 03F00F02 		and	r2, r3, #15
 3669 0062 0F23     		movs	r3, #15
 3670 0064 BB60     		str	r3, [r7, #8]
 3671              	.LBB323:
 3672              	.LBB324:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3673              		.loc 2 531 0
ARM GAS  /tmp/ccue1i6e.s 			page 94


 3674 0066 BB68     		ldr	r3, [r7, #8]
 3675              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3676 0068 93FAA3F3 		rbit r3, r3
 3677              	@ 0 "" 2
 3678              		.thumb
 3679 006c 7B60     		str	r3, [r7, #4]
 3680              		.loc 2 544 0
 3681 006e 7B68     		ldr	r3, [r7, #4]
 3682              	.LBE324:
 3683              	.LBE323:
 3684              		.loc 1 930 0
 3685 0070 B3FA83F3 		clz	r3, r3
 3686 0074 22FA03F3 		lsr	r3, r2, r3
 3687 0078 144A     		ldr	r2, .L281+12
 3688 007a D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 3689 007c BB61     		str	r3, [r7, #24]
 931:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 932:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 3690              		.loc 1 932 0
 3691 007e FB69     		ldr	r3, [r7, #28]
 3692 0080 03F48033 		and	r3, r3, #65536
 3693 0084 002B     		cmp	r3, #0
 3694 0086 08D0     		beq	.L277
 933:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 934:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
 935:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (HSE_VALUE / prediv) * pllmul;
 3695              		.loc 1 935 0
 3696 0088 0E4A     		ldr	r2, .L281+4
 3697 008a BB69     		ldr	r3, [r7, #24]
 3698 008c B2FBF3F3 		udiv	r3, r2, r3
 3699 0090 7A69     		ldr	r2, [r7, #20]
 3700 0092 02FB03F3 		mul	r3, r2, r3
 3701 0096 7B62     		str	r3, [r7, #36]
 3702 0098 04E0     		b	.L278
 3703              	.L277:
 936:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 937:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 938:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 939:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
 940:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (HSI_VALUE >> 1U) * pllmul;
 3704              		.loc 1 940 0
 3705 009a 7B69     		ldr	r3, [r7, #20]
 3706 009c 0C4A     		ldr	r2, .L281+16
 3707 009e 02FB03F3 		mul	r3, r2, r3
 3708 00a2 7B62     		str	r3, [r7, #36]
 3709              	.L278:
 941:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 942:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 943:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 944:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 945:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
 946:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (HSE_VALUE / prediv) * pllmul;
 947:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 948:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 949:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 950:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
 951:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (HSI_VALUE / prediv) * pllmul;
ARM GAS  /tmp/ccue1i6e.s 			page 95


 952:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 953:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
 954:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = pllclk;
 3710              		.loc 1 954 0
 3711 00a4 7B6A     		ldr	r3, [r7, #36]
 3712 00a6 3B62     		str	r3, [r7, #32]
 955:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
 3713              		.loc 1 955 0
 3714 00a8 02E0     		b	.L274
 3715              	.L280:
 956:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 957:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
 958:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     default: /* HSI used as system clock */
 959:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 960:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
 3716              		.loc 1 960 0
 3717 00aa 064B     		ldr	r3, .L281+4
 3718 00ac 3B62     		str	r3, [r7, #32]
 961:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
 3719              		.loc 1 961 0
 3720 00ae 00BF     		nop
 3721              	.L274:
 962:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 963:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 964:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return sysclockfreq;
 3722              		.loc 1 964 0
 3723 00b0 3B6A     		ldr	r3, [r7, #32]
 965:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3724              		.loc 1 965 0
 3725 00b2 1846     		mov	r0, r3
 3726 00b4 2C37     		adds	r7, r7, #44
 3727              	.LCFI34:
 3728              		.cfi_def_cfa_offset 4
 3729 00b6 BD46     		mov	sp, r7
 3730              	.LCFI35:
 3731              		.cfi_def_cfa_register 13
 3732              		@ sp needed
 3733 00b8 5DF8047B 		ldr	r7, [sp], #4
 3734              	.LCFI36:
 3735              		.cfi_restore 7
 3736              		.cfi_def_cfa_offset 0
 3737 00bc 7047     		bx	lr
 3738              	.L282:
 3739 00be 00BF     		.align	2
 3740              	.L281:
 3741 00c0 00100240 		.word	1073876992
 3742 00c4 00127A00 		.word	8000000
 3743 00c8 00000000 		.word	aPLLMULFactorTable
 3744 00cc 00000000 		.word	aPredivFactorTable
 3745 00d0 00093D00 		.word	4000000
 3746              		.cfi_endproc
 3747              	.LFE129:
 3749              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 3750              		.align	2
 3751              		.global	HAL_RCC_GetHCLKFreq
 3752              		.thumb
 3753              		.thumb_func
ARM GAS  /tmp/ccue1i6e.s 			page 96


 3755              	HAL_RCC_GetHCLKFreq:
 3756              	.LFB130:
 966:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 967:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 968:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency     
 969:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
 970:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
 971:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * 
 972:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
 973:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         and updated within this function
 974:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HCLK frequency
 975:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 976:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
 977:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3757              		.loc 1 977 0
 3758              		.cfi_startproc
 3759              		@ args = 0, pretend = 0, frame = 0
 3760              		@ frame_needed = 1, uses_anonymous_args = 0
 3761              		@ link register save eliminated.
 3762 0000 80B4     		push	{r7}
 3763              	.LCFI37:
 3764              		.cfi_def_cfa_offset 4
 3765              		.cfi_offset 7, -4
 3766 0002 00AF     		add	r7, sp, #0
 3767              	.LCFI38:
 3768              		.cfi_def_cfa_register 7
 978:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return SystemCoreClock;
 3769              		.loc 1 978 0
 3770 0004 034B     		ldr	r3, .L285
 3771 0006 1B68     		ldr	r3, [r3]
 979:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3772              		.loc 1 979 0
 3773 0008 1846     		mov	r0, r3
 3774 000a BD46     		mov	sp, r7
 3775              	.LCFI39:
 3776              		.cfi_def_cfa_register 13
 3777              		@ sp needed
 3778 000c 5DF8047B 		ldr	r7, [sp], #4
 3779              	.LCFI40:
 3780              		.cfi_restore 7
 3781              		.cfi_def_cfa_offset 0
 3782 0010 7047     		bx	lr
 3783              	.L286:
 3784 0012 00BF     		.align	2
 3785              	.L285:
 3786 0014 00000000 		.word	SystemCoreClock
 3787              		.cfi_endproc
 3788              	.LFE130:
 3790              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 3791              		.align	2
 3792              		.global	HAL_RCC_GetPCLK1Freq
 3793              		.thumb
 3794              		.thumb_func
 3796              	HAL_RCC_GetPCLK1Freq:
 3797              	.LFB131:
 980:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 981:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
ARM GAS  /tmp/ccue1i6e.s 			page 97


 982:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency     
 983:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
 984:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
 985:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval PCLK1 frequency
 986:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 987:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
 988:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3798              		.loc 1 988 0
 3799              		.cfi_startproc
 3800              		@ args = 0, pretend = 0, frame = 8
 3801              		@ frame_needed = 1, uses_anonymous_args = 0
 3802 0000 80B5     		push	{r7, lr}
 3803              	.LCFI41:
 3804              		.cfi_def_cfa_offset 8
 3805              		.cfi_offset 7, -8
 3806              		.cfi_offset 14, -4
 3807 0002 82B0     		sub	sp, sp, #8
 3808              	.LCFI42:
 3809              		.cfi_def_cfa_offset 16
 3810 0004 00AF     		add	r7, sp, #0
 3811              	.LCFI43:
 3812              		.cfi_def_cfa_register 7
 989:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
 990:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BIT
 3813              		.loc 1 990 0
 3814 0006 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 3815 000a 0146     		mov	r1, r0
 3816 000c 0B4B     		ldr	r3, .L290
 3817 000e 5B68     		ldr	r3, [r3, #4]
 3818 0010 03F4E062 		and	r2, r3, #1792
 3819 0014 4FF4E063 		mov	r3, #1792
 3820 0018 7B60     		str	r3, [r7, #4]
 3821              	.LBB325:
 3822              	.LBB326:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3823              		.loc 2 531 0
 3824 001a 7B68     		ldr	r3, [r7, #4]
 3825              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3826 001c 93FAA3F3 		rbit r3, r3
 3827              	@ 0 "" 2
 3828              		.thumb
 3829 0020 3B60     		str	r3, [r7]
 3830              		.loc 2 544 0
 3831 0022 3B68     		ldr	r3, [r7]
 3832              	.LBE326:
 3833              	.LBE325:
 3834              		.loc 1 990 0
 3835 0024 B3FA83F3 		clz	r3, r3
 3836 0028 22FA03F3 		lsr	r3, r2, r3
 3837 002c 044A     		ldr	r2, .L290+4
 3838 002e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 3839 0030 21FA03F3 		lsr	r3, r1, r3
 991:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }    
 3840              		.loc 1 991 0
 3841 0034 1846     		mov	r0, r3
 3842 0036 0837     		adds	r7, r7, #8
 3843              	.LCFI44:
ARM GAS  /tmp/ccue1i6e.s 			page 98


 3844              		.cfi_def_cfa_offset 8
 3845 0038 BD46     		mov	sp, r7
 3846              	.LCFI45:
 3847              		.cfi_def_cfa_register 13
 3848              		@ sp needed
 3849 003a 80BD     		pop	{r7, pc}
 3850              	.L291:
 3851              		.align	2
 3852              	.L290:
 3853 003c 00100240 		.word	1073876992
 3854 0040 00000000 		.word	APBPrescTable
 3855              		.cfi_endproc
 3856              	.LFE131:
 3858              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 3859              		.align	2
 3860              		.global	HAL_RCC_GetPCLK2Freq
 3861              		.thumb
 3862              		.thumb_func
 3864              	HAL_RCC_GetPCLK2Freq:
 3865              	.LFB132:
 992:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 993:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 994:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency     
 995:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
 996:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
 997:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval PCLK2 frequency
 998:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 999:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
1000:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3866              		.loc 1 1000 0
 3867              		.cfi_startproc
 3868              		@ args = 0, pretend = 0, frame = 8
 3869              		@ frame_needed = 1, uses_anonymous_args = 0
 3870 0000 80B5     		push	{r7, lr}
 3871              	.LCFI46:
 3872              		.cfi_def_cfa_offset 8
 3873              		.cfi_offset 7, -8
 3874              		.cfi_offset 14, -4
 3875 0002 82B0     		sub	sp, sp, #8
 3876              	.LCFI47:
 3877              		.cfi_def_cfa_offset 16
 3878 0004 00AF     		add	r7, sp, #0
 3879              	.LCFI48:
 3880              		.cfi_def_cfa_register 7
1001:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
1002:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITN
 3881              		.loc 1 1002 0
 3882 0006 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 3883 000a 0146     		mov	r1, r0
 3884 000c 0B4B     		ldr	r3, .L295
 3885 000e 5B68     		ldr	r3, [r3, #4]
 3886 0010 03F46052 		and	r2, r3, #14336
 3887 0014 4FF46053 		mov	r3, #14336
 3888 0018 7B60     		str	r3, [r7, #4]
 3889              	.LBB327:
 3890              	.LBB328:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
ARM GAS  /tmp/ccue1i6e.s 			page 99


 3891              		.loc 2 531 0
 3892 001a 7B68     		ldr	r3, [r7, #4]
 3893              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3894 001c 93FAA3F3 		rbit r3, r3
 3895              	@ 0 "" 2
 3896              		.thumb
 3897 0020 3B60     		str	r3, [r7]
 3898              		.loc 2 544 0
 3899 0022 3B68     		ldr	r3, [r7]
 3900              	.LBE328:
 3901              	.LBE327:
 3902              		.loc 1 1002 0
 3903 0024 B3FA83F3 		clz	r3, r3
 3904 0028 22FA03F3 		lsr	r3, r2, r3
 3905 002c 044A     		ldr	r2, .L295+4
 3906 002e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 3907 0030 21FA03F3 		lsr	r3, r1, r3
1003:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** } 
 3908              		.loc 1 1003 0
 3909 0034 1846     		mov	r0, r3
 3910 0036 0837     		adds	r7, r7, #8
 3911              	.LCFI49:
 3912              		.cfi_def_cfa_offset 8
 3913 0038 BD46     		mov	sp, r7
 3914              	.LCFI50:
 3915              		.cfi_def_cfa_register 13
 3916              		@ sp needed
 3917 003a 80BD     		pop	{r7, pc}
 3918              	.L296:
 3919              		.align	2
 3920              	.L295:
 3921 003c 00100240 		.word	1073876992
 3922 0040 00000000 		.word	APBPrescTable
 3923              		.cfi_endproc
 3924              	.LFE132:
 3926              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 3927              		.align	2
 3928              		.global	HAL_RCC_GetOscConfig
 3929              		.thumb
 3930              		.thumb_func
 3932              	HAL_RCC_GetOscConfig:
 3933              	.LFB133:
1004:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1005:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1006:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal 
1007:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * RCC configuration registers.
1008:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that 
1009:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * will be configured.
1010:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1011:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1012:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
1013:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3934              		.loc 1 1013 0
 3935              		.cfi_startproc
 3936              		@ args = 0, pretend = 0, frame = 16
 3937              		@ frame_needed = 1, uses_anonymous_args = 0
 3938              		@ link register save eliminated.
ARM GAS  /tmp/ccue1i6e.s 			page 100


 3939 0000 80B4     		push	{r7}
 3940              	.LCFI51:
 3941              		.cfi_def_cfa_offset 4
 3942              		.cfi_offset 7, -4
 3943 0002 85B0     		sub	sp, sp, #20
 3944              	.LCFI52:
 3945              		.cfi_def_cfa_offset 24
 3946 0004 00AF     		add	r7, sp, #0
 3947              	.LCFI53:
 3948              		.cfi_def_cfa_register 7
 3949 0006 7860     		str	r0, [r7, #4]
1014:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
1015:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != NULL);
1016:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1017:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
1018:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI  \
 3950              		.loc 1 1018 0
 3951 0008 7B68     		ldr	r3, [r7, #4]
 3952 000a 0F22     		movs	r2, #15
 3953 000c 1A60     		str	r2, [r3]
1019:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                   | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
1020:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1021:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1022:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
1023:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 3954              		.loc 1 1023 0
 3955 000e 3F4B     		ldr	r3, .L311
 3956 0010 1B68     		ldr	r3, [r3]
 3957 0012 03F48023 		and	r3, r3, #262144
 3958 0016 002B     		cmp	r3, #0
 3959 0018 04D0     		beq	.L298
1024:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1025:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 3960              		.loc 1 1025 0
 3961 001a 7B68     		ldr	r3, [r7, #4]
 3962 001c 4FF4A022 		mov	r2, #327680
 3963 0020 5A60     		str	r2, [r3, #4]
 3964 0022 0DE0     		b	.L299
 3965              	.L298:
1026:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1027:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
 3966              		.loc 1 1027 0
 3967 0024 394B     		ldr	r3, .L311
 3968 0026 1B68     		ldr	r3, [r3]
 3969 0028 03F48033 		and	r3, r3, #65536
 3970 002c 002B     		cmp	r3, #0
 3971 002e 04D0     		beq	.L300
1028:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1029:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 3972              		.loc 1 1029 0
 3973 0030 7B68     		ldr	r3, [r7, #4]
 3974 0032 4FF48032 		mov	r2, #65536
 3975 0036 5A60     		str	r2, [r3, #4]
 3976 0038 02E0     		b	.L299
 3977              	.L300:
1030:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1031:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
ARM GAS  /tmp/ccue1i6e.s 			page 101


1032:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1033:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 3978              		.loc 1 1033 0
 3979 003a 7B68     		ldr	r3, [r7, #4]
 3980 003c 0022     		movs	r2, #0
 3981 003e 5A60     		str	r2, [r3, #4]
 3982              	.L299:
1034:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1035:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
1036:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->HSEPredivValue = __HAL_RCC_HSE_GET_PREDIV();
 3983              		.loc 1 1036 0
 3984 0040 324B     		ldr	r3, .L311
 3985 0042 DB6A     		ldr	r3, [r3, #44]
 3986 0044 03F00F02 		and	r2, r3, #15
 3987 0048 7B68     		ldr	r3, [r7, #4]
 3988 004a 9A60     		str	r2, [r3, #8]
1037:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
1038:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1039:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
1040:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 3989              		.loc 1 1040 0
 3990 004c 2F4B     		ldr	r3, .L311
 3991 004e 1B68     		ldr	r3, [r3]
 3992 0050 03F00103 		and	r3, r3, #1
 3993 0054 002B     		cmp	r3, #0
 3994 0056 03D0     		beq	.L301
1041:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1042:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 3995              		.loc 1 1042 0
 3996 0058 7B68     		ldr	r3, [r7, #4]
 3997 005a 0122     		movs	r2, #1
 3998 005c 1A61     		str	r2, [r3, #16]
 3999 005e 02E0     		b	.L302
 4000              	.L301:
1043:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1044:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1045:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1046:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 4001              		.loc 1 1046 0
 4002 0060 7B68     		ldr	r3, [r7, #4]
 4003 0062 0022     		movs	r2, #0
 4004 0064 1A61     		str	r2, [r3, #16]
 4005              	.L302:
1047:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1048:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1049:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR & RCC_CR_HSITRIM) >> POSITION_VAL(RC
 4006              		.loc 1 1049 0
 4007 0066 294B     		ldr	r3, .L311
 4008 0068 1B68     		ldr	r3, [r3]
 4009 006a 03F0F802 		and	r2, r3, #248
 4010 006e F823     		movs	r3, #248
 4011 0070 FB60     		str	r3, [r7, #12]
 4012              	.LBB329:
 4013              	.LBB330:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 4014              		.loc 2 531 0
 4015 0072 FB68     		ldr	r3, [r7, #12]
ARM GAS  /tmp/ccue1i6e.s 			page 102


 4016              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4017 0074 93FAA3F3 		rbit r3, r3
 4018              	@ 0 "" 2
 4019              		.thumb
 4020 0078 BB60     		str	r3, [r7, #8]
 4021              		.loc 2 544 0
 4022 007a BB68     		ldr	r3, [r7, #8]
 4023              	.LBE330:
 4024              	.LBE329:
 4025              		.loc 1 1049 0
 4026 007c B3FA83F3 		clz	r3, r3
 4027 0080 DA40     		lsrs	r2, r2, r3
 4028 0082 7B68     		ldr	r3, [r7, #4]
 4029 0084 5A61     		str	r2, [r3, #20]
1050:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1051:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1052:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 4030              		.loc 1 1052 0
 4031 0086 214B     		ldr	r3, .L311
 4032 0088 1B6A     		ldr	r3, [r3, #32]
 4033 008a 03F00403 		and	r3, r3, #4
 4034 008e 002B     		cmp	r3, #0
 4035 0090 03D0     		beq	.L304
1053:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1054:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 4036              		.loc 1 1054 0
 4037 0092 7B68     		ldr	r3, [r7, #4]
 4038 0094 0522     		movs	r2, #5
 4039 0096 DA60     		str	r2, [r3, #12]
 4040 0098 0CE0     		b	.L305
 4041              	.L304:
1055:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1056:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 4042              		.loc 1 1056 0
 4043 009a 1C4B     		ldr	r3, .L311
 4044 009c 1B6A     		ldr	r3, [r3, #32]
 4045 009e 03F00103 		and	r3, r3, #1
 4046 00a2 002B     		cmp	r3, #0
 4047 00a4 03D0     		beq	.L306
1057:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1058:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 4048              		.loc 1 1058 0
 4049 00a6 7B68     		ldr	r3, [r7, #4]
 4050 00a8 0122     		movs	r2, #1
 4051 00aa DA60     		str	r2, [r3, #12]
 4052 00ac 02E0     		b	.L305
 4053              	.L306:
1059:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1060:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1061:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1062:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 4054              		.loc 1 1062 0
 4055 00ae 7B68     		ldr	r3, [r7, #4]
 4056 00b0 0022     		movs	r2, #0
 4057 00b2 DA60     		str	r2, [r3, #12]
 4058              	.L305:
1063:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
ARM GAS  /tmp/ccue1i6e.s 			page 103


1064:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1065:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1066:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 4059              		.loc 1 1066 0
 4060 00b4 154B     		ldr	r3, .L311
 4061 00b6 5B6A     		ldr	r3, [r3, #36]
 4062 00b8 03F00103 		and	r3, r3, #1
 4063 00bc 002B     		cmp	r3, #0
 4064 00be 03D0     		beq	.L307
1067:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1068:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 4065              		.loc 1 1068 0
 4066 00c0 7B68     		ldr	r3, [r7, #4]
 4067 00c2 0122     		movs	r2, #1
 4068 00c4 9A61     		str	r2, [r3, #24]
 4069 00c6 02E0     		b	.L308
 4070              	.L307:
1069:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1070:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1071:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1072:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 4071              		.loc 1 1072 0
 4072 00c8 7B68     		ldr	r3, [r7, #4]
 4073 00ca 0022     		movs	r2, #0
 4074 00cc 9A61     		str	r2, [r3, #24]
 4075              	.L308:
1073:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1074:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1075:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1076:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1077:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 4076              		.loc 1 1077 0
 4077 00ce 0F4B     		ldr	r3, .L311
 4078 00d0 1B68     		ldr	r3, [r3]
 4079 00d2 03F08073 		and	r3, r3, #16777216
 4080 00d6 002B     		cmp	r3, #0
 4081 00d8 03D0     		beq	.L309
1078:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1079:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 4082              		.loc 1 1079 0
 4083 00da 7B68     		ldr	r3, [r7, #4]
 4084 00dc 0222     		movs	r2, #2
 4085 00de DA61     		str	r2, [r3, #28]
 4086 00e0 02E0     		b	.L310
 4087              	.L309:
1080:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1081:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1082:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1083:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 4088              		.loc 1 1083 0
 4089 00e2 7B68     		ldr	r3, [r7, #4]
 4090 00e4 0122     		movs	r2, #1
 4091 00e6 DA61     		str	r2, [r3, #28]
 4092              	.L310:
1084:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1085:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLSRC);
 4093              		.loc 1 1085 0
ARM GAS  /tmp/ccue1i6e.s 			page 104


 4094 00e8 084B     		ldr	r3, .L311
 4095 00ea 5B68     		ldr	r3, [r3, #4]
 4096 00ec 03F48032 		and	r2, r3, #65536
 4097 00f0 7B68     		ldr	r3, [r7, #4]
 4098 00f2 1A62     		str	r2, [r3, #32]
1086:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLMUL = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLMUL);
 4099              		.loc 1 1086 0
 4100 00f4 054B     		ldr	r3, .L311
 4101 00f6 5B68     		ldr	r3, [r3, #4]
 4102 00f8 03F47012 		and	r2, r3, #3932160
 4103 00fc 7B68     		ldr	r3, [r7, #4]
 4104 00fe 5A62     		str	r2, [r3, #36]
1087:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
1088:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PREDIV = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV);
1089:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
1090:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 4105              		.loc 1 1090 0
 4106 0100 1437     		adds	r7, r7, #20
 4107              	.LCFI54:
 4108              		.cfi_def_cfa_offset 4
 4109 0102 BD46     		mov	sp, r7
 4110              	.LCFI55:
 4111              		.cfi_def_cfa_register 13
 4112              		@ sp needed
 4113 0104 5DF8047B 		ldr	r7, [sp], #4
 4114              	.LCFI56:
 4115              		.cfi_restore 7
 4116              		.cfi_def_cfa_offset 0
 4117 0108 7047     		bx	lr
 4118              	.L312:
 4119 010a 00BF     		.align	2
 4120              	.L311:
 4121 010c 00100240 		.word	1073876992
 4122              		.cfi_endproc
 4123              	.LFE133:
 4125              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 4126              		.align	2
 4127              		.global	HAL_RCC_GetClockConfig
 4128              		.thumb
 4129              		.thumb_func
 4131              	HAL_RCC_GetClockConfig:
 4132              	.LFB134:
1091:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1092:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1093:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal 
1094:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * RCC configuration registers.
1095:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that 
1096:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * contains the current clock configuration.
1097:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  pFLatency Pointer on the Flash Latency.
1098:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1099:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1100:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1101:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 4133              		.loc 1 1101 0
 4134              		.cfi_startproc
 4135              		@ args = 0, pretend = 0, frame = 8
 4136              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/ccue1i6e.s 			page 105


 4137              		@ link register save eliminated.
 4138 0000 80B4     		push	{r7}
 4139              	.LCFI57:
 4140              		.cfi_def_cfa_offset 4
 4141              		.cfi_offset 7, -4
 4142 0002 83B0     		sub	sp, sp, #12
 4143              	.LCFI58:
 4144              		.cfi_def_cfa_offset 16
 4145 0004 00AF     		add	r7, sp, #0
 4146              	.LCFI59:
 4147              		.cfi_def_cfa_register 7
 4148 0006 7860     		str	r0, [r7, #4]
 4149 0008 3960     		str	r1, [r7]
1102:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
1103:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != NULL);
1104:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(pFLatency != NULL);
1105:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1106:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1107:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 4150              		.loc 1 1107 0
 4151 000a 7B68     		ldr	r3, [r7, #4]
 4152 000c 0F22     		movs	r2, #15
 4153 000e 1A60     		str	r2, [r3]
1108:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1109:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/ 
1110:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 4154              		.loc 1 1110 0
 4155 0010 114B     		ldr	r3, .L314
 4156 0012 5B68     		ldr	r3, [r3, #4]
 4157 0014 03F00302 		and	r2, r3, #3
 4158 0018 7B68     		ldr	r3, [r7, #4]
 4159 001a 5A60     		str	r2, [r3, #4]
1111:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1112:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/ 
1113:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 4160              		.loc 1 1113 0
 4161 001c 0E4B     		ldr	r3, .L314
 4162 001e 5B68     		ldr	r3, [r3, #4]
 4163 0020 03F0F002 		and	r2, r3, #240
 4164 0024 7B68     		ldr	r3, [r7, #4]
 4165 0026 9A60     		str	r2, [r3, #8]
1114:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1115:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/ 
1116:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 4166              		.loc 1 1116 0
 4167 0028 0B4B     		ldr	r3, .L314
 4168 002a 5B68     		ldr	r3, [r3, #4]
 4169 002c 03F4E062 		and	r2, r3, #1792
 4170 0030 7B68     		ldr	r3, [r7, #4]
 4171 0032 DA60     		str	r2, [r3, #12]
1117:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1118:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/ 
1119:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 4172              		.loc 1 1119 0
 4173 0034 084B     		ldr	r3, .L314
 4174 0036 5B68     		ldr	r3, [r3, #4]
 4175 0038 03F46053 		and	r3, r3, #14336
ARM GAS  /tmp/ccue1i6e.s 			page 106


 4176 003c DA08     		lsrs	r2, r3, #3
 4177 003e 7B68     		ldr	r3, [r7, #4]
 4178 0040 1A61     		str	r2, [r3, #16]
1120:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1121:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/   
1122:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 4179              		.loc 1 1122 0
 4180 0042 064B     		ldr	r3, .L314+4
 4181 0044 1B68     		ldr	r3, [r3]
 4182 0046 03F00702 		and	r2, r3, #7
 4183 004a 3B68     		ldr	r3, [r7]
 4184 004c 1A60     		str	r2, [r3]
1123:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 4185              		.loc 1 1123 0
 4186 004e 0C37     		adds	r7, r7, #12
 4187              	.LCFI60:
 4188              		.cfi_def_cfa_offset 4
 4189 0050 BD46     		mov	sp, r7
 4190              	.LCFI61:
 4191              		.cfi_def_cfa_register 13
 4192              		@ sp needed
 4193 0052 5DF8047B 		ldr	r7, [sp], #4
 4194              	.LCFI62:
 4195              		.cfi_restore 7
 4196              		.cfi_def_cfa_offset 0
 4197 0056 7047     		bx	lr
 4198              	.L315:
 4199              		.align	2
 4200              	.L314:
 4201 0058 00100240 		.word	1073876992
 4202 005c 00200240 		.word	1073881088
 4203              		.cfi_endproc
 4204              	.LFE134:
 4206              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 4207              		.align	2
 4208              		.global	HAL_RCC_NMI_IRQHandler
 4209              		.thumb
 4210              		.thumb_func
 4212              	HAL_RCC_NMI_IRQHandler:
 4213              	.LFB135:
1124:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1125:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1126:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
1127:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1128:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1129:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1130:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1131:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 4214              		.loc 1 1131 0
 4215              		.cfi_startproc
 4216              		@ args = 0, pretend = 0, frame = 0
 4217              		@ frame_needed = 1, uses_anonymous_args = 0
 4218 0000 80B5     		push	{r7, lr}
 4219              	.LCFI63:
 4220              		.cfi_def_cfa_offset 8
 4221              		.cfi_offset 7, -8
 4222              		.cfi_offset 14, -4
ARM GAS  /tmp/ccue1i6e.s 			page 107


 4223 0002 00AF     		add	r7, sp, #0
 4224              	.LCFI64:
 4225              		.cfi_def_cfa_register 7
1132:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1133:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 4226              		.loc 1 1133 0
 4227 0004 054B     		ldr	r3, .L318
 4228 0006 9B68     		ldr	r3, [r3, #8]
 4229 0008 03F08003 		and	r3, r3, #128
 4230 000c 002B     		cmp	r3, #0
 4231 000e 04D0     		beq	.L316
1134:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1135:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1136:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
 4232              		.loc 1 1136 0
 4233 0010 FFF7FEFF 		bl	HAL_RCC_CSSCallback
1137:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
1138:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1139:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 4234              		.loc 1 1139 0
 4235 0014 024B     		ldr	r3, .L318+4
 4236 0016 8022     		movs	r2, #128
 4237 0018 1A70     		strb	r2, [r3]
 4238              	.L316:
1140:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1141:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 4239              		.loc 1 1141 0
 4240 001a 80BD     		pop	{r7, pc}
 4241              	.L319:
 4242              		.align	2
 4243              	.L318:
 4244 001c 00100240 		.word	1073876992
 4245 0020 0A100240 		.word	1073877002
 4246              		.cfi_endproc
 4247              	.LFE135:
 4249              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 4250              		.align	2
 4251              		.weak	HAL_RCC_CSSCallback
 4252              		.thumb
 4253              		.thumb_func
 4255              	HAL_RCC_CSSCallback:
 4256              	.LFB136:
1142:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1143:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1144:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1145:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval none
1146:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1147:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1148:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 4257              		.loc 1 1148 0
 4258              		.cfi_startproc
 4259              		@ args = 0, pretend = 0, frame = 0
 4260              		@ frame_needed = 1, uses_anonymous_args = 0
 4261              		@ link register save eliminated.
 4262 0000 80B4     		push	{r7}
 4263              	.LCFI65:
 4264              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccue1i6e.s 			page 108


 4265              		.cfi_offset 7, -4
 4266 0002 00AF     		add	r7, sp, #0
 4267              	.LCFI66:
 4268              		.cfi_def_cfa_register 7
1149:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1150:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     the HAL_RCC_CSSCallback could be implemented in the user file
1151:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     */ 
1152:../../Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 4269              		.loc 1 1152 0
 4270 0004 BD46     		mov	sp, r7
 4271              	.LCFI67:
 4272              		.cfi_def_cfa_register 13
 4273              		@ sp needed
 4274 0006 5DF8047B 		ldr	r7, [sp], #4
 4275              	.LCFI68:
 4276              		.cfi_restore 7
 4277              		.cfi_def_cfa_offset 0
 4278 000a 7047     		bx	lr
 4279              		.cfi_endproc
 4280              	.LFE136:
 4282              		.text
 4283              	.Letext0:
 4284              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 4285              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 4286              		.file 5 "../../Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f302x8.h"
 4287              		.file 6 "../../Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 4288              		.file 7 "../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 4289              		.file 8 "../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 4290              		.file 9 "../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 4291              		.file 10 "../../Drivers/CMSIS/Include/core_cm4.h"
 4292              		.file 11 "../../Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
ARM GAS  /tmp/ccue1i6e.s 			page 109


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_hal_rcc.c
     /tmp/ccue1i6e.s:25     .rodata.aPLLMULFactorTable:0000000000000000 aPLLMULFactorTable
     /tmp/ccue1i6e.s:22     .rodata.aPLLMULFactorTable:0000000000000000 $d
     /tmp/ccue1i6e.s:47     .rodata.aPredivFactorTable:0000000000000000 aPredivFactorTable
     /tmp/ccue1i6e.s:44     .rodata.aPredivFactorTable:0000000000000000 $d
     /tmp/ccue1i6e.s:65     .text.HAL_RCC_DeInit:0000000000000000 $t
     /tmp/ccue1i6e.s:70     .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
     /tmp/ccue1i6e.s:144    .text.HAL_RCC_DeInit:0000000000000060 $d
     /tmp/ccue1i6e.s:152    .text.HAL_RCC_OscConfig:0000000000000000 $t
     /tmp/ccue1i6e.s:157    .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
     /tmp/ccue1i6e.s:579    .text.HAL_RCC_OscConfig:00000000000002e0 $d
     /tmp/ccue1i6e.s:581    .text.HAL_RCC_OscConfig:00000000000002e4 $t
     /tmp/ccue1i6e.s:1029   .text.HAL_RCC_OscConfig:00000000000005f0 $d
     /tmp/ccue1i6e.s:1032   .text.HAL_RCC_OscConfig:00000000000005f4 $t
     /tmp/ccue1i6e.s:1488   .text.HAL_RCC_OscConfig:0000000000000910 $d
     /tmp/ccue1i6e.s:1491   .text.HAL_RCC_OscConfig:0000000000000918 $t
     /tmp/ccue1i6e.s:1893   .text.HAL_RCC_OscConfig:0000000000000be8 $d
     /tmp/ccue1i6e.s:1897   .text.HAL_RCC_OscConfig:0000000000000bf0 $t
     /tmp/ccue1i6e.s:2267   .text.HAL_RCC_OscConfig:0000000000000e88 $d
     /tmp/ccue1i6e.s:2270   .text.HAL_RCC_OscConfig:0000000000000e8c $t
     /tmp/ccue1i6e.s:2690   .text.HAL_RCC_OscConfig:0000000000001188 $d
     /tmp/ccue1i6e.s:2693   .text.HAL_RCC_OscConfig:000000000000118c $t
     /tmp/ccue1i6e.s:2709   .text.HAL_RCC_ClockConfig:0000000000000000 $t
     /tmp/ccue1i6e.s:2714   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
     /tmp/ccue1i6e.s:3171   .text.HAL_RCC_ClockConfig:00000000000002a4 $d
     /tmp/ccue1i6e.s:3175   .text.HAL_RCC_ClockConfig:00000000000002ac $t
     /tmp/ccue1i6e.s:3593   .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
     /tmp/ccue1i6e.s:3371   .text.HAL_RCC_ClockConfig:00000000000003f4 $d
     /tmp/ccue1i6e.s:3379   .text.HAL_RCC_MCOConfig:0000000000000000 $t
     /tmp/ccue1i6e.s:3384   .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
     /tmp/ccue1i6e.s:3459   .text.HAL_RCC_MCOConfig:0000000000000064 $d
     /tmp/ccue1i6e.s:3464   .text.HAL_RCC_EnableCSS:0000000000000000 $t
     /tmp/ccue1i6e.s:3469   .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
     /tmp/ccue1i6e.s:3526   .text.HAL_RCC_DisableCSS:0000000000000000 $t
     /tmp/ccue1i6e.s:3531   .text.HAL_RCC_DisableCSS:0000000000000000 HAL_RCC_DisableCSS
     /tmp/ccue1i6e.s:3588   .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
     /tmp/ccue1i6e.s:3741   .text.HAL_RCC_GetSysClockFreq:00000000000000c0 $d
     /tmp/ccue1i6e.s:3750   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
     /tmp/ccue1i6e.s:3755   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
     /tmp/ccue1i6e.s:3786   .text.HAL_RCC_GetHCLKFreq:0000000000000014 $d
     /tmp/ccue1i6e.s:3791   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
     /tmp/ccue1i6e.s:3796   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
     /tmp/ccue1i6e.s:3853   .text.HAL_RCC_GetPCLK1Freq:000000000000003c $d
     /tmp/ccue1i6e.s:3859   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
     /tmp/ccue1i6e.s:3864   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
     /tmp/ccue1i6e.s:3921   .text.HAL_RCC_GetPCLK2Freq:000000000000003c $d
     /tmp/ccue1i6e.s:3927   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
     /tmp/ccue1i6e.s:3932   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
     /tmp/ccue1i6e.s:4121   .text.HAL_RCC_GetOscConfig:000000000000010c $d
     /tmp/ccue1i6e.s:4126   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
     /tmp/ccue1i6e.s:4131   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
     /tmp/ccue1i6e.s:4201   .text.HAL_RCC_GetClockConfig:0000000000000058 $d
     /tmp/ccue1i6e.s:4207   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
     /tmp/ccue1i6e.s:4212   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
     /tmp/ccue1i6e.s:4255   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
     /tmp/ccue1i6e.s:4244   .text.HAL_RCC_NMI_IRQHandler:000000000000001c $d
ARM GAS  /tmp/ccue1i6e.s 			page 110


     /tmp/ccue1i6e.s:4250   .text.HAL_RCC_CSSCallback:0000000000000000 $t
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
SystemCoreClock
HAL_GetTick
HAL_InitTick
AHBPrescTable
HAL_GPIO_Init
APBPrescTable
