Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Sat Jun  4 22:53:16 2016
| Host         : Dries007-Arch running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: clk_1k_reg/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: keyboard0/ps2_keyboard_0/ps2_clk_int_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 29 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1263 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.830        0.000                      0                 2730        0.046        0.000                      0                 2730        3.000        0.000                       0                  1272  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
clk                        {0.000 5.000}        10.000          100.000         
  clk_2cpu_ClockDivider    {0.000 27.778}       55.556          18.000          
  clk_cpu_ClockDivider     {0.000 55.556}       111.111         9.000           
  clk_vga_ClockDivider     {0.000 4.630}        9.259           108.000         
  clkfbout_ClockDivider    {0.000 25.000}       50.000          20.000          
sys_clk_pin                {0.000 5.000}        10.000          100.000         
  clk_2cpu_ClockDivider_1  {0.000 27.778}       55.556          18.000          
  clk_cpu_ClockDivider_1   {0.000 55.556}       111.111         9.000           
  clk_vga_ClockDivider_1   {0.000 4.630}        9.259           108.000         
  clkfbout_ClockDivider_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_2cpu_ClockDivider         54.143        0.000                      0                    3        0.308        0.000                      0                    3       27.278        0.000                       0                    28  
  clk_cpu_ClockDivider          64.376        0.000                      0                 2424        0.214        0.000                      0                 2424       55.056        0.000                       0                  1182  
  clk_vga_ClockDivider           0.830        0.000                      0                  131        0.185        0.000                      0                  131        4.130        0.000                       0                    58  
  clkfbout_ClockDivider                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_2cpu_ClockDivider_1       54.151        0.000                      0                    3        0.308        0.000                      0                    3       27.278        0.000                       0                    28  
  clk_cpu_ClockDivider_1        64.386        0.000                      0                 2424        0.214        0.000                      0                 2424       55.056        0.000                       0                  1182  
  clk_vga_ClockDivider_1         0.832        0.000                      0                  131        0.185        0.000                      0                  131        4.130        0.000                       0                    58  
  clkfbout_ClockDivider_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_cpu_ClockDivider     clk_2cpu_ClockDivider         49.286        0.000                      0                  175        0.072        0.000                      0                  175  
clk_2cpu_ClockDivider_1  clk_2cpu_ClockDivider         54.143        0.000                      0                    3        0.156        0.000                      0                    3  
clk_cpu_ClockDivider_1   clk_2cpu_ClockDivider         49.296        0.000                      0                  175        0.081        0.000                      0                  175  
clk_2cpu_ClockDivider    clk_cpu_ClockDivider          45.123        0.000                      0                    8        0.271        0.000                      0                    8  
clk_2cpu_ClockDivider_1  clk_cpu_ClockDivider          45.123        0.000                      0                    8        0.271        0.000                      0                    8  
clk_cpu_ClockDivider_1   clk_cpu_ClockDivider          64.376        0.000                      0                 2424        0.046        0.000                      0                 2424  
clk_vga_ClockDivider_1   clk_vga_ClockDivider           0.830        0.000                      0                  131        0.069        0.000                      0                  131  
clk_2cpu_ClockDivider    clk_2cpu_ClockDivider_1       54.143        0.000                      0                    3        0.156        0.000                      0                    3  
clk_cpu_ClockDivider     clk_2cpu_ClockDivider_1       49.286        0.000                      0                  175        0.072        0.000                      0                  175  
clk_cpu_ClockDivider_1   clk_2cpu_ClockDivider_1       49.296        0.000                      0                  175        0.081        0.000                      0                  175  
clk_2cpu_ClockDivider    clk_cpu_ClockDivider_1        45.132        0.000                      0                    8        0.281        0.000                      0                    8  
clk_cpu_ClockDivider     clk_cpu_ClockDivider_1        64.376        0.000                      0                 2424        0.046        0.000                      0                 2424  
clk_2cpu_ClockDivider_1  clk_cpu_ClockDivider_1        45.132        0.000                      0                    8        0.281        0.000                      0                    8  
clk_vga_ClockDivider     clk_vga_ClockDivider_1         0.830        0.000                      0                  131        0.069        0.000                      0                  131  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_2cpu_ClockDivider
  To Clock:  clk_2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       54.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       27.278ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             54.143ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.580ns (44.904%)  route 0.712ns (55.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 54.008 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.567    -0.945    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.712     0.223    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.124     0.347 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.347    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.448    54.008    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.603    54.611    
                         clock uncertainty           -0.152    54.459    
    SLICE_X9Y10          FDRE (Setup_fdre_C_D)        0.031    54.490    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         54.490    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                 54.143    

Slack (MET) :             54.230ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.712ns (57.010%)  route 0.537ns (42.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 54.008 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.567    -0.945    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.537     0.011    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.293     0.304 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.304    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.448    54.008    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.603    54.611    
                         clock uncertainty           -0.152    54.459    
    SLICE_X9Y10          FDRE (Setup_fdre_C_D)        0.075    54.534    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         54.534    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                 54.230    

Slack (MET) :             54.303ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.580ns (51.343%)  route 0.550ns (48.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 54.008 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.567    -0.945    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.550     0.061    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.124     0.185 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.185    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.448    54.008    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.603    54.611    
                         clock uncertainty           -0.152    54.459    
    SLICE_X9Y10          FDRE (Setup_fdre_C_D)        0.029    54.488    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         54.488    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                 54.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.657%)  route 0.213ns (53.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.213    -0.264    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.045    -0.219 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X9Y10          FDRE (Hold_fdre_C_D)         0.091    -0.526    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.230ns (50.120%)  route 0.229ns (49.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.229    -0.260    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.102    -0.158 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X9Y10          FDRE (Hold_fdre_C_D)         0.107    -0.510    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.290%)  route 0.276ns (59.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.276    -0.201    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.045    -0.156 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X9Y10          FDRE (Hold_fdre_C_D)         0.092    -0.525    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.370    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_2cpu_ClockDivider
Waveform(ns):       { 0.000 27.778 }
Period(ns):         55.556
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X1Y18     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         55.556      52.980     RAMB36_X1Y18     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB18_X1Y34     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         55.556      52.980     RAMB18_X1Y34     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X0Y2      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X0Y1      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB18_X0Y0      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X0Y16     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         55.556      52.980     RAMB36_X0Y16     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X0Y19     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       55.556      157.804    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X48Y90     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X46Y92     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X45Y93     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X44Y91     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X9Y10      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X9Y10      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X9Y10      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X9Y10      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X9Y10      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X9Y10      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X9Y10      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X9Y10      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X9Y10      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X48Y90     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X48Y90     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X46Y92     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X46Y92     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X45Y93     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X45Y93     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X44Y91     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       64.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       55.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             64.376ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        46.195ns  (logic 17.354ns (37.567%)  route 28.841ns (62.433%))
  Logic Levels:           76  (CARRY4=51 LUT1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 r  input[15]_i_28/O
                         net (fo=16, routed)          0.608    41.324    aD2M4dsP[12]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124    41.448 r  input[15]_i_21/O
                         net (fo=1, routed)           0.000    41.448    input[15]_i_21_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.875 r  input_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.693    42.568    input_reg[15]_i_9_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.306    42.874 r  fb_a_addr0_i_16/O
                         net (fo=1, routed)           0.675    43.549    keyboard0/input_max_reg[13]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124    43.673 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=19, routed)          1.631    45.304    input[13]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.168   110.042    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362   109.680    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.680    
                         arrival time                         -45.304    
  -------------------------------------------------------------------
                         slack                                 64.376    

Slack (MET) :             64.376ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        46.195ns  (logic 17.354ns (37.567%)  route 28.841ns (62.433%))
  Logic Levels:           76  (CARRY4=51 LUT1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 r  input[15]_i_28/O
                         net (fo=16, routed)          0.608    41.324    aD2M4dsP[12]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124    41.448 r  input[15]_i_21/O
                         net (fo=1, routed)           0.000    41.448    input[15]_i_21_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.875 r  input_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.693    42.568    input_reg[15]_i_9_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.306    42.874 r  fb_a_addr0_i_16/O
                         net (fo=1, routed)           0.675    43.549    keyboard0/input_max_reg[13]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124    43.673 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=19, routed)          1.631    45.304    input[13]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.168   110.042    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.362   109.680    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.680    
                         arrival time                         -45.304    
  -------------------------------------------------------------------
                         slack                                 64.376    

Slack (MET) :             64.376ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        46.195ns  (logic 17.354ns (37.567%)  route 28.841ns (62.433%))
  Logic Levels:           76  (CARRY4=51 LUT1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 r  input[15]_i_28/O
                         net (fo=16, routed)          0.608    41.324    aD2M4dsP[12]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124    41.448 r  input[15]_i_21/O
                         net (fo=1, routed)           0.000    41.448    input[15]_i_21_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.875 r  input_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.693    42.568    input_reg[15]_i_9_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.306    42.874 r  fb_a_addr0_i_16/O
                         net (fo=1, routed)           0.675    43.549    keyboard0/input_max_reg[13]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124    43.673 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=19, routed)          1.631    45.304    input[13]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.168   110.042    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.362   109.680    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.680    
                         arrival time                         -45.304    
  -------------------------------------------------------------------
                         slack                                 64.376    

Slack (MET) :             64.376ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        46.195ns  (logic 17.354ns (37.567%)  route 28.841ns (62.433%))
  Logic Levels:           76  (CARRY4=51 LUT1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 r  input[15]_i_28/O
                         net (fo=16, routed)          0.608    41.324    aD2M4dsP[12]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124    41.448 r  input[15]_i_21/O
                         net (fo=1, routed)           0.000    41.448    input[15]_i_21_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.875 r  input_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.693    42.568    input_reg[15]_i_9_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.306    42.874 r  fb_a_addr0_i_16/O
                         net (fo=1, routed)           0.675    43.549    keyboard0/input_max_reg[13]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124    43.673 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=19, routed)          1.631    45.304    input[13]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.168   110.042    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.362   109.680    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.680    
                         arrival time                         -45.304    
  -------------------------------------------------------------------
                         slack                                 64.376    

Slack (MET) :             64.543ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        46.028ns  (logic 17.354ns (37.703%)  route 28.674ns (62.297%))
  Logic Levels:           76  (CARRY4=51 LUT1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 r  input[15]_i_28/O
                         net (fo=16, routed)          0.608    41.324    aD2M4dsP[12]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124    41.448 r  input[15]_i_21/O
                         net (fo=1, routed)           0.000    41.448    input[15]_i_21_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.875 r  input_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.693    42.568    input_reg[15]_i_9_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.306    42.874 r  fb_a_addr0_i_16/O
                         net (fo=1, routed)           0.675    43.549    keyboard0/input_max_reg[13]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124    43.673 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=19, routed)          1.464    45.137    input[13]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.168   110.042    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -0.362   109.680    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.680    
                         arrival time                         -45.137    
  -------------------------------------------------------------------
                         slack                                 64.543    

Slack (MET) :             64.543ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        46.028ns  (logic 17.354ns (37.703%)  route 28.674ns (62.297%))
  Logic Levels:           76  (CARRY4=51 LUT1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 r  input[15]_i_28/O
                         net (fo=16, routed)          0.608    41.324    aD2M4dsP[12]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124    41.448 r  input[15]_i_21/O
                         net (fo=1, routed)           0.000    41.448    input[15]_i_21_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.875 r  input_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.693    42.568    input_reg[15]_i_9_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.306    42.874 r  fb_a_addr0_i_16/O
                         net (fo=1, routed)           0.675    43.549    keyboard0/input_max_reg[13]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124    43.673 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=19, routed)          1.464    45.137    input[13]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.168   110.042    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.362   109.680    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.680    
                         arrival time                         -45.137    
  -------------------------------------------------------------------
                         slack                                 64.543    

Slack (MET) :             64.543ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        46.028ns  (logic 17.354ns (37.703%)  route 28.674ns (62.297%))
  Logic Levels:           76  (CARRY4=51 LUT1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 r  input[15]_i_28/O
                         net (fo=16, routed)          0.608    41.324    aD2M4dsP[12]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124    41.448 r  input[15]_i_21/O
                         net (fo=1, routed)           0.000    41.448    input[15]_i_21_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.875 r  input_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.693    42.568    input_reg[15]_i_9_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.306    42.874 r  fb_a_addr0_i_16/O
                         net (fo=1, routed)           0.675    43.549    keyboard0/input_max_reg[13]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124    43.673 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=19, routed)          1.464    45.137    input[13]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.168   110.042    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.362   109.680    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.680    
                         arrival time                         -45.137    
  -------------------------------------------------------------------
                         slack                                 64.543    

Slack (MET) :             64.615ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        45.956ns  (logic 17.036ns (37.070%)  route 28.920ns (62.930%))
  Logic Levels:           75  (CARRY4=50 LUT1=2 LUT3=4 LUT4=1 LUT5=13 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 f  input[15]_i_28/O
                         net (fo=16, routed)          1.896    42.612    aD2M4dsP[12]
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.124    42.736 f  input[3]_i_5/O
                         net (fo=1, routed)           0.000    42.736    keyboard0/input_max_reg[3]_2
    SLICE_X8Y16          MUXF7 (Prop_muxf7_I0_O)      0.241    42.977 f  keyboard0/input_reg[3]_i_2/O
                         net (fo=2, routed)           0.825    43.802    keyboard0/input_reg[3]_i_2_n_0
    SLICE_X8Y18          LUT6 (Prop_lut6_I1_O)        0.298    44.100 r  keyboard0/fb_a_addr0_i_11/O
                         net (fo=2, routed)           0.965    45.065    input[3]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.168   110.042    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.362   109.680    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.680    
                         arrival time                         -45.065    
  -------------------------------------------------------------------
                         slack                                 64.615    

Slack (MET) :             64.711ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        45.860ns  (logic 17.354ns (37.841%)  route 28.506ns (62.159%))
  Logic Levels:           76  (CARRY4=51 LUT1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 r  input[15]_i_28/O
                         net (fo=16, routed)          0.608    41.324    aD2M4dsP[12]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124    41.448 r  input[15]_i_21/O
                         net (fo=1, routed)           0.000    41.448    input[15]_i_21_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.875 r  input_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.693    42.568    input_reg[15]_i_9_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.306    42.874 r  fb_a_addr0_i_16/O
                         net (fo=1, routed)           0.675    43.549    keyboard0/input_max_reg[13]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124    43.673 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=19, routed)          1.296    44.969    input[13]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.168   110.042    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.362   109.680    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.680    
                         arrival time                         -44.969    
  -------------------------------------------------------------------
                         slack                                 64.711    

Slack (MET) :             64.711ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        45.860ns  (logic 17.354ns (37.841%)  route 28.506ns (62.159%))
  Logic Levels:           76  (CARRY4=51 LUT1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 r  input[15]_i_28/O
                         net (fo=16, routed)          0.608    41.324    aD2M4dsP[12]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124    41.448 r  input[15]_i_21/O
                         net (fo=1, routed)           0.000    41.448    input[15]_i_21_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.875 r  input_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.693    42.568    input_reg[15]_i_9_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.306    42.874 r  fb_a_addr0_i_16/O
                         net (fo=1, routed)           0.675    43.549    keyboard0/input_max_reg[13]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124    43.673 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=19, routed)          1.296    44.969    input[13]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.168   110.042    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -0.362   109.680    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.680    
                         arrival time                         -44.969    
  -------------------------------------------------------------------
                         slack                                 64.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rng_seed_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.685%)  route 0.141ns (40.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.594    -0.587    clk_cpu
    SLICE_X60Y44         FDRE                                         r  rng_seed_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  rng_seed_reg[13]/Q
                         net (fo=1, routed)           0.141    -0.282    prng0/Q[13]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.045    -0.237 r  prng0/tmp_a[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    prng0/p_0_in[13]
    SLICE_X60Y43         FDRE                                         r  prng0/tmp_a_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.864    -0.826    prng0/clk_cpu
    SLICE_X60Y43         FDRE                                         r  prng0/tmp_a_reg[13]/C
                         clock pessimism              0.254    -0.571    
    SLICE_X60Y43         FDRE (Hold_fdre_C_D)         0.120    -0.451    prng0/tmp_a_reg[13]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 rom_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.281%)  route 0.127ns (37.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.567    -0.614    clk_cpu
    SLICE_X10Y47         FDRE                                         r  rom_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  rom_addr_reg[13]/Q
                         net (fo=10, routed)          0.127    -0.324    rom_addr_reg_n_0_[13]
    SLICE_X10Y47         LUT5 (Prop_lut5_I4_O)        0.045    -0.279 r  rom_addr[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    rom_addr[13]_i_1_n_0
    SLICE_X10Y47         FDRE                                         r  rom_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.837    -0.853    clk_cpu
    SLICE_X10Y47         FDRE                                         r  rom_addr_reg[13]/C
                         clock pessimism              0.238    -0.614    
    SLICE_X10Y47         FDRE (Hold_fdre_C_D)         0.121    -0.493    rom_addr_reg[13]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 rng_seed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.594    -0.587    clk_cpu
    SLICE_X65Y41         FDRE                                         r  rng_seed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  rng_seed_reg[0]/Q
                         net (fo=1, routed)           0.138    -0.308    prng0/Q[0]
    SLICE_X65Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.263 r  prng0/tmp_a[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    prng0/p_0_in[0]
    SLICE_X65Y42         FDRE                                         r  prng0/tmp_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.865    -0.825    prng0/clk_cpu
    SLICE_X65Y42         FDRE                                         r  prng0/tmp_a_reg[0]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X65Y42         FDRE (Hold_fdre_C_D)         0.091    -0.480    prng0/tmp_a_reg[0]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.943%)  route 0.128ns (50.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.595    -0.586    prng0/clk_cpu
    SLICE_X65Y44         FDRE                                         r  prng0/tmp_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.458 r  prng0/tmp_a_reg[2]/Q
                         net (fo=2, routed)           0.128    -0.330    prng0/p_0_in_0[3]
    SLICE_X65Y45         FDRE                                         r  prng0/rnd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.866    -0.824    prng0/clk_cpu
    SLICE_X65Y45         FDRE                                         r  prng0/rnd_reg[3]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X65Y45         FDRE (Hold_fdre_C_D)         0.013    -0.557    prng0/rnd_reg[3]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.024%)  route 0.101ns (30.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.595    -0.586    prng0/clk_cpu
    SLICE_X65Y44         FDRE                                         r  prng0/tmp_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.458 r  prng0/tmp_a_reg[2]/Q
                         net (fo=2, routed)           0.101    -0.357    prng0/p_0_in_0[3]
    SLICE_X65Y44         LUT3 (Prop_lut3_I1_O)        0.098    -0.259 r  prng0/tmp_a[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    prng0/p_0_in[3]
    SLICE_X65Y44         FDRE                                         r  prng0/tmp_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.866    -0.824    prng0/clk_cpu
    SLICE_X65Y44         FDRE                                         r  prng0/tmp_a_reg[3]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X65Y44         FDRE (Hold_fdre_C_D)         0.092    -0.494    prng0/tmp_a_reg[3]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 money_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.555    -0.626    clk_cpu
    SLICE_X29Y30         FDRE                                         r  money_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  money_reg[24]/Q
                         net (fo=3, routed)           0.079    -0.406    money_reg_n_0_[24]
    SLICE_X29Y30         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.282 r  money_reg[26]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.282    money0[25]
    SLICE_X29Y30         FDRE                                         r  money_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.823    -0.867    clk_cpu
    SLICE_X29Y30         FDRE                                         r  money_reg[25]/C
                         clock pessimism              0.240    -0.626    
    SLICE_X29Y30         FDRE (Hold_fdre_C_D)         0.105    -0.521    money_reg[25]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 money_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.554    -0.627    clk_cpu
    SLICE_X29Y29         FDRE                                         r  money_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  money_reg[22]/Q
                         net (fo=3, routed)           0.079    -0.407    money_reg_n_0_[22]
    SLICE_X29Y29         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.280 r  money_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.280    money0[23]
    SLICE_X29Y29         FDRE                                         r  money_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.822    -0.868    clk_cpu
    SLICE_X29Y29         FDRE                                         r  money_reg[23]/C
                         clock pessimism              0.240    -0.627    
    SLICE_X29Y29         FDRE (Hold_fdre_C_D)         0.105    -0.522    money_reg[23]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.595    -0.586    prng0/clk_cpu
    SLICE_X65Y44         FDRE                                         r  prng0/tmp_a_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  prng0/tmp_a_reg[11]/Q
                         net (fo=2, routed)           0.168    -0.277    prng0/p_0_in_0[12]
    SLICE_X65Y44         LUT3 (Prop_lut3_I1_O)        0.042    -0.235 r  prng0/tmp_a[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    prng0/p_0_in[12]
    SLICE_X65Y44         FDRE                                         r  prng0/tmp_a_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.866    -0.824    prng0/clk_cpu
    SLICE_X65Y44         FDRE                                         r  prng0/tmp_a_reg[12]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X65Y44         FDRE (Hold_fdre_C_D)         0.107    -0.479    prng0/tmp_a_reg[12]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.806%)  route 0.170ns (48.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.594    -0.587    prng0/clk_cpu
    SLICE_X65Y42         FDRE                                         r  prng0/tmp_a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  prng0/tmp_a_reg[7]/Q
                         net (fo=2, routed)           0.170    -0.276    prng0/p_0_in_0[8]
    SLICE_X65Y42         LUT3 (Prop_lut3_I1_O)        0.042    -0.234 r  prng0/tmp_a[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    prng0/p_0_in[8]
    SLICE_X65Y42         FDRE                                         r  prng0/tmp_a_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.865    -0.825    prng0/clk_cpu
    SLICE_X65Y42         FDRE                                         r  prng0/tmp_a_reg[8]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X65Y42         FDRE (Hold_fdre_C_D)         0.107    -0.480    prng0/tmp_a_reg[8]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.646    -0.535    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X54Y106        FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDRE (Prop_fdre_C_Q)         0.148    -0.387 r  keyboard0/ps2_keyboard_0/count_idle_reg[7]/Q
                         net (fo=3, routed)           0.122    -0.265    keyboard0/ps2_keyboard_0/count_idle_reg__0[7]
    SLICE_X54Y106        LUT6 (Prop_lut6_I5_O)        0.099    -0.166 r  keyboard0/ps2_keyboard_0/count_idle[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.166    keyboard0/ps2_keyboard_0/p_0_in__0[8]
    SLICE_X54Y106        FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.919    -0.770    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X54Y106        FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[8]/C
                         clock pessimism              0.235    -0.535    
    SLICE_X54Y106        FDRE (Hold_fdre_C_D)         0.121    -0.414    keyboard0/ps2_keyboard_0/count_idle_reg[8]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_ClockDivider
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0    clock0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         111.111     109.862    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X9Y40      B[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X15Y37     fb_index_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X15Y37     fb_index_reg[0]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X15Y37     fb_index_reg[0]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X15Y44     fb_index_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X14Y43     fb_index_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X15Y43     fb_index_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X14Y44     fb_index_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       111.111     102.249    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X15Y87     bets_reg[10][money][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X14Y87     bets_reg[10][money][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X15Y87     bets_reg[10][money][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X15Y87     bets_reg[10][money][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X14Y87     bets_reg[10][money][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X53Y102    bets_reg[11][money][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X50Y102    bets_reg[11][money][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X53Y102    bets_reg[11][money][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X49Y100    bets_reg[11][money][13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X52Y102    bets_reg[11][money][14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X15Y44     fb_index_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X14Y43     fb_index_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X15Y43     fb_index_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X14Y44     fb_index_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X28Y39     fb_index_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X15Y43     fb_index_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X12Y44     rom_addr_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X29Y39     bets_index_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X29Y39     bets_index_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X30Y41     bets_index_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_ClockDivider
  To Clock:  clk_vga_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        0.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.830ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        8.371ns  (logic 1.982ns (23.678%)  route 6.389ns (76.322%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 7.781 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X11Y5          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.782     0.295    vga0/v_count_reg_n_0_[1]
    SLICE_X11Y6          LUT3 (Prop_lut3_I0_O)        0.124     0.419 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.852     1.271    vga0/v_count[5]_i_2_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.395 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.663     2.059    vga0/v_count[10]_i_2_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.183 r  vga0/v_count[3]_i_1/O
                         net (fo=108, routed)         1.321     3.504    vga0/sel[3]
    SLICE_X8Y8           LUT6 (Prop_lut6_I3_O)        0.124     3.628 r  vga0/g4_b1/O
                         net (fo=1, routed)           0.000     3.628    vga0/g4_b1_n_0
    SLICE_X8Y8           MUXF7 (Prop_muxf7_I0_O)      0.241     3.869 r  vga0/vgaRed_reg[0]_i_96/O
                         net (fo=1, routed)           0.000     3.869    vga0/vgaRed_reg[0]_i_96_n_0
    SLICE_X8Y8           MUXF8 (Prop_muxf8_I0_O)      0.098     3.967 r  vga0/vgaRed_reg[0]_i_33/O
                         net (fo=1, routed)           0.942     4.909    vga0/vgaRed_reg[0]_i_33_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I3_O)        0.319     5.228 r  vga0/vgaRed[0]_i_11/O
                         net (fo=1, routed)           1.033     6.261    vga0/vgaRed[0]_i_11_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I1_O)        0.124     6.385 r  vga0/vgaRed[0]_i_4/O
                         net (fo=1, routed)           0.641     7.026    vga0/vgaRed[0]_i_4_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.124     7.150 r  vga0/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.154     7.304    vga0/vgaRed[0]_i_3_n_0
    SLICE_X7Y3           LUT5 (Prop_lut5_I3_O)        0.124     7.428 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.428    vga0/vgaRed[0]_i_1_n_0
    SLICE_X7Y3           FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.517     7.781    vga0/clk_vga
    SLICE_X7Y3           FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.564     8.345    
                         clock uncertainty           -0.116     8.229    
    SLICE_X7Y3           FDRE (Setup_fdre_C_D)        0.029     8.258    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -7.428    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             1.875ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        7.347ns  (logic 2.809ns (38.234%)  route 4.538ns (61.766%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X11Y5          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.782     0.295    vga0/v_count_reg_n_0_[1]
    SLICE_X11Y6          LUT3 (Prop_lut3_I0_O)        0.124     0.419 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.852     1.271    vga0/v_count[5]_i_2_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.395 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.695     2.090    vga0/v_count[10]_i_2_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.214 r  vga0/v_count[5]_i_1/O
                         net (fo=3, routed)           0.770     2.984    vga0/v_count3_out[5]
    SLICE_X14Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     3.388 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.388    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.711 r  vga0/fbOutAddr_reg[13]_i_3/O[1]
                         net (fo=2, routed)           0.640     4.351    vga0/fbOutAddr1[11]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     5.055 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.055    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.277 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.800     6.076    vga0/fbOutAddr0[13]
    SLICE_X12Y4          LUT3 (Prop_lut3_I2_O)        0.328     6.404 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     6.404    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.116     8.162    
    SLICE_X12Y4          FDRE (Setup_fdre_C_D)        0.118     8.280    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.280    
                         arrival time                          -6.404    
  -------------------------------------------------------------------
                         slack                                  1.875    

Slack (MET) :             2.300ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.881ns  (logic 2.869ns (41.692%)  route 4.012ns (58.308%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X11Y5          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.782     0.295    vga0/v_count_reg_n_0_[1]
    SLICE_X11Y6          LUT3 (Prop_lut3_I0_O)        0.124     0.419 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.852     1.271    vga0/v_count[5]_i_2_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.395 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.692     2.087    vga0/v_count[10]_i_2_n_0
    SLICE_X12Y5          LUT5 (Prop_lut5_I0_O)        0.124     2.211 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.455     2.666    vga0/v_count3_out[4]
    SLICE_X14Y5          LUT5 (Prop_lut5_I4_O)        0.124     2.790 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.790    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.368 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.565     3.933    vga0/fbOutAddr1[8]
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.635 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.635    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.969 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.667     5.636    vga0/fbOutAddr0[10]
    SLICE_X12Y4          LUT3 (Prop_lut3_I2_O)        0.303     5.939 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.939    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.116     8.162    
    SLICE_X12Y4          FDRE (Setup_fdre_C_D)        0.077     8.239    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -5.939    
  -------------------------------------------------------------------
                         slack                                  2.300    

Slack (MET) :             2.478ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 2.628ns (39.183%)  route 4.079ns (60.817%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X11Y5          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.782     0.295    vga0/v_count_reg_n_0_[1]
    SLICE_X11Y6          LUT3 (Prop_lut3_I0_O)        0.124     0.419 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.852     1.271    vga0/v_count[5]_i_2_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.395 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.695     2.090    vga0/v_count[10]_i_2_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.214 r  vga0/v_count[5]_i_1/O
                         net (fo=3, routed)           0.770     2.984    vga0/v_count3_out[5]
    SLICE_X14Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     3.388 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.388    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.607 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.458     4.065    vga0/fbOutAddr1[10]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875     4.940 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.522     5.462    vga0/fbOutAddr0[11]
    SLICE_X12Y4          LUT3 (Prop_lut3_I2_O)        0.302     5.764 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.764    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.116     8.162    
    SLICE_X12Y4          FDRE (Setup_fdre_C_D)        0.081     8.243    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.243    
                         arrival time                          -5.764    
  -------------------------------------------------------------------
                         slack                                  2.478    

Slack (MET) :             2.501ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 2.519ns (37.695%)  route 4.164ns (62.305%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X11Y5          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.782     0.295    vga0/v_count_reg_n_0_[1]
    SLICE_X11Y6          LUT3 (Prop_lut3_I0_O)        0.124     0.419 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.852     1.271    vga0/v_count[5]_i_2_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.395 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.695     2.090    vga0/v_count[10]_i_2_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.214 r  vga0/v_count[5]_i_1/O
                         net (fo=3, routed)           0.770     2.984    vga0/v_count3_out[5]
    SLICE_X14Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     3.388 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.388    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.711 r  vga0/fbOutAddr_reg[13]_i_3/O[1]
                         net (fo=2, routed)           0.640     4.351    vga0/fbOutAddr1[11]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.658     5.009 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.426     5.434    vga0/fbOutAddr0[12]
    SLICE_X12Y4          LUT3 (Prop_lut3_I2_O)        0.306     5.740 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     5.740    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.116     8.162    
    SLICE_X12Y4          FDRE (Setup_fdre_C_D)        0.079     8.241    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -5.740    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 2.407ns (36.697%)  route 4.152ns (63.303%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X11Y5          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.782     0.295    vga0/v_count_reg_n_0_[1]
    SLICE_X11Y6          LUT3 (Prop_lut3_I0_O)        0.124     0.419 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.852     1.271    vga0/v_count[5]_i_2_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.395 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.692     2.087    vga0/v_count[10]_i_2_n_0
    SLICE_X12Y5          LUT5 (Prop_lut5_I0_O)        0.124     2.211 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.455     2.666    vga0/v_count3_out[4]
    SLICE_X14Y5          LUT5 (Prop_lut5_I4_O)        0.124     2.790 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.790    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.368 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.565     3.933    vga0/fbOutAddr1[8]
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.549     4.482 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.807     5.289    vga0/fbOutAddr0[8]
    SLICE_X12Y4          LUT3 (Prop_lut3_I2_O)        0.328     5.617 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.617    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.116     8.162    
    SLICE_X12Y4          FDRE (Setup_fdre_C_D)        0.118     8.280    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.280    
                         arrival time                          -5.617    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.691ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.531ns  (logic 2.746ns (42.044%)  route 3.785ns (57.956%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X11Y5          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.782     0.295    vga0/v_count_reg_n_0_[1]
    SLICE_X11Y6          LUT3 (Prop_lut3_I0_O)        0.124     0.419 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.852     1.271    vga0/v_count[5]_i_2_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.395 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.692     2.087    vga0/v_count[10]_i_2_n_0
    SLICE_X12Y5          LUT5 (Prop_lut5_I0_O)        0.124     2.211 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.455     2.666    vga0/v_count3_out[4]
    SLICE_X14Y5          LUT5 (Prop_lut5_I4_O)        0.124     2.790 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.790    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.368 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.565     3.933    vga0/fbOutAddr1[8]
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.635 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.635    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.857 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.440     5.297    vga0/fbOutAddr0[9]
    SLICE_X12Y4          LUT3 (Prop_lut3_I2_O)        0.292     5.589 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.589    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.116     8.162    
    SLICE_X12Y4          FDRE (Setup_fdre_C_D)        0.118     8.280    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.280    
                         arrival time                          -5.589    
  -------------------------------------------------------------------
                         slack                                  2.691    

Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.199ns  (logic 2.143ns (34.568%)  route 4.056ns (65.432%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X10Y3          FDRE                                         r  vga0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDRE (Prop_fdre_C_Q)         0.478    -0.465 f  vga0/h_count_reg[1]/Q
                         net (fo=25, routed)          0.922     0.457    vga0/h_count_reg_n_0_[1]
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.295     0.752 f  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.445     1.197    vga0/h_count[10]_i_3_n_0
    SLICE_X10Y3          LUT4 (Prop_lut4_I0_O)        0.124     1.321 f  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          0.616     1.937    vga0/h_count[10]_i_1_n_0
    SLICE_X15Y3          LUT6 (Prop_lut6_I5_O)        0.124     2.061 f  vga0/fbOutAddr[5]_i_3/O
                         net (fo=4, routed)           0.562     2.623    vga0/fbOutAddr[5]_i_3_n_0
    SLICE_X14Y3          LUT5 (Prop_lut5_I4_O)        0.124     2.747 r  vga0/fbOutAddr[8]_i_7/O
                         net (fo=2, routed)           0.862     3.609    vga0/fbOutAddr[8]_i_7_n_0
    SLICE_X13Y3          LUT4 (Prop_lut4_I1_O)        0.124     3.733 r  vga0/fbOutAddr[8]_i_5/O
                         net (fo=1, routed)           0.000     3.733    vga0/fbOutAddr[8]_i_5_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.313 r  vga0/fbOutAddr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.650     4.963    vga0/fbOutAddr0[7]
    SLICE_X12Y3          LUT3 (Prop_lut3_I2_O)        0.294     5.257 r  vga0/fbOutAddr[7]_i_1/O
                         net (fo=1, routed)           0.000     5.257    vga0/fbOutAddr[7]_i_1_n_0
    SLICE_X12Y3          FDRE                                         r  vga0/fbOutAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X12Y3          FDRE                                         r  vga0/fbOutAddr_reg[7]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.116     8.162    
    SLICE_X12Y3          FDRE (Setup_fdre_C_D)        0.118     8.280    vga0/fbOutAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.280    
                         arrival time                          -5.257    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.154ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 1.269ns (21.699%)  route 4.579ns (78.301%))
  Logic Levels:           5  (LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 7.781 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X10Y3          FDRE                                         r  vga0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDRE (Prop_fdre_C_Q)         0.478    -0.465 r  vga0/h_count_reg[1]/Q
                         net (fo=25, routed)          0.922     0.457    vga0/h_count_reg_n_0_[1]
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.295     0.752 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.445     1.197    vga0/h_count[10]_i_3_n_0
    SLICE_X10Y3          LUT4 (Prop_lut4_I0_O)        0.124     1.321 r  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          1.047     2.369    vga0/h_count[10]_i_1_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.493 f  vga0/v_count[10]_i_1/O
                         net (fo=2, routed)           0.568     3.060    vga0/v_count3_out[10]
    SLICE_X15Y3          LUT6 (Prop_lut6_I0_O)        0.124     3.184 f  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.650     3.834    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X11Y4          LUT1 (Prop_lut1_I0_O)        0.124     3.958 r  vga0/char[7]_i_1/O
                         net (fo=8, routed)           0.947     4.906    vga0/char[7]_i_1_n_0
    SLICE_X6Y5           FDRE                                         r  vga0/char_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.517     7.781    vga0/clk_vga
    SLICE_X6Y5           FDRE                                         r  vga0/char_reg[5]/C
                         clock pessimism              0.564     8.345    
                         clock uncertainty           -0.116     8.229    
    SLICE_X6Y5           FDRE (Setup_fdre_C_CE)      -0.169     8.060    vga0/char_reg[5]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                  3.154    

Slack (MET) :             3.166ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        5.800ns  (logic 1.269ns (21.880%)  route 4.531ns (78.120%))
  Logic Levels:           5  (LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 7.781 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X10Y3          FDRE                                         r  vga0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDRE (Prop_fdre_C_Q)         0.478    -0.465 r  vga0/h_count_reg[1]/Q
                         net (fo=25, routed)          0.922     0.457    vga0/h_count_reg_n_0_[1]
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.295     0.752 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.445     1.197    vga0/h_count[10]_i_3_n_0
    SLICE_X10Y3          LUT4 (Prop_lut4_I0_O)        0.124     1.321 r  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          1.047     2.369    vga0/h_count[10]_i_1_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.493 f  vga0/v_count[10]_i_1/O
                         net (fo=2, routed)           0.568     3.060    vga0/v_count3_out[10]
    SLICE_X15Y3          LUT6 (Prop_lut6_I0_O)        0.124     3.184 f  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.650     3.834    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X11Y4          LUT1 (Prop_lut1_I0_O)        0.124     3.958 r  vga0/char[7]_i_1/O
                         net (fo=8, routed)           0.899     4.857    vga0/char[7]_i_1_n_0
    SLICE_X7Y4           FDRE                                         r  vga0/char_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.517     7.781    vga0/clk_vga
    SLICE_X7Y4           FDRE                                         r  vga0/char_reg[7]/C
                         clock pessimism              0.564     8.345    
                         clock uncertainty           -0.116     8.229    
    SLICE_X7Y4           FDRE (Setup_fdre_C_CE)      -0.205     8.024    vga0/char_reg[7]
  -------------------------------------------------------------------
                         required time                          8.024    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                  3.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.509%)  route 0.306ns (68.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X15Y3          FDRE                                         r  vga0/fbOutAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga0/fbOutAddr_reg[4]/Q
                         net (fo=3, routed)           0.306    -0.168    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.536    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.353    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.054%)  route 0.286ns (66.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X9Y4           FDRE                                         r  vga0/fbOutAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga0/fbOutAddr_reg[1]/Q
                         net (fo=3, routed)           0.286    -0.189    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[1]
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.374    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.865%)  route 0.301ns (68.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X9Y4           FDRE                                         r  vga0/fbOutAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga0/fbOutAddr_reg[0]/Q
                         net (fo=3, routed)           0.301    -0.173    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[0]
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.556    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.373    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.271%)  route 0.310ns (68.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X9Y4           FDRE                                         r  vga0/fbOutAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga0/fbOutAddr_reg[0]/Q
                         net (fo=3, routed)           0.310    -0.164    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[0]
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.374    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.261%)  route 0.315ns (65.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[10]/Q
                         net (fo=3, routed)           0.315    -0.137    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[10]
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.354    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.897%)  route 0.320ns (66.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[2]/Q
                         net (fo=3, routed)           0.320    -0.132    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.536    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.353    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.918%)  route 0.320ns (66.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[2]/Q
                         net (fo=3, routed)           0.320    -0.132    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[2]
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.354    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.164ns (33.519%)  route 0.325ns (66.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X12Y3          FDRE                                         r  vga0/fbOutAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[5]/Q
                         net (fo=3, routed)           0.325    -0.126    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[5]
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.354    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X10Y6          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.123    -0.328    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X10Y6          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.836    -0.854    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X10Y6          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X10Y6          FDRE (Hold_fdre_C_D)         0.059    -0.556    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.148ns (33.748%)  route 0.291ns (66.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.148    -0.467 r  vga0/fbOutAddr_reg[9]/Q
                         net (fo=3, routed)           0.291    -0.177    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[9]
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.129    -0.408    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vga_ClockDivider
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X0Y2      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X0Y1      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y0      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y1    clock0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X10Y6      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X10Y6      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X10Y6      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X10Y6      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X9Y7       frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y6      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y6      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y6      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y6      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y7       frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y7       frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y4      vga0/char_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y4      vga0/char_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y5      vga0/char_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y4       vga0/char_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y7       frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y7       frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y6      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y6      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y6      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y6      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y7       frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y7       frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y4      vga0/char_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y4      vga0/char_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockDivider
  To Clock:  clkfbout_ClockDivider

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockDivider
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    clock0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_2cpu_ClockDivider_1
  To Clock:  clk_2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       54.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       27.278ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             54.151ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.580ns (44.904%)  route 0.712ns (55.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 54.008 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.567    -0.945    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.712     0.223    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.124     0.347 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.347    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.448    54.008    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.603    54.611    
                         clock uncertainty           -0.144    54.467    
    SLICE_X9Y10          FDRE (Setup_fdre_C_D)        0.031    54.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         54.498    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                 54.151    

Slack (MET) :             54.238ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.712ns (57.010%)  route 0.537ns (42.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 54.008 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.567    -0.945    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.537     0.011    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.293     0.304 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.304    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.448    54.008    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.603    54.611    
                         clock uncertainty           -0.144    54.467    
    SLICE_X9Y10          FDRE (Setup_fdre_C_D)        0.075    54.542    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         54.542    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                 54.238    

Slack (MET) :             54.311ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.580ns (51.343%)  route 0.550ns (48.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 54.008 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.279ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.567    -0.945    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.550     0.061    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.124     0.185 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.185    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.448    54.008    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.603    54.611    
                         clock uncertainty           -0.144    54.467    
    SLICE_X9Y10          FDRE (Setup_fdre_C_D)        0.029    54.496    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         54.496    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                 54.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.657%)  route 0.213ns (53.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.213    -0.264    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.045    -0.219 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X9Y10          FDRE (Hold_fdre_C_D)         0.091    -0.526    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.230ns (50.120%)  route 0.229ns (49.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.229    -0.260    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.102    -0.158 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X9Y10          FDRE (Hold_fdre_C_D)         0.107    -0.510    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.290%)  route 0.276ns (59.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.276    -0.201    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.045    -0.156 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X9Y10          FDRE (Hold_fdre_C_D)         0.092    -0.525    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.370    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_2cpu_ClockDivider_1
Waveform(ns):       { 0.000 27.778 }
Period(ns):         55.556
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X1Y18     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         55.556      52.980     RAMB36_X1Y18     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB18_X1Y34     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         55.556      52.980     RAMB18_X1Y34     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X0Y2      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X0Y1      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB18_X0Y0      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X0Y16     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         55.556      52.980     RAMB36_X0Y16     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X0Y19     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       55.556      157.804    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X48Y90     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X46Y92     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X45Y93     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X44Y91     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X9Y10      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X9Y10      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X9Y10      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X9Y10      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X9Y10      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X9Y10      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X9Y10      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X9Y10      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X9Y10      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X48Y90     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X48Y90     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X46Y92     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X46Y92     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X45Y93     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X45Y93     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X44Y91     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       64.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       55.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             64.386ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        46.195ns  (logic 17.354ns (37.567%)  route 28.841ns (62.433%))
  Logic Levels:           76  (CARRY4=51 LUT1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 r  input[15]_i_28/O
                         net (fo=16, routed)          0.608    41.324    aD2M4dsP[12]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124    41.448 r  input[15]_i_21/O
                         net (fo=1, routed)           0.000    41.448    input[15]_i_21_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.875 r  input_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.693    42.568    input_reg[15]_i_9_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.306    42.874 r  fb_a_addr0_i_16/O
                         net (fo=1, routed)           0.675    43.549    keyboard0/input_max_reg[13]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124    43.673 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=19, routed)          1.631    45.304    input[13]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.158   110.052    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -45.304    
  -------------------------------------------------------------------
                         slack                                 64.386    

Slack (MET) :             64.386ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        46.195ns  (logic 17.354ns (37.567%)  route 28.841ns (62.433%))
  Logic Levels:           76  (CARRY4=51 LUT1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 r  input[15]_i_28/O
                         net (fo=16, routed)          0.608    41.324    aD2M4dsP[12]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124    41.448 r  input[15]_i_21/O
                         net (fo=1, routed)           0.000    41.448    input[15]_i_21_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.875 r  input_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.693    42.568    input_reg[15]_i_9_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.306    42.874 r  fb_a_addr0_i_16/O
                         net (fo=1, routed)           0.675    43.549    keyboard0/input_max_reg[13]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124    43.673 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=19, routed)          1.631    45.304    input[13]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.158   110.052    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -45.304    
  -------------------------------------------------------------------
                         slack                                 64.386    

Slack (MET) :             64.386ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        46.195ns  (logic 17.354ns (37.567%)  route 28.841ns (62.433%))
  Logic Levels:           76  (CARRY4=51 LUT1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 r  input[15]_i_28/O
                         net (fo=16, routed)          0.608    41.324    aD2M4dsP[12]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124    41.448 r  input[15]_i_21/O
                         net (fo=1, routed)           0.000    41.448    input[15]_i_21_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.875 r  input_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.693    42.568    input_reg[15]_i_9_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.306    42.874 r  fb_a_addr0_i_16/O
                         net (fo=1, routed)           0.675    43.549    keyboard0/input_max_reg[13]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124    43.673 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=19, routed)          1.631    45.304    input[13]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.158   110.052    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -45.304    
  -------------------------------------------------------------------
                         slack                                 64.386    

Slack (MET) :             64.386ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        46.195ns  (logic 17.354ns (37.567%)  route 28.841ns (62.433%))
  Logic Levels:           76  (CARRY4=51 LUT1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 r  input[15]_i_28/O
                         net (fo=16, routed)          0.608    41.324    aD2M4dsP[12]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124    41.448 r  input[15]_i_21/O
                         net (fo=1, routed)           0.000    41.448    input[15]_i_21_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.875 r  input_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.693    42.568    input_reg[15]_i_9_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.306    42.874 r  fb_a_addr0_i_16/O
                         net (fo=1, routed)           0.675    43.549    keyboard0/input_max_reg[13]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124    43.673 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=19, routed)          1.631    45.304    input[13]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.158   110.052    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -45.304    
  -------------------------------------------------------------------
                         slack                                 64.386    

Slack (MET) :             64.553ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        46.028ns  (logic 17.354ns (37.703%)  route 28.674ns (62.297%))
  Logic Levels:           76  (CARRY4=51 LUT1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 r  input[15]_i_28/O
                         net (fo=16, routed)          0.608    41.324    aD2M4dsP[12]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124    41.448 r  input[15]_i_21/O
                         net (fo=1, routed)           0.000    41.448    input[15]_i_21_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.875 r  input_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.693    42.568    input_reg[15]_i_9_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.306    42.874 r  fb_a_addr0_i_16/O
                         net (fo=1, routed)           0.675    43.549    keyboard0/input_max_reg[13]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124    43.673 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=19, routed)          1.464    45.137    input[13]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.158   110.052    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -45.137    
  -------------------------------------------------------------------
                         slack                                 64.553    

Slack (MET) :             64.553ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        46.028ns  (logic 17.354ns (37.703%)  route 28.674ns (62.297%))
  Logic Levels:           76  (CARRY4=51 LUT1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 r  input[15]_i_28/O
                         net (fo=16, routed)          0.608    41.324    aD2M4dsP[12]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124    41.448 r  input[15]_i_21/O
                         net (fo=1, routed)           0.000    41.448    input[15]_i_21_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.875 r  input_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.693    42.568    input_reg[15]_i_9_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.306    42.874 r  fb_a_addr0_i_16/O
                         net (fo=1, routed)           0.675    43.549    keyboard0/input_max_reg[13]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124    43.673 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=19, routed)          1.464    45.137    input[13]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.158   110.052    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -45.137    
  -------------------------------------------------------------------
                         slack                                 64.553    

Slack (MET) :             64.553ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        46.028ns  (logic 17.354ns (37.703%)  route 28.674ns (62.297%))
  Logic Levels:           76  (CARRY4=51 LUT1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 r  input[15]_i_28/O
                         net (fo=16, routed)          0.608    41.324    aD2M4dsP[12]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124    41.448 r  input[15]_i_21/O
                         net (fo=1, routed)           0.000    41.448    input[15]_i_21_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.875 r  input_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.693    42.568    input_reg[15]_i_9_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.306    42.874 r  fb_a_addr0_i_16/O
                         net (fo=1, routed)           0.675    43.549    keyboard0/input_max_reg[13]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124    43.673 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=19, routed)          1.464    45.137    input[13]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.158   110.052    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -45.137    
  -------------------------------------------------------------------
                         slack                                 64.553    

Slack (MET) :             64.625ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        45.956ns  (logic 17.036ns (37.070%)  route 28.920ns (62.930%))
  Logic Levels:           75  (CARRY4=50 LUT1=2 LUT3=4 LUT4=1 LUT5=13 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 f  input[15]_i_28/O
                         net (fo=16, routed)          1.896    42.612    aD2M4dsP[12]
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.124    42.736 f  input[3]_i_5/O
                         net (fo=1, routed)           0.000    42.736    keyboard0/input_max_reg[3]_2
    SLICE_X8Y16          MUXF7 (Prop_muxf7_I0_O)      0.241    42.977 f  keyboard0/input_reg[3]_i_2/O
                         net (fo=2, routed)           0.825    43.802    keyboard0/input_reg[3]_i_2_n_0
    SLICE_X8Y18          LUT6 (Prop_lut6_I1_O)        0.298    44.100 r  keyboard0/fb_a_addr0_i_11/O
                         net (fo=2, routed)           0.965    45.065    input[3]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.158   110.052    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -45.065    
  -------------------------------------------------------------------
                         slack                                 64.625    

Slack (MET) :             64.721ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        45.860ns  (logic 17.354ns (37.841%)  route 28.506ns (62.159%))
  Logic Levels:           76  (CARRY4=51 LUT1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 r  input[15]_i_28/O
                         net (fo=16, routed)          0.608    41.324    aD2M4dsP[12]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124    41.448 r  input[15]_i_21/O
                         net (fo=1, routed)           0.000    41.448    input[15]_i_21_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.875 r  input_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.693    42.568    input_reg[15]_i_9_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.306    42.874 r  fb_a_addr0_i_16/O
                         net (fo=1, routed)           0.675    43.549    keyboard0/input_max_reg[13]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124    43.673 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=19, routed)          1.296    44.969    input[13]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.158   110.052    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -44.969    
  -------------------------------------------------------------------
                         slack                                 64.721    

Slack (MET) :             64.721ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        45.860ns  (logic 17.354ns (37.841%)  route 28.506ns (62.159%))
  Logic Levels:           76  (CARRY4=51 LUT1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 r  input[15]_i_28/O
                         net (fo=16, routed)          0.608    41.324    aD2M4dsP[12]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124    41.448 r  input[15]_i_21/O
                         net (fo=1, routed)           0.000    41.448    input[15]_i_21_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.875 r  input_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.693    42.568    input_reg[15]_i_9_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.306    42.874 r  fb_a_addr0_i_16/O
                         net (fo=1, routed)           0.675    43.549    keyboard0/input_max_reg[13]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124    43.673 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=19, routed)          1.296    44.969    input[13]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.158   110.052    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -44.969    
  -------------------------------------------------------------------
                         slack                                 64.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rng_seed_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.685%)  route 0.141ns (40.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.594    -0.587    clk_cpu
    SLICE_X60Y44         FDRE                                         r  rng_seed_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  rng_seed_reg[13]/Q
                         net (fo=1, routed)           0.141    -0.282    prng0/Q[13]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.045    -0.237 r  prng0/tmp_a[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    prng0/p_0_in[13]
    SLICE_X60Y43         FDRE                                         r  prng0/tmp_a_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.864    -0.826    prng0/clk_cpu
    SLICE_X60Y43         FDRE                                         r  prng0/tmp_a_reg[13]/C
                         clock pessimism              0.254    -0.571    
    SLICE_X60Y43         FDRE (Hold_fdre_C_D)         0.120    -0.451    prng0/tmp_a_reg[13]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 rom_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.281%)  route 0.127ns (37.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.567    -0.614    clk_cpu
    SLICE_X10Y47         FDRE                                         r  rom_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  rom_addr_reg[13]/Q
                         net (fo=10, routed)          0.127    -0.324    rom_addr_reg_n_0_[13]
    SLICE_X10Y47         LUT5 (Prop_lut5_I4_O)        0.045    -0.279 r  rom_addr[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    rom_addr[13]_i_1_n_0
    SLICE_X10Y47         FDRE                                         r  rom_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.837    -0.853    clk_cpu
    SLICE_X10Y47         FDRE                                         r  rom_addr_reg[13]/C
                         clock pessimism              0.238    -0.614    
    SLICE_X10Y47         FDRE (Hold_fdre_C_D)         0.121    -0.493    rom_addr_reg[13]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 rng_seed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.594    -0.587    clk_cpu
    SLICE_X65Y41         FDRE                                         r  rng_seed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  rng_seed_reg[0]/Q
                         net (fo=1, routed)           0.138    -0.308    prng0/Q[0]
    SLICE_X65Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.263 r  prng0/tmp_a[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    prng0/p_0_in[0]
    SLICE_X65Y42         FDRE                                         r  prng0/tmp_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.865    -0.825    prng0/clk_cpu
    SLICE_X65Y42         FDRE                                         r  prng0/tmp_a_reg[0]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X65Y42         FDRE (Hold_fdre_C_D)         0.091    -0.480    prng0/tmp_a_reg[0]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.943%)  route 0.128ns (50.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.595    -0.586    prng0/clk_cpu
    SLICE_X65Y44         FDRE                                         r  prng0/tmp_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.458 r  prng0/tmp_a_reg[2]/Q
                         net (fo=2, routed)           0.128    -0.330    prng0/p_0_in_0[3]
    SLICE_X65Y45         FDRE                                         r  prng0/rnd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.866    -0.824    prng0/clk_cpu
    SLICE_X65Y45         FDRE                                         r  prng0/rnd_reg[3]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X65Y45         FDRE (Hold_fdre_C_D)         0.013    -0.557    prng0/rnd_reg[3]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.024%)  route 0.101ns (30.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.595    -0.586    prng0/clk_cpu
    SLICE_X65Y44         FDRE                                         r  prng0/tmp_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.458 r  prng0/tmp_a_reg[2]/Q
                         net (fo=2, routed)           0.101    -0.357    prng0/p_0_in_0[3]
    SLICE_X65Y44         LUT3 (Prop_lut3_I1_O)        0.098    -0.259 r  prng0/tmp_a[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    prng0/p_0_in[3]
    SLICE_X65Y44         FDRE                                         r  prng0/tmp_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.866    -0.824    prng0/clk_cpu
    SLICE_X65Y44         FDRE                                         r  prng0/tmp_a_reg[3]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X65Y44         FDRE (Hold_fdre_C_D)         0.092    -0.494    prng0/tmp_a_reg[3]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 money_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.555    -0.626    clk_cpu
    SLICE_X29Y30         FDRE                                         r  money_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  money_reg[24]/Q
                         net (fo=3, routed)           0.079    -0.406    money_reg_n_0_[24]
    SLICE_X29Y30         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.282 r  money_reg[26]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.282    money0[25]
    SLICE_X29Y30         FDRE                                         r  money_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.823    -0.867    clk_cpu
    SLICE_X29Y30         FDRE                                         r  money_reg[25]/C
                         clock pessimism              0.240    -0.626    
    SLICE_X29Y30         FDRE (Hold_fdre_C_D)         0.105    -0.521    money_reg[25]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 money_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.554    -0.627    clk_cpu
    SLICE_X29Y29         FDRE                                         r  money_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  money_reg[22]/Q
                         net (fo=3, routed)           0.079    -0.407    money_reg_n_0_[22]
    SLICE_X29Y29         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.280 r  money_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.280    money0[23]
    SLICE_X29Y29         FDRE                                         r  money_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.822    -0.868    clk_cpu
    SLICE_X29Y29         FDRE                                         r  money_reg[23]/C
                         clock pessimism              0.240    -0.627    
    SLICE_X29Y29         FDRE (Hold_fdre_C_D)         0.105    -0.522    money_reg[23]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.595    -0.586    prng0/clk_cpu
    SLICE_X65Y44         FDRE                                         r  prng0/tmp_a_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  prng0/tmp_a_reg[11]/Q
                         net (fo=2, routed)           0.168    -0.277    prng0/p_0_in_0[12]
    SLICE_X65Y44         LUT3 (Prop_lut3_I1_O)        0.042    -0.235 r  prng0/tmp_a[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    prng0/p_0_in[12]
    SLICE_X65Y44         FDRE                                         r  prng0/tmp_a_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.866    -0.824    prng0/clk_cpu
    SLICE_X65Y44         FDRE                                         r  prng0/tmp_a_reg[12]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X65Y44         FDRE (Hold_fdre_C_D)         0.107    -0.479    prng0/tmp_a_reg[12]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.806%)  route 0.170ns (48.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.594    -0.587    prng0/clk_cpu
    SLICE_X65Y42         FDRE                                         r  prng0/tmp_a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  prng0/tmp_a_reg[7]/Q
                         net (fo=2, routed)           0.170    -0.276    prng0/p_0_in_0[8]
    SLICE_X65Y42         LUT3 (Prop_lut3_I1_O)        0.042    -0.234 r  prng0/tmp_a[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    prng0/p_0_in[8]
    SLICE_X65Y42         FDRE                                         r  prng0/tmp_a_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.865    -0.825    prng0/clk_cpu
    SLICE_X65Y42         FDRE                                         r  prng0/tmp_a_reg[8]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X65Y42         FDRE (Hold_fdre_C_D)         0.107    -0.480    prng0/tmp_a_reg[8]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.646    -0.535    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X54Y106        FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDRE (Prop_fdre_C_Q)         0.148    -0.387 r  keyboard0/ps2_keyboard_0/count_idle_reg[7]/Q
                         net (fo=3, routed)           0.122    -0.265    keyboard0/ps2_keyboard_0/count_idle_reg__0[7]
    SLICE_X54Y106        LUT6 (Prop_lut6_I5_O)        0.099    -0.166 r  keyboard0/ps2_keyboard_0/count_idle[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.166    keyboard0/ps2_keyboard_0/p_0_in__0[8]
    SLICE_X54Y106        FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.919    -0.770    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X54Y106        FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[8]/C
                         clock pessimism              0.235    -0.535    
    SLICE_X54Y106        FDRE (Hold_fdre_C_D)         0.121    -0.414    keyboard0/ps2_keyboard_0/count_idle_reg[8]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_ClockDivider_1
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0    clock0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         111.111     109.862    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X9Y40      B[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X15Y37     fb_index_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X15Y37     fb_index_reg[0]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X15Y37     fb_index_reg[0]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X15Y44     fb_index_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X14Y43     fb_index_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X15Y43     fb_index_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X14Y44     fb_index_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       111.111     102.249    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X15Y87     bets_reg[10][money][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X14Y87     bets_reg[10][money][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X15Y87     bets_reg[10][money][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X15Y87     bets_reg[10][money][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X14Y87     bets_reg[10][money][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X53Y102    bets_reg[11][money][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X50Y102    bets_reg[11][money][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X53Y102    bets_reg[11][money][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X49Y100    bets_reg[11][money][13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X52Y102    bets_reg[11][money][14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X15Y44     fb_index_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X14Y43     fb_index_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X15Y43     fb_index_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X14Y44     fb_index_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X28Y39     fb_index_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X15Y43     fb_index_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X12Y44     rom_addr_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X29Y39     bets_index_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X29Y39     bets_index_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X30Y41     bets_index_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_ClockDivider_1
  To Clock:  clk_vga_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        0.832ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.371ns  (logic 1.982ns (23.678%)  route 6.389ns (76.322%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 7.781 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X11Y5          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.782     0.295    vga0/v_count_reg_n_0_[1]
    SLICE_X11Y6          LUT3 (Prop_lut3_I0_O)        0.124     0.419 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.852     1.271    vga0/v_count[5]_i_2_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.395 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.663     2.059    vga0/v_count[10]_i_2_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.183 r  vga0/v_count[3]_i_1/O
                         net (fo=108, routed)         1.321     3.504    vga0/sel[3]
    SLICE_X8Y8           LUT6 (Prop_lut6_I3_O)        0.124     3.628 r  vga0/g4_b1/O
                         net (fo=1, routed)           0.000     3.628    vga0/g4_b1_n_0
    SLICE_X8Y8           MUXF7 (Prop_muxf7_I0_O)      0.241     3.869 r  vga0/vgaRed_reg[0]_i_96/O
                         net (fo=1, routed)           0.000     3.869    vga0/vgaRed_reg[0]_i_96_n_0
    SLICE_X8Y8           MUXF8 (Prop_muxf8_I0_O)      0.098     3.967 r  vga0/vgaRed_reg[0]_i_33/O
                         net (fo=1, routed)           0.942     4.909    vga0/vgaRed_reg[0]_i_33_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I3_O)        0.319     5.228 r  vga0/vgaRed[0]_i_11/O
                         net (fo=1, routed)           1.033     6.261    vga0/vgaRed[0]_i_11_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I1_O)        0.124     6.385 r  vga0/vgaRed[0]_i_4/O
                         net (fo=1, routed)           0.641     7.026    vga0/vgaRed[0]_i_4_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.124     7.150 r  vga0/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.154     7.304    vga0/vgaRed[0]_i_3_n_0
    SLICE_X7Y3           LUT5 (Prop_lut5_I3_O)        0.124     7.428 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.428    vga0/vgaRed[0]_i_1_n_0
    SLICE_X7Y3           FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.517     7.781    vga0/clk_vga
    SLICE_X7Y3           FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.564     8.345    
                         clock uncertainty           -0.114     8.231    
    SLICE_X7Y3           FDRE (Setup_fdre_C_D)        0.029     8.260    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -7.428    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             1.877ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        7.347ns  (logic 2.809ns (38.234%)  route 4.538ns (61.766%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X11Y5          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.782     0.295    vga0/v_count_reg_n_0_[1]
    SLICE_X11Y6          LUT3 (Prop_lut3_I0_O)        0.124     0.419 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.852     1.271    vga0/v_count[5]_i_2_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.395 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.695     2.090    vga0/v_count[10]_i_2_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.214 r  vga0/v_count[5]_i_1/O
                         net (fo=3, routed)           0.770     2.984    vga0/v_count3_out[5]
    SLICE_X14Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     3.388 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.388    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.711 r  vga0/fbOutAddr_reg[13]_i_3/O[1]
                         net (fo=2, routed)           0.640     4.351    vga0/fbOutAddr1[11]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     5.055 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.055    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.277 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.800     6.076    vga0/fbOutAddr0[13]
    SLICE_X12Y4          LUT3 (Prop_lut3_I2_O)        0.328     6.404 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     6.404    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.114     8.164    
    SLICE_X12Y4          FDRE (Setup_fdre_C_D)        0.118     8.282    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.282    
                         arrival time                          -6.404    
  -------------------------------------------------------------------
                         slack                                  1.877    

Slack (MET) :             2.302ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.881ns  (logic 2.869ns (41.692%)  route 4.012ns (58.308%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X11Y5          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.782     0.295    vga0/v_count_reg_n_0_[1]
    SLICE_X11Y6          LUT3 (Prop_lut3_I0_O)        0.124     0.419 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.852     1.271    vga0/v_count[5]_i_2_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.395 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.692     2.087    vga0/v_count[10]_i_2_n_0
    SLICE_X12Y5          LUT5 (Prop_lut5_I0_O)        0.124     2.211 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.455     2.666    vga0/v_count3_out[4]
    SLICE_X14Y5          LUT5 (Prop_lut5_I4_O)        0.124     2.790 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.790    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.368 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.565     3.933    vga0/fbOutAddr1[8]
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.635 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.635    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.969 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.667     5.636    vga0/fbOutAddr0[10]
    SLICE_X12Y4          LUT3 (Prop_lut3_I2_O)        0.303     5.939 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.939    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.114     8.164    
    SLICE_X12Y4          FDRE (Setup_fdre_C_D)        0.077     8.241    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -5.939    
  -------------------------------------------------------------------
                         slack                                  2.302    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 2.628ns (39.183%)  route 4.079ns (60.817%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X11Y5          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.782     0.295    vga0/v_count_reg_n_0_[1]
    SLICE_X11Y6          LUT3 (Prop_lut3_I0_O)        0.124     0.419 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.852     1.271    vga0/v_count[5]_i_2_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.395 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.695     2.090    vga0/v_count[10]_i_2_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.214 r  vga0/v_count[5]_i_1/O
                         net (fo=3, routed)           0.770     2.984    vga0/v_count3_out[5]
    SLICE_X14Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     3.388 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.388    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.607 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.458     4.065    vga0/fbOutAddr1[10]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875     4.940 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.522     5.462    vga0/fbOutAddr0[11]
    SLICE_X12Y4          LUT3 (Prop_lut3_I2_O)        0.302     5.764 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.764    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.114     8.164    
    SLICE_X12Y4          FDRE (Setup_fdre_C_D)        0.081     8.245    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.245    
                         arrival time                          -5.764    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.503ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 2.519ns (37.695%)  route 4.164ns (62.305%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X11Y5          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.782     0.295    vga0/v_count_reg_n_0_[1]
    SLICE_X11Y6          LUT3 (Prop_lut3_I0_O)        0.124     0.419 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.852     1.271    vga0/v_count[5]_i_2_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.395 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.695     2.090    vga0/v_count[10]_i_2_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.214 r  vga0/v_count[5]_i_1/O
                         net (fo=3, routed)           0.770     2.984    vga0/v_count3_out[5]
    SLICE_X14Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     3.388 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.388    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.711 r  vga0/fbOutAddr_reg[13]_i_3/O[1]
                         net (fo=2, routed)           0.640     4.351    vga0/fbOutAddr1[11]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.658     5.009 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.426     5.434    vga0/fbOutAddr0[12]
    SLICE_X12Y4          LUT3 (Prop_lut3_I2_O)        0.306     5.740 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     5.740    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.114     8.164    
    SLICE_X12Y4          FDRE (Setup_fdre_C_D)        0.079     8.243    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.243    
                         arrival time                          -5.740    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.665ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 2.407ns (36.697%)  route 4.152ns (63.303%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X11Y5          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.782     0.295    vga0/v_count_reg_n_0_[1]
    SLICE_X11Y6          LUT3 (Prop_lut3_I0_O)        0.124     0.419 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.852     1.271    vga0/v_count[5]_i_2_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.395 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.692     2.087    vga0/v_count[10]_i_2_n_0
    SLICE_X12Y5          LUT5 (Prop_lut5_I0_O)        0.124     2.211 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.455     2.666    vga0/v_count3_out[4]
    SLICE_X14Y5          LUT5 (Prop_lut5_I4_O)        0.124     2.790 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.790    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.368 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.565     3.933    vga0/fbOutAddr1[8]
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.549     4.482 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.807     5.289    vga0/fbOutAddr0[8]
    SLICE_X12Y4          LUT3 (Prop_lut3_I2_O)        0.328     5.617 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.617    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.114     8.164    
    SLICE_X12Y4          FDRE (Setup_fdre_C_D)        0.118     8.282    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.282    
                         arrival time                          -5.617    
  -------------------------------------------------------------------
                         slack                                  2.665    

Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.531ns  (logic 2.746ns (42.044%)  route 3.785ns (57.956%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X11Y5          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.782     0.295    vga0/v_count_reg_n_0_[1]
    SLICE_X11Y6          LUT3 (Prop_lut3_I0_O)        0.124     0.419 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.852     1.271    vga0/v_count[5]_i_2_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.395 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.692     2.087    vga0/v_count[10]_i_2_n_0
    SLICE_X12Y5          LUT5 (Prop_lut5_I0_O)        0.124     2.211 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.455     2.666    vga0/v_count3_out[4]
    SLICE_X14Y5          LUT5 (Prop_lut5_I4_O)        0.124     2.790 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.790    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.368 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.565     3.933    vga0/fbOutAddr1[8]
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.635 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.635    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.857 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.440     5.297    vga0/fbOutAddr0[9]
    SLICE_X12Y4          LUT3 (Prop_lut3_I2_O)        0.292     5.589 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.589    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.114     8.164    
    SLICE_X12Y4          FDRE (Setup_fdre_C_D)        0.118     8.282    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.282    
                         arrival time                          -5.589    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.199ns  (logic 2.143ns (34.568%)  route 4.056ns (65.432%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X10Y3          FDRE                                         r  vga0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDRE (Prop_fdre_C_Q)         0.478    -0.465 f  vga0/h_count_reg[1]/Q
                         net (fo=25, routed)          0.922     0.457    vga0/h_count_reg_n_0_[1]
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.295     0.752 f  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.445     1.197    vga0/h_count[10]_i_3_n_0
    SLICE_X10Y3          LUT4 (Prop_lut4_I0_O)        0.124     1.321 f  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          0.616     1.937    vga0/h_count[10]_i_1_n_0
    SLICE_X15Y3          LUT6 (Prop_lut6_I5_O)        0.124     2.061 f  vga0/fbOutAddr[5]_i_3/O
                         net (fo=4, routed)           0.562     2.623    vga0/fbOutAddr[5]_i_3_n_0
    SLICE_X14Y3          LUT5 (Prop_lut5_I4_O)        0.124     2.747 r  vga0/fbOutAddr[8]_i_7/O
                         net (fo=2, routed)           0.862     3.609    vga0/fbOutAddr[8]_i_7_n_0
    SLICE_X13Y3          LUT4 (Prop_lut4_I1_O)        0.124     3.733 r  vga0/fbOutAddr[8]_i_5/O
                         net (fo=1, routed)           0.000     3.733    vga0/fbOutAddr[8]_i_5_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.313 r  vga0/fbOutAddr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.650     4.963    vga0/fbOutAddr0[7]
    SLICE_X12Y3          LUT3 (Prop_lut3_I2_O)        0.294     5.257 r  vga0/fbOutAddr[7]_i_1/O
                         net (fo=1, routed)           0.000     5.257    vga0/fbOutAddr[7]_i_1_n_0
    SLICE_X12Y3          FDRE                                         r  vga0/fbOutAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X12Y3          FDRE                                         r  vga0/fbOutAddr_reg[7]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.114     8.164    
    SLICE_X12Y3          FDRE (Setup_fdre_C_D)        0.118     8.282    vga0/fbOutAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.282    
                         arrival time                          -5.257    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 1.269ns (21.699%)  route 4.579ns (78.301%))
  Logic Levels:           5  (LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 7.781 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X10Y3          FDRE                                         r  vga0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDRE (Prop_fdre_C_Q)         0.478    -0.465 r  vga0/h_count_reg[1]/Q
                         net (fo=25, routed)          0.922     0.457    vga0/h_count_reg_n_0_[1]
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.295     0.752 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.445     1.197    vga0/h_count[10]_i_3_n_0
    SLICE_X10Y3          LUT4 (Prop_lut4_I0_O)        0.124     1.321 r  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          1.047     2.369    vga0/h_count[10]_i_1_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.493 f  vga0/v_count[10]_i_1/O
                         net (fo=2, routed)           0.568     3.060    vga0/v_count3_out[10]
    SLICE_X15Y3          LUT6 (Prop_lut6_I0_O)        0.124     3.184 f  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.650     3.834    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X11Y4          LUT1 (Prop_lut1_I0_O)        0.124     3.958 r  vga0/char[7]_i_1/O
                         net (fo=8, routed)           0.947     4.906    vga0/char[7]_i_1_n_0
    SLICE_X6Y5           FDRE                                         r  vga0/char_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.517     7.781    vga0/clk_vga
    SLICE_X6Y5           FDRE                                         r  vga0/char_reg[5]/C
                         clock pessimism              0.564     8.345    
                         clock uncertainty           -0.114     8.231    
    SLICE_X6Y5           FDRE (Setup_fdre_C_CE)      -0.169     8.062    vga0/char_reg[5]
  -------------------------------------------------------------------
                         required time                          8.062    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.800ns  (logic 1.269ns (21.880%)  route 4.531ns (78.120%))
  Logic Levels:           5  (LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 7.781 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X10Y3          FDRE                                         r  vga0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDRE (Prop_fdre_C_Q)         0.478    -0.465 r  vga0/h_count_reg[1]/Q
                         net (fo=25, routed)          0.922     0.457    vga0/h_count_reg_n_0_[1]
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.295     0.752 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.445     1.197    vga0/h_count[10]_i_3_n_0
    SLICE_X10Y3          LUT4 (Prop_lut4_I0_O)        0.124     1.321 r  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          1.047     2.369    vga0/h_count[10]_i_1_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.493 f  vga0/v_count[10]_i_1/O
                         net (fo=2, routed)           0.568     3.060    vga0/v_count3_out[10]
    SLICE_X15Y3          LUT6 (Prop_lut6_I0_O)        0.124     3.184 f  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.650     3.834    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X11Y4          LUT1 (Prop_lut1_I0_O)        0.124     3.958 r  vga0/char[7]_i_1/O
                         net (fo=8, routed)           0.899     4.857    vga0/char[7]_i_1_n_0
    SLICE_X7Y4           FDRE                                         r  vga0/char_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.517     7.781    vga0/clk_vga
    SLICE_X7Y4           FDRE                                         r  vga0/char_reg[7]/C
                         clock pessimism              0.564     8.345    
                         clock uncertainty           -0.114     8.231    
    SLICE_X7Y4           FDRE (Setup_fdre_C_CE)      -0.205     8.026    vga0/char_reg[7]
  -------------------------------------------------------------------
                         required time                          8.026    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                  3.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.509%)  route 0.306ns (68.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X15Y3          FDRE                                         r  vga0/fbOutAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga0/fbOutAddr_reg[4]/Q
                         net (fo=3, routed)           0.306    -0.168    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.536    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.353    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.054%)  route 0.286ns (66.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X9Y4           FDRE                                         r  vga0/fbOutAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga0/fbOutAddr_reg[1]/Q
                         net (fo=3, routed)           0.286    -0.189    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[1]
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.374    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.865%)  route 0.301ns (68.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X9Y4           FDRE                                         r  vga0/fbOutAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga0/fbOutAddr_reg[0]/Q
                         net (fo=3, routed)           0.301    -0.173    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[0]
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.556    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.373    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.271%)  route 0.310ns (68.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X9Y4           FDRE                                         r  vga0/fbOutAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga0/fbOutAddr_reg[0]/Q
                         net (fo=3, routed)           0.310    -0.164    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[0]
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.374    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.261%)  route 0.315ns (65.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[10]/Q
                         net (fo=3, routed)           0.315    -0.137    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[10]
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.354    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.897%)  route 0.320ns (66.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[2]/Q
                         net (fo=3, routed)           0.320    -0.132    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.536    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.353    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.918%)  route 0.320ns (66.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[2]/Q
                         net (fo=3, routed)           0.320    -0.132    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[2]
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.354    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.164ns (33.519%)  route 0.325ns (66.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X12Y3          FDRE                                         r  vga0/fbOutAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[5]/Q
                         net (fo=3, routed)           0.325    -0.126    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[5]
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.354    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X10Y6          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.123    -0.328    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X10Y6          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.836    -0.854    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X10Y6          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X10Y6          FDRE (Hold_fdre_C_D)         0.059    -0.556    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.148ns (33.748%)  route 0.291ns (66.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.148    -0.467 r  vga0/fbOutAddr_reg[9]/Q
                         net (fo=3, routed)           0.291    -0.177    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[9]
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.129    -0.408    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vga_ClockDivider_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X0Y2      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X0Y1      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y0      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y1    clock0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X10Y6      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X10Y6      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X10Y6      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X10Y6      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X9Y7       frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y6      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y6      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y6      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y6      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y7       frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y7       frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y4      vga0/char_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y4      vga0/char_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y5      vga0/char_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y4       vga0/char_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y7       frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y7       frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y6      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y6      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y6      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y6      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y7       frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y7       frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y4      vga0/char_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y4      vga0/char_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockDivider_1
  To Clock:  clkfbout_ClockDivider_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockDivider_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    clock0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk_2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       49.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.286ns  (required time - arrival time)
  Source:                 rom_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 0.642ns (11.979%)  route 4.718ns (88.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 54.036 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.570    -0.942    clk_cpu
    SLICE_X10Y47         FDRE                                         r  rom_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.424 f  rom_addr_reg[13]/Q
                         net (fo=10, routed)          4.376     3.953    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[13]
    SLICE_X48Y82         LUT3 (Prop_lut3_I2_O)        0.124     4.077 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           0.341     4.418    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3_n_0
    RAMB36_X1Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.476    54.036    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.435    
                         clock uncertainty           -0.288    54.147    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    53.704    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.704    
                         arrival time                          -4.418    
  -------------------------------------------------------------------
                         slack                                 49.286    

Slack (MET) :             49.314ns  (required time - arrival time)
  Source:                 rom_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 0.642ns (12.023%)  route 4.698ns (87.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 54.044 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.570    -0.942    clk_cpu
    SLICE_X10Y47         FDRE                                         r  rom_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.424 f  rom_addr_reg[13]/Q
                         net (fo=10, routed)          4.072     3.649    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[13]
    SLICE_X49Y94         LUT3 (Prop_lut3_I2_O)        0.124     3.773 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=1, routed)           0.625     4.398    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4_n_0
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.484    54.044    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.443    
                         clock uncertainty           -0.288    54.155    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    53.712    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.712    
                         arrival time                          -4.398    
  -------------------------------------------------------------------
                         slack                                 49.314    

Slack (MET) :             49.363ns  (required time - arrival time)
  Source:                 rom_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        5.287ns  (logic 0.580ns (10.971%)  route 4.707ns (89.029%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 54.040 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.570    -0.942    clk_cpu
    SLICE_X11Y47         FDRE                                         r  rom_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[12]/Q
                         net (fo=9, routed)           4.068     3.583    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X48Y89         LUT4 (Prop_lut4_I3_O)        0.124     3.707 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.638     4.345    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ram_ena
    RAMB18_X1Y34         RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.480    54.040    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    54.439    
                         clock uncertainty           -0.288    54.151    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    53.708    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         53.708    
                         arrival time                          -4.345    
  -------------------------------------------------------------------
                         slack                                 49.363    

Slack (MET) :             49.444ns  (required time - arrival time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 0.456ns (8.962%)  route 4.632ns (91.038%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 54.044 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.568    -0.944    clk_cpu
    SLICE_X11Y42         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  rom_addr_reg[6]/Q
                         net (fo=8, routed)           4.632     4.144    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.484    54.044    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.443    
                         clock uncertainty           -0.288    54.155    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    53.589    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.589    
                         arrival time                          -4.144    
  -------------------------------------------------------------------
                         slack                                 49.444    

Slack (MET) :             49.781ns  (required time - arrival time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 0.456ns (9.600%)  route 4.294ns (90.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 54.043 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.568    -0.944    clk_cpu
    SLICE_X11Y42         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  rom_addr_reg[6]/Q
                         net (fo=8, routed)           4.294     3.806    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y18         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.483    54.043    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.442    
                         clock uncertainty           -0.288    54.154    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    53.588    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.588    
                         arrival time                          -3.806    
  -------------------------------------------------------------------
                         slack                                 49.781    

Slack (MET) :             49.808ns  (required time - arrival time)
  Source:                 rom_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 0.580ns (11.973%)  route 4.264ns (88.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 54.043 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.570    -0.942    clk_cpu
    SLICE_X11Y47         FDRE                                         r  rom_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  rom_addr_reg[12]/Q
                         net (fo=9, routed)           3.706     3.221    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[12]
    SLICE_X48Y92         LUT3 (Prop_lut3_I2_O)        0.124     3.345 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=1, routed)           0.558     3.903    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5_n_0
    RAMB36_X1Y18         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.483    54.043    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.442    
                         clock uncertainty           -0.288    54.154    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    53.711    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.711    
                         arrival time                          -3.903    
  -------------------------------------------------------------------
                         slack                                 49.808    

Slack (MET) :             50.148ns  (required time - arrival time)
  Source:                 rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 0.456ns (10.402%)  route 3.928ns (89.598%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 54.044 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.568    -0.944    clk_cpu
    SLICE_X11Y41         FDRE                                         r  rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  rom_addr_reg[4]/Q
                         net (fo=8, routed)           3.928     3.440    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.484    54.044    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.443    
                         clock uncertainty           -0.288    54.155    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    53.589    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.589    
                         arrival time                          -3.440    
  -------------------------------------------------------------------
                         slack                                 50.148    

Slack (MET) :             50.209ns  (required time - arrival time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 0.456ns (10.547%)  route 3.867ns (89.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 54.044 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.568    -0.944    clk_cpu
    SLICE_X11Y42         FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  rom_addr_reg[8]/Q
                         net (fo=8, routed)           3.867     3.380    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.484    54.044    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.443    
                         clock uncertainty           -0.288    54.155    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    53.589    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.589    
                         arrival time                          -3.380    
  -------------------------------------------------------------------
                         slack                                 50.209    

Slack (MET) :             50.237ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.456ns (11.035%)  route 3.676ns (88.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 54.053 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.569    -0.943    clk_cpu
    SLICE_X11Y46         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           3.676     3.190    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[4]
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.493    54.053    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    54.451    
                         clock uncertainty           -0.288    54.163    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737    53.426    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         53.426    
                         arrival time                          -3.190    
  -------------------------------------------------------------------
                         slack                                 50.237    

Slack (MET) :             50.242ns  (required time - arrival time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.456ns (10.628%)  route 3.834ns (89.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 54.044 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.568    -0.944    clk_cpu
    SLICE_X11Y41         FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  rom_addr_reg[3]/Q
                         net (fo=8, routed)           3.834     3.347    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.484    54.044    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.443    
                         clock uncertainty           -0.288    54.155    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    53.589    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.589    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                 50.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 rom_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.164ns (18.377%)  route 0.728ns (81.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.566    -0.615    clk_cpu
    SLICE_X12Y44         FDRE                                         r  rom_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  rom_addr_reg[9]/Q
                         net (fo=9, routed)           0.728     0.277    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.869    -0.820    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.288     0.022    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.205    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.128ns (15.062%)  route 0.722ns (84.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.567    -0.614    clk_cpu
    SLICE_X11Y48         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.486 r  rom_addr_reg[0]/Q
                         net (fo=8, routed)           0.722     0.235    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.869    -0.820    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.288     0.022    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.129     0.151    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.141ns (15.148%)  route 0.790ns (84.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.565    -0.616    clk_cpu
    SLICE_X11Y41         FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom_addr_reg[1]/Q
                         net (fo=8, routed)           0.790     0.314    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.869    -0.820    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.288     0.022    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.205    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.141ns (14.460%)  route 0.834ns (85.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.565    -0.616    clk_cpu
    SLICE_X11Y42         FDRE                                         r  rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom_addr_reg[7]/Q
                         net (fo=8, routed)           0.834     0.359    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.869    -0.820    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.288     0.022    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.205    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 rom_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.164ns (16.426%)  route 0.834ns (83.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.566    -0.615    clk_cpu
    SLICE_X12Y44         FDRE                                         r  rom_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  rom_addr_reg[9]/Q
                         net (fo=9, routed)           0.834     0.383    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y17         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.874    -0.815    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.260    
                         clock uncertainty            0.288     0.027    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.210    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.210    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.141ns (14.160%)  route 0.855ns (85.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.565    -0.616    clk_cpu
    SLICE_X11Y41         FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom_addr_reg[3]/Q
                         net (fo=8, routed)           0.855     0.379    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.869    -0.820    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.288     0.022    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.205    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.209ns (23.800%)  route 0.669ns (76.200%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.562    -0.619    clk_cpu
    SLICE_X12Y35         FDRE                                         r  fb_a_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  fb_a_addr_reg[12]/Q
                         net (fo=4, routed)           0.669     0.214    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X9Y10          LUT3 (Prop_lut3_I0_O)        0.045     0.259 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.259    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.288    -0.013    
    SLICE_X9Y10          FDRE (Hold_fdre_C_D)         0.091     0.078    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.141ns (14.005%)  route 0.866ns (85.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.565    -0.616    clk_cpu
    SLICE_X11Y41         FDRE                                         r  rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom_addr_reg[4]/Q
                         net (fo=8, routed)           0.866     0.390    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.869    -0.820    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.288     0.022    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.205    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.128ns (13.391%)  route 0.828ns (86.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.567    -0.614    clk_cpu
    SLICE_X11Y48         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.486 r  rom_addr_reg[0]/Q
                         net (fo=8, routed)           0.828     0.341    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y17         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.874    -0.815    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.260    
                         clock uncertainty            0.288     0.027    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.129     0.156    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.141ns (13.599%)  route 0.896ns (86.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.565    -0.616    clk_cpu
    SLICE_X11Y41         FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom_addr_reg[1]/Q
                         net (fo=8, routed)           0.896     0.420    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y17         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.874    -0.815    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.260    
                         clock uncertainty            0.288     0.027    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.210    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.210    
                         arrival time                           0.420    
  -------------------------------------------------------------------
                         slack                                  0.210    





---------------------------------------------------------------------------------------------------
From Clock:  clk_2cpu_ClockDivider_1
  To Clock:  clk_2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       54.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             54.143ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.580ns (44.904%)  route 0.712ns (55.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 54.008 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.567    -0.945    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.712     0.223    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.124     0.347 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.347    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.448    54.008    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.603    54.611    
                         clock uncertainty           -0.152    54.459    
    SLICE_X9Y10          FDRE (Setup_fdre_C_D)        0.031    54.490    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         54.490    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                 54.143    

Slack (MET) :             54.230ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.712ns (57.010%)  route 0.537ns (42.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 54.008 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.567    -0.945    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.537     0.011    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.293     0.304 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.304    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.448    54.008    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.603    54.611    
                         clock uncertainty           -0.152    54.459    
    SLICE_X9Y10          FDRE (Setup_fdre_C_D)        0.075    54.534    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         54.534    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                 54.230    

Slack (MET) :             54.303ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.580ns (51.343%)  route 0.550ns (48.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 54.008 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.567    -0.945    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.550     0.061    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.124     0.185 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.185    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.448    54.008    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.603    54.611    
                         clock uncertainty           -0.152    54.459    
    SLICE_X9Y10          FDRE (Setup_fdre_C_D)        0.029    54.488    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         54.488    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                 54.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.657%)  route 0.213ns (53.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.213    -0.264    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.045    -0.219 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.152    -0.465    
    SLICE_X9Y10          FDRE (Hold_fdre_C_D)         0.091    -0.374    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.230ns (50.120%)  route 0.229ns (49.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.229    -0.260    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.102    -0.158 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.152    -0.465    
    SLICE_X9Y10          FDRE (Hold_fdre_C_D)         0.107    -0.358    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.290%)  route 0.276ns (59.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.276    -0.201    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.045    -0.156 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.152    -0.465    
    SLICE_X9Y10          FDRE (Hold_fdre_C_D)         0.092    -0.373    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.218    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk_2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       49.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.296ns  (required time - arrival time)
  Source:                 rom_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 0.642ns (11.979%)  route 4.718ns (88.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 54.036 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.570    -0.942    clk_cpu
    SLICE_X10Y47         FDRE                                         r  rom_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.424 f  rom_addr_reg[13]/Q
                         net (fo=10, routed)          4.376     3.953    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[13]
    SLICE_X48Y82         LUT3 (Prop_lut3_I2_O)        0.124     4.077 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           0.341     4.418    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3_n_0
    RAMB36_X1Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.476    54.036    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.435    
                         clock uncertainty           -0.278    54.157    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    53.714    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.714    
                         arrival time                          -4.418    
  -------------------------------------------------------------------
                         slack                                 49.296    

Slack (MET) :             49.324ns  (required time - arrival time)
  Source:                 rom_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 0.642ns (12.023%)  route 4.698ns (87.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 54.044 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.570    -0.942    clk_cpu
    SLICE_X10Y47         FDRE                                         r  rom_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.424 f  rom_addr_reg[13]/Q
                         net (fo=10, routed)          4.072     3.649    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[13]
    SLICE_X49Y94         LUT3 (Prop_lut3_I2_O)        0.124     3.773 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=1, routed)           0.625     4.398    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4_n_0
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.484    54.044    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.443    
                         clock uncertainty           -0.278    54.165    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    53.722    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.722    
                         arrival time                          -4.398    
  -------------------------------------------------------------------
                         slack                                 49.324    

Slack (MET) :             49.373ns  (required time - arrival time)
  Source:                 rom_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.287ns  (logic 0.580ns (10.971%)  route 4.707ns (89.029%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 54.040 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.570    -0.942    clk_cpu
    SLICE_X11Y47         FDRE                                         r  rom_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[12]/Q
                         net (fo=9, routed)           4.068     3.583    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X48Y89         LUT4 (Prop_lut4_I3_O)        0.124     3.707 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.638     4.345    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ram_ena
    RAMB18_X1Y34         RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.480    54.040    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    54.439    
                         clock uncertainty           -0.278    54.161    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    53.718    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         53.718    
                         arrival time                          -4.345    
  -------------------------------------------------------------------
                         slack                                 49.373    

Slack (MET) :             49.454ns  (required time - arrival time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 0.456ns (8.962%)  route 4.632ns (91.038%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 54.044 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.568    -0.944    clk_cpu
    SLICE_X11Y42         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  rom_addr_reg[6]/Q
                         net (fo=8, routed)           4.632     4.144    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.484    54.044    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.443    
                         clock uncertainty           -0.278    54.165    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    53.599    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.599    
                         arrival time                          -4.144    
  -------------------------------------------------------------------
                         slack                                 49.454    

Slack (MET) :             49.791ns  (required time - arrival time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 0.456ns (9.600%)  route 4.294ns (90.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 54.043 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.568    -0.944    clk_cpu
    SLICE_X11Y42         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  rom_addr_reg[6]/Q
                         net (fo=8, routed)           4.294     3.806    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y18         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.483    54.043    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.442    
                         clock uncertainty           -0.278    54.164    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    53.598    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.598    
                         arrival time                          -3.806    
  -------------------------------------------------------------------
                         slack                                 49.791    

Slack (MET) :             49.818ns  (required time - arrival time)
  Source:                 rom_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 0.580ns (11.973%)  route 4.264ns (88.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 54.043 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.570    -0.942    clk_cpu
    SLICE_X11Y47         FDRE                                         r  rom_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  rom_addr_reg[12]/Q
                         net (fo=9, routed)           3.706     3.221    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[12]
    SLICE_X48Y92         LUT3 (Prop_lut3_I2_O)        0.124     3.345 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=1, routed)           0.558     3.903    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5_n_0
    RAMB36_X1Y18         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.483    54.043    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.442    
                         clock uncertainty           -0.278    54.164    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    53.721    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.721    
                         arrival time                          -3.903    
  -------------------------------------------------------------------
                         slack                                 49.818    

Slack (MET) :             50.158ns  (required time - arrival time)
  Source:                 rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 0.456ns (10.402%)  route 3.928ns (89.598%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 54.044 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.568    -0.944    clk_cpu
    SLICE_X11Y41         FDRE                                         r  rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  rom_addr_reg[4]/Q
                         net (fo=8, routed)           3.928     3.440    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.484    54.044    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.443    
                         clock uncertainty           -0.278    54.165    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    53.599    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.599    
                         arrival time                          -3.440    
  -------------------------------------------------------------------
                         slack                                 50.158    

Slack (MET) :             50.219ns  (required time - arrival time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 0.456ns (10.547%)  route 3.867ns (89.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 54.044 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.568    -0.944    clk_cpu
    SLICE_X11Y42         FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  rom_addr_reg[8]/Q
                         net (fo=8, routed)           3.867     3.380    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.484    54.044    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.443    
                         clock uncertainty           -0.278    54.165    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    53.599    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.599    
                         arrival time                          -3.380    
  -------------------------------------------------------------------
                         slack                                 50.219    

Slack (MET) :             50.247ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.456ns (11.035%)  route 3.676ns (88.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 54.053 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.569    -0.943    clk_cpu
    SLICE_X11Y46         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           3.676     3.190    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[4]
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.493    54.053    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    54.451    
                         clock uncertainty           -0.278    54.173    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737    53.436    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         53.436    
                         arrival time                          -3.190    
  -------------------------------------------------------------------
                         slack                                 50.247    

Slack (MET) :             50.252ns  (required time - arrival time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.456ns (10.628%)  route 3.834ns (89.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 54.044 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.568    -0.944    clk_cpu
    SLICE_X11Y41         FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  rom_addr_reg[3]/Q
                         net (fo=8, routed)           3.834     3.347    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.484    54.044    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.443    
                         clock uncertainty           -0.278    54.165    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    53.599    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.599    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                 50.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 rom_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.164ns (18.377%)  route 0.728ns (81.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.566    -0.615    clk_cpu
    SLICE_X12Y44         FDRE                                         r  rom_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  rom_addr_reg[9]/Q
                         net (fo=9, routed)           0.728     0.277    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.869    -0.820    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.278     0.013    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.196    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.128ns (15.062%)  route 0.722ns (84.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.567    -0.614    clk_cpu
    SLICE_X11Y48         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.486 r  rom_addr_reg[0]/Q
                         net (fo=8, routed)           0.722     0.235    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.869    -0.820    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.278     0.013    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.129     0.142    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.141ns (15.148%)  route 0.790ns (84.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.565    -0.616    clk_cpu
    SLICE_X11Y41         FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom_addr_reg[1]/Q
                         net (fo=8, routed)           0.790     0.314    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.869    -0.820    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.278     0.013    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.196    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.141ns (14.460%)  route 0.834ns (85.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.565    -0.616    clk_cpu
    SLICE_X11Y42         FDRE                                         r  rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom_addr_reg[7]/Q
                         net (fo=8, routed)           0.834     0.359    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.869    -0.820    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.278     0.013    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.196    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 rom_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.164ns (16.426%)  route 0.834ns (83.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.566    -0.615    clk_cpu
    SLICE_X12Y44         FDRE                                         r  rom_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  rom_addr_reg[9]/Q
                         net (fo=9, routed)           0.834     0.383    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y17         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.874    -0.815    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.260    
                         clock uncertainty            0.278     0.018    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.201    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.201    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.141ns (14.160%)  route 0.855ns (85.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.565    -0.616    clk_cpu
    SLICE_X11Y41         FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom_addr_reg[3]/Q
                         net (fo=8, routed)           0.855     0.379    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.869    -0.820    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.278     0.013    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.196    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.209ns (23.800%)  route 0.669ns (76.200%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.562    -0.619    clk_cpu
    SLICE_X12Y35         FDRE                                         r  fb_a_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  fb_a_addr_reg[12]/Q
                         net (fo=4, routed)           0.669     0.214    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X9Y10          LUT3 (Prop_lut3_I0_O)        0.045     0.259 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.259    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.278    -0.023    
    SLICE_X9Y10          FDRE (Hold_fdre_C_D)         0.091     0.068    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.141ns (14.005%)  route 0.866ns (85.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.565    -0.616    clk_cpu
    SLICE_X11Y41         FDRE                                         r  rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom_addr_reg[4]/Q
                         net (fo=8, routed)           0.866     0.390    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.869    -0.820    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.278     0.013    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.196    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.128ns (13.391%)  route 0.828ns (86.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.567    -0.614    clk_cpu
    SLICE_X11Y48         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.486 r  rom_addr_reg[0]/Q
                         net (fo=8, routed)           0.828     0.341    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y17         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.874    -0.815    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.260    
                         clock uncertainty            0.278     0.018    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.129     0.147    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.147    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.141ns (13.599%)  route 0.896ns (86.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.565    -0.616    clk_cpu
    SLICE_X11Y41         FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom_addr_reg[1]/Q
                         net (fo=8, routed)           0.896     0.420    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y17         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.874    -0.815    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.260    
                         clock uncertainty            0.278     0.018    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.201    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.201    
                         arrival time                           0.420    
  -------------------------------------------------------------------
                         slack                                  0.220    





---------------------------------------------------------------------------------------------------
From Clock:  clk_2cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       45.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.123ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        9.941ns  (logic 2.950ns (29.676%)  route 6.991ns (70.324%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 109.562 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 54.640 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.596    54.640    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    57.094 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.226    58.320    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[7]
    SLICE_X9Y93          LUT6 (Prop_lut6_I0_O)        0.124    58.444 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           1.654    60.098    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.124    60.222 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           3.156    63.378    rom_dat[7]
    SLICE_X12Y37         LUT5 (Prop_lut5_I1_O)        0.124    63.502 r  fb_a_dat_in[7]_i_5/O
                         net (fo=1, routed)           0.955    64.457    fb_a_dat_in[7]_i_5_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.124    64.581 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    64.581    fb_a_dat_in[7]_i_2_n_0
    SLICE_X11Y36         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.446   109.562    clk_cpu
    SLICE_X11Y36         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398   109.960    
                         clock uncertainty           -0.288   109.673    
    SLICE_X11Y36         FDRE (Setup_fdre_C_D)        0.031   109.704    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                        109.704    
                         arrival time                         -64.581    
  -------------------------------------------------------------------
                         slack                                 45.123    

Slack (MET) :             45.885ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        9.185ns  (logic 2.950ns (32.116%)  route 6.235ns (67.884%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 109.566 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 54.635 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.591    54.635    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    57.089 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.097    58.186    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[3]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    58.310 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.683    59.993    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.124    60.117 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           2.767    62.884    rom_dat[3]
    SLICE_X12Y48         LUT6 (Prop_lut6_I1_O)        0.124    63.008 r  fb_a_dat_in[3]_i_4/O
                         net (fo=1, routed)           0.688    63.696    fb_a_dat_in[3]_i_4_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.124    63.820 r  fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    63.820    fb_a_dat_in[3]_i_1_n_0
    SLICE_X13Y44         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.450   109.566    clk_cpu
    SLICE_X13Y44         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398   109.964    
                         clock uncertainty           -0.288   109.677    
    SLICE_X13Y44         FDRE (Setup_fdre_C_D)        0.029   109.706    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                        109.706    
                         arrival time                         -63.820    
  -------------------------------------------------------------------
                         slack                                 45.885    

Slack (MET) :             46.365ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        8.741ns  (logic 3.038ns (34.754%)  route 5.703ns (65.246%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 109.567 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 54.635 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.591    54.635    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    57.089 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.213    58.302    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[2]
    SLICE_X8Y88          LUT6 (Prop_lut6_I5_O)        0.124    58.426 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3/O
                         net (fo=1, routed)           1.680    60.106    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I4_O)        0.124    60.230 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           2.811    63.041    rom_dat[2]
    SLICE_X9Y47          LUT6 (Prop_lut6_I4_O)        0.124    63.165 r  fb_a_dat_in[2]_i_2/O
                         net (fo=1, routed)           0.000    63.165    fb_a_dat_in[2]_i_2_n_0
    SLICE_X9Y47          MUXF7 (Prop_muxf7_I0_O)      0.212    63.377 r  fb_a_dat_in_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    63.377    fb_a_dat_in_reg[2]_i_1_n_0
    SLICE_X9Y47          FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.451   109.567    clk_cpu
    SLICE_X9Y47          FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398   109.965    
                         clock uncertainty           -0.288   109.678    
    SLICE_X9Y47          FDRE (Setup_fdre_C_D)        0.064   109.742    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                        109.742    
                         arrival time                         -63.377    
  -------------------------------------------------------------------
                         slack                                 46.365    

Slack (MET) :             46.601ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        8.510ns  (logic 2.950ns (34.666%)  route 5.560ns (65.334%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 109.567 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 54.644 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.600    54.644    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    57.098 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.217    58.315    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[6]
    SLICE_X9Y90          LUT6 (Prop_lut6_I3_O)        0.124    58.439 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.353    59.792    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3_n_0
    SLICE_X45Y90         LUT5 (Prop_lut5_I4_O)        0.124    59.916 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           2.676    62.592    rom_dat[6]
    SLICE_X10Y48         LUT5 (Prop_lut5_I4_O)        0.124    62.716 r  fb_a_dat_in[6]_i_4/O
                         net (fo=1, routed)           0.314    63.030    fb_a_dat_in[6]_i_4_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I5_O)        0.124    63.154 r  fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    63.154    fb_a_dat_in[6]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.451   109.567    clk_cpu
    SLICE_X8Y48          FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398   109.965    
                         clock uncertainty           -0.288   109.678    
    SLICE_X8Y48          FDRE (Setup_fdre_C_D)        0.077   109.755    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                        109.755    
                         arrival time                         -63.154    
  -------------------------------------------------------------------
                         slack                                 46.601    

Slack (MET) :             46.891ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        8.256ns  (logic 3.035ns (36.763%)  route 5.221ns (63.237%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 109.567 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 54.644 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.600    54.644    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    57.098 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.217    58.315    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[1]
    SLICE_X9Y92          LUT6 (Prop_lut6_I3_O)        0.124    58.439 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3/O
                         net (fo=1, routed)           1.290    59.729    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3_n_0
    SLICE_X45Y92         LUT5 (Prop_lut5_I4_O)        0.124    59.853 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           2.714    62.567    rom_dat[1]
    SLICE_X8Y47          LUT6 (Prop_lut6_I4_O)        0.124    62.691 r  fb_a_dat_in[1]_i_2/O
                         net (fo=1, routed)           0.000    62.691    fb_a_dat_in[1]_i_2_n_0
    SLICE_X8Y47          MUXF7 (Prop_muxf7_I0_O)      0.209    62.900 r  fb_a_dat_in_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    62.900    fb_a_dat_in_reg[1]_i_1_n_0
    SLICE_X8Y47          FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.451   109.567    clk_cpu
    SLICE_X8Y47          FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398   109.965    
                         clock uncertainty           -0.288   109.678    
    SLICE_X8Y47          FDRE (Setup_fdre_C_D)        0.113   109.791    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                        109.791    
                         arrival time                         -62.900    
  -------------------------------------------------------------------
                         slack                                 46.891    

Slack (MET) :             47.005ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        8.057ns  (logic 2.826ns (35.074%)  route 5.231ns (64.926%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 109.567 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 54.644 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.600    54.644    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    57.098 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.044    58.142    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[4]
    SLICE_X9Y89          LUT6 (Prop_lut6_I3_O)        0.124    58.266 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.375    59.641    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3_n_0
    SLICE_X45Y90         LUT5 (Prop_lut5_I4_O)        0.124    59.765 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           2.812    62.577    keyboard0/bbstub_douta[5][0]
    SLICE_X11Y46         LUT6 (Prop_lut6_I4_O)        0.124    62.701 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    62.701    keyboard0_n_57
    SLICE_X11Y46         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.451   109.567    clk_cpu
    SLICE_X11Y46         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398   109.965    
                         clock uncertainty           -0.288   109.678    
    SLICE_X11Y46         FDRE (Setup_fdre_C_D)        0.029   109.707    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                        109.707    
                         arrival time                         -62.701    
  -------------------------------------------------------------------
                         slack                                 47.005    

Slack (MET) :             47.134ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        7.986ns  (logic 3.054ns (38.243%)  route 4.932ns (61.757%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 109.568 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 54.636 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.592    54.636    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    57.090 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.274    58.365    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DOADO[5]
    SLICE_X45Y90         LUT3 (Prop_lut3_I2_O)        0.150    58.515 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.867    59.381    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8
    SLICE_X44Y90         LUT5 (Prop_lut5_I2_O)        0.326    59.707 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           2.790    62.498    keyboard0/bbstub_douta[5][1]
    SLICE_X10Y48         LUT6 (Prop_lut6_I4_O)        0.124    62.622 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    62.622    keyboard0_n_56
    SLICE_X10Y48         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.452   109.568    clk_cpu
    SLICE_X10Y48         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398   109.966    
                         clock uncertainty           -0.288   109.679    
    SLICE_X10Y48         FDRE (Setup_fdre_C_D)        0.077   109.756    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                        109.756    
                         arrival time                         -62.622    
  -------------------------------------------------------------------
                         slack                                 47.134    

Slack (MET) :             47.152ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        7.919ns  (logic 2.826ns (35.685%)  route 5.093ns (64.315%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 109.567 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 54.635 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.591    54.635    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    57.089 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.265    58.354    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X9Y89          LUT6 (Prop_lut6_I5_O)        0.124    58.478 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.026    59.504    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0
    SLICE_X45Y90         LUT5 (Prop_lut5_I4_O)        0.124    59.628 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           2.802    62.430    rom_dat[0]
    SLICE_X9Y48          LUT6 (Prop_lut6_I4_O)        0.124    62.554 r  fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    62.554    fb_a_dat_in[0]_i_1_n_0
    SLICE_X9Y48          FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.451   109.567    clk_cpu
    SLICE_X9Y48          FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398   109.965    
                         clock uncertainty           -0.288   109.678    
    SLICE_X9Y48          FDRE (Setup_fdre_C_D)        0.029   109.707    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                        109.707    
                         arrival time                         -62.554    
  -------------------------------------------------------------------
                         slack                                 47.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.231ns (23.951%)  route 0.733ns (76.049%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.109    -0.368    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.045    -0.323 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.625     0.302    douta[7]
    SLICE_X11Y36         LUT6 (Prop_lut6_I2_O)        0.045     0.347 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.347    fb_a_dat_in[7]_i_2_n_0
    SLICE_X11Y36         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.831    -0.859    clk_cpu
    SLICE_X11Y36         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.288    -0.016    
    SLICE_X11Y36         FDRE (Hold_fdre_C_D)         0.092     0.076    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.338ns (27.882%)  route 0.874ns (72.118%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.144    -0.333    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           0.507     0.219    douta[1]
    SLICE_X8Y47          LUT2 (Prop_lut2_I1_O)        0.045     0.264 f  fb_a_dat_in[1]_i_5/O
                         net (fo=1, routed)           0.224     0.488    fb_a_dat_in[1]_i_5_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I2_O)        0.045     0.533 r  fb_a_dat_in[1]_i_2/O
                         net (fo=1, routed)           0.000     0.533    fb_a_dat_in[1]_i_2_n_0
    SLICE_X8Y47          MUXF7 (Prop_muxf7_I0_O)      0.062     0.595 r  fb_a_dat_in_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.595    fb_a_dat_in_reg[1]_i_1_n_0
    SLICE_X8Y47          FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.837    -0.853    clk_cpu
    SLICE_X8Y47          FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.288    -0.010    
    SLICE_X8Y47          FDRE (Hold_fdre_C_D)         0.134     0.124    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.595    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.276ns (21.506%)  route 1.007ns (78.494%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.191    -0.286    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y9           LUT6 (Prop_lut6_I1_O)        0.045    -0.241 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.644     0.403    keyboard0/douta[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.045     0.448 r  keyboard0/fb_a_dat_in[5]_i_3/O
                         net (fo=1, routed)           0.172     0.621    keyboard0/fb_a_dat_in[5]_i_3_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I3_O)        0.045     0.666 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     0.666    keyboard0_n_56
    SLICE_X10Y48         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.837    -0.853    clk_cpu
    SLICE_X10Y48         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.288    -0.010    
    SLICE_X10Y48         FDRE (Hold_fdre_C_D)         0.120     0.110    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.276ns (20.860%)  route 1.047ns (79.140%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.111    -0.366    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.045    -0.321 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.797     0.477    keyboard0/douta[0]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.045     0.522 r  keyboard0/fb_a_dat_in[4]_i_3/O
                         net (fo=1, routed)           0.139     0.661    keyboard0/fb_a_dat_in[4]_i_3_n_0
    SLICE_X11Y46         LUT6 (Prop_lut6_I3_O)        0.045     0.706 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000     0.706    keyboard0_n_57
    SLICE_X11Y46         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.836    -0.854    clk_cpu
    SLICE_X11Y46         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.288    -0.011    
    SLICE_X11Y46         FDRE (Hold_fdre_C_D)         0.091     0.080    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.706    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.272ns (20.422%)  route 1.060ns (79.578%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.189    -0.301    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y9           LUT6 (Prop_lut6_I3_O)        0.099    -0.202 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.871     0.670    douta[3]
    SLICE_X13Y44         LUT6 (Prop_lut6_I1_O)        0.045     0.715 r  fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.715    fb_a_dat_in[3]_i_1_n_0
    SLICE_X13Y44         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.836    -0.854    clk_cpu
    SLICE_X13Y44         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.288    -0.011    
    SLICE_X13Y44         FDRE (Hold_fdre_C_D)         0.091     0.080    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.341ns (25.210%)  route 1.012ns (74.790%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.148    -0.329    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.045    -0.284 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=2, routed)           0.813     0.529    douta[2]
    SLICE_X9Y47          LUT5 (Prop_lut5_I2_O)        0.045     0.574 f  fb_a_dat_in[2]_i_6/O
                         net (fo=1, routed)           0.051     0.625    fb_a_dat_in[2]_i_6_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I1_O)        0.045     0.670 r  fb_a_dat_in[2]_i_3/O
                         net (fo=1, routed)           0.000     0.670    fb_a_dat_in[2]_i_3_n_0
    SLICE_X9Y47          MUXF7 (Prop_muxf7_I1_O)      0.065     0.735 r  fb_a_dat_in_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.735    fb_a_dat_in_reg[2]_i_1_n_0
    SLICE_X9Y47          FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.837    -0.853    clk_cpu
    SLICE_X9Y47          FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.288    -0.010    
    SLICE_X9Y47          FDRE (Hold_fdre_C_D)         0.105     0.095    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.276ns (20.449%)  route 1.074ns (79.551%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.224    -0.253    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y9           LUT6 (Prop_lut6_I2_O)        0.045    -0.208 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.669     0.461    douta[0]
    SLICE_X11Y46         LUT6 (Prop_lut6_I1_O)        0.045     0.506 f  fb_a_dat_in[0]_i_3/O
                         net (fo=2, routed)           0.181     0.687    fb_a_dat_in[0]_i_3_n_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.045     0.732 r  fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.732    fb_a_dat_in[0]_i_1_n_0
    SLICE_X9Y48          FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.837    -0.853    clk_cpu
    SLICE_X9Y48          FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.288    -0.010    
    SLICE_X9Y48          FDRE (Hold_fdre_C_D)         0.091     0.081    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 0.321ns (20.725%)  route 1.228ns (79.275%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.189    -0.288    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y9           LUT6 (Prop_lut6_I1_O)        0.045    -0.243 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.716     0.474    douta[6]
    SLICE_X11Y45         LUT6 (Prop_lut6_I3_O)        0.045     0.519 r  fb_a_dat_in[6]_i_13/O
                         net (fo=1, routed)           0.206     0.725    fb_a_dat_in[6]_i_13_n_0
    SLICE_X10Y48         LUT5 (Prop_lut5_I1_O)        0.045     0.770 r  fb_a_dat_in[6]_i_4/O
                         net (fo=1, routed)           0.117     0.886    fb_a_dat_in[6]_i_4_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I5_O)        0.045     0.931 r  fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     0.931    fb_a_dat_in[6]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.837    -0.853    clk_cpu
    SLICE_X8Y48          FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.288    -0.010    
    SLICE_X8Y48          FDRE (Hold_fdre_C_D)         0.120     0.110    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.821    





---------------------------------------------------------------------------------------------------
From Clock:  clk_2cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       45.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.123ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        9.941ns  (logic 2.950ns (29.676%)  route 6.991ns (70.324%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 109.562 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 54.640 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.596    54.640    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    57.094 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.226    58.320    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[7]
    SLICE_X9Y93          LUT6 (Prop_lut6_I0_O)        0.124    58.444 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           1.654    60.098    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.124    60.222 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           3.156    63.378    rom_dat[7]
    SLICE_X12Y37         LUT5 (Prop_lut5_I1_O)        0.124    63.502 r  fb_a_dat_in[7]_i_5/O
                         net (fo=1, routed)           0.955    64.457    fb_a_dat_in[7]_i_5_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.124    64.581 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    64.581    fb_a_dat_in[7]_i_2_n_0
    SLICE_X11Y36         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.446   109.562    clk_cpu
    SLICE_X11Y36         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398   109.960    
                         clock uncertainty           -0.288   109.673    
    SLICE_X11Y36         FDRE (Setup_fdre_C_D)        0.031   109.704    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                        109.704    
                         arrival time                         -64.581    
  -------------------------------------------------------------------
                         slack                                 45.123    

Slack (MET) :             45.885ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        9.185ns  (logic 2.950ns (32.116%)  route 6.235ns (67.884%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 109.566 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 54.635 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.591    54.635    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    57.089 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.097    58.186    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[3]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    58.310 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.683    59.993    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.124    60.117 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           2.767    62.884    rom_dat[3]
    SLICE_X12Y48         LUT6 (Prop_lut6_I1_O)        0.124    63.008 r  fb_a_dat_in[3]_i_4/O
                         net (fo=1, routed)           0.688    63.696    fb_a_dat_in[3]_i_4_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.124    63.820 r  fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    63.820    fb_a_dat_in[3]_i_1_n_0
    SLICE_X13Y44         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.450   109.566    clk_cpu
    SLICE_X13Y44         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398   109.964    
                         clock uncertainty           -0.288   109.677    
    SLICE_X13Y44         FDRE (Setup_fdre_C_D)        0.029   109.706    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                        109.706    
                         arrival time                         -63.820    
  -------------------------------------------------------------------
                         slack                                 45.885    

Slack (MET) :             46.365ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        8.741ns  (logic 3.038ns (34.754%)  route 5.703ns (65.246%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 109.567 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 54.635 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.591    54.635    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    57.089 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.213    58.302    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[2]
    SLICE_X8Y88          LUT6 (Prop_lut6_I5_O)        0.124    58.426 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3/O
                         net (fo=1, routed)           1.680    60.106    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I4_O)        0.124    60.230 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           2.811    63.041    rom_dat[2]
    SLICE_X9Y47          LUT6 (Prop_lut6_I4_O)        0.124    63.165 r  fb_a_dat_in[2]_i_2/O
                         net (fo=1, routed)           0.000    63.165    fb_a_dat_in[2]_i_2_n_0
    SLICE_X9Y47          MUXF7 (Prop_muxf7_I0_O)      0.212    63.377 r  fb_a_dat_in_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    63.377    fb_a_dat_in_reg[2]_i_1_n_0
    SLICE_X9Y47          FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.451   109.567    clk_cpu
    SLICE_X9Y47          FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398   109.965    
                         clock uncertainty           -0.288   109.678    
    SLICE_X9Y47          FDRE (Setup_fdre_C_D)        0.064   109.742    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                        109.742    
                         arrival time                         -63.377    
  -------------------------------------------------------------------
                         slack                                 46.365    

Slack (MET) :             46.601ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        8.510ns  (logic 2.950ns (34.666%)  route 5.560ns (65.334%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 109.567 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 54.644 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.600    54.644    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    57.098 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.217    58.315    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[6]
    SLICE_X9Y90          LUT6 (Prop_lut6_I3_O)        0.124    58.439 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.353    59.792    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3_n_0
    SLICE_X45Y90         LUT5 (Prop_lut5_I4_O)        0.124    59.916 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           2.676    62.592    rom_dat[6]
    SLICE_X10Y48         LUT5 (Prop_lut5_I4_O)        0.124    62.716 r  fb_a_dat_in[6]_i_4/O
                         net (fo=1, routed)           0.314    63.030    fb_a_dat_in[6]_i_4_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I5_O)        0.124    63.154 r  fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    63.154    fb_a_dat_in[6]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.451   109.567    clk_cpu
    SLICE_X8Y48          FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398   109.965    
                         clock uncertainty           -0.288   109.678    
    SLICE_X8Y48          FDRE (Setup_fdre_C_D)        0.077   109.755    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                        109.755    
                         arrival time                         -63.154    
  -------------------------------------------------------------------
                         slack                                 46.601    

Slack (MET) :             46.891ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        8.256ns  (logic 3.035ns (36.763%)  route 5.221ns (63.237%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 109.567 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 54.644 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.600    54.644    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    57.098 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.217    58.315    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[1]
    SLICE_X9Y92          LUT6 (Prop_lut6_I3_O)        0.124    58.439 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3/O
                         net (fo=1, routed)           1.290    59.729    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3_n_0
    SLICE_X45Y92         LUT5 (Prop_lut5_I4_O)        0.124    59.853 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           2.714    62.567    rom_dat[1]
    SLICE_X8Y47          LUT6 (Prop_lut6_I4_O)        0.124    62.691 r  fb_a_dat_in[1]_i_2/O
                         net (fo=1, routed)           0.000    62.691    fb_a_dat_in[1]_i_2_n_0
    SLICE_X8Y47          MUXF7 (Prop_muxf7_I0_O)      0.209    62.900 r  fb_a_dat_in_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    62.900    fb_a_dat_in_reg[1]_i_1_n_0
    SLICE_X8Y47          FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.451   109.567    clk_cpu
    SLICE_X8Y47          FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398   109.965    
                         clock uncertainty           -0.288   109.678    
    SLICE_X8Y47          FDRE (Setup_fdre_C_D)        0.113   109.791    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                        109.791    
                         arrival time                         -62.900    
  -------------------------------------------------------------------
                         slack                                 46.891    

Slack (MET) :             47.005ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        8.057ns  (logic 2.826ns (35.074%)  route 5.231ns (64.926%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 109.567 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 54.644 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.600    54.644    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    57.098 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.044    58.142    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[4]
    SLICE_X9Y89          LUT6 (Prop_lut6_I3_O)        0.124    58.266 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.375    59.641    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3_n_0
    SLICE_X45Y90         LUT5 (Prop_lut5_I4_O)        0.124    59.765 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           2.812    62.577    keyboard0/bbstub_douta[5][0]
    SLICE_X11Y46         LUT6 (Prop_lut6_I4_O)        0.124    62.701 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    62.701    keyboard0_n_57
    SLICE_X11Y46         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.451   109.567    clk_cpu
    SLICE_X11Y46         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398   109.965    
                         clock uncertainty           -0.288   109.678    
    SLICE_X11Y46         FDRE (Setup_fdre_C_D)        0.029   109.707    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                        109.707    
                         arrival time                         -62.701    
  -------------------------------------------------------------------
                         slack                                 47.005    

Slack (MET) :             47.134ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        7.986ns  (logic 3.054ns (38.243%)  route 4.932ns (61.757%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 109.568 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 54.636 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.592    54.636    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    57.090 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.274    58.365    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DOADO[5]
    SLICE_X45Y90         LUT3 (Prop_lut3_I2_O)        0.150    58.515 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.867    59.381    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8
    SLICE_X44Y90         LUT5 (Prop_lut5_I2_O)        0.326    59.707 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           2.790    62.498    keyboard0/bbstub_douta[5][1]
    SLICE_X10Y48         LUT6 (Prop_lut6_I4_O)        0.124    62.622 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    62.622    keyboard0_n_56
    SLICE_X10Y48         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.452   109.568    clk_cpu
    SLICE_X10Y48         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398   109.966    
                         clock uncertainty           -0.288   109.679    
    SLICE_X10Y48         FDRE (Setup_fdre_C_D)        0.077   109.756    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                        109.756    
                         arrival time                         -62.622    
  -------------------------------------------------------------------
                         slack                                 47.134    

Slack (MET) :             47.152ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        7.919ns  (logic 2.826ns (35.685%)  route 5.093ns (64.315%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 109.567 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 54.635 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.591    54.635    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    57.089 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.265    58.354    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X9Y89          LUT6 (Prop_lut6_I5_O)        0.124    58.478 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.026    59.504    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0
    SLICE_X45Y90         LUT5 (Prop_lut5_I4_O)        0.124    59.628 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           2.802    62.430    rom_dat[0]
    SLICE_X9Y48          LUT6 (Prop_lut6_I4_O)        0.124    62.554 r  fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    62.554    fb_a_dat_in[0]_i_1_n_0
    SLICE_X9Y48          FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.451   109.567    clk_cpu
    SLICE_X9Y48          FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398   109.965    
                         clock uncertainty           -0.288   109.678    
    SLICE_X9Y48          FDRE (Setup_fdre_C_D)        0.029   109.707    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                        109.707    
                         arrival time                         -62.554    
  -------------------------------------------------------------------
                         slack                                 47.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.231ns (23.951%)  route 0.733ns (76.049%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.109    -0.368    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.045    -0.323 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.625     0.302    douta[7]
    SLICE_X11Y36         LUT6 (Prop_lut6_I2_O)        0.045     0.347 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.347    fb_a_dat_in[7]_i_2_n_0
    SLICE_X11Y36         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.831    -0.859    clk_cpu
    SLICE_X11Y36         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.288    -0.016    
    SLICE_X11Y36         FDRE (Hold_fdre_C_D)         0.092     0.076    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.338ns (27.882%)  route 0.874ns (72.118%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.144    -0.333    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           0.507     0.219    douta[1]
    SLICE_X8Y47          LUT2 (Prop_lut2_I1_O)        0.045     0.264 f  fb_a_dat_in[1]_i_5/O
                         net (fo=1, routed)           0.224     0.488    fb_a_dat_in[1]_i_5_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I2_O)        0.045     0.533 r  fb_a_dat_in[1]_i_2/O
                         net (fo=1, routed)           0.000     0.533    fb_a_dat_in[1]_i_2_n_0
    SLICE_X8Y47          MUXF7 (Prop_muxf7_I0_O)      0.062     0.595 r  fb_a_dat_in_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.595    fb_a_dat_in_reg[1]_i_1_n_0
    SLICE_X8Y47          FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.837    -0.853    clk_cpu
    SLICE_X8Y47          FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.288    -0.010    
    SLICE_X8Y47          FDRE (Hold_fdre_C_D)         0.134     0.124    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.595    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.276ns (21.506%)  route 1.007ns (78.494%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.191    -0.286    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y9           LUT6 (Prop_lut6_I1_O)        0.045    -0.241 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.644     0.403    keyboard0/douta[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.045     0.448 r  keyboard0/fb_a_dat_in[5]_i_3/O
                         net (fo=1, routed)           0.172     0.621    keyboard0/fb_a_dat_in[5]_i_3_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I3_O)        0.045     0.666 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     0.666    keyboard0_n_56
    SLICE_X10Y48         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.837    -0.853    clk_cpu
    SLICE_X10Y48         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.288    -0.010    
    SLICE_X10Y48         FDRE (Hold_fdre_C_D)         0.120     0.110    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.276ns (20.860%)  route 1.047ns (79.140%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.111    -0.366    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.045    -0.321 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.797     0.477    keyboard0/douta[0]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.045     0.522 r  keyboard0/fb_a_dat_in[4]_i_3/O
                         net (fo=1, routed)           0.139     0.661    keyboard0/fb_a_dat_in[4]_i_3_n_0
    SLICE_X11Y46         LUT6 (Prop_lut6_I3_O)        0.045     0.706 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000     0.706    keyboard0_n_57
    SLICE_X11Y46         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.836    -0.854    clk_cpu
    SLICE_X11Y46         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.288    -0.011    
    SLICE_X11Y46         FDRE (Hold_fdre_C_D)         0.091     0.080    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.706    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.272ns (20.422%)  route 1.060ns (79.578%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.189    -0.301    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y9           LUT6 (Prop_lut6_I3_O)        0.099    -0.202 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.871     0.670    douta[3]
    SLICE_X13Y44         LUT6 (Prop_lut6_I1_O)        0.045     0.715 r  fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.715    fb_a_dat_in[3]_i_1_n_0
    SLICE_X13Y44         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.836    -0.854    clk_cpu
    SLICE_X13Y44         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.288    -0.011    
    SLICE_X13Y44         FDRE (Hold_fdre_C_D)         0.091     0.080    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.341ns (25.210%)  route 1.012ns (74.790%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.148    -0.329    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.045    -0.284 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=2, routed)           0.813     0.529    douta[2]
    SLICE_X9Y47          LUT5 (Prop_lut5_I2_O)        0.045     0.574 f  fb_a_dat_in[2]_i_6/O
                         net (fo=1, routed)           0.051     0.625    fb_a_dat_in[2]_i_6_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I1_O)        0.045     0.670 r  fb_a_dat_in[2]_i_3/O
                         net (fo=1, routed)           0.000     0.670    fb_a_dat_in[2]_i_3_n_0
    SLICE_X9Y47          MUXF7 (Prop_muxf7_I1_O)      0.065     0.735 r  fb_a_dat_in_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.735    fb_a_dat_in_reg[2]_i_1_n_0
    SLICE_X9Y47          FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.837    -0.853    clk_cpu
    SLICE_X9Y47          FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.288    -0.010    
    SLICE_X9Y47          FDRE (Hold_fdre_C_D)         0.105     0.095    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.276ns (20.449%)  route 1.074ns (79.551%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.224    -0.253    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y9           LUT6 (Prop_lut6_I2_O)        0.045    -0.208 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.669     0.461    douta[0]
    SLICE_X11Y46         LUT6 (Prop_lut6_I1_O)        0.045     0.506 f  fb_a_dat_in[0]_i_3/O
                         net (fo=2, routed)           0.181     0.687    fb_a_dat_in[0]_i_3_n_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.045     0.732 r  fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.732    fb_a_dat_in[0]_i_1_n_0
    SLICE_X9Y48          FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.837    -0.853    clk_cpu
    SLICE_X9Y48          FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.288    -0.010    
    SLICE_X9Y48          FDRE (Hold_fdre_C_D)         0.091     0.081    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 0.321ns (20.725%)  route 1.228ns (79.275%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.189    -0.288    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y9           LUT6 (Prop_lut6_I1_O)        0.045    -0.243 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.716     0.474    douta[6]
    SLICE_X11Y45         LUT6 (Prop_lut6_I3_O)        0.045     0.519 r  fb_a_dat_in[6]_i_13/O
                         net (fo=1, routed)           0.206     0.725    fb_a_dat_in[6]_i_13_n_0
    SLICE_X10Y48         LUT5 (Prop_lut5_I1_O)        0.045     0.770 r  fb_a_dat_in[6]_i_4/O
                         net (fo=1, routed)           0.117     0.886    fb_a_dat_in[6]_i_4_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I5_O)        0.045     0.931 r  fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     0.931    fb_a_dat_in[6]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.837    -0.853    clk_cpu
    SLICE_X8Y48          FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.288    -0.010    
    SLICE_X8Y48          FDRE (Hold_fdre_C_D)         0.120     0.110    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.821    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       64.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             64.376ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        46.195ns  (logic 17.354ns (37.567%)  route 28.841ns (62.433%))
  Logic Levels:           76  (CARRY4=51 LUT1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 r  input[15]_i_28/O
                         net (fo=16, routed)          0.608    41.324    aD2M4dsP[12]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124    41.448 r  input[15]_i_21/O
                         net (fo=1, routed)           0.000    41.448    input[15]_i_21_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.875 r  input_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.693    42.568    input_reg[15]_i_9_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.306    42.874 r  fb_a_addr0_i_16/O
                         net (fo=1, routed)           0.675    43.549    keyboard0/input_max_reg[13]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124    43.673 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=19, routed)          1.631    45.304    input[13]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.168   110.042    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362   109.680    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.680    
                         arrival time                         -45.304    
  -------------------------------------------------------------------
                         slack                                 64.376    

Slack (MET) :             64.376ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        46.195ns  (logic 17.354ns (37.567%)  route 28.841ns (62.433%))
  Logic Levels:           76  (CARRY4=51 LUT1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 r  input[15]_i_28/O
                         net (fo=16, routed)          0.608    41.324    aD2M4dsP[12]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124    41.448 r  input[15]_i_21/O
                         net (fo=1, routed)           0.000    41.448    input[15]_i_21_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.875 r  input_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.693    42.568    input_reg[15]_i_9_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.306    42.874 r  fb_a_addr0_i_16/O
                         net (fo=1, routed)           0.675    43.549    keyboard0/input_max_reg[13]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124    43.673 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=19, routed)          1.631    45.304    input[13]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.168   110.042    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.362   109.680    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.680    
                         arrival time                         -45.304    
  -------------------------------------------------------------------
                         slack                                 64.376    

Slack (MET) :             64.376ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        46.195ns  (logic 17.354ns (37.567%)  route 28.841ns (62.433%))
  Logic Levels:           76  (CARRY4=51 LUT1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 r  input[15]_i_28/O
                         net (fo=16, routed)          0.608    41.324    aD2M4dsP[12]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124    41.448 r  input[15]_i_21/O
                         net (fo=1, routed)           0.000    41.448    input[15]_i_21_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.875 r  input_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.693    42.568    input_reg[15]_i_9_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.306    42.874 r  fb_a_addr0_i_16/O
                         net (fo=1, routed)           0.675    43.549    keyboard0/input_max_reg[13]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124    43.673 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=19, routed)          1.631    45.304    input[13]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.168   110.042    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.362   109.680    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.680    
                         arrival time                         -45.304    
  -------------------------------------------------------------------
                         slack                                 64.376    

Slack (MET) :             64.376ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        46.195ns  (logic 17.354ns (37.567%)  route 28.841ns (62.433%))
  Logic Levels:           76  (CARRY4=51 LUT1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 r  input[15]_i_28/O
                         net (fo=16, routed)          0.608    41.324    aD2M4dsP[12]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124    41.448 r  input[15]_i_21/O
                         net (fo=1, routed)           0.000    41.448    input[15]_i_21_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.875 r  input_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.693    42.568    input_reg[15]_i_9_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.306    42.874 r  fb_a_addr0_i_16/O
                         net (fo=1, routed)           0.675    43.549    keyboard0/input_max_reg[13]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124    43.673 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=19, routed)          1.631    45.304    input[13]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.168   110.042    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.362   109.680    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.680    
                         arrival time                         -45.304    
  -------------------------------------------------------------------
                         slack                                 64.376    

Slack (MET) :             64.543ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        46.028ns  (logic 17.354ns (37.703%)  route 28.674ns (62.297%))
  Logic Levels:           76  (CARRY4=51 LUT1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 r  input[15]_i_28/O
                         net (fo=16, routed)          0.608    41.324    aD2M4dsP[12]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124    41.448 r  input[15]_i_21/O
                         net (fo=1, routed)           0.000    41.448    input[15]_i_21_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.875 r  input_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.693    42.568    input_reg[15]_i_9_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.306    42.874 r  fb_a_addr0_i_16/O
                         net (fo=1, routed)           0.675    43.549    keyboard0/input_max_reg[13]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124    43.673 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=19, routed)          1.464    45.137    input[13]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.168   110.042    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -0.362   109.680    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.680    
                         arrival time                         -45.137    
  -------------------------------------------------------------------
                         slack                                 64.543    

Slack (MET) :             64.543ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        46.028ns  (logic 17.354ns (37.703%)  route 28.674ns (62.297%))
  Logic Levels:           76  (CARRY4=51 LUT1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 r  input[15]_i_28/O
                         net (fo=16, routed)          0.608    41.324    aD2M4dsP[12]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124    41.448 r  input[15]_i_21/O
                         net (fo=1, routed)           0.000    41.448    input[15]_i_21_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.875 r  input_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.693    42.568    input_reg[15]_i_9_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.306    42.874 r  fb_a_addr0_i_16/O
                         net (fo=1, routed)           0.675    43.549    keyboard0/input_max_reg[13]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124    43.673 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=19, routed)          1.464    45.137    input[13]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.168   110.042    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.362   109.680    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.680    
                         arrival time                         -45.137    
  -------------------------------------------------------------------
                         slack                                 64.543    

Slack (MET) :             64.543ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        46.028ns  (logic 17.354ns (37.703%)  route 28.674ns (62.297%))
  Logic Levels:           76  (CARRY4=51 LUT1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 r  input[15]_i_28/O
                         net (fo=16, routed)          0.608    41.324    aD2M4dsP[12]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124    41.448 r  input[15]_i_21/O
                         net (fo=1, routed)           0.000    41.448    input[15]_i_21_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.875 r  input_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.693    42.568    input_reg[15]_i_9_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.306    42.874 r  fb_a_addr0_i_16/O
                         net (fo=1, routed)           0.675    43.549    keyboard0/input_max_reg[13]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124    43.673 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=19, routed)          1.464    45.137    input[13]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.168   110.042    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.362   109.680    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.680    
                         arrival time                         -45.137    
  -------------------------------------------------------------------
                         slack                                 64.543    

Slack (MET) :             64.615ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        45.956ns  (logic 17.036ns (37.070%)  route 28.920ns (62.930%))
  Logic Levels:           75  (CARRY4=50 LUT1=2 LUT3=4 LUT4=1 LUT5=13 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 f  input[15]_i_28/O
                         net (fo=16, routed)          1.896    42.612    aD2M4dsP[12]
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.124    42.736 f  input[3]_i_5/O
                         net (fo=1, routed)           0.000    42.736    keyboard0/input_max_reg[3]_2
    SLICE_X8Y16          MUXF7 (Prop_muxf7_I0_O)      0.241    42.977 f  keyboard0/input_reg[3]_i_2/O
                         net (fo=2, routed)           0.825    43.802    keyboard0/input_reg[3]_i_2_n_0
    SLICE_X8Y18          LUT6 (Prop_lut6_I1_O)        0.298    44.100 r  keyboard0/fb_a_addr0_i_11/O
                         net (fo=2, routed)           0.965    45.065    input[3]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.168   110.042    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.362   109.680    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.680    
                         arrival time                         -45.065    
  -------------------------------------------------------------------
                         slack                                 64.615    

Slack (MET) :             64.711ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        45.860ns  (logic 17.354ns (37.841%)  route 28.506ns (62.159%))
  Logic Levels:           76  (CARRY4=51 LUT1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 r  input[15]_i_28/O
                         net (fo=16, routed)          0.608    41.324    aD2M4dsP[12]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124    41.448 r  input[15]_i_21/O
                         net (fo=1, routed)           0.000    41.448    input[15]_i_21_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.875 r  input_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.693    42.568    input_reg[15]_i_9_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.306    42.874 r  fb_a_addr0_i_16/O
                         net (fo=1, routed)           0.675    43.549    keyboard0/input_max_reg[13]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124    43.673 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=19, routed)          1.296    44.969    input[13]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.168   110.042    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.362   109.680    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.680    
                         arrival time                         -44.969    
  -------------------------------------------------------------------
                         slack                                 64.711    

Slack (MET) :             64.711ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        45.860ns  (logic 17.354ns (37.841%)  route 28.506ns (62.159%))
  Logic Levels:           76  (CARRY4=51 LUT1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 r  input[15]_i_28/O
                         net (fo=16, routed)          0.608    41.324    aD2M4dsP[12]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124    41.448 r  input[15]_i_21/O
                         net (fo=1, routed)           0.000    41.448    input[15]_i_21_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.875 r  input_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.693    42.568    input_reg[15]_i_9_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.306    42.874 r  fb_a_addr0_i_16/O
                         net (fo=1, routed)           0.675    43.549    keyboard0/input_max_reg[13]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124    43.673 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=19, routed)          1.296    44.969    input[13]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.168   110.042    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -0.362   109.680    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.680    
                         arrival time                         -44.969    
  -------------------------------------------------------------------
                         slack                                 64.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 rng_seed_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.685%)  route 0.141ns (40.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.594    -0.587    clk_cpu
    SLICE_X60Y44         FDRE                                         r  rng_seed_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  rng_seed_reg[13]/Q
                         net (fo=1, routed)           0.141    -0.282    prng0/Q[13]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.045    -0.237 r  prng0/tmp_a[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    prng0/p_0_in[13]
    SLICE_X60Y43         FDRE                                         r  prng0/tmp_a_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.864    -0.826    prng0/clk_cpu
    SLICE_X60Y43         FDRE                                         r  prng0/tmp_a_reg[13]/C
                         clock pessimism              0.254    -0.571    
                         clock uncertainty            0.168    -0.404    
    SLICE_X60Y43         FDRE (Hold_fdre_C_D)         0.120    -0.284    prng0/tmp_a_reg[13]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 rom_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.281%)  route 0.127ns (37.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.567    -0.614    clk_cpu
    SLICE_X10Y47         FDRE                                         r  rom_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  rom_addr_reg[13]/Q
                         net (fo=10, routed)          0.127    -0.324    rom_addr_reg_n_0_[13]
    SLICE_X10Y47         LUT5 (Prop_lut5_I4_O)        0.045    -0.279 r  rom_addr[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    rom_addr[13]_i_1_n_0
    SLICE_X10Y47         FDRE                                         r  rom_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.837    -0.853    clk_cpu
    SLICE_X10Y47         FDRE                                         r  rom_addr_reg[13]/C
                         clock pessimism              0.238    -0.614    
                         clock uncertainty            0.168    -0.447    
    SLICE_X10Y47         FDRE (Hold_fdre_C_D)         0.121    -0.326    rom_addr_reg[13]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rng_seed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.594    -0.587    clk_cpu
    SLICE_X65Y41         FDRE                                         r  rng_seed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  rng_seed_reg[0]/Q
                         net (fo=1, routed)           0.138    -0.308    prng0/Q[0]
    SLICE_X65Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.263 r  prng0/tmp_a[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    prng0/p_0_in[0]
    SLICE_X65Y42         FDRE                                         r  prng0/tmp_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.865    -0.825    prng0/clk_cpu
    SLICE_X65Y42         FDRE                                         r  prng0/tmp_a_reg[0]/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.168    -0.404    
    SLICE_X65Y42         FDRE (Hold_fdre_C_D)         0.091    -0.313    prng0/tmp_a_reg[0]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.943%)  route 0.128ns (50.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.595    -0.586    prng0/clk_cpu
    SLICE_X65Y44         FDRE                                         r  prng0/tmp_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.458 r  prng0/tmp_a_reg[2]/Q
                         net (fo=2, routed)           0.128    -0.330    prng0/p_0_in_0[3]
    SLICE_X65Y45         FDRE                                         r  prng0/rnd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.866    -0.824    prng0/clk_cpu
    SLICE_X65Y45         FDRE                                         r  prng0/rnd_reg[3]/C
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.168    -0.403    
    SLICE_X65Y45         FDRE (Hold_fdre_C_D)         0.013    -0.390    prng0/rnd_reg[3]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.024%)  route 0.101ns (30.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.595    -0.586    prng0/clk_cpu
    SLICE_X65Y44         FDRE                                         r  prng0/tmp_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.458 r  prng0/tmp_a_reg[2]/Q
                         net (fo=2, routed)           0.101    -0.357    prng0/p_0_in_0[3]
    SLICE_X65Y44         LUT3 (Prop_lut3_I1_O)        0.098    -0.259 r  prng0/tmp_a[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    prng0/p_0_in[3]
    SLICE_X65Y44         FDRE                                         r  prng0/tmp_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.866    -0.824    prng0/clk_cpu
    SLICE_X65Y44         FDRE                                         r  prng0/tmp_a_reg[3]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.168    -0.419    
    SLICE_X65Y44         FDRE (Hold_fdre_C_D)         0.092    -0.327    prng0/tmp_a_reg[3]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 money_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.555    -0.626    clk_cpu
    SLICE_X29Y30         FDRE                                         r  money_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  money_reg[24]/Q
                         net (fo=3, routed)           0.079    -0.406    money_reg_n_0_[24]
    SLICE_X29Y30         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.282 r  money_reg[26]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.282    money0[25]
    SLICE_X29Y30         FDRE                                         r  money_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.823    -0.867    clk_cpu
    SLICE_X29Y30         FDRE                                         r  money_reg[25]/C
                         clock pessimism              0.240    -0.626    
                         clock uncertainty            0.168    -0.459    
    SLICE_X29Y30         FDRE (Hold_fdre_C_D)         0.105    -0.354    money_reg[25]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 money_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.554    -0.627    clk_cpu
    SLICE_X29Y29         FDRE                                         r  money_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  money_reg[22]/Q
                         net (fo=3, routed)           0.079    -0.407    money_reg_n_0_[22]
    SLICE_X29Y29         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.280 r  money_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.280    money0[23]
    SLICE_X29Y29         FDRE                                         r  money_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.822    -0.868    clk_cpu
    SLICE_X29Y29         FDRE                                         r  money_reg[23]/C
                         clock pessimism              0.240    -0.627    
                         clock uncertainty            0.168    -0.460    
    SLICE_X29Y29         FDRE (Hold_fdre_C_D)         0.105    -0.355    money_reg[23]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.595    -0.586    prng0/clk_cpu
    SLICE_X65Y44         FDRE                                         r  prng0/tmp_a_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  prng0/tmp_a_reg[11]/Q
                         net (fo=2, routed)           0.168    -0.277    prng0/p_0_in_0[12]
    SLICE_X65Y44         LUT3 (Prop_lut3_I1_O)        0.042    -0.235 r  prng0/tmp_a[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    prng0/p_0_in[12]
    SLICE_X65Y44         FDRE                                         r  prng0/tmp_a_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.866    -0.824    prng0/clk_cpu
    SLICE_X65Y44         FDRE                                         r  prng0/tmp_a_reg[12]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.168    -0.419    
    SLICE_X65Y44         FDRE (Hold_fdre_C_D)         0.107    -0.312    prng0/tmp_a_reg[12]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.806%)  route 0.170ns (48.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.594    -0.587    prng0/clk_cpu
    SLICE_X65Y42         FDRE                                         r  prng0/tmp_a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  prng0/tmp_a_reg[7]/Q
                         net (fo=2, routed)           0.170    -0.276    prng0/p_0_in_0[8]
    SLICE_X65Y42         LUT3 (Prop_lut3_I1_O)        0.042    -0.234 r  prng0/tmp_a[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    prng0/p_0_in[8]
    SLICE_X65Y42         FDRE                                         r  prng0/tmp_a_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.865    -0.825    prng0/clk_cpu
    SLICE_X65Y42         FDRE                                         r  prng0/tmp_a_reg[8]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.168    -0.420    
    SLICE_X65Y42         FDRE (Hold_fdre_C_D)         0.107    -0.313    prng0/tmp_a_reg[8]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.646    -0.535    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X54Y106        FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDRE (Prop_fdre_C_Q)         0.148    -0.387 r  keyboard0/ps2_keyboard_0/count_idle_reg[7]/Q
                         net (fo=3, routed)           0.122    -0.265    keyboard0/ps2_keyboard_0/count_idle_reg__0[7]
    SLICE_X54Y106        LUT6 (Prop_lut6_I5_O)        0.099    -0.166 r  keyboard0/ps2_keyboard_0/count_idle[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.166    keyboard0/ps2_keyboard_0/p_0_in__0[8]
    SLICE_X54Y106        FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.919    -0.770    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X54Y106        FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[8]/C
                         clock pessimism              0.235    -0.535    
                         clock uncertainty            0.168    -0.367    
    SLICE_X54Y106        FDRE (Hold_fdre_C_D)         0.121    -0.246    keyboard0/ps2_keyboard_0/count_idle_reg[8]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_ClockDivider_1
  To Clock:  clk_vga_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        0.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.830ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.371ns  (logic 1.982ns (23.678%)  route 6.389ns (76.322%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 7.781 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X11Y5          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.782     0.295    vga0/v_count_reg_n_0_[1]
    SLICE_X11Y6          LUT3 (Prop_lut3_I0_O)        0.124     0.419 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.852     1.271    vga0/v_count[5]_i_2_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.395 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.663     2.059    vga0/v_count[10]_i_2_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.183 r  vga0/v_count[3]_i_1/O
                         net (fo=108, routed)         1.321     3.504    vga0/sel[3]
    SLICE_X8Y8           LUT6 (Prop_lut6_I3_O)        0.124     3.628 r  vga0/g4_b1/O
                         net (fo=1, routed)           0.000     3.628    vga0/g4_b1_n_0
    SLICE_X8Y8           MUXF7 (Prop_muxf7_I0_O)      0.241     3.869 r  vga0/vgaRed_reg[0]_i_96/O
                         net (fo=1, routed)           0.000     3.869    vga0/vgaRed_reg[0]_i_96_n_0
    SLICE_X8Y8           MUXF8 (Prop_muxf8_I0_O)      0.098     3.967 r  vga0/vgaRed_reg[0]_i_33/O
                         net (fo=1, routed)           0.942     4.909    vga0/vgaRed_reg[0]_i_33_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I3_O)        0.319     5.228 r  vga0/vgaRed[0]_i_11/O
                         net (fo=1, routed)           1.033     6.261    vga0/vgaRed[0]_i_11_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I1_O)        0.124     6.385 r  vga0/vgaRed[0]_i_4/O
                         net (fo=1, routed)           0.641     7.026    vga0/vgaRed[0]_i_4_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.124     7.150 r  vga0/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.154     7.304    vga0/vgaRed[0]_i_3_n_0
    SLICE_X7Y3           LUT5 (Prop_lut5_I3_O)        0.124     7.428 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.428    vga0/vgaRed[0]_i_1_n_0
    SLICE_X7Y3           FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.517     7.781    vga0/clk_vga
    SLICE_X7Y3           FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.564     8.345    
                         clock uncertainty           -0.116     8.229    
    SLICE_X7Y3           FDRE (Setup_fdre_C_D)        0.029     8.258    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -7.428    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             1.875ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        7.347ns  (logic 2.809ns (38.234%)  route 4.538ns (61.766%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X11Y5          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.782     0.295    vga0/v_count_reg_n_0_[1]
    SLICE_X11Y6          LUT3 (Prop_lut3_I0_O)        0.124     0.419 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.852     1.271    vga0/v_count[5]_i_2_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.395 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.695     2.090    vga0/v_count[10]_i_2_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.214 r  vga0/v_count[5]_i_1/O
                         net (fo=3, routed)           0.770     2.984    vga0/v_count3_out[5]
    SLICE_X14Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     3.388 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.388    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.711 r  vga0/fbOutAddr_reg[13]_i_3/O[1]
                         net (fo=2, routed)           0.640     4.351    vga0/fbOutAddr1[11]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     5.055 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.055    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.277 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.800     6.076    vga0/fbOutAddr0[13]
    SLICE_X12Y4          LUT3 (Prop_lut3_I2_O)        0.328     6.404 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     6.404    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.116     8.162    
    SLICE_X12Y4          FDRE (Setup_fdre_C_D)        0.118     8.280    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.280    
                         arrival time                          -6.404    
  -------------------------------------------------------------------
                         slack                                  1.875    

Slack (MET) :             2.300ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.881ns  (logic 2.869ns (41.692%)  route 4.012ns (58.308%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X11Y5          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.782     0.295    vga0/v_count_reg_n_0_[1]
    SLICE_X11Y6          LUT3 (Prop_lut3_I0_O)        0.124     0.419 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.852     1.271    vga0/v_count[5]_i_2_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.395 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.692     2.087    vga0/v_count[10]_i_2_n_0
    SLICE_X12Y5          LUT5 (Prop_lut5_I0_O)        0.124     2.211 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.455     2.666    vga0/v_count3_out[4]
    SLICE_X14Y5          LUT5 (Prop_lut5_I4_O)        0.124     2.790 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.790    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.368 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.565     3.933    vga0/fbOutAddr1[8]
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.635 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.635    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.969 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.667     5.636    vga0/fbOutAddr0[10]
    SLICE_X12Y4          LUT3 (Prop_lut3_I2_O)        0.303     5.939 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.939    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.116     8.162    
    SLICE_X12Y4          FDRE (Setup_fdre_C_D)        0.077     8.239    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -5.939    
  -------------------------------------------------------------------
                         slack                                  2.300    

Slack (MET) :             2.478ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 2.628ns (39.183%)  route 4.079ns (60.817%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X11Y5          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.782     0.295    vga0/v_count_reg_n_0_[1]
    SLICE_X11Y6          LUT3 (Prop_lut3_I0_O)        0.124     0.419 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.852     1.271    vga0/v_count[5]_i_2_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.395 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.695     2.090    vga0/v_count[10]_i_2_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.214 r  vga0/v_count[5]_i_1/O
                         net (fo=3, routed)           0.770     2.984    vga0/v_count3_out[5]
    SLICE_X14Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     3.388 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.388    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.607 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.458     4.065    vga0/fbOutAddr1[10]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875     4.940 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.522     5.462    vga0/fbOutAddr0[11]
    SLICE_X12Y4          LUT3 (Prop_lut3_I2_O)        0.302     5.764 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.764    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.116     8.162    
    SLICE_X12Y4          FDRE (Setup_fdre_C_D)        0.081     8.243    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.243    
                         arrival time                          -5.764    
  -------------------------------------------------------------------
                         slack                                  2.478    

Slack (MET) :             2.501ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 2.519ns (37.695%)  route 4.164ns (62.305%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X11Y5          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.782     0.295    vga0/v_count_reg_n_0_[1]
    SLICE_X11Y6          LUT3 (Prop_lut3_I0_O)        0.124     0.419 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.852     1.271    vga0/v_count[5]_i_2_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.395 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.695     2.090    vga0/v_count[10]_i_2_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.214 r  vga0/v_count[5]_i_1/O
                         net (fo=3, routed)           0.770     2.984    vga0/v_count3_out[5]
    SLICE_X14Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     3.388 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.388    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.711 r  vga0/fbOutAddr_reg[13]_i_3/O[1]
                         net (fo=2, routed)           0.640     4.351    vga0/fbOutAddr1[11]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.658     5.009 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.426     5.434    vga0/fbOutAddr0[12]
    SLICE_X12Y4          LUT3 (Prop_lut3_I2_O)        0.306     5.740 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     5.740    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.116     8.162    
    SLICE_X12Y4          FDRE (Setup_fdre_C_D)        0.079     8.241    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -5.740    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 2.407ns (36.697%)  route 4.152ns (63.303%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X11Y5          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.782     0.295    vga0/v_count_reg_n_0_[1]
    SLICE_X11Y6          LUT3 (Prop_lut3_I0_O)        0.124     0.419 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.852     1.271    vga0/v_count[5]_i_2_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.395 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.692     2.087    vga0/v_count[10]_i_2_n_0
    SLICE_X12Y5          LUT5 (Prop_lut5_I0_O)        0.124     2.211 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.455     2.666    vga0/v_count3_out[4]
    SLICE_X14Y5          LUT5 (Prop_lut5_I4_O)        0.124     2.790 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.790    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.368 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.565     3.933    vga0/fbOutAddr1[8]
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.549     4.482 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.807     5.289    vga0/fbOutAddr0[8]
    SLICE_X12Y4          LUT3 (Prop_lut3_I2_O)        0.328     5.617 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.617    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.116     8.162    
    SLICE_X12Y4          FDRE (Setup_fdre_C_D)        0.118     8.280    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.280    
                         arrival time                          -5.617    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.691ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.531ns  (logic 2.746ns (42.044%)  route 3.785ns (57.956%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X11Y5          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.782     0.295    vga0/v_count_reg_n_0_[1]
    SLICE_X11Y6          LUT3 (Prop_lut3_I0_O)        0.124     0.419 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.852     1.271    vga0/v_count[5]_i_2_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.395 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.692     2.087    vga0/v_count[10]_i_2_n_0
    SLICE_X12Y5          LUT5 (Prop_lut5_I0_O)        0.124     2.211 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.455     2.666    vga0/v_count3_out[4]
    SLICE_X14Y5          LUT5 (Prop_lut5_I4_O)        0.124     2.790 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.790    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.368 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.565     3.933    vga0/fbOutAddr1[8]
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.635 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.635    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.857 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.440     5.297    vga0/fbOutAddr0[9]
    SLICE_X12Y4          LUT3 (Prop_lut3_I2_O)        0.292     5.589 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.589    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.116     8.162    
    SLICE_X12Y4          FDRE (Setup_fdre_C_D)        0.118     8.280    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.280    
                         arrival time                          -5.589    
  -------------------------------------------------------------------
                         slack                                  2.691    

Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.199ns  (logic 2.143ns (34.568%)  route 4.056ns (65.432%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X10Y3          FDRE                                         r  vga0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDRE (Prop_fdre_C_Q)         0.478    -0.465 f  vga0/h_count_reg[1]/Q
                         net (fo=25, routed)          0.922     0.457    vga0/h_count_reg_n_0_[1]
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.295     0.752 f  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.445     1.197    vga0/h_count[10]_i_3_n_0
    SLICE_X10Y3          LUT4 (Prop_lut4_I0_O)        0.124     1.321 f  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          0.616     1.937    vga0/h_count[10]_i_1_n_0
    SLICE_X15Y3          LUT6 (Prop_lut6_I5_O)        0.124     2.061 f  vga0/fbOutAddr[5]_i_3/O
                         net (fo=4, routed)           0.562     2.623    vga0/fbOutAddr[5]_i_3_n_0
    SLICE_X14Y3          LUT5 (Prop_lut5_I4_O)        0.124     2.747 r  vga0/fbOutAddr[8]_i_7/O
                         net (fo=2, routed)           0.862     3.609    vga0/fbOutAddr[8]_i_7_n_0
    SLICE_X13Y3          LUT4 (Prop_lut4_I1_O)        0.124     3.733 r  vga0/fbOutAddr[8]_i_5/O
                         net (fo=1, routed)           0.000     3.733    vga0/fbOutAddr[8]_i_5_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.313 r  vga0/fbOutAddr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.650     4.963    vga0/fbOutAddr0[7]
    SLICE_X12Y3          LUT3 (Prop_lut3_I2_O)        0.294     5.257 r  vga0/fbOutAddr[7]_i_1/O
                         net (fo=1, routed)           0.000     5.257    vga0/fbOutAddr[7]_i_1_n_0
    SLICE_X12Y3          FDRE                                         r  vga0/fbOutAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X12Y3          FDRE                                         r  vga0/fbOutAddr_reg[7]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.116     8.162    
    SLICE_X12Y3          FDRE (Setup_fdre_C_D)        0.118     8.280    vga0/fbOutAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.280    
                         arrival time                          -5.257    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.154ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 1.269ns (21.699%)  route 4.579ns (78.301%))
  Logic Levels:           5  (LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 7.781 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X10Y3          FDRE                                         r  vga0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDRE (Prop_fdre_C_Q)         0.478    -0.465 r  vga0/h_count_reg[1]/Q
                         net (fo=25, routed)          0.922     0.457    vga0/h_count_reg_n_0_[1]
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.295     0.752 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.445     1.197    vga0/h_count[10]_i_3_n_0
    SLICE_X10Y3          LUT4 (Prop_lut4_I0_O)        0.124     1.321 r  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          1.047     2.369    vga0/h_count[10]_i_1_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.493 f  vga0/v_count[10]_i_1/O
                         net (fo=2, routed)           0.568     3.060    vga0/v_count3_out[10]
    SLICE_X15Y3          LUT6 (Prop_lut6_I0_O)        0.124     3.184 f  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.650     3.834    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X11Y4          LUT1 (Prop_lut1_I0_O)        0.124     3.958 r  vga0/char[7]_i_1/O
                         net (fo=8, routed)           0.947     4.906    vga0/char[7]_i_1_n_0
    SLICE_X6Y5           FDRE                                         r  vga0/char_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.517     7.781    vga0/clk_vga
    SLICE_X6Y5           FDRE                                         r  vga0/char_reg[5]/C
                         clock pessimism              0.564     8.345    
                         clock uncertainty           -0.116     8.229    
    SLICE_X6Y5           FDRE (Setup_fdre_C_CE)      -0.169     8.060    vga0/char_reg[5]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                  3.154    

Slack (MET) :             3.166ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.800ns  (logic 1.269ns (21.880%)  route 4.531ns (78.120%))
  Logic Levels:           5  (LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 7.781 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X10Y3          FDRE                                         r  vga0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDRE (Prop_fdre_C_Q)         0.478    -0.465 r  vga0/h_count_reg[1]/Q
                         net (fo=25, routed)          0.922     0.457    vga0/h_count_reg_n_0_[1]
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.295     0.752 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.445     1.197    vga0/h_count[10]_i_3_n_0
    SLICE_X10Y3          LUT4 (Prop_lut4_I0_O)        0.124     1.321 r  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          1.047     2.369    vga0/h_count[10]_i_1_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.493 f  vga0/v_count[10]_i_1/O
                         net (fo=2, routed)           0.568     3.060    vga0/v_count3_out[10]
    SLICE_X15Y3          LUT6 (Prop_lut6_I0_O)        0.124     3.184 f  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.650     3.834    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X11Y4          LUT1 (Prop_lut1_I0_O)        0.124     3.958 r  vga0/char[7]_i_1/O
                         net (fo=8, routed)           0.899     4.857    vga0/char[7]_i_1_n_0
    SLICE_X7Y4           FDRE                                         r  vga0/char_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.517     7.781    vga0/clk_vga
    SLICE_X7Y4           FDRE                                         r  vga0/char_reg[7]/C
                         clock pessimism              0.564     8.345    
                         clock uncertainty           -0.116     8.229    
    SLICE_X7Y4           FDRE (Setup_fdre_C_CE)      -0.205     8.024    vga0/char_reg[7]
  -------------------------------------------------------------------
                         required time                          8.024    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                  3.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.509%)  route 0.306ns (68.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X15Y3          FDRE                                         r  vga0/fbOutAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga0/fbOutAddr_reg[4]/Q
                         net (fo=3, routed)           0.306    -0.168    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.536    
                         clock uncertainty            0.116    -0.420    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.237    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.054%)  route 0.286ns (66.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X9Y4           FDRE                                         r  vga0/fbOutAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga0/fbOutAddr_reg[1]/Q
                         net (fo=3, routed)           0.286    -0.189    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[1]
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.116    -0.441    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.258    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.865%)  route 0.301ns (68.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X9Y4           FDRE                                         r  vga0/fbOutAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga0/fbOutAddr_reg[0]/Q
                         net (fo=3, routed)           0.301    -0.173    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[0]
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.556    
                         clock uncertainty            0.116    -0.440    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.257    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.271%)  route 0.310ns (68.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X9Y4           FDRE                                         r  vga0/fbOutAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga0/fbOutAddr_reg[0]/Q
                         net (fo=3, routed)           0.310    -0.164    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[0]
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.116    -0.441    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.258    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.261%)  route 0.315ns (65.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[10]/Q
                         net (fo=3, routed)           0.315    -0.137    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[10]
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
                         clock uncertainty            0.116    -0.421    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.238    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.897%)  route 0.320ns (66.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[2]/Q
                         net (fo=3, routed)           0.320    -0.132    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.536    
                         clock uncertainty            0.116    -0.420    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.237    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.918%)  route 0.320ns (66.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[2]/Q
                         net (fo=3, routed)           0.320    -0.132    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[2]
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
                         clock uncertainty            0.116    -0.421    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.238    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.164ns (33.519%)  route 0.325ns (66.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X12Y3          FDRE                                         r  vga0/fbOutAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[5]/Q
                         net (fo=3, routed)           0.325    -0.126    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[5]
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
                         clock uncertainty            0.116    -0.421    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.238    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X10Y6          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.123    -0.328    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X10Y6          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.836    -0.854    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X10Y6          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.238    -0.615    
                         clock uncertainty            0.116    -0.499    
    SLICE_X10Y6          FDRE (Hold_fdre_C_D)         0.059    -0.440    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.148ns (33.748%)  route 0.291ns (66.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.148    -0.467 r  vga0/fbOutAddr_reg[9]/Q
                         net (fo=3, routed)           0.291    -0.177    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[9]
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
                         clock uncertainty            0.116    -0.421    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.129    -0.292    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.115    





---------------------------------------------------------------------------------------------------
From Clock:  clk_2cpu_ClockDivider
  To Clock:  clk_2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       54.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             54.143ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.580ns (44.904%)  route 0.712ns (55.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 54.008 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.567    -0.945    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.712     0.223    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.124     0.347 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.347    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.448    54.008    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.603    54.611    
                         clock uncertainty           -0.152    54.459    
    SLICE_X9Y10          FDRE (Setup_fdre_C_D)        0.031    54.490    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         54.490    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                 54.143    

Slack (MET) :             54.230ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.712ns (57.010%)  route 0.537ns (42.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 54.008 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.567    -0.945    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.537     0.011    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.293     0.304 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.304    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.448    54.008    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.603    54.611    
                         clock uncertainty           -0.152    54.459    
    SLICE_X9Y10          FDRE (Setup_fdre_C_D)        0.075    54.534    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         54.534    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                 54.230    

Slack (MET) :             54.303ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.580ns (51.343%)  route 0.550ns (48.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 54.008 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.567    -0.945    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.550     0.061    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.124     0.185 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.185    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.448    54.008    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.603    54.611    
                         clock uncertainty           -0.152    54.459    
    SLICE_X9Y10          FDRE (Setup_fdre_C_D)        0.029    54.488    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         54.488    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                 54.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.657%)  route 0.213ns (53.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.213    -0.264    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.045    -0.219 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.152    -0.465    
    SLICE_X9Y10          FDRE (Hold_fdre_C_D)         0.091    -0.374    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.230ns (50.120%)  route 0.229ns (49.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.229    -0.260    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.102    -0.158 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.152    -0.465    
    SLICE_X9Y10          FDRE (Hold_fdre_C_D)         0.107    -0.358    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.290%)  route 0.276ns (59.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.276    -0.201    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.045    -0.156 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.152    -0.465    
    SLICE_X9Y10          FDRE (Hold_fdre_C_D)         0.092    -0.373    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.218    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk_2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       49.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.286ns  (required time - arrival time)
  Source:                 rom_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 0.642ns (11.979%)  route 4.718ns (88.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 54.036 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.570    -0.942    clk_cpu
    SLICE_X10Y47         FDRE                                         r  rom_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.424 f  rom_addr_reg[13]/Q
                         net (fo=10, routed)          4.376     3.953    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[13]
    SLICE_X48Y82         LUT3 (Prop_lut3_I2_O)        0.124     4.077 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           0.341     4.418    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3_n_0
    RAMB36_X1Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.476    54.036    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.435    
                         clock uncertainty           -0.288    54.147    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    53.704    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.704    
                         arrival time                          -4.418    
  -------------------------------------------------------------------
                         slack                                 49.286    

Slack (MET) :             49.314ns  (required time - arrival time)
  Source:                 rom_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 0.642ns (12.023%)  route 4.698ns (87.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 54.044 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.570    -0.942    clk_cpu
    SLICE_X10Y47         FDRE                                         r  rom_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.424 f  rom_addr_reg[13]/Q
                         net (fo=10, routed)          4.072     3.649    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[13]
    SLICE_X49Y94         LUT3 (Prop_lut3_I2_O)        0.124     3.773 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=1, routed)           0.625     4.398    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4_n_0
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.484    54.044    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.443    
                         clock uncertainty           -0.288    54.155    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    53.712    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.712    
                         arrival time                          -4.398    
  -------------------------------------------------------------------
                         slack                                 49.314    

Slack (MET) :             49.363ns  (required time - arrival time)
  Source:                 rom_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        5.287ns  (logic 0.580ns (10.971%)  route 4.707ns (89.029%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 54.040 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.570    -0.942    clk_cpu
    SLICE_X11Y47         FDRE                                         r  rom_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[12]/Q
                         net (fo=9, routed)           4.068     3.583    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X48Y89         LUT4 (Prop_lut4_I3_O)        0.124     3.707 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.638     4.345    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ram_ena
    RAMB18_X1Y34         RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.480    54.040    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    54.439    
                         clock uncertainty           -0.288    54.151    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    53.708    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         53.708    
                         arrival time                          -4.345    
  -------------------------------------------------------------------
                         slack                                 49.363    

Slack (MET) :             49.444ns  (required time - arrival time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 0.456ns (8.962%)  route 4.632ns (91.038%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 54.044 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.568    -0.944    clk_cpu
    SLICE_X11Y42         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  rom_addr_reg[6]/Q
                         net (fo=8, routed)           4.632     4.144    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.484    54.044    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.443    
                         clock uncertainty           -0.288    54.155    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    53.589    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.589    
                         arrival time                          -4.144    
  -------------------------------------------------------------------
                         slack                                 49.444    

Slack (MET) :             49.781ns  (required time - arrival time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 0.456ns (9.600%)  route 4.294ns (90.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 54.043 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.568    -0.944    clk_cpu
    SLICE_X11Y42         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  rom_addr_reg[6]/Q
                         net (fo=8, routed)           4.294     3.806    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y18         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.483    54.043    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.442    
                         clock uncertainty           -0.288    54.154    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    53.588    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.588    
                         arrival time                          -3.806    
  -------------------------------------------------------------------
                         slack                                 49.781    

Slack (MET) :             49.808ns  (required time - arrival time)
  Source:                 rom_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 0.580ns (11.973%)  route 4.264ns (88.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 54.043 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.570    -0.942    clk_cpu
    SLICE_X11Y47         FDRE                                         r  rom_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  rom_addr_reg[12]/Q
                         net (fo=9, routed)           3.706     3.221    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[12]
    SLICE_X48Y92         LUT3 (Prop_lut3_I2_O)        0.124     3.345 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=1, routed)           0.558     3.903    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5_n_0
    RAMB36_X1Y18         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.483    54.043    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.442    
                         clock uncertainty           -0.288    54.154    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    53.711    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.711    
                         arrival time                          -3.903    
  -------------------------------------------------------------------
                         slack                                 49.808    

Slack (MET) :             50.148ns  (required time - arrival time)
  Source:                 rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 0.456ns (10.402%)  route 3.928ns (89.598%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 54.044 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.568    -0.944    clk_cpu
    SLICE_X11Y41         FDRE                                         r  rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  rom_addr_reg[4]/Q
                         net (fo=8, routed)           3.928     3.440    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.484    54.044    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.443    
                         clock uncertainty           -0.288    54.155    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    53.589    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.589    
                         arrival time                          -3.440    
  -------------------------------------------------------------------
                         slack                                 50.148    

Slack (MET) :             50.209ns  (required time - arrival time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 0.456ns (10.547%)  route 3.867ns (89.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 54.044 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.568    -0.944    clk_cpu
    SLICE_X11Y42         FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  rom_addr_reg[8]/Q
                         net (fo=8, routed)           3.867     3.380    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.484    54.044    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.443    
                         clock uncertainty           -0.288    54.155    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    53.589    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.589    
                         arrival time                          -3.380    
  -------------------------------------------------------------------
                         slack                                 50.209    

Slack (MET) :             50.237ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.456ns (11.035%)  route 3.676ns (88.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 54.053 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.569    -0.943    clk_cpu
    SLICE_X11Y46         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           3.676     3.190    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[4]
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.493    54.053    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    54.451    
                         clock uncertainty           -0.288    54.163    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737    53.426    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         53.426    
                         arrival time                          -3.190    
  -------------------------------------------------------------------
                         slack                                 50.237    

Slack (MET) :             50.242ns  (required time - arrival time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.456ns (10.628%)  route 3.834ns (89.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 54.044 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.568    -0.944    clk_cpu
    SLICE_X11Y41         FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  rom_addr_reg[3]/Q
                         net (fo=8, routed)           3.834     3.347    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.484    54.044    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.443    
                         clock uncertainty           -0.288    54.155    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    53.589    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.589    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                 50.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 rom_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.164ns (18.377%)  route 0.728ns (81.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.566    -0.615    clk_cpu
    SLICE_X12Y44         FDRE                                         r  rom_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  rom_addr_reg[9]/Q
                         net (fo=9, routed)           0.728     0.277    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.869    -0.820    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.288     0.022    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.205    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.128ns (15.062%)  route 0.722ns (84.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.567    -0.614    clk_cpu
    SLICE_X11Y48         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.486 r  rom_addr_reg[0]/Q
                         net (fo=8, routed)           0.722     0.235    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.869    -0.820    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.288     0.022    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.129     0.151    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.141ns (15.148%)  route 0.790ns (84.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.565    -0.616    clk_cpu
    SLICE_X11Y41         FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom_addr_reg[1]/Q
                         net (fo=8, routed)           0.790     0.314    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.869    -0.820    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.288     0.022    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.205    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.141ns (14.460%)  route 0.834ns (85.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.565    -0.616    clk_cpu
    SLICE_X11Y42         FDRE                                         r  rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom_addr_reg[7]/Q
                         net (fo=8, routed)           0.834     0.359    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.869    -0.820    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.288     0.022    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.205    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 rom_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.164ns (16.426%)  route 0.834ns (83.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.566    -0.615    clk_cpu
    SLICE_X12Y44         FDRE                                         r  rom_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  rom_addr_reg[9]/Q
                         net (fo=9, routed)           0.834     0.383    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y17         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.874    -0.815    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.260    
                         clock uncertainty            0.288     0.027    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.210    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.210    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.141ns (14.160%)  route 0.855ns (85.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.565    -0.616    clk_cpu
    SLICE_X11Y41         FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom_addr_reg[3]/Q
                         net (fo=8, routed)           0.855     0.379    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.869    -0.820    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.288     0.022    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.205    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.209ns (23.800%)  route 0.669ns (76.200%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.562    -0.619    clk_cpu
    SLICE_X12Y35         FDRE                                         r  fb_a_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  fb_a_addr_reg[12]/Q
                         net (fo=4, routed)           0.669     0.214    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X9Y10          LUT3 (Prop_lut3_I0_O)        0.045     0.259 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.259    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.288    -0.013    
    SLICE_X9Y10          FDRE (Hold_fdre_C_D)         0.091     0.078    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.141ns (14.005%)  route 0.866ns (85.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.565    -0.616    clk_cpu
    SLICE_X11Y41         FDRE                                         r  rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom_addr_reg[4]/Q
                         net (fo=8, routed)           0.866     0.390    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.869    -0.820    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.288     0.022    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.205    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.128ns (13.391%)  route 0.828ns (86.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.567    -0.614    clk_cpu
    SLICE_X11Y48         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.486 r  rom_addr_reg[0]/Q
                         net (fo=8, routed)           0.828     0.341    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y17         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.874    -0.815    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.260    
                         clock uncertainty            0.288     0.027    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.129     0.156    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.141ns (13.599%)  route 0.896ns (86.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.565    -0.616    clk_cpu
    SLICE_X11Y41         FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom_addr_reg[1]/Q
                         net (fo=8, routed)           0.896     0.420    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y17         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.874    -0.815    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.260    
                         clock uncertainty            0.288     0.027    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.210    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.210    
                         arrival time                           0.420    
  -------------------------------------------------------------------
                         slack                                  0.210    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk_2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       49.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.296ns  (required time - arrival time)
  Source:                 rom_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 0.642ns (11.979%)  route 4.718ns (88.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 54.036 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.570    -0.942    clk_cpu
    SLICE_X10Y47         FDRE                                         r  rom_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.424 f  rom_addr_reg[13]/Q
                         net (fo=10, routed)          4.376     3.953    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[13]
    SLICE_X48Y82         LUT3 (Prop_lut3_I2_O)        0.124     4.077 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           0.341     4.418    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3_n_0
    RAMB36_X1Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.476    54.036    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.435    
                         clock uncertainty           -0.278    54.157    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    53.714    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.714    
                         arrival time                          -4.418    
  -------------------------------------------------------------------
                         slack                                 49.296    

Slack (MET) :             49.324ns  (required time - arrival time)
  Source:                 rom_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 0.642ns (12.023%)  route 4.698ns (87.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 54.044 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.570    -0.942    clk_cpu
    SLICE_X10Y47         FDRE                                         r  rom_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.424 f  rom_addr_reg[13]/Q
                         net (fo=10, routed)          4.072     3.649    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[13]
    SLICE_X49Y94         LUT3 (Prop_lut3_I2_O)        0.124     3.773 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=1, routed)           0.625     4.398    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4_n_0
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.484    54.044    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.443    
                         clock uncertainty           -0.278    54.165    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    53.722    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.722    
                         arrival time                          -4.398    
  -------------------------------------------------------------------
                         slack                                 49.324    

Slack (MET) :             49.373ns  (required time - arrival time)
  Source:                 rom_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.287ns  (logic 0.580ns (10.971%)  route 4.707ns (89.029%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 54.040 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.570    -0.942    clk_cpu
    SLICE_X11Y47         FDRE                                         r  rom_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[12]/Q
                         net (fo=9, routed)           4.068     3.583    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X48Y89         LUT4 (Prop_lut4_I3_O)        0.124     3.707 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.638     4.345    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ram_ena
    RAMB18_X1Y34         RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.480    54.040    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    54.439    
                         clock uncertainty           -0.278    54.161    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    53.718    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         53.718    
                         arrival time                          -4.345    
  -------------------------------------------------------------------
                         slack                                 49.373    

Slack (MET) :             49.454ns  (required time - arrival time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 0.456ns (8.962%)  route 4.632ns (91.038%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 54.044 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.568    -0.944    clk_cpu
    SLICE_X11Y42         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  rom_addr_reg[6]/Q
                         net (fo=8, routed)           4.632     4.144    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.484    54.044    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.443    
                         clock uncertainty           -0.278    54.165    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    53.599    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.599    
                         arrival time                          -4.144    
  -------------------------------------------------------------------
                         slack                                 49.454    

Slack (MET) :             49.791ns  (required time - arrival time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 0.456ns (9.600%)  route 4.294ns (90.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 54.043 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.568    -0.944    clk_cpu
    SLICE_X11Y42         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  rom_addr_reg[6]/Q
                         net (fo=8, routed)           4.294     3.806    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y18         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.483    54.043    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.442    
                         clock uncertainty           -0.278    54.164    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    53.598    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.598    
                         arrival time                          -3.806    
  -------------------------------------------------------------------
                         slack                                 49.791    

Slack (MET) :             49.818ns  (required time - arrival time)
  Source:                 rom_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 0.580ns (11.973%)  route 4.264ns (88.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 54.043 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.570    -0.942    clk_cpu
    SLICE_X11Y47         FDRE                                         r  rom_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.486 f  rom_addr_reg[12]/Q
                         net (fo=9, routed)           3.706     3.221    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[12]
    SLICE_X48Y92         LUT3 (Prop_lut3_I2_O)        0.124     3.345 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=1, routed)           0.558     3.903    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5_n_0
    RAMB36_X1Y18         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.483    54.043    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.442    
                         clock uncertainty           -0.278    54.164    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    53.721    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.721    
                         arrival time                          -3.903    
  -------------------------------------------------------------------
                         slack                                 49.818    

Slack (MET) :             50.158ns  (required time - arrival time)
  Source:                 rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 0.456ns (10.402%)  route 3.928ns (89.598%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 54.044 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.568    -0.944    clk_cpu
    SLICE_X11Y41         FDRE                                         r  rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  rom_addr_reg[4]/Q
                         net (fo=8, routed)           3.928     3.440    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.484    54.044    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.443    
                         clock uncertainty           -0.278    54.165    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    53.599    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.599    
                         arrival time                          -3.440    
  -------------------------------------------------------------------
                         slack                                 50.158    

Slack (MET) :             50.219ns  (required time - arrival time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 0.456ns (10.547%)  route 3.867ns (89.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 54.044 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.568    -0.944    clk_cpu
    SLICE_X11Y42         FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  rom_addr_reg[8]/Q
                         net (fo=8, routed)           3.867     3.380    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.484    54.044    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.443    
                         clock uncertainty           -0.278    54.165    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    53.599    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.599    
                         arrival time                          -3.380    
  -------------------------------------------------------------------
                         slack                                 50.219    

Slack (MET) :             50.247ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.456ns (11.035%)  route 3.676ns (88.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 54.053 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.569    -0.943    clk_cpu
    SLICE_X11Y46         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           3.676     3.190    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[4]
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.493    54.053    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    54.451    
                         clock uncertainty           -0.278    54.173    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737    53.436    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         53.436    
                         arrival time                          -3.190    
  -------------------------------------------------------------------
                         slack                                 50.247    

Slack (MET) :             50.252ns  (required time - arrival time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.456ns (10.628%)  route 3.834ns (89.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 54.044 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.568    -0.944    clk_cpu
    SLICE_X11Y41         FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  rom_addr_reg[3]/Q
                         net (fo=8, routed)           3.834     3.347    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.484    54.044    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.443    
                         clock uncertainty           -0.278    54.165    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    53.599    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.599    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                 50.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 rom_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.164ns (18.377%)  route 0.728ns (81.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.566    -0.615    clk_cpu
    SLICE_X12Y44         FDRE                                         r  rom_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  rom_addr_reg[9]/Q
                         net (fo=9, routed)           0.728     0.277    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.869    -0.820    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.278     0.013    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.196    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.128ns (15.062%)  route 0.722ns (84.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.567    -0.614    clk_cpu
    SLICE_X11Y48         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.486 r  rom_addr_reg[0]/Q
                         net (fo=8, routed)           0.722     0.235    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.869    -0.820    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.278     0.013    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.129     0.142    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.141ns (15.148%)  route 0.790ns (84.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.565    -0.616    clk_cpu
    SLICE_X11Y41         FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom_addr_reg[1]/Q
                         net (fo=8, routed)           0.790     0.314    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.869    -0.820    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.278     0.013    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.196    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.141ns (14.460%)  route 0.834ns (85.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.565    -0.616    clk_cpu
    SLICE_X11Y42         FDRE                                         r  rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom_addr_reg[7]/Q
                         net (fo=8, routed)           0.834     0.359    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.869    -0.820    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.278     0.013    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.196    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 rom_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.164ns (16.426%)  route 0.834ns (83.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.566    -0.615    clk_cpu
    SLICE_X12Y44         FDRE                                         r  rom_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  rom_addr_reg[9]/Q
                         net (fo=9, routed)           0.834     0.383    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y17         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.874    -0.815    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.260    
                         clock uncertainty            0.278     0.018    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.201    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.201    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.141ns (14.160%)  route 0.855ns (85.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.565    -0.616    clk_cpu
    SLICE_X11Y41         FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom_addr_reg[3]/Q
                         net (fo=8, routed)           0.855     0.379    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.869    -0.820    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.278     0.013    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.196    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.209ns (23.800%)  route 0.669ns (76.200%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.562    -0.619    clk_cpu
    SLICE_X12Y35         FDRE                                         r  fb_a_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  fb_a_addr_reg[12]/Q
                         net (fo=4, routed)           0.669     0.214    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X9Y10          LUT3 (Prop_lut3_I0_O)        0.045     0.259 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.259    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.834    -0.856    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.278    -0.023    
    SLICE_X9Y10          FDRE (Hold_fdre_C_D)         0.091     0.068    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.141ns (14.005%)  route 0.866ns (85.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.565    -0.616    clk_cpu
    SLICE_X11Y41         FDRE                                         r  rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom_addr_reg[4]/Q
                         net (fo=8, routed)           0.866     0.390    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.869    -0.820    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.278     0.013    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.196    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.128ns (13.391%)  route 0.828ns (86.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.567    -0.614    clk_cpu
    SLICE_X11Y48         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.486 r  rom_addr_reg[0]/Q
                         net (fo=8, routed)           0.828     0.341    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y17         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.874    -0.815    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.260    
                         clock uncertainty            0.278     0.018    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.129     0.147    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.147    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.141ns (13.599%)  route 0.896ns (86.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.565    -0.616    clk_cpu
    SLICE_X11Y41         FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom_addr_reg[1]/Q
                         net (fo=8, routed)           0.896     0.420    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y17         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.874    -0.815    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.260    
                         clock uncertainty            0.278     0.018    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.201    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.201    
                         arrival time                           0.420    
  -------------------------------------------------------------------
                         slack                                  0.220    





---------------------------------------------------------------------------------------------------
From Clock:  clk_2cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       45.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.132ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        9.941ns  (logic 2.950ns (29.676%)  route 6.991ns (70.324%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 109.562 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 54.640 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.596    54.640    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    57.094 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.226    58.320    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[7]
    SLICE_X9Y93          LUT6 (Prop_lut6_I0_O)        0.124    58.444 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           1.654    60.098    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.124    60.222 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           3.156    63.378    rom_dat[7]
    SLICE_X12Y37         LUT5 (Prop_lut5_I1_O)        0.124    63.502 r  fb_a_dat_in[7]_i_5/O
                         net (fo=1, routed)           0.955    64.457    fb_a_dat_in[7]_i_5_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.124    64.581 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    64.581    fb_a_dat_in[7]_i_2_n_0
    SLICE_X11Y36         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.446   109.562    clk_cpu
    SLICE_X11Y36         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398   109.960    
                         clock uncertainty           -0.278   109.682    
    SLICE_X11Y36         FDRE (Setup_fdre_C_D)        0.031   109.713    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                        109.713    
                         arrival time                         -64.581    
  -------------------------------------------------------------------
                         slack                                 45.132    

Slack (MET) :             45.895ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        9.185ns  (logic 2.950ns (32.116%)  route 6.235ns (67.884%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 109.566 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 54.635 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.591    54.635    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    57.089 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.097    58.186    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[3]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    58.310 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.683    59.993    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.124    60.117 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           2.767    62.884    rom_dat[3]
    SLICE_X12Y48         LUT6 (Prop_lut6_I1_O)        0.124    63.008 r  fb_a_dat_in[3]_i_4/O
                         net (fo=1, routed)           0.688    63.696    fb_a_dat_in[3]_i_4_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.124    63.820 r  fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    63.820    fb_a_dat_in[3]_i_1_n_0
    SLICE_X13Y44         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.450   109.566    clk_cpu
    SLICE_X13Y44         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398   109.964    
                         clock uncertainty           -0.278   109.686    
    SLICE_X13Y44         FDRE (Setup_fdre_C_D)        0.029   109.715    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                        109.715    
                         arrival time                         -63.820    
  -------------------------------------------------------------------
                         slack                                 45.895    

Slack (MET) :             46.375ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        8.741ns  (logic 3.038ns (34.754%)  route 5.703ns (65.246%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 109.567 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 54.635 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.591    54.635    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    57.089 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.213    58.302    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[2]
    SLICE_X8Y88          LUT6 (Prop_lut6_I5_O)        0.124    58.426 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3/O
                         net (fo=1, routed)           1.680    60.106    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I4_O)        0.124    60.230 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           2.811    63.041    rom_dat[2]
    SLICE_X9Y47          LUT6 (Prop_lut6_I4_O)        0.124    63.165 r  fb_a_dat_in[2]_i_2/O
                         net (fo=1, routed)           0.000    63.165    fb_a_dat_in[2]_i_2_n_0
    SLICE_X9Y47          MUXF7 (Prop_muxf7_I0_O)      0.212    63.377 r  fb_a_dat_in_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    63.377    fb_a_dat_in_reg[2]_i_1_n_0
    SLICE_X9Y47          FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.451   109.567    clk_cpu
    SLICE_X9Y47          FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398   109.965    
                         clock uncertainty           -0.278   109.687    
    SLICE_X9Y47          FDRE (Setup_fdre_C_D)        0.064   109.751    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                        109.751    
                         arrival time                         -63.377    
  -------------------------------------------------------------------
                         slack                                 46.375    

Slack (MET) :             46.610ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        8.510ns  (logic 2.950ns (34.666%)  route 5.560ns (65.334%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 109.567 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 54.644 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.600    54.644    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    57.098 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.217    58.315    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[6]
    SLICE_X9Y90          LUT6 (Prop_lut6_I3_O)        0.124    58.439 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.353    59.792    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3_n_0
    SLICE_X45Y90         LUT5 (Prop_lut5_I4_O)        0.124    59.916 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           2.676    62.592    rom_dat[6]
    SLICE_X10Y48         LUT5 (Prop_lut5_I4_O)        0.124    62.716 r  fb_a_dat_in[6]_i_4/O
                         net (fo=1, routed)           0.314    63.030    fb_a_dat_in[6]_i_4_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I5_O)        0.124    63.154 r  fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    63.154    fb_a_dat_in[6]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.451   109.567    clk_cpu
    SLICE_X8Y48          FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398   109.965    
                         clock uncertainty           -0.278   109.687    
    SLICE_X8Y48          FDRE (Setup_fdre_C_D)        0.077   109.764    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                        109.764    
                         arrival time                         -63.154    
  -------------------------------------------------------------------
                         slack                                 46.610    

Slack (MET) :             46.901ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        8.256ns  (logic 3.035ns (36.763%)  route 5.221ns (63.237%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 109.567 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 54.644 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.600    54.644    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    57.098 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.217    58.315    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[1]
    SLICE_X9Y92          LUT6 (Prop_lut6_I3_O)        0.124    58.439 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3/O
                         net (fo=1, routed)           1.290    59.729    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3_n_0
    SLICE_X45Y92         LUT5 (Prop_lut5_I4_O)        0.124    59.853 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           2.714    62.567    rom_dat[1]
    SLICE_X8Y47          LUT6 (Prop_lut6_I4_O)        0.124    62.691 r  fb_a_dat_in[1]_i_2/O
                         net (fo=1, routed)           0.000    62.691    fb_a_dat_in[1]_i_2_n_0
    SLICE_X8Y47          MUXF7 (Prop_muxf7_I0_O)      0.209    62.900 r  fb_a_dat_in_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    62.900    fb_a_dat_in_reg[1]_i_1_n_0
    SLICE_X8Y47          FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.451   109.567    clk_cpu
    SLICE_X8Y47          FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398   109.965    
                         clock uncertainty           -0.278   109.687    
    SLICE_X8Y47          FDRE (Setup_fdre_C_D)        0.113   109.800    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                        109.800    
                         arrival time                         -62.900    
  -------------------------------------------------------------------
                         slack                                 46.901    

Slack (MET) :             47.015ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        8.057ns  (logic 2.826ns (35.074%)  route 5.231ns (64.926%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 109.567 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 54.644 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.600    54.644    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    57.098 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.044    58.142    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[4]
    SLICE_X9Y89          LUT6 (Prop_lut6_I3_O)        0.124    58.266 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.375    59.641    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3_n_0
    SLICE_X45Y90         LUT5 (Prop_lut5_I4_O)        0.124    59.765 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           2.812    62.577    keyboard0/bbstub_douta[5][0]
    SLICE_X11Y46         LUT6 (Prop_lut6_I4_O)        0.124    62.701 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    62.701    keyboard0_n_57
    SLICE_X11Y46         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.451   109.567    clk_cpu
    SLICE_X11Y46         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398   109.965    
                         clock uncertainty           -0.278   109.687    
    SLICE_X11Y46         FDRE (Setup_fdre_C_D)        0.029   109.716    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                        109.716    
                         arrival time                         -62.701    
  -------------------------------------------------------------------
                         slack                                 47.015    

Slack (MET) :             47.144ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        7.986ns  (logic 3.054ns (38.243%)  route 4.932ns (61.757%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 109.568 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 54.636 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.592    54.636    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    57.090 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.274    58.365    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DOADO[5]
    SLICE_X45Y90         LUT3 (Prop_lut3_I2_O)        0.150    58.515 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.867    59.381    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8
    SLICE_X44Y90         LUT5 (Prop_lut5_I2_O)        0.326    59.707 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           2.790    62.498    keyboard0/bbstub_douta[5][1]
    SLICE_X10Y48         LUT6 (Prop_lut6_I4_O)        0.124    62.622 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    62.622    keyboard0_n_56
    SLICE_X10Y48         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.452   109.568    clk_cpu
    SLICE_X10Y48         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398   109.966    
                         clock uncertainty           -0.278   109.688    
    SLICE_X10Y48         FDRE (Setup_fdre_C_D)        0.077   109.765    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                        109.765    
                         arrival time                         -62.622    
  -------------------------------------------------------------------
                         slack                                 47.144    

Slack (MET) :             47.162ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        7.919ns  (logic 2.826ns (35.685%)  route 5.093ns (64.315%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 109.567 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 54.635 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.591    54.635    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    57.089 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.265    58.354    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X9Y89          LUT6 (Prop_lut6_I5_O)        0.124    58.478 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.026    59.504    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0
    SLICE_X45Y90         LUT5 (Prop_lut5_I4_O)        0.124    59.628 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           2.802    62.430    rom_dat[0]
    SLICE_X9Y48          LUT6 (Prop_lut6_I4_O)        0.124    62.554 r  fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    62.554    fb_a_dat_in[0]_i_1_n_0
    SLICE_X9Y48          FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.451   109.567    clk_cpu
    SLICE_X9Y48          FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398   109.965    
                         clock uncertainty           -0.278   109.687    
    SLICE_X9Y48          FDRE (Setup_fdre_C_D)        0.029   109.716    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                        109.716    
                         arrival time                         -62.554    
  -------------------------------------------------------------------
                         slack                                 47.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.231ns (23.951%)  route 0.733ns (76.049%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.109    -0.368    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.045    -0.323 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.625     0.302    douta[7]
    SLICE_X11Y36         LUT6 (Prop_lut6_I2_O)        0.045     0.347 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.347    fb_a_dat_in[7]_i_2_n_0
    SLICE_X11Y36         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.831    -0.859    clk_cpu
    SLICE_X11Y36         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.278    -0.026    
    SLICE_X11Y36         FDRE (Hold_fdre_C_D)         0.092     0.066    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.338ns (27.882%)  route 0.874ns (72.118%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.144    -0.333    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           0.507     0.219    douta[1]
    SLICE_X8Y47          LUT2 (Prop_lut2_I1_O)        0.045     0.264 f  fb_a_dat_in[1]_i_5/O
                         net (fo=1, routed)           0.224     0.488    fb_a_dat_in[1]_i_5_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I2_O)        0.045     0.533 r  fb_a_dat_in[1]_i_2/O
                         net (fo=1, routed)           0.000     0.533    fb_a_dat_in[1]_i_2_n_0
    SLICE_X8Y47          MUXF7 (Prop_muxf7_I0_O)      0.062     0.595 r  fb_a_dat_in_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.595    fb_a_dat_in_reg[1]_i_1_n_0
    SLICE_X8Y47          FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.837    -0.853    clk_cpu
    SLICE_X8Y47          FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.278    -0.020    
    SLICE_X8Y47          FDRE (Hold_fdre_C_D)         0.134     0.114    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.595    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.276ns (21.506%)  route 1.007ns (78.494%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.191    -0.286    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y9           LUT6 (Prop_lut6_I1_O)        0.045    -0.241 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.644     0.403    keyboard0/douta[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.045     0.448 r  keyboard0/fb_a_dat_in[5]_i_3/O
                         net (fo=1, routed)           0.172     0.621    keyboard0/fb_a_dat_in[5]_i_3_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I3_O)        0.045     0.666 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     0.666    keyboard0_n_56
    SLICE_X10Y48         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.837    -0.853    clk_cpu
    SLICE_X10Y48         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.278    -0.020    
    SLICE_X10Y48         FDRE (Hold_fdre_C_D)         0.120     0.100    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.276ns (20.860%)  route 1.047ns (79.140%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.111    -0.366    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.045    -0.321 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.797     0.477    keyboard0/douta[0]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.045     0.522 r  keyboard0/fb_a_dat_in[4]_i_3/O
                         net (fo=1, routed)           0.139     0.661    keyboard0/fb_a_dat_in[4]_i_3_n_0
    SLICE_X11Y46         LUT6 (Prop_lut6_I3_O)        0.045     0.706 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000     0.706    keyboard0_n_57
    SLICE_X11Y46         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.836    -0.854    clk_cpu
    SLICE_X11Y46         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.278    -0.021    
    SLICE_X11Y46         FDRE (Hold_fdre_C_D)         0.091     0.070    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.706    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.272ns (20.422%)  route 1.060ns (79.578%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.189    -0.301    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y9           LUT6 (Prop_lut6_I3_O)        0.099    -0.202 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.871     0.670    douta[3]
    SLICE_X13Y44         LUT6 (Prop_lut6_I1_O)        0.045     0.715 r  fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.715    fb_a_dat_in[3]_i_1_n_0
    SLICE_X13Y44         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.836    -0.854    clk_cpu
    SLICE_X13Y44         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.278    -0.021    
    SLICE_X13Y44         FDRE (Hold_fdre_C_D)         0.091     0.070    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.341ns (25.210%)  route 1.012ns (74.790%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.148    -0.329    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.045    -0.284 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=2, routed)           0.813     0.529    douta[2]
    SLICE_X9Y47          LUT5 (Prop_lut5_I2_O)        0.045     0.574 f  fb_a_dat_in[2]_i_6/O
                         net (fo=1, routed)           0.051     0.625    fb_a_dat_in[2]_i_6_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I1_O)        0.045     0.670 r  fb_a_dat_in[2]_i_3/O
                         net (fo=1, routed)           0.000     0.670    fb_a_dat_in[2]_i_3_n_0
    SLICE_X9Y47          MUXF7 (Prop_muxf7_I1_O)      0.065     0.735 r  fb_a_dat_in_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.735    fb_a_dat_in_reg[2]_i_1_n_0
    SLICE_X9Y47          FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.837    -0.853    clk_cpu
    SLICE_X9Y47          FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.278    -0.020    
    SLICE_X9Y47          FDRE (Hold_fdre_C_D)         0.105     0.085    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.276ns (20.449%)  route 1.074ns (79.551%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.224    -0.253    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y9           LUT6 (Prop_lut6_I2_O)        0.045    -0.208 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.669     0.461    douta[0]
    SLICE_X11Y46         LUT6 (Prop_lut6_I1_O)        0.045     0.506 f  fb_a_dat_in[0]_i_3/O
                         net (fo=2, routed)           0.181     0.687    fb_a_dat_in[0]_i_3_n_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.045     0.732 r  fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.732    fb_a_dat_in[0]_i_1_n_0
    SLICE_X9Y48          FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.837    -0.853    clk_cpu
    SLICE_X9Y48          FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.278    -0.020    
    SLICE_X9Y48          FDRE (Hold_fdre_C_D)         0.091     0.071    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 0.321ns (20.725%)  route 1.228ns (79.275%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.189    -0.288    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y9           LUT6 (Prop_lut6_I1_O)        0.045    -0.243 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.716     0.474    douta[6]
    SLICE_X11Y45         LUT6 (Prop_lut6_I3_O)        0.045     0.519 r  fb_a_dat_in[6]_i_13/O
                         net (fo=1, routed)           0.206     0.725    fb_a_dat_in[6]_i_13_n_0
    SLICE_X10Y48         LUT5 (Prop_lut5_I1_O)        0.045     0.770 r  fb_a_dat_in[6]_i_4/O
                         net (fo=1, routed)           0.117     0.886    fb_a_dat_in[6]_i_4_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I5_O)        0.045     0.931 r  fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     0.931    fb_a_dat_in[6]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.837    -0.853    clk_cpu
    SLICE_X8Y48          FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.278    -0.020    
    SLICE_X8Y48          FDRE (Hold_fdre_C_D)         0.120     0.100    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.831    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       64.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             64.376ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        46.195ns  (logic 17.354ns (37.567%)  route 28.841ns (62.433%))
  Logic Levels:           76  (CARRY4=51 LUT1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 r  input[15]_i_28/O
                         net (fo=16, routed)          0.608    41.324    aD2M4dsP[12]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124    41.448 r  input[15]_i_21/O
                         net (fo=1, routed)           0.000    41.448    input[15]_i_21_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.875 r  input_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.693    42.568    input_reg[15]_i_9_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.306    42.874 r  fb_a_addr0_i_16/O
                         net (fo=1, routed)           0.675    43.549    keyboard0/input_max_reg[13]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124    43.673 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=19, routed)          1.631    45.304    input[13]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.168   110.042    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362   109.680    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.680    
                         arrival time                         -45.304    
  -------------------------------------------------------------------
                         slack                                 64.376    

Slack (MET) :             64.376ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        46.195ns  (logic 17.354ns (37.567%)  route 28.841ns (62.433%))
  Logic Levels:           76  (CARRY4=51 LUT1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 r  input[15]_i_28/O
                         net (fo=16, routed)          0.608    41.324    aD2M4dsP[12]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124    41.448 r  input[15]_i_21/O
                         net (fo=1, routed)           0.000    41.448    input[15]_i_21_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.875 r  input_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.693    42.568    input_reg[15]_i_9_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.306    42.874 r  fb_a_addr0_i_16/O
                         net (fo=1, routed)           0.675    43.549    keyboard0/input_max_reg[13]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124    43.673 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=19, routed)          1.631    45.304    input[13]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.168   110.042    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.362   109.680    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.680    
                         arrival time                         -45.304    
  -------------------------------------------------------------------
                         slack                                 64.376    

Slack (MET) :             64.376ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        46.195ns  (logic 17.354ns (37.567%)  route 28.841ns (62.433%))
  Logic Levels:           76  (CARRY4=51 LUT1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 r  input[15]_i_28/O
                         net (fo=16, routed)          0.608    41.324    aD2M4dsP[12]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124    41.448 r  input[15]_i_21/O
                         net (fo=1, routed)           0.000    41.448    input[15]_i_21_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.875 r  input_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.693    42.568    input_reg[15]_i_9_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.306    42.874 r  fb_a_addr0_i_16/O
                         net (fo=1, routed)           0.675    43.549    keyboard0/input_max_reg[13]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124    43.673 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=19, routed)          1.631    45.304    input[13]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.168   110.042    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.362   109.680    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.680    
                         arrival time                         -45.304    
  -------------------------------------------------------------------
                         slack                                 64.376    

Slack (MET) :             64.376ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        46.195ns  (logic 17.354ns (37.567%)  route 28.841ns (62.433%))
  Logic Levels:           76  (CARRY4=51 LUT1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 r  input[15]_i_28/O
                         net (fo=16, routed)          0.608    41.324    aD2M4dsP[12]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124    41.448 r  input[15]_i_21/O
                         net (fo=1, routed)           0.000    41.448    input[15]_i_21_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.875 r  input_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.693    42.568    input_reg[15]_i_9_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.306    42.874 r  fb_a_addr0_i_16/O
                         net (fo=1, routed)           0.675    43.549    keyboard0/input_max_reg[13]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124    43.673 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=19, routed)          1.631    45.304    input[13]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.168   110.042    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.362   109.680    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.680    
                         arrival time                         -45.304    
  -------------------------------------------------------------------
                         slack                                 64.376    

Slack (MET) :             64.543ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        46.028ns  (logic 17.354ns (37.703%)  route 28.674ns (62.297%))
  Logic Levels:           76  (CARRY4=51 LUT1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 r  input[15]_i_28/O
                         net (fo=16, routed)          0.608    41.324    aD2M4dsP[12]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124    41.448 r  input[15]_i_21/O
                         net (fo=1, routed)           0.000    41.448    input[15]_i_21_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.875 r  input_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.693    42.568    input_reg[15]_i_9_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.306    42.874 r  fb_a_addr0_i_16/O
                         net (fo=1, routed)           0.675    43.549    keyboard0/input_max_reg[13]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124    43.673 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=19, routed)          1.464    45.137    input[13]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.168   110.042    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -0.362   109.680    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.680    
                         arrival time                         -45.137    
  -------------------------------------------------------------------
                         slack                                 64.543    

Slack (MET) :             64.543ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        46.028ns  (logic 17.354ns (37.703%)  route 28.674ns (62.297%))
  Logic Levels:           76  (CARRY4=51 LUT1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 r  input[15]_i_28/O
                         net (fo=16, routed)          0.608    41.324    aD2M4dsP[12]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124    41.448 r  input[15]_i_21/O
                         net (fo=1, routed)           0.000    41.448    input[15]_i_21_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.875 r  input_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.693    42.568    input_reg[15]_i_9_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.306    42.874 r  fb_a_addr0_i_16/O
                         net (fo=1, routed)           0.675    43.549    keyboard0/input_max_reg[13]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124    43.673 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=19, routed)          1.464    45.137    input[13]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.168   110.042    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.362   109.680    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.680    
                         arrival time                         -45.137    
  -------------------------------------------------------------------
                         slack                                 64.543    

Slack (MET) :             64.543ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        46.028ns  (logic 17.354ns (37.703%)  route 28.674ns (62.297%))
  Logic Levels:           76  (CARRY4=51 LUT1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 r  input[15]_i_28/O
                         net (fo=16, routed)          0.608    41.324    aD2M4dsP[12]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124    41.448 r  input[15]_i_21/O
                         net (fo=1, routed)           0.000    41.448    input[15]_i_21_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.875 r  input_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.693    42.568    input_reg[15]_i_9_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.306    42.874 r  fb_a_addr0_i_16/O
                         net (fo=1, routed)           0.675    43.549    keyboard0/input_max_reg[13]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124    43.673 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=19, routed)          1.464    45.137    input[13]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.168   110.042    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.362   109.680    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.680    
                         arrival time                         -45.137    
  -------------------------------------------------------------------
                         slack                                 64.543    

Slack (MET) :             64.615ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        45.956ns  (logic 17.036ns (37.070%)  route 28.920ns (62.930%))
  Logic Levels:           75  (CARRY4=50 LUT1=2 LUT3=4 LUT4=1 LUT5=13 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 f  input[15]_i_28/O
                         net (fo=16, routed)          1.896    42.612    aD2M4dsP[12]
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.124    42.736 f  input[3]_i_5/O
                         net (fo=1, routed)           0.000    42.736    keyboard0/input_max_reg[3]_2
    SLICE_X8Y16          MUXF7 (Prop_muxf7_I0_O)      0.241    42.977 f  keyboard0/input_reg[3]_i_2/O
                         net (fo=2, routed)           0.825    43.802    keyboard0/input_reg[3]_i_2_n_0
    SLICE_X8Y18          LUT6 (Prop_lut6_I1_O)        0.298    44.100 r  keyboard0/fb_a_addr0_i_11/O
                         net (fo=2, routed)           0.965    45.065    input[3]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.168   110.042    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.362   109.680    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.680    
                         arrival time                         -45.065    
  -------------------------------------------------------------------
                         slack                                 64.615    

Slack (MET) :             64.711ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        45.860ns  (logic 17.354ns (37.841%)  route 28.506ns (62.159%))
  Logic Levels:           76  (CARRY4=51 LUT1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 r  input[15]_i_28/O
                         net (fo=16, routed)          0.608    41.324    aD2M4dsP[12]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124    41.448 r  input[15]_i_21/O
                         net (fo=1, routed)           0.000    41.448    input[15]_i_21_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.875 r  input_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.693    42.568    input_reg[15]_i_9_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.306    42.874 r  fb_a_addr0_i_16/O
                         net (fo=1, routed)           0.675    43.549    keyboard0/input_max_reg[13]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124    43.673 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=19, routed)          1.296    44.969    input[13]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.168   110.042    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.362   109.680    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.680    
                         arrival time                         -44.969    
  -------------------------------------------------------------------
                         slack                                 64.711    

Slack (MET) :             64.711ns  (required time - arrival time)
  Source:                 input_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        45.860ns  (logic 17.354ns (37.841%)  route 28.506ns (62.159%))
  Logic Levels:           76  (CARRY4=51 LUT1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=13 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.621    -0.891    clk_cpu
    SLICE_X4Y28          FDRE                                         r  input_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  input_reg[9]__0/Q
                         net (fo=100, routed)         1.673     1.239    input_reg[9]__0_n_0
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.363 r  input[15]_i_48/O
                         net (fo=1, routed)           0.000     1.363    input[15]_i_48_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.895 r  input_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.895    input_reg[15]_i_22_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.229 f  input_reg[15]_i_10/O[1]
                         net (fo=22, routed)          0.851     3.080    p_0_in__1[14]
    SLICE_X7Y19          LUT1 (Prop_lut1_I0_O)        0.303     3.383 r  input[6]_i_51/O
                         net (fo=1, routed)           0.000     3.383    input[6]_i_51_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.784 r  input_reg[6]_i_45/CO[3]
                         net (fo=26, routed)          1.061     4.845    index_delta5
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124     4.969 r  fb_a_addr0_i_359/O
                         net (fo=1, routed)           0.000     4.969    fb_a_addr0_i_359_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  fb_a_addr0_i_323/CO[3]
                         net (fo=1, routed)           0.000     5.501    fb_a_addr0_i_323_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  fb_a_addr0_i_318/CO[3]
                         net (fo=1, routed)           0.000     5.615    fb_a_addr0_i_318_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  fb_a_addr0_i_313/CO[3]
                         net (fo=1, routed)           0.009     5.738    fb_a_addr0_i_313_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.966 r  fb_a_addr0_i_312/CO[2]
                         net (fo=17, routed)          0.687     6.653    fb_a_addr0_i_312_n_1
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.313     6.966 r  fb_a_addr0_i_331/O
                         net (fo=1, routed)           0.000     6.966    fb_a_addr0_i_331_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.516 r  fb_a_addr0_i_299/CO[3]
                         net (fo=1, routed)           0.000     7.516    fb_a_addr0_i_299_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  fb_a_addr0_i_294/CO[3]
                         net (fo=1, routed)           0.000     7.630    fb_a_addr0_i_294_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  fb_a_addr0_i_289/CO[3]
                         net (fo=1, routed)           0.009     7.753    fb_a_addr0_i_289_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  fb_a_addr0_i_288/CO[3]
                         net (fo=17, routed)          1.149     9.016    fb_a_addr0_i_288_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  fb_a_addr0_i_307/O
                         net (fo=1, routed)           0.000     9.140    fb_a_addr0_i_307_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.690 r  fb_a_addr0_i_278/CO[3]
                         net (fo=1, routed)           0.000     9.690    fb_a_addr0_i_278_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  fb_a_addr0_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.804    fb_a_addr0_i_273_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  fb_a_addr0_i_268/CO[3]
                         net (fo=1, routed)           0.009     9.927    fb_a_addr0_i_268_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  fb_a_addr0_i_267/CO[3]
                         net (fo=17, routed)          1.151    11.192    fb_a_addr0_i_267_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.316 r  fb_a_addr0_i_286/O
                         net (fo=1, routed)           0.000    11.316    fb_a_addr0_i_286_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  fb_a_addr0_i_258/CO[3]
                         net (fo=1, routed)           0.000    11.849    fb_a_addr0_i_258_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  fb_a_addr0_i_253/CO[3]
                         net (fo=1, routed)           0.000    11.966    fb_a_addr0_i_253_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.083 r  fb_a_addr0_i_248/CO[3]
                         net (fo=1, routed)           0.009    12.092    fb_a_addr0_i_248_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  fb_a_addr0_i_247/CO[3]
                         net (fo=17, routed)          1.756    13.965    fb_a_addr0_i_247_n_0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124    14.089 r  fb_a_addr0_i_265/O
                         net (fo=1, routed)           0.000    14.089    fb_a_addr0_i_265_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.487 r  fb_a_addr0_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.487    fb_a_addr0_i_238_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.601 r  fb_a_addr0_i_233/CO[3]
                         net (fo=1, routed)           0.000    14.601    fb_a_addr0_i_233_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.715 r  fb_a_addr0_i_228/CO[3]
                         net (fo=1, routed)           0.009    14.724    fb_a_addr0_i_228_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  fb_a_addr0_i_227/CO[3]
                         net (fo=17, routed)          1.772    16.610    fb_a_addr0_i_227_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.124    16.734 r  fb_a_addr0_i_231/O
                         net (fo=1, routed)           0.000    16.734    fb_a_addr0_i_231_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.267 r  fb_a_addr0_i_203/CO[3]
                         net (fo=17, routed)          1.513    18.779    fb_a_addr0_i_203_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    18.903 r  fb_a_addr0_i_222/O
                         net (fo=1, routed)           0.000    18.903    fb_a_addr0_i_222_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.453 r  fb_a_addr0_i_193/CO[3]
                         net (fo=1, routed)           0.000    19.453    fb_a_addr0_i_193_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.567 r  fb_a_addr0_i_188/CO[3]
                         net (fo=1, routed)           0.009    19.576    fb_a_addr0_i_188_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  fb_a_addr0_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.690    fb_a_addr0_i_183_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  fb_a_addr0_i_182/CO[3]
                         net (fo=17, routed)          1.460    21.264    fb_a_addr0_i_182_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    21.388 r  fb_a_addr0_i_201/O
                         net (fo=1, routed)           0.000    21.388    fb_a_addr0_i_201_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.921 r  fb_a_addr0_i_173/CO[3]
                         net (fo=1, routed)           0.000    21.921    fb_a_addr0_i_173_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  fb_a_addr0_i_168/CO[3]
                         net (fo=1, routed)           0.000    22.038    fb_a_addr0_i_168_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  fb_a_addr0_i_163/CO[3]
                         net (fo=1, routed)           0.000    22.155    fb_a_addr0_i_163_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  fb_a_addr0_i_162/CO[3]
                         net (fo=17, routed)          1.712    23.984    fb_a_addr0_i_162_n_0
    SLICE_X13Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.108 r  fb_a_addr0_i_166/O
                         net (fo=1, routed)           0.000    24.108    fb_a_addr0_i_166_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.658 r  fb_a_addr0_i_142/CO[3]
                         net (fo=17, routed)          1.402    26.060    fb_a_addr0_i_142_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.124    26.184 r  fb_a_addr0_i_161/O
                         net (fo=1, routed)           0.000    26.184    fb_a_addr0_i_161_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.717 r  fb_a_addr0_i_133/CO[3]
                         net (fo=1, routed)           0.000    26.717    fb_a_addr0_i_133_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.834 r  fb_a_addr0_i_128/CO[3]
                         net (fo=1, routed)           0.000    26.834    fb_a_addr0_i_128_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.951 r  fb_a_addr0_i_123/CO[3]
                         net (fo=1, routed)           0.000    26.951    fb_a_addr0_i_123_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.068 r  fb_a_addr0_i_122/CO[3]
                         net (fo=17, routed)          1.161    28.229    fb_a_addr0_i_122_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    28.353 r  fb_a_addr0_i_141/O
                         net (fo=1, routed)           0.000    28.353    fb_a_addr0_i_141_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.886 r  fb_a_addr0_i_104/CO[3]
                         net (fo=1, routed)           0.000    28.886    fb_a_addr0_i_104_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.003 r  fb_a_addr0_i_99/CO[3]
                         net (fo=1, routed)           0.000    29.003    fb_a_addr0_i_99_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.120 r  fb_a_addr0_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.120    fb_a_addr0_i_94_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.237 r  fb_a_addr0_i_93/CO[3]
                         net (fo=17, routed)          1.560    30.797    fb_a_addr0_i_93_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124    30.921 r  input[15]_i_251/O
                         net (fo=1, routed)           0.000    30.921    input[15]_i_251_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.454 r  input_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    31.454    input_reg[15]_i_159_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.571 r  fb_a_addr0_i_76/CO[3]
                         net (fo=1, routed)           0.000    31.571    fb_a_addr0_i_76_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.688 r  fb_a_addr0_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.688    fb_a_addr0_i_71_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.805 r  fb_a_addr0_i_70/CO[3]
                         net (fo=17, routed)          1.400    33.206    fb_a_addr0_i_70_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    33.330 r  input[6]_i_40/O
                         net (fo=1, routed)           0.000    33.330    input[6]_i_40_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.880 r  input_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.880    input_reg[6]_i_28_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.994 r  input_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.994    input_reg[15]_i_86_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.108 r  fb_a_addr0_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.108    fb_a_addr0_i_52_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.222 r  fb_a_addr0_i_51/CO[3]
                         net (fo=17, routed)          1.129    35.351    fb_a_addr0_i_51_n_0
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.475 r  input[2]_i_32/O
                         net (fo=1, routed)           0.000    35.475    input[2]_i_32_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.053 f  input_reg[2]_i_22/O[2]
                         net (fo=5, routed)           0.517    36.569    input_reg[2]_i_22_n_5
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.301    36.870 r  input[4]_i_17/O
                         net (fo=6, routed)           0.184    37.054    input[4]_i_17_n_0
    SLICE_X15Y17         LUT5 (Prop_lut5_I0_O)        0.124    37.178 r  input[6]_i_17/O
                         net (fo=3, routed)           0.423    37.602    input[6]_i_17_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.124    37.726 r  input[8]_i_16/O
                         net (fo=3, routed)           1.392    39.117    input[8]_i_16_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124    39.241 r  input[15]_i_49/O
                         net (fo=3, routed)           0.587    39.828    input[15]_i_49_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124    39.952 r  input[15]_i_54/O
                         net (fo=1, routed)           0.640    40.592    input[15]_i_54_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.124    40.716 r  input[15]_i_28/O
                         net (fo=16, routed)          0.608    41.324    aD2M4dsP[12]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124    41.448 r  input[15]_i_21/O
                         net (fo=1, routed)           0.000    41.448    input[15]_i_21_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.875 r  input_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.693    42.568    input_reg[15]_i_9_n_6
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.306    42.874 r  fb_a_addr0_i_16/O
                         net (fo=1, routed)           0.675    43.549    keyboard0/input_max_reg[13]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124    43.673 r  keyboard0/fb_a_addr0_i_1/O
                         net (fo=19, routed)          1.296    44.969    input[13]
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.531   109.647    clk_cpu
    DSP48_X0Y12          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.210    
                         clock uncertainty           -0.168   110.042    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -0.362   109.680    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.680    
                         arrival time                         -44.969    
  -------------------------------------------------------------------
                         slack                                 64.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 rng_seed_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.685%)  route 0.141ns (40.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.594    -0.587    clk_cpu
    SLICE_X60Y44         FDRE                                         r  rng_seed_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  rng_seed_reg[13]/Q
                         net (fo=1, routed)           0.141    -0.282    prng0/Q[13]
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.045    -0.237 r  prng0/tmp_a[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    prng0/p_0_in[13]
    SLICE_X60Y43         FDRE                                         r  prng0/tmp_a_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.864    -0.826    prng0/clk_cpu
    SLICE_X60Y43         FDRE                                         r  prng0/tmp_a_reg[13]/C
                         clock pessimism              0.254    -0.571    
                         clock uncertainty            0.168    -0.404    
    SLICE_X60Y43         FDRE (Hold_fdre_C_D)         0.120    -0.284    prng0/tmp_a_reg[13]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 rom_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.281%)  route 0.127ns (37.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.567    -0.614    clk_cpu
    SLICE_X10Y47         FDRE                                         r  rom_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  rom_addr_reg[13]/Q
                         net (fo=10, routed)          0.127    -0.324    rom_addr_reg_n_0_[13]
    SLICE_X10Y47         LUT5 (Prop_lut5_I4_O)        0.045    -0.279 r  rom_addr[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    rom_addr[13]_i_1_n_0
    SLICE_X10Y47         FDRE                                         r  rom_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.837    -0.853    clk_cpu
    SLICE_X10Y47         FDRE                                         r  rom_addr_reg[13]/C
                         clock pessimism              0.238    -0.614    
                         clock uncertainty            0.168    -0.447    
    SLICE_X10Y47         FDRE (Hold_fdre_C_D)         0.121    -0.326    rom_addr_reg[13]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rng_seed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.594    -0.587    clk_cpu
    SLICE_X65Y41         FDRE                                         r  rng_seed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  rng_seed_reg[0]/Q
                         net (fo=1, routed)           0.138    -0.308    prng0/Q[0]
    SLICE_X65Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.263 r  prng0/tmp_a[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    prng0/p_0_in[0]
    SLICE_X65Y42         FDRE                                         r  prng0/tmp_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.865    -0.825    prng0/clk_cpu
    SLICE_X65Y42         FDRE                                         r  prng0/tmp_a_reg[0]/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.168    -0.404    
    SLICE_X65Y42         FDRE (Hold_fdre_C_D)         0.091    -0.313    prng0/tmp_a_reg[0]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.943%)  route 0.128ns (50.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.595    -0.586    prng0/clk_cpu
    SLICE_X65Y44         FDRE                                         r  prng0/tmp_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.458 r  prng0/tmp_a_reg[2]/Q
                         net (fo=2, routed)           0.128    -0.330    prng0/p_0_in_0[3]
    SLICE_X65Y45         FDRE                                         r  prng0/rnd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.866    -0.824    prng0/clk_cpu
    SLICE_X65Y45         FDRE                                         r  prng0/rnd_reg[3]/C
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.168    -0.403    
    SLICE_X65Y45         FDRE (Hold_fdre_C_D)         0.013    -0.390    prng0/rnd_reg[3]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.024%)  route 0.101ns (30.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.595    -0.586    prng0/clk_cpu
    SLICE_X65Y44         FDRE                                         r  prng0/tmp_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.458 r  prng0/tmp_a_reg[2]/Q
                         net (fo=2, routed)           0.101    -0.357    prng0/p_0_in_0[3]
    SLICE_X65Y44         LUT3 (Prop_lut3_I1_O)        0.098    -0.259 r  prng0/tmp_a[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    prng0/p_0_in[3]
    SLICE_X65Y44         FDRE                                         r  prng0/tmp_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.866    -0.824    prng0/clk_cpu
    SLICE_X65Y44         FDRE                                         r  prng0/tmp_a_reg[3]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.168    -0.419    
    SLICE_X65Y44         FDRE (Hold_fdre_C_D)         0.092    -0.327    prng0/tmp_a_reg[3]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 money_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.555    -0.626    clk_cpu
    SLICE_X29Y30         FDRE                                         r  money_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  money_reg[24]/Q
                         net (fo=3, routed)           0.079    -0.406    money_reg_n_0_[24]
    SLICE_X29Y30         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.282 r  money_reg[26]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.282    money0[25]
    SLICE_X29Y30         FDRE                                         r  money_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.823    -0.867    clk_cpu
    SLICE_X29Y30         FDRE                                         r  money_reg[25]/C
                         clock pessimism              0.240    -0.626    
                         clock uncertainty            0.168    -0.459    
    SLICE_X29Y30         FDRE (Hold_fdre_C_D)         0.105    -0.354    money_reg[25]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 money_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.554    -0.627    clk_cpu
    SLICE_X29Y29         FDRE                                         r  money_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  money_reg[22]/Q
                         net (fo=3, routed)           0.079    -0.407    money_reg_n_0_[22]
    SLICE_X29Y29         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.280 r  money_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.280    money0[23]
    SLICE_X29Y29         FDRE                                         r  money_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.822    -0.868    clk_cpu
    SLICE_X29Y29         FDRE                                         r  money_reg[23]/C
                         clock pessimism              0.240    -0.627    
                         clock uncertainty            0.168    -0.460    
    SLICE_X29Y29         FDRE (Hold_fdre_C_D)         0.105    -0.355    money_reg[23]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.595    -0.586    prng0/clk_cpu
    SLICE_X65Y44         FDRE                                         r  prng0/tmp_a_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  prng0/tmp_a_reg[11]/Q
                         net (fo=2, routed)           0.168    -0.277    prng0/p_0_in_0[12]
    SLICE_X65Y44         LUT3 (Prop_lut3_I1_O)        0.042    -0.235 r  prng0/tmp_a[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    prng0/p_0_in[12]
    SLICE_X65Y44         FDRE                                         r  prng0/tmp_a_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.866    -0.824    prng0/clk_cpu
    SLICE_X65Y44         FDRE                                         r  prng0/tmp_a_reg[12]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.168    -0.419    
    SLICE_X65Y44         FDRE (Hold_fdre_C_D)         0.107    -0.312    prng0/tmp_a_reg[12]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.806%)  route 0.170ns (48.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.594    -0.587    prng0/clk_cpu
    SLICE_X65Y42         FDRE                                         r  prng0/tmp_a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  prng0/tmp_a_reg[7]/Q
                         net (fo=2, routed)           0.170    -0.276    prng0/p_0_in_0[8]
    SLICE_X65Y42         LUT3 (Prop_lut3_I1_O)        0.042    -0.234 r  prng0/tmp_a[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    prng0/p_0_in[8]
    SLICE_X65Y42         FDRE                                         r  prng0/tmp_a_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.865    -0.825    prng0/clk_cpu
    SLICE_X65Y42         FDRE                                         r  prng0/tmp_a_reg[8]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.168    -0.420    
    SLICE_X65Y42         FDRE (Hold_fdre_C_D)         0.107    -0.313    prng0/tmp_a_reg[8]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.646    -0.535    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X54Y106        FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDRE (Prop_fdre_C_Q)         0.148    -0.387 r  keyboard0/ps2_keyboard_0/count_idle_reg[7]/Q
                         net (fo=3, routed)           0.122    -0.265    keyboard0/ps2_keyboard_0/count_idle_reg__0[7]
    SLICE_X54Y106        LUT6 (Prop_lut6_I5_O)        0.099    -0.166 r  keyboard0/ps2_keyboard_0/count_idle[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.166    keyboard0/ps2_keyboard_0/p_0_in__0[8]
    SLICE_X54Y106        FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.919    -0.770    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X54Y106        FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[8]/C
                         clock pessimism              0.235    -0.535    
                         clock uncertainty            0.168    -0.367    
    SLICE_X54Y106        FDRE (Hold_fdre_C_D)         0.121    -0.246    keyboard0/ps2_keyboard_0/count_idle_reg[8]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
From Clock:  clk_2cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       45.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.132ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        9.941ns  (logic 2.950ns (29.676%)  route 6.991ns (70.324%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 109.562 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 54.640 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.596    54.640    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    57.094 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.226    58.320    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[7]
    SLICE_X9Y93          LUT6 (Prop_lut6_I0_O)        0.124    58.444 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           1.654    60.098    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.124    60.222 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           3.156    63.378    rom_dat[7]
    SLICE_X12Y37         LUT5 (Prop_lut5_I1_O)        0.124    63.502 r  fb_a_dat_in[7]_i_5/O
                         net (fo=1, routed)           0.955    64.457    fb_a_dat_in[7]_i_5_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.124    64.581 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    64.581    fb_a_dat_in[7]_i_2_n_0
    SLICE_X11Y36         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.446   109.562    clk_cpu
    SLICE_X11Y36         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398   109.960    
                         clock uncertainty           -0.278   109.682    
    SLICE_X11Y36         FDRE (Setup_fdre_C_D)        0.031   109.713    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                        109.713    
                         arrival time                         -64.581    
  -------------------------------------------------------------------
                         slack                                 45.132    

Slack (MET) :             45.895ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        9.185ns  (logic 2.950ns (32.116%)  route 6.235ns (67.884%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 109.566 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 54.635 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.591    54.635    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    57.089 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.097    58.186    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[3]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124    58.310 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.683    59.993    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.124    60.117 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           2.767    62.884    rom_dat[3]
    SLICE_X12Y48         LUT6 (Prop_lut6_I1_O)        0.124    63.008 r  fb_a_dat_in[3]_i_4/O
                         net (fo=1, routed)           0.688    63.696    fb_a_dat_in[3]_i_4_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.124    63.820 r  fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    63.820    fb_a_dat_in[3]_i_1_n_0
    SLICE_X13Y44         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.450   109.566    clk_cpu
    SLICE_X13Y44         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398   109.964    
                         clock uncertainty           -0.278   109.686    
    SLICE_X13Y44         FDRE (Setup_fdre_C_D)        0.029   109.715    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                        109.715    
                         arrival time                         -63.820    
  -------------------------------------------------------------------
                         slack                                 45.895    

Slack (MET) :             46.375ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        8.741ns  (logic 3.038ns (34.754%)  route 5.703ns (65.246%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 109.567 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 54.635 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.591    54.635    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    57.089 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.213    58.302    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[2]
    SLICE_X8Y88          LUT6 (Prop_lut6_I5_O)        0.124    58.426 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3/O
                         net (fo=1, routed)           1.680    60.106    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I4_O)        0.124    60.230 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           2.811    63.041    rom_dat[2]
    SLICE_X9Y47          LUT6 (Prop_lut6_I4_O)        0.124    63.165 r  fb_a_dat_in[2]_i_2/O
                         net (fo=1, routed)           0.000    63.165    fb_a_dat_in[2]_i_2_n_0
    SLICE_X9Y47          MUXF7 (Prop_muxf7_I0_O)      0.212    63.377 r  fb_a_dat_in_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    63.377    fb_a_dat_in_reg[2]_i_1_n_0
    SLICE_X9Y47          FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.451   109.567    clk_cpu
    SLICE_X9Y47          FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398   109.965    
                         clock uncertainty           -0.278   109.687    
    SLICE_X9Y47          FDRE (Setup_fdre_C_D)        0.064   109.751    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                        109.751    
                         arrival time                         -63.377    
  -------------------------------------------------------------------
                         slack                                 46.375    

Slack (MET) :             46.610ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        8.510ns  (logic 2.950ns (34.666%)  route 5.560ns (65.334%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 109.567 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 54.644 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.600    54.644    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    57.098 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.217    58.315    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[6]
    SLICE_X9Y90          LUT6 (Prop_lut6_I3_O)        0.124    58.439 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.353    59.792    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3_n_0
    SLICE_X45Y90         LUT5 (Prop_lut5_I4_O)        0.124    59.916 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           2.676    62.592    rom_dat[6]
    SLICE_X10Y48         LUT5 (Prop_lut5_I4_O)        0.124    62.716 r  fb_a_dat_in[6]_i_4/O
                         net (fo=1, routed)           0.314    63.030    fb_a_dat_in[6]_i_4_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I5_O)        0.124    63.154 r  fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    63.154    fb_a_dat_in[6]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.451   109.567    clk_cpu
    SLICE_X8Y48          FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398   109.965    
                         clock uncertainty           -0.278   109.687    
    SLICE_X8Y48          FDRE (Setup_fdre_C_D)        0.077   109.764    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                        109.764    
                         arrival time                         -63.154    
  -------------------------------------------------------------------
                         slack                                 46.610    

Slack (MET) :             46.901ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        8.256ns  (logic 3.035ns (36.763%)  route 5.221ns (63.237%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 109.567 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 54.644 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.600    54.644    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    57.098 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.217    58.315    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[1]
    SLICE_X9Y92          LUT6 (Prop_lut6_I3_O)        0.124    58.439 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3/O
                         net (fo=1, routed)           1.290    59.729    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3_n_0
    SLICE_X45Y92         LUT5 (Prop_lut5_I4_O)        0.124    59.853 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           2.714    62.567    rom_dat[1]
    SLICE_X8Y47          LUT6 (Prop_lut6_I4_O)        0.124    62.691 r  fb_a_dat_in[1]_i_2/O
                         net (fo=1, routed)           0.000    62.691    fb_a_dat_in[1]_i_2_n_0
    SLICE_X8Y47          MUXF7 (Prop_muxf7_I0_O)      0.209    62.900 r  fb_a_dat_in_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    62.900    fb_a_dat_in_reg[1]_i_1_n_0
    SLICE_X8Y47          FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.451   109.567    clk_cpu
    SLICE_X8Y47          FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398   109.965    
                         clock uncertainty           -0.278   109.687    
    SLICE_X8Y47          FDRE (Setup_fdre_C_D)        0.113   109.800    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                        109.800    
                         arrival time                         -62.900    
  -------------------------------------------------------------------
                         slack                                 46.901    

Slack (MET) :             47.015ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        8.057ns  (logic 2.826ns (35.074%)  route 5.231ns (64.926%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 109.567 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.911ns = ( 54.644 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.600    54.644    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    57.098 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.044    58.142    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[4]
    SLICE_X9Y89          LUT6 (Prop_lut6_I3_O)        0.124    58.266 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.375    59.641    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3_n_0
    SLICE_X45Y90         LUT5 (Prop_lut5_I4_O)        0.124    59.765 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           2.812    62.577    keyboard0/bbstub_douta[5][0]
    SLICE_X11Y46         LUT6 (Prop_lut6_I4_O)        0.124    62.701 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    62.701    keyboard0_n_57
    SLICE_X11Y46         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.451   109.567    clk_cpu
    SLICE_X11Y46         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398   109.965    
                         clock uncertainty           -0.278   109.687    
    SLICE_X11Y46         FDRE (Setup_fdre_C_D)        0.029   109.716    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                        109.716    
                         arrival time                         -62.701    
  -------------------------------------------------------------------
                         slack                                 47.015    

Slack (MET) :             47.144ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        7.986ns  (logic 3.054ns (38.243%)  route 4.932ns (61.757%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 109.568 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 54.636 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.592    54.636    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    57.090 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.274    58.365    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DOADO[5]
    SLICE_X45Y90         LUT3 (Prop_lut3_I2_O)        0.150    58.515 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.867    59.381    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8
    SLICE_X44Y90         LUT5 (Prop_lut5_I2_O)        0.326    59.707 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           2.790    62.498    keyboard0/bbstub_douta[5][1]
    SLICE_X10Y48         LUT6 (Prop_lut6_I4_O)        0.124    62.622 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    62.622    keyboard0_n_56
    SLICE_X10Y48         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.452   109.568    clk_cpu
    SLICE_X10Y48         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398   109.966    
                         clock uncertainty           -0.278   109.688    
    SLICE_X10Y48         FDRE (Setup_fdre_C_D)        0.077   109.765    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                        109.765    
                         arrival time                         -62.622    
  -------------------------------------------------------------------
                         slack                                 47.144    

Slack (MET) :             47.162ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        7.919ns  (logic 2.826ns (35.685%)  route 5.093ns (64.315%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 109.567 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 54.635 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.591    54.635    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    57.089 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.265    58.354    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X9Y89          LUT6 (Prop_lut6_I5_O)        0.124    58.478 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.026    59.504    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0
    SLICE_X45Y90         LUT5 (Prop_lut5_I4_O)        0.124    59.628 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           2.802    62.430    rom_dat[0]
    SLICE_X9Y48          LUT6 (Prop_lut6_I4_O)        0.124    62.554 r  fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    62.554    fb_a_dat_in[0]_i_1_n_0
    SLICE_X9Y48          FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        1.451   109.567    clk_cpu
    SLICE_X9Y48          FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398   109.965    
                         clock uncertainty           -0.278   109.687    
    SLICE_X9Y48          FDRE (Setup_fdre_C_D)        0.029   109.716    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                        109.716    
                         arrival time                         -62.554    
  -------------------------------------------------------------------
                         slack                                 47.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.231ns (23.951%)  route 0.733ns (76.049%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.109    -0.368    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.045    -0.323 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.625     0.302    douta[7]
    SLICE_X11Y36         LUT6 (Prop_lut6_I2_O)        0.045     0.347 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.347    fb_a_dat_in[7]_i_2_n_0
    SLICE_X11Y36         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.831    -0.859    clk_cpu
    SLICE_X11Y36         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.278    -0.026    
    SLICE_X11Y36         FDRE (Hold_fdre_C_D)         0.092     0.066    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.338ns (27.882%)  route 0.874ns (72.118%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.144    -0.333    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           0.507     0.219    douta[1]
    SLICE_X8Y47          LUT2 (Prop_lut2_I1_O)        0.045     0.264 f  fb_a_dat_in[1]_i_5/O
                         net (fo=1, routed)           0.224     0.488    fb_a_dat_in[1]_i_5_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I2_O)        0.045     0.533 r  fb_a_dat_in[1]_i_2/O
                         net (fo=1, routed)           0.000     0.533    fb_a_dat_in[1]_i_2_n_0
    SLICE_X8Y47          MUXF7 (Prop_muxf7_I0_O)      0.062     0.595 r  fb_a_dat_in_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.595    fb_a_dat_in_reg[1]_i_1_n_0
    SLICE_X8Y47          FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.837    -0.853    clk_cpu
    SLICE_X8Y47          FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.278    -0.020    
    SLICE_X8Y47          FDRE (Hold_fdre_C_D)         0.134     0.114    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.595    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.276ns (21.506%)  route 1.007ns (78.494%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.191    -0.286    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y9           LUT6 (Prop_lut6_I1_O)        0.045    -0.241 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.644     0.403    keyboard0/douta[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.045     0.448 r  keyboard0/fb_a_dat_in[5]_i_3/O
                         net (fo=1, routed)           0.172     0.621    keyboard0/fb_a_dat_in[5]_i_3_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I3_O)        0.045     0.666 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     0.666    keyboard0_n_56
    SLICE_X10Y48         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.837    -0.853    clk_cpu
    SLICE_X10Y48         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.278    -0.020    
    SLICE_X10Y48         FDRE (Hold_fdre_C_D)         0.120     0.100    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.276ns (20.860%)  route 1.047ns (79.140%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.111    -0.366    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.045    -0.321 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.797     0.477    keyboard0/douta[0]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.045     0.522 r  keyboard0/fb_a_dat_in[4]_i_3/O
                         net (fo=1, routed)           0.139     0.661    keyboard0/fb_a_dat_in[4]_i_3_n_0
    SLICE_X11Y46         LUT6 (Prop_lut6_I3_O)        0.045     0.706 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000     0.706    keyboard0_n_57
    SLICE_X11Y46         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.836    -0.854    clk_cpu
    SLICE_X11Y46         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.278    -0.021    
    SLICE_X11Y46         FDRE (Hold_fdre_C_D)         0.091     0.070    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.706    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.272ns (20.422%)  route 1.060ns (79.578%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.189    -0.301    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y9           LUT6 (Prop_lut6_I3_O)        0.099    -0.202 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.871     0.670    douta[3]
    SLICE_X13Y44         LUT6 (Prop_lut6_I1_O)        0.045     0.715 r  fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.715    fb_a_dat_in[3]_i_1_n_0
    SLICE_X13Y44         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.836    -0.854    clk_cpu
    SLICE_X13Y44         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.278    -0.021    
    SLICE_X13Y44         FDRE (Hold_fdre_C_D)         0.091     0.070    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.341ns (25.210%)  route 1.012ns (74.790%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.148    -0.329    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.045    -0.284 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=2, routed)           0.813     0.529    douta[2]
    SLICE_X9Y47          LUT5 (Prop_lut5_I2_O)        0.045     0.574 f  fb_a_dat_in[2]_i_6/O
                         net (fo=1, routed)           0.051     0.625    fb_a_dat_in[2]_i_6_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I1_O)        0.045     0.670 r  fb_a_dat_in[2]_i_3/O
                         net (fo=1, routed)           0.000     0.670    fb_a_dat_in[2]_i_3_n_0
    SLICE_X9Y47          MUXF7 (Prop_muxf7_I1_O)      0.065     0.735 r  fb_a_dat_in_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.735    fb_a_dat_in_reg[2]_i_1_n_0
    SLICE_X9Y47          FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.837    -0.853    clk_cpu
    SLICE_X9Y47          FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.278    -0.020    
    SLICE_X9Y47          FDRE (Hold_fdre_C_D)         0.105     0.085    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.276ns (20.449%)  route 1.074ns (79.551%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.224    -0.253    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y9           LUT6 (Prop_lut6_I2_O)        0.045    -0.208 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.669     0.461    douta[0]
    SLICE_X11Y46         LUT6 (Prop_lut6_I1_O)        0.045     0.506 f  fb_a_dat_in[0]_i_3/O
                         net (fo=2, routed)           0.181     0.687    fb_a_dat_in[0]_i_3_n_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.045     0.732 r  fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.732    fb_a_dat_in[0]_i_1_n_0
    SLICE_X9Y48          FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.837    -0.853    clk_cpu
    SLICE_X9Y48          FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.278    -0.020    
    SLICE_X9Y48          FDRE (Hold_fdre_C_D)         0.091     0.071    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 0.321ns (20.725%)  route 1.228ns (79.275%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.564    -0.617    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y10          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.189    -0.288    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y9           LUT6 (Prop_lut6_I1_O)        0.045    -0.243 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.716     0.474    douta[6]
    SLICE_X11Y45         LUT6 (Prop_lut6_I3_O)        0.045     0.519 r  fb_a_dat_in[6]_i_13/O
                         net (fo=1, routed)           0.206     0.725    fb_a_dat_in[6]_i_13_n_0
    SLICE_X10Y48         LUT5 (Prop_lut5_I1_O)        0.045     0.770 r  fb_a_dat_in[6]_i_4/O
                         net (fo=1, routed)           0.117     0.886    fb_a_dat_in[6]_i_4_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I5_O)        0.045     0.931 r  fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     0.931    fb_a_dat_in[6]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=1181, routed)        0.837    -0.853    clk_cpu
    SLICE_X8Y48          FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.278    -0.020    
    SLICE_X8Y48          FDRE (Hold_fdre_C_D)         0.120     0.100    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.831    





---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_ClockDivider
  To Clock:  clk_vga_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        0.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.830ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        8.371ns  (logic 1.982ns (23.678%)  route 6.389ns (76.322%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 7.781 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X11Y5          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.782     0.295    vga0/v_count_reg_n_0_[1]
    SLICE_X11Y6          LUT3 (Prop_lut3_I0_O)        0.124     0.419 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.852     1.271    vga0/v_count[5]_i_2_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.395 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.663     2.059    vga0/v_count[10]_i_2_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.183 r  vga0/v_count[3]_i_1/O
                         net (fo=108, routed)         1.321     3.504    vga0/sel[3]
    SLICE_X8Y8           LUT6 (Prop_lut6_I3_O)        0.124     3.628 r  vga0/g4_b1/O
                         net (fo=1, routed)           0.000     3.628    vga0/g4_b1_n_0
    SLICE_X8Y8           MUXF7 (Prop_muxf7_I0_O)      0.241     3.869 r  vga0/vgaRed_reg[0]_i_96/O
                         net (fo=1, routed)           0.000     3.869    vga0/vgaRed_reg[0]_i_96_n_0
    SLICE_X8Y8           MUXF8 (Prop_muxf8_I0_O)      0.098     3.967 r  vga0/vgaRed_reg[0]_i_33/O
                         net (fo=1, routed)           0.942     4.909    vga0/vgaRed_reg[0]_i_33_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I3_O)        0.319     5.228 r  vga0/vgaRed[0]_i_11/O
                         net (fo=1, routed)           1.033     6.261    vga0/vgaRed[0]_i_11_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I1_O)        0.124     6.385 r  vga0/vgaRed[0]_i_4/O
                         net (fo=1, routed)           0.641     7.026    vga0/vgaRed[0]_i_4_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.124     7.150 r  vga0/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.154     7.304    vga0/vgaRed[0]_i_3_n_0
    SLICE_X7Y3           LUT5 (Prop_lut5_I3_O)        0.124     7.428 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.428    vga0/vgaRed[0]_i_1_n_0
    SLICE_X7Y3           FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.517     7.781    vga0/clk_vga
    SLICE_X7Y3           FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.564     8.345    
                         clock uncertainty           -0.116     8.229    
    SLICE_X7Y3           FDRE (Setup_fdre_C_D)        0.029     8.258    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -7.428    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             1.875ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        7.347ns  (logic 2.809ns (38.234%)  route 4.538ns (61.766%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X11Y5          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.782     0.295    vga0/v_count_reg_n_0_[1]
    SLICE_X11Y6          LUT3 (Prop_lut3_I0_O)        0.124     0.419 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.852     1.271    vga0/v_count[5]_i_2_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.395 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.695     2.090    vga0/v_count[10]_i_2_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.214 r  vga0/v_count[5]_i_1/O
                         net (fo=3, routed)           0.770     2.984    vga0/v_count3_out[5]
    SLICE_X14Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     3.388 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.388    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.711 r  vga0/fbOutAddr_reg[13]_i_3/O[1]
                         net (fo=2, routed)           0.640     4.351    vga0/fbOutAddr1[11]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     5.055 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.055    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.277 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.800     6.076    vga0/fbOutAddr0[13]
    SLICE_X12Y4          LUT3 (Prop_lut3_I2_O)        0.328     6.404 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     6.404    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.116     8.162    
    SLICE_X12Y4          FDRE (Setup_fdre_C_D)        0.118     8.280    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.280    
                         arrival time                          -6.404    
  -------------------------------------------------------------------
                         slack                                  1.875    

Slack (MET) :             2.300ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.881ns  (logic 2.869ns (41.692%)  route 4.012ns (58.308%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X11Y5          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.782     0.295    vga0/v_count_reg_n_0_[1]
    SLICE_X11Y6          LUT3 (Prop_lut3_I0_O)        0.124     0.419 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.852     1.271    vga0/v_count[5]_i_2_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.395 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.692     2.087    vga0/v_count[10]_i_2_n_0
    SLICE_X12Y5          LUT5 (Prop_lut5_I0_O)        0.124     2.211 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.455     2.666    vga0/v_count3_out[4]
    SLICE_X14Y5          LUT5 (Prop_lut5_I4_O)        0.124     2.790 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.790    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.368 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.565     3.933    vga0/fbOutAddr1[8]
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.635 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.635    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.969 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.667     5.636    vga0/fbOutAddr0[10]
    SLICE_X12Y4          LUT3 (Prop_lut3_I2_O)        0.303     5.939 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.939    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.116     8.162    
    SLICE_X12Y4          FDRE (Setup_fdre_C_D)        0.077     8.239    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -5.939    
  -------------------------------------------------------------------
                         slack                                  2.300    

Slack (MET) :             2.478ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 2.628ns (39.183%)  route 4.079ns (60.817%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X11Y5          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.782     0.295    vga0/v_count_reg_n_0_[1]
    SLICE_X11Y6          LUT3 (Prop_lut3_I0_O)        0.124     0.419 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.852     1.271    vga0/v_count[5]_i_2_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.395 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.695     2.090    vga0/v_count[10]_i_2_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.214 r  vga0/v_count[5]_i_1/O
                         net (fo=3, routed)           0.770     2.984    vga0/v_count3_out[5]
    SLICE_X14Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     3.388 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.388    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.607 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=2, routed)           0.458     4.065    vga0/fbOutAddr1[10]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875     4.940 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.522     5.462    vga0/fbOutAddr0[11]
    SLICE_X12Y4          LUT3 (Prop_lut3_I2_O)        0.302     5.764 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.764    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.116     8.162    
    SLICE_X12Y4          FDRE (Setup_fdre_C_D)        0.081     8.243    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.243    
                         arrival time                          -5.764    
  -------------------------------------------------------------------
                         slack                                  2.478    

Slack (MET) :             2.501ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 2.519ns (37.695%)  route 4.164ns (62.305%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X11Y5          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.782     0.295    vga0/v_count_reg_n_0_[1]
    SLICE_X11Y6          LUT3 (Prop_lut3_I0_O)        0.124     0.419 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.852     1.271    vga0/v_count[5]_i_2_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.395 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.695     2.090    vga0/v_count[10]_i_2_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.214 r  vga0/v_count[5]_i_1/O
                         net (fo=3, routed)           0.770     2.984    vga0/v_count3_out[5]
    SLICE_X14Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     3.388 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.388    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.711 r  vga0/fbOutAddr_reg[13]_i_3/O[1]
                         net (fo=2, routed)           0.640     4.351    vga0/fbOutAddr1[11]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.658     5.009 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.426     5.434    vga0/fbOutAddr0[12]
    SLICE_X12Y4          LUT3 (Prop_lut3_I2_O)        0.306     5.740 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     5.740    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.116     8.162    
    SLICE_X12Y4          FDRE (Setup_fdre_C_D)        0.079     8.241    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -5.740    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 2.407ns (36.697%)  route 4.152ns (63.303%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X11Y5          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.782     0.295    vga0/v_count_reg_n_0_[1]
    SLICE_X11Y6          LUT3 (Prop_lut3_I0_O)        0.124     0.419 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.852     1.271    vga0/v_count[5]_i_2_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.395 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.692     2.087    vga0/v_count[10]_i_2_n_0
    SLICE_X12Y5          LUT5 (Prop_lut5_I0_O)        0.124     2.211 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.455     2.666    vga0/v_count3_out[4]
    SLICE_X14Y5          LUT5 (Prop_lut5_I4_O)        0.124     2.790 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.790    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.368 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.565     3.933    vga0/fbOutAddr1[8]
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.549     4.482 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.807     5.289    vga0/fbOutAddr0[8]
    SLICE_X12Y4          LUT3 (Prop_lut3_I2_O)        0.328     5.617 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.617    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.116     8.162    
    SLICE_X12Y4          FDRE (Setup_fdre_C_D)        0.118     8.280    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.280    
                         arrival time                          -5.617    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.691ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.531ns  (logic 2.746ns (42.044%)  route 3.785ns (57.956%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X11Y5          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.782     0.295    vga0/v_count_reg_n_0_[1]
    SLICE_X11Y6          LUT3 (Prop_lut3_I0_O)        0.124     0.419 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.852     1.271    vga0/v_count[5]_i_2_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.395 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.692     2.087    vga0/v_count[10]_i_2_n_0
    SLICE_X12Y5          LUT5 (Prop_lut5_I0_O)        0.124     2.211 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.455     2.666    vga0/v_count3_out[4]
    SLICE_X14Y5          LUT5 (Prop_lut5_I4_O)        0.124     2.790 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.790    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.368 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.565     3.933    vga0/fbOutAddr1[8]
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.635 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.635    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.857 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.440     5.297    vga0/fbOutAddr0[9]
    SLICE_X12Y4          LUT3 (Prop_lut3_I2_O)        0.292     5.589 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.589    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.116     8.162    
    SLICE_X12Y4          FDRE (Setup_fdre_C_D)        0.118     8.280    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.280    
                         arrival time                          -5.589    
  -------------------------------------------------------------------
                         slack                                  2.691    

Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.199ns  (logic 2.143ns (34.568%)  route 4.056ns (65.432%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X10Y3          FDRE                                         r  vga0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDRE (Prop_fdre_C_Q)         0.478    -0.465 f  vga0/h_count_reg[1]/Q
                         net (fo=25, routed)          0.922     0.457    vga0/h_count_reg_n_0_[1]
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.295     0.752 f  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.445     1.197    vga0/h_count[10]_i_3_n_0
    SLICE_X10Y3          LUT4 (Prop_lut4_I0_O)        0.124     1.321 f  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          0.616     1.937    vga0/h_count[10]_i_1_n_0
    SLICE_X15Y3          LUT6 (Prop_lut6_I5_O)        0.124     2.061 f  vga0/fbOutAddr[5]_i_3/O
                         net (fo=4, routed)           0.562     2.623    vga0/fbOutAddr[5]_i_3_n_0
    SLICE_X14Y3          LUT5 (Prop_lut5_I4_O)        0.124     2.747 r  vga0/fbOutAddr[8]_i_7/O
                         net (fo=2, routed)           0.862     3.609    vga0/fbOutAddr[8]_i_7_n_0
    SLICE_X13Y3          LUT4 (Prop_lut4_I1_O)        0.124     3.733 r  vga0/fbOutAddr[8]_i_5/O
                         net (fo=1, routed)           0.000     3.733    vga0/fbOutAddr[8]_i_5_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.313 r  vga0/fbOutAddr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.650     4.963    vga0/fbOutAddr0[7]
    SLICE_X12Y3          LUT3 (Prop_lut3_I2_O)        0.294     5.257 r  vga0/fbOutAddr[7]_i_1/O
                         net (fo=1, routed)           0.000     5.257    vga0/fbOutAddr[7]_i_1_n_0
    SLICE_X12Y3          FDRE                                         r  vga0/fbOutAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X12Y3          FDRE                                         r  vga0/fbOutAddr_reg[7]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.116     8.162    
    SLICE_X12Y3          FDRE (Setup_fdre_C_D)        0.118     8.280    vga0/fbOutAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.280    
                         arrival time                          -5.257    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.154ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 1.269ns (21.699%)  route 4.579ns (78.301%))
  Logic Levels:           5  (LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 7.781 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X10Y3          FDRE                                         r  vga0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDRE (Prop_fdre_C_Q)         0.478    -0.465 r  vga0/h_count_reg[1]/Q
                         net (fo=25, routed)          0.922     0.457    vga0/h_count_reg_n_0_[1]
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.295     0.752 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.445     1.197    vga0/h_count[10]_i_3_n_0
    SLICE_X10Y3          LUT4 (Prop_lut4_I0_O)        0.124     1.321 r  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          1.047     2.369    vga0/h_count[10]_i_1_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.493 f  vga0/v_count[10]_i_1/O
                         net (fo=2, routed)           0.568     3.060    vga0/v_count3_out[10]
    SLICE_X15Y3          LUT6 (Prop_lut6_I0_O)        0.124     3.184 f  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.650     3.834    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X11Y4          LUT1 (Prop_lut1_I0_O)        0.124     3.958 r  vga0/char[7]_i_1/O
                         net (fo=8, routed)           0.947     4.906    vga0/char[7]_i_1_n_0
    SLICE_X6Y5           FDRE                                         r  vga0/char_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.517     7.781    vga0/clk_vga
    SLICE_X6Y5           FDRE                                         r  vga0/char_reg[5]/C
                         clock pessimism              0.564     8.345    
                         clock uncertainty           -0.116     8.229    
    SLICE_X6Y5           FDRE (Setup_fdre_C_CE)      -0.169     8.060    vga0/char_reg[5]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                  3.154    

Slack (MET) :             3.166ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        5.800ns  (logic 1.269ns (21.880%)  route 4.531ns (78.120%))
  Logic Levels:           5  (LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 7.781 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.569    -0.943    vga0/clk_vga
    SLICE_X10Y3          FDRE                                         r  vga0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDRE (Prop_fdre_C_Q)         0.478    -0.465 r  vga0/h_count_reg[1]/Q
                         net (fo=25, routed)          0.922     0.457    vga0/h_count_reg_n_0_[1]
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.295     0.752 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.445     1.197    vga0/h_count[10]_i_3_n_0
    SLICE_X10Y3          LUT4 (Prop_lut4_I0_O)        0.124     1.321 r  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          1.047     2.369    vga0/h_count[10]_i_1_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.493 f  vga0/v_count[10]_i_1/O
                         net (fo=2, routed)           0.568     3.060    vga0/v_count3_out[10]
    SLICE_X15Y3          LUT6 (Prop_lut6_I0_O)        0.124     3.184 f  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.650     3.834    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X11Y4          LUT1 (Prop_lut1_I0_O)        0.124     3.958 r  vga0/char[7]_i_1/O
                         net (fo=8, routed)           0.899     4.857    vga0/char[7]_i_1_n_0
    SLICE_X7Y4           FDRE                                         r  vga0/char_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.517     7.781    vga0/clk_vga
    SLICE_X7Y4           FDRE                                         r  vga0/char_reg[7]/C
                         clock pessimism              0.564     8.345    
                         clock uncertainty           -0.116     8.229    
    SLICE_X7Y4           FDRE (Setup_fdre_C_CE)      -0.205     8.024    vga0/char_reg[7]
  -------------------------------------------------------------------
                         required time                          8.024    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                  3.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.509%)  route 0.306ns (68.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X15Y3          FDRE                                         r  vga0/fbOutAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga0/fbOutAddr_reg[4]/Q
                         net (fo=3, routed)           0.306    -0.168    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.536    
                         clock uncertainty            0.116    -0.420    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.237    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.054%)  route 0.286ns (66.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X9Y4           FDRE                                         r  vga0/fbOutAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga0/fbOutAddr_reg[1]/Q
                         net (fo=3, routed)           0.286    -0.189    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[1]
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.116    -0.441    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.258    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.865%)  route 0.301ns (68.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X9Y4           FDRE                                         r  vga0/fbOutAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga0/fbOutAddr_reg[0]/Q
                         net (fo=3, routed)           0.301    -0.173    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[0]
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.556    
                         clock uncertainty            0.116    -0.440    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.257    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.271%)  route 0.310ns (68.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X9Y4           FDRE                                         r  vga0/fbOutAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga0/fbOutAddr_reg[0]/Q
                         net (fo=3, routed)           0.310    -0.164    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[0]
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.116    -0.441    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.258    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.261%)  route 0.315ns (65.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[10]/Q
                         net (fo=3, routed)           0.315    -0.137    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[10]
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
                         clock uncertainty            0.116    -0.421    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.238    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.897%)  route 0.320ns (66.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[2]/Q
                         net (fo=3, routed)           0.320    -0.132    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.536    
                         clock uncertainty            0.116    -0.420    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.237    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.918%)  route 0.320ns (66.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[2]/Q
                         net (fo=3, routed)           0.320    -0.132    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[2]
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
                         clock uncertainty            0.116    -0.421    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.238    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.164ns (33.519%)  route 0.325ns (66.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X12Y3          FDRE                                         r  vga0/fbOutAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[5]/Q
                         net (fo=3, routed)           0.325    -0.126    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[5]
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
                         clock uncertainty            0.116    -0.421    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.238    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X10Y6          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.123    -0.328    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X10Y6          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.836    -0.854    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X10Y6          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.238    -0.615    
                         clock uncertainty            0.116    -0.499    
    SLICE_X10Y6          FDRE (Hold_fdre_C_D)         0.059    -0.440    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.148ns (33.748%)  route 0.291ns (66.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X12Y4          FDRE                                         r  vga0/fbOutAddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.148    -0.467 r  vga0/fbOutAddr_reg[9]/Q
                         net (fo=3, routed)           0.291    -0.177    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[9]
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.537    
                         clock uncertainty            0.116    -0.421    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.129    -0.292    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.115    





