{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700171255185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700171255185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 21:47:35 2023 " "Processing started: Thu Nov 16 21:47:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700171255185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700171255185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off checker -c checker " "Command: quartus_map --read_settings_files=on --write_settings_files=off checker -c checker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700171255185 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700171255739 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700171255739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gateor8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gateor8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateOr8-logicGate " "Found design unit 1: gateOr8-logicGate" {  } { { "gateOr8.vhd" "" { Text "C:/AAD/Checker/gateOr8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700171265834 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateOr8 " "Found entity 1: gateOr8" {  } { { "gateOr8.vhd" "" { Text "C:/AAD/Checker/gateOr8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700171265834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700171265834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFlipFlop-Behavioral " "Found design unit 1: DFlipFlop-Behavioral" {  } { { "DFlipFlop.vhd" "" { Text "C:/AAD/Checker/DFlipFlop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700171265840 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "DFlipFlop.vhd" "" { Text "C:/AAD/Checker/DFlipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700171265840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700171265840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contmem.vhd 4 2 " "Found 4 design units, including 2 entities, in source file contmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contMem-behavior " "Found design unit 1: contMem-behavior" {  } { { "contMem.vhd" "" { Text "C:/AAD/Checker/contMem.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700171265848 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Control_Unit-Behavioural " "Found design unit 2: Control_Unit-Behavioural" {  } { { "contMem.vhd" "" { Text "C:/AAD/Checker/contMem.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700171265848 ""} { "Info" "ISGN_ENTITY_NAME" "1 contMem " "Found entity 1: contMem" {  } { { "contMem.vhd" "" { Text "C:/AAD/Checker/contMem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700171265848 ""} { "Info" "ISGN_ENTITY_NAME" "2 Control_Unit " "Found entity 2: Control_Unit" {  } { { "contMem.vhd" "" { Text "C:/AAD/Checker/contMem.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700171265848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700171265848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplelogic.vhd 8 4 " "Found 8 design units, including 4 entities, in source file simplelogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateAnd2-logicFunction " "Found design unit 1: gateAnd2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/AAD/Checker/simpleLogic.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700171265855 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gateNand2-logicFunction " "Found design unit 2: gateNand2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/AAD/Checker/simpleLogic.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700171265855 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 gateNor2-logicFunction " "Found design unit 3: gateNor2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/AAD/Checker/simpleLogic.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700171265855 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 gateXor2-logicFunction " "Found design unit 4: gateXor2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/AAD/Checker/simpleLogic.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700171265855 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateAnd2 " "Found entity 1: gateAnd2" {  } { { "simpleLogic.vhd" "" { Text "C:/AAD/Checker/simpleLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700171265855 ""} { "Info" "ISGN_ENTITY_NAME" "2 gateNand2 " "Found entity 2: gateNand2" {  } { { "simpleLogic.vhd" "" { Text "C:/AAD/Checker/simpleLogic.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700171265855 ""} { "Info" "ISGN_ENTITY_NAME" "3 gateNor2 " "Found entity 3: gateNor2" {  } { { "simpleLogic.vhd" "" { Text "C:/AAD/Checker/simpleLogic.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700171265855 ""} { "Info" "ISGN_ENTITY_NAME" "4 gateXor2 " "Found entity 4: gateXor2" {  } { { "simpleLogic.vhd" "" { Text "C:/AAD/Checker/simpleLogic.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700171265855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700171265855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopdpet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopdpet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlopDPET-behavior " "Found design unit 1: flipFlopDPET-behavior" {  } { { "flipFlopDPET.vhd" "" { Text "C:/AAD/Checker/flipFlopDPET.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700171265861 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlopDPET " "Found entity 1: flipFlopDPET" {  } { { "flipFlopDPET.vhd" "" { Text "C:/AAD/Checker/flipFlopDPET.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700171265861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700171265861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 checker-structure " "Found design unit 1: checker-structure" {  } { { "checker.vhd" "" { Text "C:/AAD/Checker/checker.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700171265863 ""} { "Info" "ISGN_ENTITY_NAME" "1 checker " "Found entity 1: checker" {  } { { "checker.vhd" "" { Text "C:/AAD/Checker/checker.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700171265863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700171265863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bincounter_6bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bincounter_6bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binCounter_6bit-structure " "Found design unit 1: binCounter_6bit-structure" {  } { { "binCounter_6bit.vhd" "" { Text "C:/AAD/Checker/binCounter_6bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700171265870 ""} { "Info" "ISGN_ENTITY_NAME" "1 binCounter_6bit " "Found entity 1: binCounter_6bit" {  } { { "binCounter_6bit.vhd" "" { Text "C:/AAD/Checker/binCounter_6bit.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700171265870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700171265870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc8_lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file crc8_lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRC8_LFSR-Structural " "Found design unit 1: CRC8_LFSR-Structural" {  } { { "CRC8_LFSR.vhd" "" { Text "C:/AAD/Checker/CRC8_LFSR.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700171265871 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRC8_LFSR " "Found entity 1: CRC8_LFSR" {  } { { "CRC8_LFSR.vhd" "" { Text "C:/AAD/Checker/CRC8_LFSR.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700171265871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700171265871 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "checker " "Elaborating entity \"checker\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700171265939 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkO checker.vhd(23) " "Verilog HDL or VHDL warning at checker.vhd(23): object \"clkO\" assigned a value but never read" {  } { { "checker.vhd" "" { Text "C:/AAD/Checker/checker.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700171265954 "|checker"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tCntO checker.vhd(25) " "VHDL Signal Declaration warning at checker.vhd(25): used implicit default value for signal \"tCntO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "checker.vhd" "" { Text "C:/AAD/Checker/checker.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700171265954 "|checker"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlopDPET flipFlopDPET:ff " "Elaborating entity \"flipFlopDPET\" for hierarchy \"flipFlopDPET:ff\"" {  } { { "checker.vhd" "ff" { Text "C:/AAD/Checker/checker.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700171265957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:con " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:con\"" {  } { { "checker.vhd" "con" { Text "C:/AAD/Checker/checker.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700171265968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contMem Control_Unit:con\|contMem:cMem " "Elaborating entity \"contMem\" for hierarchy \"Control_Unit:con\|contMem:cMem\"" {  } { { "contMem.vhd" "cMem" { Text "C:/AAD/Checker/contMem.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700171265982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateNand2 Control_Unit:con\|gateNand2:nad1 " "Elaborating entity \"gateNand2\" for hierarchy \"Control_Unit:con\|gateNand2:nad1\"" {  } { { "contMem.vhd" "nad1" { Text "C:/AAD/Checker/contMem.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700171265996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateNor2 Control_Unit:con\|gateNor2:nord " "Elaborating entity \"gateNor2\" for hierarchy \"Control_Unit:con\|gateNor2:nord\"" {  } { { "contMem.vhd" "nord" { Text "C:/AAD/Checker/contMem.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700171266008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateOr8 gateOr8:OR80 " "Elaborating entity \"gateOr8\" for hierarchy \"gateOr8:OR80\"" {  } { { "checker.vhd" "OR80" { Text "C:/AAD/Checker/checker.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700171266020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binCounter_6bit binCounter_6bit:bc " "Elaborating entity \"binCounter_6bit\" for hierarchy \"binCounter_6bit:bc\"" {  } { { "checker.vhd" "bc" { Text "C:/AAD/Checker/checker.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700171266032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateAnd2 binCounter_6bit:bc\|gateAnd2:ad1 " "Elaborating entity \"gateAnd2\" for hierarchy \"binCounter_6bit:bc\|gateAnd2:ad1\"" {  } { { "binCounter_6bit.vhd" "ad1" { Text "C:/AAD/Checker/binCounter_6bit.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700171266074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXor2 binCounter_6bit:bc\|gateXor2:xr1 " "Elaborating entity \"gateXor2\" for hierarchy \"binCounter_6bit:bc\|gateXor2:xr1\"" {  } { { "binCounter_6bit.vhd" "xr1" { Text "C:/AAD/Checker/binCounter_6bit.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700171266085 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Control_Unit:con\|contMem:cMem\|prog " "RAM logic \"Control_Unit:con\|contMem:cMem\|prog\" is uninferred due to inappropriate RAM size" {  } { { "contMem.vhd" "prog" { Text "C:/AAD/Checker/contMem.vhd" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1700171266509 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1700171266509 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "error VCC " "Pin \"error\" is stuck at VCC" {  } { { "checker.vhd" "" { Text "C:/AAD/Checker/checker.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700171266702 "|checker|error"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1700171266702 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700171266731 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700171267051 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700171267051 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dIn " "No output dependent on input pin \"dIn\"" {  } { { "checker.vhd" "" { Text "C:/AAD/Checker/checker.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700171267223 "|checker|dIn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "checker.vhd" "" { Text "C:/AAD/Checker/checker.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700171267223 "|checker|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nGRst " "No output dependent on input pin \"nGRst\"" {  } { { "checker.vhd" "" { Text "C:/AAD/Checker/checker.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700171267223 "|checker|nGRst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1700171267223 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700171267224 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700171267224 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700171267224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700171267244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 21:47:47 2023 " "Processing ended: Thu Nov 16 21:47:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700171267244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700171267244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700171267244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700171267244 ""}
