{
    "code": "```verilog\nmodule TopModule (\n    input logic clk,       // Clock signal\n    input logic reset,     // Synchronous active-high reset signal\n    output logic [3:0] q   // 4-bit output counter\n);\n\n    // Sequential logic for the counter\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            q <= 4'b0000;  // Reset the counter to 0\n        end else begin\n            q <= q + 1'b1; // Increment the counter\n        end\n    end\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    },
    "iterations_used": 1
}