<stg><name>solveComplmentaryPatch</name>


<trans_list>

<trans id="687" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="6" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="6" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="20" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="21" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="22" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln907" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln907" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="23" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="24" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="25" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln928" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln928" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="26" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="27" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="28" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="29" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="30" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="37" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="39" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="42" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="44" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln947" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln947" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="46" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="48" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln953" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln953" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="60" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="62" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="62" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="64" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="79" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="79" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="100" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1082" val="1"/>
<literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="100" to="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1082" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="100" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1082" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="121" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="122" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="64">
<![CDATA[
.lr.ph.i:12 %current_z_i_index = alloca i64 1

]]></Node>
<StgValue><ssdm name="current_z_i_index"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="64">
<![CDATA[
.lr.ph.i:13 %new_z_i_index = alloca i64 1

]]></Node>
<StgValue><ssdm name="new_z_i_index"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph.i:14 %new_z_i_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="new_z_i_V"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph.i:15 %GDn_points_addr = getelementptr i32 %GDn_points, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="GDn_points_addr"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="3">
<![CDATA[
.lr.ph.i:16 %GDn_points_load = load i3 %GDn_points_addr

]]></Node>
<StgValue><ssdm name="GDn_points_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph.i:0 %z_top_min_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_top_min_read

]]></Node>
<StgValue><ssdm name="z_top_min_read_1"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph.i:1 %p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read13

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph.i:2 %p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read12

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph.i:3 %original_d_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %original_d

]]></Node>
<StgValue><ssdm name="original_d_read"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph.i:4 %original_c_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %original_c

]]></Node>
<StgValue><ssdm name="original_c_read"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph.i:5 %white_space_height_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %white_space_height_read

]]></Node>
<StgValue><ssdm name="white_space_height_read_1"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph.i:6 %complementary_apexZ0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %complementary_apexZ0

]]></Node>
<StgValue><ssdm name="complementary_apexZ0_read"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph.i:7 %previous_z_top_min_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %previous_z_top_min_read

]]></Node>
<StgValue><ssdm name="previous_z_top_min_read_1"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph.i:8 %nPatchesAtOriginal_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %nPatchesAtOriginal

]]></Node>
<StgValue><ssdm name="nPatchesAtOriginal_read"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph.i:9 %ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ppl

]]></Node>
<StgValue><ssdm name="ppl_read"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph.i:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_14, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph.i:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints, void @empty_14, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="3">
<![CDATA[
.lr.ph.i:16 %GDn_points_load = load i3 %GDn_points_addr

]]></Node>
<StgValue><ssdm name="GDn_points_load"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="33" op_0_bw="32">
<![CDATA[
.lr.ph.i:17 %rhs = sext i32 %z_top_min_read_1

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i:18 %br_ln412 = br void

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0 %i = phi i8 0, void %.lr.ph.i, i8 %i_4, void %.split52

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1 %index = phi i8 0, void %.lr.ph.i, i8 %index_1, void %.split52

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %minVal = phi i64 9223372036854775807, void %.lr.ph.i, i64 %minVal_1, void %.split52

]]></Node>
<StgValue><ssdm name="minVal"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %i_4 = add i8 %i, i8 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="8">
<![CDATA[
:5 %zext_ln412 = zext i8 %i

]]></Node>
<StgValue><ssdm name="zext_ln412"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %icmp_ln412 = icmp_slt  i32 %zext_ln412, i32 %GDn_points_load

]]></Node>
<StgValue><ssdm name="icmp_ln412"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln412 = br i1 %icmp_ln412, void %_Z16get_index_from_zi6ap_intILi32EERA5_A128_A2_S0_RA5_i.exit.loopexit, void %.split52

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.split52:1 %tmp_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %i, i1 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split52:2 %or_ln215 = or i9 %tmp_6, i9 1

]]></Node>
<StgValue><ssdm name="or_ln215"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.split52:3 %tmp_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i55.i9, i55 2, i9 %or_ln215

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split52:4 %GDarrayDecoded_addr = getelementptr i32 %GDarrayDecoded, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_addr"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="11">
<![CDATA[
.split52:5 %lhs = load i11 %GDarrayDecoded_addr

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split52:0 %specloopname_ln409 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37

]]></Node>
<StgValue><ssdm name="specloopname_ln409"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="11">
<![CDATA[
.split52:5 %lhs = load i11 %GDarrayDecoded_addr

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="33" op_0_bw="32">
<![CDATA[
.split52:6 %sext_ln215 = sext i32 %lhs

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split52:7 %ret = sub i33 %sext_ln215, i33 %rhs

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split52:8 %sub_ln180 = sub i33 0, i33 %ret

]]></Node>
<StgValue><ssdm name="sub_ln180"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
.split52:9 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ret, i32 32

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
.split52:10 %diff = select i1 %tmp_31, i33 %sub_ln180, i33 %ret

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="33">
<![CDATA[
.split52:11 %sext_ln414 = sext i33 %diff

]]></Node>
<StgValue><ssdm name="sext_ln414"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split52:12 %icmp_ln415 = icmp_slt  i64 %sext_ln414, i64 %minVal

]]></Node>
<StgValue><ssdm name="icmp_ln415"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split52:13 %minVal_1 = select i1 %icmp_ln415, i64 %sext_ln414, i64 %minVal

]]></Node>
<StgValue><ssdm name="minVal_1"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split52:14 %index_1 = select i1 %icmp_ln415, i8 %i, i8 %index

]]></Node>
<StgValue><ssdm name="index_1"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
.split52:15 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="8">
<![CDATA[
_Z16get_index_from_zi6ap_intILi32EERA5_A128_A2_S0_RA5_i.exit.loopexit:0 %zext_ln896 = zext i8 %index

]]></Node>
<StgValue><ssdm name="zext_ln896"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
_Z16get_index_from_zi6ap_intILi32EERA5_A128_A2_S0_RA5_i.exit.loopexit:1 %br_ln899 = br void

]]></Node>
<StgValue><ssdm name="br_ln899"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_17 = phi i3 0, void %_Z16get_index_from_zi6ap_intILi32EERA5_A128_A2_S0_RA5_i.exit.loopexit, i3 %add_ln901, void %_Z16get_index_from_zi6ap_intILi32EERA5_A128_A2_S0_RA5_i.exit49.loopexit

]]></Node>
<StgValue><ssdm name="i_17"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln901 = add i3 %i_17, i3 1

]]></Node>
<StgValue><ssdm name="add_ln901"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %icmp_ln899 = icmp_eq  i3 %i_17, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln899"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln899 = br i1 %icmp_ln899, void %.split50, void

]]></Node>
<StgValue><ssdm name="br_ln899"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln870 = icmp_eq  i32 %z_top_min_read_1, i32 %previous_z_top_min_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln870"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln904 = br i1 %icmp_ln870, void %.loopexit20, void

]]></Node>
<StgValue><ssdm name="br_ln904"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0 %add_ln906 = add i9 %zext_ln896, i9 1

]]></Node>
<StgValue><ssdm name="add_ln906"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln907 = br void

]]></Node>
<StgValue><ssdm name="br_ln907"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="178" st_id="7" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split50:2 %z_value_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read_1, i3 1, i3 5, i3 %add_ln901, i25 %radii

]]></Node>
<StgValue><ssdm name="z_value_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="179" st_id="8" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split50:2 %z_value_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read_1, i3 1, i3 5, i3 %add_ln901, i25 %radii

]]></Node>
<StgValue><ssdm name="z_value_V"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="180" st_id="9" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split50:2 %z_value_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read_1, i3 1, i3 5, i3 %add_ln901, i25 %radii

]]></Node>
<StgValue><ssdm name="z_value_V"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="181" st_id="10" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split50:2 %z_value_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read_1, i3 1, i3 5, i3 %add_ln901, i25 %radii

]]></Node>
<StgValue><ssdm name="z_value_V"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="182" st_id="11" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split50:2 %z_value_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read_1, i3 1, i3 5, i3 %add_ln901, i25 %radii

]]></Node>
<StgValue><ssdm name="z_value_V"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="183" st_id="12" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split50:2 %z_value_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read_1, i3 1, i3 5, i3 %add_ln901, i25 %radii

]]></Node>
<StgValue><ssdm name="z_value_V"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="184" st_id="13" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split50:2 %z_value_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read_1, i3 1, i3 5, i3 %add_ln901, i25 %radii

]]></Node>
<StgValue><ssdm name="z_value_V"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="185" st_id="14" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split50:2 %z_value_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read_1, i3 1, i3 5, i3 %add_ln901, i25 %radii

]]></Node>
<StgValue><ssdm name="z_value_V"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="186" st_id="15" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split50:2 %z_value_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read_1, i3 1, i3 5, i3 %add_ln901, i25 %radii

]]></Node>
<StgValue><ssdm name="z_value_V"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="187" st_id="16" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split50:2 %z_value_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read_1, i3 1, i3 5, i3 %add_ln901, i25 %radii

]]></Node>
<StgValue><ssdm name="z_value_V"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="188" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="3">
<![CDATA[
.split50:0 %zext_ln899 = zext i3 %i_17

]]></Node>
<StgValue><ssdm name="zext_ln899"/></StgValue>
</operation>

<operation id="189" st_id="17" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split50:2 %z_value_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read_1, i3 1, i3 5, i3 %add_ln901, i25 %radii

]]></Node>
<StgValue><ssdm name="z_value_V"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:5 %GDn_points_addr_1 = getelementptr i32 %GDn_points, i64 0, i64 %zext_ln899

]]></Node>
<StgValue><ssdm name="GDn_points_addr_1"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="3">
<![CDATA[
.split50:6 %GDn_points_load_1 = load i3 %GDn_points_addr_1

]]></Node>
<StgValue><ssdm name="GDn_points_load_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="192" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split50:1 %specloopname_ln899 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38

]]></Node>
<StgValue><ssdm name="specloopname_ln899"/></StgValue>
</operation>

<operation id="193" st_id="18" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split50:2 %z_value_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read_1, i3 1, i3 5, i3 %add_ln901, i25 %radii

]]></Node>
<StgValue><ssdm name="z_value_V"/></StgValue>
</operation>

<operation id="194" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.split50:3 %tmp_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %i_17, i7 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="195" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="10">
<![CDATA[
.split50:4 %tmp_32_cast = zext i10 %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_32_cast"/></StgValue>
</operation>

<operation id="196" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="3">
<![CDATA[
.split50:6 %GDn_points_load_1 = load i3 %GDn_points_addr_1

]]></Node>
<StgValue><ssdm name="GDn_points_load_1"/></StgValue>
</operation>

<operation id="197" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="33" op_0_bw="32">
<![CDATA[
.split50:7 %rhs_2 = sext i32 %z_value_V

]]></Node>
<StgValue><ssdm name="rhs_2"/></StgValue>
</operation>

<operation id="198" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
.split50:8 %br_ln412 = br void

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="199" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0 %i_5 = phi i8 0, void %.split50, i8 %i_13, void %.split47

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="200" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %i_13 = add i8 %i_5, i8 1

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="201" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="8">
<![CDATA[
:5 %zext_ln412_1 = zext i8 %i_5

]]></Node>
<StgValue><ssdm name="zext_ln412_1"/></StgValue>
</operation>

<operation id="202" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %icmp_ln412_1 = icmp_slt  i32 %zext_ln412_1, i32 %GDn_points_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln412_1"/></StgValue>
</operation>

<operation id="203" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln412 = br i1 %icmp_ln412_1, void %_Z16get_index_from_zi6ap_intILi32EERA5_A128_A2_S0_RA5_i.exit49.loopexit, void %.split47

]]></Node>
<StgValue><ssdm name="br_ln412"/></StgValue>
</operation>

<operation id="204" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="8">
<![CDATA[
.split47:1 %zext_ln215 = zext i8 %i_5

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="205" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split47:2 %add_ln215 = add i11 %tmp_32_cast, i11 %zext_ln215

]]></Node>
<StgValue><ssdm name="add_ln215"/></StgValue>
</operation>

<operation id="206" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split47:3 %shl_ln215 = shl i11 %add_ln215, i11 1

]]></Node>
<StgValue><ssdm name="shl_ln215"/></StgValue>
</operation>

<operation id="207" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split47:4 %or_ln215_1 = or i11 %shl_ln215, i11 1

]]></Node>
<StgValue><ssdm name="or_ln215_1"/></StgValue>
</operation>

<operation id="208" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="11">
<![CDATA[
.split47:5 %zext_ln215_1 = zext i11 %or_ln215_1

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="209" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split47:6 %GDarrayDecoded_addr_1 = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_addr_1"/></StgValue>
</operation>

<operation id="210" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="11">
<![CDATA[
.split47:7 %lhs_2 = load i11 %GDarrayDecoded_addr_1

]]></Node>
<StgValue><ssdm name="lhs_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="211" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1 %index_2 = phi i8 0, void %.split50, i8 %index_3, void %.split47

]]></Node>
<StgValue><ssdm name="index_2"/></StgValue>
</operation>

<operation id="212" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %minVal_2 = phi i64 9223372036854775807, void %.split50, i64 %minVal_3, void %.split47

]]></Node>
<StgValue><ssdm name="minVal_2"/></StgValue>
</operation>

<operation id="213" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="214" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split47:0 %specloopname_ln409 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37

]]></Node>
<StgValue><ssdm name="specloopname_ln409"/></StgValue>
</operation>

<operation id="215" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="11">
<![CDATA[
.split47:7 %lhs_2 = load i11 %GDarrayDecoded_addr_1

]]></Node>
<StgValue><ssdm name="lhs_2"/></StgValue>
</operation>

<operation id="216" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="33" op_0_bw="32">
<![CDATA[
.split47:8 %sext_ln215_4 = sext i32 %lhs_2

]]></Node>
<StgValue><ssdm name="sext_ln215_4"/></StgValue>
</operation>

<operation id="217" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split47:9 %ret_3 = sub i33 %sext_ln215_4, i33 %rhs_2

]]></Node>
<StgValue><ssdm name="ret_3"/></StgValue>
</operation>

<operation id="218" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split47:10 %sub_ln180_1 = sub i33 0, i33 %ret_3

]]></Node>
<StgValue><ssdm name="sub_ln180_1"/></StgValue>
</operation>

<operation id="219" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
.split47:11 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ret_3, i32 32

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="220" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
.split47:12 %diff_1 = select i1 %tmp_32, i33 %sub_ln180_1, i33 %ret_3

]]></Node>
<StgValue><ssdm name="diff_1"/></StgValue>
</operation>

<operation id="221" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="33">
<![CDATA[
.split47:13 %sext_ln414_1 = sext i33 %diff_1

]]></Node>
<StgValue><ssdm name="sext_ln414_1"/></StgValue>
</operation>

<operation id="222" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split47:14 %icmp_ln415_1 = icmp_slt  i64 %sext_ln414_1, i64 %minVal_2

]]></Node>
<StgValue><ssdm name="icmp_ln415_1"/></StgValue>
</operation>

<operation id="223" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split47:15 %minVal_3 = select i1 %icmp_ln415_1, i64 %sext_ln414_1, i64 %minVal_2

]]></Node>
<StgValue><ssdm name="minVal_3"/></StgValue>
</operation>

<operation id="224" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split47:16 %index_3 = select i1 %icmp_ln415_1, i8 %i_5, i8 %index_2

]]></Node>
<StgValue><ssdm name="index_3"/></StgValue>
</operation>

<operation id="225" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln412_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
.split47:17 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="226" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z16get_index_from_zi6ap_intILi32EERA5_A128_A2_S0_RA5_i.exit49.loopexit:0 %current_z_i_index_addr = getelementptr i8 %current_z_i_index, i64 0, i64 %zext_ln899

]]></Node>
<StgValue><ssdm name="current_z_i_index_addr"/></StgValue>
</operation>

<operation id="227" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
_Z16get_index_from_zi6ap_intILi32EERA5_A128_A2_S0_RA5_i.exit49.loopexit:1 %store_ln901 = store i8 %index_2, i3 %current_z_i_index_addr

]]></Node>
<StgValue><ssdm name="store_ln901"/></StgValue>
</operation>

<operation id="228" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
_Z16get_index_from_zi6ap_intILi32EERA5_A128_A2_S0_RA5_i.exit49.loopexit:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="229" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_7 = phi i3 %add_ln907, void %.split45, i3 0, void

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="230" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln907 = add i3 %i_7, i3 1

]]></Node>
<StgValue><ssdm name="add_ln907"/></StgValue>
</operation>

<operation id="231" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="232" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln907 = icmp_eq  i3 %i_7, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln907"/></StgValue>
</operation>

<operation id="233" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_72 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="234" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln907 = br i1 %icmp_ln907, void %.split45, void %.loopexit20.loopexit

]]></Node>
<StgValue><ssdm name="br_ln907"/></StgValue>
</operation>

<operation id="235" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln907" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="3">
<![CDATA[
.split45:0 %i_7_cast = zext i3 %i_7

]]></Node>
<StgValue><ssdm name="i_7_cast"/></StgValue>
</operation>

<operation id="236" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln907" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:2 %current_z_i_index_addr_1 = getelementptr i8 %current_z_i_index, i64 0, i64 %i_7_cast

]]></Node>
<StgValue><ssdm name="current_z_i_index_addr_1"/></StgValue>
</operation>

<operation id="237" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln907" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="3">
<![CDATA[
.split45:3 %current_z_i_index_load = load i3 %current_z_i_index_addr_1

]]></Node>
<StgValue><ssdm name="current_z_i_index_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="238" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln907" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split45:1 %specloopname_ln907 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36

]]></Node>
<StgValue><ssdm name="specloopname_ln907"/></StgValue>
</operation>

<operation id="239" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln907" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="3">
<![CDATA[
.split45:3 %current_z_i_index_load = load i3 %current_z_i_index_addr_1

]]></Node>
<StgValue><ssdm name="current_z_i_index_load"/></StgValue>
</operation>

<operation id="240" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln907" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split45:4 %add_ln909 = add i8 %current_z_i_index_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln909"/></StgValue>
</operation>

<operation id="241" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln907" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:5 %new_z_i_index_addr = getelementptr i8 %new_z_i_index, i64 0, i64 %i_7_cast

]]></Node>
<StgValue><ssdm name="new_z_i_index_addr"/></StgValue>
</operation>

<operation id="242" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln907" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
.split45:6 %store_ln909 = store i8 %add_ln909, i3 %new_z_i_index_addr

]]></Node>
<StgValue><ssdm name="store_ln909"/></StgValue>
</operation>

<operation id="243" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln907" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
.split45:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="244" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
.loopexit20.loopexit:0 %br_ln0 = br void %.loopexit20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="245" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.loopexit20:0 %empty_73 = phi i9 %zext_ln896, void, i9 %add_ln906, void %.loopexit20.loopexit

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="246" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.loopexit20:1 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %white_space_height_read_1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="247" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit20:2 %br_ln915 = br i1 %tmp_33, void, void

]]></Node>
<StgValue><ssdm name="br_ln915"/></StgValue>
</operation>

<operation id="248" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln926 = add i32 %p_read, i32 1

]]></Node>
<StgValue><ssdm name="add_ln926"/></StgValue>
</operation>

<operation id="249" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1 %add_ln927 = add i9 %empty_73, i9 1

]]></Node>
<StgValue><ssdm name="add_ln927"/></StgValue>
</operation>

<operation id="250" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="9">
<![CDATA[
:2 %zext_ln928 = zext i9 %add_ln927

]]></Node>
<StgValue><ssdm name="zext_ln928"/></StgValue>
</operation>

<operation id="251" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln928 = br void

]]></Node>
<StgValue><ssdm name="br_ln928"/></StgValue>
</operation>

<operation id="252" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln917 = add i32 %p_read_3, i32 1

]]></Node>
<StgValue><ssdm name="add_ln917"/></StgValue>
</operation>

<operation id="253" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1 %add_ln918 = add i9 %empty_73, i9 511

]]></Node>
<StgValue><ssdm name="add_ln918"/></StgValue>
</operation>

<operation id="254" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="9">
<![CDATA[
:2 %sext_ln919 = sext i9 %add_ln918

]]></Node>
<StgValue><ssdm name="sext_ln919"/></StgValue>
</operation>

<operation id="255" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln919 = br void

]]></Node>
<StgValue><ssdm name="br_ln919"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="256" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_9 = phi i3 %add_ln928, void %.split43, i3 0, void

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="257" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln928 = add i3 %i_9, i3 1

]]></Node>
<StgValue><ssdm name="add_ln928"/></StgValue>
</operation>

<operation id="258" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="259" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln928 = icmp_eq  i3 %i_9, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln928"/></StgValue>
</operation>

<operation id="260" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_75 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="261" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln928 = br i1 %icmp_ln928, void %.split43, void %.loopexit18.loopexit

]]></Node>
<StgValue><ssdm name="br_ln928"/></StgValue>
</operation>

<operation id="262" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln928" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="3">
<![CDATA[
.split43:0 %i_9_cast = zext i3 %i_9

]]></Node>
<StgValue><ssdm name="i_9_cast"/></StgValue>
</operation>

<operation id="263" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln928" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split43:2 %current_z_i_index_addr_3 = getelementptr i8 %current_z_i_index, i64 0, i64 %i_9_cast

]]></Node>
<StgValue><ssdm name="current_z_i_index_addr_3"/></StgValue>
</operation>

<operation id="264" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln928" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="3">
<![CDATA[
.split43:3 %current_z_i_index_load_2 = load i3 %current_z_i_index_addr_3

]]></Node>
<StgValue><ssdm name="current_z_i_index_load_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="265" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln928" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split43:1 %specloopname_ln928 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln928"/></StgValue>
</operation>

<operation id="266" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln928" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="3">
<![CDATA[
.split43:3 %current_z_i_index_load_2 = load i3 %current_z_i_index_addr_3

]]></Node>
<StgValue><ssdm name="current_z_i_index_load_2"/></StgValue>
</operation>

<operation id="267" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln928" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split43:4 %add_ln930 = add i8 %current_z_i_index_load_2, i8 1

]]></Node>
<StgValue><ssdm name="add_ln930"/></StgValue>
</operation>

<operation id="268" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln928" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split43:5 %new_z_i_index_addr_2 = getelementptr i8 %new_z_i_index, i64 0, i64 %i_9_cast

]]></Node>
<StgValue><ssdm name="new_z_i_index_addr_2"/></StgValue>
</operation>

<operation id="269" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln928" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
.split43:6 %store_ln930 = store i8 %add_ln930, i3 %new_z_i_index_addr_2

]]></Node>
<StgValue><ssdm name="store_ln930"/></StgValue>
</operation>

<operation id="270" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln928" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
.split43:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="271" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
.loopexit18.loopexit:0 %br_ln0 = br void %.loopexit18

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="272" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
.loopexit18.loopexit214:0 %br_ln0 = br void %.loopexit18

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="273" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit18:0 %counter_0 = phi i32 %p_read_3, void %.loopexit18.loopexit, i32 %add_ln917, void %.loopexit18.loopexit214

]]></Node>
<StgValue><ssdm name="counter_0"/></StgValue>
</operation>

<operation id="274" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit18:1 %counterUpshift_0 = phi i32 %add_ln926, void %.loopexit18.loopexit, i32 %p_read, void %.loopexit18.loopexit214

]]></Node>
<StgValue><ssdm name="counterUpshift_0"/></StgValue>
</operation>

<operation id="275" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.loopexit18:2 %empty_76 = phi i10 %zext_ln928, void %.loopexit18.loopexit, i10 %sext_ln919, void %.loopexit18.loopexit214

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="276" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="10">
<![CDATA[
.loopexit18:3 %sext_ln934 = sext i10 %empty_76

]]></Node>
<StgValue><ssdm name="sext_ln934"/></StgValue>
</operation>

<operation id="277" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit18:4 %add_ln934 = add i32 %GDn_points_load, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln934"/></StgValue>
</operation>

<operation id="278" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit18:5 %icmp_ln934 = icmp_slt  i32 %sext_ln934, i32 %add_ln934

]]></Node>
<StgValue><ssdm name="icmp_ln934"/></StgValue>
</operation>

<operation id="279" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit18:6 %select_ln934 = select i1 %icmp_ln934, i32 %sext_ln934, i32 %add_ln934

]]></Node>
<StgValue><ssdm name="select_ln934"/></StgValue>
</operation>

<operation id="280" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
.loopexit18:7 %br_ln936 = br void

]]></Node>
<StgValue><ssdm name="br_ln936"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="281" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_8 = phi i3 %add_ln919, void %.split41, i3 0, void

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="282" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln919 = add i3 %i_8, i3 1

]]></Node>
<StgValue><ssdm name="add_ln919"/></StgValue>
</operation>

<operation id="283" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="284" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln919 = icmp_eq  i3 %i_8, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln919"/></StgValue>
</operation>

<operation id="285" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_74 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="286" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln919 = br i1 %icmp_ln919, void %.split41, void %.loopexit18.loopexit214

]]></Node>
<StgValue><ssdm name="br_ln919"/></StgValue>
</operation>

<operation id="287" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="3">
<![CDATA[
.split41:0 %i_8_cast = zext i3 %i_8

]]></Node>
<StgValue><ssdm name="i_8_cast"/></StgValue>
</operation>

<operation id="288" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split41:2 %current_z_i_index_addr_2 = getelementptr i8 %current_z_i_index, i64 0, i64 %i_8_cast

]]></Node>
<StgValue><ssdm name="current_z_i_index_addr_2"/></StgValue>
</operation>

<operation id="289" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="3">
<![CDATA[
.split41:3 %current_z_i_index_load_1 = load i3 %current_z_i_index_addr_2

]]></Node>
<StgValue><ssdm name="current_z_i_index_load_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="290" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split41:1 %specloopname_ln919 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33

]]></Node>
<StgValue><ssdm name="specloopname_ln919"/></StgValue>
</operation>

<operation id="291" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="3">
<![CDATA[
.split41:3 %current_z_i_index_load_1 = load i3 %current_z_i_index_addr_2

]]></Node>
<StgValue><ssdm name="current_z_i_index_load_1"/></StgValue>
</operation>

<operation id="292" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split41:4 %add_ln921 = add i8 %current_z_i_index_load_1, i8 255

]]></Node>
<StgValue><ssdm name="add_ln921"/></StgValue>
</operation>

<operation id="293" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split41:5 %new_z_i_index_addr_1 = getelementptr i8 %new_z_i_index, i64 0, i64 %i_8_cast

]]></Node>
<StgValue><ssdm name="new_z_i_index_addr_1"/></StgValue>
</operation>

<operation id="294" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
.split41:6 %store_ln921 = store i8 %add_ln921, i3 %new_z_i_index_addr_1

]]></Node>
<StgValue><ssdm name="store_ln921"/></StgValue>
</operation>

<operation id="295" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
.split41:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="296" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_10 = phi i3 0, void %.loopexit18, i3 %add_ln936, void %.split39

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="297" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln936 = add i3 %i_10, i3 1

]]></Node>
<StgValue><ssdm name="add_ln936"/></StgValue>
</operation>

<operation id="298" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="299" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln936 = icmp_eq  i3 %i_10, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln936"/></StgValue>
</operation>

<operation id="300" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_77 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="301" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln936 = br i1 %icmp_ln936, void %.split39, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln936"/></StgValue>
</operation>

<operation id="302" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="3">
<![CDATA[
.split39:0 %i_10_cast = zext i3 %i_10

]]></Node>
<StgValue><ssdm name="i_10_cast"/></StgValue>
</operation>

<operation id="303" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split39:2 %new_z_i_index_addr_3 = getelementptr i8 %new_z_i_index, i64 0, i64 %i_10_cast

]]></Node>
<StgValue><ssdm name="new_z_i_index_addr_3"/></StgValue>
</operation>

<operation id="304" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split39:6 %GDn_points_addr_2 = getelementptr i32 %GDn_points, i64 0, i64 %i_10_cast

]]></Node>
<StgValue><ssdm name="GDn_points_addr_2"/></StgValue>
</operation>

<operation id="305" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="3">
<![CDATA[
.split39:7 %GDn_points_load_2 = load i3 %GDn_points_addr_2

]]></Node>
<StgValue><ssdm name="GDn_points_load_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="306" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="3">
<![CDATA[
.split39:7 %GDn_points_load_2 = load i3 %GDn_points_addr_2

]]></Node>
<StgValue><ssdm name="GDn_points_load_2"/></StgValue>
</operation>

<operation id="307" st_id="31" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32">
<![CDATA[
.split39:8 %conv2 = sitofp i32 %GDn_points_load_2

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="308" st_id="32" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32">
<![CDATA[
.split39:8 %conv2 = sitofp i32 %GDn_points_load_2

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="309" st_id="33" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split39:9 %sub = fadd i32 %conv2, i32 -1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="310" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="3">
<![CDATA[
.split39:3 %new_z_i_index_load = load i3 %new_z_i_index_addr_3

]]></Node>
<StgValue><ssdm name="new_z_i_index_load"/></StgValue>
</operation>

<operation id="311" st_id="34" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split39:9 %sub = fadd i32 %conv2, i32 -1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="312" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="3">
<![CDATA[
.split39:3 %new_z_i_index_load = load i3 %new_z_i_index_addr_3

]]></Node>
<StgValue><ssdm name="new_z_i_index_load"/></StgValue>
</operation>

<operation id="313" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="8">
<![CDATA[
.split39:4 %zext_ln938 = zext i8 %new_z_i_index_load

]]></Node>
<StgValue><ssdm name="zext_ln938"/></StgValue>
</operation>

<operation id="314" st_id="35" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32">
<![CDATA[
.split39:5 %conv = sitofp i32 %zext_ln938

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="315" st_id="35" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split39:9 %sub = fadd i32 %conv2, i32 -1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="316" st_id="36" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32">
<![CDATA[
.split39:5 %conv = sitofp i32 %zext_ln938

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="317" st_id="36" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split39:23 %tmp_2 = fcmp_olt  i32 %conv, i32 %sub

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="318" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split39:1 %specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32

]]></Node>
<StgValue><ssdm name="specloopname_ln66"/></StgValue>
</operation>

<operation id="319" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32">
<![CDATA[
.split39:10 %bitcast_ln938 = bitcast i32 %conv

]]></Node>
<StgValue><ssdm name="bitcast_ln938"/></StgValue>
</operation>

<operation id="320" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split39:11 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln938, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="321" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="23" op_0_bw="32">
<![CDATA[
.split39:12 %trunc_ln938 = trunc i32 %bitcast_ln938

]]></Node>
<StgValue><ssdm name="trunc_ln938"/></StgValue>
</operation>

<operation id="322" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32">
<![CDATA[
.split39:13 %bitcast_ln938_1 = bitcast i32 %sub

]]></Node>
<StgValue><ssdm name="bitcast_ln938_1"/></StgValue>
</operation>

<operation id="323" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split39:14 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln938_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="324" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="23" op_0_bw="32">
<![CDATA[
.split39:15 %trunc_ln938_1 = trunc i32 %bitcast_ln938_1

]]></Node>
<StgValue><ssdm name="trunc_ln938_1"/></StgValue>
</operation>

<operation id="325" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split39:16 %icmp_ln938 = icmp_ne  i8 %tmp_s, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln938"/></StgValue>
</operation>

<operation id="326" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split39:17 %icmp_ln938_1 = icmp_eq  i23 %trunc_ln938, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln938_1"/></StgValue>
</operation>

<operation id="327" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split39:18 %or_ln938 = or i1 %icmp_ln938_1, i1 %icmp_ln938

]]></Node>
<StgValue><ssdm name="or_ln938"/></StgValue>
</operation>

<operation id="328" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split39:19 %icmp_ln938_2 = icmp_ne  i8 %tmp_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln938_2"/></StgValue>
</operation>

<operation id="329" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split39:20 %icmp_ln938_3 = icmp_eq  i23 %trunc_ln938_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln938_3"/></StgValue>
</operation>

<operation id="330" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split39:21 %or_ln938_1 = or i1 %icmp_ln938_3, i1 %icmp_ln938_2

]]></Node>
<StgValue><ssdm name="or_ln938_1"/></StgValue>
</operation>

<operation id="331" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split39:22 %and_ln938 = and i1 %or_ln938, i1 %or_ln938_1

]]></Node>
<StgValue><ssdm name="and_ln938"/></StgValue>
</operation>

<operation id="332" st_id="37" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split39:23 %tmp_2 = fcmp_olt  i32 %conv, i32 %sub

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="333" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split39:24 %and_ln938_1 = and i1 %and_ln938, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln938_1"/></StgValue>
</operation>

<operation id="334" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split39:25 %dc = select i1 %and_ln938_1, i32 %conv, i32 %sub

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="335" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32">
<![CDATA[
.split39:26 %data_V = bitcast i32 %dc

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="336" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split39:27 %tmp_48 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="337" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="23" op_0_bw="32">
<![CDATA[
.split39:28 %tmp_49 = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="338" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
.split39:29 %mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_49, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="339" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="55" op_0_bw="25">
<![CDATA[
.split39:30 %zext_ln68 = zext i25 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="340" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="9" op_0_bw="8">
<![CDATA[
.split39:31 %zext_ln341 = zext i8 %tmp_48

]]></Node>
<StgValue><ssdm name="zext_ln341"/></StgValue>
</operation>

<operation id="341" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split39:32 %add_ln341 = add i9 %zext_ln341, i9 385

]]></Node>
<StgValue><ssdm name="add_ln341"/></StgValue>
</operation>

<operation id="342" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
.split39:33 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="343" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split39:34 %sub_ln1311 = sub i8 127, i8 %tmp_48

]]></Node>
<StgValue><ssdm name="sub_ln1311"/></StgValue>
</operation>

<operation id="344" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="9" op_0_bw="8">
<![CDATA[
.split39:35 %sext_ln1311 = sext i8 %sub_ln1311

]]></Node>
<StgValue><ssdm name="sext_ln1311"/></StgValue>
</operation>

<operation id="345" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split39:36 %ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="346" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="9">
<![CDATA[
.split39:37 %sh_prom_i_i_i_i_i_cast_cast_cast = sext i9 %ush

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i_cast_cast_cast"/></StgValue>
</operation>

<operation id="347" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="55" op_0_bw="32">
<![CDATA[
.split39:38 %sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="348" st_id="37" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split39:39 %r_V = lshr i55 %zext_ln68, i55 %sh_prom_i_i_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="349" st_id="37" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split39:40 %r_V_4 = shl i55 %zext_ln68, i55 %sh_prom_i_i_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="350" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split39:41 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %r_V, i32 24

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="351" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="1">
<![CDATA[
.split39:42 %zext_ln662 = zext i1 %tmp_37

]]></Node>
<StgValue><ssdm name="zext_ln662"/></StgValue>
</operation>

<operation id="352" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split39:43 %tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %r_V_4, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="353" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split39:44 %val = select i1 %isNeg, i8 %zext_ln662, i8 %tmp_15

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="354" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="0">
<![CDATA[
.split39:45 %store_ln938 = store i8 %val, i3 %new_z_i_index_addr_3

]]></Node>
<StgValue><ssdm name="store_ln938"/></StgValue>
</operation>

<operation id="355" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln936" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
.split39:46 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="356" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="357" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader2:0 %i_11 = phi i3 %add_ln941, void %.split37, i3 0, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="358" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:1 %add_ln941 = add i3 %i_11, i3 1

]]></Node>
<StgValue><ssdm name="add_ln941"/></StgValue>
</operation>

<operation id="359" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader2:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="360" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:3 %icmp_ln941 = icmp_eq  i3 %i_11, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln941"/></StgValue>
</operation>

<operation id="361" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:4 %empty_78 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="362" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:5 %br_ln941 = br i1 %icmp_ln941, void %.split37, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln941"/></StgValue>
</operation>

<operation id="363" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="3">
<![CDATA[
.split37:0 %i_11_cast = zext i3 %i_11

]]></Node>
<StgValue><ssdm name="i_11_cast"/></StgValue>
</operation>

<operation id="364" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split37:2 %new_z_i_index_addr_4 = getelementptr i8 %new_z_i_index, i64 0, i64 %i_11_cast

]]></Node>
<StgValue><ssdm name="new_z_i_index_addr_4"/></StgValue>
</operation>

<operation id="365" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="3">
<![CDATA[
.split37:3 %new_z_i_index_load_1 = load i3 %new_z_i_index_addr_4

]]></Node>
<StgValue><ssdm name="new_z_i_index_load_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="366" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="3">
<![CDATA[
.split37:3 %new_z_i_index_load_1 = load i3 %new_z_i_index_addr_4

]]></Node>
<StgValue><ssdm name="new_z_i_index_load_1"/></StgValue>
</operation>

<operation id="367" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="8">
<![CDATA[
.split37:4 %zext_ln943 = zext i8 %new_z_i_index_load_1

]]></Node>
<StgValue><ssdm name="zext_ln943"/></StgValue>
</operation>

<operation id="368" st_id="40" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32">
<![CDATA[
.split37:5 %conv3 = sitofp i32 %zext_ln943

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="369" st_id="41" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32">
<![CDATA[
.split37:5 %conv3 = sitofp i32 %zext_ln943

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>

<operation id="370" st_id="41" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split37:12 %tmp_5 = fcmp_olt  i32 %conv3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="371" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split37:1 %specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31

]]></Node>
<StgValue><ssdm name="specloopname_ln66"/></StgValue>
</operation>

<operation id="372" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32">
<![CDATA[
.split37:6 %bitcast_ln943 = bitcast i32 %conv3

]]></Node>
<StgValue><ssdm name="bitcast_ln943"/></StgValue>
</operation>

<operation id="373" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split37:7 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln943, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="374" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="23" op_0_bw="32">
<![CDATA[
.split37:8 %trunc_ln943 = trunc i32 %bitcast_ln943

]]></Node>
<StgValue><ssdm name="trunc_ln943"/></StgValue>
</operation>

<operation id="375" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split37:9 %icmp_ln943 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln943"/></StgValue>
</operation>

<operation id="376" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split37:10 %icmp_ln943_1 = icmp_eq  i23 %trunc_ln943, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln943_1"/></StgValue>
</operation>

<operation id="377" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split37:11 %or_ln943 = or i1 %icmp_ln943_1, i1 %icmp_ln943

]]></Node>
<StgValue><ssdm name="or_ln943"/></StgValue>
</operation>

<operation id="378" st_id="42" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split37:12 %tmp_5 = fcmp_olt  i32 %conv3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="379" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split37:13 %and_ln943 = and i1 %or_ln943, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln943"/></StgValue>
</operation>

<operation id="380" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="31" op_0_bw="32">
<![CDATA[
.split37:14 %trunc_ln312 = trunc i32 %bitcast_ln943

]]></Node>
<StgValue><ssdm name="trunc_ln312"/></StgValue>
</operation>

<operation id="381" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.split37:15 %data_V_2 = select i1 %and_ln943, i31 0, i31 %trunc_ln312

]]></Node>
<StgValue><ssdm name="data_V_2"/></StgValue>
</operation>

<operation id="382" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split37:16 %tmp_50 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %data_V_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="383" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="23" op_0_bw="31">
<![CDATA[
.split37:17 %tmp_51 = trunc i31 %data_V_2

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="384" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
.split37:18 %mantissa_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_51, i1 0

]]></Node>
<StgValue><ssdm name="mantissa_2"/></StgValue>
</operation>

<operation id="385" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="55" op_0_bw="25">
<![CDATA[
.split37:19 %zext_ln68_1 = zext i25 %mantissa_2

]]></Node>
<StgValue><ssdm name="zext_ln68_1"/></StgValue>
</operation>

<operation id="386" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="9" op_0_bw="8">
<![CDATA[
.split37:20 %zext_ln341_2 = zext i8 %tmp_50

]]></Node>
<StgValue><ssdm name="zext_ln341_2"/></StgValue>
</operation>

<operation id="387" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split37:21 %add_ln341_2 = add i9 %zext_ln341_2, i9 385

]]></Node>
<StgValue><ssdm name="add_ln341_2"/></StgValue>
</operation>

<operation id="388" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
.split37:22 %isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341_2, i32 8

]]></Node>
<StgValue><ssdm name="isNeg_2"/></StgValue>
</operation>

<operation id="389" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split37:23 %sub_ln1311_2 = sub i8 127, i8 %tmp_50

]]></Node>
<StgValue><ssdm name="sub_ln1311_2"/></StgValue>
</operation>

<operation id="390" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="9" op_0_bw="8">
<![CDATA[
.split37:24 %sext_ln1311_2 = sext i8 %sub_ln1311_2

]]></Node>
<StgValue><ssdm name="sext_ln1311_2"/></StgValue>
</operation>

<operation id="391" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split37:25 %ush_2 = select i1 %isNeg_2, i9 %sext_ln1311_2, i9 %add_ln341_2

]]></Node>
<StgValue><ssdm name="ush_2"/></StgValue>
</operation>

<operation id="392" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="9">
<![CDATA[
.split37:26 %sh_prom_i_i_i_i_i75_cast_cast_cast = sext i9 %ush_2

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i75_cast_cast_cast"/></StgValue>
</operation>

<operation id="393" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="55" op_0_bw="32">
<![CDATA[
.split37:27 %sh_prom_i_i_i_i_i75_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i75_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i75_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="394" st_id="42" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split37:28 %r_V_5 = lshr i55 %zext_ln68_1, i55 %sh_prom_i_i_i_i_i75_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="395" st_id="42" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.split37:29 %r_V_6 = shl i55 %zext_ln68_1, i55 %sh_prom_i_i_i_i_i75_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="396" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
.split37:30 %tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %r_V_5, i32 24

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="397" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="1">
<![CDATA[
.split37:31 %zext_ln662_1 = zext i1 %tmp_41

]]></Node>
<StgValue><ssdm name="zext_ln662_1"/></StgValue>
</operation>

<operation id="398" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="8" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split37:32 %tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %r_V_6, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="399" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split37:33 %val_2 = select i1 %isNeg_2, i8 %zext_ln662_1, i8 %tmp_19

]]></Node>
<StgValue><ssdm name="val_2"/></StgValue>
</operation>

<operation id="400" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="0">
<![CDATA[
.split37:34 %store_ln943 = store i8 %val_2, i3 %new_z_i_index_addr_4

]]></Node>
<StgValue><ssdm name="store_ln943"/></StgValue>
</operation>

<operation id="401" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln941" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
.split37:35 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="402" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0 %br_ln0 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="403" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1:0 %i_12 = phi i3 %add_ln947, void %.split35, i3 0, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="404" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:1 %add_ln947 = add i3 %i_12, i3 1

]]></Node>
<StgValue><ssdm name="add_ln947"/></StgValue>
</operation>

<operation id="405" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="406" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:3 %icmp_ln947 = icmp_eq  i3 %i_12, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln947"/></StgValue>
</operation>

<operation id="407" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:4 %empty_79 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="408" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:5 %br_ln947 = br i1 %icmp_ln947, void %.split35, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln947"/></StgValue>
</operation>

<operation id="409" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln947" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="3">
<![CDATA[
.split35:0 %i_12_cast = zext i3 %i_12

]]></Node>
<StgValue><ssdm name="i_12_cast"/></StgValue>
</operation>

<operation id="410" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln947" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split35:4 %new_z_i_index_addr_5 = getelementptr i8 %new_z_i_index, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="new_z_i_index_addr_5"/></StgValue>
</operation>

<operation id="411" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln947" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="3">
<![CDATA[
.split35:5 %new_z_i_index_load_2 = load i3 %new_z_i_index_addr_5

]]></Node>
<StgValue><ssdm name="new_z_i_index_load_2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="412" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln947" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.split35:1 %tmp_21 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %i_12, i7 0

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="413" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln947" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="11" op_0_bw="10">
<![CDATA[
.split35:2 %zext_ln947 = zext i10 %tmp_21

]]></Node>
<StgValue><ssdm name="zext_ln947"/></StgValue>
</operation>

<operation id="414" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln947" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="3">
<![CDATA[
.split35:5 %new_z_i_index_load_2 = load i3 %new_z_i_index_addr_5

]]></Node>
<StgValue><ssdm name="new_z_i_index_load_2"/></StgValue>
</operation>

<operation id="415" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln947" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="11" op_0_bw="8">
<![CDATA[
.split35:6 %zext_ln949 = zext i8 %new_z_i_index_load_2

]]></Node>
<StgValue><ssdm name="zext_ln949"/></StgValue>
</operation>

<operation id="416" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln947" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split35:7 %add_ln949 = add i11 %zext_ln947, i11 %zext_ln949

]]></Node>
<StgValue><ssdm name="add_ln949"/></StgValue>
</operation>

<operation id="417" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln947" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split35:8 %shl_ln949 = shl i11 %add_ln949, i11 1

]]></Node>
<StgValue><ssdm name="shl_ln949"/></StgValue>
</operation>

<operation id="418" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln947" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split35:9 %or_ln949 = or i11 %shl_ln949, i11 1

]]></Node>
<StgValue><ssdm name="or_ln949"/></StgValue>
</operation>

<operation id="419" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln947" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="11">
<![CDATA[
.split35:10 %zext_ln949_1 = zext i11 %or_ln949

]]></Node>
<StgValue><ssdm name="zext_ln949_1"/></StgValue>
</operation>

<operation id="420" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln947" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split35:11 %GDarrayDecoded_addr_2 = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln949_1

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_addr_2"/></StgValue>
</operation>

<operation id="421" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln947" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="11">
<![CDATA[
.split35:13 %GDarrayDecoded_load = load i11 %GDarrayDecoded_addr_2

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="422" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln947" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split35:3 %specloopname_ln947 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30

]]></Node>
<StgValue><ssdm name="specloopname_ln947"/></StgValue>
</operation>

<operation id="423" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln947" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split35:12 %new_z_i_V_addr = getelementptr i32 %new_z_i_V, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="new_z_i_V_addr"/></StgValue>
</operation>

<operation id="424" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln947" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="11">
<![CDATA[
.split35:13 %GDarrayDecoded_load = load i11 %GDarrayDecoded_addr_2

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load"/></StgValue>
</operation>

<operation id="425" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln947" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split35:14 %store_ln949 = store i32 %GDarrayDecoded_load, i3 %new_z_i_V_addr

]]></Node>
<StgValue><ssdm name="store_ln949"/></StgValue>
</operation>

<operation id="426" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln947" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
.split35:15 %br_ln0 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="427" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:0 %new_z_i_atTop_V_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_3"/></StgValue>
</operation>

<operation id="428" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:1 %new_z_i_atTop_V_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_3_1"/></StgValue>
</operation>

<operation id="429" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:2 %new_z_i_atTop_V_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_3_2"/></StgValue>
</operation>

<operation id="430" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:3 %new_z_i_atTop_V_3_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_3_3"/></StgValue>
</operation>

<operation id="431" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:4 %new_z_i_atTop_V_3_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_3_4"/></StgValue>
</operation>

<operation id="432" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:5 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="433" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0 %i_15 = phi i3 %add_ln958, void %.split3319, i3 1, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="434" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="435" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:2 %icmp_ln953 = icmp_eq  i3 %i_15, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln953"/></StgValue>
</operation>

<operation id="436" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3 %empty_80 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="437" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4 %br_ln953 = br i1 %icmp_ln953, void %.split33, void %.preheader11.preheader

]]></Node>
<StgValue><ssdm name="br_ln953"/></StgValue>
</operation>

<operation id="438" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln953" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split33:0 %add_ln958 = add i3 %i_15, i3 1

]]></Node>
<StgValue><ssdm name="add_ln958"/></StgValue>
</operation>

<operation id="439" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln953" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="3">
<![CDATA[
.split33:1 %trunc_ln958_cast = zext i3 %i_15

]]></Node>
<StgValue><ssdm name="trunc_ln958_cast"/></StgValue>
</operation>

<operation id="440" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln953" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split33:3 %new_z_i_V_addr_1 = getelementptr i32 %new_z_i_V, i64 0, i64 %trunc_ln958_cast

]]></Node>
<StgValue><ssdm name="new_z_i_V_addr_1"/></StgValue>
</operation>

<operation id="441" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln953" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="3">
<![CDATA[
.split33:4 %new_z_i_V_load = load i3 %new_z_i_V_addr_1

]]></Node>
<StgValue><ssdm name="new_z_i_V_load"/></StgValue>
</operation>

<operation id="442" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln953" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="2" op_0_bw="3">
<![CDATA[
.split33:6 %trunc_ln955 = trunc i3 %i_15

]]></Node>
<StgValue><ssdm name="trunc_ln955"/></StgValue>
</operation>

<operation id="443" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln953" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split33:7 %switch_ln955 = switch i2 %trunc_ln955, void %branch3, i2 1, void %.split33..split3319_crit_edge, i2 2, void %branch1, i2 3, void %branch2

]]></Node>
<StgValue><ssdm name="switch_ln955"/></StgValue>
</operation>

<operation id="444" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln953" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0">
<![CDATA[
.split3319:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="445" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln953" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="3">
<![CDATA[
.split33:4 %new_z_i_V_load = load i3 %new_z_i_V_addr_1

]]></Node>
<StgValue><ssdm name="new_z_i_V_load"/></StgValue>
</operation>

<operation id="446" st_id="49" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln953" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split33:5 %new_z_i_atTop_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %new_z_i_V_load, i3 1, i3 %add_ln958, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_0"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="447" st_id="50" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln953" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split33:5 %new_z_i_atTop_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %new_z_i_V_load, i3 1, i3 %add_ln958, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_0"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="448" st_id="51" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln953" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split33:5 %new_z_i_atTop_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %new_z_i_V_load, i3 1, i3 %add_ln958, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_0"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="449" st_id="52" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln953" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split33:5 %new_z_i_atTop_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %new_z_i_V_load, i3 1, i3 %add_ln958, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_0"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="450" st_id="53" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln953" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split33:5 %new_z_i_atTop_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %new_z_i_V_load, i3 1, i3 %add_ln958, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_0"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="451" st_id="54" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln953" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split33:5 %new_z_i_atTop_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %new_z_i_V_load, i3 1, i3 %add_ln958, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_0"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="452" st_id="55" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln953" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split33:5 %new_z_i_atTop_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %new_z_i_V_load, i3 1, i3 %add_ln958, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_0"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="453" st_id="56" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln953" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split33:5 %new_z_i_atTop_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %new_z_i_V_load, i3 1, i3 %add_ln958, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_0"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="454" st_id="57" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln953" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split33:5 %new_z_i_atTop_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %new_z_i_V_load, i3 1, i3 %add_ln958, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_0"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="455" st_id="58" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln953" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split33:5 %new_z_i_atTop_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %new_z_i_V_load, i3 1, i3 %add_ln958, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_0"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="456" st_id="59" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln953" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split33:5 %new_z_i_atTop_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %new_z_i_V_load, i3 1, i3 %add_ln958, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_0"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="457" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln953" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split33:2 %specloopname_ln953 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29

]]></Node>
<StgValue><ssdm name="specloopname_ln953"/></StgValue>
</operation>

<operation id="458" st_id="60" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln953" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
.split33:5 %new_z_i_atTop_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %new_z_i_V_load, i3 1, i3 %add_ln958, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_0"/></StgValue>
</operation>

<operation id="459" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln955" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2:0 %store_ln955 = store i32 %new_z_i_atTop_V_0, i32 %new_z_i_atTop_V_3_3

]]></Node>
<StgValue><ssdm name="store_ln955"/></StgValue>
</operation>

<operation id="460" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln955" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln955 = br void %.split3319

]]></Node>
<StgValue><ssdm name="br_ln955"/></StgValue>
</operation>

<operation id="461" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln955" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:0 %store_ln955 = store i32 %new_z_i_atTop_V_0, i32 %new_z_i_atTop_V_3_2

]]></Node>
<StgValue><ssdm name="store_ln955"/></StgValue>
</operation>

<operation id="462" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln955" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln955 = br void %.split3319

]]></Node>
<StgValue><ssdm name="br_ln955"/></StgValue>
</operation>

<operation id="463" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln955" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split33..split3319_crit_edge:0 %store_ln955 = store i32 %new_z_i_atTop_V_0, i32 %new_z_i_atTop_V_3_1

]]></Node>
<StgValue><ssdm name="store_ln955"/></StgValue>
</operation>

<operation id="464" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln955" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
.split33..split3319_crit_edge:1 %br_ln955 = br void %.split3319

]]></Node>
<StgValue><ssdm name="br_ln955"/></StgValue>
</operation>

<operation id="465" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln955" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3:0 %store_ln955 = store i32 %new_z_i_atTop_V_0, i32 %new_z_i_atTop_V_3_4

]]></Node>
<StgValue><ssdm name="store_ln955"/></StgValue>
</operation>

<operation id="466" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln955" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3:1 %store_ln955 = store i32 %new_z_i_atTop_V_0, i32 %new_z_i_atTop_V_3

]]></Node>
<StgValue><ssdm name="store_ln955"/></StgValue>
</operation>

<operation id="467" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln955" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
branch3:2 %br_ln955 = br void %.split3319

]]></Node>
<StgValue><ssdm name="br_ln955"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="468" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader:0 %br_ln0 = br void %.preheader11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="469" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader11:0 %i_14 = phi i3 %add_ln965, void %.split31, i3 0, void %.preheader11.preheader

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="470" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader11:1 %layerSMin = phi i64 %layerSMin_1, void %.split31, i64 9223372036854775807, void %.preheader11.preheader

]]></Node>
<StgValue><ssdm name="layerSMin"/></StgValue>
</operation>

<operation id="471" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader11:2 %layerWithSmallestShift = phi i8 %layerWithSmallestShift_1, void %.split31, i8 0, void %.preheader11.preheader

]]></Node>
<StgValue><ssdm name="layerWithSmallestShift"/></StgValue>
</operation>

<operation id="472" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader11:3 %add_ln965 = add i3 %i_14, i3 1

]]></Node>
<StgValue><ssdm name="add_ln965"/></StgValue>
</operation>

<operation id="473" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader11:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="474" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader11:5 %icmp_ln965 = icmp_eq  i3 %i_14, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln965"/></StgValue>
</operation>

<operation id="475" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader11:6 %empty_81 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="476" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:7 %br_ln965 = br i1 %icmp_ln965, void %.split31, void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln965"/></StgValue>
</operation>

<operation id="477" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32">
<![CDATA[
.split31:0 %new_z_i_atTop_V_3_1_load_1 = load i32 %new_z_i_atTop_V_3_1

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_3_1_load_1"/></StgValue>
</operation>

<operation id="478" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32">
<![CDATA[
.split31:1 %new_z_i_atTop_V_3_2_load_1 = load i32 %new_z_i_atTop_V_3_2

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_3_2_load_1"/></StgValue>
</operation>

<operation id="479" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32">
<![CDATA[
.split31:2 %new_z_i_atTop_V_3_3_load_1 = load i32 %new_z_i_atTop_V_3_3

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_3_3_load_1"/></StgValue>
</operation>

<operation id="480" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32">
<![CDATA[
.split31:3 %new_z_i_atTop_V_3_4_load_1 = load i32 %new_z_i_atTop_V_3_4

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_3_4_load_1"/></StgValue>
</operation>

<operation id="481" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="2" op_0_bw="3">
<![CDATA[
.split31:5 %trunc_ln534 = trunc i3 %i_14

]]></Node>
<StgValue><ssdm name="trunc_ln534"/></StgValue>
</operation>

<operation id="482" st_id="62" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split31:6 %tmp_17 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %new_z_i_atTop_V_3_1_load_1, i32 %new_z_i_atTop_V_3_2_load_1, i32 %new_z_i_atTop_V_3_3_load_1, i32 %new_z_i_atTop_V_3_4_load_1, i2 %trunc_ln534

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="483" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="33" op_0_bw="32">
<![CDATA[
.split31:7 %sext_ln967 = sext i32 %tmp_17

]]></Node>
<StgValue><ssdm name="sext_ln967"/></StgValue>
</operation>

<operation id="484" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split31:8 %sub_ln967 = sub i33 %sext_ln967, i33 %rhs

]]></Node>
<StgValue><ssdm name="sub_ln967"/></StgValue>
</operation>

<operation id="485" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="33">
<![CDATA[
.split31:9 %sext_ln277_3 = sext i33 %sub_ln967

]]></Node>
<StgValue><ssdm name="sext_ln277_3"/></StgValue>
</operation>

<operation id="486" st_id="62" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64">
<![CDATA[
.split31:10 %dc_5 = sitodp i64 %sext_ln277_3

]]></Node>
<StgValue><ssdm name="dc_5"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="487" st_id="63" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64">
<![CDATA[
.split31:10 %dc_5 = sitodp i64 %sext_ln277_3

]]></Node>
<StgValue><ssdm name="dc_5"/></StgValue>
</operation>

<operation id="488" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64">
<![CDATA[
.split31:11 %data_V_3 = bitcast i64 %dc_5

]]></Node>
<StgValue><ssdm name="data_V_3"/></StgValue>
</operation>

<operation id="489" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split31:12 %tmp_52 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_3, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="490" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="52" op_0_bw="64">
<![CDATA[
.split31:13 %tmp_53 = trunc i64 %data_V_3

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="491" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split31:4 %specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="492" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
.split31:14 %mantissa_3 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_53, i1 0

]]></Node>
<StgValue><ssdm name="mantissa_3"/></StgValue>
</operation>

<operation id="493" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="169" op_0_bw="54">
<![CDATA[
.split31:15 %zext_ln15 = zext i54 %mantissa_3

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="494" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="11">
<![CDATA[
.split31:16 %zext_ln510 = zext i11 %tmp_52

]]></Node>
<StgValue><ssdm name="zext_ln510"/></StgValue>
</operation>

<operation id="495" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split31:17 %add_ln510 = add i12 %zext_ln510, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln510"/></StgValue>
</operation>

<operation id="496" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
.split31:18 %isNeg_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11

]]></Node>
<StgValue><ssdm name="isNeg_3"/></StgValue>
</operation>

<operation id="497" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split31:19 %sub_ln1311_3 = sub i11 1023, i11 %tmp_52

]]></Node>
<StgValue><ssdm name="sub_ln1311_3"/></StgValue>
</operation>

<operation id="498" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="12" op_0_bw="11">
<![CDATA[
.split31:20 %sext_ln1311_3 = sext i11 %sub_ln1311_3

]]></Node>
<StgValue><ssdm name="sext_ln1311_3"/></StgValue>
</operation>

<operation id="499" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split31:21 %ush_3 = select i1 %isNeg_3, i12 %sext_ln1311_3, i12 %add_ln510

]]></Node>
<StgValue><ssdm name="ush_3"/></StgValue>
</operation>

<operation id="500" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="12">
<![CDATA[
.split31:22 %sh_prom_i_i_i_i_i102_cast_cast_cast = sext i12 %ush_3

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i102_cast_cast_cast"/></StgValue>
</operation>

<operation id="501" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="169" op_0_bw="32">
<![CDATA[
.split31:23 %sh_prom_i_i_i_i_i102_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i102_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i102_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="502" st_id="64" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="169" op_0_bw="169" op_1_bw="169">
<![CDATA[
.split31:24 %r_V_7 = lshr i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i102_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="503" st_id="64" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="169" op_0_bw="169" op_1_bw="169">
<![CDATA[
.split31:25 %r_V_8 = shl i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i102_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="504" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="169" op_2_bw="32">
<![CDATA[
.split31:26 %tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_7, i32 53

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="505" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="1">
<![CDATA[
.split31:27 %zext_ln662_2 = zext i1 %tmp_46

]]></Node>
<StgValue><ssdm name="zext_ln662_2"/></StgValue>
</operation>

<operation id="506" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64" op_1_bw="169" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split31:28 %tmp_23 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_8, i32 53, i32 116

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="507" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split31:29 %val_3 = select i1 %isNeg_3, i64 %zext_ln662_2, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="val_3"/></StgValue>
</operation>

<operation id="508" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split31:30 %icmp_ln967 = icmp_slt  i64 %val_3, i64 %layerSMin

]]></Node>
<StgValue><ssdm name="icmp_ln967"/></StgValue>
</operation>

<operation id="509" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="2">
<![CDATA[
.split31:31 %zext_ln967 = zext i2 %trunc_ln534

]]></Node>
<StgValue><ssdm name="zext_ln967"/></StgValue>
</operation>

<operation id="510" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split31:32 %layerWithSmallestShift_1 = select i1 %icmp_ln967, i8 %zext_ln967, i8 %layerWithSmallestShift

]]></Node>
<StgValue><ssdm name="layerWithSmallestShift_1"/></StgValue>
</operation>

<operation id="511" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split31:33 %layerSMin_1 = select i1 %icmp_ln967, i64 %val_3, i64 %layerSMin

]]></Node>
<StgValue><ssdm name="layerSMin_1"/></StgValue>
</operation>

<operation id="512" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln965" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
.split31:34 %br_ln0 = br void %.preheader11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="513" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:1 %new_z_i_atTop_V_3_1_load = load i32 %new_z_i_atTop_V_3_1

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_3_1_load"/></StgValue>
</operation>

<operation id="514" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:2 %new_z_i_atTop_V_3_2_load = load i32 %new_z_i_atTop_V_3_2

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_3_2_load"/></StgValue>
</operation>

<operation id="515" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:3 %new_z_i_atTop_V_3_3_load = load i32 %new_z_i_atTop_V_3_3

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_3_3_load"/></StgValue>
</operation>

<operation id="516" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:4 %new_z_i_atTop_V_3_4_load = load i32 %new_z_i_atTop_V_3_4

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_3_4_load"/></StgValue>
</operation>

<operation id="517" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="2" op_0_bw="8">
<![CDATA[
_ifconv:5 %trunc_ln974 = trunc i8 %layerWithSmallestShift

]]></Node>
<StgValue><ssdm name="trunc_ln974"/></StgValue>
</operation>

<operation id="518" st_id="65" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
_ifconv:6 %lhs_3 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %new_z_i_atTop_V_3_1_load, i32 %new_z_i_atTop_V_3_2_load, i32 %new_z_i_atTop_V_3_3_load, i32 %new_z_i_atTop_V_3_4_load, i2 %trunc_ln974

]]></Node>
<StgValue><ssdm name="lhs_3"/></StgValue>
</operation>

<operation id="519" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:7 %sext_ln215_5 = sext i32 %lhs_3

]]></Node>
<StgValue><ssdm name="sext_ln215_5"/></StgValue>
</operation>

<operation id="520" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:8 %ret_8 = sub i33 %sext_ln215_5, i33 %rhs

]]></Node>
<StgValue><ssdm name="ret_8"/></StgValue>
</operation>

<operation id="521" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="33">
<![CDATA[
_ifconv:9 %sext_ln277 = sext i33 %ret_8

]]></Node>
<StgValue><ssdm name="sext_ln277"/></StgValue>
</operation>

<operation id="522" st_id="65" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:10 %dc_2 = sitodp i64 %sext_ln277

]]></Node>
<StgValue><ssdm name="dc_2"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="523" st_id="66" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:10 %dc_2 = sitodp i64 %sext_ln277

]]></Node>
<StgValue><ssdm name="dc_2"/></StgValue>
</operation>

<operation id="524" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:11 %data_V_4 = bitcast i64 %dc_2

]]></Node>
<StgValue><ssdm name="data_V_4"/></StgValue>
</operation>

<operation id="525" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:12 %p_Result_s = trunc i64 %data_V_4

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="526" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="63">
<![CDATA[
_ifconv:13 %zext_ln368 = zext i63 %p_Result_s

]]></Node>
<StgValue><ssdm name="zext_ln368"/></StgValue>
</operation>

<operation id="527" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:14 %bitcast_ln521 = bitcast i64 %zext_ln368

]]></Node>
<StgValue><ssdm name="bitcast_ln521"/></StgValue>
</operation>

<operation id="528" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:15 %tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_4, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="529" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:16 %trunc_ln987 = trunc i64 %data_V_4

]]></Node>
<StgValue><ssdm name="trunc_ln987"/></StgValue>
</operation>

<operation id="530" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:17 %icmp_ln987 = icmp_ne  i11 %tmp_8, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln987"/></StgValue>
</operation>

<operation id="531" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:18 %icmp_ln987_1 = icmp_eq  i52 %trunc_ln987, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln987_1"/></StgValue>
</operation>

<operation id="532" st_id="66" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:20 %tmp_10 = fcmp_olt  i64 %bitcast_ln521, i64 1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="533" st_id="67" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:20 %tmp_10 = fcmp_olt  i64 %bitcast_ln521, i64 1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="534" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="10" op_0_bw="32">
<![CDATA[
_ifconv:22 %trunc_ln989 = trunc i32 %select_ln934

]]></Node>
<StgValue><ssdm name="trunc_ln989"/></StgValue>
</operation>

<operation id="535" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
_ifconv:23 %tmp_50_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %trunc_ln989, i1 0

]]></Node>
<StgValue><ssdm name="tmp_50_cast"/></StgValue>
</operation>

<operation id="536" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:24 %add_ln989 = add i11 %tmp_50_cast, i11 1025

]]></Node>
<StgValue><ssdm name="add_ln989"/></StgValue>
</operation>

<operation id="537" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="11">
<![CDATA[
_ifconv:25 %zext_ln989 = zext i11 %add_ln989

]]></Node>
<StgValue><ssdm name="zext_ln989"/></StgValue>
</operation>

<operation id="538" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:26 %GDarrayDecoded_addr_3 = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln989

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_addr_3"/></StgValue>
</operation>

<operation id="539" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:33 %GDarrayDecoded_load_1 = load i11 %GDarrayDecoded_addr_3

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load_1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="540" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:19 %or_ln987 = or i1 %icmp_ln987_1, i1 %icmp_ln987

]]></Node>
<StgValue><ssdm name="or_ln987"/></StgValue>
</operation>

<operation id="541" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:21 %and_ln987 = and i1 %or_ln987, i1 %tmp_10

]]></Node>
<StgValue><ssdm name="and_ln987"/></StgValue>
</operation>

<operation id="542" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:33 %GDarrayDecoded_load_1 = load i11 %GDarrayDecoded_addr_3

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load_1"/></StgValue>
</operation>

<operation id="543" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:34 %lhs_4 = select i1 %and_ln987, i32 %GDarrayDecoded_load_1, i32 %lhs_3

]]></Node>
<StgValue><ssdm name="lhs_4"/></StgValue>
</operation>

<operation id="544" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:35 %sext_ln215_6 = sext i32 %lhs_4

]]></Node>
<StgValue><ssdm name="sext_ln215_6"/></StgValue>
</operation>

<operation id="545" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:36 %ret_10 = sub i33 %sext_ln215_6, i33 %rhs

]]></Node>
<StgValue><ssdm name="ret_10"/></StgValue>
</operation>

<operation id="546" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="33">
<![CDATA[
_ifconv:37 %sext_ln277_1 = sext i33 %ret_10

]]></Node>
<StgValue><ssdm name="sext_ln277_1"/></StgValue>
</operation>

<operation id="547" st_id="68" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:38 %dc_3 = sitodp i64 %sext_ln277_1

]]></Node>
<StgValue><ssdm name="dc_3"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="548" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:27 %add_ln994 = add i11 %tmp_50_cast, i11 769

]]></Node>
<StgValue><ssdm name="add_ln994"/></StgValue>
</operation>

<operation id="549" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="11">
<![CDATA[
_ifconv:28 %zext_ln994 = zext i11 %add_ln994

]]></Node>
<StgValue><ssdm name="zext_ln994"/></StgValue>
</operation>

<operation id="550" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:29 %GDarrayDecoded_addr_4 = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln994

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_addr_4"/></StgValue>
</operation>

<operation id="551" st_id="69" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:38 %dc_3 = sitodp i64 %sext_ln277_1

]]></Node>
<StgValue><ssdm name="dc_3"/></StgValue>
</operation>

<operation id="552" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:39 %data_V_5 = bitcast i64 %dc_3

]]></Node>
<StgValue><ssdm name="data_V_5"/></StgValue>
</operation>

<operation id="553" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:40 %p_Result_2 = trunc i64 %data_V_5

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="554" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="63">
<![CDATA[
_ifconv:41 %zext_ln368_1 = zext i63 %p_Result_2

]]></Node>
<StgValue><ssdm name="zext_ln368_1"/></StgValue>
</operation>

<operation id="555" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:42 %bitcast_ln521_1 = bitcast i64 %zext_ln368_1

]]></Node>
<StgValue><ssdm name="bitcast_ln521_1"/></StgValue>
</operation>

<operation id="556" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:43 %tmp_11 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_5, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="557" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:44 %trunc_ln992 = trunc i64 %data_V_5

]]></Node>
<StgValue><ssdm name="trunc_ln992"/></StgValue>
</operation>

<operation id="558" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:45 %icmp_ln992 = icmp_ne  i11 %tmp_11, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln992"/></StgValue>
</operation>

<operation id="559" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:46 %icmp_ln992_1 = icmp_eq  i52 %trunc_ln992, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln992_1"/></StgValue>
</operation>

<operation id="560" st_id="69" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:48 %tmp_13 = fcmp_olt  i64 %bitcast_ln521_1, i64 1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="561" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:50 %GDarrayDecoded_load_2 = load i11 %GDarrayDecoded_addr_4

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load_2"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="562" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:47 %or_ln992 = or i1 %icmp_ln992_1, i1 %icmp_ln992

]]></Node>
<StgValue><ssdm name="or_ln992"/></StgValue>
</operation>

<operation id="563" st_id="70" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:48 %tmp_13 = fcmp_olt  i64 %bitcast_ln521_1, i64 1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="564" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:49 %and_ln992 = and i1 %or_ln992, i1 %tmp_13

]]></Node>
<StgValue><ssdm name="and_ln992"/></StgValue>
</operation>

<operation id="565" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:50 %GDarrayDecoded_load_2 = load i11 %GDarrayDecoded_addr_4

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load_2"/></StgValue>
</operation>

<operation id="566" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:51 %lhs_5 = select i1 %and_ln992, i32 %GDarrayDecoded_load_2, i32 %lhs_4

]]></Node>
<StgValue><ssdm name="lhs_5"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="567" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:52 %sext_ln215_7 = sext i32 %lhs_5

]]></Node>
<StgValue><ssdm name="sext_ln215_7"/></StgValue>
</operation>

<operation id="568" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:53 %ret_12 = sub i33 %sext_ln215_7, i33 %rhs

]]></Node>
<StgValue><ssdm name="ret_12"/></StgValue>
</operation>

<operation id="569" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="33">
<![CDATA[
_ifconv:54 %sext_ln277_2 = sext i33 %ret_12

]]></Node>
<StgValue><ssdm name="sext_ln277_2"/></StgValue>
</operation>

<operation id="570" st_id="71" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:55 %dc_4 = sitodp i64 %sext_ln277_2

]]></Node>
<StgValue><ssdm name="dc_4"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="571" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:30 %add_ln999 = add i11 %tmp_50_cast, i11 513

]]></Node>
<StgValue><ssdm name="add_ln999"/></StgValue>
</operation>

<operation id="572" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="11">
<![CDATA[
_ifconv:31 %zext_ln999 = zext i11 %add_ln999

]]></Node>
<StgValue><ssdm name="zext_ln999"/></StgValue>
</operation>

<operation id="573" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:32 %GDarrayDecoded_addr_5 = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln999

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_addr_5"/></StgValue>
</operation>

<operation id="574" st_id="72" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:55 %dc_4 = sitodp i64 %sext_ln277_2

]]></Node>
<StgValue><ssdm name="dc_4"/></StgValue>
</operation>

<operation id="575" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:56 %data_V_6 = bitcast i64 %dc_4

]]></Node>
<StgValue><ssdm name="data_V_6"/></StgValue>
</operation>

<operation id="576" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:57 %p_Result_3 = trunc i64 %data_V_6

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="577" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="63">
<![CDATA[
_ifconv:58 %zext_ln368_2 = zext i63 %p_Result_3

]]></Node>
<StgValue><ssdm name="zext_ln368_2"/></StgValue>
</operation>

<operation id="578" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:59 %bitcast_ln521_2 = bitcast i64 %zext_ln368_2

]]></Node>
<StgValue><ssdm name="bitcast_ln521_2"/></StgValue>
</operation>

<operation id="579" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:60 %tmp_14 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_6, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="580" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:61 %trunc_ln997 = trunc i64 %data_V_6

]]></Node>
<StgValue><ssdm name="trunc_ln997"/></StgValue>
</operation>

<operation id="581" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:62 %icmp_ln997 = icmp_ne  i11 %tmp_14, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln997"/></StgValue>
</operation>

<operation id="582" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:63 %icmp_ln997_1 = icmp_eq  i52 %trunc_ln997, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln997_1"/></StgValue>
</operation>

<operation id="583" st_id="72" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:65 %tmp_16 = fcmp_olt  i64 %bitcast_ln521_2, i64 1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="584" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:67 %GDarrayDecoded_load_3 = load i11 %GDarrayDecoded_addr_5

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load_3"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="585" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:64 %or_ln997 = or i1 %icmp_ln997_1, i1 %icmp_ln997

]]></Node>
<StgValue><ssdm name="or_ln997"/></StgValue>
</operation>

<operation id="586" st_id="73" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:65 %tmp_16 = fcmp_olt  i64 %bitcast_ln521_2, i64 1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="587" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:66 %and_ln997 = and i1 %or_ln997, i1 %tmp_16

]]></Node>
<StgValue><ssdm name="and_ln997"/></StgValue>
</operation>

<operation id="588" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:67 %GDarrayDecoded_load_3 = load i11 %GDarrayDecoded_addr_5

]]></Node>
<StgValue><ssdm name="GDarrayDecoded_load_3"/></StgValue>
</operation>

<operation id="589" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:68 %lhs_6 = select i1 %and_ln997, i32 %GDarrayDecoded_load_3, i32 %lhs_5

]]></Node>
<StgValue><ssdm name="lhs_6"/></StgValue>
</operation>

<operation id="590" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:75 %nPatchesAtComplementary = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches

]]></Node>
<StgValue><ssdm name="nPatchesAtComplementary"/></StgValue>
</operation>

<operation id="591" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:77 %icmp_ln1019 = icmp_ugt  i8 %nPatchesAtComplementary, i8 %nPatchesAtOriginal_read

]]></Node>
<StgValue><ssdm name="icmp_ln1019"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="592" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:0 %new_z_i_atTop_V_3_load = load i32 %new_z_i_atTop_V_3

]]></Node>
<StgValue><ssdm name="new_z_i_atTop_V_3_load"/></StgValue>
</operation>

<operation id="593" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:69 %sext_ln215_8 = sext i32 %lhs_6

]]></Node>
<StgValue><ssdm name="sext_ln215_8"/></StgValue>
</operation>

<operation id="594" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:70 %ret_14 = sub i33 %sext_ln215_8, i33 %rhs

]]></Node>
<StgValue><ssdm name="ret_14"/></StgValue>
</operation>

<operation id="595" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="33">
<![CDATA[
_ifconv:71 %sext_ln534 = sext i33 %ret_14

]]></Node>
<StgValue><ssdm name="sext_ln534"/></StgValue>
</operation>

<operation id="596" st_id="74" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:72 %mul_ln1002 = mul i64 %sext_ln534, i64 %white_space_height_read_1

]]></Node>
<StgValue><ssdm name="mul_ln1002"/></StgValue>
</operation>

<operation id="597" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:73 %tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln1002, i32 63

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="598" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:74 %select_ln1002 = select i1 %tmp_42, i32 %new_z_i_atTop_V_3_load, i32 %lhs_6

]]></Node>
<StgValue><ssdm name="select_ln1002"/></StgValue>
</operation>

<operation id="599" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:76 %add_ln1018 = add i8 %nPatchesAtComplementary, i8 255

]]></Node>
<StgValue><ssdm name="add_ln1018"/></StgValue>
</operation>

<operation id="600" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:78 %br_ln1019 = br i1 %icmp_ln1019, void %._crit_edge7, void

]]></Node>
<StgValue><ssdm name="br_ln1019"/></StgValue>
</operation>

<operation id="601" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="9" op_0_bw="8">
<![CDATA[
:0 %zext_ln1038 = zext i8 %add_ln1018

]]></Node>
<StgValue><ssdm name="zext_ln1038"/></StgValue>
</operation>

<operation id="602" st_id="74" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="64" op_4_bw="9" op_5_bw="32" op_6_bw="0">
<![CDATA[
:1 %call_ln1038 = call void @delete_patch, i8 %n_patches, i8 %nPatchesAtComplementary, i64 %patches_superpoints, i9 %zext_ln1038, i32 %patches_parameters

]]></Node>
<StgValue><ssdm name="call_ln1038"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="603" st_id="75" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="64" op_4_bw="9" op_5_bw="32" op_6_bw="0">
<![CDATA[
:1 %call_ln1038 = call void @delete_patch, i8 %n_patches, i8 %nPatchesAtComplementary, i64 %patches_superpoints, i9 %zext_ln1038, i32 %patches_parameters

]]></Node>
<StgValue><ssdm name="call_ln1038"/></StgValue>
</operation>

<operation id="604" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln1040 = br void %._crit_edge7

]]></Node>
<StgValue><ssdm name="br_ln1040"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="605" st_id="76" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="32" op_9_bw="32" op_10_bw="25" op_11_bw="26" op_12_bw="32" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
._crit_edge7:0 %ppl_assign2 = call i32 @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i32 %complementary_apexZ0_read, i32 %select_ln1002, i32 %ppl_read, i1 1, i32 %GDarrayDecoded, i32 %patches_parameters, i25 %radii, i26 %trapezoid_edges_V, i32 %temp_V

]]></Node>
<StgValue><ssdm name="ppl_assign2"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="606" st_id="77" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="32" op_9_bw="32" op_10_bw="25" op_11_bw="26" op_12_bw="32" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
._crit_edge7:0 %ppl_assign2 = call i32 @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i32 %complementary_apexZ0_read, i32 %select_ln1002, i32 %ppl_read, i1 1, i32 %GDarrayDecoded, i32 %patches_parameters, i25 %radii, i26 %trapezoid_edges_V, i32 %temp_V

]]></Node>
<StgValue><ssdm name="ppl_assign2"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="607" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge7:1 %n_patches_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches

]]></Node>
<StgValue><ssdm name="n_patches_read"/></StgValue>
</operation>

<operation id="608" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge7:2 %lastPatchIdx = add i8 %n_patches_read, i8 255

]]></Node>
<StgValue><ssdm name="lastPatchIdx"/></StgValue>
</operation>

<operation id="609" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="5" op_0_bw="8">
<![CDATA[
._crit_edge7:3 %trunc_ln1050 = trunc i8 %lastPatchIdx

]]></Node>
<StgValue><ssdm name="trunc_ln1050"/></StgValue>
</operation>

<operation id="610" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
._crit_edge7:4 %tmp_54_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %trunc_ln1050, i7 0

]]></Node>
<StgValue><ssdm name="tmp_54_cast"/></StgValue>
</operation>

<operation id="611" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
._crit_edge7:5 %tmp_24 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %lastPatchIdx, i3 0

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="612" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge7:6 %zext_ln1050 = zext i11 %tmp_24

]]></Node>
<StgValue><ssdm name="zext_ln1050"/></StgValue>
</operation>

<operation id="613" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge7:7 %sub_ln1050 = sub i12 %tmp_54_cast, i12 %zext_ln1050

]]></Node>
<StgValue><ssdm name="sub_ln1050"/></StgValue>
</operation>

<operation id="614" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge7:8 %add_ln1050 = add i12 %sub_ln1050, i12 48

]]></Node>
<StgValue><ssdm name="add_ln1050"/></StgValue>
</operation>

<operation id="615" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge7:9 %or_ln1050 = or i12 %add_ln1050, i12 1

]]></Node>
<StgValue><ssdm name="or_ln1050"/></StgValue>
</operation>

<operation id="616" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge7:10 %zext_ln1050_1 = zext i12 %or_ln1050

]]></Node>
<StgValue><ssdm name="zext_ln1050_1"/></StgValue>
</operation>

<operation id="617" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge7:11 %patches_parameters_addr = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln1050_1

]]></Node>
<StgValue><ssdm name="patches_parameters_addr"/></StgValue>
</operation>

<operation id="618" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge7:12 %add_ln1051 = add i12 %sub_ln1050, i12 55

]]></Node>
<StgValue><ssdm name="add_ln1051"/></StgValue>
</operation>

<operation id="619" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge7:13 %zext_ln1051 = zext i12 %add_ln1051

]]></Node>
<StgValue><ssdm name="zext_ln1051"/></StgValue>
</operation>

<operation id="620" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge7:14 %patches_parameters_addr_12 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln1051

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_12"/></StgValue>
</operation>

<operation id="621" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
._crit_edge7:15 %rhs_4 = load i12 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="rhs_4"/></StgValue>
</operation>

<operation id="622" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
._crit_edge7:16 %rhs_5 = load i12 %patches_parameters_addr_12

]]></Node>
<StgValue><ssdm name="rhs_5"/></StgValue>
</operation>

<operation id="623" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge7:26 %tmp_47 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %n_patches_read, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="624" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge7:27 %icmp_ln1072 = icmp_eq  i6 %tmp_47, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln1072"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="625" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
._crit_edge7:15 %rhs_4 = load i12 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="rhs_4"/></StgValue>
</operation>

<operation id="626" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
._crit_edge7:16 %rhs_5 = load i12 %patches_parameters_addr_12

]]></Node>
<StgValue><ssdm name="rhs_5"/></StgValue>
</operation>

<operation id="627" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge7:17 %sext_ln215_9 = sext i32 %original_c_read

]]></Node>
<StgValue><ssdm name="sext_ln215_9"/></StgValue>
</operation>

<operation id="628" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge7:18 %sext_ln215_10 = sext i32 %rhs_4

]]></Node>
<StgValue><ssdm name="sext_ln215_10"/></StgValue>
</operation>

<operation id="629" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge7:19 %ret_17 = sub i33 %sext_ln215_9, i33 %sext_ln215_10

]]></Node>
<StgValue><ssdm name="ret_17"/></StgValue>
</operation>

<operation id="630" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge7:20 %sext_ln215_11 = sext i32 %original_d_read

]]></Node>
<StgValue><ssdm name="sext_ln215_11"/></StgValue>
</operation>

<operation id="631" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge7:21 %sext_ln215_12 = sext i32 %rhs_5

]]></Node>
<StgValue><ssdm name="sext_ln215_12"/></StgValue>
</operation>

<operation id="632" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge7:22 %ret_18 = sub i33 %sext_ln215_11, i33 %sext_ln215_12

]]></Node>
<StgValue><ssdm name="ret_18"/></StgValue>
</operation>

<operation id="633" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge7:23 %icmp_ln878 = icmp_slt  i33 %ret_17, i33 %ret_18

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="634" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
._crit_edge7:24 %select_ln1056 = select i1 %icmp_ln878, i33 %ret_18, i33 %ret_17

]]></Node>
<StgValue><ssdm name="select_ln1056"/></StgValue>
</operation>

<operation id="635" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="33">
<![CDATA[
._crit_edge7:25 %sext_ln534_1 = sext i33 %select_ln1056

]]></Node>
<StgValue><ssdm name="sext_ln534_1"/></StgValue>
</operation>

<operation id="636" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge7:28 %br_ln1072 = br i1 %icmp_ln1072, void, void %.critedge

]]></Node>
<StgValue><ssdm name="br_ln1072"/></StgValue>
</operation>

<operation id="637" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="9" op_0_bw="8">
<![CDATA[
:0 %zext_ln1075 = zext i8 %lastPatchIdx

]]></Node>
<StgValue><ssdm name="zext_ln1075"/></StgValue>
</operation>

<operation id="638" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %thirdLastPatchIdx = add i8 %n_patches_read, i8 253

]]></Node>
<StgValue><ssdm name="thirdLastPatchIdx"/></StgValue>
</operation>

<operation id="639" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln1082 = br void

]]></Node>
<StgValue><ssdm name="br_ln1082"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="640" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_16 = phi i3 0, void, i3 %add_ln1082, void

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="641" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="642" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %icmp_ln1082 = icmp_ult  i3 %i_16, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln1082"/></StgValue>
</operation>

<operation id="643" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty_82 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 5, i64 3

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="644" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4 %add_ln1082 = add i3 %i_16, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1082"/></StgValue>
</operation>

<operation id="645" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln1082 = br i1 %icmp_ln1082, void %.loopexit, void %.split

]]></Node>
<StgValue><ssdm name="br_ln1082"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="646" st_id="81" stage="20" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1082" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="647" st_id="82" stage="19" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1082" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="648" st_id="83" stage="18" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1082" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="649" st_id="84" stage="17" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1082" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="650" st_id="85" stage="16" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1082" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="651" st_id="86" stage="15" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1082" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="652" st_id="87" stage="14" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1082" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="653" st_id="88" stage="13" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1082" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="654" st_id="89" stage="12" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1082" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="655" st_id="90" stage="11" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1082" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="656" st_id="91" stage="10" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1082" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="657" st_id="92" stage="9" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1082" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="658" st_id="93" stage="8" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1082" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="659" st_id="94" stage="7" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1082" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="660" st_id="95" stage="6" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1082" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="661" st_id="96" stage="5" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1082" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="662" st_id="97" stage="4" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1082" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="663" st_id="98" stage="3" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1082" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="664" st_id="99" stage="2" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1082" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="665" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1082" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln1082 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27

]]></Node>
<StgValue><ssdm name="specloopname_ln1082"/></StgValue>
</operation>

<operation id="666" st_id="100" stage="1" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1082" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1 %tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="667" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1082" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:2 %br_ln1084 = br i1 %tmp_20, void %.critedge.loopexit, void

]]></Node>
<StgValue><ssdm name="br_ln1084"/></StgValue>
</operation>

<operation id="668" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1082" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="669" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1072" val="0"/>
<literal name="icmp_ln1082" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
.critedge.loopexit:0 %br_ln0 = br void %.critedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="670" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
.critedge:0 %current_z_top_index_0 = phi i32 %add_ln1102, void %.loopexit, i32 %select_ln934, void %._crit_edge7, i32 %select_ln934, void %.critedge.loopexit

]]></Node>
<StgValue><ssdm name="current_z_top_index_0"/></StgValue>
</operation>

<operation id="671" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
.critedge:1 %z_top_min_4 = phi i32 %lhs_3, void %.loopexit, i32 %select_ln1002, void %._crit_edge7, i32 %select_ln1002, void %.critedge.loopexit

]]></Node>
<StgValue><ssdm name="z_top_min_4"/></StgValue>
</operation>

<operation id="672" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="296" op_0_bw="296" op_1_bw="64">
<![CDATA[
.critedge:2 %newret = insertvalue i296 <undef>, i64 %white_space_height_read_1

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="673" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="296" op_0_bw="296" op_1_bw="8">
<![CDATA[
.critedge:3 %newret2 = insertvalue i296 %newret, i8 %lastPatchIdx

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="674" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="296" op_0_bw="296" op_1_bw="32">
<![CDATA[
.critedge:4 %newret4 = insertvalue i296 %newret2, i32 %current_z_top_index_0

]]></Node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="675" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="296" op_0_bw="296" op_1_bw="32">
<![CDATA[
.critedge:5 %newret6 = insertvalue i296 %newret4, i32 %counter_0

]]></Node>
<StgValue><ssdm name="newret6"/></StgValue>
</operation>

<operation id="676" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="296" op_0_bw="296" op_1_bw="32">
<![CDATA[
.critedge:6 %newret8 = insertvalue i296 %newret6, i32 %counterUpshift_0

]]></Node>
<StgValue><ssdm name="newret8"/></StgValue>
</operation>

<operation id="677" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="296" op_0_bw="296" op_1_bw="32">
<![CDATA[
.critedge:7 %newret5 = insertvalue i296 %newret8, i32 %z_top_min_read_1

]]></Node>
<StgValue><ssdm name="newret5"/></StgValue>
</operation>

<operation id="678" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="296" op_0_bw="296" op_1_bw="64">
<![CDATA[
.critedge:8 %newret7 = insertvalue i296 %newret5, i64 %sext_ln534_1

]]></Node>
<StgValue><ssdm name="newret7"/></StgValue>
</operation>

<operation id="679" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="296" op_0_bw="296" op_1_bw="32">
<![CDATA[
.critedge:9 %newret9 = insertvalue i296 %newret7, i32 %z_top_min_4

]]></Node>
<StgValue><ssdm name="newret9"/></StgValue>
</operation>

<operation id="680" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="296">
<![CDATA[
.critedge:10 %ret_ln1047 = ret i296 %newret9

]]></Node>
<StgValue><ssdm name="ret_ln1047"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="681" st_id="102" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="64" op_4_bw="9" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.loopexit:0 %call_ln1100 = call void @delete_patch, i8 %n_patches, i8 %n_patches_read, i64 %patches_superpoints, i9 %zext_ln1075, i32 %patches_parameters

]]></Node>
<StgValue><ssdm name="call_ln1100"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="682" st_id="103" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="64" op_4_bw="9" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.loopexit:0 %call_ln1100 = call void @delete_patch, i8 %n_patches, i8 %n_patches_read, i64 %patches_superpoints, i9 %zext_ln1075, i32 %patches_parameters

]]></Node>
<StgValue><ssdm name="call_ln1100"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="683" st_id="104" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="32" op_9_bw="32" op_10_bw="25" op_11_bw="26" op_12_bw="32" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
.loopexit:2 %call_ret41 = call i32 @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i32 %complementary_apexZ0_read, i32 %lhs_3, i32 %ppl_assign2, i1 1, i32 %GDarrayDecoded, i32 %patches_parameters, i25 %radii, i26 %trapezoid_edges_V, i32 %temp_V

]]></Node>
<StgValue><ssdm name="call_ret41"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="684" st_id="105" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="32" op_9_bw="32" op_10_bw="25" op_11_bw="26" op_12_bw="32" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
.loopexit:2 %call_ret41 = call i32 @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i32 %complementary_apexZ0_read, i32 %lhs_3, i32 %ppl_assign2, i1 1, i32 %GDarrayDecoded, i32 %patches_parameters, i25 %radii, i26 %trapezoid_edges_V, i32 %temp_V

]]></Node>
<StgValue><ssdm name="call_ret41"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">
</state>

<state id="107" st_id="107">
</state>

<state id="108" st_id="108">
</state>

<state id="109" st_id="109">
</state>

<state id="110" st_id="110">
</state>

<state id="111" st_id="111">
</state>

<state id="112" st_id="112">
</state>

<state id="113" st_id="113">
</state>

<state id="114" st_id="114">
</state>

<state id="115" st_id="115">
</state>

<state id="116" st_id="116">
</state>

<state id="117" st_id="117">
</state>

<state id="118" st_id="118">
</state>

<state id="119" st_id="119">
</state>

<state id="120" st_id="120">
</state>

<state id="121" st_id="121">

<operation id="685" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:1 %add_ln1102 = add i32 %select_ln934, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln1102"/></StgValue>
</operation>

<operation id="686" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:3 %br_ln1108 = br void %.critedge

]]></Node>
<StgValue><ssdm name="br_ln1108"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
