/******************************************************************************
	BBC Model A,B

	BBC Model B Plus

	MESS Driver By:

	Gordon Jefferyes
	mess_bbc@gjeffery.dircon.co.uk

******************************************************************************/

#include "driver.h"
#include "cpu/m6502/m6502.h"
#include "machine/6522via.h"
#include "includes/bbc.h"
#include "includes/upd7002.h"
#include "devices/basicdsk.h"
#include "devices/cartslot.h"


/******************************************************************************
&FC00-&FCFF FRED															1Mhz
&FD00-&FDFF JIM																1Mhz
&FE00-&FEFF SHEILA
&00-&07 6845 CRTC		Video controller				8  ( 2 bytes x	4 ) 1Mhz
&08-&0F 6850 ACIA		Serial controller				8  ( 2 bytes x	4 ) 1Mhz
&10-&17 Serial ULA		Serial system chip				8  ( 1 byte  x  8 ) 1Mhz
&18-&1f INTOFF/STATID   ECONET Interrupt Off / ID No.   8  ( 1 byte  x  8 ) 1Mhz
write:
&20-&2F Video ULA		Video system chip				16 ( 2 bytes x	8 ) 2Mhz
&30-&3F 74LS161 		Paged ROM selector				16 ( 1 byte  x 16 ) 2Mhz
read:
&20-&2F INTON   		ECONET Interrupt On				16 ( 1 bytes x 16 ) 2Mhz
&30-&3F Not Connected   Not Connected										2Mhz

&40-&5F 6522 VIA		SYSTEM VIA						32 (16 bytes x	2 ) 1Mhz
&60-&7F 6522 VIA		USER VIA						32 (16 bytes x	2 ) 1Mhz
&80-&9F 8271 FDC		FDC Floppy disc controller		32 ( 8 bytes x	4 ) 2Mhz
&A0-&BF 68B54 ADLC		ECONET controller				32 ( 4 bytes x	8 ) 2Mhz
&C0-&DF uPD7002 		Analogue to digital converter	32 ( 4 bytes x	8 ) 1Mhz
&E0-&FF Tube ULA		Tube system interface			32 (32 bytes x  1 ) 2Mhz
******************************************************************************/

static ADDRESS_MAP_START(bbca_mem, ADDRESS_SPACE_PROGRAM, 8)
	ADDRESS_MAP_FLAGS( AMEF_UNMAP(0) )
	AM_RANGE(0x0000, 0x3fff) AM_READWRITE(MRA8_RAM, memory_w)
	AM_RANGE(0x4000, 0x7fff) AM_READWRITE(MRA8_BANK1, memory_w)			/*    bank 1 is a repeat of the memory at 0x0000 to 0x3fff	 */
	AM_RANGE(0x8000, 0xbfff) AM_READWRITE(MRA8_BANK3, MWA8_ROM)			/*    Paged ROM                                              */
	AM_RANGE(0xc000, 0xfbff) AM_READWRITE(MRA8_BANK2, MWA8_ROM)			/*    OS                                                     */
	AM_RANGE(0xfc00, 0xfdff) AM_READ(return8_FF)						/*    FRED & JIM Pages                                       */
																		/*    Shiela Address Page &fe00 - &feff 					 */
	AM_RANGE(0xfe00, 0xfe07) AM_READWRITE(BBC_6845_r, BBC_6845_w)		/*    &00-&07  6845 CRTC	 Video controller			     */
	AM_RANGE(0xfe08, 0xfe0f) AM_NOP										/*    &08-&0f  6850 ACIA	 Serial Controller			     */
	AM_RANGE(0xfe10, 0xfe17) AM_NOP										/*    &10-&17  Serial ULA	 Serial system chip 		     */
	AM_RANGE(0xfe18, 0xfe1f) AM_NOP										/*    &18-&1f  INTOFF/STATID 1 ECONET Interrupt Off / ID No. */
	AM_RANGE(0xfe20, 0xfe2f) AM_WRITE(videoULA_w)						/* R: &20-&2f  INTON         1 ECONET Interrupt On		     */
																		/* W: &20-&2f  Video ULA	 Video system chip				 */
	AM_RANGE(0xfe30, 0xfe3f) AM_READWRITE(return8_FE, page_selecta_w)	/* R: &30-&3f  NC    		 Not Connected		 		     */
																		/* W: &30-&3f  84LS161		 Paged ROM selector 			 */
	AM_RANGE(0xfe40, 0xfe5f) AM_READWRITE(via_0_r, via_0_w)				/*    &40-&5f  6522 VIA 	 SYSTEM VIA 					 */
	AM_RANGE(0xfe60, 0xfe7f) AM_NOP										/*    &60-&7f  6522 VIA 	 1 USER VIA 					 */
	AM_RANGE(0xfe80, 0xfe9f) AM_NOP										/*    &80-&9f  8271/1770 FDC 1 Floppy disc controller		 */
	AM_RANGE(0xfea0, 0xfebf) AM_READ(return8_FE)						/*    &a0-&bf  68B54 ADLC	 1 ECONET controller			 */
	AM_RANGE(0xfec0, 0xfedf) AM_NOP										/*    &c0-&df  uPD7002		 1 Analogue to digital converter */
	AM_RANGE(0xfee0, 0xfeff) AM_READ(return8_FE)						/*    &e0-&ff  Tube ULA 	 1 Tube system interface		 */
	AM_RANGE(0xff00, 0xffff) AM_READWRITE(MRA8_BANK2, MWA8_ROM)			/* Hardware marked with a 1 is not present in a Model A	 */
ADDRESS_MAP_END



static ADDRESS_MAP_START(bbcb_mem, ADDRESS_SPACE_PROGRAM, 8)
	ADDRESS_MAP_FLAGS( AMEF_UNMAP(0) )
	AM_RANGE(0x0000, 0x7fff) AM_READWRITE(MRA8_RAM, memory_w)
	AM_RANGE(0x8000, 0xbfff) AM_READWRITE(MRA8_BANK3, MWA8_ROM)
	AM_RANGE(0xc000, 0xfbff) AM_READWRITE(MRA8_BANK2, MWA8_ROM)
	AM_RANGE(0xfc00, 0xfdff) AM_READ(return8_FF)							/*    FRED & JIM Pages                                       */
																			/*    Shiela Address Page &fe00 - &feff 					 */
	AM_RANGE(0xfe00, 0xfe07) AM_READWRITE(BBC_6845_r, BBC_6845_w)			/*    &00-&07  6845 CRTC	 Video controller			     */
	AM_RANGE(0xfe08, 0xfe0f) AM_NOP											/*    &08-&0f  6850 ACIA	 Serial Controller			     */
	AM_RANGE(0xfe10, 0xfe17) AM_NOP											/*    &10-&17  Serial ULA	 Serial system chip 		     */
	AM_RANGE(0xfe18, 0xfe1f) AM_NOP											/*    &18-&1f  INTOFF/STATID 1 ECONET Interrupt Off / ID No. */
	AM_RANGE(0xfe20, 0xfe2f) AM_WRITE(videoULA_w)							/* R: &20-&2f  INTON         1 ECONET Interrupt On		     */
																			/* W: &20-&2f  Video ULA	 Video system chip				 */
	AM_RANGE(0xfe30, 0xfe3f) AM_READWRITE(return8_FE, page_selectb_w)		/* R: &30-&3f  NC    		 Not Connected		 		     */
																			/* W: &30-&3f  84LS161		 Paged ROM selector 			 */
	AM_RANGE(0xfe40, 0xfe5f) AM_READWRITE(via_0_r, via_0_w)					/*    &40-&5f  6522 VIA 	 SYSTEM VIA 					 */
	AM_RANGE(0xfe60, 0xfe7f) AM_READWRITE(via_1_r, via_1_w)					/*    &60-&7f  6522 VIA 	 1 USER VIA 					 */
	AM_RANGE(0xfe80, 0xfe9f) AM_READWRITE(bbc_i8271_read, bbc_i8271_write)	/*    &80-&9f  8271 FDC      1 Floppy disc controller		 */
	AM_RANGE(0xfea0, 0xfebf) AM_READ(return8_FE)							/*    &a0-&bf  68B54 ADLC	 1 ECONET controller			 */
	AM_RANGE(0xfec0, 0xfedf) AM_READWRITE(uPD7002_r, uPD7002_w)				/*    &c0-&df  uPD7002		 1 Analogue to digital converter */
	AM_RANGE(0xfee0, 0xfeff) AM_READ(return8_FE)							/*    &e0-&ff  Tube ULA 	 1 Tube system interface		 */
	AM_RANGE(0xff00, 0xffff) AM_READWRITE(MRA8_BANK2, MWA8_ROM)				/* Hardware marked with a 1 is not present in a Model A	 */
ADDRESS_MAP_END



static ADDRESS_MAP_START(bbcb1770_mem, ADDRESS_SPACE_PROGRAM, 8)
	ADDRESS_MAP_FLAGS( AMEF_UNMAP(0) )
	AM_RANGE(0x0000, 0x7fff) AM_READWRITE(MRA8_RAM, memory_w)
	AM_RANGE(0x8000, 0xbfff) AM_READWRITE(MRA8_BANK3, MWA8_ROM)
	AM_RANGE(0xc000, 0xfbff) AM_READWRITE(MRA8_BANK2, MWA8_ROM)
	AM_RANGE(0xfc00, 0xfdff) AM_READ(return8_FF)							/*    FRED & JIM Pages                                       */
																			/*    Shiela Address Page &fe00 - &feff 					 */
	AM_RANGE(0xfe00, 0xfe07) AM_READWRITE(BBC_6845_r, BBC_6845_w)			/*    &00-&07  6845 CRTC	 Video controller			     */
	AM_RANGE(0xfe08, 0xfe0f) AM_NOP											/*    &08-&0f  6850 ACIA	 Serial Controller			     */
	AM_RANGE(0xfe10, 0xfe17) AM_NOP											/*    &10-&17  Serial ULA	 Serial system chip 		     */
	AM_RANGE(0xfe18, 0xfe1f) AM_NOP											/*    &18-&1f  INTOFF/STATID 1 ECONET Interrupt Off / ID No. */
	AM_RANGE(0xfe20, 0xfe2f) AM_WRITE(videoULA_w)							/* R: &20-&2f  INTON         1 ECONET Interrupt On		     */
																			/* W: &20-&2f  Video ULA	 Video system chip				 */
	AM_RANGE(0xfe30, 0xfe3f) AM_READWRITE(return8_FE, page_selectb_w)		/* R: &30-&3f  NC    		 Not Connected		 		     */
																			/* W: &30-&3f  84LS161		 Paged ROM selector 			 */
	AM_RANGE(0xfe40, 0xfe5f) AM_READWRITE(via_0_r, via_0_w)					/*    &40-&5f  6522 VIA 	 SYSTEM VIA 					 */
	AM_RANGE(0xfe60, 0xfe7f) AM_READWRITE(via_1_r, via_1_w)					/*    &60-&7f  6522 VIA 	 1 USER VIA 					 */
	AM_RANGE(0xfe80, 0xfe9f) AM_READWRITE(bbc_wd1770_read, bbc_wd1770_write)/*    &80-&9f  1770 FDC      1 Floppy disc controller		 */
	AM_RANGE(0xfea0, 0xfebf) AM_READ(return8_FE)							/*    &a0-&bf  68B54 ADLC	 1 ECONET controller			 */
	AM_RANGE(0xfec0, 0xfedf) AM_READWRITE(uPD7002_r, uPD7002_w)				/*    &c0-&df  uPD7002		 1 Analogue to digital converter */
	AM_RANGE(0xfee0, 0xfeff) AM_READ(return8_FE)							/*    &e0-&ff  Tube ULA 	 1 Tube system interface		 */
	AM_RANGE(0xff00, 0xffff) AM_READWRITE(MRA8_BANK2, MWA8_ROM)				/* Hardware marked with a 1 is not present in a Model A	 */
ADDRESS_MAP_END



static ADDRESS_MAP_START(bbcbp_mem, ADDRESS_SPACE_PROGRAM, 8)
	ADDRESS_MAP_FLAGS( AMEF_UNMAP(0) )

	AM_RANGE(0x0000, 0x2fff) AM_READWRITE(MRA8_RAM, memorybp0_w)			/*    Normal Ram                                           */
	AM_RANGE(0x3000, 0x7fff) AM_READWRITE(memorybp1_r, memorybp1_w)			/*    Video/Shadow Ram                                     */
	AM_RANGE(0x8000, 0xafff) AM_READWRITE(MRA8_BANK3, memorybp3_w)			/*    Paged ROM or 12K of RAM                              */
	AM_RANGE(0xb000, 0xbfff) AM_READWRITE(MRA8_BANK4, MWA8_ROM)				/*    Rest of paged ROM area                               */
	AM_RANGE(0xc000, 0xfbff) AM_READWRITE(MRA8_BANK2, MWA8_ROM)				/*    OS                                                   */
	AM_RANGE(0xfc00, 0xfdff) AM_READ(return8_FF)							/*    FRED & JIM Pages                                       */
																			/*    Shiela Address Page &fe00 - &feff 					 */
	AM_RANGE(0xfe00, 0xfe07) AM_READWRITE(BBC_6845_r, BBC_6845_w)			/*    &00-&07  6845 CRTC	 Video controller			     */
	AM_RANGE(0xfe08, 0xfe0f) AM_NOP											/*    &08-&0f  6850 ACIA	 Serial Controller			     */
	AM_RANGE(0xfe10, 0xfe17) AM_NOP											/*    &10-&17  Serial ULA	 Serial system chip 		     */
	AM_RANGE(0xfe18, 0xfe1f) AM_NOP											/*    &18-&1f  INTOFF/STATID 1 ECONET Interrupt Off / ID No. */
	AM_RANGE(0xfe20, 0xfe2f) AM_WRITE(videoULA_w)							/* R: &20-&2f  INTON         1 ECONET Interrupt On		     */
																			/* W: &20-&2f  Video ULA	 Video system chip				 */
	AM_RANGE(0xfe30, 0xfe3f) AM_READWRITE(return8_FE, page_selectb_w)		/* R: &30-&3f  NC    		 Not Connected		 		     */
																			/* W: &30-&3f  84LS161		 Paged ROM selector 			 */
	AM_RANGE(0xfe40, 0xfe5f) AM_READWRITE(via_0_r, via_0_w)					/*    &40-&5f  6522 VIA 	 SYSTEM VIA 					 */
	AM_RANGE(0xfe60, 0xfe7f) AM_READWRITE(via_1_r, via_1_w)					/*    &60-&7f  6522 VIA 	 1 USER VIA 					 */
	AM_RANGE(0xfe80, 0xfe9f) AM_READWRITE(bbc_wd1770_read, bbc_wd1770_write)/*    &80-&9f  1770 FDC      1 Floppy disc controller		 */
	AM_RANGE(0xfea0, 0xfebf) AM_READ(return8_FE)							/*    &a0-&bf  68B54 ADLC	 1 ECONET controller			 */
	AM_RANGE(0xfec0, 0xfedf) AM_READWRITE(uPD7002_r, uPD7002_w)				/*    &c0-&df  uPD7002		 1 Analogue to digital converter */
	AM_RANGE(0xfee0, 0xfeff) AM_READ(return8_FE)							/*    &e0-&ff  Tube ULA 	 1 Tube system interface		 */
	AM_RANGE(0xff00, 0xffff) AM_READWRITE(MRA8_BANK2, MWA8_ROM)				/* Hardware marked with a 1 is not present in a Model A	 */
ADDRESS_MAP_END



static ADDRESS_MAP_START(bbcbp128_mem, ADDRESS_SPACE_PROGRAM, 8)
	ADDRESS_MAP_FLAGS( AMEF_UNMAP(0) )

	AM_RANGE(0x0000, 0x2fff) AM_READWRITE(MRA8_RAM, memorybp0_w)			/*    Normal Ram                                           */
	AM_RANGE(0x3000, 0x7fff) AM_READWRITE(memorybp1_r, memorybp1_w)			/*    Video/Shadow Ram                                     */
	AM_RANGE(0x8000, 0xafff) AM_READWRITE(MRA8_BANK3, memorybp3_128_w)		/*    Paged ROM or 12K of RAM                              */
	AM_RANGE(0xb000, 0xbfff) AM_READWRITE(MRA8_BANK4, memorybp4_128_w)		/*    Rest of paged ROM area                               */
	AM_RANGE(0xc000, 0xfbff) AM_READWRITE(MRA8_BANK2, MWA8_ROM)				/*    OS                                                   */
	AM_RANGE(0xfc00, 0xfdff) AM_READ(return8_FF)							/*    FRED & JIM Pages                                       */
																			/*    Shiela Address Page &fe00 - &feff 					 */
	AM_RANGE(0xfe00, 0xfe07) AM_READWRITE(BBC_6845_r, BBC_6845_w)			/*    &00-&07  6845 CRTC	 Video controller			     */
	AM_RANGE(0xfe08, 0xfe0f) AM_NOP											/*    &08-&0f  6850 ACIA	 Serial Controller			     */
	AM_RANGE(0xfe10, 0xfe17) AM_NOP											/*    &10-&17  Serial ULA	 Serial system chip 		     */
	AM_RANGE(0xfe18, 0xfe1f) AM_NOP											/*    &18-&1f  INTOFF/STATID 1 ECONET Interrupt Off / ID No. */
	AM_RANGE(0xfe20, 0xfe2f) AM_WRITE(videoULA_w)							/* R: &20-&2f  INTON         1 ECONET Interrupt On		     */
																			/* W: &20-&2f  Video ULA	 Video system chip				 */
	AM_RANGE(0xfe30, 0xfe3f) AM_READWRITE(return8_FE, page_selectb_w)		/* R: &30-&3f  NC    		 Not Connected		 		     */
																			/* W: &30-&3f  84LS161		 Paged ROM selector 			 */
	AM_RANGE(0xfe40, 0xfe5f) AM_READWRITE(via_0_r, via_0_w)					/*    &40-&5f  6522 VIA 	 SYSTEM VIA 					 */
	AM_RANGE(0xfe60, 0xfe7f) AM_READWRITE(via_1_r, via_1_w)					/*    &60-&7f  6522 VIA 	 1 USER VIA 					 */
	AM_RANGE(0xfe80, 0xfe9f) AM_READWRITE(bbc_wd1770_read, bbc_wd1770_write)/*    &80-&9f  1770 FDC      1 Floppy disc controller		 */
	AM_RANGE(0xfea0, 0xfebf) AM_READ(return8_FE)							/*    &a0-&bf  68B54 ADLC	 1 ECONET controller			 */
	AM_RANGE(0xfec0, 0xfedf) AM_READWRITE(uPD7002_r, uPD7002_w)				/*    &c0-&df  uPD7002		 1 Analogue to digital converter */
	AM_RANGE(0xfee0, 0xfeff) AM_READ(return8_FE)							/*    &e0-&ff  Tube ULA 	 1 Tube system interface		 */
	AM_RANGE(0xff00, 0xffff) AM_READWRITE(MRA8_BANK2, MWA8_ROM)				/* Hardware marked with a 1 is not present in a Model A	 */
ADDRESS_MAP_END

/***************/
/* bbc TUBE    */
/***************/
// This code can live here right now but will get turned into a fully generic TUBE driver (in its own file) when it is working
// This tube code is very much WIP right now.


UINT8  r1ph[24];
UINT8  r1ph_top=0;
UINT8  r1ph_bottom=0;
UINT8  r1ph_da=0;
UINT8  r1ph_nf=1;

UINT8  r1hp[1];
UINT8  r1hp_top=0;
UINT8  r1hp_bottom=0;
UINT8  r1hp_da=0;
UINT8  r1hp_nf=1;
UINT8  r1hp_p=0;
UINT8  r1hp_v=0;
UINT8  r1hp_m=0;
UINT8  r1hp_j=0;
UINT8  r1hp_i=0;
UINT8  r1hp_q=0;


UINT8  r2ph[1];
UINT8  r2ph_top=0;
UINT8  r2ph_bottom=0;
UINT8  r2ph_da=0;
UINT8  r2ph_nf=1;

UINT8  r2hp[1];
UINT8  r2hp_top=0;
UINT8  r2hp_bottom=0;
UINT8  r2hp_da=0;
UINT8  r2hp_nf=1;

UINT8  r3ph[2];
UINT8  r3ph_top=0;
UINT8  r3ph_bottom=0;
UINT8  r3ph_da=0;
UINT8  r3ph_nf=1;

UINT8  r3hp[2];
UINT8  r3hp_top=0;
UINT8  r3hp_bottom=0;
UINT8  r3hp_da=0;
UINT8  r3hp_nf=1;

UINT8  r4ph[1];
UINT8  r4ph_top=0;
UINT8  r4ph_bottom=0;
UINT8  r4ph_da=0;
UINT8  r4ph_nf=1;

UINT8  r4hp[1];
UINT8  r4hp_top=0;
UINT8  r4hp_bottom=0;
UINT8  r4hp_da=0;
UINT8  r4hp_nf=1;

int    r1irq=0;
int    r3nmi=0;
int    r4irq=0;

static WRITE8_HANDLER ( tube_port_a_w )
{
	switch (offset&0x7)
	{
	case 0:
		logerror("Port A write to R1STAT %02X\n",data);
		//r1hp_da=(data>>7)|1;
		//r1hp_nf=(data>>6)|1;
		r1hp_p =(data>>5)|1;
		r1hp_v =(data>>4)|1;
		r1hp_m =(data>>3)|1;
		r1hp_j =(data>>2)|1;
		r1hp_i =(data>>1)|1;
		r1hp_q =(data>>0)|1;
		break;
	case 1:
		logerror("Port A write to R1DATA %02X\n",data);
		exit(1);
		break;
	case 2:
		logerror("Port A write to R2STAT %02X\n",data);
		exit(1);
		break;
	case 3:
		logerror("Port A write to R2DATA %02X\n",data);
		exit(1);
		break;
	case 4:
		logerror("Port A write to R3STAT %02X\n",data);
		exit(1);
		break;
	case 5:
		if (r3hp_nf)
		{
			logerror("Port A write to R3DATA %02X\n",data);
			r3hp[r3hp_top]=data;
			r3hp_top=(r3hp_top+1)%1;
			r3hp_da=1;
			if (r3hp_top==r3hp_bottom) r3hp_nf=0;

			if (r1hp_m && (r3nmi==0)) {
				r3nmi=1;
				cpunum_set_input_line(1, INPUT_LINE_NMI, r3nmi);
			}
		} else {
			logerror("Port A write to R3DATA on full buffer %02X\n",data);
			r3hp[r3hp_top]=data;
			r3hp_top=(r3hp_top+1)%1;
			r3hp_da=1;
			if (r3hp_top==r3hp_bottom) r3hp_nf=0;

			if (r1hp_m && (r3nmi==0)) {
				r3nmi=1;
				cpunum_set_input_line(1, INPUT_LINE_NMI, r3nmi);
			}
		}
		break;
	case 6:
		logerror("Port A write to R4STAT %02X\n",data);
		exit(1);
		break;
	case 7:
		logerror("Port A write to R4DATA %02X\n",data);
		if (r4hp_nf)
		{
			r4hp[r4hp_top]=data;
			r4hp_top=(r4hp_top+1)%1;
			r4hp_da=1;
			if (r4hp_top==r4hp_bottom) r4hp_nf=0;

			if (r1hp_j) {
				r4irq=1;
				cpunum_set_input_line(1, M6502_IRQ_LINE, r1irq|r4irq);
			}
		} else {
			logerror("Port A write to R4DATA on full buffer\n");
			exit(1);
		}
		break;
	};
}

static  READ8_HANDLER ( tube_port_a_r )
{
	UINT8 retval=0x00;

	switch (offset&0x7)
	{
	case 0:
		logerror("Port A read from R1STAT\n");
		retval=(r1ph_da<<7) | (r1hp_nf<<6) | 0x3f;
		break;
	case 1:
		logerror("Port A read from R1DATA\n");
		if (r1ph_da)
		{
			retval=r1ph[r1ph_bottom];
			r1ph_bottom=(r1ph_bottom+1)%24;
			r1ph_nf=1;
			if (r1ph_top==r1ph_bottom) r1ph_da=0;
		} else {
			logerror("Port A read from R1DATA on empty buffer\n");
			exit(1);
		}

		break;
	case 2:
		logerror("Port A read from R2STAT\n");
		exit(1);
		break;
	case 3:
		logerror("Port A read from R2DATA\n");
		exit(1);
		break;
	case 4:
		logerror("Port A read from R3STAT\n");
		exit(1);
		break;
	case 5:
		logerror("Port A read from R3DATA\n");
		exit(1);
		break;
	case 6:
		logerror("Port A read from R4STAT\n");
		retval=(r4ph_da<<7) | (r4hp_nf<<6) | 0x3f;
		break;
	case 7:
		logerror("Port A read from R4DATA\n");
		exit(1);
		break;
	};
	logerror("returning %02X\n",retval);
	return retval;
}


static WRITE8_HANDLER ( tube_port_b_w )
{
	switch (offset&0x7)
	{
	case 0:
		logerror("Port B write to R1STAT %02X\n",data);
		exit(1);
		break;
	case 1:
		logerror("Port B write to R1DATA %02X\n",data);
		if (r1ph_nf)
		{
			r1ph[r1ph_top]=data;
			r1ph_top=(r1ph_top+1)%24;
			r1ph_da=1;
			if (r1ph_top==r1ph_bottom) r1ph_nf=0;
		} else {
			logerror("Port B write to R1DATA on full buffer\n");
			exit(1);
		}
		break;
	case 2:
		logerror("Port B write to R2STAT %02X\n",data);
		exit(1);
		break;
	case 3:
		logerror("Port B write to R2DATA %02X\n",data);
		exit(1);
		break;
	case 4:
		logerror("Port B write to R3STAT %02X\n",data);
		exit(1);
		break;
	case 5:
		logerror("Port B write to R3DATA %02X\n",data);
		exit(1);
		break;
	case 6:
		logerror("Port B write to R4STAT %02X\n",data);
		exit(1);
		break;
	case 7:
		logerror("Port B write to R4DATA %02X\n",data);
		exit(1);
		break;
	};
}


static  READ8_HANDLER ( tube_port_b_r )
{
	UINT8 retval=0x00;

	switch (offset&0x7)
	{
	case 0:
		logerror("Port B read from R1STAT\n");
		retval=(r1hp_da<<7) | (r1ph_nf<<6) | 0x3f;
		break;
	case 1:
		logerror("Port B read from R1DATA\n");
		exit(1);
		break;
	case 2:
		logerror("Port B read from R2STAT\n");
		retval=(r2hp_da<<7) | (r2ph_nf<<6) | 0x3f;
		break;
	case 3:
		logerror("Port B read from R2DATA\n");
		exit(1);
		break;
	case 4:
		logerror("Port B read from R3STAT\n");
		retval=(r3hp_da<<7) | (r3ph_nf<<6) | 0x3f;
		break;
	case 5:
		if (r3hp_da)
		{
			logerror("Port B read from R3DATA\n");

			retval=r3hp[r3hp_bottom];
			r3hp_bottom=(r3hp_bottom+1)%1;
			r3hp_nf=1;
			if (r3hp_top==r3hp_bottom) r3hp_da=0;
			if (r3nmi==1)
			{
				r3nmi=0;
				cpunum_set_input_line(1, INPUT_LINE_NMI, r3nmi);
			}
		} else {
			logerror("Port B read from R3DATA on empty buffer\n");
			retval=r3hp[r3hp_bottom];
			if (r3nmi==1)
			{
				r3nmi=0;
				cpunum_set_input_line(1, INPUT_LINE_NMI, r3nmi);
			}
		}
		break;
	case 6:
		logerror("Port B read from R4STAT\n");
		retval=(r4hp_da<<7) | (r4ph_nf<<6) | 0x3f;
		break;
	case 7:
		if (r4hp_da)
		{
			logerror("Port B read from R4DATA\n");

			retval=r4hp[r4hp_bottom];
			r4hp_bottom=(r4hp_bottom+1)%1;
			r4hp_nf=1;
			if (r4hp_top==r4hp_bottom) r4hp_da=0;
			if (r4irq==1)
			{
				r4irq=0;
				cpunum_set_input_line(1, M6502_IRQ_LINE, r1irq|r4irq);
			}
		} else {
			logerror("Port B read from R4DATA on empty buffer\n");
			exit(1);
		}
		break;
	};

	logerror("returning %02X\n",retval);
	return retval;
}


/******************************************************/
/* Starting to look at adding a 6502 second processor */
/******************************************************/

//the 6502 second processor emulation is more or less complete with this,
//I just need to write the TUBE driver now

//initially the rom is mapped in for read cycles when A15 is high
//the first read or write to the tube maps the rom out leaving only the ram accessable
//the first access to the tube is a read, so the map out code is only implemented in the read function




static  READ8_HANDLER ( bbcs_tube_r )
{

	if (startbank)
	{
		cpu_setbank(5,memory_region(REGION_CPU2)+0xf000);
		startbank=0;
	}
	return tube_port_b_r( offset );
}



/* now add a bbc B with the Tube Connected */
static ADDRESS_MAP_START(bbcbtube_mem, ADDRESS_SPACE_PROGRAM, 8)
	ADDRESS_MAP_FLAGS( AMEF_UNMAP(0) )
	AM_RANGE(0x0000, 0x7fff) AM_READWRITE(MRA8_RAM, memory_w)
	AM_RANGE(0x8000, 0xbfff) AM_READWRITE(MRA8_BANK3, MWA8_ROM)
	AM_RANGE(0xc000, 0xfbff) AM_READWRITE(MRA8_BANK2, MWA8_ROM)
	AM_RANGE(0xfc00, 0xfdff) AM_READ(return8_FF)							/*    FRED & JIM Pages                                       */
																			/*    Shiela Address Page &fe00 - &feff 					 */
	AM_RANGE(0xfe00, 0xfe07) AM_READWRITE(BBC_6845_r, BBC_6845_w)			/*    &00-&07  6845 CRTC	 Video controller			     */
	AM_RANGE(0xfe08, 0xfe0f) AM_NOP											/*    &08-&0f  6850 ACIA	 Serial Controller			     */
	AM_RANGE(0xfe10, 0xfe17) AM_NOP											/*    &10-&17  Serial ULA	 Serial system chip 		     */
	AM_RANGE(0xfe18, 0xfe1f) AM_NOP											/*    &18-&1f  INTOFF/STATID 1 ECONET Interrupt Off / ID No. */
	AM_RANGE(0xfe20, 0xfe2f) AM_WRITE(videoULA_w)							/* R: &20-&2f  INTON         1 ECONET Interrupt On		     */
																			/* W: &20-&2f  Video ULA	 Video system chip				 */
	AM_RANGE(0xfe30, 0xfe3f) AM_READWRITE(return8_FE, page_selectb_w)		/* R: &30-&3f  NC    		 Not Connected		 		     */
																			/* W: &30-&3f  84LS161		 Paged ROM selector 			 */
	AM_RANGE(0xfe40, 0xfe5f) AM_READWRITE(via_0_r, via_0_w)					/*    &40-&5f  6522 VIA 	 SYSTEM VIA 					 */
	AM_RANGE(0xfe60, 0xfe7f) AM_READWRITE(via_1_r, via_1_w)					/*    &60-&7f  6522 VIA 	 1 USER VIA 					 */
	AM_RANGE(0xfe80, 0xfe9f) AM_READWRITE(bbc_i8271_read, bbc_i8271_write)	/*    &80-&9f  8271 FDC      1 Floppy disc controller		 */
	AM_RANGE(0xfea0, 0xfebf) AM_READ(return8_FE)							/*    &a0-&bf  68B54 ADLC	 1 ECONET controller			 */
	AM_RANGE(0xfec0, 0xfedf) AM_READWRITE(uPD7002_r, uPD7002_w)				/*    &c0-&df  uPD7002		 1 Analogue to digital converter */
	AM_RANGE(0xfee0, 0xfeff) AM_READWRITE(tube_port_a_r, tube_port_a_w)		/*    &e0-&ff  Tube ULA 	 1 Tube system interface		 */
	AM_RANGE(0xff00, 0xffff) AM_READWRITE(MRA8_BANK2, MWA8_ROM)				/* Hardware marked with a 1 is not present in a Model A	 */
ADDRESS_MAP_END


/* Tube memory */
static ADDRESS_MAP_START(bbc6502_mem, ADDRESS_SPACE_PROGRAM, 8)
	AM_RANGE(0x0000, 0xefff) AM_RAM
	AM_RANGE(0xf000, 0xfef7) AM_READWRITE(MRA8_BANK5, MWA8_RAM)
	AM_RANGE(0xfef8, 0xfeff) AM_READWRITE(bbcs_tube_r, tube_port_b_w)
	AM_RANGE(0xff00, 0xffff) AM_READWRITE(MRA8_BANK5, MWA8_RAM)
ADDRESS_MAP_END



// end of tube connection WIP
/********************/



unsigned short bbc_colour_table[8]=
{
	0,1,2,3,4,5,6,7
};

unsigned char	bbc_palette[8*3]=
{
	0x0ff,0x0ff,0x0ff,
	0x000,0x0ff,0x0ff,
	0x0ff,0x000,0x0ff,
	0x000,0x000,0x0ff,
	0x0ff,0x0ff,0x000,
	0x000,0x0ff,0x000,
	0x0ff,0x000,0x000,
	0x000,0x000,0x000
};

static PALETTE_INIT( bbc )
{
	palette_set_colors(0, bbc_palette, sizeof(bbc_palette) / 3);
	memcpy(colortable,bbc_colour_table,sizeof(bbc_colour_table));
}

INPUT_PORTS_START(bbca)

	/* KEYBOARD COLUMN 0 */
	PORT_START
	PORT_BIT(0x01,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("SHIFT") PORT_CODE(KEYCODE_RSHIFT)
	PORT_BIT(0x01,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("SHIFT") PORT_CODE(KEYCODE_LSHIFT)
	PORT_BIT(0x02,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("Q") PORT_CODE(KEYCODE_Q)
	PORT_BIT(0x04,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("F0") PORT_CODE(KEYCODE_0_PAD)
	PORT_BIT(0x08,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("1") PORT_CODE(KEYCODE_1)
	PORT_BIT(0x10,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("CAPS LOCK") PORT_CODE(KEYCODE_CAPSLOCK)
	PORT_BIT(0x20,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("SHIFT LOCK") PORT_CODE(KEYCODE_LALT)
	PORT_BIT(0x40,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("TAB") PORT_CODE(KEYCODE_TAB)
	PORT_BIT(0x80,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("ESCAPE") PORT_CODE(KEYCODE_ESC)

	/* KEYBOARD COLUMN 1 */
	PORT_START
	PORT_BIT(0x01,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("CTRL") PORT_CODE(KEYCODE_LCONTROL)
	PORT_BIT(0x02,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("3") PORT_CODE(KEYCODE_3)
	PORT_BIT(0x04,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("W") PORT_CODE(KEYCODE_W)
	PORT_BIT(0x08,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("2") PORT_CODE(KEYCODE_2)
	PORT_BIT(0x10,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("A") PORT_CODE(KEYCODE_A)
	PORT_BIT(0x20,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("S") PORT_CODE(KEYCODE_S)
	PORT_BIT(0x40,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("Z") PORT_CODE(KEYCODE_Z)
	PORT_BIT(0x80,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("F1") PORT_CODE(KEYCODE_1_PAD)

	/* KEYBOARD COLUMN 2 */
	PORT_START
	PORT_DIPNAME(0x01,0x01, "DIP 8 (Not Used)")
	PORT_DIPSETTING(0x00,DEF_STR( Off ))
	PORT_DIPSETTING(0x01,DEF_STR( On ))
	PORT_BIT(0x02,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("4") PORT_CODE(KEYCODE_4)
	PORT_BIT(0x04,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("E") PORT_CODE(KEYCODE_E)
	PORT_BIT(0x08,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("D") PORT_CODE(KEYCODE_D)
	PORT_BIT(0x10,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("X") PORT_CODE(KEYCODE_X)
	PORT_BIT(0x20,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("C") PORT_CODE(KEYCODE_C)
	PORT_BIT(0x40,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("SPACE") PORT_CODE(KEYCODE_SPACE)
	PORT_BIT(0x80,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("F2") PORT_CODE(KEYCODE_2_PAD)

	/* KEYBOARD COLUMN 3 */
	PORT_START
	PORT_DIPNAME(0x01,0x01, "DIP 7 (Not Used)")
	PORT_DIPSETTING(0x00,DEF_STR( Off ))
	PORT_DIPSETTING(0x01,DEF_STR( On ))
	PORT_BIT(0x02,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("5") PORT_CODE(KEYCODE_5)
	PORT_BIT(0x04,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("T") PORT_CODE(KEYCODE_T)
	PORT_BIT(0x08,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("R") PORT_CODE(KEYCODE_R)
	PORT_BIT(0x10,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("F") PORT_CODE(KEYCODE_F)
	PORT_BIT(0x20,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("G") PORT_CODE(KEYCODE_G)
	PORT_BIT(0x40,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("V") PORT_CODE(KEYCODE_V)
	PORT_BIT(0x80,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("F3") PORT_CODE(KEYCODE_3_PAD)

	/* KEYBOARD COLUMN 4 */
	PORT_START
	PORT_DIPNAME(0x01,0x01, "DIP 6 (Disc Speed 1)")
	PORT_DIPSETTING(0x00,DEF_STR( Off ))
	PORT_DIPSETTING(0x01,DEF_STR( On ))
	PORT_BIT(0x02,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("F4") PORT_CODE(KEYCODE_4_PAD)
	PORT_BIT(0x04,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("7") PORT_CODE(KEYCODE_7)
	PORT_BIT(0x08,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("6") PORT_CODE(KEYCODE_6)
	PORT_BIT(0x10,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("Y") PORT_CODE(KEYCODE_Y)
	PORT_BIT(0x20,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("H") PORT_CODE(KEYCODE_H)
	PORT_BIT(0x40,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("B") PORT_CODE(KEYCODE_B)
	PORT_BIT(0x80,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("F5") PORT_CODE(KEYCODE_5_PAD)

	/* KEYBOARD COLUMN 5 */
	PORT_START
	PORT_DIPNAME(0x01,0x01, "DIP 5 (Disc Speed 0)")
	PORT_DIPSETTING(0x00,DEF_STR( Off ))
	PORT_DIPSETTING(0x01,DEF_STR( On ))
	PORT_BIT(0x02,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("8") PORT_CODE(KEYCODE_8)
	PORT_BIT(0x04,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("I") PORT_CODE(KEYCODE_I)
	PORT_BIT(0x08,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("U") PORT_CODE(KEYCODE_U)
	PORT_BIT(0x10,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("J") PORT_CODE(KEYCODE_J)
	PORT_BIT(0x20,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("N") PORT_CODE(KEYCODE_N)
	PORT_BIT(0x40,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("M") PORT_CODE(KEYCODE_M)
	PORT_BIT(0x80,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("F6") PORT_CODE(KEYCODE_6_PAD)

/* KEYBOARD COLUMN 6 */
	PORT_START
	PORT_DIPNAME(0x01,0x01, "DIP 4 (Shift Break)")
	PORT_DIPSETTING(0x00,DEF_STR( Off ))
	PORT_DIPSETTING(0x01,DEF_STR( On ))
	PORT_BIT(0x02,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("F7") PORT_CODE(KEYCODE_7_PAD)
	PORT_BIT(0x04,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("9") PORT_CODE(KEYCODE_9)
	PORT_BIT(0x08,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("O") PORT_CODE(KEYCODE_O)
	PORT_BIT(0x10,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("K") PORT_CODE(KEYCODE_K)
	PORT_BIT(0x20,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("L") PORT_CODE(KEYCODE_L)
	PORT_BIT(0x40,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME(",") PORT_CODE(KEYCODE_COMMA)
	PORT_BIT(0x80,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("F8") PORT_CODE(KEYCODE_3_PAD)

/* KEYBOARD COLUMN 7 */
	PORT_START
	PORT_DIPNAME(0x01,0x01, "DIP 3 (Mode bit 2)")
	PORT_DIPSETTING(0x00,DEF_STR( Off ))
	PORT_DIPSETTING(0x01,DEF_STR( On ))
	PORT_BIT(0x02,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("-") PORT_CODE(KEYCODE_MINUS)
	PORT_BIT(0x04,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("0") PORT_CODE(KEYCODE_0)
	PORT_BIT(0x08,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("P") PORT_CODE(KEYCODE_P)
	PORT_BIT(0x10,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("@") PORT_CODE(KEYCODE_BACKSLASH)
	PORT_BIT(0x20,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME(";") PORT_CODE(KEYCODE_COLON)
	PORT_BIT(0x40,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME(".") PORT_CODE(KEYCODE_STOP)
	PORT_BIT(0x80,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("F9") PORT_CODE(KEYCODE_9_PAD)


	/* KEYBOARD COLUMN 8 */
	PORT_START
	PORT_DIPNAME(0x01,0x01, "DIP 2 (Mode bit 1)")
	PORT_DIPSETTING(0x00,DEF_STR( Off ))
	PORT_DIPSETTING(0x01,DEF_STR( On ))
	PORT_BIT(0x02,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("^") PORT_CODE(KEYCODE_EQUALS)
	PORT_BIT(0x04,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("_") PORT_CODE(KEYCODE_TILDE)
	PORT_BIT(0x08,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("[") PORT_CODE(KEYCODE_OPENBRACE)
	PORT_BIT(0x10,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME(":") PORT_CODE(KEYCODE_QUOTE)
	PORT_BIT(0x20,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("]") PORT_CODE(KEYCODE_CLOSEBRACE)
	PORT_BIT(0x40,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("/") PORT_CODE(KEYCODE_SLASH)
	PORT_BIT(0x80,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("\\") PORT_CODE(KEYCODE_BACKSLASH2)

	/* KEYBOARD COLUMN 9 */
	PORT_START
	PORT_DIPNAME(0x01,0x01, "DIP 1 (Mode bit 0)")
	PORT_DIPSETTING(0x00,DEF_STR( Off ))
	PORT_DIPSETTING(0x01,DEF_STR( On ))
	PORT_BIT(0x02,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("CURSOR LEFT") PORT_CODE(KEYCODE_LEFT)
	PORT_BIT(0x04,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("CURSOR DOWN") PORT_CODE(KEYCODE_DOWN)
	PORT_BIT(0x08,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("CURSOR UP") PORT_CODE(KEYCODE_UP)
	PORT_BIT(0x10,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("RETURN") PORT_CODE(KEYCODE_ENTER)
	PORT_BIT(0x20,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("DELETE") PORT_CODE(KEYCODE_BACKSPACE)
	PORT_BIT(0x40,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("COPY") PORT_CODE(KEYCODE_END)
	PORT_BIT(0x80,  IP_ACTIVE_LOW, IPT_KEYBOARD) PORT_NAME("CURSOR RIGHT") PORT_CODE(KEYCODE_RIGHT)


	PORT_START  // KEYBOARD COLUMN 10 RESERVED FOR BBC MASTER
	PORT_START  // KEYBOARD COLUMN 11 RESERVED FOR BBC MASTER
	PORT_START  // KEYBOARD COLUMN 12 RESERVED FOR BBC MASTER
	PORT_START  // KEYBOARD COLUMN 13 RESERVED FOR BBC MASTER
	PORT_START  // KEYBOARD COLUMN 14 RESERVED FOR BBC MASTER
	PORT_START  // KEYBOARD COLUMN 15 RESERVED FOR BBC MASTER


	PORT_START
	PORT_BIT( 0x10, IP_ACTIVE_LOW, IPT_BUTTON1 )
	PORT_BIT( 0x20, IP_ACTIVE_LOW, IPT_BUTTON2 )

	PORT_START
	PORT_BIT( 0xff, 0x80, IPT_AD_STICK_X) PORT_SENSITIVITY(100) PORT_KEYDELTA(10) PORT_MINMAX(0x0,0xff ) PORT_PLAYER(1)

	PORT_START
	PORT_BIT( 0xff, 0x80, IPT_AD_STICK_Y) PORT_SENSITIVITY(100) PORT_KEYDELTA(10) PORT_MINMAX(0x0,0xff ) PORT_PLAYER(1)

	PORT_START
	PORT_BIT( 0xff, 0x80, IPT_AD_STICK_X) PORT_SENSITIVITY(100) PORT_KEYDELTA(10) PORT_MINMAX(0x0,0xff ) PORT_PLAYER(2)

	PORT_START
	PORT_BIT( 0xff, 0x80, IPT_AD_STICK_Y) PORT_SENSITIVITY(100) PORT_KEYDELTA(10) PORT_MINMAX(0x0,0xff ) PORT_PLAYER(2)

INPUT_PORTS_END


/* the BBC came with 4 rom sockets on the mother board as shown in the model A driver */
/* you could get a number of rom upgrade boards that took this up to 16 roms as in the */
/* model B driver */

ROM_START(bbca)
	ROM_REGION(0x04000,REGION_CPU1,0) /* RAM */

	ROM_REGION(0x14000,REGION_USER1,0) /* ROM */
	ROM_LOAD("os12.rom",    0x10000,  0x4000, CRC(3c14fc70) SHA1(0d9bcaf6a393c9ce2359ed700ddb53c232c2c45d))

														  /* rom page 0  00000 */
														  /* rom page 1  04000 */
														  /* rom page 2  08000 */
	ROM_LOAD("basic2.rom",  0x0c000, 0x4000, CRC(79434781) SHA1(4a7393f3a45ea309f744441c16723e2ef447a281)) /* rom page 3  0c000 */
ROM_END


/*	0000- 7fff	ram */
/*	8000- bfff	not used, this area is mapped over with one of the roms at 10000 and above */
/*	c000- ffff	OS rom and memory mapped hardware at fc00-feff */
/* 10000-4ffff	16 paged rom banks mapped back into 8000-bfff by the page rom select */


ROM_START(bbcb)
	ROM_REGION(0x08000,REGION_CPU1,0) /* RAM */

	ROM_REGION(0x44000,REGION_USER1,0) /* ROM */
	ROM_LOAD("os12.rom", 0x40000,0x4000, CRC(3c14fc70) SHA1(0d9bcaf6a393c9ce2359ed700ddb53c232c2c45d))


	                                                      /* rom page 0  00000 */
	                                                      /* rom page 1  04000 */
	                                                      /* rom page 2  08000 */
	                                                      /* rom page 3  0c000 */
	                                                      /* rom page 4  10000 */
	                                                      /* rom page 5  14000 */
			  											  /* rom page 6  18000 */
	                                                      /* rom page 7  1c000 */
														  /* rom page 8  20000 */
														  /* rom page 9  24000 */
														  /* rom page 10 28000 */
														  /* rom page 11 2c000 */
														  /* rom page 12 30000 */
														  /* rom page 13 34000 */


	/* just use one of the following DFS roms */

	/* dnfs is acorns disc and network filing system rom it replaced dfs 0.9  */
//	ROM_LOAD("dnfs.rom",    0x38000, 0x4000, CRC(8ccd2157 )) /* rom page 14 38000 */

	/* dfs 0.9 was the standard acorn dfs rom before it was replaced with the dnfs rom */
//	ROM_LOAD("dfs09.rom",   0x38000, 0x2000, CRC(3ce609cf )) /* rom page 14 38000 */
//	ROM_RELOAD(             0x3a000, 0x2000             )

	/* dfs 1.44 from watford electronics, this is the best of the non-acorn dfs roms */
	ROM_LOAD("dfs144.rom",  0x38000, 0x4000, CRC(9fb8d13f) SHA1(387d2468c6e1360f5b531784ce95d5f71a50c2b5)) /* rom page 14 38000 */

	ROM_LOAD("basic2.rom",  0x3c000, 0x4000, CRC(79434781) SHA1(4a7393f3a45ea309f744441c16723e2ef447a281)) /* rom page 15 3c000 */


ROM_END



ROM_START(bbcb1770)
	ROM_REGION(0x08000,REGION_CPU1,0) /* RAM */

	ROM_REGION(0x44000,REGION_USER1,0) /* ROM */
	ROM_LOAD("os12.rom", 0x40000,0x4000, CRC(3c14fc70) SHA1(0d9bcaf6a393c9ce2359ed700ddb53c232c2c45d))

	                                                      /* rom page 0  00000 */
	                                                      /* rom page 1  04000 */
	                                                      /* rom page 2  08000 */
	                                                      /* rom page 3  0c000 */
	                                                      /* rom page 4  10000 */
	                                                      /* rom page 5  14000 */
			  											  /* rom page 6  18000 */
	                                                      /* rom page 7  1c000 */
														  /* rom page 8  20000 */
														  /* rom page 9  24000 */
														  /* rom page 10 28000 */
														  /* rom page 11 2c000 */
														  /* rom page 12 30000 */
														  /* rom page 13 34000 */

/* ddfs 2.23 this is acorns 1770 disc controller Double density disc filing system */
    ROM_LOAD("ddfs223.rom", 0x38000, 0x4000, CRC(7891f9b7) SHA1(0d7ed0b0b3852cb61970ada1993244f2896896aa)) /* rom page 14 38000 */

	ROM_LOAD("basic2.rom",  0x3c000, 0x4000, CRC(79434781) SHA1(4a7393f3a45ea309f744441c16723e2ef447a281)) /* rom page 15 3c000 */

ROM_END




ROM_START(bbcbp)
	ROM_REGION(0x10000,REGION_CPU1,0) /* ROM MEMORY */

	ROM_REGION(0x44000,REGION_USER1,0) /* ROM */
	ROM_LOAD("bpos2.rom",   0x3c000, 0x4000, CRC(9f356396) SHA1(ea7d3a7e3ee1ecfaa1483af994048057362b01f2))  /* basic rom */
	ROM_CONTINUE(           0x40000, 0x4000)  /* OS */

	                                                      /* rom page 0  00000 */
	                                                      /* rom page 1  04000 */
	                                                      /* rom page 2  08000 */
	                                                      /* rom page 3  0c000 */
	                                                      /* rom page 4  10000 */
	                                                      /* rom page 5  14000 */
			  											  /* rom page 6  18000 */
	                                                      /* rom page 7  1c000 */
														  /* rom page 8  20000 */
														  /* rom page 9  24000 */
														  /* rom page 10 28000 */
														  /* rom page 11 2c000 */
														  /* rom page 12 30000 */
														  /* rom page 13 34000 */

    /* ddfs 2.23 this is acorns 1770 disc controller Double density disc filing system */
    ROM_LOAD("ddfs223.rom", 0x38000, 0x4000, CRC(7891f9b7) SHA1(0d7ed0b0b3852cb61970ada1993244f2896896aa)) /* rom page 14 38000 */

ROM_END


ROM_START(bbcbp128)
	ROM_REGION(0x10000,REGION_CPU1,0) /* ROM MEMORY */

	ROM_REGION(0x44000,REGION_USER1,0) /* ROM */
	ROM_LOAD("bpos2.rom",   0x3c000, 0x4000, CRC(9f356396) SHA1(ea7d3a7e3ee1ecfaa1483af994048057362b01f2))  /* basic rom */
	ROM_CONTINUE(           0x40000, 0x4000)  /* OS */

	                                                      /* rom page 0  00000 */
	                                                      /* rom page 1  04000 */
	                                                      /* rom page 2  08000 */
	                                                      /* rom page 3  0c000 */
	                                                      /* rom page 4  10000 */
	                                                      /* rom page 5  14000 */
			  											  /* rom page 6  18000 */
	                                                      /* rom page 7  1c000 */
														  /* rom page 8  20000 */
														  /* rom page 9  24000 */
														  /* rom page 10 28000 */
														  /* rom page 11 2c000 */
														  /* rom page 12 30000 */
														  /* rom page 13 34000 */

    /* ddfs 2.23 this is acorns 1770 disc controller Double density disc filing system */
    ROM_LOAD("ddfs223.rom", 0x38000, 0x4000, CRC(7891f9b7) SHA1(0d7ed0b0b3852cb61970ada1993244f2896896aa)) /* rom page 14 38000 */

ROM_END



ROM_START(bbcb6502)
	ROM_REGION(0x08000,REGION_CPU1,0) /* RAM */

	ROM_REGION(0x44000,REGION_USER1,0) /* ROM */
	ROM_LOAD("os12.rom", 0x40000,0x4000, CRC(3c14fc70) SHA1(0d9bcaf6a393c9ce2359ed700ddb53c232c2c45d))

	                                                      /* rom page 0  00000 */
	                                                      /* rom page 1  04000 */
	                                                      /* rom page 2  08000 */
	                                                      /* rom page 3  0c000 */
	                                                      /* rom page 4  10000 */
	                                                      /* rom page 5  14000 */
			  											  /* rom page 6  18000 */
	                                                      /* rom page 7  1c000 */
														  /* rom page 8  20000 */
														  /* rom page 9  24000 */
														  /* rom page 10 28000 */
														  /* rom page 11 2c000 */
														  /* rom page 12 30000 */
														  /* rom page 13 34000 */

/* ddfs 2.23 this is acorns 1770 disc controller Double density disc filing system */
    ROM_LOAD("ddfs223.rom", 0x38000, 0x4000, CRC(7891f9b7) SHA1(0d7ed0b0b3852cb61970ada1993244f2896896aa)) /* rom page 14 38000 */

	ROM_LOAD("basic2.rom",  0x3c000, 0x4000, CRC(79434781) SHA1(4a7393f3a45ea309f744441c16723e2ef447a281)) /* rom page 15 3c000 */

	ROM_REGION(0x11000,REGION_CPU2,0)
	ROM_LOAD("6502tube.rom" , 0x10000,0x1000, CRC(98b5fe42) SHA1(338269d03cf6bfa28e09d1651c273ea53394323b))

ROM_END



static INTERRUPT_GEN( bbcb_vsync )
{
	via_0_ca1_w(0,1);
	via_0_ca1_w(0,0);
	bbc_frameclock();
}


static struct SN76496interface sn76496_interface =
{
	1,		/* 1 chip */
	{ 4000000 },	/* 4Mhz */
	{ 100 }
};


static MACHINE_DRIVER_START( bbca )
	/* basic machine hardware */
	MDRV_CPU_ADD_TAG("main", M6502, 2000000)        /* 2.00Mhz */
	MDRV_CPU_PROGRAM_MAP( bbca_mem, 0 )
	MDRV_CPU_VBLANK_INT(bbcb_vsync, 1)				/* screen refresh interrupts */
	MDRV_CPU_PERIODIC_INT(bbcb_keyscan, 1000)		/* scan keyboard */
	MDRV_FRAMES_PER_SECOND(50)
	MDRV_VBLANK_DURATION(128)
	MDRV_INTERLEAVE(1)

	MDRV_MACHINE_INIT( bbca )
	
	/* video hardware */
	MDRV_VIDEO_ATTRIBUTES(VIDEO_TYPE_RASTER)
	MDRV_SCREEN_SIZE(800,300)
	MDRV_VISIBLE_AREA(0,800-1,0,300-1)
	MDRV_PALETTE_LENGTH(16)
	MDRV_COLORTABLE_LENGTH(16)
	MDRV_PALETTE_INIT(bbc)

	MDRV_VIDEO_START(bbca)
	MDRV_VIDEO_UPDATE(bbc)

	/* sound hardware */
	MDRV_SOUND_ADD(SN76496, sn76496_interface)
MACHINE_DRIVER_END


static MACHINE_DRIVER_START( bbcb )
	MDRV_IMPORT_FROM( bbca )
	MDRV_CPU_MODIFY( "main" )
	MDRV_CPU_PROGRAM_MAP( bbcb_mem, 0 )
	MDRV_MACHINE_INIT( bbcb )
	MDRV_VIDEO_START( bbcb )
MACHINE_DRIVER_END


static MACHINE_DRIVER_START( bbcb1770 )
	MDRV_IMPORT_FROM( bbca )
	MDRV_CPU_MODIFY( "main" )
	MDRV_CPU_PROGRAM_MAP( bbcb1770_mem, 0 )
	MDRV_MACHINE_INIT( bbcb1770 )
	MDRV_VIDEO_START( bbcb )
MACHINE_DRIVER_END


static MACHINE_DRIVER_START( bbcbp )
	MDRV_IMPORT_FROM( bbca )
	MDRV_CPU_MODIFY( "main" )
	MDRV_CPU_PROGRAM_MAP( bbcbp_mem, 0 )
	MDRV_MACHINE_INIT( bbcbp )
	MDRV_VIDEO_START( bbcbp )
MACHINE_DRIVER_END


static MACHINE_DRIVER_START( bbcbp128 )
	MDRV_IMPORT_FROM( bbca )
	MDRV_CPU_MODIFY( "main" )
	MDRV_CPU_PROGRAM_MAP( bbcbp128_mem, 0 )
	MDRV_MACHINE_INIT( bbcbp )
	MDRV_VIDEO_START( bbcbp )
MACHINE_DRIVER_END


static MACHINE_DRIVER_START( bbcb6502 )
	MDRV_IMPORT_FROM( bbca )
	MDRV_CPU_MODIFY( "main" )
	MDRV_CPU_PROGRAM_MAP( bbcbtube_mem, 0 )
	MDRV_MACHINE_INIT( bbcb6502 )
	MDRV_VIDEO_START( bbcb )

	MDRV_CPU_ADD_TAG("secondary", M6502, 2000000)        /* 2.00Mhz */
	MDRV_CPU_PROGRAM_MAP( bbc6502_mem, 0 )
MACHINE_DRIVER_END

SYSTEM_CONFIG_START(bbc)
	CONFIG_DEVICE_CARTSLOT_OPT		(4, "rom\0",			NULL, NULL, device_load_bbcb_cart, NULL, NULL, NULL)
	CONFIG_DEVICE_FLOPPY_BASICDSK	(2, "ssd\0bbc\0img\0",	device_load_bbc_floppy )
SYSTEM_CONFIG_END

SYSTEM_CONFIG_START(bbc6502)
	CONFIG_DEVICE_FLOPPY_BASICDSK	(2, "ssd\0bbc\0img\0",	device_load_bbc_floppy )
SYSTEM_CONFIG_END

/*	   YEAR  NAME	   PARENT	 COMPAT	MACHINE   INPUT	 INIT	   CONFIG	COMPANY	 FULLNAME */
COMP ( 1981, bbca,	   0,		 0,		bbca,     bbca,     0,        NULL,	"Acorn","BBC Micro Model A" )
COMP ( 1981, bbcb,     bbca,	 0,		bbcb,     bbca,     0,	       bbc,		"Acorn","BBC Micro Model B" )
COMP ( 1981, bbcb1770, bbca, 	 0,		bbcb1770, bbca,     0,	       bbc,		"Acorn","BBC Micro Model B with WD1770 disc controller" )
COMP ( 1985, bbcbp,    bbca,	 0,		bbcbp,    bbca,     0,        bbc,		"Acorn","BBC Micro Model B+ 64K" )
COMP ( 1985, bbcbp128, bbca,     0,		bbcbp128, bbca,     0,        bbc,		"Acorn","BBC Micro Model B+ 128k" )
/*
COMP ( 198?, bbcm,     0,        0,		bbcm,     bbcm,     0,        bbc,		"Acorn","BBC Master" )
*/



// This bbc6502 is the BBC second processor upgrade
// I have just added the second processor on its own right now until I work out how it works.
// then it will get connected up to another BBC driver
// The code for this second processor upgrade is more or less complete here now.
// It just needs a TUBE driver made to connect it to the BBC

COMP (198?,bbcb6502,    bbca,     0,		bbcb6502, bbca,    0,        bbc6502,	"Acorn","BBC Micro Model B with a 6502 Second Processor")

