// Seed: 3269948118
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wand id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_4 - id_1;
  assign id_4 = id_2;
  wire id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd88
) (
    input  uwire id_0,
    output wand  _id_1
);
  logic [1 : id_1] id_3;
  wire id_4;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
endmodule
module module_2;
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  wire id_2;
  ;
endmodule
