// Seed: 1714851794
module module_0 ();
  id_1(
      .id_0(-1), .id_1(1 == id_2 ** -1'b0), .id_2(1), .id_3(id_2)
  );
endmodule
module module_1 ();
  logic [7:0] id_1;
  wire id_2, id_3;
  assign id_2 = id_2;
  assign id_1 = id_1[-1];
  module_0 modCall_1 ();
  wire id_4;
endmodule
module module_2 ();
  assign id_1 = id_1;
  module_0 modCall_1 ();
  assign id_2 = 1;
  tri1 id_3, id_4, id_5, id_6, id_7, id_8;
  wire id_9;
  wor  id_10;
  assign id_6 = 1 - id_10;
  initial
  `define pp_11 0
  id_12(
      id_4, id_7, id_6
  );
  function id_13;
    input id_14;
    id_6 = id_3;
  endfunction
endmodule
