#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Apr 08 20:03:38 2019
# Process ID: 3488
# Log file: C:/Users/Admin/Desktop/8_bit_part_a/vivado.log
# Journal file: C:/Users/Admin/Desktop/8_bit_part_a\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Sidhant/Desktop/8 bit magnitude comparator/8_bit_part_a' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 737.328 ; gain = 163.176
close [ open C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eightbit.vhd w ]
add_files C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eightbit.vhd
update_compile_order -fileset sources_1
set_property top eightbit [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eightbit.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eightbit.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/first_part.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/first_part.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_orr.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_orr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xorr.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xorr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/one.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/one.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/parta_unsi.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/parta_unsi.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/two.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/two.vhd:1]
[Mon Apr 08 20:07:34 2019] Launched synth_1...
Run output will be captured here: C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'two' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav'
"xvhdl -m64 --relax -prj two_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_orr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_orr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_not
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/two.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity two
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 753322aedeca45658dd338c6f3be1cb0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_behav xil_defaultlib.two -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.my_not [my_not_default]
Compiling architecture behavioral of entity xil_defaultlib.my_and [my_and_default]
Compiling architecture behavioral of entity xil_defaultlib.my_orr [my_orr_default]
Compiling architecture behavioral of entity xil_defaultlib.two
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot two_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/xsim.dir/two_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 57.520 ; gain = 0.000

    while executing
"webtalk_transmit -clientid 1813132817 -regid "211583439_0_0_800" -xml C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/xsim.dir/two_be..."
    (file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/xsim.dir/two_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 08 20:09:29 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 758.266 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "two_behav -key {Behavioral:sim_1:Functional:two} -tclbatch {two.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source two.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'two_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 758.266 ; gain = 0.000
set_property top eightbit [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/two_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'eightbit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav'
"xvhdl -m64 --relax -prj eightbit_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eightbit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity eightbit
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 753322aedeca45658dd338c6f3be1cb0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot eightbit_behav xil_defaultlib.eightbit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.eightbit
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot eightbit_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/xsim.dir/eightbit_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/xsim.dir/eightbit_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Apr 08 20:10:41 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 08 20:10:41 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 759.004 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "eightbit_behav -key {Behavioral:sim_1:Functional:eightbit} -tclbatch {eightbit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source eightbit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eightbit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 759.004 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eightbit.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eightbit.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/first_part.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/first_part.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_orr.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_orr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xorr.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xorr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/one.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/one.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/parta_unsi.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/parta_unsi.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/two.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/two.vhd:1]
[Mon Apr 08 20:11:28 2019] Launched synth_1...
Run output will be captured here: C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 759.031 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/two_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'eightbit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav'
"xvhdl -m64 --relax -prj eightbit_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity three_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_xor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_not
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity four_or
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity four_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity five_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comparator4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eightbit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity eightbit
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 753322aedeca45658dd338c6f3be1cb0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot eightbit_behav xil_defaultlib.eightbit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.my_not [my_not_default]
Compiling architecture behavioral of entity xil_defaultlib.my_and [my_and_default]
Compiling architecture behavioral of entity xil_defaultlib.three_and [three_and_default]
Compiling architecture behavioral of entity xil_defaultlib.four_and [four_and_default]
Compiling architecture behavioral of entity xil_defaultlib.five_and [five_and_default]
Compiling architecture behavioral of entity xil_defaultlib.four_or [four_or_default]
Compiling architecture behavioral of entity xil_defaultlib.my_xor [my_xor_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator4bit [comparator4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.eightbit
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot eightbit_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/xsim.dir/eightbit_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/xsim.dir/eightbit_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Apr 08 20:13:01 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 08 20:13:01 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 759.031 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "eightbit_behav -key {Behavioral:sim_1:Functional:eightbit} -tclbatch {eightbit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source eightbit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eightbit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 759.031 ; gain = 0.000
add_force {/eightbit/a} -radix hex {10 0ns} {20 50000ps} -repeat_every 100000ps
add_force {/eightbit/b} -radix hex {30 0ns} {00 100000ps} -repeat_every 200000ps
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 759.031 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
set_property top comparator4bit [current_fileset]
update_compile_order -fileset sources_1
set_property top eightbit [current_fileset]
update_compile_order -fileset sources_1
remove_files C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eightbit.vhd
file delete -force C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eightbit.vhd
update_compile_order -fileset sources_1
set_property top comparator4bit [current_fileset]
update_compile_order -fileset sources_1
set_property top comparator4bit [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/eightbit_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/two_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'comparator4bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav'
"xvhdl -m64 --relax -prj comparator4bit_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity three_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_xor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_not
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity four_or
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity four_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity five_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comparator4bit
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 753322aedeca45658dd338c6f3be1cb0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot comparator4bit_behav xil_defaultlib.comparator4bit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.my_not [my_not_default]
Compiling architecture behavioral of entity xil_defaultlib.my_and [my_and_default]
Compiling architecture behavioral of entity xil_defaultlib.three_and [three_and_default]
Compiling architecture behavioral of entity xil_defaultlib.four_and [four_and_default]
Compiling architecture behavioral of entity xil_defaultlib.five_and [five_and_default]
Compiling architecture behavioral of entity xil_defaultlib.four_or [four_or_default]
Compiling architecture behavioral of entity xil_defaultlib.my_xor [my_xor_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator4bit
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot comparator4bit_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/xsim.dir/comparator4bit_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/xsim.dir/comparator4bit_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Apr 08 20:19:17 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 08 20:19:17 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 805.109 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "comparator4bit_behav -key {Behavioral:sim_1:Functional:comparator4bit} -tclbatch {comparator4bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source comparator4bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'comparator4bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 805.109 ; gain = 0.000
add_force {/comparator4bit/a} -radix hex {0 0ns} {5 50000ps} -repeat_every 100000ps
add_force {/comparator4bit/b} -radix hex {a 0ns} {0 100000ps} -repeat_every 200000ps
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 805.109 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close [ open C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eightbit.vhd w ]
add_files C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eightbit.vhd
update_compile_order -fileset sources_1
set_property top eightbit [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eightbit.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eightbit.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "map". [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eightbit.vhd:23]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/first_part.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/first_part.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_orr.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_orr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xorr.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xorr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/one.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/one.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/parta_unsi.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/parta_unsi.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/two.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/two.vhd:1]
[Mon Apr 08 20:23:08 2019] Launched synth_1...
Run output will be captured here: C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eightbit.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eightbit.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "map". [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eightbit.vhd:23]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/first_part.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/first_part.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_orr.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_orr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xorr.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xorr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/one.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/one.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/parta_unsi.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/parta_unsi.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/two.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/two.vhd:1]
[Mon Apr 08 20:23:35 2019] Launched synth_1...
Run output will be captured here: C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eightbit.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eightbit.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/first_part.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/first_part.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_orr.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_orr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xorr.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xorr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/one.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/one.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/parta_unsi.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/parta_unsi.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/two.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/two.vhd:1]
[Mon Apr 08 20:23:51 2019] Launched synth_1...
Run output will be captured here: C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.runs/synth_1/runme.log
set_property top eightbit [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 810.219 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/comparator4bit_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/eightbit_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/two_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'eightbit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav'
"xvhdl -m64 --relax -prj eightbit_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity three_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_xor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_not
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity four_or
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity four_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity five_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comparator4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eightbit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity eightbit
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 753322aedeca45658dd338c6f3be1cb0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot eightbit_behav xil_defaultlib.eightbit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <alb> does not exist in entity <comparator4bit>.  Please compare the definition of block <comparator4bit> to its component declaration and its instantion to detect the mismatch. [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eightbit.vhd:15]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit eightbit in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/elaborate.log' file for more information.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eightbit.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eightbit.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/first_part.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/first_part.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_orr.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_orr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xorr.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xorr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/one.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/one.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/parta_unsi.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/parta_unsi.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/two.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/two.vhd:1]
[Mon Apr 08 20:25:44 2019] Launched synth_1...
Run output will be captured here: C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eightbit.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eightbit.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/first_part.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/first_part.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_orr.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_orr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xorr.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xorr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/one.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/one.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/parta_unsi.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/parta_unsi.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/two.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/two.vhd:1]
[Mon Apr 08 20:27:27 2019] Launched synth_1...
Run output will be captured here: C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.runs/synth_1/runme.log
remove_files C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eightbit.vhd
file delete -force C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eightbit.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eight.vhd w ]
add_files C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eight.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
set_property top eight [current_fileset]
update_compile_order -fileset sources_1
set_property top eight [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/comparator4bit_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/eightbit_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/two_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'eight' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav'
"xvhdl -m64 --relax -prj eight_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity three_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_xor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity four_or
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity four_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity five_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_not
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comparator4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eight.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity eight
ERROR: [VRFC 10-91] ee is not declared [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eight.vhd:56]
ERROR: [VRFC 10-283] actual of formal out port equal cannot be an expression [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eight.vhd:56]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eight.vhd:42]
INFO: [VRFC 10-240] VHDL file C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eight.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eight.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eight.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/first_part.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/first_part.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_orr.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_orr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xorr.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xorr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/one.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/one.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/parta_unsi.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/parta_unsi.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/two.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/two.vhd:1]
[Mon Apr 08 20:33:00 2019] Launched synth_1...
Run output will be captured here: C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eight.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eight.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/first_part.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/first_part.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_orr.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_orr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xorr.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xorr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/one.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/one.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/parta_unsi.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/parta_unsi.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/two.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/two.vhd:1]
[Mon Apr 08 20:33:31 2019] Launched synth_1...
Run output will be captured here: C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eight.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eight.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/first_part.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/first_part.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_orr.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_orr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xorr.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xorr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/one.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/one.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/parta_unsi.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/parta_unsi.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/two.vhd" into library xil_defaultlib [C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/two.vhd:1]
[Mon Apr 08 20:33:48 2019] Launched synth_1...
Run output will be captured here: C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.runs/synth_1/runme.log
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/comparator4bit_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/eightbit_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/two_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'eight' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav'
"xvhdl -m64 --relax -prj eight_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/three_and.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity three_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_xor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_xor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_or.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity four_or
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/four_and.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity four_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/five_and.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity five_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/part_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_and
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/my_not.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_not
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/comparator4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comparator4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.srcs/sources_1/new/eight.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity eight
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 753322aedeca45658dd338c6f3be1cb0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot eight_behav xil_defaultlib.eight -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.my_not [my_not_default]
Compiling architecture behavioral of entity xil_defaultlib.my_and [my_and_default]
Compiling architecture behavioral of entity xil_defaultlib.three_and [three_and_default]
Compiling architecture behavioral of entity xil_defaultlib.four_and [four_and_default]
Compiling architecture behavioral of entity xil_defaultlib.five_and [five_and_default]
Compiling architecture behavioral of entity xil_defaultlib.four_or [four_or_default]
Compiling architecture behavioral of entity xil_defaultlib.my_xor [my_xor_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator4bit [comparator4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.eight
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot eight_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/xsim.dir/eight_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav/xsim.dir/eight_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Apr 08 20:34:28 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 08 20:34:28 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 812.246 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/Desktop/8_bit_part_a/8_bit_part_a.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "eight_behav -key {Behavioral:sim_1:Functional:eight} -tclbatch {eight.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source eight.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eight_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 812.246 ; gain = 0.000
add_force {/eight/a} -radix hex {20 0ns} {30 50000ps} -repeat_every 100000ps
add_force {/eight/b} -radix hex {10 0ns} {40 100000ps} -repeat_every 200000ps
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 812.246 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
The simulator has terminated in an unexpected manner with exit code 1.  Please review the simulation log (xsim.log) for details.
The simulator has terminated in an unexpected manner with exit code 1.  Please review the simulation log (xsim.log) for details.
The simulator has terminated in an unexpected manner with exit code 1.  Please review the simulation log (xsim.log) for details.
