#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Nov 30 14:27:53 2024
# Process ID: 3464
# Current directory: D:/FPGA/Xilinx/Projects/RFID/Scripts
# Command line: vivado.exe -mode batch -source D:\FPGA\Xilinx\Projects\RFID\Scripts\generate_and_program.tcl
# Log file: D:/FPGA/Xilinx/Projects/RFID/Scripts/vivado.log
# Journal file: D:/FPGA/Xilinx/Projects/RFID/Scripts\vivado.jou
# Running On        :Guy
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Core(TM) i7-4790 CPU @ 3.60GHz
# CPU Frequency     :3600 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16848 MB
# Swap memory       :2550 MB
# Total Virtual     :19398 MB
# Available Virtual :7509 MB
#-----------------------------------------------------------
source {D:\FPGA\Xilinx\Projects\RFID\Scripts\generate_and_program.tcl}
# set proj RFID
# set projdir D:\\FPGA\\Xilinx\\Projects
# set rootdir ${projdir}\\${proj}
# set projfile ${rootdir}\\${proj}.xpr
# if { [file exists $projfile] == 0} {
#     set rootdir D:\\git\\FPGA-RFID
#     set projfile ${rootdir}\\${proj}.xpr
# }
# set src_folder ${rootdir}\\${proj}.srcs\\sources_1\\new
# set synth_logfile ${rootdir}\\${proj}.runs\\synth_1\\runme.log
# set impl_logfile ${rootdir}\\${proj}.runs\\impl_1\\runme.log
# set fail_sound misc\\fail_sound.bat
# set success_sound misc\\success_sound.bat
# set synth_complete misc\\synth_complete.bat
# set synth_complete_sound_played 0
# open_project ${projfile}
INFO: [Project 1-313] Project file moved from 'D:/git/FPGA-RFID' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:52 . Memory (MB): peak = 560.164 ; gain = 244.645
# reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGA/Xilinx/Projects/RFID/RFID.srcs/utils_1/imports/synth_1/top.dcp with file D:/FPGA/Xilinx/Projects/RFID/RFID.runs/synth_1/top.dcp
# launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Nov 30 14:29:34 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/Xilinx/Projects/RFID/RFID.runs/synth_1/runme.log
[Sat Nov 30 14:29:34 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/Xilinx/Projects/RFID/RFID.runs/impl_1/runme.log
# while {true} {
#     set synth_failed 0
#     if { [file exists $synth_logfile] == 1} {               
#         set fp [open $synth_logfile r]
#         set file_data [read $fp]
#         close $fp
#         
#         set data [split $file_data "\n"]
#         foreach line $data {
#             if {[string first "ERROR" $line] != -1} {
#                 puts $line
#                 set synth_failed 1
#             }
#         }
#         if {[string first "synth_design completed successfully" $file_data] != -1} {
#             if {$synth_complete_sound_played == 0} {
#                 exec $synth_complete
#                 set synth_complete_sound_played 1
#             }
#         }
#         
#     }
#     if $synth_failed {
#         exec $fail_sound
#         exit
#     }
# 
#     if { [file exists $impl_logfile] == 1} {               
#         set fp [open $impl_logfile r]
#         set file_data [read $fp]
#         close $fp
#         if {[string first "write_bitstream completed successfully" $file_data] != -1} {
#             update_compile_order -fileset sources_1
#             break
#         }
#     }
# }
ERROR: [Synth 8-2716] syntax error near 'is' [D:/FPGA/Xilinx/Projects/RFID/RFID.srcs/sources_1/new/top.vhd:58]
ERROR: [Synth 8-2716] syntax error near ':' [D:/FPGA/Xilinx/Projects/RFID/RFID.srcs/sources_1/new/top.vhd:61]
ERROR: [Synth 8-10097] type error near std_logic ; current type std_ulogic; expected type  void [D:/FPGA/Xilinx/Projects/RFID/RFID.srcs/sources_1/new/top.vhd:63]
ERROR: [Synth 8-2716] syntax error near 'out' [D:/FPGA/Xilinx/Projects/RFID/RFID.srcs/sources_1/new/top.vhd:64]
ERROR: [Synth 8-2716] syntax error near 'out' [D:/FPGA/Xilinx/Projects/RFID/RFID.srcs/sources_1/new/top.vhd:65]
ERROR: [Synth 8-10097] type error near std_logic ; current type std_ulogic; expected type  void [D:/FPGA/Xilinx/Projects/RFID/RFID.srcs/sources_1/new/top.vhd:65]
ERROR: [Synth 8-2716] syntax error near 'in' [D:/FPGA/Xilinx/Projects/RFID/RFID.srcs/sources_1/new/top.vhd:66]
ERROR: [Synth 8-10097] type error near std_logic ; current type std_ulogic; expected type  void [D:/FPGA/Xilinx/Projects/RFID/RFID.srcs/sources_1/new/top.vhd:66]
ERROR: [Synth 8-2716] syntax error near 'in' [D:/FPGA/Xilinx/Projects/RFID/RFID.srcs/sources_1/new/top.vhd:67]
ERROR: [Synth 8-10097] type error near std_logic ; current type std_ulogic; expected type  void [D:/FPGA/Xilinx/Projects/RFID/RFID.srcs/sources_1/new/top.vhd:67]
ERROR: [Synth 8-2716] syntax error near 'out' [D:/FPGA/Xilinx/Projects/RFID/RFID.srcs/sources_1/new/top.vhd:68]
ERROR: [Synth 8-10097] type error near std_logic ; current type std_ulogic; expected type  void [D:/FPGA/Xilinx/Projects/RFID/RFID.srcs/sources_1/new/top.vhd:68]
ERROR: [Synth 8-2716] syntax error near 'out' [D:/FPGA/Xilinx/Projects/RFID/RFID.srcs/sources_1/new/top.vhd:69]
ERROR: [Synth 8-2716] syntax error near 'out' [D:/FPGA/Xilinx/Projects/RFID/RFID.srcs/sources_1/new/top.vhd:70]
ERROR: [Synth 8-10097] type error near std_logic ; current type std_ulogic; expected type  void [D:/FPGA/Xilinx/Projects/RFID/RFID.srcs/sources_1/new/top.vhd:70]
ERROR: [Synth 8-2716] syntax error near 'out' [D:/FPGA/Xilinx/Projects/RFID/RFID.srcs/sources_1/new/top.vhd:71]
ERROR: [Synth 8-10097] type error near std_logic ; current type std_ulogic; expected type  void [D:/FPGA/Xilinx/Projects/RFID/RFID.srcs/sources_1/new/top.vhd:71]
ERROR: [Synth 8-2716] syntax error near 'out' [D:/FPGA/Xilinx/Projects/RFID/RFID.srcs/sources_1/new/top.vhd:72]
ERROR: [Synth 8-10097] type error near std_logic ; current type std_ulogic; expected type  void [D:/FPGA/Xilinx/Projects/RFID/RFID.srcs/sources_1/new/top.vhd:72]
INFO: [Common 17-206] Exiting Vivado at Sat Nov 30 14:30:27 2024...
