<stg><name>poly_sub_scaled.1</name>


<trans_list>

<trans id="142" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2415" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2427" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2427" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2225" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="6" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2225" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="62" op_0_bw="32">
<![CDATA[
entry:0 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="32">
<![CDATA[
entry:1 %u_05 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_05"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %logn_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %logn

]]></Node>
<StgValue><ssdm name="logn_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:3 %scl_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %scl

]]></Node>
<StgValue><ssdm name="scl_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:4 %sch_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %sch

]]></Node>
<StgValue><ssdm name="sch_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:5 %k_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %k

]]></Node>
<StgValue><ssdm name="k_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:6 %fstride_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %fstride_r

]]></Node>
<StgValue><ssdm name="fstride_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:7 %flen_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %flen_r

]]></Node>
<StgValue><ssdm name="flen_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:8 %f_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %f_r

]]></Node>
<StgValue><ssdm name="f_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:9 %Fstride_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %Fstride

]]></Node>
<StgValue><ssdm name="Fstride_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %Flen_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Flen

]]></Node>
<StgValue><ssdm name="Flen_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:11 %F_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %F

]]></Node>
<StgValue><ssdm name="F_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="6">
<![CDATA[
entry:12 %scl_cast = sext i6 %scl_read

]]></Node>
<StgValue><ssdm name="scl_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="8">
<![CDATA[
entry:13 %fstride_cast = zext i8 %fstride_read

]]></Node>
<StgValue><ssdm name="fstride_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="8">
<![CDATA[
entry:14 %flen_cast3 = zext i8 %flen_read

]]></Node>
<StgValue><ssdm name="flen_cast3"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="62" op_0_bw="9">
<![CDATA[
entry:15 %Fstride_cast2 = zext i9 %Fstride_read

]]></Node>
<StgValue><ssdm name="Fstride_cast2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:16 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:17 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:18 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="32">
<![CDATA[
entry:19 %zext_ln2414 = zext i32 %logn_read

]]></Node>
<StgValue><ssdm name="zext_ln2414"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:20 %n = shl i64 1, i64 %zext_ln2414

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:21 %sub4 = add i64 %n, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="28">
<![CDATA[
entry:22 %u_122_cast_cast_cast = sext i28 %sch_read

]]></Node>
<StgValue><ssdm name="u_122_cast_cast_cast"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="32">
<![CDATA[
entry:23 %u_122_cast_cast_cast_cast = zext i32 %u_122_cast_cast_cast

]]></Node>
<StgValue><ssdm name="u_122_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:24 %sub9_i = sub i6 31, i6 %scl_read

]]></Node>
<StgValue><ssdm name="sub9_i"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="6">
<![CDATA[
entry:25 %zext_ln2423 = zext i6 %sub9_i

]]></Node>
<StgValue><ssdm name="zext_ln2423"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
entry:26 %shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %Fstride_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="11">
<![CDATA[
entry:27 %shl_ln2423_cast = zext i11 %shl_ln

]]></Node>
<StgValue><ssdm name="shl_ln2423_cast"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="8">
<![CDATA[
entry:28 %zext_ln2415 = zext i8 %flen_read

]]></Node>
<StgValue><ssdm name="zext_ln2415"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:29 %store_ln2415 = store i64 0, i64 %u_05

]]></Node>
<StgValue><ssdm name="store_ln2415"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="62" op_1_bw="62">
<![CDATA[
entry:30 %store_ln2415 = store i62 0, i62 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln2415"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
entry:31 %br_ln2415 = br void %VITIS_LOOP_2427_2

]]></Node>
<StgValue><ssdm name="br_ln2415"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="62" op_0_bw="62" op_1_bw="0">
<![CDATA[
VITIS_LOOP_2427_2:0 %phi_mul_load = load i62 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_2427_2:1 %u = load i64 %u_05

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_2427_2:2 %add_ln2415 = add i62 %phi_mul_load, i62 %Fstride_cast2

]]></Node>
<StgValue><ssdm name="add_ln2415"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_2427_2:3 %icmp_ln2415 = icmp_eq  i64 %u, i64 %n

]]></Node>
<StgValue><ssdm name="icmp_ln2415"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_2427_2:4 %u_195 = add i64 %u, i64 1

]]></Node>
<StgValue><ssdm name="u_195"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_2427_2:5 %br_ln2415 = br i1 %icmp_ln2415, void %VITIS_LOOP_2427_2.split, void %for.end11

]]></Node>
<StgValue><ssdm name="br_ln2415"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="64">
<![CDATA[
VITIS_LOOP_2427_2.split:1 %trunc_ln2422 = trunc i64 %u

]]></Node>
<StgValue><ssdm name="trunc_ln2422"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
VITIS_LOOP_2427_2.split:2 %shl_ln58 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %trunc_ln2422, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln58"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_2427_2.split:3 %add_ln2422 = add i15 %shl_ln58, i15 %k_read

]]></Node>
<StgValue><ssdm name="add_ln2422"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_2427_2.split:4 %lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln2422, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_2427_2.split:5 %zext_ln2422 = zext i13 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln2422"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_2427_2.split:6 %vla18_addr = getelementptr i32 %vla18, i64 0, i64 %zext_ln2422

]]></Node>
<StgValue><ssdm name="vla18_addr"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2415" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="13">
<![CDATA[
VITIS_LOOP_2427_2.split:7 %vla18_load = load i13 %vla18_addr

]]></Node>
<StgValue><ssdm name="vla18_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2415" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0">
<![CDATA[
for.end11:0 %ret_ln2442 = ret

]]></Node>
<StgValue><ssdm name="ret_ln2442"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_2427_2.split:0 %specloopname_ln2411 = specloopname void @_ssdm_op_SpecLoopName, void @empty_135

]]></Node>
<StgValue><ssdm name="specloopname_ln2411"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="13">
<![CDATA[
VITIS_LOOP_2427_2.split:7 %vla18_load = load i13 %vla18_addr

]]></Node>
<StgValue><ssdm name="vla18_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_2427_2.split:8 %kf = sub i32 0, i32 %vla18_load

]]></Node>
<StgValue><ssdm name="kf"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="62" op_2_bw="2">
<![CDATA[
VITIS_LOOP_2427_2.split:9 %shl_ln2423_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %phi_mul_load, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln2423_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_2427_2.split:10 %x = add i64 %shl_ln2423_1, i64 %F_read

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_2427_2.split:11 %br_ln2427 = br void %for.body3

]]></Node>
<StgValue><ssdm name="br_ln2427"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.body3:0 %x_22 = phi i64 %x, void %VITIS_LOOP_2427_2.split, i64 %x_28, void %zint_add_scaled_mul_small.exit

]]></Node>
<StgValue><ssdm name="x_22"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.body3:1 %v_02 = phi i64 0, void %VITIS_LOOP_2427_2.split, i64 %v_33, void %zint_add_scaled_mul_small.exit

]]></Node>
<StgValue><ssdm name="v_02"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body3:2 %kf_1 = phi i32 %kf, void %VITIS_LOOP_2427_2.split, i32 %kf_3, void %zint_add_scaled_mul_small.exit

]]></Node>
<StgValue><ssdm name="kf_1"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.body3:3 %idx = phi i64 0, void %VITIS_LOOP_2427_2.split, i64 %add_ln2439, void %zint_add_scaled_mul_small.exit

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body3:4 %icmp_ln2427 = icmp_eq  i64 %v_02, i64 %n

]]></Node>
<StgValue><ssdm name="icmp_ln2427"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body3:5 %v_33 = add i64 %v_02, i64 1

]]></Node>
<StgValue><ssdm name="v_33"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body3:6 %br_ln2427 = br i1 %icmp_ln2427, void %for.body3.split, void %for.inc9

]]></Node>
<StgValue><ssdm name="br_ln2427"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="13" op_0_bw="64">
<![CDATA[
for.body3.split:1 %trunc_ln2222 = trunc i64 %idx

]]></Node>
<StgValue><ssdm name="trunc_ln2222"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body3.split:2 %add_ln2222 = add i13 %trunc_ln2222, i13 8191

]]></Node>
<StgValue><ssdm name="add_ln2222"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body3.split:3 %add_ln2222_2 = add i13 %add_ln2222, i13 %zext_ln2415

]]></Node>
<StgValue><ssdm name="add_ln2222_2"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.body3.split:4 %shl_ln59 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2222_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln59"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body3.split:5 %add_ln2222_1 = add i15 %shl_ln59, i15 %f_read

]]></Node>
<StgValue><ssdm name="add_ln2222_1"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body3.split:6 %lshr_ln2222_1 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln2222_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln2222_1"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="13">
<![CDATA[
for.body3.split:7 %zext_ln2222 = zext i13 %lshr_ln2222_1

]]></Node>
<StgValue><ssdm name="zext_ln2222"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body3.split:8 %vla18_addr_299 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2222

]]></Node>
<StgValue><ssdm name="vla18_addr_299"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="13">
<![CDATA[
for.body3.split:9 %vla18_load_200 = load i13 %vla18_addr_299

]]></Node>
<StgValue><ssdm name="vla18_load_200"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc9:0 %store_ln2415 = store i64 %u_195, i64 %u_05

]]></Node>
<StgValue><ssdm name="store_ln2415"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="62" op_1_bw="62" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc9:1 %store_ln2415 = store i62 %add_ln2415, i62 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln2415"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
for.inc9:2 %br_ln2415 = br void %VITIS_LOOP_2427_2

]]></Node>
<StgValue><ssdm name="br_ln2415"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body3.split:0 %specloopname_ln2417 = specloopname void @_ssdm_op_SpecLoopName, void @empty_132

]]></Node>
<StgValue><ssdm name="specloopname_ln2417"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="13">
<![CDATA[
for.body3.split:9 %vla18_load_200 = load i13 %vla18_addr_299

]]></Node>
<StgValue><ssdm name="vla18_load_200"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body3.split:10 %trunc_ln2222_1 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %vla18_load_200, i32 30, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln2222_1"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="2">
<![CDATA[
for.body3.split:11 %zext_ln2222_1 = zext i2 %trunc_ln2222_1

]]></Node>
<StgValue><ssdm name="zext_ln2222_1"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body3.split:12 %sub_ln2222 = sub i3 0, i3 %zext_ln2222_1

]]></Node>
<StgValue><ssdm name="sub_ln2222"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body3.split:13 %ysign = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %sub_ln2222, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="ysign"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="31" op_0_bw="2">
<![CDATA[
for.body3.split:14 %sext_ln2222 = sext i2 %ysign

]]></Node>
<StgValue><ssdm name="sext_ln2222"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="31">
<![CDATA[
for.body3.split:15 %zext_ln2222_2 = zext i31 %sext_ln2222

]]></Node>
<StgValue><ssdm name="zext_ln2222_2"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="63" op_0_bw="32">
<![CDATA[
for.body3.split:16 %sext_ln2214 = sext i32 %kf_1

]]></Node>
<StgValue><ssdm name="sext_ln2214"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
for.body3.split:17 %br_ln2225 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln2225"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.i:0 %cc = phi i32 0, void %for.body3.split, i32 %ccu, void %for.body.i.split_ifconv

]]></Node>
<StgValue><ssdm name="cc"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
for.body.i:1 %tw = phi i31 0, void %for.body3.split, i31 %trunc_ln2241, void %for.body.i.split_ifconv

]]></Node>
<StgValue><ssdm name="tw"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.body.i:2 %u_122 = phi i64 %u_122_cast_cast_cast_cast, void %for.body3.split, i64 %u_196, void %for.body.i.split_ifconv

]]></Node>
<StgValue><ssdm name="u_122"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.i:3 %icmp_ln2225 = icmp_ult  i64 %u_122, i64 %Flen_read

]]></Node>
<StgValue><ssdm name="icmp_ln2225"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i:4 %br_ln2225 = br i1 %icmp_ln2225, void %zint_add_scaled_mul_small.exit, void %for.body.i.split_ifconv

]]></Node>
<StgValue><ssdm name="br_ln2225"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.i.split_ifconv:1 %v = sub i64 %u_122, i64 %u_122_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.i.split_ifconv:2 %icmp_ln2234 = icmp_ult  i64 %v, i64 %flen_cast3

]]></Node>
<StgValue><ssdm name="icmp_ln2234"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="64">
<![CDATA[
for.body.i.split_ifconv:3 %trunc_ln2234 = trunc i64 %v

]]></Node>
<StgValue><ssdm name="trunc_ln2234"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body.i.split_ifconv:4 %add_ln2234 = add i13 %trunc_ln2234, i13 %trunc_ln2222

]]></Node>
<StgValue><ssdm name="add_ln2234"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.body.i.split_ifconv:5 %shl_ln60 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2234, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln60"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body.i.split_ifconv:6 %add_ln2234_1 = add i15 %shl_ln60, i15 %f_read

]]></Node>
<StgValue><ssdm name="add_ln2234_1"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.split_ifconv:7 %lshr_ln60 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln2234_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln60"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="13">
<![CDATA[
for.body.i.split_ifconv:8 %zext_ln2234 = zext i13 %lshr_ln60

]]></Node>
<StgValue><ssdm name="zext_ln2234"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split_ifconv:9 %vla18_addr_300 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2234

]]></Node>
<StgValue><ssdm name="vla18_addr_300"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="13">
<![CDATA[
for.body.i.split_ifconv:10 %vla18_load_201 = load i13 %vla18_addr_300

]]></Node>
<StgValue><ssdm name="vla18_load_201"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="13" op_0_bw="64">
<![CDATA[
for.body.i.split_ifconv:19 %trunc_ln2241_1 = trunc i64 %u_122

]]></Node>
<StgValue><ssdm name="trunc_ln2241_1"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.body.i.split_ifconv:20 %shl_ln61 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %trunc_ln2241_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln61"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="15" op_0_bw="64">
<![CDATA[
for.body.i.split_ifconv:21 %trunc_ln2427 = trunc i64 %x_22

]]></Node>
<StgValue><ssdm name="trunc_ln2427"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body.i.split_ifconv:22 %add_ln2241 = add i15 %shl_ln61, i15 %trunc_ln2427

]]></Node>
<StgValue><ssdm name="add_ln2241"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.split_ifconv:23 %lshr_ln61 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln2241, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln61"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="13">
<![CDATA[
for.body.i.split_ifconv:24 %zext_ln2241_1 = zext i13 %lshr_ln61

]]></Node>
<StgValue><ssdm name="zext_ln2241_1"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split_ifconv:25 %vla18_addr_301 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2241_1

]]></Node>
<StgValue><ssdm name="vla18_addr_301"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="13">
<![CDATA[
for.body.i.split_ifconv:26 %vla18_load_202 = load i13 %vla18_addr_301

]]></Node>
<StgValue><ssdm name="vla18_load_202"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.i.split_ifconv:36 %u_196 = add i64 %u_122, i64 1

]]></Node>
<StgValue><ssdm name="u_196"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
zint_add_scaled_mul_small.exit:0 %add_ln2431 = add i64 %v_02, i64 %u

]]></Node>
<StgValue><ssdm name="add_ln2431"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
zint_add_scaled_mul_small.exit:1 %icmp_ln2431 = icmp_eq  i64 %add_ln2431, i64 %sub4

]]></Node>
<StgValue><ssdm name="icmp_ln2431"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
zint_add_scaled_mul_small.exit:2 %kf_2 = sub i32 0, i32 %kf_1

]]></Node>
<StgValue><ssdm name="kf_2"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
zint_add_scaled_mul_small.exit:3 %x_27 = add i64 %x_22, i64 %shl_ln2423_cast

]]></Node>
<StgValue><ssdm name="x_27"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
zint_add_scaled_mul_small.exit:4 %kf_3 = select i1 %icmp_ln2431, i32 %kf_2, i32 %kf_1

]]></Node>
<StgValue><ssdm name="kf_3"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
zint_add_scaled_mul_small.exit:5 %x_28 = select i1 %icmp_ln2431, i64 %F_read, i64 %x_27

]]></Node>
<StgValue><ssdm name="x_28"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
zint_add_scaled_mul_small.exit:6 %add_ln2439 = add i64 %idx, i64 %fstride_cast

]]></Node>
<StgValue><ssdm name="add_ln2439"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
zint_add_scaled_mul_small.exit:7 %br_ln2427 = br void %for.body3

]]></Node>
<StgValue><ssdm name="br_ln2427"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i.split_ifconv:0 %specloopname_ln2214 = specloopname void @_ssdm_op_SpecLoopName, void @empty_143

]]></Node>
<StgValue><ssdm name="specloopname_ln2214"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="13">
<![CDATA[
for.body.i.split_ifconv:10 %vla18_load_201 = load i13 %vla18_addr_300

]]></Node>
<StgValue><ssdm name="vla18_load_201"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.i.split_ifconv:11 %wy = select i1 %icmp_ln2234, i32 %vla18_load_201, i32 %zext_ln2222_2

]]></Node>
<StgValue><ssdm name="wy"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split_ifconv:12 %shl_ln2235 = shl i32 %wy, i32 %scl_cast

]]></Node>
<StgValue><ssdm name="shl_ln2235"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="31" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:13 %trunc_ln2235 = trunc i32 %shl_ln2235

]]></Node>
<StgValue><ssdm name="trunc_ln2235"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body.i.split_ifconv:14 %wys = or i31 %trunc_ln2235, i31 %tw

]]></Node>
<StgValue><ssdm name="wys"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split_ifconv:15 %tw_2 = lshr i32 %wy, i32 %zext_ln2423

]]></Node>
<StgValue><ssdm name="tw_2"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="31" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:16 %trunc_ln2241 = trunc i32 %tw_2

]]></Node>
<StgValue><ssdm name="trunc_ln2241"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="63" op_0_bw="31">
<![CDATA[
for.body.i.split_ifconv:17 %zext_ln2241 = zext i31 %wys

]]></Node>
<StgValue><ssdm name="zext_ln2241"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.body.i.split_ifconv:18 %mul_ln2241 = mul i63 %zext_ln2241, i63 %sext_ln2214

]]></Node>
<StgValue><ssdm name="mul_ln2241"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="13">
<![CDATA[
for.body.i.split_ifconv:26 %vla18_load_202 = load i13 %vla18_addr_301

]]></Node>
<StgValue><ssdm name="vla18_load_202"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="34" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:27 %zext_ln2241_2 = zext i32 %vla18_load_202

]]></Node>
<StgValue><ssdm name="zext_ln2241_2"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="34" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:28 %sext_ln2241 = sext i32 %cc

]]></Node>
<StgValue><ssdm name="sext_ln2241"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body.i.split_ifconv:29 %add_ln2241_1 = add i34 %zext_ln2241_2, i34 %sext_ln2241

]]></Node>
<StgValue><ssdm name="add_ln2241_1"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="63" op_0_bw="34">
<![CDATA[
for.body.i.split_ifconv:30 %sext_ln2241_1 = sext i34 %add_ln2241_1

]]></Node>
<StgValue><ssdm name="sext_ln2241_1"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.body.i.split_ifconv:31 %z = add i63 %sext_ln2241_1, i63 %mul_ln2241

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="31" op_0_bw="63">
<![CDATA[
for.body.i.split_ifconv:32 %trunc_ln2242 = trunc i63 %z

]]></Node>
<StgValue><ssdm name="trunc_ln2242"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="31">
<![CDATA[
for.body.i.split_ifconv:33 %zext_ln2242 = zext i31 %trunc_ln2242

]]></Node>
<StgValue><ssdm name="zext_ln2242"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.body.i.split_ifconv:34 %store_ln2242 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_301, i32 %zext_ln2242, i4 15

]]></Node>
<StgValue><ssdm name="store_ln2242"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.split_ifconv:35 %ccu = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %z, i32 31, i32 62

]]></Node>
<StgValue><ssdm name="ccu"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
for.body.i.split_ifconv:37 %br_ln2225 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln2225"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
