<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ESC FilterWheel Fpga Source: Main.vhd Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ESC FilterWheel Fpga Source
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('Main_8vhd_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">Main.vhd</div></div>
</div><!--header-->
<div class="contents">
<a href="Main_8vhd.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">--------------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">--</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">--------------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span> </div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="vhdlkeyword">library </span><span class="keywordflow">IEEE</span>;</div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno"><a class="line" href="classMain.html#ae4f03c286607f3181e16b9aa12d0c6d4">    6</a></span><span class="vhdlkeyword">use </span>IEEE.std_logic_1164.<span class="keywordflow">all</span>;</div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno"><a class="line" href="classMain.html#a2edc34402b573437d5f25fa90ba4013e">    7</a></span><span class="vhdlkeyword">use </span>IEEE.numeric_std.<span class="keywordflow">all</span>;</div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">--~ use work.ads1258.all;</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">--~ use work.ads1258accumulator_pkg.all;</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span> </div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno"><a class="line" href="classMain.html">   11</a></span><span class="keywordflow">entity </span><a class="code hl_class" href="classMain.html">Main</a> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="keywordflow">port</span> <span class="vhdlchar">(</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="classMain.html#a50da91b765765ac486df1b41692e962f">   14</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a50da91b765765ac486df1b41692e962f">clk</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span>    </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">    --ClkDac</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span>    </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="classMain.html#ab4bdcb0a4d8bb846818f7728c8f8a29f">   18</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#ab4bdcb0a4d8bb846818f7728c8f8a29f">nCsXO</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="classMain.html#ac0e13da9c7d39bc1115b510dcf26a71b">   19</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#ac0e13da9c7d39bc1115b510dcf26a71b">SckXO</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="classMain.html#a771772ade5b874d9a78fb95c04f23997">   20</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a771772ade5b874d9a78fb95c04f23997">MosiXO</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span>    </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">    --D/A&#39;s</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span>    </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="classMain.html#ae9a5bd3344aa002c04f1c35768c37023">   24</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#ae9a5bd3344aa002c04f1c35768c37023">MosiTiDacA</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">inout</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="classMain.html#ae4684fdd36a6b6bab7a1c544e06710e4">   25</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#ae4684fdd36a6b6bab7a1c544e06710e4">MosiTiDacB</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">inout</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="classMain.html#a63d6812bfd2f19b98687a9a4ecb9d119">   26</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a63d6812bfd2f19b98687a9a4ecb9d119">MosiTiDacC</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">inout</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="classMain.html#aeef47a7a6d557d7403b081cf76b7503e">   27</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#aeef47a7a6d557d7403b081cf76b7503e">MosiTiDacD</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">inout</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="classMain.html#aaef2f434a250e38c245a78da8a3f57cd">   28</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#aaef2f434a250e38c245a78da8a3f57cd">SckTiDacs</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">inout</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="classMain.html#ad3aed1a159d8a30389531a942f946ee9">   29</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#ad3aed1a159d8a30389531a942f946ee9">nCsTiDacs</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">inout</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="classMain.html#aa9039e220a1a1de6d8d11d9e1e403994">   30</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#aa9039e220a1a1de6d8d11d9e1e403994">PowerEnTi</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>    </div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="classMain.html#a88de32372f2f2efa38ae4ac4c381194e">   32</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a88de32372f2f2efa38ae4ac4c381194e">MosiMaxDacA</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">inout</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="classMain.html#a409e2c1d08efb283a559815f9f73595d">   33</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a409e2c1d08efb283a559815f9f73595d">MosiMaxDacB</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">inout</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="classMain.html#a457627d4685b13868d8c73dff4edc0fa">   34</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a457627d4685b13868d8c73dff4edc0fa">MosiMaxDacC</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">inout</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="classMain.html#a1c0a577e6fb4489d029666403ee6dcd9">   35</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a1c0a577e6fb4489d029666403ee6dcd9">MosiMaxDacD</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">inout</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="classMain.html#ae0063000f3cb02fc60c65a8c46c6afe8">   36</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#ae0063000f3cb02fc60c65a8c46c6afe8">SckMaxDacs</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">inout</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="classMain.html#ac943706ddeca1ba75cbc2cbb8b4a7e4a">   37</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#ac943706ddeca1ba75cbc2cbb8b4a7e4a">nCsMaxDacs</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">inout</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="classMain.html#af456a27bdffffeca9d3b9ab34432694c">   38</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#af456a27bdffffeca9d3b9ab34432694c">nLoadMaxDacs</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">inout</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="classMain.html#a0bec9d4bec2fb26a5ff71490f982c6af">   39</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a0bec9d4bec2fb26a5ff71490f982c6af">PowerEnMax</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>    </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">    --Driver Control</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>    </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="classMain.html#a3843ba8b7ad29e66ff9b833fb8518d6d">   43</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a3843ba8b7ad29e66ff9b833fb8518d6d">HVEn1</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="classMain.html#a500cb714e2cd00e781416d5bccba5c8a">   44</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a500cb714e2cd00e781416d5bccba5c8a">HVEn2</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="classMain.html#aa3d3f059081132417d2339c8f8579b14">   45</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#aa3d3f059081132417d2339c8f8579b14">PowernEnHV</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>; </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="classMain.html#abe578c346e904c76d1838e80ae145c2d">   46</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#abe578c346e904c76d1838e80ae145c2d">nHVFaultA</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="classMain.html#a5069f3b58d330b7a950b9d98b981b50d">   47</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a5069f3b58d330b7a950b9d98b981b50d">nHVFaultB</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="classMain.html#a4d7fbdbbb5018144dd0485d89a07d3e8">   48</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a4d7fbdbbb5018144dd0485d89a07d3e8">nHVFaultC</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="classMain.html#a1a7f8e0faccb0ce95c403b191953ca5a">   49</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a1a7f8e0faccb0ce95c403b191953ca5a">nHVFaultD</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>    </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">    --A/D&#39;s</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>    </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="classMain.html#a5e140efec6f1ca8850c51656575c0a10">   53</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a5e140efec6f1ca8850c51656575c0a10">ChopRef</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="classMain.html#a8c1a206497898b1ccbfd3881a022b793">   54</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a8c1a206497898b1ccbfd3881a022b793">ChopAdcs</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="classMain.html#afc18af3b0e66c98ca996874e4b62b852">   55</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#afc18af3b0e66c98ca996874e4b62b852">TrigAdcs</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;   </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="classMain.html#acfe48dcd004a6bdc4f3c230994965483">   56</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#acfe48dcd004a6bdc4f3c230994965483">SckAdcs</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="classMain.html#a1cbc46feb4d06af70834df96f1873a38">   57</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a1cbc46feb4d06af70834df96f1873a38">nCsAdcs</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="classMain.html#ab6986e9c1a339c543c13e4d9ce4a398b">   58</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#ab6986e9c1a339c543c13e4d9ce4a398b">MisoAdcA</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="classMain.html#ab48421feabbe016f049a5d80757134b8">   59</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#ab48421feabbe016f049a5d80757134b8">MisoAdcB</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="classMain.html#a798cbbbe17578e8c52f6d6b4bfb4774d">   60</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a798cbbbe17578e8c52f6d6b4bfb4774d">MisoAdcC</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="classMain.html#ad1395fb418a9441542d0ce1e663e9aa9">   61</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#ad1395fb418a9441542d0ce1e663e9aa9">MisoAdcD</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="classMain.html#a97605ef018e7872dc987281db5bc10a6">   62</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a97605ef018e7872dc987281db5bc10a6">nDrdyAdcA</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="classMain.html#a7b479c364316b132a258327955fd5674">   63</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a7b479c364316b132a258327955fd5674">nDrdyAdcB</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="classMain.html#acdbc45f69f8e2e7ad05b473b55f16728">   64</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#acdbc45f69f8e2e7ad05b473b55f16728">nDrdyAdcC</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="classMain.html#ab49acf904c7ae41a64eee4c709e03a4a">   65</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#ab49acf904c7ae41a64eee4c709e03a4a">nDrdyAdcD</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>    </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">    --uC Ram Bus </span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>    </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="classMain.html#a1ff57cd1a4bbd473a57f75ff7be7f602">   69</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a1ff57cd1a4bbd473a57f75ff7be7f602">RamBusAddress</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">9</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>; </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="classMain.html#a2ebd771084f634d96d206a16f9963f8f">   70</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a2ebd771084f634d96d206a16f9963f8f">RamBusDataIn</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="classMain.html#a81a9445b51efe2500d1486171f7cddb4">   71</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a81a9445b51efe2500d1486171f7cddb4">RamBusDataOut</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="classMain.html#a48569d4b5eee076bc754f4182810dfb7">   72</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a48569d4b5eee076bc754f4182810dfb7">RamBusnCs</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="classMain.html#ac3bffd04e6fb24f2e98f10aac444ce5d">   73</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#ac3bffd04e6fb24f2e98f10aac444ce5d">RamBusWrnRd</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="classMain.html#a7b89e79961b0043c2022ca1d90c7db53">   74</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a7b89e79961b0043c2022ca1d90c7db53">RamBusLatch</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="classMain.html#ada70227b6d051420429146c68c658337">   75</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#ada70227b6d051420429146c68c658337">RamBusAck</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>    </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">    --RS-422</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>    </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="classMain.html#a277415557d8b4d582db10eeae6f84889">   79</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a277415557d8b4d582db10eeae6f84889">Tx0</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="classMain.html#a4c847334185407aaae4da50af9ad27d3">   80</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a4c847334185407aaae4da50af9ad27d3">Oe0</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="classMain.html#ab35a9ee242b9afab4debbeb33fd020db">   81</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#ab35a9ee242b9afab4debbeb33fd020db">Rx0</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="classMain.html#a2796486b01f6f0f16f6cba9da105c977">   82</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a2796486b01f6f0f16f6cba9da105c977">Tx1</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="classMain.html#af55b095f3d8698d466eb416e7254fcdb">   83</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#af55b095f3d8698d466eb416e7254fcdb">Oe1</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="classMain.html#ada08dbfdd9fff33a0ad8a52a0792dffe">   84</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#ada08dbfdd9fff33a0ad8a52a0792dffe">Rx1</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="classMain.html#ac378cf642d654f612bcdd6f7747ccdc6">   85</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#ac378cf642d654f612bcdd6f7747ccdc6">Tx2</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="classMain.html#a7274cc8cdd51f7154a8dd24fb8bb95e9">   86</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a7274cc8cdd51f7154a8dd24fb8bb95e9">Oe2</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="classMain.html#a021deec5f19954b1923a5fdfa50f8d20">   87</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a021deec5f19954b1923a5fdfa50f8d20">Rx2</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="classMain.html#a17cf9ae5f905c8d1eda4b03b36e4d7ba">   88</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a17cf9ae5f905c8d1eda4b03b36e4d7ba">Tx3</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="classMain.html#a8acbeff621c07df83911426cfbc2dfdc">   89</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a8acbeff621c07df83911426cfbc2dfdc">Oe3</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="classMain.html#af120d513ee8d45fa7ee14abeabd5ca7c">   90</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#af120d513ee8d45fa7ee14abeabd5ca7c">Rx3</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="classMain.html#ad458a25bd1bffc9dd713895a07dea49c">   91</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#ad458a25bd1bffc9dd713895a07dea49c">PPS</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>    </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">    --MonitorA/D</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>    </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="classMain.html#a44cfb27e43969ef92fd9882b713b6b73">   95</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a44cfb27e43969ef92fd9882b713b6b73">nCsMonAdcs</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="classMain.html#aaf206df422b8ba67ed1e9efd011e3139">   96</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#aaf206df422b8ba67ed1e9efd011e3139">SckMonAdcs</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="classMain.html#a3170e2162df209f4c7c3d79191823c6b">   97</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a3170e2162df209f4c7c3d79191823c6b">MosiMonAdcs</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="classMain.html#a0e625525372a44b6fa6b5daf19275ed6">   98</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a0e625525372a44b6fa6b5daf19275ed6">TrigMonAdcs</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="classMain.html#a30c01b4b520164f19483489c77866711">   99</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a30c01b4b520164f19483489c77866711">MisoMonAdc0</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="classMain.html#a57c15a5d8bd8886321ad0dd19b0fb06a">  100</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a57c15a5d8bd8886321ad0dd19b0fb06a">nDrdyMonAdc0</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="classMain.html#a0fd610175dc5ef9c8bc5b042e539570d">  101</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a0fd610175dc5ef9c8bc5b042e539570d">MisoMonAdc1</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="classMain.html#a7417d7cce78b4f629e9a1fb557e9ee49">  102</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a7417d7cce78b4f629e9a1fb557e9ee49">nDrdyMonAdc1</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span> </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">    --Power Supplies</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>    </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="classMain.html#a0eff9695b21b847f877d52a967c3ef88">  106</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a0eff9695b21b847f877d52a967c3ef88">PowerSync</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="classMain.html#ac47d9bb199a870814f71dfa067a006d0">  107</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#ac47d9bb199a870814f71dfa067a006d0">PowernEn</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="classMain.html#a3f969dc38f61a0fc8028ec3f4a08e925">  108</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a3f969dc38f61a0fc8028ec3f4a08e925">GlobalFaultInhibit</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="classMain.html#a07822c70bdb4bbe35850384bc023bb0d">  109</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a07822c70bdb4bbe35850384bc023bb0d">nFaultsClr</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="classMain.html#ad78fb98952865c5149eb0c6f7522872f">  110</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#ad78fb98952865c5149eb0c6f7522872f">nPowerCycClr</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="classMain.html#af5f76fc60629de3c2aef4c1edc3a95b5">  111</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#af5f76fc60629de3c2aef4c1edc3a95b5">PowerCycd</a></span><span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>    </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">    --Faults</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>    </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="classMain.html#ad1e98e0553f326749b0fbb6232805528">  115</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#ad1e98e0553f326749b0fbb6232805528">FaultNegV</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="classMain.html#a6dce31eb139c8da4b3323de079231bd0">  116</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a6dce31eb139c8da4b3323de079231bd0">Fault1V</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="classMain.html#ae856047510de83d1e13fbcf82abec9ed">  117</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#ae856047510de83d1e13fbcf82abec9ed">Fault2VA</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="classMain.html#aea3a1c3c230662fa15899c2ec919009a">  118</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#aea3a1c3c230662fa15899c2ec919009a">Fault2VD</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="classMain.html#aaa17b3fe456fb3ef04fd4088054a7f5c">  119</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#aaa17b3fe456fb3ef04fd4088054a7f5c">Fault3VA</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="classMain.html#a09c3b557751e1b277296acf169a94dff">  120</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a09c3b557751e1b277296acf169a94dff">Fault3VD</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="classMain.html#a0d6381ce87783e431503d894eb1e7049">  121</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a0d6381ce87783e431503d894eb1e7049">Fault43V</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="classMain.html#aba9920258c751f0f3c2c0556add60821">  122</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#aba9920258c751f0f3c2c0556add60821">Fault5V</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="classMain.html#adccadb9a769db49744005f3bf3c873cd">  123</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#adccadb9a769db49744005f3bf3c873cd">FaultHV</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>    </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">    --Testpoints</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>    </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="classMain.html#a17ebf3ec66c722ddd90e782da887cc68">  127</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a17ebf3ec66c722ddd90e782da887cc68">TP1</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="classMain.html#af62c2f691ddb862ef5b4e92d18006e30">  128</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#af62c2f691ddb862ef5b4e92d18006e30">TP2</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="classMain.html#a693bb629417f0cc210ae4dc82912f4f1">  129</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a693bb629417f0cc210ae4dc82912f4f1">TP3</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="classMain.html#ae8df744efc7f25f447aa65d1e936084e">  130</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#ae8df744efc7f25f447aa65d1e936084e">TP4</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="classMain.html#aded1d031f95b76aa2d75ec123a3a88d2">  131</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#aded1d031f95b76aa2d75ec123a3a88d2">TP5</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="classMain.html#aff76772f146fa4ab5777946e5711d717">  132</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#aff76772f146fa4ab5777946e5711d717">TP6</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="classMain.html#aff13bab68b34f8c02a5da32efe0e1b86">  133</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#aff13bab68b34f8c02a5da32efe0e1b86">TP7</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="classMain.html#a4badcdd3ca1bd659e02bb19db3bb329c">  134</a></span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a4badcdd3ca1bd659e02bb19db3bb329c">TP8</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>    </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#ad846f752ed4796ef5606ae79cc193340">Ux1SelJmp</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">inout</span> <span class="keywordtype">std_logic</span><span class="comment">--;</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="classMain.html#ad846f752ed4796ef5606ae79cc193340">  137</a></span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="keywordflow">end</span> <a class="code hl_class" href="classMain.html">Main</a>;</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html">  140</a></span><span class="keywordflow">architecture</span> <a class="code hl_class" href="classMain_1_1architecture__Main.html">architecture_Main</a> <span class="keywordflow">of</span> <a class="code hl_class" href="classMain.html">Main</a> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>   </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a53aa0425d6b8ebc7107097476ca1bae1">  142</a></span>                        <span class="keywordflow">component</span> <a class="code hl_class" href="classIBufP1Ports.html">IBufP1Ports</a> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>                        <span class="keywordflow">port</span> (</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>                            <a class="code hl_variable" href="classIBufP1Ports.html#a50da91b765765ac486df1b41692e962f">clk</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>                            <a class="code hl_variable" href="classIBufP1Ports.html#a3f039dc652aa87dcfd27466632b46f9e">I</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>                            <a class="code hl_variable" href="classIBufP1Ports.html#ab89355c345ee51203fa0ebedb3789df7">O</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span><span class="comment">--;</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>                        );</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>                        <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a9108c76bb53920829c1ccca6fce060bb">  150</a></span>                        <span class="keywordflow">component</span> IOBufP1Ports <span class="keywordflow">is</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>                        <span class="keywordflow">port</span> (</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>                            clk : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>                            IO  : <span class="keywordflow">inout</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>                            T : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>                            I : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>                            O : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span><span class="comment">--;</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>                        );</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>                        <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>    </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ad60196fb461e8a9b57fe678f31b93b1e">  160</a></span>                        <span class="keywordflow">component</span> <a class="code hl_class" href="classIBufP2Ports.html">IBufP2Ports</a> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>                        <span class="keywordflow">port</span> (</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>                            <a class="code hl_variable" href="classIBufP2Ports.html#a50da91b765765ac486df1b41692e962f">clk</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>                            <a class="code hl_variable" href="classIBufP2Ports.html#a3f039dc652aa87dcfd27466632b46f9e">I</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>                            <a class="code hl_variable" href="classIBufP2Ports.html#ab89355c345ee51203fa0ebedb3789df7">O</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span><span class="comment">--;</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>                        );</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>                        <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span> </div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ae4b7dde23bdeed7dae7920dea5ef5171">  168</a></span>                        <span class="keywordflow">component</span> <a class="code hl_class" href="classIOBufP2Ports.html">IOBufP2Ports</a> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>                        <span class="keywordflow">port</span> (</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>                            <a class="code hl_variable" href="classIOBufP2Ports.html#a50da91b765765ac486df1b41692e962f">clk</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>                            <a class="code hl_variable" href="classIOBufP2Ports.html#a4081ef8a1edce0f15061e97d9be1a417">IO</a>  : <span class="keywordflow">inout</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>                            <a class="code hl_variable" href="classIOBufP2Ports.html#a2abe8a8ede57e42b31f3019a50ff054f">T</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>                            <a class="code hl_variable" href="classIOBufP2Ports.html#a3f039dc652aa87dcfd27466632b46f9e">I</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>                            <a class="code hl_variable" href="classIOBufP2Ports.html#ab89355c345ee51203fa0ebedb3789df7">O</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span><span class="comment">--;</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>                        );</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>                        <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>                        </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a5e7cef3018c283489263b21ab43ad168">  178</a></span>                        <span class="keywordflow">component</span> <a class="code hl_class" href="classIBufP3Ports.html">IBufP3Ports</a> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>                        <span class="keywordflow">port</span> (</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>                            <a class="code hl_variable" href="classIBufP3Ports.html#a50da91b765765ac486df1b41692e962f">clk</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>                            <a class="code hl_variable" href="classIBufP3Ports.html#a3f039dc652aa87dcfd27466632b46f9e">I</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>                            <a class="code hl_variable" href="classIBufP3Ports.html#ab89355c345ee51203fa0ebedb3789df7">O</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span><span class="comment">--;</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>                        );</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>                        <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span> </div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a50e86b5f71af2939a376035dcc37a26b">  186</a></span>                        <span class="keywordflow">component</span> <a class="code hl_class" href="classIOBufP3Ports.html">IOBufP3Ports</a> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>                        <span class="keywordflow">port</span> (</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>                            <a class="code hl_variable" href="classIOBufP3Ports.html#a50da91b765765ac486df1b41692e962f">clk</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>                            <a class="code hl_variable" href="classIOBufP3Ports.html#a4081ef8a1edce0f15061e97d9be1a417">IO</a>  : <span class="keywordflow">inout</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>                            <a class="code hl_variable" href="classIOBufP3Ports.html#a2abe8a8ede57e42b31f3019a50ff054f">T</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>                            <a class="code hl_variable" href="classIOBufP3Ports.html#a3f039dc652aa87dcfd27466632b46f9e">I</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>                            <a class="code hl_variable" href="classIOBufP3Ports.html#ab89355c345ee51203fa0ebedb3789df7">O</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span><span class="comment">--;</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>                        );</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>                        <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>    </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a40230d1eabbeb02dc89dc66911451995">  196</a></span>                        <span class="keywordflow">component</span> <a class="code hl_class" href="classClockDividerPorts.html">ClockDividerPorts</a> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>                        <span class="keywordflow">generic</span> (</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>                            <a class="code hl_variable" href="classClockDividerPorts.html#a41e05e1c3eb6da619fd2f4a7355698f5">CLOCK_DIVIDER</a> : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">10</span>;</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>                            <a class="code hl_variable" href="classClockDividerPorts.html#a3b8e4034d77aecc179eaa754227e27b4">DIVOUT_RST_STATE</a> : <span class="keywordtype">std_logic</span> := &#39;<span class="vhdllogic"></span><span class="vhdllogic">0</span>&#39;<span class="comment">--;</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>                        );</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>                        <span class="keywordflow">port</span> (</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>                        </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>                            <a class="code hl_variable" href="classClockDividerPorts.html#a50da91b765765ac486df1b41692e962f">clk</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>                            <a class="code hl_variable" href="classClockDividerPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>                            <a class="code hl_variable" href="classClockDividerPorts.html#aabe699609079c4f4a218ff975c750ce3">div</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>                        );</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>                        <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>                        </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a64bbe1c9e8f2ac65c64113bc1d23bfcf">  209</a></span>                        <span class="keywordflow">component</span> <a class="code hl_class" href="classVariableClockDividerPorts.html">VariableClockDividerPorts</a> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>                        <span class="keywordflow">generic</span> (</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>                            <a class="code hl_variable" href="classVariableClockDividerPorts.html#a328c73179f2d206edbcc89efe2d779ad">WIDTH_BITS</a> : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">8</span>;</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>                            <a class="code hl_variable" href="classVariableClockDividerPorts.html#a3b8e4034d77aecc179eaa754227e27b4">DIVOUT_RST_STATE</a> : <span class="keywordtype">std_logic</span> := &#39;<span class="vhdllogic"></span><span class="vhdllogic">0</span>&#39;<span class="comment">--;</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>                        );</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>                        <span class="keywordflow">port</span> </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>                        (                       </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>                            <a class="code hl_variable" href="classVariableClockDividerPorts.html#ab6afeb79cee6c62943c5cd580842a904">clki</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>                            <a class="code hl_variable" href="classVariableClockDividerPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>                            <a class="code hl_variable" href="classVariableClockDividerPorts.html#a9406fa80338b3dc283daf476f82e2ea6">rst_count</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<a class="code hl_variable" href="classVariableClockDividerPorts.html#a328c73179f2d206edbcc89efe2d779ad">WIDTH_BITS</a><span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>                            <a class="code hl_variable" href="classVariableClockDividerPorts.html#abd8f52e80199144de1356e6e442e5632">terminal_count</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<a class="code hl_variable" href="classVariableClockDividerPorts.html#a328c73179f2d206edbcc89efe2d779ad">WIDTH_BITS</a><span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>                            <a class="code hl_variable" href="classVariableClockDividerPorts.html#aa5ba78429503871b8839c61caf563d62">clko</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>                        );</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>                        <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>                        </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a343724c61e2b30a526da5ee74298b759">  224</a></span>                        <span class="keywordflow">component</span> <a class="code hl_class" href="classOneShotPorts.html">OneShotPorts</a> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>                        <span class="keywordflow">generic</span> (</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>                            <a class="code hl_variable" href="classOneShotPorts.html#ac713e7f8356dce1de08a5ca9e7251f22">CLOCK_FREQHZ</a> : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">10000000</span>;</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>                            <a class="code hl_variable" href="classOneShotPorts.html#afb2df3abec692a2b3e83d5d1cf74b7e6">DELAY_SECONDS</a> : <span class="keywordtype">real</span> := <span class="vhdllogic"></span><span class="vhdllogic">0</span>.<span class="vhdllogic">001</span>;</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>                            <a class="code hl_variable" href="classOneShotPorts.html#a6a11fa47a1ec73785d03fb0100709205">SHOT_RST_STATE</a> : <span class="keywordtype">std_logic</span> := &#39;<span class="vhdllogic"></span><span class="vhdllogic">0</span>&#39;;</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>                            <a class="code hl_variable" href="classOneShotPorts.html#a31d22b1a37cce56337cb74b0ba227d43">SHOT_PRETRIGGER_STATE</a> : <span class="keywordtype">std_logic</span> := &#39;<span class="vhdllogic"></span><span class="vhdllogic">0</span>&#39;<span class="comment">--;</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>                        );</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>                        <span class="keywordflow">port</span> (  </div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>                            <a class="code hl_variable" href="classOneShotPorts.html#a50da91b765765ac486df1b41692e962f">clk</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>                            <a class="code hl_variable" href="classOneShotPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>                            <a class="code hl_variable" href="classOneShotPorts.html#a9bbb41e72aaac192b35b40aae673643c">shot</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>                        );</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>                        <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>                        </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a67c74a3db0bd4faf026aaa5509e0ae6e">  238</a></span>                        <span class="keywordflow">component</span> <a class="code hl_class" href="classBuildNumberPorts.html">BuildNumberPorts</a> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>                        <span class="keywordflow">port</span> (</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>                            <a class="code hl_variable" href="classBuildNumberPorts.html#a443f8553846ed3e704c162447eae156a">BuildNumber</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>)<span class="comment">--;</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>                        );</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>                        <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>                        </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a934ca523b0c7d109c22694c07123d83b">  244</a></span>                        <span class="keywordflow">component</span> ClockMultiplierPorts <span class="keywordflow">is</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>                        <span class="keywordflow">generic</span> (</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>                            CLOCK_DIVIDER : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">1</span>;</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>                            CLOCK_MULTIPLIER : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">2</span>;</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>                            CLOCK_FREQ_KHZ : <span class="keywordtype">real</span> := <span class="vhdllogic"></span><span class="vhdllogic">10000</span>.<span class="vhdllogic">0--</span>;</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>                        );</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>                        <span class="keywordflow">port</span> (</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>                                rst : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>                                clkin : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>                                clkout : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>                                locked : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span><span class="comment">--;</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>                        );</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>                        <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span> </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a2d17542406a05345c24cb450eead7727">  258</a></span>                        <span class="keywordflow">component</span> <a class="code hl_class" href="classSpiDacPorts.html">SpiDacPorts</a> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>                        <span class="keywordflow">generic</span> (</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>                            <a class="code hl_variable" href="classSpiDacPorts.html#a883f3c3d337d4957b7516a6ccc1dcda2">MASTER_CLOCK_FREQHZ</a> : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">100000000</span>;</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>                            <a class="code hl_variable" href="classSpiDacPorts.html#afc83a897634c14f3c3231f10cdeccd10">BIT_WIDTH</a> : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">24--</span>;</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>                        );</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>                        <span class="keywordflow">port</span> (</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>                        </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment">                            --Globals</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>                            <a class="code hl_variable" href="classSpiDacPorts.html#a50da91b765765ac486df1b41692e962f">clk</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>                            <a class="code hl_variable" href="classSpiDacPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>                            </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment">                            -- D/A:</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>                            <a class="code hl_variable" href="classSpiDacPorts.html#a580121aab6f65c2ae2eb244045ef3c20">nCs</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>                            <a class="code hl_variable" href="classSpiDacPorts.html#a2c4c12ecf6eb4315f8c3e5ec0d20b4f5">Sck</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>                            <a class="code hl_variable" href="classSpiDacPorts.html#a7037d670103fbf5cced1070817504229">Mosi</a> : <span class="keywordflow">out</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>                            <a class="code hl_variable" href="classSpiDacPorts.html#a06ab5d8ed6240ca85b1c0c96a38cc877">Miso</a> : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>                            </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment">                            --Control signals</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>                            <a class="code hl_variable" href="classSpiDacPorts.html#a8fd327be995a5ef2c0d80d037c0233bc">DacWriteOut</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<a class="code hl_variable" href="classSpiDacPorts.html#afc83a897634c14f3c3231f10cdeccd10">BIT_WIDTH</a><span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>                            <a class="code hl_variable" href="classSpiDacPorts.html#ac2fdaa673ee5e47ec8276514bd821f55">WriteDac</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>                            <a class="code hl_variable" href="classSpiDacPorts.html#adbabe48f97873e121a7e0c7f43bbd536">DacReadback</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<a class="code hl_variable" href="classSpiDacPorts.html#afc83a897634c14f3c3231f10cdeccd10">BIT_WIDTH</a><span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>)<span class="comment">--;</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>                                </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>                        ); <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>                        </div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a4b5d73895a77f8631e02231dedc0902a">  282</a></span>                        <span class="keywordflow">component</span> <a class="code hl_class" href="classPPSCountPorts.html">PPSCountPorts</a> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>                        <span class="keywordflow">port</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>                        (</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>                            <a class="code hl_variable" href="classPPSCountPorts.html#a50da91b765765ac486df1b41692e962f">clk</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>                            <a class="code hl_variable" href="classPPSCountPorts.html#ad458a25bd1bffc9dd713895a07dea49c">PPS</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>                            <a class="code hl_variable" href="classPPSCountPorts.html#a94df6b556e54679c77d045c292ebc0b0">PPSReset</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>                            <a class="code hl_variable" href="classPPSCountPorts.html#afd49dfcad4c6bc275cbcc242c600bf97">PPSDetected</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>                            <a class="code hl_variable" href="classPPSCountPorts.html#a6b39cbfdbe88c4148ff59827c42c3df0">PPSCounter</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>                            <a class="code hl_variable" href="classPPSCountPorts.html#a2bde5b186ecb02cb131c7c96a1e3cd75">PPSAccum</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>)<span class="comment">--;</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>                        );</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>                        <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span> </div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ae483d476a623c9db2efa82b34f05af31">  294</a></span>                        <span class="keywordflow">component</span> <a class="code hl_class" href="classRtcCounterPorts.html">RtcCounterPorts</a> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>                        <span class="keywordflow">generic</span> (</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>                            <a class="code hl_variable" href="classRtcCounterPorts.html#af2185c6f8ae78f00a54ca75b80df866d">CLOCK_FREQ</a> : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">100000000--</span>;</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>                        );</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>                        <span class="keywordflow">port</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>                        (</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>                            <a class="code hl_variable" href="classRtcCounterPorts.html#a50da91b765765ac486df1b41692e962f">clk</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>                            <a class="code hl_variable" href="classRtcCounterPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>                            <a class="code hl_variable" href="classRtcCounterPorts.html#ad458a25bd1bffc9dd713895a07dea49c">PPS</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>                            <a class="code hl_variable" href="classRtcCounterPorts.html#afd49dfcad4c6bc275cbcc242c600bf97">PPSDetected</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>                            <a class="code hl_variable" href="classRtcCounterPorts.html#a2527a33eac94312b45bebed38e3a41a4">Sync</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>                            <a class="code hl_variable" href="classRtcCounterPorts.html#a64f1b7473fe474b57b3f6fdd51125c55">GeneratedPPS</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>                            <a class="code hl_variable" href="classRtcCounterPorts.html#a3af26021c20bd700da3af7c3b27f5b89">SetTimeSeconds</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">21</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>                            <a class="code hl_variable" href="classRtcCounterPorts.html#a922966781b15c957ba56dbb698914f81">SetTime</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>                            <a class="code hl_variable" href="classRtcCounterPorts.html#a12c31c7813ca2b1fef8b033e8115e3a6">SetChangedTime</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>                            <a class="code hl_variable" href="classRtcCounterPorts.html#a111dc6126714e8c235792decfc92c2e0">Seconds</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">21</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>                            <a class="code hl_variable" href="classRtcCounterPorts.html#a8a3169a75d5e6f30eedf398e9e25ea7c">Milliseconds</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">9</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>)<span class="comment">--;</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>                        );</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>                        <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>                        </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a576cc2b7670fbb1753a2eb96fe3c0d1d">  314</a></span>                        <span class="keywordflow">component</span> <a class="code hl_class" href="classfifo.html">fifo</a> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>                        <span class="keywordflow">generic</span> (</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>                            WIDTH : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">32</span>;</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>                            <a class="code hl_variable" href="classfifo.html#ac65353bbb8c41279b3fef9227dd1d2fb">DEPTH_BITS</a> : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">9</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>                        );</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>                        <span class="keywordflow">port</span> (</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>                            <a class="code hl_variable" href="classfifo.html#a50da91b765765ac486df1b41692e962f">clk</a>     : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>                            <a class="code hl_variable" href="classfifo.html#ae106f17a2b73445119c8eb039d3e102e">rst</a>     : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>                            wone_i  : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>                            <a class="code hl_variable" href="classfifo.html#a070ecd829df6f43d0bbe876fb8e15346">data_i</a>  : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(WIDTH<span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>                            rone_i  : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>                            <a class="code hl_variable" href="classfifo.html#a69a1cf4fd9595722f9c4c41bdd5151ca">full_o</a>  : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>                            <a class="code hl_variable" href="classfifo.html#a41de25d70e64b99a1d1d818a22a3ead5">empty_o</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>                            <a class="code hl_variable" href="classfifo.html#a85a04259af33f9397a40df89d4fea924">data_o</a>  : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(WIDTH<span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>                            <a class="code hl_variable" href="classfifo.html#a3a2df1265c7512041d90a74008c0e6a4">count_o</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<a class="code hl_variable" href="classfifo.html#ac65353bbb8c41279b3fef9227dd1d2fb">DEPTH_BITS</a><span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>                            <a class="code hl_variable" href="classfifo.html#ad3a516a6354812c41508a132e31da0dd">r_ack</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span><span class="comment">--;</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>                        );</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>                        <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>                                                </div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a9f240fb3d10a9da4a3e76a11c0388017">  333</a></span>                        <span class="keywordflow">component</span> <a class="code hl_class" href="classUartRxRaw.html">UartRxRaw</a> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>                        <span class="keywordflow">port</span> (</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>                             <a class="code hl_variable" href="classUartRxRaw.html#a0f7913363de2a39e4759bc998d63a1ed">Clk</a>    : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;  <span class="comment">-- system clock signal</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>                             <a class="code hl_variable" href="classUartRxRaw.html#aa43f833956308f3809ed9e34cbd3bd1c">Reset</a>  : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;  <span class="comment">-- Reset input</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>                             <a class="code hl_variable" href="classUartRxRaw.html#a8f90add8d2e5da847dd56aa1f81a4b80">Enable</a> : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;  <span class="comment">-- Enable input</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment">                             --~ ReadA  : in  Std_logic;  -- Async Read Received Byte</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>                             <a class="code hl_variable" href="classUartRxRaw.html#a3188fac112e27d8c99385489255befa8">RxD</a>    : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;  <span class="comment">-- RS-232 data input</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>                             <a class="code hl_variable" href="classUartRxRaw.html#ab760f033d155b680b122dd67540f5e06">RxAv</a>   : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;  <span class="comment">-- Byte available</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>                             <a class="code hl_variable" href="classUartRxRaw.html#a4c0f879f9dc02e99dde2aaa4d55a2515">DataO</a>  : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>)<span class="comment">--; -- Byte received</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>                        );</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>                        <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>                        </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a3166c5e8c58f07a068d12545b4bc5869">  345</a></span>                        <span class="keywordflow">component</span> <a class="code hl_class" href="classUartRx.html">UartRx</a> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>                        <span class="keywordflow">generic</span> (</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>                            <a class="code hl_variable" href="classUartRx.html#ac922a7d0ac20c6efd84f9598057a2bc7">CLOCK_FREQHZ</a> : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">14745600</span>;</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>                            <a class="code hl_variable" href="classUartRx.html#a3dbb09c145cedf8af254668ddfb32c77">BAUDRATE</a> : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">38400--</span>;</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>                        );</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>                        <span class="keywordflow">port</span> (                      </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>                            <a class="code hl_variable" href="classUartRx.html#a50da91b765765ac486df1b41692e962f">clk</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>                            <a class="code hl_variable" href="classUartRx.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>                            <a class="code hl_variable" href="classUartRx.html#a6412cee2a45ccfa56a61cfeaa532195c">UartClk</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>; <span class="comment">--debug</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>                            <a class="code hl_variable" href="classUartRx.html#aa7cc00deb1e4ed71d2ab231d3463f9a7">Rxd</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>; <span class="comment">--external (async) uart data input pin</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>                            <a class="code hl_variable" href="classUartRx.html#af30af24d92659430e2a5ca22c6f6bc4d">RxComplete</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>; <span class="comment">--Just got a byte</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>                            <a class="code hl_variable" href="classUartRx.html#a2cb6fb2fa203d55f097082f1f755a0a6">RxData</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>)<span class="comment"> --The byte we just got        </span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>                        );</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>                        <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>                        </div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#afb4ca23fc0f5acb28d23ca3962b828a4">  360</a></span>                        <span class="keywordflow">component</span> UartRxFifo <span class="keywordflow">is</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>                        <span class="keywordflow">generic</span> </div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>                        (</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>                            UART_CLOCK_FREQHZ : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">14745600</span>;</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>                            FIFO_BITS : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">10</span>;</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>                            BAUDRATE : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">38400--</span>;</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>                        );</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>                        <span class="keywordflow">port</span> </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>                        (</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment">                            --Outside world:</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>                            clk : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>                            uclk : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>                            rst : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment">                            --External (async) uart data input pin</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>                            Rxd : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>; </div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>                            Dbg1 : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>; </div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment">                            --Read from fifo:</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>                            ReadFifo    : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>                            FifoReadAck : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>                            FifoReadData : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment">                            --Fifo status:</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>                            FifoFull    : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>                            FifoEmpty   : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>                            FifoCount   : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(FIFO_BITS<span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>)<span class="comment">--;       </span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>                        );</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>                        <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>                        </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a08c4ef02d0aebe01b2bcc29f53c9c2a2">  387</a></span>                        <span class="keywordflow">component</span> <a class="code hl_class" href="classUartRxFifoExtClk.html">UartRxFifoExtClk</a> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>                        <span class="keywordflow">generic</span> </div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>                        (</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>                            <a class="code hl_variable" href="classUartRxFifoExtClk.html#a345e23b2e8ad6c56e4ce74436a8d8d12">FIFO_BITS</a> : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">10--</span>;</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>                        );</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>                        <span class="keywordflow">port</span> </div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>                        (</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment">                            --Outside world:</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>                            <a class="code hl_variable" href="classUartRxFifoExtClk.html#a50da91b765765ac486df1b41692e962f">clk</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>                            <a class="code hl_variable" href="classUartRxFifoExtClk.html#ad9bf1a9863005e8400f2f96516d444bd">uclk</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>                            <a class="code hl_variable" href="classUartRxFifoExtClk.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment">                            --External (async) uart data input pin</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>                            <a class="code hl_variable" href="classUartRxFifoExtClk.html#aa7cc00deb1e4ed71d2ab231d3463f9a7">Rxd</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>; </div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>                            <a class="code hl_variable" href="classUartRxFifoExtClk.html#afd1ec96baa2c2ff610f79bb0affd6395">Dbg1</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>; </div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>                            <a class="code hl_variable" href="classUartRxFifoExtClk.html#af30af24d92659430e2a5ca22c6f6bc4d">RxComplete</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment">                            --Read from fifo:</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>                            <a class="code hl_variable" href="classUartRxFifoExtClk.html#a7457996d5c70b65766f93a6173d561d4">ReadFifo</a>    : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>                            <a class="code hl_variable" href="classUartRxFifoExtClk.html#a9eda2f87192e1be4a27d4b5799f849dc">FifoReadAck</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>                            <a class="code hl_variable" href="classUartRxFifoExtClk.html#a683b15caea3a10b322198237b7257112">FifoReadData</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment">                            --Fifo status:</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>                            <a class="code hl_variable" href="classUartRxFifoExtClk.html#a45c993ae8c6f29e2fad435f5331188b8">FifoFull</a>    : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>                            <a class="code hl_variable" href="classUartRxFifoExtClk.html#a1be59dff9e26ebae9640d20ea74228de">FifoEmpty</a>   : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>                            <a class="code hl_variable" href="classUartRxFifoExtClk.html#a8cb749208284211073cfdcfcfc6c4f18">FifoCount</a>   : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<a class="code hl_variable" href="classUartRxFifoExtClk.html#a345e23b2e8ad6c56e4ce74436a8d8d12">FIFO_BITS</a><span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>)<span class="comment">--;       </span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>                        );</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>                        <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>                        </div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a3927035371179c0e400b8bb5c9d76920">  413</a></span>                        <span class="keywordflow">component</span> UartRxMultiFifo <span class="keywordflow">is</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>                        <span class="keywordflow">generic</span> </div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>                        (</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>                            FIFO_BITS : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">10</span>;</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>                            BAUD_DIVIDER_BITS : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">8--</span>;</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>                        );</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>                        <span class="keywordflow">port</span> </div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>                        (</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment">                            --Outside world:</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>                            clk : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>                            uclk : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>                            rst : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>                            BaudDivider : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(BAUD_DIVIDER_BITS<span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>); <span class="comment">--sets baud rate</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment">                            --External (async) uart data input pin</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>                            Rxd : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>; </div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment">                            --Read from fifo:</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>                            ReadFifo    : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>                            FifoReadAck : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>                            FifoReadData : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment">                            --Fifo status:</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>                            FifoFull    : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>                            FifoEmpty   : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>                            FifoCount   : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(FIFO_BITS<span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>)<span class="comment">--;       </span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>                        );</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>                        <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>                        </div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a5d75db2f7ea25396e0ec43cd176c0724">  439</a></span>                        <span class="keywordflow">component</span> <a class="code hl_class" href="classUartTx.html">UartTx</a> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>                        <span class="keywordflow">port</span> </div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>                        (</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>                            <a class="code hl_variable" href="classUartTx.html#a657d213ad0a7979923fa7c546ecb9b8d">Clk</a>    : <span class="keywordflow">in</span>  <span class="keywordtype">Std_Logic</span>;</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>                            <a class="code hl_variable" href="classUartTx.html#a681436ddfbcb6ce2d0b9d0be5382eb6e">Reset</a>  : <span class="keywordflow">in</span>  <span class="keywordtype">Std_Logic</span>;</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>                            <a class="code hl_variable" href="classUartTx.html#a21457a35982e457865df6aaf7c281540">Go</a>     : <span class="keywordflow">in</span>  <span class="keywordtype">Std_Logic</span>; <span class="comment">--To initate a xfer, raise this bit and wait for busy to go high, then lower.</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>                            <a class="code hl_variable" href="classUartTx.html#a5741fad2a4df75bbb4c81a531c715dfd">TxD</a>    : <span class="keywordflow">out</span> <span class="keywordtype">Std_Logic</span>;</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>                            <a class="code hl_variable" href="classUartTx.html#a4d860705081b50dbae7aecb4c15240fa">Busy</a>   : <span class="keywordflow">out</span> <span class="keywordtype">Std_Logic</span>;</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>                            <a class="code hl_variable" href="classUartTx.html#a4708371175dc3e3aa40d662dff043429">Data</a>  : <span class="keywordflow">in</span>  <span class="keywordtype">Std_Logic_Vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>)<span class="comment">--; --not latched; must be held constant while busy is high</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>                        );</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>                        <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span> </div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a8e29b1b66d07010740bf5bb0af907caa">  451</a></span>                        <span class="keywordflow">component</span> <a class="code hl_class" href="classUartTxFifo.html">UartTxFifo</a> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>                        <span class="keywordflow">generic</span> </div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>                        (</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>                            <a class="code hl_variable" href="classUartTxFifo.html#a13532f1a9701a608b985c541521180e3">UART_CLOCK_FREQHZ</a> : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">14745600</span>; <span class="comment">--for making industry-standard baudrates</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>                            <a class="code hl_variable" href="classUartTxFifo.html#a345e23b2e8ad6c56e4ce74436a8d8d12">FIFO_BITS</a> : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">10</span>;</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>                            <a class="code hl_variable" href="classUartTxFifo.html#a3dbb09c145cedf8af254668ddfb32c77">BAUDRATE</a> : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">38400--</span>;</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>                        );</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>                        <span class="keywordflow">port</span> </div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>                        (</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment">                            --global control signals</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>                            <a class="code hl_variable" href="classUartTxFifo.html#a50da91b765765ac486df1b41692e962f">clk</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>; <span class="comment">--generic clock base for fifo &amp; control signals</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>                            <a class="code hl_variable" href="classUartTxFifo.html#ad9bf1a9863005e8400f2f96516d444bd">uclk</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>; <span class="comment">--clock base for correct uart speed (should be less than clk)</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>                            <a class="code hl_variable" href="classUartTxFifo.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>; <span class="comment">--global reset</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>                            <a class="code hl_variable" href="classUartTxFifo.html#a77ab896b42984e6a76a8dc58a29f8375">BitClockOut</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>; <span class="comment">--generally used for debug of divider values...        </span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>                            </div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment">                            --&#39;digital&#39; side (backyard)</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>                            <a class="code hl_variable" href="classUartTxFifo.html#ad97fe157b37adc6ff1a28add94519dc4">WriteStrobe</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>; <span class="comment">--send byte to fifo</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>                            <a class="code hl_variable" href="classUartTxFifo.html#a9888c290691b8714a8cf551cc7c2c58b">WriteData</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>); <span class="comment">--the byte</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>                            <a class="code hl_variable" href="classUartTxFifo.html#a45c993ae8c6f29e2fad435f5331188b8">FifoFull</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>; <span class="comment">--fifo status:</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>                            <a class="code hl_variable" href="classUartTxFifo.html#a1be59dff9e26ebae9640d20ea74228de">FifoEmpty</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>; <span class="comment">--fifo status:</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>                            <a class="code hl_variable" href="classUartTxFifo.html#a8cb749208284211073cfdcfcfc6c4f18">FifoCount</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<a class="code hl_variable" href="classUartTxFifo.html#a345e23b2e8ad6c56e4ce74436a8d8d12">FIFO_BITS</a><span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>); <span class="comment">--fifo status:</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>                            </div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment">                            --&#39;analog&#39; side (frontyard)</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>                            <a class="code hl_variable" href="classUartTxFifo.html#a8511185667fca4d0148522020767504e">TxInProgress</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>; <span class="comment">--currently sending data...</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>                            <a class="code hl_variable" href="classUartTxFifo.html#a2156fea3cd12d657c8ed5a7e15e70408">Cts</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>                            <a class="code hl_variable" href="classUartTxFifo.html#a381e50af62e0ba0b25b66d70711e8880">Txd</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span><span class="comment">--; --Uart data output pin (i.e. to RS-232 driver chip)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>                        );</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>                        <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>                        </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a643910c07e2bd2dba243e9d10074110d">  480</a></span>                        <span class="keywordflow">component</span> <a class="code hl_class" href="classUartTxFifoExtClk.html">UartTxFifoExtClk</a> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>                        <span class="keywordflow">generic</span> </div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>                        (</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>                            <a class="code hl_variable" href="classUartTxFifoExtClk.html#a345e23b2e8ad6c56e4ce74436a8d8d12">FIFO_BITS</a> : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">10--</span>;</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>                        );</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>                        <span class="keywordflow">port</span> </div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>                        (</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment">                            --global control signals</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>                            <a class="code hl_variable" href="classUartTxFifoExtClk.html#a50da91b765765ac486df1b41692e962f">clk</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>; <span class="comment">--generic clock base for fifo &amp; control signals</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>                            <a class="code hl_variable" href="classUartTxFifoExtClk.html#ad9bf1a9863005e8400f2f96516d444bd">uclk</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>; <span class="comment">--clock base for correct uart speed (should be less than clk)</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>                            <a class="code hl_variable" href="classUartTxFifoExtClk.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>; <span class="comment">--global reset</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>                            </div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment">                            --&#39;digital&#39; side (backyard)</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>                            <a class="code hl_variable" href="classUartTxFifoExtClk.html#ad97fe157b37adc6ff1a28add94519dc4">WriteStrobe</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>; <span class="comment">--send byte to fifo</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>                            <a class="code hl_variable" href="classUartTxFifoExtClk.html#a9888c290691b8714a8cf551cc7c2c58b">WriteData</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>); <span class="comment">--the byte</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>                            <a class="code hl_variable" href="classUartTxFifoExtClk.html#a45c993ae8c6f29e2fad435f5331188b8">FifoFull</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>; <span class="comment">--fifo status:</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>                            <a class="code hl_variable" href="classUartTxFifoExtClk.html#a1be59dff9e26ebae9640d20ea74228de">FifoEmpty</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>; <span class="comment">--fifo status:</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>                            <a class="code hl_variable" href="classUartTxFifoExtClk.html#a8cb749208284211073cfdcfcfc6c4f18">FifoCount</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<a class="code hl_variable" href="classUartTxFifoExtClk.html#a345e23b2e8ad6c56e4ce74436a8d8d12">FIFO_BITS</a><span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>); <span class="comment">--fifo status:</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>                            <a class="code hl_variable" href="classUartTxFifoExtClk.html#a77ab896b42984e6a76a8dc58a29f8375">BitClockOut</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>; <span class="comment">--generally used for debug of divider values...        </span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>                            <a class="code hl_variable" href="classUartTxFifoExtClk.html#a0423e921ac8e6334159e616afc718e76">BitCountOut</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>                            </div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment">                            --&#39;analog&#39; side (frontyard)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>                            <a class="code hl_variable" href="classUartTxFifoExtClk.html#a8511185667fca4d0148522020767504e">TxInProgress</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>; <span class="comment">--currently sending data...</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>                            <a class="code hl_variable" href="classUartTxFifoExtClk.html#a2156fea3cd12d657c8ed5a7e15e70408">Cts</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>; <span class="comment">--Are the folks on the other end actually ready for data if we have some? (Just tie it to zero if unused).</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>                            <a class="code hl_variable" href="classUartTxFifoExtClk.html#a381e50af62e0ba0b25b66d70711e8880">Txd</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span><span class="comment">--; --Uart data output pin (i.e. to RS-232 driver chip)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>                        );</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>                        <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>                        </div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a96c5e3da48a239c673abf5bf22d67c2e">  508</a></span>                        <span class="keywordflow">component</span> SRamSlaveBusPorts <span class="keywordflow">is</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>                        <span class="keywordflow">generic</span> (</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>                            INT_ADDRESS_BITS : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">8</span>;</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>                            INT_DATA_BITS : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">8</span>;</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>                            RAM_BASE_ADDR : <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := x&quot;<span class="vhdllogic">6900</span>&quot;<span class="comment">--; --bottom &lt;INT_ADDRESS_BITS&gt; lsb bits are ignored...</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>                        );</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>                        <span class="keywordflow">port</span> (</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>                            clk : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment">                            --External bus signals:</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>                            Addr : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>                            DataIn : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(INT_DATA_BITS<span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>                            DataOut : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(INT_DATA_BITS<span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>                            DataOutEn : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>                            OE : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>                            WE : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment">                            --Internal bus signals:</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>                            AddrMatch : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>                            IntAddress : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(INT_ADDRESS_BITS<span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>                            IntWriteData : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(INT_DATA_BITS<span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>                            IntWriteReq : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>                            IntWriteAck : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>                            IntReadData : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(INT_DATA_BITS<span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>                            IntReadReq : <span class="keywordflow">out</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>                            IntReadAck : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>                        );</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>                        <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>                        </div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ae698750a4b13ac0ea0ec188983e8c618">  535</a></span>                        <span class="keywordflow">component</span> SpiRegistersPorts <span class="keywordflow">is</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>                        <span class="keywordflow">port</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>                        (</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>                            ByteComplete : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>                            AddrLatched : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>                            </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>                            clk : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span> </div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment">                            --Bus</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>                            nCS : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>                            Mosi : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>                            Sck : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>                            Miso : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>                            nCsAck : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span> </div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment">                            --Registers</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>                            Address : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">6</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>                            DataToWrite : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>                            DataWriteReq : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>                            DataWriteAck : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>                            DataFromRead : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>                            DataReadReq : <span class="keywordflow">out</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>                            DataReadAck : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span><span class="comment">--;</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>                        );</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>                        <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span> </div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a110d6f97255016ea3c3844987d4b86f9">  561</a></span>                        <span class="keywordflow">component</span> <a class="code hl_class" href="classRegisterSpacePorts.html">RegisterSpacePorts</a> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>                        <span class="keywordflow">generic</span> (</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#ab04880be6f55c16b293b60e480469277">ADDRESS_BITS</a> : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">10--</span>;</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>                        );</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>                        <span class="keywordflow">port</span> (</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>                                            </div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a50da91b765765ac486df1b41692e962f">clk</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>                            </div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment">                            -- Bus:</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#abea3ba99a30e9ec500f700a2b0aeb364">Address</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<a class="code hl_variable" href="classRegisterSpacePorts.html#ab04880be6f55c16b293b60e480469277">ADDRESS_BITS</a><span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>); <span class="comment">-- vhdl can&#39;t figure out that ADDRESS_BITS is a constant because it&#39;s in a generic map...</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a26380715be15ef36e3d4d084b74981a8">DataIn</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#aea6e0e01ad168b473cb387f15499a202">DataOut</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#aaedb976ff338b98451c4e07c6affdcbb">ReadReq</a> : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a128010478b9222794d88868ed8d3ca54">WriteReq</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a30049bc4be278b34fb6a188d6340bc87">ReadAck</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a381cc36f2591bcdcbdcb85f8609d98d3">WriteAck</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>                            </div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment">                            --Data to access:           </span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span> </div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment">                            --Infrastructure</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a2ee2f511d70ab719c3ab8f3185e9f7a3">SerialNumber</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a6a72e5730d30547697ca3bec0dcf1168">BuildNumber</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>                            </div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment">                            --Faults and control</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a3843ba8b7ad29e66ff9b833fb8518d6d">HVEn1</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a500cb714e2cd00e781416d5bccba5c8a">HVEn2</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#aa3d3f059081132417d2339c8f8579b14">PowernEnHV</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>; </div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a7d6a68dd6b54124929ed55f8386bcde6">DacSelectMaxti</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#ad1e98e0553f326749b0fbb6232805528">FaultNegV</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a6dce31eb139c8da4b3323de079231bd0">Fault1V</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#ae856047510de83d1e13fbcf82abec9ed">Fault2VA</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#aea3a1c3c230662fa15899c2ec919009a">Fault2VD</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#aaa17b3fe456fb3ef04fd4088054a7f5c">Fault3VA</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a09c3b557751e1b277296acf169a94dff">Fault3VD</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a0d6381ce87783e431503d894eb1e7049">Fault43V</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#aba9920258c751f0f3c2c0556add60821">Fault5V</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#adccadb9a769db49744005f3bf3c873cd">FaultHV</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#abe578c346e904c76d1838e80ae145c2d">nHVFaultA</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a5069f3b58d330b7a950b9d98b981b50d">nHVFaultB</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a4d7fbdbbb5018144dd0485d89a07d3e8">nHVFaultC</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a1a7f8e0faccb0ce95c403b191953ca5a">nHVFaultD</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a3f969dc38f61a0fc8028ec3f4a08e925">GlobalFaultInhibit</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a07822c70bdb4bbe35850384bc023bb0d">nFaultsClr</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#af5f76fc60629de3c2aef4c1edc3a95b5">PowerCycd</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#ad78fb98952865c5149eb0c6f7522872f">nPowerCycClr</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;                               </div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#ac47d9bb199a870814f71dfa067a006d0">PowernEn</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#ac775eacb487491937512e4bc615931f0">Uart0OE</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a847bed423601af367273139b52973ffb">Uart1OE</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#acde922d4da92686da009bbcc99051dd7">Uart2OE</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#aed06b99aaa7590de067eb395f80235b4">Uart3OE</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;                </div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a240738545c0c20ee03440f007e684cb1">Ux1SelJmp</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>                            </div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment">                            --FSM D/A&#39;s</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#aa6ccb502b0152dc4a720286b69d6af6b">DacASetpoint</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">23</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#aeefa2832d443f7b877bc3794e6c5748d">DacBSetpoint</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">23</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#ae1396c8ad5a7d5e1edef912f88a24e03">DacCSetpoint</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">23</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a978ad458f4fee2bcd5b4761ad72e05c9">DacDSetpoint</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">23</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a8940da95f2cfe6c71cf6d21a89a904ab">WriteDacs</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a3a3e36d693c9a3633a8c55ddbbd0ffb2">DacAReadback</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">23</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#ab8dbbe7e4f63a252dfebd12fdfd24b3b">DacBReadback</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">23</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a9d9742290a9531e8af92d39a8636ebd7">DacCReadback</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">23</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);    </div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a901c7f7ae47d2b9d68efdcf9f4c19698">DacDReadback</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">23</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);    </div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a393fa8d4f4752c2089b442288723e1ba">DacTransferComplete</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span> </div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment">                            -- FSM Readback A/Ds</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a45f335f47a6c366cca858908309a55f6">ReadAdcSample</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#aaf3d7b2c9c4ac78383cda60b9b1e4695">AdcSampleToReadA</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">47</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);    </div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a4b5df3841311f6d73ee24c2a12ed763b">AdcSampleToReadB</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">47</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);    </div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#aef25d44f26ae1554c6f1f858e30309cd">AdcSampleToReadC</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">47</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);    </div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#aec04e4a88995476ce7b54ef456840eec">AdcSampleToReadD</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">47</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);    </div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#ab8387480d38adb1f3c498f428811ee83">AdcSampleNumAccums</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);  </div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>                            </div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment">                            --Monitor A/D:</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#ae7d5ac41dd239678f919436517aa626b">MonitorAdcChannelReadIndex</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">4</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#ab8e958c03218f608f5658c174cd753d7">ReadMonitorAdcSample</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#af4530c544ee5f14f0a8e31167959128f">MonitorAdcSampleToRead</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a8ccc427fb7129d7747e69c6eeb5af1c7">MonitorAdcReset</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a7517761c9eae3875d6a707d771f696a8">MonitorAdcSpiDataIn</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#aaab75a3acde939090890d67c4845ff2f">MonitorAdcSpiDataOut0</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#aad8e5ca5fe7d780c364ce8c320de065e">MonitorAdcSpiDataOut1</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#aa067b60cbc45aa9a9f71f46b52d39c4d">MonitorAdcSpiXferStart</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a95808a0c7d1758674a0bbca1ca016a64">MonitorAdcSpiXferDone</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#ae04a1ce21fd9b63682ad2763c4a8ffe3">MonitorAdcnDrdy0</a>  : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a4351334e55bab03f8309fb62112c3e73">MonitorAdcnDrdy1</a>  : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a96b3e3d84278fe1e8c6720576b5c27d9">MonitorAdcSpiFrameEnable</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>                            </div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="comment">                            --RS-422</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#ac4761482047ffd5bf1595c9bd13186b4">Uart0FifoReset</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#ad5636655383ddf29ae780247dc7c64ee">ReadUart0</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#ab2e038a58b8352f9ca532091a1e7db84">Uart0RxFifoFull</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a0994840c63b06932f9cfda02ef46c92d">Uart0RxFifoEmpty</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#ae151fab000887e1c2be6a2a82826ced2">Uart0RxFifoData</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a8c1c02b7317136c77af8e06c04da0a0d">Uart0RxFifoCount</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">9</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#afd8c1bc8caa42ba1157aea4569d7ef01">WriteUart0</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a066cdc58cb9cbcd8d9cddb3b3328721c">Uart0TxFifoFull</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a75bf3fcc77964c257c9df6060f09609b">Uart0TxFifoEmpty</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a2fb6a363d6a23135f1bbbe09b1a96c60">Uart0TxFifoData</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a83054b246cdfe48ba2c5d67e49c95f7a">Uart0TxFifoCount</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">9</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a8f16e21f1bc3a54dd817226f2b62aa0c">Uart0ClkDivider</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>                            </div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a064b091e125b71053f36437a5f3dff2f">Uart1FifoReset</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a9badc126854e3ab0bad9a1d3f28602a8">ReadUart1</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#ab5b3665b68f9f425b57d31abc0008d31">Uart1RxFifoFull</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#aff1a4abf539a8c0856072ea9cf176797">Uart1RxFifoEmpty</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#af04a7db5c2922fa45e53248f5d2160f1">Uart1RxFifoData</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a4d98f359bb54064e6090d5fa75a2a790">Uart1RxFifoCount</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">9</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#aacc321a98f257808991c629b0955978a">WriteUart1</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a9f4c87cd6145d3274ced142f9131f7b0">Uart1TxFifoFull</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#af9480b7eec574c255d2f96e248ae0b5f">Uart1TxFifoEmpty</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#af24511540599419c0cd564e5708ab3ca">Uart1TxFifoData</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#ad086a0958fe72ace920f6769a7f7e061">Uart1TxFifoCount</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">9</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a4a61646866338737c4a2ac45b1c88cd9">Uart1ClkDivider</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>                            </div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a1812febccfcade8c26741e5b8177be0b">Uart2FifoReset</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a147bab4b3f09a412c6c30fe31bf242ba">ReadUart2</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a87fdb0818a7a21a8ffb5c6de07c9c99c">Uart2RxFifoFull</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#aff5ff849a213a9f38bc934a92f9364fb">Uart2RxFifoEmpty</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#aa461b3d2aaee28e50fc95d8e334ef1fe">Uart2RxFifoData</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#aa32cdd19f7e3e96f70a0c51ef19e35b9">Uart2RxFifoCount</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">9</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a1634ca8254c60ee4cd645ff12e25af14">WriteUart2</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a8b4b25e21ad958daf61aba4951c8e2c2">Uart2TxFifoFull</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a875cab7af3168f1ecc36dbb45be1c460">Uart2TxFifoEmpty</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a501a17ac950ad9fd767f553395f27957">Uart2TxFifoData</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#af7d8b31a97b78aa2a54fa4087120b605">Uart2TxFifoCount</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">9</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#af1cc8d7ddde8084a08ffb297e470594d">Uart2ClkDivider</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>                            </div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a981d49fd295e16b67fcc057c1f604a50">Uart3FifoReset</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a806a87e0bdcc605ca0cc72c9ec919b2e">ReadUart3</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a9b870e5d0ab1310f9a12c461f9b24f5a">Uart3RxFifoFull</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a9f38310498de5d08c94f454e5f0750e3">Uart3RxFifoEmpty</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a77c74c8ba3f949d4d02710b7a16989bb">Uart3RxFifoData</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a8006cb1d5597e7e5140ab34a3ff56092">Uart3RxFifoCount</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">9</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a9f0ba208a61bd7403e9a85e29c36dda9">WriteUart3</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a2f5b7578bd7dadb06c7537891c79774d">Uart3TxFifoFull</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#ad714d2fe9b9390e527e2a4da91e043d6">Uart3TxFifoEmpty</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#af573af7e42b703df758452d3227dce98">Uart3TxFifoData</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a21b5b8883aa815f43d225c437a65129a">Uart3TxFifoCount</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">9</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a9b8586156365e4ec33628f1a44104013">Uart3ClkDivider</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>                            </div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="comment">                            --Timing</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a14d7cb57f3f892ad1fde5adfbec0407e">IdealTicksPerSecond</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a69f23dc361ac965c52c179ffa34ca3c8">ActualTicksLastSecond</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#afa4f40669fdbdbfc996d7026e10f2cf6">ClockTicksThisSecond</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#aa4e96a47e2b8089d0a07d87c8fd0e857">PPSCountReset</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;      </div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a7069bb25fdbac347520a62ee3d84a943">PPSDetected</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#ade3b93bf2702dae9ef4eee18afc737ef">ClkDacWrite</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a37baf128332b0f91cefe7a29af2185b7">WriteClkDac</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>                            <a class="code hl_variable" href="classRegisterSpacePorts.html#a6c09fb4646e5e906f152b014a95c0e66">ClkDacReadback</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>)<span class="comment">--;</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>                        );</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>                        <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>                        </div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment">                        --~ component ads1258Ports is</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment">                        --~ generic (</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment">                            --~ MASTER_CLOCK_FREQHZ : natural := 10000000--;</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment">                        --~ );</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="comment">                        --~ port (</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>                        </div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="comment">                            --~ clk : in std_logic;</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="comment">                            --~ rst : in std_logic;</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>                            </div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="comment">                            --~ -- A/D:</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment">                            --~ nDrdy : in std_logic;</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment">                            --~ nCsAdc : out std_logic;</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment">                            --~ Sck : out std_logic;</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment">                            --~ Mosi : out  std_logic;</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment">                            --~ Miso : in  std_logic;       </span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>                            </div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment">                            --~ --Raw, Basic Spi Xfers</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment">                            --~ SpiDataIn : in std_logic_vector(7 downto 0);</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment">                            --~ SpiDataOut : out std_logic_vector(7 downto 0);</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="comment">                            --~ SpiXferStart : in std_logic;</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="comment">                            --~ SpiXferDone : out std_logic;</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>                            </div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment">                            --~ -- Bus / Fifos:</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment">                            --~ Sample : out ads1258sample;</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment">                            --~ SampleLatched : out std_logic;      </span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment">                            --~ TimestampReq : out std_logic--;             </span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment">                        --~ );</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="comment">                        --~ end component;</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>                        </div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment">                        --~ component ads1258accumulatorPorts is</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="comment">                        --~ port </span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="comment">                        --~ (</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="comment">                            --~ clk : in std_logic;</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="comment">                            --~ rst : in std_logic;</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>                            </div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment">                            --~ -- From A/D</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment">                            --~ AdcSampleIn : in ads1258sample;</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment">                            --~ AdcSampleLatched : in std_logic;        </span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment">                            --~ AdcChannelLatched : out std_logic_vector(4 downto 0);</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>                            </div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="comment">                            --~ -- To Datamapper</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="comment">                            --~ AdcChannelReadIndex : in std_logic_vector(4 downto 0);</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="comment">                            --~ ReadAdcSample : in std_logic;       </span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment">                            --~ AdcSampleToRead : out ads1258accumulator--;</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment">                        --~ );</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment">                        --~ end component;</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>                        </div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#adf25041b681d9439b5a69cf6abe1d976">  760</a></span>                        <span class="keywordflow">component</span> <a class="code hl_class" href="classSpiDeviceDualPorts.html">SpiDeviceDualPorts</a> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>                        <span class="keywordflow">generic</span> (</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>                            <a class="code hl_variable" href="classSpiDeviceDualPorts.html#a4bf4b44d4634a3bc4259cd655d29b4a8">CLOCK_DIVIDER</a> : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>                            <a class="code hl_variable" href="classSpiDeviceDualPorts.html#ad5733819008f337e99074297b00ff092">BIT_WIDTH</a> : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">8</span>;</div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>                            <a class="code hl_variable" href="classSpiDeviceDualPorts.html#a8db6bfecddf6930f5703b8be6031ef64">CPOL</a> : <span class="keywordtype">std_logic</span> := &#39;<span class="vhdllogic"></span><span class="vhdllogic">0</span>&#39;; <span class="comment">--&#39;standard&#39; spi knob - inverts clock polarity (0 seems to be the standard, 1 less common)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>                            <a class="code hl_variable" href="classSpiDeviceDualPorts.html#ab7c242421272412fbff892efe31f1fe2">CPHA</a> : <span class="keywordtype">std_logic</span> := &#39;<span class="vhdllogic"></span><span class="vhdllogic">0</span>&#39;<span class="comment">--; --&#39;standard&#39; spi knob - inverts clock phase (0 seems to be the standard, 1 less common)</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>                        );</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>                        <span class="keywordflow">port</span> (</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>                        </div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="comment">                            --Globals</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>                            <a class="code hl_variable" href="classSpiDeviceDualPorts.html#a50da91b765765ac486df1b41692e962f">clk</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>                            <a class="code hl_variable" href="classSpiDeviceDualPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>                            </div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment">                            -- D/A:</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>                            <a class="code hl_variable" href="classSpiDeviceDualPorts.html#a580121aab6f65c2ae2eb244045ef3c20">nCs</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>                            <a class="code hl_variable" href="classSpiDeviceDualPorts.html#a2c4c12ecf6eb4315f8c3e5ec0d20b4f5">Sck</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>                            <a class="code hl_variable" href="classSpiDeviceDualPorts.html#a4ce7af1830e5c42d8c14f6f64d09b73a">MosiA</a> : <span class="keywordflow">out</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>                            <a class="code hl_variable" href="classSpiDeviceDualPorts.html#a0cb0d82b93a514529e8fe015095c10f3">MosiB</a> : <span class="keywordflow">out</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>                            <a class="code hl_variable" href="classSpiDeviceDualPorts.html#abf137664dd4ef8c0013c908a876f9624">MisoA</a> : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>                            <a class="code hl_variable" href="classSpiDeviceDualPorts.html#a930d1f4a2e747a0acab590ffffccb4b8">MisoB</a> : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>                            </div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment">                            --Control signals</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>                            <a class="code hl_variable" href="classSpiDeviceDualPorts.html#abf672e09d3b91ef652358c2ca2815a64">WriteOutA</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<a class="code hl_variable" href="classSpiDeviceDualPorts.html#ad5733819008f337e99074297b00ff092">BIT_WIDTH</a><span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>                            <a class="code hl_variable" href="classSpiDeviceDualPorts.html#ac684d0660a66be867d58d752176f66e0">WriteOutB</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<a class="code hl_variable" href="classSpiDeviceDualPorts.html#ad5733819008f337e99074297b00ff092">BIT_WIDTH</a><span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>                            <a class="code hl_variable" href="classSpiDeviceDualPorts.html#ad2241de8628fd5eba1e2e2df030b5280">Transfer</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>                            <a class="code hl_variable" href="classSpiDeviceDualPorts.html#ac26bfbb0812a6582c09bfea95f8d92fb">ReadbackA</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<a class="code hl_variable" href="classSpiDeviceDualPorts.html#ad5733819008f337e99074297b00ff092">BIT_WIDTH</a><span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>                            <a class="code hl_variable" href="classSpiDeviceDualPorts.html#a24091987f170cc07288cbf481bd71593">ReadbackB</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<a class="code hl_variable" href="classSpiDeviceDualPorts.html#ad5733819008f337e99074297b00ff092">BIT_WIDTH</a><span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>                            <a class="code hl_variable" href="classSpiDeviceDualPorts.html#a6b364d7e206e6a77c8d6130333f1664d">TransferComplete</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span><span class="comment">--;</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span>                        ); </div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>                        <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>                        </div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#acc0c135c9bbb0394687cba7664ad3a20">  791</a></span>                        <span class="keywordflow">component</span> <a class="code hl_class" href="classgated__fifo.html">gated_fifo</a> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>                        <span class="keywordflow">generic</span> (</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>                            <a class="code hl_variable" href="classgated__fifo.html#af8959cb6855d5820822fbaf9866d9436">WIDTH_BITS</a> : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">32</span>;</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>                            <a class="code hl_variable" href="classgated__fifo.html#ac65353bbb8c41279b3fef9227dd1d2fb">DEPTH_BITS</a> : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">9</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>                        );</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>                        <span class="keywordflow">port</span> (</div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>                            <a class="code hl_variable" href="classgated__fifo.html#a50da91b765765ac486df1b41692e962f">clk</a>     : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>                            <a class="code hl_variable" href="classgated__fifo.html#ae106f17a2b73445119c8eb039d3e102e">rst</a>     : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>                            <a class="code hl_variable" href="classgated__fifo.html#ab194ee5047501759a404107f365c8078">wone_i</a>  : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>                            <a class="code hl_variable" href="classgated__fifo.html#a070ecd829df6f43d0bbe876fb8e15346">data_i</a>  : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<a class="code hl_variable" href="classgated__fifo.html#af8959cb6855d5820822fbaf9866d9436">WIDTH_BITS</a><span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span>                            <a class="code hl_variable" href="classgated__fifo.html#a3a32da06730b2c9089683a162000c2d2">rone_i</a>  : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>                            <a class="code hl_variable" href="classgated__fifo.html#a69a1cf4fd9595722f9c4c41bdd5151ca">full_o</a>  : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>                            <a class="code hl_variable" href="classgated__fifo.html#a41de25d70e64b99a1d1d818a22a3ead5">empty_o</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>                            <a class="code hl_variable" href="classgated__fifo.html#a85a04259af33f9397a40df89d4fea924">data_o</a>  : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<a class="code hl_variable" href="classgated__fifo.html#af8959cb6855d5820822fbaf9866d9436">WIDTH_BITS</a><span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span>                            <a class="code hl_variable" href="classgated__fifo.html#a3a2df1265c7512041d90a74008c0e6a4">count_o</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<a class="code hl_variable" href="classgated__fifo.html#ac65353bbb8c41279b3fef9227dd1d2fb">DEPTH_BITS</a><span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>                            <a class="code hl_variable" href="classgated__fifo.html#ad3a516a6354812c41508a132e31da0dd">r_ack</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span><span class="comment">--;</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>                        );</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>                        <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>                                                </div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a75e9ff3b76b00f4b87755a5722d5345b">  810</a></span>                        <span class="keywordflow">component</span> <a class="code hl_class" href="classSpiMasterPorts.html">SpiMasterPorts</a> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>                        <span class="keywordflow">generic</span> (</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>                            <a class="code hl_variable" href="classSpiMasterPorts.html#a0c6fe64603b6c60c6f87c70ff2ef0586">CLOCK_DIVIDER</a> : <span class="keywordtype">integer</span> := <span class="vhdllogic"></span><span class="vhdllogic">4</span>; <span class="comment">--allowable values are from AClk/2 to AClk/16...</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>                            <a class="code hl_variable" href="classSpiMasterPorts.html#ab8ff57af1ccdcbcd9c538aa3d276a2a9">BYTE_WIDTH</a> : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">1</span>;</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>                            <a class="code hl_variable" href="classSpiMasterPorts.html#a8db6bfecddf6930f5703b8be6031ef64">CPOL</a> : <span class="keywordtype">std_logic</span> := &#39;<span class="vhdllogic"></span><span class="vhdllogic">0</span>&#39;<span class="comment">--;  </span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>                        );</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>                        <span class="keywordflow">port</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>                        (</div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>                            <a class="code hl_variable" href="classSpiMasterPorts.html#a50da91b765765ac486df1b41692e962f">clk</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span>                            <a class="code hl_variable" href="classSpiMasterPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>                            <a class="code hl_variable" href="classSpiMasterPorts.html#a7037d670103fbf5cced1070817504229">Mosi</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>                            <a class="code hl_variable" href="classSpiMasterPorts.html#a2c4c12ecf6eb4315f8c3e5ec0d20b4f5">Sck</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>                            <a class="code hl_variable" href="classSpiMasterPorts.html#a06ab5d8ed6240ca85b1c0c96a38cc877">Miso</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span>                            <a class="code hl_variable" href="classSpiMasterPorts.html#a4c5c8f7ff496f4ae2a07c9d7986ebdee">DataToMosi</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>((<a class="code hl_variable" href="classSpiMasterPorts.html#ab8ff57af1ccdcbcd9c538aa3d276a2a9">BYTE_WIDTH</a> * <span class="vhdllogic"></span><span class="vhdllogic">8</span>)<span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>                            <a class="code hl_variable" href="classSpiMasterPorts.html#a134b9e3fbfb7e4f88c94bdada03554b1">DataFromMiso</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>((<a class="code hl_variable" href="classSpiMasterPorts.html#ab8ff57af1ccdcbcd9c538aa3d276a2a9">BYTE_WIDTH</a> * <span class="vhdllogic"></span><span class="vhdllogic">8</span>)<span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>                            <a class="code hl_variable" href="classSpiMasterPorts.html#a4e5b911ada797dbf2555df752b56c302">XferComplete</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span><span class="comment">--;</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>                        );</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>                        <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>                        </div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ad3dbbf33836d7e3f8a19eef91e4308d7">  829</a></span>                        <span class="keywordflow">component</span> <a class="code hl_class" href="classLtc2378AccumQuadPorts.html">Ltc2378AccumQuadPorts</a> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>                        <span class="keywordflow">port</span> (</div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>                        </div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="comment">                            --Globals</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>                            <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a50da91b765765ac486df1b41692e962f">clk</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>                            <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>                            </div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="comment">                            -- A/D:</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>                            <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a6702369a2605f8928b98381d6ca651f4">Trigger</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>; <span class="comment">--rising edge initiates a conversion; 20ns min per hi/lo, so </span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>                            <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a8664f917fd0b63aac70a9f432d521b6f">nDrdyA</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>; <span class="comment">--Falling edge indicates a new sample is ready, should be approx 1usec after trigger goes high (1MHz)</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>                            <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#ae4996365c828a8faf87d20119b1521b0">nDrdyB</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>; <span class="comment">--Falling edge indicates a new sample is ready, should be approx 1usec after trigger goes high (1MHz)</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>                            <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a12122ca018733d9217a0def9e6595f02">nDrdyC</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>; <span class="comment">--Falling edge indicates a new sample is ready, should be approx 1usec after trigger goes high (1MHz)</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>                            <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#adec5a9b4ac55e5b76f173dec24abc7bb">nDrdyD</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>; <span class="comment">--Falling edge indicates a new sample is ready, should be approx 1usec after trigger goes high (1MHz)</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>                            <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#aacec3188d4ef48d129570ed9e9ee5c9d">nCsA</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>; <span class="comment">-- 18th bit (msb) of data valid on falling edge.</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>                            <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#ab6e08f5e1578e236ca2a84a29eaa8190">nCsB</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>; <span class="comment">-- 18th bit (msb) of data valid on falling edge.</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>                            <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a1b83d907f5b56002ee143294f9a12fbb">nCsC</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>; <span class="comment">-- 18th bit (msb) of data valid on falling edge.</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>                            <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#ab4befa5fd42cda375494971fc42a29a4">nCsD</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>; <span class="comment">-- 18th bit (msb) of data valid on falling edge.</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>                            <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a2c4c12ecf6eb4315f8c3e5ec0d20b4f5">Sck</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>; <span class="comment">--can run up to ~100MHz (&quot;&gt;40MHz??); idle in low state</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>                            <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#abf137664dd4ef8c0013c908a876f9624">MisoA</a> : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>; <span class="comment">--valid 16nsec after nCs low; shifts on rising edge of sck, sample when sck low.     </span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>                            <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a930d1f4a2e747a0acab590ffffccb4b8">MisoB</a> : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>; <span class="comment">--valid 16nsec after nCs low; shifts on rising edge of sck, sample when sck low.     </span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>                            <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#aa4d9db30b119d1d1a125a4071ebba597">MisoC</a> : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>; <span class="comment">--valid 16nsec after nCs low; shifts on rising edge of sck, sample when sck low.     </span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span>                            <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a27b0511dcae0257abb4eb7bf8ff3e693">MisoD</a> : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>; <span class="comment">--valid 16nsec after nCs low; shifts on rising edge of sck, sample when sck low.     </span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span>                            <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a455ea288aef07919b3c9b4ea8fb7c212">OverRangeA</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>; <span class="comment">--is the A/D saturated?</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>                            <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#ac88e3812006822f96c48e579a2ce9e99">OverRangeB</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>; <span class="comment">--is the A/D saturated?</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>                            <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a4def99ac0b2f874114785b96671b92d8">OverRangeC</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>; <span class="comment">--is the A/D saturated?</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>                            <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#af745940724c892d61c92a93d9f04381a">OverRangeD</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>; <span class="comment">--is the A/D saturated?</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span>                        </div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="comment">                            --Control signals</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>                            <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#aeb4bde87de67fcfade7d502e53b6cfbb">AdcPowerDown</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>; <span class="comment">--self-explanatory...</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>                            <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a2901f0665163844288bcf578c2549150">AdcClkDivider</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>); <span class="comment">--This knob controls the acquisition speed of the A/D.</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>                            <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a1fee88b1fefc2c08153289284c3e8654">SamplesToAverage</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>); <span class="comment">--Only supported on LTC2380-24 hardware! This also controls the acquisition speed of the A/D; each 4x averaging gives an extra bit of SNR or 6dB.</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span>                            <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a78114f1bfe93841b362cba035b2f3b77">ChopperEnable</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>; <span class="comment">--turns chopper on/off to reduce 1/f noise and offset!</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>                            <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#af2c4aae0794acf961d160e7add6806f8">ChopperMuxPos</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>; <span class="comment">--switches inputs when chopper on to reduce 1/f noise and offset!</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>                            <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a039248d1a510208fdd2aa41ff87c0727">ChopperMuxNeg</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>; <span class="comment">--switches inputs when chopper on to reduce 1/f noise and offset!</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>                        </div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="comment">                            --Bus interface</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>                            <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a3f2435b155c7eeb88b4c29ef92da567d">ReadAdcSample</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;       </div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>                            <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a837c3a62b1e79c196b1a3f37d8c6d041">AdcSampleToReadA</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">47</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);       </div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>                            <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a2ac1b37b76485ae5063353556e5ff591">AdcSampleToReadB</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">47</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);       </div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>                            <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#ac428dd94627ed95979a57bd902e5fdd7">AdcSampleToReadC</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">47</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);   </div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>                            <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a2e1165ddf33ab7f111cbf34000adce37">AdcSampleToReadD</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">47</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);   </div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span>                            <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a011b6c940335f47c6da23e5a2b77dc72">AdcSampleNumAccums</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span>                            </div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="comment">                            --Debug</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>                            <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a17ebf3ec66c722ddd90e782da887cc68">TP1</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span>                            <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#af62c2f691ddb862ef5b4e92d18006e30">TP2</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>                            <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a693bb629417f0cc210ae4dc82912f4f1">TP3</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>                            <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#ae8df744efc7f25f447aa65d1e936084e">TP4</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span><span class="comment">--;</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>                        ); </div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>                        <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>                                                </div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a238a532bd5a4a34d3f1bb71796351250">  880</a></span>                        <span class="keywordflow">component</span> <a class="code hl_class" href="classSpiDacQuadPorts.html">SpiDacQuadPorts</a> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>                        <span class="keywordflow">generic</span> (</div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>                            <a class="code hl_variable" href="classSpiDacQuadPorts.html#a883f3c3d337d4957b7516a6ccc1dcda2">MASTER_CLOCK_FREQHZ</a> : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">100000000--</span>;</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>                        );</div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span>                        <span class="keywordflow">port</span> (</div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span>                        </div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="comment">                            --Globals</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>                            <a class="code hl_variable" href="classSpiDacQuadPorts.html#a50da91b765765ac486df1b41692e962f">clk</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>                            <a class="code hl_variable" href="classSpiDacQuadPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>                            </div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="comment">                            -- D/A:</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>                            <a class="code hl_variable" href="classSpiDacQuadPorts.html#aacec3188d4ef48d129570ed9e9ee5c9d">nCsA</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>                            <a class="code hl_variable" href="classSpiDacQuadPorts.html#ab6e08f5e1578e236ca2a84a29eaa8190">nCsB</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>                            <a class="code hl_variable" href="classSpiDacQuadPorts.html#a1b83d907f5b56002ee143294f9a12fbb">nCsC</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>                            <a class="code hl_variable" href="classSpiDacQuadPorts.html#ab4befa5fd42cda375494971fc42a29a4">nCsD</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>                            <a class="code hl_variable" href="classSpiDacQuadPorts.html#a2c4c12ecf6eb4315f8c3e5ec0d20b4f5">Sck</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>                            <a class="code hl_variable" href="classSpiDacQuadPorts.html#a4ce7af1830e5c42d8c14f6f64d09b73a">MosiA</a> : <span class="keywordflow">out</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>                            <a class="code hl_variable" href="classSpiDacQuadPorts.html#a0cb0d82b93a514529e8fe015095c10f3">MosiB</a> : <span class="keywordflow">out</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>                            <a class="code hl_variable" href="classSpiDacQuadPorts.html#a0dab64414058cfb072958100082d0452">MosiC</a> : <span class="keywordflow">out</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span>                            <a class="code hl_variable" href="classSpiDacQuadPorts.html#afd3d2c079e068845c180f3e48ffefc41">MosiD</a> : <span class="keywordflow">out</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>                            <a class="code hl_variable" href="classSpiDacQuadPorts.html#abf137664dd4ef8c0013c908a876f9624">MisoA</a> : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>                            <a class="code hl_variable" href="classSpiDacQuadPorts.html#a930d1f4a2e747a0acab590ffffccb4b8">MisoB</a> : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>                            <a class="code hl_variable" href="classSpiDacQuadPorts.html#aa4d9db30b119d1d1a125a4071ebba597">MisoC</a> : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>                            <a class="code hl_variable" href="classSpiDacQuadPorts.html#a27b0511dcae0257abb4eb7bf8ff3e693">MisoD</a> : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>                            </div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="comment">                            --Control signals</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>                            <a class="code hl_variable" href="classSpiDacQuadPorts.html#ac2fdaa673ee5e47ec8276514bd821f55">WriteDac</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>                            <a class="code hl_variable" href="classSpiDacQuadPorts.html#a671d698582e592b903bcb9896c9b1e8e">DacWriteOutA</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">23</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>                            <a class="code hl_variable" href="classSpiDacQuadPorts.html#ae53cfb4296fc090f28fd63ab877c1ce5">DacWriteOutB</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">23</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>                            <a class="code hl_variable" href="classSpiDacQuadPorts.html#a325141c15145476bc753720a696790fc">DacWriteOutC</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">23</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>                            <a class="code hl_variable" href="classSpiDacQuadPorts.html#a14488c935f1d2b918d0eb97ee3e45757">DacWriteOutD</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">23</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>                            <a class="code hl_variable" href="classSpiDacQuadPorts.html#a0c328e6aa0616801792f7ec01d615980">DacReadbackA</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">23</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>                            <a class="code hl_variable" href="classSpiDacQuadPorts.html#a0e8da4a095c52d8565e808407d86aa17">DacReadbackB</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">23</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>                            <a class="code hl_variable" href="classSpiDacQuadPorts.html#a3352fe92beff9aecead79c995d739c22">DacReadbackC</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">23</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>                            <a class="code hl_variable" href="classSpiDacQuadPorts.html#a29d65a40a352b1bbe24cd14bf35ffd6d">DacReadbackD</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">23</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>                            <a class="code hl_variable" href="classSpiDacQuadPorts.html#a6b364d7e206e6a77c8d6130333f1664d">TransferComplete</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span><span class="comment">--;</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span>                            </div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span>                        ); <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span>                        </div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span>                        </div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a5b3df86019bc4386cacf8e328d6daa6d">  920</a></span>                        <span class="keywordflow">component</span> <a class="code hl_class" href="classSpiExtBusAddrTxPorts.html">SpiExtBusAddrTxPorts</a> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span>                        <span class="keywordflow">generic</span> </div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>                        (</div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span>                            <a class="code hl_variable" href="classSpiExtBusAddrTxPorts.html#a80b79e251643d9fcc1142cc111af245d">MASTER_CLOCK_FREQHZ</a> : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">10000000--</span>; <span class="comment">--The input clock</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span>                        );</div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span>                        <span class="keywordflow">port</span> </div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span>                        (</div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>                            <a class="code hl_variable" href="classSpiExtBusAddrTxPorts.html#a50da91b765765ac486df1b41692e962f">clk</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span>                            <a class="code hl_variable" href="classSpiExtBusAddrTxPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>                            <a class="code hl_variable" href="classSpiExtBusAddrTxPorts.html#ac3b4a5a3506919bd526ad1d9df8942b2">SpiExtBusAddr</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>                            <a class="code hl_variable" href="classSpiExtBusAddrTxPorts.html#a179fa6e66cd173afbe6bc288c3b54464">SendSpiExtBusAddr</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>                            <a class="code hl_variable" href="classSpiExtBusAddrTxPorts.html#a893354ec8aedf78110f5f1892b3a8063">SendingSpiExtBusAddr</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>                            <a class="code hl_variable" href="classSpiExtBusAddrTxPorts.html#a69524d7798c0bdd3c6b152a8dfe5cb97">SpiExtBusAddrTxdPin</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span><span class="comment">--;</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>                        );</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span>                        <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>                        </div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#aeeff08a10dda3696733d1407a7fae0f2">  936</a></span>                        <span class="keywordflow">component</span> <a class="code hl_class" href="classSpiExtBusPorts.html">SpiExtBusPorts</a> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>                        <span class="keywordflow">generic</span> (</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>                            <a class="code hl_variable" href="classSpiExtBusPorts.html#a883f3c3d337d4957b7516a6ccc1dcda2">MASTER_CLOCK_FREQHZ</a> : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">100000000--</span>;</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>                        );</div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>                        <span class="keywordflow">port</span> (</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>                        </div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="comment">                            --Globals</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>                            <a class="code hl_variable" href="classSpiExtBusPorts.html#a50da91b765765ac486df1b41692e962f">clk</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>                            <a class="code hl_variable" href="classSpiExtBusPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>                            </div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="comment">                            -- D/A:</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>                            <a class="code hl_variable" href="classSpiExtBusPorts.html#a580121aab6f65c2ae2eb244045ef3c20">nCs</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>                            <a class="code hl_variable" href="classSpiExtBusPorts.html#a2c4c12ecf6eb4315f8c3e5ec0d20b4f5">Sck</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>                            <a class="code hl_variable" href="classSpiExtBusPorts.html#a7037d670103fbf5cced1070817504229">Mosi</a> : <span class="keywordflow">out</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>                            <a class="code hl_variable" href="classSpiExtBusPorts.html#a06ab5d8ed6240ca85b1c0c96a38cc877">Miso</a> : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>                            </div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="comment">                            --Control signals</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>                            <a class="code hl_variable" href="classSpiExtBusPorts.html#ab0de0df009dc8448ba00f865dab7b475">SpiExtBusWriteOut</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>                            <a class="code hl_variable" href="classSpiExtBusPorts.html#ad36be2f2eb9047d720e4147155638bbd">WriteSpiExtBus</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>                            <a class="code hl_variable" href="classSpiExtBusPorts.html#a2ab19cc00e58df74ac44a1eeeac432f0">SpiExtBusReadReady</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>                            <a class="code hl_variable" href="classSpiExtBusPorts.html#ae3a4139bd1b1c8a770ac0b14e3e1c9fd">SpiExtBusReadback</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>)<span class="comment">--;</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>                                </div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>                        ); <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>                        </div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span> </div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span> </div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>                        </div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="comment">--Constants &amp; Setup</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span>    </div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span> </div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span><span class="comment">    --Clocks</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>            </div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><span class="comment">        --~ constant BaseClockFreq : natural := 16777216; --new xtal (256Hz Fs)</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="comment">        --~ constant ClockFreqMultiplier : natural := 5; --Xilinx says it won&#39;t run at 100MHz (x6) as currently written (prob. the accumulator). x4=67MHz, x5=84MHz</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="comment">        --~ constant BaseClockPeriod : real := 59.6; --really should be exactly 1 / conv_real(BaseClockFreq), but it&#39;s just used by DCM clock library, and conv_real doesn&#39;t exist.</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="comment">        --~ constant BoardMasterClockFreq : natural := BaseClockFreq * ClockFreqMultiplier; </span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span>        </div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#aa2c30a528b55e3d6f1f98122d3f3db54">  973</a></span>        <span class="keywordflow">constant</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#aa2c30a528b55e3d6f1f98122d3f3db54">BoardMasterClockFreq</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">natural</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">102000000</span>;<span class="comment"> -- --102.0 clock</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="comment">        --~ constant BoardUartClockFreq : natural := 136000000;</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#aa82b1927909083aeb690b0d21c215ddd">  975</a></span>        <span class="keywordflow">constant</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#aa82b1927909083aeb690b0d21c215ddd">BoardUartClockFreq</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">natural</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">102000000</span>;</div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="comment">        --~ constant BoardMasterClockFreq : natural := 153000000; -- --102.0 clock</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">  977</a></span>        <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;<span class="comment"> --This is the main clock for *everything*</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#aadc57dc79f99705f782b1fccc9fc78a9">  978</a></span>        <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#aadc57dc79f99705f782b1fccc9fc78a9">UartClk</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;<span class="comment"> --This is the uart clock, it runs at 136MHz, and a lot of the regular logic won&#39;t run that fast, which is why we have a seperate clock. In practice, it immediately gets divided by 16 ny the uarts so it actually is slower than the other logic, but at a weird ratio...</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="comment">        --~ constant UartClockFreqMultiplier : natural := 7; --15/17 is also a good scaler, and uart dividers come out just over ideal instead of under, so integer math works on them...</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="comment">        --~ constant UartClockFreqDivider : natural := 8;</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span><span class="comment">        --~ constant UartClockPeriod : real := 68.1; --really should be exactly 1 / conv_real(UartBaseClockFreq), but it&#39;s just used by DCM clock library, and conv_real doesn&#39;t exist.</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="comment">        --~ constant UartClockFreq : natural := BaseClockFreq * UartClockFreqMultiplier / UartClockFreqDivider; -- 14.6802MHz (14.7456 ideal; 0.44% dev)</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span> </div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="comment">        --FPGA internal</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>        </div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a62c1f7f9f671ab242e662186b42f2694">  986</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a62c1f7f9f671ab242e662186b42f2694">MasterReset</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;<span class="comment"> --Our power-on-reset signal for everything</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a40289b9927eedbea8d5a960b5c0c6446">  987</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a40289b9927eedbea8d5a960b5c0c6446">SerialNumber</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;<span class="comment"> --This is a xilinx proprietary toy that we use as the serial number, it&#39;s supposed to be unique on each board</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#addb9cb7f6022d7a12e2297bf0eb54203">  988</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#addb9cb7f6022d7a12e2297bf0eb54203">BuildNumber</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;<span class="comment"> --How many attempts got us to this particular version of the firmware?</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span>        </div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="comment">        -- Ram bus</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>                        </div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a89244c9c042f1940e69d63c92257f9e5">  992</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a89244c9c042f1940e69d63c92257f9e5">RamBusLatch_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;       </div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a18daa4f72de1bf1c5b354fb3e2e24230">  993</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a18daa4f72de1bf1c5b354fb3e2e24230">RamBusCE_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;      </div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a88fab6884378c8652683e487dc94407b">  994</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a88fab6884378c8652683e487dc94407b">RamBusWrnRd_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;       </div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ab93a8126e5d6e7bed364efdad7127656">  995</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#ab93a8126e5d6e7bed364efdad7127656">RamBusAddress_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">9</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;      </div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a4c7ca116cc9942da9779895111f39526">  996</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a4c7ca116cc9942da9779895111f39526">RamDataOut</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;      </div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a8404172e0bd8c012634273f710999988">  997</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a8404172e0bd8c012634273f710999988">RamDataIn</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;       </div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a4bae1ebcf91d13ac99523d3cf9787d6d">  998</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a4bae1ebcf91d13ac99523d3cf9787d6d">RamBusAck_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;                 </div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span>            </div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="comment">        -- Register space</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span>        </div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ab834e3542e9ea8f125e5aaee857e20b2"> 1002</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#ab834e3542e9ea8f125e5aaee857e20b2">DataToWrite</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a2748e4cd8122f7c60db8430a161b3f96"> 1003</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a2748e4cd8122f7c60db8430a161b3f96">WriteReq</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a497c211727b737db4387aac78bd46609"> 1004</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a497c211727b737db4387aac78bd46609">WriteAck</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a75d876847b9fe9e19f0e2d2624048a42"> 1005</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a75d876847b9fe9e19f0e2d2624048a42">DataFromRead</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a91bac08c1229a282bddf84e408b5e8e0"> 1006</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a91bac08c1229a282bddf84e408b5e8e0">ReadReq</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ad23e0399c263048d5a32fd46ab621323"> 1007</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#ad23e0399c263048d5a32fd46ab621323">ReadAck</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>            </div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="comment">        -- FSM D/As</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>        </div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#aaa23dbe608f33477242f8e8d79987d4f"> 1011</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#aaa23dbe608f33477242f8e8d79987d4f">DacSelectMaxti</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;  </div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a1f13eb0a34ff678edb508ea4656b4190"> 1012</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a1f13eb0a34ff678edb508ea4656b4190">nCsDacA_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;   </div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a18ab5a5e77b6148de1a0d8bf8983399f"> 1013</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a18ab5a5e77b6148de1a0d8bf8983399f">nCsDacB_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;   </div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a909179585584afdfcecb7eab10a41b35"> 1014</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a909179585584afdfcecb7eab10a41b35">nCsDacC_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;   </div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a60c98d9b86e2d58c822a418e25ab4fee"> 1015</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a60c98d9b86e2d58c822a418e25ab4fee">nCsDacD_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;   </div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a5760b71b439114772e15320a276e576c"> 1016</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a5760b71b439114772e15320a276e576c">SckDacs_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;   </div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a2c3fabbd5d38a932668550ef0c431ce5"> 1017</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a2c3fabbd5d38a932668550ef0c431ce5">MosiDacA_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;  </div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ac880723be0541998d442ef4389878780"> 1018</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#ac880723be0541998d442ef4389878780">MosiDacB_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;  </div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a9bdf5bafa8b308e02e6ba0b0ffa9de74"> 1019</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a9bdf5bafa8b308e02e6ba0b0ffa9de74">MosiDacC_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;  </div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#adf0cb14f12ad7738ea2e9d426018bb7d"> 1020</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#adf0cb14f12ad7738ea2e9d426018bb7d">MosiDacD_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;  </div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a64f078941e8ae4cce9b208ca76e32193"> 1021</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a64f078941e8ae4cce9b208ca76e32193">MisoDacA_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;  </div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a999c4b20ac3219cd56af1573668a9e9a"> 1022</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a999c4b20ac3219cd56af1573668a9e9a">MisoDacB_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;  </div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ac9a18f446f95cc58cbfc1922b351d084"> 1023</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#ac9a18f446f95cc58cbfc1922b351d084">MisoDacC_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;  </div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a623a16405ee5838b049d428590c0ab36"> 1024</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a623a16405ee5838b049d428590c0ab36">MisoDacD_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;  </div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ae71dffef42d56be897a13f2e251b903a"> 1025</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#ae71dffef42d56be897a13f2e251b903a">DacASetpoint</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">23</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;    </div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a300555c589bd27a71d6fec081ccd458b"> 1026</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a300555c589bd27a71d6fec081ccd458b">DacBSetpoint</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">23</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;    </div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a1b5ebcc5a0192209366c360fe927d025"> 1027</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a1b5ebcc5a0192209366c360fe927d025">DacCSetpoint</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">23</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;    </div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#afe82a4101ab4449c7ad664e7f0005d92"> 1028</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#afe82a4101ab4449c7ad664e7f0005d92">DacDSetpoint</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">23</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;    </div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a5f5f4af1909467dff3b29d11077127c2"> 1029</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a5f5f4af1909467dff3b29d11077127c2">WriteDacs</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;   </div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a7456837baeb26dd820561ef2576a6a58"> 1030</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a7456837baeb26dd820561ef2576a6a58">DacAReadback</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">23</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;    </div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ab3e73f8ed94e501fc1d4c8e40f7b9a88"> 1031</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#ab3e73f8ed94e501fc1d4c8e40f7b9a88">DacBReadback</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">23</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;    </div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a6cf88fbed3d4194ec72a8b8f18f808ac"> 1032</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a6cf88fbed3d4194ec72a8b8f18f808ac">DacCReadback</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">23</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;    </div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#af7a8fb3b197a87ea27af619ba0b71a6f"> 1033</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#af7a8fb3b197a87ea27af619ba0b71a6f">DacDReadback</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">23</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;    </div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a421e5da9974c48e59e3a21051ad0623b"> 1034</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a421e5da9974c48e59e3a21051ad0623b">nLDacs_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;    </div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#af9f028969ef43c5f1765aed219e29672"> 1035</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#af9f028969ef43c5f1765aed219e29672">DacTransferComplete</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>; </div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>            </div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>            </div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span><span class="comment">        -- FSM Readback A/Ds</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span>            </div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a08752966acd8d4149c8923d8b85d7a8b"> 1040</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a08752966acd8d4149c8923d8b85d7a8b">TrigAdcs_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;  </div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#aa52d9100ecf0c69d150ef67e512cac6c"> 1041</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#aa52d9100ecf0c69d150ef67e512cac6c">nDrdyAdcA_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>; </div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ae4e60d362083b6963c5b771082ae0700"> 1042</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#ae4e60d362083b6963c5b771082ae0700">nDrdyAdcB_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>; </div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#aee74a77f6d082736cec830ec2eb60274"> 1043</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#aee74a77f6d082736cec830ec2eb60274">nDrdyAdcC_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>; </div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#afd6ae47164202db7ed9812414f68a206"> 1044</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#afd6ae47164202db7ed9812414f68a206">nDrdyAdcD_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>; </div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a759d386730cd000408e736528ed1c32f"> 1045</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a759d386730cd000408e736528ed1c32f">SckAdcs_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;   </div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a652e630d26b6f7944d1135f75a16921e"> 1046</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a652e630d26b6f7944d1135f75a16921e">MisoAdcA_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;  </div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a2e304d08f1935b06b847a531e4433af1"> 1047</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a2e304d08f1935b06b847a531e4433af1">MisoAdcB_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;  </div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a27971e741921aacd11e67e4cd980409d"> 1048</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a27971e741921aacd11e67e4cd980409d">MisoAdcC_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;  </div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a3113cd86621386e1e4406ce4a02ecbab"> 1049</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3113cd86621386e1e4406ce4a02ecbab">MisoAdcD_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;  </div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a988df310ad714b8d633a4c31b638b133"> 1050</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a988df310ad714b8d633a4c31b638b133">nCsAdcA_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;   </div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ac6b82732ae7bf1242bcae7029e3bdef5"> 1051</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#ac6b82732ae7bf1242bcae7029e3bdef5">nCsAdcB_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;   </div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a159a0b221dba75f3c84ce3114d0c7839"> 1052</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a159a0b221dba75f3c84ce3114d0c7839">nCsAdcC_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;   </div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a73429561ba04e705e5046d7015045cab"> 1053</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a73429561ba04e705e5046d7015045cab">nCsAdcD_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;   </div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a2258199886e6ffc8c429acd72e798885"> 1054</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a2258199886e6ffc8c429acd72e798885">ReadAdcSample</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a05f714faad3c73fd963b177afd02c29b"> 1055</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a05f714faad3c73fd963b177afd02c29b">AdcSampleToReadA</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">47</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;    </div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a9771c64805ddcf1bd637a4b01ac19895"> 1056</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a9771c64805ddcf1bd637a4b01ac19895">AdcSampleToReadB</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">47</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;    </div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a77e87bf57c36184a0ccc62691d559eb5"> 1057</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a77e87bf57c36184a0ccc62691d559eb5">AdcSampleToReadC</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">47</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;    </div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ad5c5257c1f5c227dc4261e09a2a03c08"> 1058</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#ad5c5257c1f5c227dc4261e09a2a03c08">AdcSampleToReadD</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">47</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;    </div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#aefc1886552b9991dbda7385faf19a7de"> 1059</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#aefc1886552b9991dbda7385faf19a7de">AdcSampleNumAccums</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;  </div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#af24144707c16d24996848eac89d78226"> 1060</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#af24144707c16d24996848eac89d78226">ChopperMuxPos_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a3b40936433b54fc3d0d0c0e2f3142efe"> 1061</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3b40936433b54fc3d0d0c0e2f3142efe">ChopperMuxNeg_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;         </div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>            </div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span>            </div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="comment">        --Monitor A/D</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span>        </div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a56a3d8e922aadde518ec662c41bedb70"> 1066</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a56a3d8e922aadde518ec662c41bedb70">nDrdyMonitorAdc0_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a5040b3cb639b97ee302adfbba2bc5e31"> 1067</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a5040b3cb639b97ee302adfbba2bc5e31">nDrdyMonitorAdc1_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a4beb5fc5d28c4fad594ab3adfdaf8b4b"> 1068</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a4beb5fc5d28c4fad594ab3adfdaf8b4b">nCsMonitorAdc_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a6619aa6427a03d9e647528a3b39a77bb"> 1069</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a6619aa6427a03d9e647528a3b39a77bb">SckMonitorAdc_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a3baa5ea00ba98ad25a6ad7b2dced7a99"> 1070</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3baa5ea00ba98ad25a6ad7b2dced7a99">MosiMonitorAdc_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a775e3f6e7a1902d17ed9b62a47221e29"> 1071</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a775e3f6e7a1902d17ed9b62a47221e29">MisoMonitorAdc0_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ac674532dc1f1b906b078057906b46082"> 1072</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#ac674532dc1f1b906b078057906b46082">MisoMonitorAdc1_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#af8c1baab4795fe9bc8ecc8fc8aa5dff1"> 1073</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#af8c1baab4795fe9bc8ecc8fc8aa5dff1">MonitorAdcChannel</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">4</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a44c1b498ffe5ee4db2524a89c5a61f21"> 1074</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a44c1b498ffe5ee4db2524a89c5a61f21">MonitorAdcReadSample</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><span class="comment">            --~ signal MonitorAdcSample : ltc244xaccumulator;</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span><span class="comment">            --~ signal MonitorAdcSample : ads1258accumulator;           </span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#afc61ec525ce246941cd38efb826c9bea"> 1077</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#afc61ec525ce246941cd38efb826c9bea">MonitorAdcSample</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ae00669deae647a19dc6c51d4b14e623d"> 1078</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#ae00669deae647a19dc6c51d4b14e623d">MonitorAdcReset</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#adfdabcdbf0d586965eb5ac8d23209706"> 1079</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#adfdabcdbf0d586965eb5ac8d23209706">MonitorAdcReset_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;           </div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a0b9e1f3e91c751e1b0ca2c73d457ecc6"> 1080</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a0b9e1f3e91c751e1b0ca2c73d457ecc6">MonitorAdcSpiDataIn</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a1c8c569cc5ee67615a5e28f3ee03ba8f"> 1081</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a1c8c569cc5ee67615a5e28f3ee03ba8f">MonitorAdcSpiDataOut0</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a8c174b80fed280633102c8972786a11f"> 1082</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a8c174b80fed280633102c8972786a11f">MonitorAdcSpiDataOut1</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ab34c342b82b713cf89cf919ce23c9a2e"> 1083</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#ab34c342b82b713cf89cf919ce23c9a2e">MonitorAdcSpiXferStart</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#adb50c366f7024b61832d074a6683f4da"> 1084</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#adb50c366f7024b61832d074a6683f4da">MonitorAdcSpiXferDone</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a572dc186ea6b1bc1f1f40ad487d37795"> 1085</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a572dc186ea6b1bc1f1f40ad487d37795">MonitorAdcSpiFrameEnable</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span>            </div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="comment">        --RS-422</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span>        </div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a581bbb883232404164b54fcd8392bff0"> 1089</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a581bbb883232404164b54fcd8392bff0">Uart0FifoReset</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ad171d4689893058a948afadb7f558967"> 1090</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#ad171d4689893058a948afadb7f558967">Uart0FifoReset_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a52fea4ed1dc7950a260254b048ed4418"> 1091</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a52fea4ed1dc7950a260254b048ed4418">ReadUart0</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ab366594018b076ed1a9bdb680a24dd0a"> 1092</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#ab366594018b076ed1a9bdb680a24dd0a">Uart0RxFifoFull</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ae18c0335de5659dcb7fbd6c941f8794f"> 1093</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#ae18c0335de5659dcb7fbd6c941f8794f">Uart0RxFifoEmpty</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a9ede147a37709b2bdb5113612f2ab55e"> 1094</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a9ede147a37709b2bdb5113612f2ab55e">Uart0RxFifoReadAck</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a54ca8813b99194b0446d864b47ae844f"> 1095</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a54ca8813b99194b0446d864b47ae844f">Uart0RxFifoData</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ae278a7d3608a0e87746b151ad667806d"> 1096</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#ae278a7d3608a0e87746b151ad667806d">Uart0RxFifoCount</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">9</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a677d33016bf52e475951c1c77a7ebb6b"> 1097</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a677d33016bf52e475951c1c77a7ebb6b">WriteUart0</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a52fed9f58ac81fa5b132cecb8b75232b"> 1098</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a52fed9f58ac81fa5b132cecb8b75232b">Uart0TxFifoFull</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#aba98e523319a7b9fbc1d2f814e19daf2"> 1099</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#aba98e523319a7b9fbc1d2f814e19daf2">Uart0TxFifoEmpty</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#af04532d21919601096a8b7e8c2bb9021"> 1100</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#af04532d21919601096a8b7e8c2bb9021">Uart0TxFifoData</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a099b30b6fa4bad5bbe839a434e5351eb"> 1101</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a099b30b6fa4bad5bbe839a434e5351eb">Uart0TxFifoCount</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">9</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#adb71ad80d8374eb20b7f24fd298c5729"> 1102</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#adb71ad80d8374eb20b7f24fd298c5729">Uart0ClkDivider</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a95737d0e491f9a1f55a921efd14693a8"> 1103</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a95737d0e491f9a1f55a921efd14693a8">UartClk0</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;            </div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a67ea097e57c66c2b1af0a9c0ea82d4ed"> 1104</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a67ea097e57c66c2b1af0a9c0ea82d4ed">UartTxClk0</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;          </div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ae28e4e9566f5b265350e741476da82df"> 1105</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#ae28e4e9566f5b265350e741476da82df">Txd0_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ae4baefa988d9cfdced89afda8556aee0"> 1106</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#ae4baefa988d9cfdced89afda8556aee0">Rxd0_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a7cfa761ba4e7ae3c27fcb38174cf67c1"> 1107</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a7cfa761ba4e7ae3c27fcb38174cf67c1">UartRx0Dbg</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;                      </div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span>            </div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a6cabd0ab0efb446f526815d40f56e9fb"> 1109</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a6cabd0ab0efb446f526815d40f56e9fb">Uart1FifoReset</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#aa865f2bb3c1b19d57c625859c879f7c3"> 1110</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#aa865f2bb3c1b19d57c625859c879f7c3">Uart1FifoReset_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a48f59cb48db408cf9d4b9dd3a46e6fae"> 1111</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a48f59cb48db408cf9d4b9dd3a46e6fae">ReadUart1</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ab49270e4f6e838002bdc1ac6656cafaa"> 1112</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#ab49270e4f6e838002bdc1ac6656cafaa">Uart1RxFifoFull</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a393772ea55197f11716b7daabea2538e"> 1113</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a393772ea55197f11716b7daabea2538e">Uart1RxFifoEmpty</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a2b05ad34583f2c6a6212d590c044f5e5"> 1114</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a2b05ad34583f2c6a6212d590c044f5e5">Uart1RxFifoReadAck</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a4b6561aebcce5a80deff61f43713d6d7"> 1115</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a4b6561aebcce5a80deff61f43713d6d7">Uart1RxFifoData</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#add50188d3612acbb2594e6f2721b8a79"> 1116</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#add50188d3612acbb2594e6f2721b8a79">Uart1RxFifoCount</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">9</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a9139bb126ecbd5138419df0ad2a7deda"> 1117</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a9139bb126ecbd5138419df0ad2a7deda">WriteUart1</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a75bc10a86631d3ffa80d6ee97e339452"> 1118</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a75bc10a86631d3ffa80d6ee97e339452">Uart1TxFifoFull</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ad4203a0b3ca74d19489dca2975b1d2f7"> 1119</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#ad4203a0b3ca74d19489dca2975b1d2f7">Uart1TxFifoEmpty</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a6c68c8d59af8c87f706cd8d07221c625"> 1120</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a6c68c8d59af8c87f706cd8d07221c625">Uart1TxFifoData</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ab850bc60182593aa6ff3bda6e486a297"> 1121</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#ab850bc60182593aa6ff3bda6e486a297">Uart1TxFifoCount</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">9</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a19d983e04fb7593bc4cebc6768488776"> 1122</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a19d983e04fb7593bc4cebc6768488776">Uart1ClkDivider</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ad97e80dc63499867e3cc8468d216a794"> 1123</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#ad97e80dc63499867e3cc8468d216a794">UartClk1</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;            </div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a302fc96f2e01a31395de1a12ebd1783b"> 1124</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a302fc96f2e01a31395de1a12ebd1783b">UartTxClk1</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;          </div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a2de7be14df85ff1fd29235d08853da55"> 1125</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a2de7be14df85ff1fd29235d08853da55">Txd1_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a962853a205a161be34721f6795122286"> 1126</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a962853a205a161be34721f6795122286">Rxd1_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ae4d487f6b6ef8c4c779699e965631294"> 1127</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#ae4d487f6b6ef8c4c779699e965631294">UartRx1Dbg</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;  </div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span>            </div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#abce2f63c461fad2b690a594ef5920922"> 1129</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#abce2f63c461fad2b690a594ef5920922">Uart2FifoReset</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a0a0ce92e6a210561738026f51fc75c98"> 1130</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a0a0ce92e6a210561738026f51fc75c98">Uart2FifoReset_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a37c62c9322b45ffa7ab4c696b9ce89d0"> 1131</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a37c62c9322b45ffa7ab4c696b9ce89d0">ReadUart2</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a60dcea0283ddc927ea417227a444f718"> 1132</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a60dcea0283ddc927ea417227a444f718">Uart2RxFifoFull</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ab87efacb8cafad8b9925b11d7eb44d44"> 1133</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#ab87efacb8cafad8b9925b11d7eb44d44">Uart2RxFifoEmpty</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a8bd48de0e707b530f9fcbf22ca38c2e7"> 1134</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a8bd48de0e707b530f9fcbf22ca38c2e7">Uart2RxFifoReadAck</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a68d8fccf4206d9a0d45b0c86ba67a668"> 1135</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a68d8fccf4206d9a0d45b0c86ba67a668">Uart2RxFifoData</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#af813b4e4bf7f72dd970e7c2cf15cc63e"> 1136</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#af813b4e4bf7f72dd970e7c2cf15cc63e">Uart2RxFifoCount</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">9</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a009ecb093dc824c6d3d92a9a4827e58e"> 1137</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a009ecb093dc824c6d3d92a9a4827e58e">WriteUart2</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ae67682e5b2c5bd3dfb8048bf0894678e"> 1138</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#ae67682e5b2c5bd3dfb8048bf0894678e">Uart2TxFifoFull</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a80d01ccbdbaca47948be45c8763bcd13"> 1139</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a80d01ccbdbaca47948be45c8763bcd13">Uart2TxFifoEmpty</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a996de9bf23422ec6a2cc99b621566136"> 1140</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a996de9bf23422ec6a2cc99b621566136">Uart2TxFifoData</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a021f5d87d2f46aec8578f82725035575"> 1141</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a021f5d87d2f46aec8578f82725035575">Uart2TxFifoCount</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">9</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a0b5b8adfd6bf1b3f93dceb3048592d2c"> 1142</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a0b5b8adfd6bf1b3f93dceb3048592d2c">Uart2ClkDivider</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#acb86be37726a6e4b3dd058a096d4db30"> 1143</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#acb86be37726a6e4b3dd058a096d4db30">UartClk2</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;            </div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ad1d91a5b47972cd7a15e2589637a9ebc"> 1144</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#ad1d91a5b47972cd7a15e2589637a9ebc">UartTxClk2</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;          </div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a2c93d1a69481aba15c694eecdf916869"> 1145</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a2c93d1a69481aba15c694eecdf916869">Txd2_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a884f4e879e71db6a837995e4b2fdd748"> 1146</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a884f4e879e71db6a837995e4b2fdd748">Rxd2_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#aa1ae7a772186d938fd79b9bef42dc414"> 1147</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#aa1ae7a772186d938fd79b9bef42dc414">UartRx2Dbg</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;      </div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span>            </div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a56d17a3b782306f8f9546d56ebdbd099"> 1149</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a56d17a3b782306f8f9546d56ebdbd099">Uart3FifoReset</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a3e68efcc417c6e06ab8b3e9a098503f4"> 1150</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3e68efcc417c6e06ab8b3e9a098503f4">Uart3FifoReset_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a64c5fe7002601c540a32f9d54df1f3b0"> 1151</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a64c5fe7002601c540a32f9d54df1f3b0">ReadUart3</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a7fca826503d16988accc46b7d62f5e39"> 1152</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a7fca826503d16988accc46b7d62f5e39">Uart3RxFifoFull</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#aea29110e5c0532ebbab2e5b75c594cda"> 1153</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#aea29110e5c0532ebbab2e5b75c594cda">Uart3RxFifoEmpty</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a6b4046be3a1bb1f82b7a697cf43d05b8"> 1154</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a6b4046be3a1bb1f82b7a697cf43d05b8">Uart3RxFifoReadAck</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#aecfb24df23f97725b439f491ffa2d01f"> 1155</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#aecfb24df23f97725b439f491ffa2d01f">Uart3RxFifoData</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a7b9d2d6789bdd7590359238a25652298"> 1156</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a7b9d2d6789bdd7590359238a25652298">Uart3RxFifoCount</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">9</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#aace611faa1360c21e61a0ed5cab74f1b"> 1157</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#aace611faa1360c21e61a0ed5cab74f1b">WriteUart3</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a3bb8412c7b1743b27503a2e8b9b5da4b"> 1158</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3bb8412c7b1743b27503a2e8b9b5da4b">Uart3TxFifoFull</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a252c6b7d847f0eae28c7182f7b54c3df"> 1159</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a252c6b7d847f0eae28c7182f7b54c3df">Uart3TxFifoEmpty</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#af0f1ef4e8679255e62fc4252a80fa210"> 1160</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#af0f1ef4e8679255e62fc4252a80fa210">Uart3TxFifoData</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#acea40362fad8abdc73a248892012172a"> 1161</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#acea40362fad8abdc73a248892012172a">Uart3TxFifoCount</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">9</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#aabce1735a2b47e228a3708abbab85b5e"> 1162</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#aabce1735a2b47e228a3708abbab85b5e">Uart3ClkDivider</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#adc9b6c7b56a7c9f2f8d9e5c435f24cdd"> 1163</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#adc9b6c7b56a7c9f2f8d9e5c435f24cdd">UartClk3</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;            </div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ade20e847c91358945522e7d628241adb"> 1164</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#ade20e847c91358945522e7d628241adb">UartTxClk3</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;          </div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a926f90040b2a5fe66da67a583775020a"> 1165</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a926f90040b2a5fe66da67a583775020a">Txd3_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a3e980c1859f65f86c834cdd68aa808dc"> 1166</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3e980c1859f65f86c834cdd68aa808dc">Rxd3_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a98bbab21c14dbb627470c32e86cdd440"> 1167</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a98bbab21c14dbb627470c32e86cdd440">UartRx3Dbg</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;      </div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span> </div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a75336daf80d80b4f9508a6c366e08e2e"> 1169</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a75336daf80d80b4f9508a6c366e08e2e">TxdUartBitCount</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;<span class="comment"> --debug</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span>            </div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="comment">        -- Timing</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span>        </div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a73e98c6eada9ba23ea65647f7c74d910"> 1173</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a73e98c6eada9ba23ea65647f7c74d910">PPS_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;   </div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a287259d3769ea50ed8b3db1b9893492f"> 1174</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a287259d3769ea50ed8b3db1b9893492f">PPSCountReset</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;<span class="comment"> --generated by register read</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ae17ca8d01f619817f59ad63492f9db02"> 1175</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#ae17ca8d01f619817f59ad63492f9db02">PPSDetected</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;<span class="comment"> --are edges occuring on PPS?  Mainly used by rtc to decide wether to roll the clock over on it&#39;s own or let PPS sync it</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a0b44297c424a34711ca43f863578fa3e"> 1176</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a0b44297c424a34711ca43f863578fa3e">PPSCount</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;00000000&quot;</span>;<span class="comment"> --How many MasterClocks have gone by since the last PPS edge (so we can phase-lock oscillator to GPS time)</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a84cae0ba2067bdc1ec3b6318e7c3cf40"> 1177</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a84cae0ba2067bdc1ec3b6318e7c3cf40">PPSCounter</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;00000000&quot;</span>;<span class="comment"> --This one is the current count for this second, not the total for the last second...</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a09f87fcfa082538be891a5c9c760a3d3"> 1178</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a09f87fcfa082538be891a5c9c760a3d3">ClkDacWrite</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;0000&quot;</span>;</div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a189461809da31b305f00469b04bd27c3"> 1179</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a189461809da31b305f00469b04bd27c3">WriteClkDac</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ac7f9185608c4e9acf2515a1645ba49c4"> 1180</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#ac7f9185608c4e9acf2515a1645ba49c4">ClkDacReadback</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#aad873afe5574109af14cb752f4dc7831"> 1181</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#aad873afe5574109af14cb752f4dc7831">nCsXO_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#afc4ad7235039bb32333301b57f72a389"> 1182</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#afc4ad7235039bb32333301b57f72a389">SckXO_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a1863f749d1eda2e834319f94b15d272d"> 1183</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a1863f749d1eda2e834319f94b15d272d">MosiXO_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a0c76dd583ad72d1cf6c233be4ed2670d"> 1184</a></span>            <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a0c76dd583ad72d1cf6c233be4ed2670d">MisoXO_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span> </div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a27828e2b97329715b7b7982ada9ba7bd"> 1186</a></span>        <span class="keywordflow">constant</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a27828e2b97329715b7b7982ada9ba7bd">nCsEnabled</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a44b5ade8b1ad8bbbc0bfaec2b4a357cc"> 1187</a></span>        <span class="keywordflow">constant</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a44b5ade8b1ad8bbbc0bfaec2b4a357cc">nCsNotEnabled</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span>        </div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a7023f333307fae3807606215f54ac552"> 1189</a></span>        <span class="keywordflow">constant</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a7023f333307fae3807606215f54ac552">JumperNotInserted</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a1f1c0149a68a4cb907103772585b0275"> 1190</a></span>        <span class="keywordflow">constant</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a1f1c0149a68a4cb907103772585b0275">JumperInserted</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span> </div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span><span class="vhdlkeyword">begin</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span> </div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span><span class="comment">    ------------------------------------------ Globals ---------------------------------------------------</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span> </div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a50da91b765765ac486df1b41692e962f">clk</a></span>;</div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#aadc57dc79f99705f782b1fccc9fc78a9">UartClk</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a50da91b765765ac486df1b41692e962f">clk</a></span>;</div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span>    </div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a40289b9927eedbea8d5a960b5c0c6446">SerialNumber</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">x</span><span class="keyword">&quot;DEADA555&quot;</span>;</div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span>    </div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span>    BuildNumber_i : <a class="code hl_class" href="classBuildNumberPorts.html">BuildNumberPorts</a></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>    <span class="keywordflow">port</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>    (</div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>        <a class="code hl_variable" href="classBuildNumberPorts.html#a443f8553846ed3e704c162447eae156a">BuildNumber</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#addb9cb7f6022d7a12e2297bf0eb54203">BuildNumber</a><span class="comment">--;</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#acbfdffba6566ddf5d2b5dd3984cad586"> 1205</a></span>    <span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span>    </div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="comment">    --~ BuildNumber &lt;= x&quot;69696969&quot;;</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span>    </div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span>    BootupReset : <a class="code hl_class" href="classOneShotPorts.html">OneShotPorts</a></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span>    <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span>        <a class="code hl_variable" href="classOneShotPorts.html#ac713e7f8356dce1de08a5ca9e7251f22">CLOCK_FREQHZ</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#aa2c30a528b55e3d6f1f98122d3f3db54">BoardMasterClockFreq</a>,</div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span>        <a class="code hl_variable" href="classOneShotPorts.html#afb2df3abec692a2b3e83d5d1cf74b7e6">DELAY_SECONDS</a> =&gt; <span class="vhdllogic">0.000010</span>,</div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span>        <a class="code hl_variable" href="classOneShotPorts.html#a6a11fa47a1ec73785d03fb0100709205">SHOT_RST_STATE</a> =&gt; &#39;1&#39;,</div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span>        <a class="code hl_variable" href="classOneShotPorts.html#a31d22b1a37cce56337cb74b0ba227d43">SHOT_PRETRIGGER_STATE</a> =&gt; &#39;1&#39;<span class="comment">--,</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span>    <span class="vhdlchar">)</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span>    <span class="keywordflow">port</span> <span class="keywordflow">map</span> </div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span>    (   </div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span>        <a class="code hl_variable" href="classOneShotPorts.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a>,</div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span>        <a class="code hl_variable" href="classOneShotPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> =&gt; &#39;0&#39;,</div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span>        <a class="code hl_variable" href="classOneShotPorts.html#a9bbb41e72aaac192b35b40aae673643c">shot</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a62c1f7f9f671ab242e662186b42f2694">MasterReset</a></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a8024070b2329631c351504b90f832f62"> 1221</a></span>    <span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>    </div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span><span class="comment">    ------------------------------------------ RegisterSpaces ---------------------------------------------------</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span> </div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span><span class="comment">        --~ IBufLatch : IBufP2Ports port map(clk =&gt; MasterClk, I =&gt; RamBusLatch, O =&gt; RamBusLatch_i);</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a3adc9d1929e9b89378c12b2aa3673dd7"> 1226</a></span>        IBufCE : <a class="code hl_class" href="classIBufP2Ports.html">IBufP2Ports</a> <span class="keywordflow">port</span> <span class="keywordflow">map</span>(<a class="code hl_variable" href="classIBufP2Ports.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a>, <a class="code hl_variable" href="classIBufP2Ports.html#a3f039dc652aa87dcfd27466632b46f9e">I</a> =&gt; <a class="code hl_variable" href="classMain.html#a48569d4b5eee076bc754f4182810dfb7">RamBusnCs</a>, <a class="code hl_variable" href="classIBufP2Ports.html#ab89355c345ee51203fa0ebedb3789df7">O</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a18daa4f72de1bf1c5b354fb3e2e24230">RamBusCE_i</a><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#af183a170bc9e35dbf957d822266d42e3"> 1227</a></span>        IBufWrnRd : <a class="code hl_class" href="classIBufP2Ports.html">IBufP2Ports</a> <span class="keywordflow">port</span> <span class="keywordflow">map</span>(<a class="code hl_variable" href="classIBufP2Ports.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a>, <a class="code hl_variable" href="classIBufP2Ports.html#a3f039dc652aa87dcfd27466632b46f9e">I</a> =&gt; <a class="code hl_variable" href="classMain.html#ac3bffd04e6fb24f2e98f10aac444ce5d">RamBusWrnRd</a>, <a class="code hl_variable" href="classIBufP2Ports.html#ab89355c345ee51203fa0ebedb3789df7">O</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a88fab6884378c8652683e487dc94407b">RamBusWrnRd_i</a><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span> </div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span>        <span class="vhdlchar">GenRamAddrBus</span><span class="vhdlchar">:</span> <span class="keywordflow">for</span> <span class="vhdlchar">i</span> <span class="keywordflow">in</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">9</span> <span class="keywordflow">generate</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="vhdlkeyword">        begin</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span>            IBUF_RamAddr_i : <a class="code hl_class" href="classIBufP1Ports.html">IBufP1Ports</a></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span>            <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span>                <a class="code hl_variable" href="classIBufP1Ports.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a>,</div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>                <a class="code hl_variable" href="classIBufP1Ports.html#a3f039dc652aa87dcfd27466632b46f9e">I</a> =&gt; <a class="code hl_variable" href="classMain.html#a1ff57cd1a4bbd473a57f75ff7be7f602">RamBusAddress</a><span class="vhdlchar">(</span>i<span class="vhdlchar">)</span>,</div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span>                <a class="code hl_variable" href="classIBufP1Ports.html#ab89355c345ee51203fa0ebedb3789df7">O</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ab93a8126e5d6e7bed364efdad7127656">RamBusAddress_i</a><span class="vhdlchar">(</span>i<span class="vhdlchar">)</span><span class="comment">--,</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ad832e67aee04d513032d42434294854e"> 1236</a></span>            <span class="vhdlchar">)</span>; </div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span>        <span class="keywordflow">end</span> <span class="keywordflow">generate</span>;</div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span>        </div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span>        <span class="vhdlchar">GenRamDataBus</span><span class="vhdlchar">:</span> <span class="keywordflow">for</span> <span class="vhdlchar">i</span> <span class="keywordflow">in</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">generate</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span><span class="vhdlkeyword">        begin</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span>            IBUF_RamData_i : <a class="code hl_class" href="classIBufP1Ports.html">IBufP1Ports</a></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span>            <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span>                <a class="code hl_variable" href="classIBufP1Ports.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a>,</div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span>                <a class="code hl_variable" href="classIBufP1Ports.html#a3f039dc652aa87dcfd27466632b46f9e">I</a> =&gt; <a class="code hl_variable" href="classMain.html#a2ebd771084f634d96d206a16f9963f8f">RamBusDataIn</a><span class="vhdlchar">(</span>i<span class="vhdlchar">)</span>,</div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span>                <a class="code hl_variable" href="classIBufP1Ports.html#ab89355c345ee51203fa0ebedb3789df7">O</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a8404172e0bd8c012634273f710999988">RamDataIn</a><span class="vhdlchar">(</span>i<span class="vhdlchar">)</span><span class="comment">--,</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a79df738ce1c96e745e802bd26f997df0"> 1246</a></span>            <span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>            </div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span>            <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a81a9445b51efe2500d1486171f7cddb4">RamBusDataOut</a></span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a4c7ca116cc9942da9779895111f39526">RamDataOut</a></span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span>        <span class="keywordflow">end</span> <span class="keywordflow">generate</span>;</div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span>        </div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#ab834e3542e9ea8f125e5aaee857e20b2">DataToWrite</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a8404172e0bd8c012634273f710999988">RamDataIn</a></span>;</div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a2748e4cd8122f7c60db8430a161b3f96">WriteReq</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">when</span> <span class="vhdlchar">(</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a18daa4f72de1bf1c5b354fb3e2e24230">RamBusCE_i</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a88fab6884378c8652683e487dc94407b">RamBusWrnRd_i</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlchar">)</span> <span class="keywordflow">else</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a4c7ca116cc9942da9779895111f39526">RamDataOut</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a75d876847b9fe9e19f0e2d2624048a42">DataFromRead</a></span>;</div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a91bac08c1229a282bddf84e408b5e8e0">ReadReq</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">when</span> <span class="vhdlchar">(</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a18daa4f72de1bf1c5b354fb3e2e24230">RamBusCE_i</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a88fab6884378c8652683e487dc94407b">RamBusWrnRd_i</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlchar">)</span> <span class="keywordflow">else</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a4bae1ebcf91d13ac99523d3cf9787d6d">RamBusAck_i</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#ad23e0399c263048d5a32fd46ab621323">ReadAck</a></span> <span class="keywordflow">or</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a497c211727b737db4387aac78bd46609">WriteAck</a></span>;</div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#ada70227b6d051420429146c68c658337">RamBusAck</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a4bae1ebcf91d13ac99523d3cf9787d6d">RamBusAck_i</a></span>;</div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span>    </div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span><span class="comment">    --~ TP1 &lt;= RamBusCE_i;</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span><span class="comment">    --~ TP2 &lt;= RamBusLatch_i;</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span><span class="comment">    --~ TP3 &lt;= RamBusDataIn(0);</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="comment">    --~ TP4 &lt;= RamBusWrnRd_i;</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="comment">    --~ TP5 &lt;= WriteReq;</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span><span class="comment">    --~ TP6 &lt;= ReadAck;</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span><span class="comment">    --~ TP7 &lt;= ReadReq;</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span><span class="comment">    --~ TP8 &lt;= RamBusAck_i;</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span>    </div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span>    </div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span><span class="comment">    ------------------------------------------ RegisterSpace ---------------------------------------------------</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span> </div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span> </div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span> </div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span> </div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span>        </div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span> </div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span><span class="comment">    --Mapping between bus transactions and specific registers - see RegisterSpace.vhd for adresses</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span>    RegisterSpace : <a class="code hl_class" href="classRegisterSpacePorts.html">RegisterSpacePorts</a></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span>    <span class="keywordflow">generic</span> <span class="keywordflow">map</span> </div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span>    (</div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#ab04880be6f55c16b293b60e480469277">ADDRESS_BITS</a> =&gt; <span class="vhdllogic">10</span><span class="comment">--,</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span>    <span class="vhdlchar">)</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span>    <span class="keywordflow">port</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span>    (</div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a>,</div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a62c1f7f9f671ab242e662186b42f2694">MasterReset</a>,</div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span> </div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#abea3ba99a30e9ec500f700a2b0aeb364">Address</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ab93a8126e5d6e7bed364efdad7127656">RamBusAddress_i</a>,</div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a26380715be15ef36e3d4d084b74981a8">DataIn</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ab834e3542e9ea8f125e5aaee857e20b2">DataToWrite</a>,</div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#aea6e0e01ad168b473cb387f15499a202">DataOut</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a75d876847b9fe9e19f0e2d2624048a42">DataFromRead</a>,</div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#aaedb976ff338b98451c4e07c6affdcbb">ReadReq</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a91bac08c1229a282bddf84e408b5e8e0">ReadReq</a>,</div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a128010478b9222794d88868ed8d3ca54">WriteReq</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a2748e4cd8122f7c60db8430a161b3f96">WriteReq</a>,</div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a30049bc4be278b34fb6a188d6340bc87">ReadAck</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ad23e0399c263048d5a32fd46ab621323">ReadAck</a>,</div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a381cc36f2591bcdcbdcb85f8609d98d3">WriteAck</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a497c211727b737db4387aac78bd46609">WriteAck</a>,</div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span>        </div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><span class="comment">        --Data to access:       </span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span> </div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span><span class="comment">        --Infrastructure</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a2ee2f511d70ab719c3ab8f3185e9f7a3">SerialNumber</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a40289b9927eedbea8d5a960b5c0c6446">SerialNumber</a>,</div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a6a72e5730d30547697ca3bec0dcf1168">BuildNumber</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#addb9cb7f6022d7a12e2297bf0eb54203">BuildNumber</a>,</div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span>        </div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span><span class="comment">        --Faults and control</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a3843ba8b7ad29e66ff9b833fb8518d6d">HVEn1</a> =&gt; <a class="code hl_variable" href="classMain.html#a3843ba8b7ad29e66ff9b833fb8518d6d">HVEn1</a>,</div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a500cb714e2cd00e781416d5bccba5c8a">HVEn2</a> =&gt; <a class="code hl_variable" href="classMain.html#a500cb714e2cd00e781416d5bccba5c8a">HVEn2</a>,</div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#aa3d3f059081132417d2339c8f8579b14">PowernEnHV</a> =&gt; <a class="code hl_variable" href="classMain.html#aa3d3f059081132417d2339c8f8579b14">PowernEnHV</a>,</div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a7d6a68dd6b54124929ed55f8386bcde6">DacSelectMaxti</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#aaa23dbe608f33477242f8e8d79987d4f">DacSelectMaxti</a>,</div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#ad1e98e0553f326749b0fbb6232805528">FaultNegV</a> =&gt; <a class="code hl_variable" href="classMain.html#ad1e98e0553f326749b0fbb6232805528">FaultNegV</a>,</div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a6dce31eb139c8da4b3323de079231bd0">Fault1V</a> =&gt; <a class="code hl_variable" href="classMain.html#a6dce31eb139c8da4b3323de079231bd0">Fault1V</a>,</div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#ae856047510de83d1e13fbcf82abec9ed">Fault2VA</a> =&gt; <a class="code hl_variable" href="classMain.html#ae856047510de83d1e13fbcf82abec9ed">Fault2VA</a>,</div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#aea3a1c3c230662fa15899c2ec919009a">Fault2VD</a> =&gt; <a class="code hl_variable" href="classMain.html#aea3a1c3c230662fa15899c2ec919009a">Fault2VD</a>,</div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#aaa17b3fe456fb3ef04fd4088054a7f5c">Fault3VA</a> =&gt; <a class="code hl_variable" href="classMain.html#aaa17b3fe456fb3ef04fd4088054a7f5c">Fault3VA</a>,</div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a09c3b557751e1b277296acf169a94dff">Fault3VD</a> =&gt; <a class="code hl_variable" href="classMain.html#a09c3b557751e1b277296acf169a94dff">Fault3VD</a>,</div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a0d6381ce87783e431503d894eb1e7049">Fault43V</a> =&gt; <a class="code hl_variable" href="classMain.html#a0d6381ce87783e431503d894eb1e7049">Fault43V</a>,</div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#aba9920258c751f0f3c2c0556add60821">Fault5V</a> =&gt; <a class="code hl_variable" href="classMain.html#aba9920258c751f0f3c2c0556add60821">Fault5V</a>,</div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#adccadb9a769db49744005f3bf3c873cd">FaultHV</a> =&gt; <a class="code hl_variable" href="classMain.html#adccadb9a769db49744005f3bf3c873cd">FaultHV</a>,</div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#abe578c346e904c76d1838e80ae145c2d">nHVFaultA</a> =&gt; <a class="code hl_variable" href="classMain.html#abe578c346e904c76d1838e80ae145c2d">nHVFaultA</a>,</div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a5069f3b58d330b7a950b9d98b981b50d">nHVFaultB</a> =&gt; <a class="code hl_variable" href="classMain.html#a5069f3b58d330b7a950b9d98b981b50d">nHVFaultB</a>,</div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a4d7fbdbbb5018144dd0485d89a07d3e8">nHVFaultC</a> =&gt; <a class="code hl_variable" href="classMain.html#a4d7fbdbbb5018144dd0485d89a07d3e8">nHVFaultC</a>,</div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a1a7f8e0faccb0ce95c403b191953ca5a">nHVFaultD</a> =&gt; <a class="code hl_variable" href="classMain.html#a1a7f8e0faccb0ce95c403b191953ca5a">nHVFaultD</a>,</div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a3f969dc38f61a0fc8028ec3f4a08e925">GlobalFaultInhibit</a> =&gt; <a class="code hl_variable" href="classMain.html#a3f969dc38f61a0fc8028ec3f4a08e925">GlobalFaultInhibit</a>,</div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a07822c70bdb4bbe35850384bc023bb0d">nFaultsClr</a> =&gt; <a class="code hl_variable" href="classMain.html#a07822c70bdb4bbe35850384bc023bb0d">nFaultsClr</a>,</div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#ac47d9bb199a870814f71dfa067a006d0">PowernEn</a> =&gt; <a class="code hl_variable" href="classMain.html#ac47d9bb199a870814f71dfa067a006d0">PowernEn</a>,</div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#af5f76fc60629de3c2aef4c1edc3a95b5">PowerCycd</a> =&gt; <a class="code hl_variable" href="classMain.html#af5f76fc60629de3c2aef4c1edc3a95b5">PowerCycd</a>,</div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#ad78fb98952865c5149eb0c6f7522872f">nPowerCycClr</a> =&gt; <a class="code hl_variable" href="classMain.html#ad78fb98952865c5149eb0c6f7522872f">nPowerCycClr</a>,</div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#ac775eacb487491937512e4bc615931f0">Uart0OE</a> =&gt; OE0,</div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a847bed423601af367273139b52973ffb">Uart1OE</a> =&gt; OE1,</div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#acde922d4da92686da009bbcc99051dd7">Uart2OE</a> =&gt; OE2,</div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#aed06b99aaa7590de067eb395f80235b4">Uart3OE</a> =&gt; OE3,</div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span><span class="comment">        --~ Ux1SelJmp =&gt; Ux1SelJmp,</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a240738545c0c20ee03440f007e684cb1">Ux1SelJmp</a> =&gt; <span class="keywordflow">open</span>,</div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span>                </div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span><span class="comment">        --FSM D/A&#39;s</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#aa6ccb502b0152dc4a720286b69d6af6b">DacASetpoint</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ae71dffef42d56be897a13f2e251b903a">DacASetpoint</a>,</div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#aeefa2832d443f7b877bc3794e6c5748d">DacBSetpoint</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a300555c589bd27a71d6fec081ccd458b">DacBSetpoint</a>,</div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#ae1396c8ad5a7d5e1edef912f88a24e03">DacCSetpoint</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a1b5ebcc5a0192209366c360fe927d025">DacCSetpoint</a>,</div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a978ad458f4fee2bcd5b4761ad72e05c9">DacDSetpoint</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#afe82a4101ab4449c7ad664e7f0005d92">DacDSetpoint</a>,</div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a8940da95f2cfe6c71cf6d21a89a904ab">WriteDacs</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a5f5f4af1909467dff3b29d11077127c2">WriteDacs</a>,</div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a3a3e36d693c9a3633a8c55ddbbd0ffb2">DacAReadback</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a7456837baeb26dd820561ef2576a6a58">DacAReadback</a>,</div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#ab8dbbe7e4f63a252dfebd12fdfd24b3b">DacBReadback</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ab3e73f8ed94e501fc1d4c8e40f7b9a88">DacBReadback</a>,</div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a9d9742290a9531e8af92d39a8636ebd7">DacCReadback</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a6cf88fbed3d4194ec72a8b8f18f808ac">DacCReadback</a>,</div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a901c7f7ae47d2b9d68efdcf9f4c19698">DacDReadback</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#af7a8fb3b197a87ea27af619ba0b71a6f">DacDReadback</a>,</div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span><span class="comment">        --~ DacAReadback =&gt; DacASetpoint,</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span><span class="comment">        --~ DacBReadback =&gt; DacBSetpoint,</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span><span class="comment">        --~ DacCReadback =&gt; DacCSetpoint--,</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a393fa8d4f4752c2089b442288723e1ba">DacTransferComplete</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#af9f028969ef43c5f1765aed219e29672">DacTransferComplete</a>,</div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span>        </div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span><span class="comment">        --FSM A/D&#39;s</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a45f335f47a6c366cca858908309a55f6">ReadAdcSample</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a2258199886e6ffc8c429acd72e798885">ReadAdcSample</a>,</div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#aaf3d7b2c9c4ac78383cda60b9b1e4695">AdcSampleToReadA</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a05f714faad3c73fd963b177afd02c29b">AdcSampleToReadA</a>,</div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a4b5df3841311f6d73ee24c2a12ed763b">AdcSampleToReadB</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a9771c64805ddcf1bd637a4b01ac19895">AdcSampleToReadB</a>,</div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#aef25d44f26ae1554c6f1f858e30309cd">AdcSampleToReadC</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a77e87bf57c36184a0ccc62691d559eb5">AdcSampleToReadC</a>,</div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#aec04e4a88995476ce7b54ef456840eec">AdcSampleToReadD</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ad5c5257c1f5c227dc4261e09a2a03c08">AdcSampleToReadD</a>,</div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#ab8387480d38adb1f3c498f428811ee83">AdcSampleNumAccums</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#aefc1886552b9991dbda7385faf19a7de">AdcSampleNumAccums</a>,</div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span>        </div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span><span class="comment">        --Monitor A/D</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#ae7d5ac41dd239678f919436517aa626b">MonitorAdcChannelReadIndex</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#af8c1baab4795fe9bc8ecc8fc8aa5dff1">MonitorAdcChannel</a>,</div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#ab8e958c03218f608f5658c174cd753d7">ReadMonitorAdcSample</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a44c1b498ffe5ee4db2524a89c5a61f21">MonitorAdcReadSample</a>,</div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span><span class="comment">        --~ MonitorAdcSampleToRead =&gt; ltc244xaccum_to_std_logic(MonitorAdcSample),</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#af4530c544ee5f14f0a8e31167959128f">MonitorAdcSampleToRead</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#afc61ec525ce246941cd38efb826c9bea">MonitorAdcSample</a>,</div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a8ccc427fb7129d7747e69c6eeb5af1c7">MonitorAdcReset</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ae00669deae647a19dc6c51d4b14e623d">MonitorAdcReset</a>,</div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a7517761c9eae3875d6a707d771f696a8">MonitorAdcSpiDataIn</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a0b9e1f3e91c751e1b0ca2c73d457ecc6">MonitorAdcSpiDataIn</a>,</div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#aaab75a3acde939090890d67c4845ff2f">MonitorAdcSpiDataOut0</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a1c8c569cc5ee67615a5e28f3ee03ba8f">MonitorAdcSpiDataOut0</a>,</div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#aad8e5ca5fe7d780c364ce8c320de065e">MonitorAdcSpiDataOut1</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a8c174b80fed280633102c8972786a11f">MonitorAdcSpiDataOut1</a>,</div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#aa067b60cbc45aa9a9f71f46b52d39c4d">MonitorAdcSpiXferStart</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ab34c342b82b713cf89cf919ce23c9a2e">MonitorAdcSpiXferStart</a>,</div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a95808a0c7d1758674a0bbca1ca016a64">MonitorAdcSpiXferDone</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#adb50c366f7024b61832d074a6683f4da">MonitorAdcSpiXferDone</a>,</div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#ae04a1ce21fd9b63682ad2763c4a8ffe3">MonitorAdcnDrdy0</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a56a3d8e922aadde518ec662c41bedb70">nDrdyMonitorAdc0_i</a>,</div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a4351334e55bab03f8309fb62112c3e73">MonitorAdcnDrdy1</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a5040b3cb639b97ee302adfbba2bc5e31">nDrdyMonitorAdc1_i</a>,</div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a96b3e3d84278fe1e8c6720576b5c27d9">MonitorAdcSpiFrameEnable</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a572dc186ea6b1bc1f1f40ad487d37795">MonitorAdcSpiFrameEnable</a>,           </div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span>        </div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span><span class="comment">        --RS-422</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#ac4761482047ffd5bf1595c9bd13186b4">Uart0FifoReset</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a581bbb883232404164b54fcd8392bff0">Uart0FifoReset</a>,</div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#ad5636655383ddf29ae780247dc7c64ee">ReadUart0</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a52fea4ed1dc7950a260254b048ed4418">ReadUart0</a>,</div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#ab2e038a58b8352f9ca532091a1e7db84">Uart0RxFifoFull</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ab366594018b076ed1a9bdb680a24dd0a">Uart0RxFifoFull</a>,</div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a0994840c63b06932f9cfda02ef46c92d">Uart0RxFifoEmpty</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ae18c0335de5659dcb7fbd6c941f8794f">Uart0RxFifoEmpty</a>,</div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#ae151fab000887e1c2be6a2a82826ced2">Uart0RxFifoData</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a54ca8813b99194b0446d864b47ae844f">Uart0RxFifoData</a>,</div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a8c1c02b7317136c77af8e06c04da0a0d">Uart0RxFifoCount</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ae278a7d3608a0e87746b151ad667806d">Uart0RxFifoCount</a>,</div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#afd8c1bc8caa42ba1157aea4569d7ef01">WriteUart0</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a677d33016bf52e475951c1c77a7ebb6b">WriteUart0</a>,</div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a066cdc58cb9cbcd8d9cddb3b3328721c">Uart0TxFifoFull</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a52fed9f58ac81fa5b132cecb8b75232b">Uart0TxFifoFull</a>,</div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a75bf3fcc77964c257c9df6060f09609b">Uart0TxFifoEmpty</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#aba98e523319a7b9fbc1d2f814e19daf2">Uart0TxFifoEmpty</a>,</div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a2fb6a363d6a23135f1bbbe09b1a96c60">Uart0TxFifoData</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#af04532d21919601096a8b7e8c2bb9021">Uart0TxFifoData</a>,</div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a83054b246cdfe48ba2c5d67e49c95f7a">Uart0TxFifoCount</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a099b30b6fa4bad5bbe839a434e5351eb">Uart0TxFifoCount</a>,</div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a8f16e21f1bc3a54dd817226f2b62aa0c">Uart0ClkDivider</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#adb71ad80d8374eb20b7f24fd298c5729">Uart0ClkDivider</a>,</div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span>        </div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a064b091e125b71053f36437a5f3dff2f">Uart1FifoReset</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a6cabd0ab0efb446f526815d40f56e9fb">Uart1FifoReset</a>,</div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a9badc126854e3ab0bad9a1d3f28602a8">ReadUart1</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a48f59cb48db408cf9d4b9dd3a46e6fae">ReadUart1</a>,</div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#ab5b3665b68f9f425b57d31abc0008d31">Uart1RxFifoFull</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ab49270e4f6e838002bdc1ac6656cafaa">Uart1RxFifoFull</a>,</div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#aff1a4abf539a8c0856072ea9cf176797">Uart1RxFifoEmpty</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a393772ea55197f11716b7daabea2538e">Uart1RxFifoEmpty</a>,</div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#af04a7db5c2922fa45e53248f5d2160f1">Uart1RxFifoData</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a4b6561aebcce5a80deff61f43713d6d7">Uart1RxFifoData</a>,</div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a4d98f359bb54064e6090d5fa75a2a790">Uart1RxFifoCount</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#add50188d3612acbb2594e6f2721b8a79">Uart1RxFifoCount</a>,</div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#aacc321a98f257808991c629b0955978a">WriteUart1</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a9139bb126ecbd5138419df0ad2a7deda">WriteUart1</a>,</div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a9f4c87cd6145d3274ced142f9131f7b0">Uart1TxFifoFull</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a75bc10a86631d3ffa80d6ee97e339452">Uart1TxFifoFull</a>,</div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#af9480b7eec574c255d2f96e248ae0b5f">Uart1TxFifoEmpty</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ad4203a0b3ca74d19489dca2975b1d2f7">Uart1TxFifoEmpty</a>,</div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#af24511540599419c0cd564e5708ab3ca">Uart1TxFifoData</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a6c68c8d59af8c87f706cd8d07221c625">Uart1TxFifoData</a>,</div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#ad086a0958fe72ace920f6769a7f7e061">Uart1TxFifoCount</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ab850bc60182593aa6ff3bda6e486a297">Uart1TxFifoCount</a>,</div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a4a61646866338737c4a2ac45b1c88cd9">Uart1ClkDivider</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a19d983e04fb7593bc4cebc6768488776">Uart1ClkDivider</a>,</div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span>        </div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a1812febccfcade8c26741e5b8177be0b">Uart2FifoReset</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#abce2f63c461fad2b690a594ef5920922">Uart2FifoReset</a>,</div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a147bab4b3f09a412c6c30fe31bf242ba">ReadUart2</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a37c62c9322b45ffa7ab4c696b9ce89d0">ReadUart2</a>,</div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a87fdb0818a7a21a8ffb5c6de07c9c99c">Uart2RxFifoFull</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a60dcea0283ddc927ea417227a444f718">Uart2RxFifoFull</a>,</div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#aff5ff849a213a9f38bc934a92f9364fb">Uart2RxFifoEmpty</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ab87efacb8cafad8b9925b11d7eb44d44">Uart2RxFifoEmpty</a>,</div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#aa461b3d2aaee28e50fc95d8e334ef1fe">Uart2RxFifoData</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a68d8fccf4206d9a0d45b0c86ba67a668">Uart2RxFifoData</a>,</div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#aa32cdd19f7e3e96f70a0c51ef19e35b9">Uart2RxFifoCount</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#af813b4e4bf7f72dd970e7c2cf15cc63e">Uart2RxFifoCount</a>,</div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a1634ca8254c60ee4cd645ff12e25af14">WriteUart2</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a009ecb093dc824c6d3d92a9a4827e58e">WriteUart2</a>,</div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a8b4b25e21ad958daf61aba4951c8e2c2">Uart2TxFifoFull</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ae67682e5b2c5bd3dfb8048bf0894678e">Uart2TxFifoFull</a>,</div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a875cab7af3168f1ecc36dbb45be1c460">Uart2TxFifoEmpty</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a80d01ccbdbaca47948be45c8763bcd13">Uart2TxFifoEmpty</a>,</div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a501a17ac950ad9fd767f553395f27957">Uart2TxFifoData</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a996de9bf23422ec6a2cc99b621566136">Uart2TxFifoData</a>,</div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#af7d8b31a97b78aa2a54fa4087120b605">Uart2TxFifoCount</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a021f5d87d2f46aec8578f82725035575">Uart2TxFifoCount</a>,</div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#af1cc8d7ddde8084a08ffb297e470594d">Uart2ClkDivider</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a0b5b8adfd6bf1b3f93dceb3048592d2c">Uart2ClkDivider</a>,</div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span>        </div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a981d49fd295e16b67fcc057c1f604a50">Uart3FifoReset</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a56d17a3b782306f8f9546d56ebdbd099">Uart3FifoReset</a>,</div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a806a87e0bdcc605ca0cc72c9ec919b2e">ReadUart3</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a64c5fe7002601c540a32f9d54df1f3b0">ReadUart3</a>,</div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a9b870e5d0ab1310f9a12c461f9b24f5a">Uart3RxFifoFull</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a7fca826503d16988accc46b7d62f5e39">Uart3RxFifoFull</a>,</div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a9f38310498de5d08c94f454e5f0750e3">Uart3RxFifoEmpty</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#aea29110e5c0532ebbab2e5b75c594cda">Uart3RxFifoEmpty</a>,</div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a77c74c8ba3f949d4d02710b7a16989bb">Uart3RxFifoData</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#aecfb24df23f97725b439f491ffa2d01f">Uart3RxFifoData</a>,</div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a8006cb1d5597e7e5140ab34a3ff56092">Uart3RxFifoCount</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a7b9d2d6789bdd7590359238a25652298">Uart3RxFifoCount</a>,</div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a9f0ba208a61bd7403e9a85e29c36dda9">WriteUart3</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#aace611faa1360c21e61a0ed5cab74f1b">WriteUart3</a>,</div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a2f5b7578bd7dadb06c7537891c79774d">Uart3TxFifoFull</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3bb8412c7b1743b27503a2e8b9b5da4b">Uart3TxFifoFull</a>,</div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#ad714d2fe9b9390e527e2a4da91e043d6">Uart3TxFifoEmpty</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a252c6b7d847f0eae28c7182f7b54c3df">Uart3TxFifoEmpty</a>,</div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#af573af7e42b703df758452d3227dce98">Uart3TxFifoData</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#af0f1ef4e8679255e62fc4252a80fa210">Uart3TxFifoData</a>,</div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a21b5b8883aa815f43d225c437a65129a">Uart3TxFifoCount</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#acea40362fad8abdc73a248892012172a">Uart3TxFifoCount</a>,</div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a9b8586156365e4ec33628f1a44104013">Uart3ClkDivider</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#aabce1735a2b47e228a3708abbab85b5e">Uart3ClkDivider</a>,</div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span>                </div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span><span class="comment">        --Timing</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a14d7cb57f3f892ad1fde5adfbec0407e">IdealTicksPerSecond</a> =&gt; <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span>to_unsigned<span class="vhdlchar">(</span><a class="code hl_variable" href="classMain_1_1architecture__Main.html#aa2c30a528b55e3d6f1f98122d3f3db54">BoardMasterClockFreq</a>, <span class="vhdllogic">32</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>,</div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a69f23dc361ac965c52c179ffa34ca3c8">ActualTicksLastSecond</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a0b44297c424a34711ca43f863578fa3e">PPSCount</a>,</div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#aa4e96a47e2b8089d0a07d87c8fd0e857">PPSCountReset</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a287259d3769ea50ed8b3db1b9893492f">PPSCountReset</a>,</div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a7069bb25fdbac347520a62ee3d84a943">PPSDetected</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ae17ca8d01f619817f59ad63492f9db02">PPSDetected</a>,</div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#afa4f40669fdbdbfc996d7026e10f2cf6">ClockTicksThisSecond</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a84cae0ba2067bdc1ec3b6318e7c3cf40">PPSCounter</a>,</div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#ade3b93bf2702dae9ef4eee18afc737ef">ClkDacWrite</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a09f87fcfa082538be891a5c9c760a3d3">ClkDacWrite</a>,</div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a37baf128332b0f91cefe7a29af2185b7">WriteClkDac</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a189461809da31b305f00469b04bd27c3">WriteClkDac</a>,</div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span>        <a class="code hl_variable" href="classRegisterSpacePorts.html#a6c09fb4646e5e906f152b014a95c0e66">ClkDacReadback</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ac7f9185608c4e9acf2515a1645ba49c4">ClkDacReadback</a><span class="comment">--,</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a8c65edd09f650cf692dff43c02c1419e"> 1430</a></span>    <span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span>    </div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span><span class="comment">    ------------------------------------------ FSM D/A&#39;s ---------------------------------------------------</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span>    </div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span><span class="comment">        --~ IBufFSMDacMisoA : IBufP1Ports port map(clk =&gt; MasterClk, I =&gt; MosiDacA, O =&gt; MisoDacA_i); --No actual Miso on MAX5719, so we&#39;re looping back the Mosi signal to see if the bit is stuck on the pcb...</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span><span class="comment">        --~ IBufFSMDacMisoB : IBufP1Ports port map(clk =&gt; MasterClk, I =&gt; MosiDacB, O =&gt; MisoDacB_i); --No actual Miso on MAX5719, so we&#39;re looping back the Mosi signal to see if the bit is stuck on the pcb...</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span><span class="comment">        --~ IBufFSMDacMisoC : IBufP1Ports port map(clk =&gt; MasterClk, I =&gt; MosiDacC, O =&gt; MisoDacC_i); --No actual Miso on MAX5719, so we&#39;re looping back the Mosi signal to see if the bit is stuck on the pcb...</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><span class="comment">        --~ IBufFSMDacMisoD : IBufP1Ports port map(clk =&gt; MasterClk, I =&gt; MosiDacD, O =&gt; MisoDacD_i); --No actual Miso on MAX5719, so we&#39;re looping back the Mosi signal to see if the bit is stuck on the pcb...</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span>        </div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span><span class="comment">    --MAX5719 is left-shifted, MSB-first</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span>    FSMDacs_i : <a class="code hl_class" href="classSpiDacQuadPorts.html">SpiDacQuadPorts</a></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span>    <span class="keywordflow">generic</span> <span class="keywordflow">map</span> </div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span>    (</div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span>        <a class="code hl_variable" href="classSpiDacQuadPorts.html#a883f3c3d337d4957b7516a6ccc1dcda2">MASTER_CLOCK_FREQHZ</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#aa2c30a528b55e3d6f1f98122d3f3db54">BoardMasterClockFreq</a><span class="comment">--,</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span>    <span class="vhdlchar">)</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span>    <span class="keywordflow">port</span> <span class="keywordflow">map</span> </div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span>    (</div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span>        <a class="code hl_variable" href="classSpiDacQuadPorts.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a>,</div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span>        <a class="code hl_variable" href="classSpiDacQuadPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a62c1f7f9f671ab242e662186b42f2694">MasterReset</a>,</div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span>        <a class="code hl_variable" href="classSpiDacQuadPorts.html#aacec3188d4ef48d129570ed9e9ee5c9d">nCsA</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a1f13eb0a34ff678edb508ea4656b4190">nCsDacA_i</a>,</div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span>        <a class="code hl_variable" href="classSpiDacQuadPorts.html#ab6e08f5e1578e236ca2a84a29eaa8190">nCsB</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a18ab5a5e77b6148de1a0d8bf8983399f">nCsDacB_i</a>,</div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span>        <a class="code hl_variable" href="classSpiDacQuadPorts.html#a1b83d907f5b56002ee143294f9a12fbb">nCsC</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a909179585584afdfcecb7eab10a41b35">nCsDacC_i</a>,</div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span>        <a class="code hl_variable" href="classSpiDacQuadPorts.html#ab4befa5fd42cda375494971fc42a29a4">nCsD</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a60c98d9b86e2d58c822a418e25ab4fee">nCsDacD_i</a>,</div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span>        <a class="code hl_variable" href="classSpiDacQuadPorts.html#a2c4c12ecf6eb4315f8c3e5ec0d20b4f5">Sck</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a5760b71b439114772e15320a276e576c">SckDacs_i</a>,</div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span>        <a class="code hl_variable" href="classSpiDacQuadPorts.html#a4ce7af1830e5c42d8c14f6f64d09b73a">MosiA</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a2c3fabbd5d38a932668550ef0c431ce5">MosiDacA_i</a>,</div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span>        <a class="code hl_variable" href="classSpiDacQuadPorts.html#a0cb0d82b93a514529e8fe015095c10f3">MosiB</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ac880723be0541998d442ef4389878780">MosiDacB_i</a>,</div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span>        <a class="code hl_variable" href="classSpiDacQuadPorts.html#a0dab64414058cfb072958100082d0452">MosiC</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a9bdf5bafa8b308e02e6ba0b0ffa9de74">MosiDacC_i</a>,</div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span>        <a class="code hl_variable" href="classSpiDacQuadPorts.html#afd3d2c079e068845c180f3e48ffefc41">MosiD</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#adf0cb14f12ad7738ea2e9d426018bb7d">MosiDacD_i</a>,</div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span>        <a class="code hl_variable" href="classSpiDacQuadPorts.html#abf137664dd4ef8c0013c908a876f9624">MisoA</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a2c3fabbd5d38a932668550ef0c431ce5">MosiDacA_i</a>,<span class="comment"> --these should really loop back at the board level not the signal level, but we got two d/a&#39;s to juggle...</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span>        <a class="code hl_variable" href="classSpiDacQuadPorts.html#a930d1f4a2e747a0acab590ffffccb4b8">MisoB</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ac880723be0541998d442ef4389878780">MosiDacB_i</a>,</div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span>        <a class="code hl_variable" href="classSpiDacQuadPorts.html#aa4d9db30b119d1d1a125a4071ebba597">MisoC</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a9bdf5bafa8b308e02e6ba0b0ffa9de74">MosiDacC_i</a>,</div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span>        <a class="code hl_variable" href="classSpiDacQuadPorts.html#a27b0511dcae0257abb4eb7bf8ff3e693">MisoD</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#adf0cb14f12ad7738ea2e9d426018bb7d">MosiDacD_i</a>,</div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span>        <a class="code hl_variable" href="classSpiDacQuadPorts.html#ac2fdaa673ee5e47ec8276514bd821f55">WriteDac</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a5f5f4af1909467dff3b29d11077127c2">WriteDacs</a>,</div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span>        <a class="code hl_variable" href="classSpiDacQuadPorts.html#a671d698582e592b903bcb9896c9b1e8e">DacWriteOutA</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ae71dffef42d56be897a13f2e251b903a">DacASetpoint</a>,</div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span>        <a class="code hl_variable" href="classSpiDacQuadPorts.html#ae53cfb4296fc090f28fd63ab877c1ce5">DacWriteOutB</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a300555c589bd27a71d6fec081ccd458b">DacBSetpoint</a>,</div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span>        <a class="code hl_variable" href="classSpiDacQuadPorts.html#a325141c15145476bc753720a696790fc">DacWriteOutC</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a1b5ebcc5a0192209366c360fe927d025">DacCSetpoint</a>,</div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span>        <a class="code hl_variable" href="classSpiDacQuadPorts.html#a14488c935f1d2b918d0eb97ee3e45757">DacWriteOutD</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#afe82a4101ab4449c7ad664e7f0005d92">DacDSetpoint</a>,</div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span>        <a class="code hl_variable" href="classSpiDacQuadPorts.html#a0c328e6aa0616801792f7ec01d615980">DacReadbackA</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a7456837baeb26dd820561ef2576a6a58">DacAReadback</a>,</div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span>        <a class="code hl_variable" href="classSpiDacQuadPorts.html#a0e8da4a095c52d8565e808407d86aa17">DacReadbackB</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ab3e73f8ed94e501fc1d4c8e40f7b9a88">DacBReadback</a>,</div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span>        <a class="code hl_variable" href="classSpiDacQuadPorts.html#a3352fe92beff9aecead79c995d739c22">DacReadbackC</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a6cf88fbed3d4194ec72a8b8f18f808ac">DacCReadback</a>,</div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span>        <a class="code hl_variable" href="classSpiDacQuadPorts.html#a29d65a40a352b1bbe24cd14bf35ffd6d">DacReadbackD</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#af7a8fb3b197a87ea27af619ba0b71a6f">DacDReadback</a>,</div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span>        <a class="code hl_variable" href="classSpiDacQuadPorts.html#a6b364d7e206e6a77c8d6130333f1664d">TransferComplete</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#af9f028969ef43c5f1765aed219e29672">DacTransferComplete</a></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a095878ccc5215f11511b2991ca7a4c30"> 1472</a></span>    <span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span> </div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span><span class="comment">    --~ UserJmpJstnCse &lt;= nCsDacA_i;</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span><span class="comment">    --~ TP3 &lt;= SckDacs_i;</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span><span class="comment">    --~ TP1 &lt;= MosiDacA_i;</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span><span class="comment">    --~ TP1 &lt;= nLDacs_i;    </span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span> </div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span><span class="comment">    --not(nCs) prolly works, but this is more technically correct:</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span>    nLDacsOneShot : <a class="code hl_class" href="classOneShotPorts.html">OneShotPorts</a></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span>    <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span>        <a class="code hl_variable" href="classOneShotPorts.html#ac713e7f8356dce1de08a5ca9e7251f22">CLOCK_FREQHZ</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#aa2c30a528b55e3d6f1f98122d3f3db54">BoardMasterClockFreq</a>,</div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span><span class="comment">        --~ DELAY_SECONDS =&gt; 0.000000025, --25ns</span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span>        <a class="code hl_variable" href="classOneShotPorts.html#afb2df3abec692a2b3e83d5d1cf74b7e6">DELAY_SECONDS</a> =&gt; <span class="vhdllogic">0.00000005</span>,<span class="comment"> --50ns (MAX5719 specifies 20ns min)</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span>        <a class="code hl_variable" href="classOneShotPorts.html#a6a11fa47a1ec73785d03fb0100709205">SHOT_RST_STATE</a> =&gt; &#39;1&#39;,</div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span>        <a class="code hl_variable" href="classOneShotPorts.html#a31d22b1a37cce56337cb74b0ba227d43">SHOT_PRETRIGGER_STATE</a> =&gt; &#39;1&#39; <span class="comment">--This is gonna hold nLDac low until the next SPI cycle, which doesn&#39;t look like the pic in the datasheet, but it doesn&#39;t say we can&#39;t, since the falling edge is what matters...ideally we&#39;d toggle it back on the Rising edge of WriteDac at the very beginning, but we can sort the brass tacks later...</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span>    <span class="vhdlchar">)</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span>    <span class="keywordflow">port</span> <span class="keywordflow">map</span> (  </div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span>        <a class="code hl_variable" href="classOneShotPorts.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a>,</div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span>        <a class="code hl_variable" href="classOneShotPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> =&gt; <span class="keywordflow">not</span><span class="vhdlchar">(</span><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a1f13eb0a34ff678edb508ea4656b4190">nCsDacA_i</a><span class="vhdlchar">)</span>,</div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span>        <a class="code hl_variable" href="classOneShotPorts.html#a9bbb41e72aaac192b35b40aae673643c">shot</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a421e5da9974c48e59e3a21051ad0623b">nLDacs_i</a></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a4716d2cd7524940bfdb8aa44d944fcec"> 1492</a></span>    <span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span> </div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span><span class="comment">    --D/A Muxing:</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span>    </div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#ae9a5bd3344aa002c04f1c35768c37023">MosiTiDacA</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a2c3fabbd5d38a932668550ef0c431ce5">MosiDacA_i</a></span> <span class="keywordflow">when</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#aaa23dbe608f33477242f8e8d79987d4f">DacSelectMaxti</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">else</span> <span class="vhdlchar">&#39;</span><span class="vhdlchar">Z</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#ae4684fdd36a6b6bab7a1c544e06710e4">MosiTiDacB</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#ac880723be0541998d442ef4389878780">MosiDacB_i</a></span> <span class="keywordflow">when</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#aaa23dbe608f33477242f8e8d79987d4f">DacSelectMaxti</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">else</span> <span class="vhdlchar">&#39;</span><span class="vhdlchar">Z</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a63d6812bfd2f19b98687a9a4ecb9d119">MosiTiDacC</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a9bdf5bafa8b308e02e6ba0b0ffa9de74">MosiDacC_i</a></span> <span class="keywordflow">when</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#aaa23dbe608f33477242f8e8d79987d4f">DacSelectMaxti</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">else</span> <span class="vhdlchar">&#39;</span><span class="vhdlchar">Z</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#aeef47a7a6d557d7403b081cf76b7503e">MosiTiDacD</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#adf0cb14f12ad7738ea2e9d426018bb7d">MosiDacD_i</a></span> <span class="keywordflow">when</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#aaa23dbe608f33477242f8e8d79987d4f">DacSelectMaxti</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">else</span> <span class="vhdlchar">&#39;</span><span class="vhdlchar">Z</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#aaef2f434a250e38c245a78da8a3f57cd">SckTiDacs</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a5760b71b439114772e15320a276e576c">SckDacs_i</a></span> <span class="keywordflow">when</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#aaa23dbe608f33477242f8e8d79987d4f">DacSelectMaxti</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">else</span> <span class="vhdlchar">&#39;</span><span class="vhdlchar">Z</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#ad3aed1a159d8a30389531a942f946ee9">nCsTiDacs</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a1f13eb0a34ff678edb508ea4656b4190">nCsDacA_i</a></span> <span class="keywordflow">when</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#aaa23dbe608f33477242f8e8d79987d4f">DacSelectMaxti</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">else</span> <span class="vhdlchar">&#39;</span><span class="vhdlchar">Z</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#aa9039e220a1a1de6d8d11d9e1e403994">PowerEnTi</a></span> <span class="vhdlchar">&lt;=</span> <span class="keywordflow">not</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#aaa23dbe608f33477242f8e8d79987d4f">DacSelectMaxti</a></span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span>    </div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a88de32372f2f2efa38ae4ac4c381194e">MosiMaxDacA</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a2c3fabbd5d38a932668550ef0c431ce5">MosiDacA_i</a></span> <span class="keywordflow">when</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#aaa23dbe608f33477242f8e8d79987d4f">DacSelectMaxti</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">else</span> <span class="vhdlchar">&#39;</span><span class="vhdlchar">Z</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a409e2c1d08efb283a559815f9f73595d">MosiMaxDacB</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#ac880723be0541998d442ef4389878780">MosiDacB_i</a></span> <span class="keywordflow">when</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#aaa23dbe608f33477242f8e8d79987d4f">DacSelectMaxti</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">else</span> <span class="vhdlchar">&#39;</span><span class="vhdlchar">Z</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a457627d4685b13868d8c73dff4edc0fa">MosiMaxDacC</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a9bdf5bafa8b308e02e6ba0b0ffa9de74">MosiDacC_i</a></span> <span class="keywordflow">when</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#aaa23dbe608f33477242f8e8d79987d4f">DacSelectMaxti</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">else</span> <span class="vhdlchar">&#39;</span><span class="vhdlchar">Z</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a1c0a577e6fb4489d029666403ee6dcd9">MosiMaxDacD</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#adf0cb14f12ad7738ea2e9d426018bb7d">MosiDacD_i</a></span> <span class="keywordflow">when</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#aaa23dbe608f33477242f8e8d79987d4f">DacSelectMaxti</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">else</span> <span class="vhdlchar">&#39;</span><span class="vhdlchar">Z</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#ae0063000f3cb02fc60c65a8c46c6afe8">SckMaxDacs</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a5760b71b439114772e15320a276e576c">SckDacs_i</a></span> <span class="keywordflow">when</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#aaa23dbe608f33477242f8e8d79987d4f">DacSelectMaxti</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">else</span> <span class="vhdlchar">&#39;</span><span class="vhdlchar">Z</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#ac943706ddeca1ba75cbc2cbb8b4a7e4a">nCsMaxDacs</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a1f13eb0a34ff678edb508ea4656b4190">nCsDacA_i</a></span> <span class="keywordflow">when</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#aaa23dbe608f33477242f8e8d79987d4f">DacSelectMaxti</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">else</span> <span class="vhdlchar">&#39;</span><span class="vhdlchar">Z</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#af456a27bdffffeca9d3b9ab34432694c">nLoadMaxDacs</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a421e5da9974c48e59e3a21051ad0623b">nLDacs_i</a></span> <span class="keywordflow">when</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#aaa23dbe608f33477242f8e8d79987d4f">DacSelectMaxti</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">else</span> <span class="vhdlchar">&#39;</span><span class="vhdlchar">Z</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a0bec9d4bec2fb26a5ff71490f982c6af">PowerEnMax</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#aaa23dbe608f33477242f8e8d79987d4f">DacSelectMaxti</a></span>;</div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span>    </div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span><span class="comment">    --~ TP1_i &lt;= nCsDacA_i;</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span><span class="comment">    --~ TP2_i &lt;= nLDacs_i;</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span><span class="comment">    --~ TP2_i &lt;= MosiDacA_i;</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span><span class="comment">    --~ TP2_i &lt;= RamBusWE;</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span><span class="comment">    --~ TP3_i &lt;= SckDacs_i;</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span><span class="comment">    --~ TP3_i &lt;= WriteDacs;</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span><span class="comment">    --~ TP4_i &lt;= MisoDacA_i;</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span><span class="comment">    --~ TP4_i &lt;= WriteAck;</span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span><span class="comment">    --~ TP4_i &lt;= RamBusData_in(0);</span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span>    </div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span><span class="comment">    ----------------------------- A/D&#39;s ----------------------------------</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span>    </div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a532dc2aab2903b4b9bf877529b627953"> 1525</a></span>        IBufSarAdcnDrdyA : <a class="code hl_class" href="classIBufP2Ports.html">IBufP2Ports</a> <span class="keywordflow">port</span> <span class="keywordflow">map</span>(<a class="code hl_variable" href="classIBufP2Ports.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a>, <a class="code hl_variable" href="classIBufP2Ports.html#a3f039dc652aa87dcfd27466632b46f9e">I</a> =&gt; <a class="code hl_variable" href="classMain.html#a97605ef018e7872dc987281db5bc10a6">nDrdyAdcA</a>, <a class="code hl_variable" href="classIBufP2Ports.html#ab89355c345ee51203fa0ebedb3789df7">O</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#aa52d9100ecf0c69d150ef67e512cac6c">nDrdyAdcA_i</a><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a23037f6f1e93de4e433a27b57e417e1e"> 1526</a></span>        IBufSarAdcnDrdyB : <a class="code hl_class" href="classIBufP2Ports.html">IBufP2Ports</a> <span class="keywordflow">port</span> <span class="keywordflow">map</span>(<a class="code hl_variable" href="classIBufP2Ports.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a>, <a class="code hl_variable" href="classIBufP2Ports.html#a3f039dc652aa87dcfd27466632b46f9e">I</a> =&gt; <a class="code hl_variable" href="classMain.html#a7b479c364316b132a258327955fd5674">nDrdyAdcB</a>, <a class="code hl_variable" href="classIBufP2Ports.html#ab89355c345ee51203fa0ebedb3789df7">O</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ae4e60d362083b6963c5b771082ae0700">nDrdyAdcB_i</a><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#aaba2ba1e17fa6f60c6e61dae96fdd950"> 1527</a></span>        IBufSarAdcnDrdyC : <a class="code hl_class" href="classIBufP2Ports.html">IBufP2Ports</a> <span class="keywordflow">port</span> <span class="keywordflow">map</span>(<a class="code hl_variable" href="classIBufP2Ports.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a>, <a class="code hl_variable" href="classIBufP2Ports.html#a3f039dc652aa87dcfd27466632b46f9e">I</a> =&gt; <a class="code hl_variable" href="classMain.html#acdbc45f69f8e2e7ad05b473b55f16728">nDrdyAdcC</a>, <a class="code hl_variable" href="classIBufP2Ports.html#ab89355c345ee51203fa0ebedb3789df7">O</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#aee74a77f6d082736cec830ec2eb60274">nDrdyAdcC_i</a><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a5be19a3d9f84b0e658cb32f9fc87e337"> 1528</a></span>        IBufSarAdcnDrdyD : <a class="code hl_class" href="classIBufP2Ports.html">IBufP2Ports</a> <span class="keywordflow">port</span> <span class="keywordflow">map</span>(<a class="code hl_variable" href="classIBufP2Ports.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a>, <a class="code hl_variable" href="classIBufP2Ports.html#a3f039dc652aa87dcfd27466632b46f9e">I</a> =&gt; <a class="code hl_variable" href="classMain.html#ab49acf904c7ae41a64eee4c709e03a4a">nDrdyAdcD</a>, <a class="code hl_variable" href="classIBufP2Ports.html#ab89355c345ee51203fa0ebedb3789df7">O</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#afd6ae47164202db7ed9812414f68a206">nDrdyAdcD_i</a><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span> </div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#aa90ba55a6bce0383b8c55757db7db2cc"> 1530</a></span>        IBufSarAdcMisoA : <a class="code hl_class" href="classIBufP2Ports.html">IBufP2Ports</a> <span class="keywordflow">port</span> <span class="keywordflow">map</span>(<a class="code hl_variable" href="classIBufP2Ports.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a>, <a class="code hl_variable" href="classIBufP2Ports.html#a3f039dc652aa87dcfd27466632b46f9e">I</a> =&gt; <a class="code hl_variable" href="classMain.html#ab6986e9c1a339c543c13e4d9ce4a398b">MisoAdcA</a>, <a class="code hl_variable" href="classIBufP2Ports.html#ab89355c345ee51203fa0ebedb3789df7">O</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a652e630d26b6f7944d1135f75a16921e">MisoAdcA_i</a><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ad03a0b69784e672cd90324060f7ff028"> 1531</a></span>        IBufSarAdcMisoB : <a class="code hl_class" href="classIBufP2Ports.html">IBufP2Ports</a> <span class="keywordflow">port</span> <span class="keywordflow">map</span>(<a class="code hl_variable" href="classIBufP2Ports.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a>, <a class="code hl_variable" href="classIBufP2Ports.html#a3f039dc652aa87dcfd27466632b46f9e">I</a> =&gt; <a class="code hl_variable" href="classMain.html#ab48421feabbe016f049a5d80757134b8">MisoAdcB</a>, <a class="code hl_variable" href="classIBufP2Ports.html#ab89355c345ee51203fa0ebedb3789df7">O</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a2e304d08f1935b06b847a531e4433af1">MisoAdcB_i</a><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#aa36a99ec01e171465b7125fa648a5284"> 1532</a></span>        IBufSarAdcMisoC : <a class="code hl_class" href="classIBufP2Ports.html">IBufP2Ports</a> <span class="keywordflow">port</span> <span class="keywordflow">map</span>(<a class="code hl_variable" href="classIBufP2Ports.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a>, <a class="code hl_variable" href="classIBufP2Ports.html#a3f039dc652aa87dcfd27466632b46f9e">I</a> =&gt; <a class="code hl_variable" href="classMain.html#a798cbbbe17578e8c52f6d6b4bfb4774d">MisoAdcC</a>, <a class="code hl_variable" href="classIBufP2Ports.html#ab89355c345ee51203fa0ebedb3789df7">O</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a27971e741921aacd11e67e4cd980409d">MisoAdcC_i</a><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a2e7eee2c2f7704cd214dea62b4276933"> 1533</a></span>        IBufSarAdcMisoD : <a class="code hl_class" href="classIBufP2Ports.html">IBufP2Ports</a> <span class="keywordflow">port</span> <span class="keywordflow">map</span>(<a class="code hl_variable" href="classIBufP2Ports.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a>, <a class="code hl_variable" href="classIBufP2Ports.html#a3f039dc652aa87dcfd27466632b46f9e">I</a> =&gt; <a class="code hl_variable" href="classMain.html#ad1395fb418a9441542d0ce1e663e9aa9">MisoAdcD</a>, <a class="code hl_variable" href="classIBufP2Ports.html#ab89355c345ee51203fa0ebedb3789df7">O</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3113cd86621386e1e4406ce4a02ecbab">MisoAdcD_i</a><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span>    </div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span>    <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a8efbba2ae2cb4795366c2b28bbf9fba4">ltc2378</a> : <a class="code hl_class" href="classLtc2378AccumQuadPorts.html">Ltc2378AccumQuadPorts</a></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span>    <span class="keywordflow">port</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span>    (</div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span>        <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a>,</div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span>        <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a62c1f7f9f671ab242e662186b42f2694">MasterReset</a>,</div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span>        <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a6702369a2605f8928b98381d6ca651f4">Trigger</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a08752966acd8d4149c8923d8b85d7a8b">TrigAdcs_i</a>,</div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span>        <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a8664f917fd0b63aac70a9f432d521b6f">nDrdyA</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#aa52d9100ecf0c69d150ef67e512cac6c">nDrdyAdcA_i</a>,</div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span>        <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#ae4996365c828a8faf87d20119b1521b0">nDrdyB</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ae4e60d362083b6963c5b771082ae0700">nDrdyAdcB_i</a>,</div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span>        <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a12122ca018733d9217a0def9e6595f02">nDrdyC</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#aee74a77f6d082736cec830ec2eb60274">nDrdyAdcC_i</a>,</div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span>        <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#adec5a9b4ac55e5b76f173dec24abc7bb">nDrdyD</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#afd6ae47164202db7ed9812414f68a206">nDrdyAdcD_i</a>,</div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span>        <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a2c4c12ecf6eb4315f8c3e5ec0d20b4f5">Sck</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a759d386730cd000408e736528ed1c32f">SckAdcs_i</a>,</div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span>        <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#abf137664dd4ef8c0013c908a876f9624">MisoA</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a652e630d26b6f7944d1135f75a16921e">MisoAdcA_i</a>,</div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span>        <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a930d1f4a2e747a0acab590ffffccb4b8">MisoB</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a2e304d08f1935b06b847a531e4433af1">MisoAdcB_i</a>,</div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span>        <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#aa4d9db30b119d1d1a125a4071ebba597">MisoC</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a27971e741921aacd11e67e4cd980409d">MisoAdcC_i</a>,</div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span>        <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a27b0511dcae0257abb4eb7bf8ff3e693">MisoD</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3113cd86621386e1e4406ce4a02ecbab">MisoAdcD_i</a>,</div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span>        <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#aacec3188d4ef48d129570ed9e9ee5c9d">nCsA</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a988df310ad714b8d633a4c31b638b133">nCsAdcA_i</a>,</div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span>        <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#ab6e08f5e1578e236ca2a84a29eaa8190">nCsB</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ac6b82732ae7bf1242bcae7029e3bdef5">nCsAdcB_i</a>,</div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span>        <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a1b83d907f5b56002ee143294f9a12fbb">nCsC</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a159a0b221dba75f3c84ce3114d0c7839">nCsAdcC_i</a>,</div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span>        <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#ab4befa5fd42cda375494971fc42a29a4">nCsD</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a73429561ba04e705e5046d7015045cab">nCsAdcD_i</a>,</div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span>        <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a455ea288aef07919b3c9b4ea8fb7c212">OverRangeA</a> =&gt; <span class="keywordflow">open</span>,</div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span>        <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#ac88e3812006822f96c48e579a2ce9e99">OverRangeB</a> =&gt; <span class="keywordflow">open</span>,</div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span>        <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a4def99ac0b2f874114785b96671b92d8">OverRangeC</a> =&gt; <span class="keywordflow">open</span>,</div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span>        <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#af745940724c892d61c92a93d9f04381a">OverRangeD</a> =&gt; <span class="keywordflow">open</span>,</div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span>        <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#aeb4bde87de67fcfade7d502e53b6cfbb">AdcPowerDown</a> =&gt; &#39;0&#39;,</div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span><span class="comment">        --~ AdcClkDivider =&gt; x&quot;002F&quot;, --1MHz</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span><span class="comment">        --~ AdcClkDivider =&gt; x&quot;05DC&quot;, --32kHz</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span>        <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a2901f0665163844288bcf578c2549150">AdcClkDivider</a> =&gt; x&quot;0FFF&quot;,<span class="comment"> --32kHz</span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span><span class="comment">        --~ SamplesToAverage =&gt; x&quot;03FF&quot;,        </span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span>        <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a1fee88b1fefc2c08153289284c3e8654">SamplesToAverage</a> =&gt; x&quot;0001&quot;,        </div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span>        <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a78114f1bfe93841b362cba035b2f3b77">ChopperEnable</a> =&gt; &#39;0&#39;,</div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span>        <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#af2c4aae0794acf961d160e7add6806f8">ChopperMuxPos</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#af24144707c16d24996848eac89d78226">ChopperMuxPos_i</a>,</div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span>        <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a039248d1a510208fdd2aa41ff87c0727">ChopperMuxNeg</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3b40936433b54fc3d0d0c0e2f3142efe">ChopperMuxNeg_i</a>,</div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span>        <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a3f2435b155c7eeb88b4c29ef92da567d">ReadAdcSample</a>  =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a2258199886e6ffc8c429acd72e798885">ReadAdcSample</a>,</div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span>        <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a837c3a62b1e79c196b1a3f37d8c6d041">AdcSampleToReadA</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a05f714faad3c73fd963b177afd02c29b">AdcSampleToReadA</a>,</div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span>        <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a2ac1b37b76485ae5063353556e5ff591">AdcSampleToReadB</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a9771c64805ddcf1bd637a4b01ac19895">AdcSampleToReadB</a>,</div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span>        <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#ac428dd94627ed95979a57bd902e5fdd7">AdcSampleToReadC</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a77e87bf57c36184a0ccc62691d559eb5">AdcSampleToReadC</a>,</div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span>        <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a2e1165ddf33ab7f111cbf34000adce37">AdcSampleToReadD</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ad5c5257c1f5c227dc4261e09a2a03c08">AdcSampleToReadD</a>,</div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span>        <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a011b6c940335f47c6da23e5a2b77dc72">AdcSampleNumAccums</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#aefc1886552b9991dbda7385faf19a7de">AdcSampleNumAccums</a>,</div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span><span class="comment">        --~ TP1 =&gt; TP1_i,</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span><span class="comment">        --~ TP2 =&gt; TP2_i,</span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span><span class="comment">        --~ TP3 =&gt; TP3_i,</span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span><span class="comment">        --~ TP4 =&gt; TP4_i--,     </span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span>        <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a17ebf3ec66c722ddd90e782da887cc68">TP1</a> =&gt; <span class="keywordflow">open</span>,</div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span>        <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#af62c2f691ddb862ef5b4e92d18006e30">TP2</a> =&gt; <span class="keywordflow">open</span>,</div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span>        <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#a693bb629417f0cc210ae4dc82912f4f1">TP3</a> =&gt; <span class="keywordflow">open</span>,</div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span>        <a class="code hl_variable" href="classLtc2378AccumQuadPorts.html#ae8df744efc7f25f447aa65d1e936084e">TP4</a> =&gt; <span class="keywordflow">open</span><span class="comment">--,      </span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a8efbba2ae2cb4795366c2b28bbf9fba4"> 1581</a></span>    <span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span> </div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span><span class="comment">    --Map the other A/D signals to the actual pins:</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span>    </div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span><span class="comment">    --~ ChopperMuxPos_i</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span><span class="comment">    --~ ChopperMuxNeg_i</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a5e140efec6f1ca8850c51656575c0a10">ChopRef</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a8c1a206497898b1ccbfd3881a022b793">ChopAdcs</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span>    </div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#afc18af3b0e66c98ca996874e4b62b852">TrigAdcs</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a08752966acd8d4149c8923d8b85d7a8b">TrigAdcs_i</a></span>;</div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span><span class="comment">    --~ nCsAdcA &lt;= nCsAdcA_i;</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span><span class="comment">    --~ nCsAdcB &lt;= nCsAdcB_i;</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span><span class="comment">    --~ nCsAdcC &lt;= nCsAdcC_i;</span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span><span class="comment">    --~ nCsAdcD &lt;= nCsAdcD_i;</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a1cbc46feb4d06af70834df96f1873a38">nCsAdcs</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a988df310ad714b8d633a4c31b638b133">nCsAdcA_i</a></span>;</div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#acfe48dcd004a6bdc4f3c230994965483">SckAdcs</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a759d386730cd000408e736528ed1c32f">SckAdcs_i</a></span>;</div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span>        </div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span><span class="comment">    --To test between fpga &amp; A/D:</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span><span class="comment">    --~ TP1_i &lt;= TrigAdcs_i;</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span><span class="comment">    --~ TP2_i &lt;= nDrdyAdcA_i;</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span><span class="comment">    --~ TP3_i &lt;= nCsAdcA_i;</span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span><span class="comment">    --~ TP4_i &lt;= SckAdcs_i;</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span><span class="comment">    --~ TP8_i &lt;= SarAdcMiso_i;  </span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><span class="comment">    --~ TP5_i &lt;= MisoAdcA_i;</span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span><span class="comment">    --~ TP6_i &lt;= MisoAdcB_i;</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span><span class="comment">    --~ TP7_i &lt;= MisoAdcC_i;</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span><span class="comment">    --~ TP8_i &lt;= ReadAdcSample;</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span>    </div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span><span class="comment">    --To test between fpga &amp; uC:</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span><span class="comment">    --~ TP8_i &lt;= SarReadAdcSample;</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span><span class="comment">    --~ TP4_i &lt;= SarAdcSampleReadAck;</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span><span class="comment">    --~ TP5_i &lt;= SarFifoAdcSample(0);</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span>    </div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span><span class="comment">    ----------------------------------------------------------------Monitor A/D--------------------------------------------------------------------</span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span>            </div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a43600b76ce4aadb218e45de20e9ba0cc"> 1616</a></span>    IBufnDrdyAdc0 : <a class="code hl_class" href="classIBufP3Ports.html">IBufP3Ports</a> <span class="keywordflow">port</span> <span class="keywordflow">map</span>(<a class="code hl_variable" href="classIBufP3Ports.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a>, <a class="code hl_variable" href="classIBufP3Ports.html#a3f039dc652aa87dcfd27466632b46f9e">I</a> =&gt; <a class="code hl_variable" href="classMain.html#a57c15a5d8bd8886321ad0dd19b0fb06a">nDrdyMonAdc0</a>, <a class="code hl_variable" href="classIBufP3Ports.html#ab89355c345ee51203fa0ebedb3789df7">O</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a56a3d8e922aadde518ec662c41bedb70">nDrdyMonitorAdc0_i</a><span class="vhdlchar">)</span>;<span class="comment"> --if you want to change the pin for this chip select, it&#39;s here</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#add0092a092482dca0c342d55dd7a8b1c"> 1617</a></span>    IBufMisoAdc0 : <a class="code hl_class" href="classIBufP3Ports.html">IBufP3Ports</a> <span class="keywordflow">port</span> <span class="keywordflow">map</span>(<a class="code hl_variable" href="classIBufP3Ports.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a>, <a class="code hl_variable" href="classIBufP3Ports.html#a3f039dc652aa87dcfd27466632b46f9e">I</a> =&gt; <a class="code hl_variable" href="classMain.html#a30c01b4b520164f19483489c77866711">MisoMonAdc0</a>, <a class="code hl_variable" href="classIBufP3Ports.html#ab89355c345ee51203fa0ebedb3789df7">O</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a775e3f6e7a1902d17ed9b62a47221e29">MisoMonitorAdc0_i</a><span class="vhdlchar">)</span>;<span class="comment"> --if you want to change the pin for this chip select, it&#39;s here</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#aa6665015abcd7f5f208be37d38769c14"> 1618</a></span>    IBufnDrdyAdc1 : <a class="code hl_class" href="classIBufP3Ports.html">IBufP3Ports</a> <span class="keywordflow">port</span> <span class="keywordflow">map</span>(<a class="code hl_variable" href="classIBufP3Ports.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a>, <a class="code hl_variable" href="classIBufP3Ports.html#a3f039dc652aa87dcfd27466632b46f9e">I</a> =&gt; <a class="code hl_variable" href="classMain.html#a7417d7cce78b4f629e9a1fb557e9ee49">nDrdyMonAdc1</a>, <a class="code hl_variable" href="classIBufP3Ports.html#ab89355c345ee51203fa0ebedb3789df7">O</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a5040b3cb639b97ee302adfbba2bc5e31">nDrdyMonitorAdc1_i</a><span class="vhdlchar">)</span>;<span class="comment"> --if you want to change the pin for this chip select, it&#39;s here</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#af2796b2929f884d57d9d6fbd726f9842"> 1619</a></span>    IBufMisoAdc1 : <a class="code hl_class" href="classIBufP3Ports.html">IBufP3Ports</a> <span class="keywordflow">port</span> <span class="keywordflow">map</span>(<a class="code hl_variable" href="classIBufP3Ports.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a>, <a class="code hl_variable" href="classIBufP3Ports.html#a3f039dc652aa87dcfd27466632b46f9e">I</a> =&gt; <a class="code hl_variable" href="classMain.html#a0fd610175dc5ef9c8bc5b042e539570d">MisoMonAdc1</a>, <a class="code hl_variable" href="classIBufP3Ports.html#ab89355c345ee51203fa0ebedb3789df7">O</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ac674532dc1f1b906b078057906b46082">MisoMonitorAdc1_i</a><span class="vhdlchar">)</span>;<span class="comment"> --if you want to change the pin for this chip select, it&#39;s here</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span>    </div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span><span class="comment">    --~ --Decodes the A/D data into a buffer and creates timing signals to manage fifos</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span><span class="comment">    --~ ads1258 : ads1258Ports</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span><span class="comment">    --~ generic map </span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span><span class="comment">    --~ (</span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span><span class="comment">        --~ MASTER_CLOCK_FREQHZ =&gt; BoardMasterClockFreq--,</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span><span class="comment">    --~ )</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span><span class="comment">    --~ port map (</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span><span class="comment">        --~ clk =&gt; MasterClk,</span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span><span class="comment">        --~ rst =&gt; MonitorAdcReset_i,</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span><span class="comment">        --~ nDrdy =&gt; nDrdyMonitorAdc_i,</span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span><span class="comment">        --~ nCsAdc =&gt; nCsMonAdc0,</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="comment">        --~ Sck =&gt; SckMonAdc0,</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span><span class="comment">        --~ Mosi =&gt; MosiMonAdc0,</span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span><span class="comment">        --~ Miso =&gt; MisoMonitorAdc_i,</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span><span class="comment">        --~ SpiDataIn =&gt; MonitorAdcSpiDataIn,</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span><span class="comment">        --~ SpiDataOut =&gt; MonitorAdcSpiDataOut,</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span><span class="comment">        --~ SpiXferStart =&gt; MonitorAdcSpiXferStart,</span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span><span class="comment">        --~ SpiXferDone =&gt; MonitorAdcSpiXferDone,</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span><span class="comment">        --~ Sample =&gt; MonitorAdcSample,</span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span><span class="comment">        --~ SampleLatched =&gt; MonitorAdcSampleLatched,</span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span><span class="comment">        --~ TimestampReq =&gt; open--,</span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span><span class="comment">    --~ );</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span>    </div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span><span class="comment">    --~ ads1258accum : ads1258accumulatorPorts</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span><span class="comment">    --~ port map</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span><span class="comment">    --~ (</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span><span class="comment">        --~ clk =&gt; MasterClk,</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span><span class="comment">        --~ rst =&gt; MonitorAdcReset_i,</span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span><span class="comment">        --~ AdcSampleIn =&gt; MonitorAdcSample,</span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span><span class="comment">        --~ AdcSampleLatched =&gt; MonitorAdcSampleLatched,</span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span><span class="comment">        --~ AdcChannelLatched =&gt; open,</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span><span class="comment">        --~ AdcChannelReadIndex =&gt; MonitorAdcChannel,</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span><span class="comment">        --~ ReadAdcSample =&gt; MonitorAdcReadSample,</span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span><span class="comment">        --~ AdcSampleToRead =&gt; MonitorAdcSampleToRead--,</span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span><span class="comment">    --~ );</span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span>    </div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span>    <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a9b2c2a89d940c228fd55529366b1fbf8">ads1258</a> : <a class="code hl_class" href="classSpiDeviceDualPorts.html">SpiDeviceDualPorts</a></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span>    <span class="keywordflow">generic</span> <span class="keywordflow">map</span> </div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span>    (</div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span><span class="comment">        --~ CLOCK_DIVIDER =&gt; 16,</span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span>        <a class="code hl_variable" href="classSpiDeviceDualPorts.html#a4bf4b44d4634a3bc4259cd655d29b4a8">CLOCK_DIVIDER</a> =&gt; <span class="vhdllogic">256</span>,</div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span><span class="comment">        --~ CLOCK_DIVIDER =&gt; 4096,</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span>        <a class="code hl_variable" href="classSpiDeviceDualPorts.html#ad5733819008f337e99074297b00ff092">BIT_WIDTH</a> =&gt; <span class="vhdllogic">8</span>,</div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span>        <a class="code hl_variable" href="classSpiDeviceDualPorts.html#a8db6bfecddf6930f5703b8be6031ef64">CPOL</a> =&gt; &#39;0&#39;,</div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span>        <a class="code hl_variable" href="classSpiDeviceDualPorts.html#ab7c242421272412fbff892efe31f1fe2">CPHA</a> =&gt; &#39;0&#39;<span class="comment">--,</span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span>    <span class="vhdlchar">)</span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span>    <span class="keywordflow">port</span> <span class="keywordflow">map</span> </div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span>    (</div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span>        <a class="code hl_variable" href="classSpiDeviceDualPorts.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a>,</div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span>        <a class="code hl_variable" href="classSpiDeviceDualPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#adfdabcdbf0d586965eb5ac8d23209706">MonitorAdcReset_i</a>,</div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span><span class="comment">        --~ nCs =&gt; nCsMonitorAdc_i,</span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span>        <a class="code hl_variable" href="classSpiDeviceDualPorts.html#a580121aab6f65c2ae2eb244045ef3c20">nCs</a> =&gt; <span class="keywordflow">open</span>,</div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span>        <a class="code hl_variable" href="classSpiDeviceDualPorts.html#a2c4c12ecf6eb4315f8c3e5ec0d20b4f5">Sck</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a6619aa6427a03d9e647528a3b39a77bb">SckMonitorAdc_i</a>,</div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span>        <a class="code hl_variable" href="classSpiDeviceDualPorts.html#a4ce7af1830e5c42d8c14f6f64d09b73a">MosiA</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3baa5ea00ba98ad25a6ad7b2dced7a99">MosiMonitorAdc_i</a>,</div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span>        <a class="code hl_variable" href="classSpiDeviceDualPorts.html#a0cb0d82b93a514529e8fe015095c10f3">MosiB</a> =&gt; <span class="keywordflow">open</span>,</div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span>        <a class="code hl_variable" href="classSpiDeviceDualPorts.html#abf137664dd4ef8c0013c908a876f9624">MisoA</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a775e3f6e7a1902d17ed9b62a47221e29">MisoMonitorAdc0_i</a>,</div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span>        <a class="code hl_variable" href="classSpiDeviceDualPorts.html#a930d1f4a2e747a0acab590ffffccb4b8">MisoB</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ac674532dc1f1b906b078057906b46082">MisoMonitorAdc1_i</a>,</div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span>        <a class="code hl_variable" href="classSpiDeviceDualPorts.html#abf672e09d3b91ef652358c2ca2815a64">WriteOutA</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a0b9e1f3e91c751e1b0ca2c73d457ecc6">MonitorAdcSpiDataIn</a>,</div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span>        <a class="code hl_variable" href="classSpiDeviceDualPorts.html#ac684d0660a66be867d58d752176f66e0">WriteOutB</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a0b9e1f3e91c751e1b0ca2c73d457ecc6">MonitorAdcSpiDataIn</a>,</div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span>        <a class="code hl_variable" href="classSpiDeviceDualPorts.html#ad2241de8628fd5eba1e2e2df030b5280">Transfer</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ab34c342b82b713cf89cf919ce23c9a2e">MonitorAdcSpiXferStart</a>,</div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span>        <a class="code hl_variable" href="classSpiDeviceDualPorts.html#ac26bfbb0812a6582c09bfea95f8d92fb">ReadbackA</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a1c8c569cc5ee67615a5e28f3ee03ba8f">MonitorAdcSpiDataOut0</a>,</div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span>        <a class="code hl_variable" href="classSpiDeviceDualPorts.html#a24091987f170cc07288cbf481bd71593">ReadbackB</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a8c174b80fed280633102c8972786a11f">MonitorAdcSpiDataOut1</a>,</div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span>        <a class="code hl_variable" href="classSpiDeviceDualPorts.html#a6b364d7e206e6a77c8d6130333f1664d">TransferComplete</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#adb50c366f7024b61832d074a6683f4da">MonitorAdcSpiXferDone</a><span class="comment">--,</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a9b2c2a89d940c228fd55529366b1fbf8"> 1684</a></span>    <span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span>    </div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a4beb5fc5d28c4fad594ab3adfdaf8b4b">nCsMonitorAdc_i</a></span> <span class="vhdlchar">&lt;=</span> <span class="keywordflow">not</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a572dc186ea6b1bc1f1f40ad487d37795">MonitorAdcSpiFrameEnable</a></span><span class="vhdlchar">)</span>;<span class="comment"> --this is controlled by a seperate address in the register space, so we can do variable number of bytes per transfer</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span>    </div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a44cfb27e43969ef92fd9882b713b6b73">nCsMonAdcs</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a4beb5fc5d28c4fad594ab3adfdaf8b4b">nCsMonitorAdc_i</a></span>;</div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#aaf206df422b8ba67ed1e9efd011e3139">SckMonAdcs</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a6619aa6427a03d9e647528a3b39a77bb">SckMonitorAdc_i</a></span>;</div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a3170e2162df209f4c7c3d79191823c6b">MosiMonAdcs</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3baa5ea00ba98ad25a6ad7b2dced7a99">MosiMonitorAdc_i</a></span>;    </div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span>    </div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a0e625525372a44b6fa6b5daf19275ed6">TrigMonAdcs</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdlchar">Z</span><span class="vhdlchar">&#39;</span>;<span class="comment"> --We&#39;re not driving this rn</span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span>    </div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#adfdabcdbf0d586965eb5ac8d23209706">MonitorAdcReset_i</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a62c1f7f9f671ab242e662186b42f2694">MasterReset</a></span> <span class="keywordflow">or</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#ae00669deae647a19dc6c51d4b14e623d">MonitorAdcReset</a></span>;</div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span>    </div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span><span class="comment">    --~ TP1 &lt;= nCsMonitorAdc_i;</span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span><span class="comment">    --~ TP2 &lt;= SckMonitorAdc_i;</span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span><span class="comment">    --~ TP3 &lt;= MosiMonitorAdc_i;</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span><span class="comment">    --~ TP4 &lt;= MisoMonitorAdc_i;</span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span><span class="comment">    --~ TP5 &lt;= MonitorAdcSpiXferStart;</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span><span class="comment">    --~ TP6 &lt;= MonitorAdcSpiXferDone;</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span><span class="comment">    --~ TP7 &lt;= MonitorAdcSpiDataIn(0);</span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span><span class="comment">    --~ TP8 &lt;= MonitorAdcSpiDataOut(0);</span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span>    </div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span>    </div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span><span class="comment">    ----------------------------- RS-422 ----------------------------------</span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span>    </div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span><span class="comment">    --~ Oe0 &lt;= &#39;1&#39;;</span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span><span class="comment">    --~ Oe1 &lt;= &#39;1&#39;;</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span><span class="comment">    --~ Oe2 &lt;= &#39;1&#39;;</span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span><span class="comment">    --~ Oe3 &lt;= &#39;1&#39;;</span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span>    </div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span><span class="comment">    --This is just to excercise the thing so it stays in the design...</span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span><span class="comment">    --~ Ux1SelJmp &lt;= &#39;1&#39; when ( (Rxd1 = &#39;1&#39;) and (Rxd2 = &#39;0&#39;) ) else &#39;0&#39; when ( (Rxd1 = &#39;0&#39;) and (Rxd2 = &#39;1&#39;) ) else &#39;Z&#39;;</span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span> </div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span><span class="comment">    --First, the _really_ boring loopback (hardware)</span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span><span class="comment">    --~ Txd0 &lt;= Rxd0;</span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span>    </div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span><span class="comment">    --~ --Second, the somewhat less boring loopback (firmware)  </span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span> </div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span><span class="comment">    --~ RS422_Rx1 : UartRx</span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span><span class="comment">    --~ generic map (</span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span><span class="comment">        --~ CLOCK_FREQHZ =&gt; BoardMasterClockFreq,</span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span><span class="comment">        --~ --BAUDRATE =&gt; 12500000--;</span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span><span class="comment">        --~ --BAUDRATE =&gt; 8000000--,</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span><span class="comment">        --~ --BAUDRATE =&gt; BoardMasterClockFreq / 16--, --9.216MHz</span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span><span class="comment">        --~ BAUDRATE =&gt; 115200--,</span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span>        </div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span><span class="comment">    --~ )</span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span><span class="comment">    --~ port map (                      </span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span><span class="comment">        --~ clk =&gt; MasterClk,</span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span><span class="comment">        --~ rst =&gt; MasterReset,</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span><span class="comment">        --~ Rxd =&gt; Rxd1,</span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span><span class="comment">        --~ UartClk =&gt; Uart1Clkx16,</span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span><span class="comment">        --~ RxComplete =&gt; Uart1RxComplete,</span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span><span class="comment">        --~ RxData =&gt; Uart1Data</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span><span class="comment">    --~ );</span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span>    </div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span><span class="comment">    --~ Uart1TxClockDivider : ClockDividerPorts generic map(CLOCK_DIVIDER =&gt; 16, DIVOUT_RST_STATE =&gt; &#39;0&#39;) port map(clk =&gt; Uart1Clkx16, rst =&gt; MasterReset, div =&gt; Uart1Clk);</span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span>    </div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span><span class="comment">    --~ RS422_Tx1 : UartTx</span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span><span class="comment">    --~ port map</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span><span class="comment">    --~ (</span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span><span class="comment">        --~ clk =&gt; Uart1Clk,</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span><span class="comment">        --~ reset =&gt; MasterReset,</span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span><span class="comment">        --~ Go =&gt; Uart1RxComplete,</span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span><span class="comment">        --~ TxD =&gt; Txd1,</span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span><span class="comment">        --~ --TxD =&gt; open,</span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span><span class="comment">        --~ Busy =&gt; open,</span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span><span class="comment">        --~ --Busy =&gt; Ux1SelJmp,</span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span><span class="comment">        --~ Data =&gt; Uart1Data</span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span><span class="comment">    --~ );</span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span> </div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span><span class="comment">    --Thirdly, the very NOT boring fifos (software)</span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span>    </div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span>    Uart0BitClockDiv : <a class="code hl_class" href="classVariableClockDividerPorts.html">VariableClockDividerPorts</a></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span>    <span class="keywordflow">generic</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span>    (</div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span>        <a class="code hl_variable" href="classVariableClockDividerPorts.html#a328c73179f2d206edbcc89efe2d779ad">WIDTH_BITS</a> =&gt; <span class="vhdllogic">8</span>,</div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span>        <a class="code hl_variable" href="classVariableClockDividerPorts.html#a3b8e4034d77aecc179eaa754227e27b4">DIVOUT_RST_STATE</a> =&gt; &#39;0&#39;<span class="comment">--;</span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span>    <span class="vhdlchar">)</span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span>    <span class="keywordflow">port</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span>    (</div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span><span class="comment">        --~ clki =&gt; MasterClk,</span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span>        <a class="code hl_variable" href="classVariableClockDividerPorts.html#ab6afeb79cee6c62943c5cd580842a904">clki</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#aadc57dc79f99705f782b1fccc9fc78a9">UartClk</a>,</div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span>        <a class="code hl_variable" href="classVariableClockDividerPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a62c1f7f9f671ab242e662186b42f2694">MasterReset</a>,</div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span>        <a class="code hl_variable" href="classVariableClockDividerPorts.html#a9406fa80338b3dc283daf476f82e2ea6">rst_count</a> =&gt; x&quot;00&quot;,</div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span>        <a class="code hl_variable" href="classVariableClockDividerPorts.html#abd8f52e80199144de1356e6e442e5632">terminal_count</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#adb71ad80d8374eb20b7f24fd298c5729">Uart0ClkDivider</a>,</div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span>        <a class="code hl_variable" href="classVariableClockDividerPorts.html#aa5ba78429503871b8839c61caf563d62">clko</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a95737d0e491f9a1f55a921efd14693a8">UartClk0</a></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a9879eb4fd3af2350bea69e378f65fcb3"> 1770</a></span>    <span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span>    Uart0TxBitClockDiv : <a class="code hl_class" href="classClockDividerPorts.html">ClockDividerPorts</a></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span>    <span class="keywordflow">generic</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span>    (</div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span>        <a class="code hl_variable" href="classClockDividerPorts.html#a41e05e1c3eb6da619fd2f4a7355698f5">CLOCK_DIVIDER</a> =&gt; <span class="vhdllogic">16</span>,</div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span>        <a class="code hl_variable" href="classClockDividerPorts.html#a3b8e4034d77aecc179eaa754227e27b4">DIVOUT_RST_STATE</a> =&gt; &#39;0&#39;<span class="comment">--;</span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span>    <span class="vhdlchar">)</span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span>    <span class="keywordflow">port</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span>    (</div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span>        <a class="code hl_variable" href="classClockDividerPorts.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a95737d0e491f9a1f55a921efd14693a8">UartClk0</a>,</div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span>        <a class="code hl_variable" href="classClockDividerPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a62c1f7f9f671ab242e662186b42f2694">MasterReset</a>,</div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span>        <a class="code hl_variable" href="classClockDividerPorts.html#aabe699609079c4f4a218ff975c750ce3">div</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a67ea097e57c66c2b1af0a9c0ea82d4ed">UartTxClk0</a></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a3bcabcfc4a45f351dc28da136a824ed8"> 1782</a></span>    <span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span>        </div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a562c0c050a881e5810cd3b316b01a119"> 1784</a></span>    IBufRxd0 : <a class="code hl_class" href="classIBufP3Ports.html">IBufP3Ports</a> <span class="keywordflow">port</span> <span class="keywordflow">map</span>(<a class="code hl_variable" href="classIBufP3Ports.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#aadc57dc79f99705f782b1fccc9fc78a9">UartClk</a>, <a class="code hl_variable" href="classIBufP3Ports.html#a3f039dc652aa87dcfd27466632b46f9e">I</a> =&gt; <a class="code hl_variable" href="classMain.html#ab35a9ee242b9afab4debbeb33fd020db">Rx0</a>, <a class="code hl_variable" href="classIBufP3Ports.html#ab89355c345ee51203fa0ebedb3789df7">O</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ae4baefa988d9cfdced89afda8556aee0">Rxd0_i</a><span class="vhdlchar">)</span>;<span class="comment"> --if you want to change the pin for this chip select, it&#39;s here</span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span>    </div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span>    RS422_Rx0 : <a class="code hl_class" href="classUartRxFifoExtClk.html">UartRxFifoExtClk</a></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span>    <span class="keywordflow">generic</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span>    (</div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span><span class="comment">        --~ UART_CLOCK_FREQHZ =&gt; BoardMasterClockFreq,</span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#a345e23b2e8ad6c56e4ce74436a8d8d12">FIFO_BITS</a> =&gt; <span class="vhdllogic">10</span><span class="comment">--,</span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span><span class="comment">        --~ BAUD_DIVIDER_BITS =&gt; 8--,</span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span><span class="comment">        --~ BAUDRATE =&gt; BoardMasterClockFreq--,</span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span><span class="comment">        --~ BAUDRATE =&gt; 8000000--,</span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"> 1794</span><span class="comment">        --~ BAUDRATE =&gt; 4000000--,</span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"> 1795</span><span class="comment">        --~ BAUDRATE =&gt; 2000000--,</span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"> 1796</span><span class="comment">        --~ BAUDRATE =&gt; 1000000--,</span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span><span class="comment">        --~ BAUDRATE =&gt; BoardMasterClockFreq / 16--, --9.216MHz</span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span><span class="comment">        --~ BAUDRATE =&gt; BoardMasterClockFreq / 8192--,</span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span><span class="comment">        --~ BAUDRATE =&gt; 115200--,</span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span>    <span class="vhdlchar">)</span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span>    <span class="keywordflow">port</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span>    (</div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a>,</div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#ad9bf1a9863005e8400f2f96516d444bd">uclk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a95737d0e491f9a1f55a921efd14693a8">UartClk0</a>,</div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ad171d4689893058a948afadb7f558967">Uart0FifoReset_i</a>,</div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span><span class="comment">        --~ BaudDivider =&gt; Uart0ClkDivider,</span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#aa7cc00deb1e4ed71d2ab231d3463f9a7">Rxd</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ae4baefa988d9cfdced89afda8556aee0">Rxd0_i</a>,</div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span><span class="comment">        --~ Dbg1 =&gt; UartRx0Dbg,</span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#afd1ec96baa2c2ff610f79bb0affd6395">Dbg1</a> =&gt; <span class="keywordflow">open</span>,</div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#af30af24d92659430e2a5ca22c6f6bc4d">RxComplete</a> =&gt; <span class="keywordflow">open</span>,</div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"> 1811</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#a7457996d5c70b65766f93a6173d561d4">ReadFifo</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a52fea4ed1dc7950a260254b048ed4418">ReadUart0</a>,</div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#a45c993ae8c6f29e2fad435f5331188b8">FifoFull</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ab366594018b076ed1a9bdb680a24dd0a">Uart0RxFifoFull</a>,</div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#a1be59dff9e26ebae9640d20ea74228de">FifoEmpty</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ae18c0335de5659dcb7fbd6c941f8794f">Uart0RxFifoEmpty</a>,</div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#a683b15caea3a10b322198237b7257112">FifoReadData</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a54ca8813b99194b0446d864b47ae844f">Uart0RxFifoData</a>,</div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#a8cb749208284211073cfdcfcfc6c4f18">FifoCount</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ae278a7d3608a0e87746b151ad667806d">Uart0RxFifoCount</a>,</div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#a9eda2f87192e1be4a27d4b5799f849dc">FifoReadAck</a> =&gt; <span class="keywordflow">open</span><span class="comment">--,      </span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ae6c51ba99e0c13a2cd79fb652d495735"> 1817</a></span>    <span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span>    </div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span>    RS422_Tx0 : <a class="code hl_class" href="classUartTxFifoExtClk.html">UartTxFifoExtClk</a></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span>    <span class="keywordflow">generic</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span>    (</div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span><span class="comment">        --~ UART_CLOCK_FREQHZ =&gt; BoardMasterClockFreq,</span></div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span>        <a class="code hl_variable" href="classUartTxFifoExtClk.html#a345e23b2e8ad6c56e4ce74436a8d8d12">FIFO_BITS</a> =&gt; <span class="vhdllogic">10</span><span class="comment">--,</span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span><span class="comment">        --~ BAUD_DIVIDER_BITS =&gt; 8--,</span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span><span class="comment">        --~ BAUDRATE =&gt; 12500000--,</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span><span class="comment">        --~ BAUDRATE =&gt; 8000000--,</span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span><span class="comment">        --~ BAUDRATE =&gt; 4000000--,</span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span><span class="comment">        --~ BAUDRATE =&gt; 2000000--,</span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span><span class="comment">        --~ BAUDRATE =&gt; 1000000--,</span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span><span class="comment">        --~ BAUDRATE =&gt; BoardMasterClockFreq / 16--, --9.216MHz</span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span><span class="comment">        --~ BAUDRATE =&gt; BoardMasterClockFreq / 8192--,</span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span><span class="comment">        --~ BAUDRATE =&gt; 115200--,</span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span>    <span class="vhdlchar">)</span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span>    <span class="keywordflow">port</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span>    (</div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span>        <a class="code hl_variable" href="classUartTxFifoExtClk.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a>,</div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span>        <a class="code hl_variable" href="classUartTxFifoExtClk.html#ad9bf1a9863005e8400f2f96516d444bd">uclk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a67ea097e57c66c2b1af0a9c0ea82d4ed">UartTxClk0</a>,</div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span>        <a class="code hl_variable" href="classUartTxFifoExtClk.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ad171d4689893058a948afadb7f558967">Uart0FifoReset_i</a>,</div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span><span class="comment">        --~ BaudDivider =&gt; Uart0ClkDivider,</span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span>        <a class="code hl_variable" href="classUartTxFifoExtClk.html#a77ab896b42984e6a76a8dc58a29f8375">BitClockOut</a> =&gt; <span class="keywordflow">open</span>,</div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span><span class="comment">        --~ BitClockOut =&gt; Ux1SelJmp,       </span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span>        <a class="code hl_variable" href="classUartTxFifoExtClk.html#ad97fe157b37adc6ff1a28add94519dc4">WriteStrobe</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a677d33016bf52e475951c1c77a7ebb6b">WriteUart0</a>,</div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span>        <a class="code hl_variable" href="classUartTxFifoExtClk.html#a9888c290691b8714a8cf551cc7c2c58b">WriteData</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#af04532d21919601096a8b7e8c2bb9021">Uart0TxFifoData</a>,</div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span>        <a class="code hl_variable" href="classUartTxFifoExtClk.html#a45c993ae8c6f29e2fad435f5331188b8">FifoFull</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a52fed9f58ac81fa5b132cecb8b75232b">Uart0TxFifoFull</a>,</div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span>        <a class="code hl_variable" href="classUartTxFifoExtClk.html#a1be59dff9e26ebae9640d20ea74228de">FifoEmpty</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#aba98e523319a7b9fbc1d2f814e19daf2">Uart0TxFifoEmpty</a>,</div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span>        <a class="code hl_variable" href="classUartTxFifoExtClk.html#a8cb749208284211073cfdcfcfc6c4f18">FifoCount</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a099b30b6fa4bad5bbe839a434e5351eb">Uart0TxFifoCount</a>,</div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span>        <a class="code hl_variable" href="classUartTxFifoExtClk.html#a8511185667fca4d0148522020767504e">TxInProgress</a> =&gt; <span class="keywordflow">open</span>,</div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span><span class="comment">        --~ TxInProgress =&gt; SckMonitorAdcTP3,       </span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span>        <a class="code hl_variable" href="classUartTxFifoExtClk.html#a2156fea3cd12d657c8ed5a7e15e70408">Cts</a> =&gt; &#39;0&#39;,</div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span>        <a class="code hl_variable" href="classUartTxFifoExtClk.html#a381e50af62e0ba0b25b66d70711e8880">Txd</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ae28e4e9566f5b265350e741476da82df">Txd0_i</a><span class="comment">--,</span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span><span class="comment">        --~ Txd =&gt; open--,</span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ae748ebf44d35fbed30bf90ae3dff0976"> 1852</a></span>    <span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a277415557d8b4d582db10eeae6f84889">Tx0</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#ae28e4e9566f5b265350e741476da82df">Txd0_i</a></span>;</div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span>    </div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span><span class="comment">    --Mux master reset (boot) and user reset (datamapper)</span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#ad171d4689893058a948afadb7f558967">Uart0FifoReset_i</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a62c1f7f9f671ab242e662186b42f2694">MasterReset</a></span> <span class="keywordflow">or</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a581bbb883232404164b54fcd8392bff0">Uart0FifoReset</a></span>;</div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span>    </div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span>    Uart1BitClockDiv : <a class="code hl_class" href="classVariableClockDividerPorts.html">VariableClockDividerPorts</a></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span>    <span class="keywordflow">generic</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span>    (</div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span>        <a class="code hl_variable" href="classVariableClockDividerPorts.html#a328c73179f2d206edbcc89efe2d779ad">WIDTH_BITS</a> =&gt; <span class="vhdllogic">8</span>,</div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span>        <a class="code hl_variable" href="classVariableClockDividerPorts.html#a3b8e4034d77aecc179eaa754227e27b4">DIVOUT_RST_STATE</a> =&gt; &#39;0&#39;<span class="comment">--;</span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span>    <span class="vhdlchar">)</span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"> 1864</span>    <span class="keywordflow">port</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"> 1865</span>    (</div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span><span class="comment">        --~ clki =&gt; MasterClk,</span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span>        <a class="code hl_variable" href="classVariableClockDividerPorts.html#ab6afeb79cee6c62943c5cd580842a904">clki</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#aadc57dc79f99705f782b1fccc9fc78a9">UartClk</a>,</div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span>        <a class="code hl_variable" href="classVariableClockDividerPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a62c1f7f9f671ab242e662186b42f2694">MasterReset</a>,</div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span>        <a class="code hl_variable" href="classVariableClockDividerPorts.html#a9406fa80338b3dc283daf476f82e2ea6">rst_count</a> =&gt; x&quot;00&quot;,</div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span>        <a class="code hl_variable" href="classVariableClockDividerPorts.html#abd8f52e80199144de1356e6e442e5632">terminal_count</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a19d983e04fb7593bc4cebc6768488776">Uart1ClkDivider</a>,</div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span>        <a class="code hl_variable" href="classVariableClockDividerPorts.html#aa5ba78429503871b8839c61caf563d62">clko</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ad97e80dc63499867e3cc8468d216a794">UartClk1</a></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a454cd420508d4bfe4b04d172d90c17d1"> 1872</a></span>    <span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span>    Uart1TxBitClockDiv : <a class="code hl_class" href="classClockDividerPorts.html">ClockDividerPorts</a></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span>    <span class="keywordflow">generic</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span>    (</div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span>        <a class="code hl_variable" href="classClockDividerPorts.html#a41e05e1c3eb6da619fd2f4a7355698f5">CLOCK_DIVIDER</a> =&gt; <span class="vhdllogic">16</span>,</div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span>        <a class="code hl_variable" href="classClockDividerPorts.html#a3b8e4034d77aecc179eaa754227e27b4">DIVOUT_RST_STATE</a> =&gt; &#39;0&#39;<span class="comment">--;</span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span>    <span class="vhdlchar">)</span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span>    <span class="keywordflow">port</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span>    (</div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span>        <a class="code hl_variable" href="classClockDividerPorts.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ad97e80dc63499867e3cc8468d216a794">UartClk1</a>,</div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span>        <a class="code hl_variable" href="classClockDividerPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a62c1f7f9f671ab242e662186b42f2694">MasterReset</a>,</div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span>        <a class="code hl_variable" href="classClockDividerPorts.html#aabe699609079c4f4a218ff975c750ce3">div</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a302fc96f2e01a31395de1a12ebd1783b">UartTxClk1</a></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a85a16c9199a736762de3a08bec133513"> 1884</a></span>    <span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"> 1885</span>    </div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a1ccc342911164048a704ef55e55a568e"> 1886</a></span>    IBufRxd1 : <a class="code hl_class" href="classIBufP3Ports.html">IBufP3Ports</a> <span class="keywordflow">port</span> <span class="keywordflow">map</span>(<a class="code hl_variable" href="classIBufP3Ports.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#aadc57dc79f99705f782b1fccc9fc78a9">UartClk</a>, <a class="code hl_variable" href="classIBufP3Ports.html#a3f039dc652aa87dcfd27466632b46f9e">I</a> =&gt; <a class="code hl_variable" href="classMain.html#ada08dbfdd9fff33a0ad8a52a0792dffe">Rx1</a>, <a class="code hl_variable" href="classIBufP3Ports.html#ab89355c345ee51203fa0ebedb3789df7">O</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a962853a205a161be34721f6795122286">Rxd1_i</a><span class="vhdlchar">)</span>;<span class="comment"> --if you want to change the pin for this chip select, it&#39;s here</span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span>    </div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"> 1888</span>    RS422_Rx1 : <a class="code hl_class" href="classUartRxFifoExtClk.html">UartRxFifoExtClk</a></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"> 1889</span>    <span class="keywordflow">generic</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span>    (</div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span><span class="comment">        --~ UART_CLOCK_FREQHZ =&gt; BoardMasterClockFreq,</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#a345e23b2e8ad6c56e4ce74436a8d8d12">FIFO_BITS</a> =&gt; <span class="vhdllogic">10</span><span class="comment">--,</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span><span class="comment">        --~ BAUD_DIVIDER_BITS =&gt; 8--,</span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span><span class="comment">        --~ BAUDRATE =&gt; 12500000--,</span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span><span class="comment">        --~ BAUDRATE =&gt; 8000000--,</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span><span class="comment">        --~ BAUDRATE =&gt; BoardMasterClockFreq / 16--, --9.216MHz</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span><span class="comment">        --~ BAUDRATE =&gt; BoardMasterClockFreq / 8192--,</span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span><span class="comment">        --~ BAUDRATE =&gt; 921600--,</span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span><span class="comment">        --~ BAUDRATE =&gt; 460800--, --calcs show 460k is the fastest standard baudrate with a clean divisor...</span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span>    <span class="vhdlchar">)</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span>    <span class="keywordflow">port</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span>    (</div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a>,</div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#ad9bf1a9863005e8400f2f96516d444bd">uclk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ad97e80dc63499867e3cc8468d216a794">UartClk1</a>,</div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#aa865f2bb3c1b19d57c625859c879f7c3">Uart1FifoReset_i</a>,</div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span><span class="comment">        --~ BaudDivider =&gt; Uart1ClkDivider,</span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#aa7cc00deb1e4ed71d2ab231d3463f9a7">Rxd</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a962853a205a161be34721f6795122286">Rxd1_i</a>,</div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#afd1ec96baa2c2ff610f79bb0affd6395">Dbg1</a> =&gt; <span class="keywordflow">open</span>,</div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#af30af24d92659430e2a5ca22c6f6bc4d">RxComplete</a> =&gt; <span class="keywordflow">open</span>,</div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#a7457996d5c70b65766f93a6173d561d4">ReadFifo</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a48f59cb48db408cf9d4b9dd3a46e6fae">ReadUart1</a>,</div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#a45c993ae8c6f29e2fad435f5331188b8">FifoFull</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ab49270e4f6e838002bdc1ac6656cafaa">Uart1RxFifoFull</a>,</div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#a1be59dff9e26ebae9640d20ea74228de">FifoEmpty</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a393772ea55197f11716b7daabea2538e">Uart1RxFifoEmpty</a>,</div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#a683b15caea3a10b322198237b7257112">FifoReadData</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a4b6561aebcce5a80deff61f43713d6d7">Uart1RxFifoData</a>,</div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#a8cb749208284211073cfdcfcfc6c4f18">FifoCount</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#add50188d3612acbb2594e6f2721b8a79">Uart1RxFifoCount</a>,</div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#a9eda2f87192e1be4a27d4b5799f849dc">FifoReadAck</a> =&gt; <span class="keywordflow">open</span><span class="comment">--,      </span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a44b6053b013c991dc953294174e71606"> 1916</a></span>    <span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span>    </div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span>    RS422_Tx1 : <a class="code hl_class" href="classUartTxFifoExtClk.html">UartTxFifoExtClk</a></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span>    <span class="keywordflow">generic</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span>    (</div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span><span class="comment">        --~ UART_CLOCK_FREQHZ =&gt; BoardMasterClockFreq,</span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span>        <a class="code hl_variable" href="classUartTxFifoExtClk.html#a345e23b2e8ad6c56e4ce74436a8d8d12">FIFO_BITS</a> =&gt; <span class="vhdllogic">10</span><span class="comment">--,</span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span><span class="comment">        --~ BAUD_DIVIDER_BITS =&gt; 8--,</span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span><span class="comment">        --~ BAUDRATE =&gt; 12500000--,</span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span><span class="comment">        --~ BAUDRATE =&gt; 8000000--,</span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span><span class="comment">        --~ BAUDRATE =&gt; BoardMasterClockFreq / 16--, --9.216MHz</span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span><span class="comment">        --~ BAUDRATE =&gt; BoardMasterClockFreq / 8192--,</span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span><span class="comment">        --~ BAUDRATE =&gt; 921600--,</span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span><span class="comment">        --~ BAUDRATE =&gt; 460800--, --calcs show 460k is the fastest standard baudrate with a clean divisor...</span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span>    <span class="vhdlchar">)</span></div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span>    <span class="keywordflow">port</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span>    (</div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span>        <a class="code hl_variable" href="classUartTxFifoExtClk.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a>,</div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span>        <a class="code hl_variable" href="classUartTxFifoExtClk.html#ad9bf1a9863005e8400f2f96516d444bd">uclk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a302fc96f2e01a31395de1a12ebd1783b">UartTxClk1</a>,</div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span>        <a class="code hl_variable" href="classUartTxFifoExtClk.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#aa865f2bb3c1b19d57c625859c879f7c3">Uart1FifoReset_i</a>,</div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span><span class="comment">        --~ BaudDivider =&gt; Uart1ClkDivider,</span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span>        <a class="code hl_variable" href="classUartTxFifoExtClk.html#a77ab896b42984e6a76a8dc58a29f8375">BitClockOut</a> =&gt; <span class="keywordflow">open</span>,</div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span>        <a class="code hl_variable" href="classUartTxFifoExtClk.html#ad97fe157b37adc6ff1a28add94519dc4">WriteStrobe</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a9139bb126ecbd5138419df0ad2a7deda">WriteUart1</a>,</div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span>        <a class="code hl_variable" href="classUartTxFifoExtClk.html#a9888c290691b8714a8cf551cc7c2c58b">WriteData</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a6c68c8d59af8c87f706cd8d07221c625">Uart1TxFifoData</a>,</div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span>        <a class="code hl_variable" href="classUartTxFifoExtClk.html#a45c993ae8c6f29e2fad435f5331188b8">FifoFull</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a75bc10a86631d3ffa80d6ee97e339452">Uart1TxFifoFull</a>,</div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span>        <a class="code hl_variable" href="classUartTxFifoExtClk.html#a1be59dff9e26ebae9640d20ea74228de">FifoEmpty</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ad4203a0b3ca74d19489dca2975b1d2f7">Uart1TxFifoEmpty</a>,</div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span>        <a class="code hl_variable" href="classUartTxFifoExtClk.html#a8cb749208284211073cfdcfcfc6c4f18">FifoCount</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ab850bc60182593aa6ff3bda6e486a297">Uart1TxFifoCount</a>,</div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span>        <a class="code hl_variable" href="classUartTxFifoExtClk.html#a8511185667fca4d0148522020767504e">TxInProgress</a> =&gt; <span class="keywordflow">open</span>,</div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span><span class="comment">        --~ TxInProgress =&gt; SckMonitorAdcTP3,       </span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span>        <a class="code hl_variable" href="classUartTxFifoExtClk.html#a2156fea3cd12d657c8ed5a7e15e70408">Cts</a> =&gt; &#39;0&#39;,</div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span>        <a class="code hl_variable" href="classUartTxFifoExtClk.html#a381e50af62e0ba0b25b66d70711e8880">Txd</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a2de7be14df85ff1fd29235d08853da55">Txd1_i</a><span class="comment">--,</span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span><span class="comment">        --~ Txd =&gt; open--,</span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a1b2d6a4c8492a515955de5ebe0b5beab"> 1948</a></span>    <span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a2796486b01f6f0f16f6cba9da105c977">Tx1</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a2de7be14df85ff1fd29235d08853da55">Txd1_i</a></span>;</div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span>    </div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span><span class="comment">    --Mux master reset (boot) and user reset (datamapper)</span></div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#aa865f2bb3c1b19d57c625859c879f7c3">Uart1FifoReset_i</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a62c1f7f9f671ab242e662186b42f2694">MasterReset</a></span> <span class="keywordflow">or</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a6cabd0ab0efb446f526815d40f56e9fb">Uart1FifoReset</a></span>;</div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span>    </div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span>    Uart2BitClockDiv : <a class="code hl_class" href="classVariableClockDividerPorts.html">VariableClockDividerPorts</a></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span>    <span class="keywordflow">generic</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span>    (</div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span>        <a class="code hl_variable" href="classVariableClockDividerPorts.html#a328c73179f2d206edbcc89efe2d779ad">WIDTH_BITS</a> =&gt; <span class="vhdllogic">8</span>,</div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span>        <a class="code hl_variable" href="classVariableClockDividerPorts.html#a3b8e4034d77aecc179eaa754227e27b4">DIVOUT_RST_STATE</a> =&gt; &#39;0&#39;<span class="comment">--;</span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span>    <span class="vhdlchar">)</span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span>    <span class="keywordflow">port</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span>    (</div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span><span class="comment">        --~ clki =&gt; MasterClk,</span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span>        <a class="code hl_variable" href="classVariableClockDividerPorts.html#ab6afeb79cee6c62943c5cd580842a904">clki</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#aadc57dc79f99705f782b1fccc9fc78a9">UartClk</a>,</div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span>        <a class="code hl_variable" href="classVariableClockDividerPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a62c1f7f9f671ab242e662186b42f2694">MasterReset</a>,</div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span>        <a class="code hl_variable" href="classVariableClockDividerPorts.html#a9406fa80338b3dc283daf476f82e2ea6">rst_count</a> =&gt; x&quot;00&quot;,</div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span>        <a class="code hl_variable" href="classVariableClockDividerPorts.html#abd8f52e80199144de1356e6e442e5632">terminal_count</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a0b5b8adfd6bf1b3f93dceb3048592d2c">Uart2ClkDivider</a>,</div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span>        <a class="code hl_variable" href="classVariableClockDividerPorts.html#aa5ba78429503871b8839c61caf563d62">clko</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#acb86be37726a6e4b3dd058a096d4db30">UartClk2</a></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a95a19fe1da6abb43f1ba95952d589281"> 1968</a></span>    <span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span>    Uart2TxBitClockDiv : <a class="code hl_class" href="classClockDividerPorts.html">ClockDividerPorts</a></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span>    <span class="keywordflow">generic</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span>    (</div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span>        <a class="code hl_variable" href="classClockDividerPorts.html#a41e05e1c3eb6da619fd2f4a7355698f5">CLOCK_DIVIDER</a> =&gt; <span class="vhdllogic">16</span>,</div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span>        <a class="code hl_variable" href="classClockDividerPorts.html#a3b8e4034d77aecc179eaa754227e27b4">DIVOUT_RST_STATE</a> =&gt; &#39;0&#39;<span class="comment">--;</span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span>    <span class="vhdlchar">)</span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span>    <span class="keywordflow">port</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span>    (</div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span>        <a class="code hl_variable" href="classClockDividerPorts.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#acb86be37726a6e4b3dd058a096d4db30">UartClk2</a>,</div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"> 1978</span>        <a class="code hl_variable" href="classClockDividerPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a62c1f7f9f671ab242e662186b42f2694">MasterReset</a>,</div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span>        <a class="code hl_variable" href="classClockDividerPorts.html#aabe699609079c4f4a218ff975c750ce3">div</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ad1d91a5b47972cd7a15e2589637a9ebc">UartTxClk2</a></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ab90a6ae1854a05005dea26118cfd22fa"> 1980</a></span>    <span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"> 1981</span>    </div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span><span class="comment">    --~ Ux1SelJmp &lt;= UartClk2;</span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span>    </div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a4cf8a30896862650bde318eac54129ba"> 1984</a></span>    IBufRxd2 : <a class="code hl_class" href="classIBufP3Ports.html">IBufP3Ports</a> <span class="keywordflow">port</span> <span class="keywordflow">map</span>(<a class="code hl_variable" href="classIBufP3Ports.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#aadc57dc79f99705f782b1fccc9fc78a9">UartClk</a>, <a class="code hl_variable" href="classIBufP3Ports.html#a3f039dc652aa87dcfd27466632b46f9e">I</a> =&gt; <a class="code hl_variable" href="classMain.html#a021deec5f19954b1923a5fdfa50f8d20">Rx2</a>, <a class="code hl_variable" href="classIBufP3Ports.html#ab89355c345ee51203fa0ebedb3789df7">O</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a884f4e879e71db6a837995e4b2fdd748">Rxd2_i</a><span class="vhdlchar">)</span>;<span class="comment"> --if you want to change the pin for this chip select, it&#39;s here</span></div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span>    </div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span><span class="comment">    --~ Ux1SelJmp &lt;= Rxd2;</span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span>    </div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span>    RS422_Rx2 : <a class="code hl_class" href="classUartRxFifoExtClk.html">UartRxFifoExtClk</a></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span>    <span class="keywordflow">generic</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span>    (</div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span><span class="comment">        --~ UART_CLOCK_FREQHZ =&gt; BoardMasterClockFreq,</span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#a345e23b2e8ad6c56e4ce74436a8d8d12">FIFO_BITS</a> =&gt; <span class="vhdllogic">10</span><span class="comment">--,</span></div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span><span class="comment">        --~ BAUD_DIVIDER_BITS =&gt; 8--,</span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span><span class="comment">        --~ BAUDRATE =&gt; 12500000--,</span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span><span class="comment">        --~ BAUDRATE =&gt; 8000000--,</span></div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span><span class="comment">        --~ BAUDRATE =&gt; BoardMasterClockFreq / 16--, --9.216MHz</span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span><span class="comment">        --~ BAUDRATE =&gt; BoardMasterClockFreq / 8192--,</span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span><span class="comment">        --~ BAUDRATE =&gt; 115200--,</span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span>    <span class="vhdlchar">)</span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span>    <span class="keywordflow">port</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span>    (</div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a>,</div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#ad9bf1a9863005e8400f2f96516d444bd">uclk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#acb86be37726a6e4b3dd058a096d4db30">UartClk2</a>,</div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a0a0ce92e6a210561738026f51fc75c98">Uart2FifoReset_i</a>,</div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span><span class="comment">        --~ BaudDivider =&gt; Uart2ClkDivider,</span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#aa7cc00deb1e4ed71d2ab231d3463f9a7">Rxd</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a884f4e879e71db6a837995e4b2fdd748">Rxd2_i</a>,</div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#afd1ec96baa2c2ff610f79bb0affd6395">Dbg1</a> =&gt; <span class="keywordflow">open</span>,</div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#af30af24d92659430e2a5ca22c6f6bc4d">RxComplete</a> =&gt; <span class="keywordflow">open</span>,</div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#a7457996d5c70b65766f93a6173d561d4">ReadFifo</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a37c62c9322b45ffa7ab4c696b9ce89d0">ReadUart2</a>,</div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#a45c993ae8c6f29e2fad435f5331188b8">FifoFull</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a60dcea0283ddc927ea417227a444f718">Uart2RxFifoFull</a>,</div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#a1be59dff9e26ebae9640d20ea74228de">FifoEmpty</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ab87efacb8cafad8b9925b11d7eb44d44">Uart2RxFifoEmpty</a>,</div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#a683b15caea3a10b322198237b7257112">FifoReadData</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a68d8fccf4206d9a0d45b0c86ba67a668">Uart2RxFifoData</a>,</div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#a8cb749208284211073cfdcfcfc6c4f18">FifoCount</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#af813b4e4bf7f72dd970e7c2cf15cc63e">Uart2RxFifoCount</a>,</div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#a9eda2f87192e1be4a27d4b5799f849dc">FifoReadAck</a> =&gt; <span class="keywordflow">open</span><span class="comment">--,      </span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a39ca8a0309e36a5f42fc041f40ba71b2"> 2015</a></span>    <span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span>    </div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span>    RS422_Tx2 : <a class="code hl_class" href="classUartTxFifoExtClk.html">UartTxFifoExtClk</a></div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span>    --~ RS422_Tx2 : <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a8e29b1b66d07010740bf5bb0af907caa">UartTxFifo</a></div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"> 2019</span>    <span class="keywordflow">generic</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span>    (</div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span><span class="comment">        --~ UART_CLOCK_FREQHZ =&gt; BoardMasterClockFreq,</span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span><span class="comment">        --~ FIFO_BITS =&gt; 10,</span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span>        FIFO_BITS =&gt; <span class="vhdllogic">10</span><span class="comment">--,</span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span><span class="comment">        --~ BAUD_DIVIDER_BITS =&gt; 8--,</span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span><span class="comment">        --~ BAUDRATE =&gt; 12500000--,</span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span><span class="comment">        --~ BAUDRATE =&gt; 8000000--,</span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span><span class="comment">        --~ BAUDRATE =&gt; BoardMasterClockFreq / 16--, --9.216MHz</span></div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span><span class="comment">        --~ BAUDRATE =&gt; BoardMasterClockFreq / 8192--,</span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span><span class="comment">        --~ BAUDRATE =&gt; 115200--,</span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span>    <span class="vhdlchar">)</span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span>    <span class="keywordflow">port</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span>    (</div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span>        clk =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a>,</div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span><span class="comment">        --~ uclk =&gt; MasterClk,</span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span>        uclk =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ad1d91a5b47972cd7a15e2589637a9ebc">UartTxClk2</a>,</div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span>        rst =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a0a0ce92e6a210561738026f51fc75c98">Uart2FifoReset_i</a>,</div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span><span class="comment">        --~ BaudDivider =&gt; Uart2ClkDivider,</span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span>        BitClockOut =&gt; <span class="keywordflow">open</span>,</div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span><span class="comment">        --~ BitClockOut =&gt; Ux1SelJmp,       </span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span>        WriteStrobe =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a009ecb093dc824c6d3d92a9a4827e58e">WriteUart2</a>,</div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span>        WriteData =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a996de9bf23422ec6a2cc99b621566136">Uart2TxFifoData</a>,</div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span>        FifoFull =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ae67682e5b2c5bd3dfb8048bf0894678e">Uart2TxFifoFull</a>,</div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"> 2043</span>        FifoEmpty =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a80d01ccbdbaca47948be45c8763bcd13">Uart2TxFifoEmpty</a>,</div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span>        FifoCount =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a021f5d87d2f46aec8578f82725035575">Uart2TxFifoCount</a>,</div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span>        TxInProgress =&gt; <span class="keywordflow">open</span>,</div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span><span class="comment">        --~ TxInProgress =&gt; SckMonitorAdcTP3,       </span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span>        Cts =&gt; &#39;0&#39;,</div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span>        Txd =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a2c93d1a69481aba15c694eecdf916869">Txd2_i</a><span class="comment">--,</span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span><span class="comment">        --~ Txd =&gt; open--,</span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a0e63570967eb467cd9edea426125b132"> 2050</a></span>    <span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#ac378cf642d654f612bcdd6f7747ccdc6">Tx2</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a2c93d1a69481aba15c694eecdf916869">Txd2_i</a></span>;</div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span>    </div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span><span class="comment">    --Debug monitors</span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span><span class="comment">    --~ Txd2 &lt;= Txd0_i;</span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span><span class="comment">    --~ Txd1 &lt;= Rxd0_i;</span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span>    </div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span><span class="comment">    --Mux master reset (boot) and user reset (datamapper)</span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a0a0ce92e6a210561738026f51fc75c98">Uart2FifoReset_i</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a62c1f7f9f671ab242e662186b42f2694">MasterReset</a></span> <span class="keywordflow">or</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#abce2f63c461fad2b690a594ef5920922">Uart2FifoReset</a></span>;</div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span>    </div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span>    </div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span>    </div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span>    </div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span>    </div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span>    </div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span>    Uart3BitClockDiv : <a class="code hl_class" href="classVariableClockDividerPorts.html">VariableClockDividerPorts</a></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span>    <span class="keywordflow">generic</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span>    (</div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span>        <a class="code hl_variable" href="classVariableClockDividerPorts.html#a328c73179f2d206edbcc89efe2d779ad">WIDTH_BITS</a> =&gt; <span class="vhdllogic">8</span>,</div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span>        <a class="code hl_variable" href="classVariableClockDividerPorts.html#a3b8e4034d77aecc179eaa754227e27b4">DIVOUT_RST_STATE</a> =&gt; &#39;0&#39;<span class="comment">--;</span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span>    <span class="vhdlchar">)</span></div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span>    <span class="keywordflow">port</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span>    (</div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span><span class="comment">        --~ clki =&gt; MasterClk,</span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"> 2074</span>        <a class="code hl_variable" href="classVariableClockDividerPorts.html#ab6afeb79cee6c62943c5cd580842a904">clki</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#aadc57dc79f99705f782b1fccc9fc78a9">UartClk</a>,</div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span>        <a class="code hl_variable" href="classVariableClockDividerPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a62c1f7f9f671ab242e662186b42f2694">MasterReset</a>,</div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span>        <a class="code hl_variable" href="classVariableClockDividerPorts.html#a9406fa80338b3dc283daf476f82e2ea6">rst_count</a> =&gt; x&quot;00&quot;,</div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span>        <a class="code hl_variable" href="classVariableClockDividerPorts.html#abd8f52e80199144de1356e6e442e5632">terminal_count</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#aabce1735a2b47e228a3708abbab85b5e">Uart3ClkDivider</a>,</div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span>        <a class="code hl_variable" href="classVariableClockDividerPorts.html#aa5ba78429503871b8839c61caf563d62">clko</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#adc9b6c7b56a7c9f2f8d9e5c435f24cdd">UartClk3</a></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a2f52f961301e4a59a1bb8ff995d84f4d"> 2079</a></span>    <span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span>    Uart3TxBitClockDiv : <a class="code hl_class" href="classClockDividerPorts.html">ClockDividerPorts</a></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span>    <span class="keywordflow">generic</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"> 2082</span>    (</div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"> 2083</span>        <a class="code hl_variable" href="classClockDividerPorts.html#a41e05e1c3eb6da619fd2f4a7355698f5">CLOCK_DIVIDER</a> =&gt; <span class="vhdllogic">16</span>,</div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span>        <a class="code hl_variable" href="classClockDividerPorts.html#a3b8e4034d77aecc179eaa754227e27b4">DIVOUT_RST_STATE</a> =&gt; &#39;0&#39;<span class="comment">--;</span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span>    <span class="vhdlchar">)</span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span>    <span class="keywordflow">port</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span>    (</div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span>        <a class="code hl_variable" href="classClockDividerPorts.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#adc9b6c7b56a7c9f2f8d9e5c435f24cdd">UartClk3</a>,</div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span>        <a class="code hl_variable" href="classClockDividerPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a62c1f7f9f671ab242e662186b42f2694">MasterReset</a>,</div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span>        <a class="code hl_variable" href="classClockDividerPorts.html#aabe699609079c4f4a218ff975c750ce3">div</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ade20e847c91358945522e7d628241adb">UartTxClk3</a></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#aae13dac58138c5c05f1ed02ab77ff1e4"> 2091</a></span>    <span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span>    </div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span><span class="comment">    --~ Ux1SelJmp &lt;= UartClk3;</span></div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"> 2094</span>    </div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ab98cbd146d0f1a17d65e5be4cdf3daa1"> 2095</a></span>    IBufRxd3 : <a class="code hl_class" href="classIBufP3Ports.html">IBufP3Ports</a> <span class="keywordflow">port</span> <span class="keywordflow">map</span>(<a class="code hl_variable" href="classIBufP3Ports.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#aadc57dc79f99705f782b1fccc9fc78a9">UartClk</a>, <a class="code hl_variable" href="classIBufP3Ports.html#a3f039dc652aa87dcfd27466632b46f9e">I</a> =&gt; <a class="code hl_variable" href="classMain.html#af120d513ee8d45fa7ee14abeabd5ca7c">Rx3</a>, <a class="code hl_variable" href="classIBufP3Ports.html#ab89355c345ee51203fa0ebedb3789df7">O</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3e980c1859f65f86c834cdd68aa808dc">Rxd3_i</a><span class="vhdlchar">)</span>;<span class="comment"> --if you want to change the pin for this chip select, it&#39;s here</span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span>    </div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"> 2097</span><span class="comment">    --~ Ux1SelJmp &lt;= Rxd3;</span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"> 2098</span>    </div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span>    RS433_Rx3 : <a class="code hl_class" href="classUartRxFifoExtClk.html">UartRxFifoExtClk</a></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span>    <span class="keywordflow">generic</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span>    (</div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span><span class="comment">        --~ UART_CLOCK_FREQHZ =&gt; BoardMasterClockFreq,</span></div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#a345e23b2e8ad6c56e4ce74436a8d8d12">FIFO_BITS</a> =&gt; <span class="vhdllogic">10</span><span class="comment">--,</span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span><span class="comment">        --~ BAUD_DIVIDER_BITS =&gt; 8--,</span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span><span class="comment">        --~ BAUDRATE =&gt; 13500000--,</span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span><span class="comment">        --~ BAUDRATE =&gt; 8000000--,</span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span><span class="comment">        --~ BAUDRATE =&gt; BoardMasterClockFreq / 16--, --9.316MHz</span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span><span class="comment">        --~ BAUDRATE =&gt; BoardMasterClockFreq / 8193--,</span></div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"> 2109</span><span class="comment">        --~ BAUDRATE =&gt; 115300--,</span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span>    <span class="vhdlchar">)</span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span>    <span class="keywordflow">port</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span>    (</div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a>,</div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#ad9bf1a9863005e8400f2f96516d444bd">uclk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#adc9b6c7b56a7c9f2f8d9e5c435f24cdd">UartClk3</a>,</div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"> 2115</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3e68efcc417c6e06ab8b3e9a098503f4">Uart3FifoReset_i</a>,</div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"> 2116</span><span class="comment">        --~ BaudDivider =&gt; Uart3ClkDivider,</span></div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#aa7cc00deb1e4ed71d2ab231d3463f9a7">Rxd</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3e980c1859f65f86c834cdd68aa808dc">Rxd3_i</a>,</div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#afd1ec96baa2c2ff610f79bb0affd6395">Dbg1</a> =&gt; <span class="keywordflow">open</span>,</div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#af30af24d92659430e2a5ca22c6f6bc4d">RxComplete</a> =&gt; <span class="keywordflow">open</span>,</div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#a7457996d5c70b65766f93a6173d561d4">ReadFifo</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a64c5fe7002601c540a32f9d54df1f3b0">ReadUart3</a>,</div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#a45c993ae8c6f29e2fad435f5331188b8">FifoFull</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a7fca826503d16988accc46b7d62f5e39">Uart3RxFifoFull</a>,</div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#a1be59dff9e26ebae9640d20ea74228de">FifoEmpty</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#aea29110e5c0532ebbab2e5b75c594cda">Uart3RxFifoEmpty</a>,</div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#a683b15caea3a10b322198237b7257112">FifoReadData</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#aecfb24df23f97725b439f491ffa2d01f">Uart3RxFifoData</a>,</div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#a8cb749208284211073cfdcfcfc6c4f18">FifoCount</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a7b9d2d6789bdd7590359238a25652298">Uart3RxFifoCount</a>,</div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span>        <a class="code hl_variable" href="classUartRxFifoExtClk.html#a9eda2f87192e1be4a27d4b5799f849dc">FifoReadAck</a> =&gt; <span class="keywordflow">open</span><span class="comment">--,      </span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a6296d364b617fcfde09642b97ff789ef"> 2126</a></span>    <span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span>    </div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span>    RS433_Tx3 : <a class="code hl_class" href="classUartTxFifoExtClk.html">UartTxFifoExtClk</a></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span>    --~ RS433_Tx3 : <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a8e29b1b66d07010740bf5bb0af907caa">UartTxFifo</a></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span>    <span class="keywordflow">generic</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span>    (</div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span><span class="comment">        --~ UART_CLOCK_FREQHZ =&gt; BoardMasterClockFreq,</span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span><span class="comment">        --~ FIFO_BITS =&gt; 10,</span></div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span>        FIFO_BITS =&gt; <span class="vhdllogic">10</span><span class="comment">--,</span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span><span class="comment">        --~ BAUD_DIVIDER_BITS =&gt; 8--,</span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span><span class="comment">        --~ BAUDRATE =&gt; 13500000--,</span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span><span class="comment">        --~ BAUDRATE =&gt; 8000000--,</span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span><span class="comment">        --~ BAUDRATE =&gt; BoardMasterClockFreq / 16--, --9.316MHz</span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span><span class="comment">        --~ BAUDRATE =&gt; BoardMasterClockFreq / 8193--,</span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"> 2140</span><span class="comment">        --~ BAUDRATE =&gt; 115300--,</span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"> 2141</span>    <span class="vhdlchar">)</span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span>    <span class="keywordflow">port</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span>    (</div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span>        clk =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a>,</div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span><span class="comment">        --~ uclk =&gt; MasterClk,</span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span>        uclk =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ade20e847c91358945522e7d628241adb">UartTxClk3</a>,</div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span>        rst =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3e68efcc417c6e06ab8b3e9a098503f4">Uart3FifoReset_i</a>,</div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span><span class="comment">        --~ BaudDivider =&gt; Uart3ClkDivider,</span></div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"> 2149</span>        BitClockOut =&gt; <span class="keywordflow">open</span>,</div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span><span class="comment">        --~ BitClockOut =&gt; Ux1SelJmp,       </span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"> 2151</span>        WriteStrobe =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#aace611faa1360c21e61a0ed5cab74f1b">WriteUart3</a>,</div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span>        WriteData =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#af0f1ef4e8679255e62fc4252a80fa210">Uart3TxFifoData</a>,</div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span>        FifoFull =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3bb8412c7b1743b27503a2e8b9b5da4b">Uart3TxFifoFull</a>,</div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span>        FifoEmpty =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a252c6b7d847f0eae28c7182f7b54c3df">Uart3TxFifoEmpty</a>,</div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span>        FifoCount =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#acea40362fad8abdc73a248892012172a">Uart3TxFifoCount</a>,</div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span>        TxInProgress =&gt; <span class="keywordflow">open</span>,</div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span><span class="comment">        --~ TxInProgress =&gt; SckMonitorAdcTP3,       </span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span>        Cts =&gt; &#39;0&#39;,</div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span>        Txd =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a926f90040b2a5fe66da67a583775020a">Txd3_i</a><span class="comment">--,</span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"> 2160</span><span class="comment">        --~ Txd =&gt; open--,</span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#add31c1680b8af2e9ab4476c1f76b0a10"> 2161</a></span>    <span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"> 2162</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a17cf9ae5f905c8d1eda4b03b36e4d7ba">Tx3</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a926f90040b2a5fe66da67a583775020a">Txd3_i</a></span>;</div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span>    </div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span><span class="comment">    --Debug monitors</span></div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span><span class="comment">    --~ Txd3 &lt;= Txd0_i;</span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span><span class="comment">    --~ Txd1 &lt;= Rxd0_i;</span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span>    </div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span><span class="comment">    --Mux master reset (boot) and user reset (datamapper)</span></div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3e68efcc417c6e06ab8b3e9a098503f4">Uart3FifoReset_i</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a62c1f7f9f671ab242e662186b42f2694">MasterReset</a></span> <span class="keywordflow">or</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a56d17a3b782306f8f9546d56ebdbd099">Uart3FifoReset</a></span>;</div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span> </div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span><span class="comment">    --DEBUG</span></div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"> 2172</span><span class="comment">    --~ TP8 &lt;= TxdLab_i;</span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span>    </div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span><span class="comment">    --~ LedR &lt;= not(TxdLab_i);</span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"> 2175</span><span class="comment">    --~ TP1 &lt;= TxdLab_i;</span></div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span>    </div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span><span class="comment">    --Debug monitors</span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span><span class="comment">    --~ TxdLab &lt;= Txd0_i;</span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span><span class="comment">    --~ Txd1 &lt;= Rxd0_i;</span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span>    </div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"> 2181</span><span class="comment">    --~ TP1 &lt;= RxdUsb_i;</span></div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"> 2182</span><span class="comment">    --~ TP2 &lt;= UartClkUsb;</span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span><span class="comment">    --~ TP3 &lt;= RamBusDataIn(0);</span></div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span><span class="comment">    --~ TP4 &lt;= UartTxClkUsb;</span></div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span><span class="comment">    --~ TP5 &lt;= TxdUartBitCount(0);</span></div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span><span class="comment">    --~ TP6 &lt;= TxdUartBitCount(1);</span></div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span><span class="comment">    --~ TP7 &lt;= TxdUartBitCount(2);</span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span><span class="comment">    --~ TP8 &lt;= TxdUartBitCount(3);</span></div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"> 2189</span><span class="comment">    --~ TP5 &lt;= UartUsbRxFifoEmpty;</span></div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"> 2190</span><span class="comment">    --~ TP6 &lt;= ReadUartUsb;</span></div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"> 2191</span><span class="comment">    --~ TP7 &lt;= UartUsbRxFifoCount(0);</span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"> 2192</span><span class="comment">    --~ TP8 &lt;= UartUsbRxFifoCount(1);</span></div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"> 2193</span>    </div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span>    </div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span><span class="comment">    ----------------------------- Timing ----------------------------------</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span>    </div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span><span class="comment">        --~ --Just sync external PPS to master clock</span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a6172a19eda347b7c6e010ed3aa12158d"> 2198</a></span>        IBufPPS : <a class="code hl_class" href="classIBufP2Ports.html">IBufP2Ports</a> <span class="keywordflow">port</span> <span class="keywordflow">map</span>(<a class="code hl_variable" href="classIBufP2Ports.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a>, <a class="code hl_variable" href="classIBufP2Ports.html#a3f039dc652aa87dcfd27466632b46f9e">I</a> =&gt; <a class="code hl_variable" href="classMain.html#ad458a25bd1bffc9dd713895a07dea49c">PPS</a>, <a class="code hl_variable" href="classIBufP2Ports.html#ab89355c345ee51203fa0ebedb3789df7">O</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a73e98c6eada9ba23ea65647f7c74d910">PPS_i</a><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span>        </div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span><span class="comment">    --~ --Count up MasterClocks per PPS so we can sync the oscilator to the GPS clock</span></div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span>    PPSAccumulator : <a class="code hl_class" href="classPPSCountPorts.html">PPSCountPorts</a></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span>    <span class="keywordflow">port</span> <span class="keywordflow">map</span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span>    (</div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span>        <a class="code hl_variable" href="classPPSCountPorts.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a>,</div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span>        <a class="code hl_variable" href="classPPSCountPorts.html#ad458a25bd1bffc9dd713895a07dea49c">PPS</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a73e98c6eada9ba23ea65647f7c74d910">PPS_i</a>,</div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span>        <a class="code hl_variable" href="classPPSCountPorts.html#a94df6b556e54679c77d045c292ebc0b0">PPSReset</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a287259d3769ea50ed8b3db1b9893492f">PPSCountReset</a>,</div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span>        <a class="code hl_variable" href="classPPSCountPorts.html#afd49dfcad4c6bc275cbcc242c600bf97">PPSDetected</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ae17ca8d01f619817f59ad63492f9db02">PPSDetected</a>,</div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"> 2208</span>        <a class="code hl_variable" href="classPPSCountPorts.html#a6b39cbfdbe88c4148ff59827c42c3df0">PPSCounter</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a84cae0ba2067bdc1ec3b6318e7c3cf40">PPSCounter</a>,</div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"> 2209</span>        <a class="code hl_variable" href="classPPSCountPorts.html#a2bde5b186ecb02cb131c7c96a1e3cd75">PPSAccum</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a0b44297c424a34711ca43f863578fa3e">PPSCount</a><span class="comment">--,</span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a7a7d257a45bc68efff0f8a36b9179bfb"> 2210</a></span>    <span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"> 2211</span>    </div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"> 2212</span><span class="comment">    --~ PPSRtcPhaseComparator : PhaseComparatorPorts</span></div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"> 2213</span><span class="comment">    --~ generic map (</span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"> 2214</span><span class="comment">        --~ MAX_CLOCK_BITS_DELTA =&gt; 32--,</span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span><span class="comment">    --~ )</span></div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span><span class="comment">    --~ port map (</span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span><span class="comment">        --~ clk =&gt; MasterClk,</span></div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span><span class="comment">        --~ rst =&gt; not(nMasterReset),</span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span><span class="comment">        --~ InA =&gt; PPSMux,</span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"> 2220</span><span class="comment">        --~ InB =&gt; PpsGenerated,</span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"> 2221</span><span class="comment">        --~ Delta =&gt; PPSRtcPhaseCmp--,</span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"> 2222</span><span class="comment">    --~ );</span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span>    </div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"> 2224</span><span class="comment">    --~ SarPPSAdcPhaseComparator : PhaseComparatorPorts</span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"> 2225</span><span class="comment">    --~ generic map (</span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"> 2226</span><span class="comment">        --~ MAX_CLOCK_BITS_DELTA =&gt; 32--,</span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span><span class="comment">    --~ )</span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"> 2228</span><span class="comment">    --~ port map (</span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span><span class="comment">        --~ clk =&gt; MasterClk,</span></div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span><span class="comment">        --~ rst =&gt; not(nMasterReset),</span></div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span><span class="comment">        --~ InA =&gt; PPSMux,</span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span><span class="comment">        --~ --InB =&gt; SarAdcnDrdy, --since the A/D undersamples, this really should be the one drdy where we read the a/d, not all of them!</span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span><span class="comment">        --~ InB =&gt; SarSampleTimestampLatched,</span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"> 2234</span><span class="comment">        --~ Delta =&gt; SarPPSAdcPhaseCmp--,</span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"> 2235</span><span class="comment">    --~ );</span></div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"> 2236</span>    </div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"> 2237</span><span class="comment">    --~ --Implements a real time clock that&#39;s locked to the PPS</span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span><span class="comment">    --~ RtcCounter : RtcCounterPorts</span></div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"> 2239</span><span class="comment">    --~ generic map</span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"> 2240</span><span class="comment">    --~ (</span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span><span class="comment">        --~ CLOCK_FREQ =&gt; BoardMasterClockFreq--,</span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"> 2242</span><span class="comment">    --~ )</span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span><span class="comment">    --~ port map</span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span><span class="comment">    --~ (</span></div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span><span class="comment">        --~ clk =&gt; MasterClk,</span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span><span class="comment">        --~ rst =&gt; not(nMasterReset),</span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span><span class="comment">        --~ PPS =&gt; PPS_i,</span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span><span class="comment">        --~ PPSDetected =&gt; PPSDetected,</span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span><span class="comment">        --~ Sync =&gt; SyncAdcRequest,</span></div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span><span class="comment">        --~ GeneratedPPS =&gt; PpsGenerated,</span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span><span class="comment">        --~ SetTimeSeconds =&gt; SetTimeSeconds,</span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span><span class="comment">        --~ SetTime =&gt; SetTime,</span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span><span class="comment">        --~ SetChangedTime =&gt; SetChangedTime,</span></div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"> 2254</span><span class="comment">        --~ Seconds =&gt; Seconds,</span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"> 2255</span><span class="comment">        --~ Milliseconds =&gt; Milliseconds--,</span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"> 2256</span><span class="comment">    --~ );</span></div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"> 2257</span>    </div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"> 2258</span><span class="comment">    --~ IBufDacMiso : IBufP2Ports port map(clk =&gt; MasterClk, I =&gt; &#39;1&#39;, O =&gt; MisoXO_i);</span></div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a0c76dd583ad72d1cf6c233be4ed2670d">MisoXO_i</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span> </div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span>    ClkDac_i : <a class="code hl_class" href="classSpiDacPorts.html">SpiDacPorts</a></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span>    <span class="keywordflow">generic</span> <span class="keywordflow">map</span> </div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span>    (</div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"> 2264</span>        <a class="code hl_variable" href="classSpiDacPorts.html#a883f3c3d337d4957b7516a6ccc1dcda2">MASTER_CLOCK_FREQHZ</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#aa2c30a528b55e3d6f1f98122d3f3db54">BoardMasterClockFreq</a>,</div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"> 2265</span>        <a class="code hl_variable" href="classSpiDacPorts.html#afc83a897634c14f3c3231f10cdeccd10">BIT_WIDTH</a> =&gt; <span class="vhdllogic">16</span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"> 2266</span>    <span class="vhdlchar">)</span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span>    <span class="keywordflow">port</span> <span class="keywordflow">map</span> </div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span>    (</div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span>        <a class="code hl_variable" href="classSpiDacPorts.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a>,</div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"> 2270</span>        <a class="code hl_variable" href="classSpiDacPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a62c1f7f9f671ab242e662186b42f2694">MasterReset</a>,</div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"> 2271</span>        <a class="code hl_variable" href="classSpiDacPorts.html#a580121aab6f65c2ae2eb244045ef3c20">nCs</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#aad873afe5574109af14cb752f4dc7831">nCsXO_i</a>,</div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"> 2272</span>        <a class="code hl_variable" href="classSpiDacPorts.html#a2c4c12ecf6eb4315f8c3e5ec0d20b4f5">Sck</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#afc4ad7235039bb32333301b57f72a389">SckXO_i</a>,</div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"> 2273</span>        <a class="code hl_variable" href="classSpiDacPorts.html#a7037d670103fbf5cced1070817504229">Mosi</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a1863f749d1eda2e834319f94b15d272d">MosiXO_i</a>,</div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"> 2274</span>        <a class="code hl_variable" href="classSpiDacPorts.html#a06ab5d8ed6240ca85b1c0c96a38cc877">Miso</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a0c76dd583ad72d1cf6c233be4ed2670d">MisoXO_i</a>,</div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"> 2275</span>        <a class="code hl_variable" href="classSpiDacPorts.html#a8fd327be995a5ef2c0d80d037c0233bc">DacWriteOut</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a09f87fcfa082538be891a5c9c760a3d3">ClkDacWrite</a>,</div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"> 2276</span>        <a class="code hl_variable" href="classSpiDacPorts.html#ac2fdaa673ee5e47ec8276514bd821f55">WriteDac</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a189461809da31b305f00469b04bd27c3">WriteClkDac</a>,</div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"> 2277</span>        <a class="code hl_variable" href="classSpiDacPorts.html#adbabe48f97873e121a7e0c7f43bbd536">DacReadback</a> =&gt; <a class="code hl_variable" href="classMain_1_1architecture__Main.html#ac7f9185608c4e9acf2515a1645ba49c4">ClkDacReadback</a></div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#ad3c1a59a4e66dc27cd26d35bc9e21d12"> 2278</a></span>    <span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span> </div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"> 2280</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#ab4bdcb0a4d8bb846818f7728c8f8a29f">nCsXO</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#aad873afe5574109af14cb752f4dc7831">nCsXO_i</a></span>;</div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"> 2281</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#ac0e13da9c7d39bc1115b510dcf26a71b">SckXO</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#afc4ad7235039bb32333301b57f72a389">SckXO_i</a></span>;</div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a771772ade5b874d9a78fb95c04f23997">MosiXO</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a1863f749d1eda2e834319f94b15d272d">MosiXO_i</a></span>;</div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span>    </div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"> 2284</span><span class="comment">    ----------------------------- Power Supplies ----------------------------------</span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span>        </div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a0eff9695b21b847f877d52a967c3ef88">PowerSync</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span><span class="comment">    --~ PowerSyncClockDivider : ClockDividerPorts generic map(CLOCK_DIVIDER =&gt; 96, DIVOUT_RST_STATE =&gt; &#39;0&#39;) port map(clk =&gt; MasterClk, rst =&gt; MasterReset, div =&gt; PowerSync);</span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span>    </div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"> 2289</span><span class="comment">    ----------------------------- DEBUG IDEAS ----------------------------------</span></div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"> 2290</span>    </div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span>    <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#ad846f752ed4796ef5606ae79cc193340">Ux1SelJmp</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a2ebd771084f634d96d206a16f9963f8f">RamBusDataIn</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"> 2292</span><span class="comment">    --~ Ux1SelJmp &lt;= MotorSeekStep(0);</span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"> 2293</span><span class="comment">    --~ Ux1SelJmp &lt;= &#39;1&#39; when ( (Rxd1 = &#39;1&#39;) and (Rxd2 = &#39;0&#39;) ) else &#39;0&#39; when ( (Rxd1 = &#39;0&#39;) and (Rxd2 = &#39;1&#39;) ) else &#39;Z&#39;;</span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span><span class="comment">    --~ Ux1SelJmp &lt;= MasterClk;</span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span>        </div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"> 2296</span><span class="comment">    --  Discrete I/O Connections</span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span>    </div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span>        <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a17ebf3ec66c722ddd90e782da887cc68">TP1</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a48569d4b5eee076bc754f4182810dfb7">RamBusnCs</a></span>;</div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span>        <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#af62c2f691ddb862ef5b4e92d18006e30">TP2</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#ac3bffd04e6fb24f2e98f10aac444ce5d">RamBusWrnRd</a></span>;</div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span>        <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a693bb629417f0cc210ae4dc82912f4f1">TP3</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a2ebd771084f634d96d206a16f9963f8f">RamBusDataIn</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span>        <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#ae8df744efc7f25f447aa65d1e936084e">TP4</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a2ebd771084f634d96d206a16f9963f8f">RamBusDataIn</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"> 2302</span>        <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#aded1d031f95b76aa2d75ec123a3a88d2">TP5</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a2ebd771084f634d96d206a16f9963f8f">RamBusDataIn</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"> 2303</span>        <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#aff76772f146fa4ab5777946e5711d717">TP6</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#af5f76fc60629de3c2aef4c1edc3a95b5">PowerCycd</a></span>;</div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"> 2304</span>        <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#aff13bab68b34f8c02a5da32efe0e1b86">TP7</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a2ebd771084f634d96d206a16f9963f8f">RamBusDataIn</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">3</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"> 2305</span>        <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a4badcdd3ca1bd659e02bb19db3bb329c">TP8</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#aaa17b3fe456fb3ef04fd4088054a7f5c">Fault3VA</a></span> <span class="keywordflow">or</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#a6dce31eb139c8da4b3323de079231bd0">Fault1V</a></span> <span class="keywordflow">or</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#af5f76fc60629de3c2aef4c1edc3a95b5">PowerCycd</a></span> <span class="keywordflow">or</span> <span class="vhdlchar"><a class="code hl_variable" href="classMain.html#aba9920258c751f0f3c2c0556add60821">Fault5V</a></span>;</div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span>            </div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"> 2307</span><span class="comment">    ----------------------------- Clocked Logic / Main Loop ----------------------------------</span></div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"> 2308</span>    </div>
<div class="foldopen" id="foldopen02309" data-start="" data-end="">
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"><a class="line" href="classMain_1_1architecture__Main.html#a496c7c1ba2abfa387448702e2d473ddd"> 2309</a></span>    <span class="keywordflow">process</span>(<a class="code hl_variable" href="classMain_1_1architecture__Main.html#a62c1f7f9f671ab242e662186b42f2694">MasterReset</a>, <a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a>)</div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span><span class="vhdlkeyword">    begin</span></div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span>    </div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"> 2312</span>        <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a62c1f7f9f671ab242e662186b42f2694">MasterReset</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span>        </div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"> 2314</span><span class="comment">        --This is where we have to actually set all of our registers, since the M2S devices don&#39;t support initialization as though they are from the 1980&#39;s...</span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span>        </div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"> 2316</span>        </div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span>        <span class="keywordflow">else</span></div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span>        </div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"> 2319</span>            <span class="keywordflow">if</span> <span class="vhdlchar">(</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a></span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">event</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"> 2320</span>                </div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span>            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span>            </div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span>        <span class="keywordflow">end</span> <span class="keywordflow">if</span>;     </div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span> </div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span>    <span class="keywordflow">end</span> <span class="keywordflow">process</span>;</div>
</div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span> </div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"> 2327</span>    </div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"> 2328</span><span class="keywordflow">end</span> architecture_Main;</div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"> 2329</span> </div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"> 2330</span> </div>
<div class="ttc" id="aclassBuildNumberPorts_html"><div class="ttname"><a href="classBuildNumberPorts.html">BuildNumberPorts</a></div><div class="ttdef"><b>Definition</b> <a href="BuildNumber_8vhd_source.html#l00014">BuildNumber.vhd:14</a></div></div>
<div class="ttc" id="aclassBuildNumberPorts_html_a443f8553846ed3e704c162447eae156a"><div class="ttname"><a href="classBuildNumberPorts.html#a443f8553846ed3e704c162447eae156a">BuildNumberPorts.BuildNumber</a></div><div class="ttdeci">out BuildNumber std_logic_vector( 31 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="BuildNumber_8vhd_source.html#l00018">BuildNumber.vhd:18</a></div></div>
<div class="ttc" id="aclassClockDividerPorts_html"><div class="ttname"><a href="classClockDividerPorts.html">ClockDividerPorts</a></div><div class="ttdef"><b>Definition</b> <a href="ClockDivider_8vhd_source.html#l00030">ClockDivider.vhd:30</a></div></div>
<div class="ttc" id="aclassClockDividerPorts_html_a3b8e4034d77aecc179eaa754227e27b4"><div class="ttname"><a href="classClockDividerPorts.html#a3b8e4034d77aecc179eaa754227e27b4">ClockDividerPorts.DIVOUT_RST_STATE</a></div><div class="ttdeci">DIVOUT_RST_STATE std_logic := '0'</div><div class="ttdef"><b>Definition</b> <a href="ClockDivider_8vhd_source.html#l00034">ClockDivider.vhd:34</a></div></div>
<div class="ttc" id="aclassClockDividerPorts_html_a41e05e1c3eb6da619fd2f4a7355698f5"><div class="ttname"><a href="classClockDividerPorts.html#a41e05e1c3eb6da619fd2f4a7355698f5">ClockDividerPorts.CLOCK_DIVIDER</a></div><div class="ttdeci">CLOCK_DIVIDER natural := 10</div><div class="ttdef"><b>Definition</b> <a href="ClockDivider_8vhd_source.html#l00032">ClockDivider.vhd:32</a></div></div>
<div class="ttc" id="aclassClockDividerPorts_html_a50da91b765765ac486df1b41692e962f"><div class="ttname"><a href="classClockDividerPorts.html#a50da91b765765ac486df1b41692e962f">ClockDividerPorts.clk</a></div><div class="ttdeci">in clk std_logic </div><div class="ttdef"><b>Definition</b> <a href="ClockDivider_8vhd_source.html#l00037">ClockDivider.vhd:37</a></div></div>
<div class="ttc" id="aclassClockDividerPorts_html_aabe699609079c4f4a218ff975c750ce3"><div class="ttname"><a href="classClockDividerPorts.html#aabe699609079c4f4a218ff975c750ce3">ClockDividerPorts.div</a></div><div class="ttdeci">out div std_logic </div><div class="ttdef"><b>Definition</b> <a href="ClockDivider_8vhd_source.html#l00040">ClockDivider.vhd:40</a></div></div>
<div class="ttc" id="aclassClockDividerPorts_html_ae106f17a2b73445119c8eb039d3e102e"><div class="ttname"><a href="classClockDividerPorts.html#ae106f17a2b73445119c8eb039d3e102e">ClockDividerPorts.rst</a></div><div class="ttdeci">in rst std_logic </div><div class="ttdef"><b>Definition</b> <a href="ClockDivider_8vhd_source.html#l00038">ClockDivider.vhd:38</a></div></div>
<div class="ttc" id="aclassIBufP1Ports_html"><div class="ttname"><a href="classIBufP1Ports.html">IBufP1Ports</a></div><div class="ttdef"><b>Definition</b> <a href="IBufP1_8vhd_source.html#l00030">IBufP1.vhd:30</a></div></div>
<div class="ttc" id="aclassIBufP1Ports_html_a3f039dc652aa87dcfd27466632b46f9e"><div class="ttname"><a href="classIBufP1Ports.html#a3f039dc652aa87dcfd27466632b46f9e">IBufP1Ports.I</a></div><div class="ttdeci">in I std_logic </div><div class="ttdef"><b>Definition</b> <a href="IBufP1_8vhd_source.html#l00033">IBufP1.vhd:33</a></div></div>
<div class="ttc" id="aclassIBufP1Ports_html_a50da91b765765ac486df1b41692e962f"><div class="ttname"><a href="classIBufP1Ports.html#a50da91b765765ac486df1b41692e962f">IBufP1Ports.clk</a></div><div class="ttdeci">in clk std_logic </div><div class="ttdef"><b>Definition</b> <a href="IBufP1_8vhd_source.html#l00032">IBufP1.vhd:32</a></div></div>
<div class="ttc" id="aclassIBufP1Ports_html_ab89355c345ee51203fa0ebedb3789df7"><div class="ttname"><a href="classIBufP1Ports.html#ab89355c345ee51203fa0ebedb3789df7">IBufP1Ports.O</a></div><div class="ttdeci">out O std_logic </div><div class="ttdef"><b>Definition</b> <a href="IBufP1_8vhd_source.html#l00035">IBufP1.vhd:35</a></div></div>
<div class="ttc" id="aclassIBufP2Ports_html"><div class="ttname"><a href="classIBufP2Ports.html">IBufP2Ports</a></div><div class="ttdef"><b>Definition</b> <a href="IBufP2_8vhd_source.html#l00030">IBufP2.vhd:30</a></div></div>
<div class="ttc" id="aclassIBufP2Ports_html_a3f039dc652aa87dcfd27466632b46f9e"><div class="ttname"><a href="classIBufP2Ports.html#a3f039dc652aa87dcfd27466632b46f9e">IBufP2Ports.I</a></div><div class="ttdeci">in I std_logic </div><div class="ttdef"><b>Definition</b> <a href="IBufP2_8vhd_source.html#l00033">IBufP2.vhd:33</a></div></div>
<div class="ttc" id="aclassIBufP2Ports_html_a50da91b765765ac486df1b41692e962f"><div class="ttname"><a href="classIBufP2Ports.html#a50da91b765765ac486df1b41692e962f">IBufP2Ports.clk</a></div><div class="ttdeci">in clk std_logic </div><div class="ttdef"><b>Definition</b> <a href="IBufP2_8vhd_source.html#l00032">IBufP2.vhd:32</a></div></div>
<div class="ttc" id="aclassIBufP2Ports_html_ab89355c345ee51203fa0ebedb3789df7"><div class="ttname"><a href="classIBufP2Ports.html#ab89355c345ee51203fa0ebedb3789df7">IBufP2Ports.O</a></div><div class="ttdeci">out O std_logic </div><div class="ttdef"><b>Definition</b> <a href="IBufP2_8vhd_source.html#l00035">IBufP2.vhd:35</a></div></div>
<div class="ttc" id="aclassIBufP3Ports_html"><div class="ttname"><a href="classIBufP3Ports.html">IBufP3Ports</a></div><div class="ttdef"><b>Definition</b> <a href="IBufP3_8vhd_source.html#l00030">IBufP3.vhd:30</a></div></div>
<div class="ttc" id="aclassIBufP3Ports_html_a3f039dc652aa87dcfd27466632b46f9e"><div class="ttname"><a href="classIBufP3Ports.html#a3f039dc652aa87dcfd27466632b46f9e">IBufP3Ports.I</a></div><div class="ttdeci">in I std_logic </div><div class="ttdef"><b>Definition</b> <a href="IBufP3_8vhd_source.html#l00033">IBufP3.vhd:33</a></div></div>
<div class="ttc" id="aclassIBufP3Ports_html_a50da91b765765ac486df1b41692e962f"><div class="ttname"><a href="classIBufP3Ports.html#a50da91b765765ac486df1b41692e962f">IBufP3Ports.clk</a></div><div class="ttdeci">in clk std_logic </div><div class="ttdef"><b>Definition</b> <a href="IBufP3_8vhd_source.html#l00032">IBufP3.vhd:32</a></div></div>
<div class="ttc" id="aclassIBufP3Ports_html_ab89355c345ee51203fa0ebedb3789df7"><div class="ttname"><a href="classIBufP3Ports.html#ab89355c345ee51203fa0ebedb3789df7">IBufP3Ports.O</a></div><div class="ttdeci">out O std_logic </div><div class="ttdef"><b>Definition</b> <a href="IBufP3_8vhd_source.html#l00035">IBufP3.vhd:35</a></div></div>
<div class="ttc" id="aclassIOBufP2Ports_html"><div class="ttname"><a href="classIOBufP2Ports.html">IOBufP2Ports</a></div><div class="ttdef"><b>Definition</b> <a href="IOBufP1_8vhd_source.html#l00030">IOBufP1.vhd:30</a></div></div>
<div class="ttc" id="aclassIOBufP2Ports_html_a2abe8a8ede57e42b31f3019a50ff054f"><div class="ttname"><a href="classIOBufP2Ports.html#a2abe8a8ede57e42b31f3019a50ff054f">IOBufP2Ports.T</a></div><div class="ttdeci">in T std_logic </div><div class="ttdef"><b>Definition</b> <a href="IOBufP1_8vhd_source.html#l00034">IOBufP1.vhd:34</a></div></div>
<div class="ttc" id="aclassIOBufP2Ports_html_a3f039dc652aa87dcfd27466632b46f9e"><div class="ttname"><a href="classIOBufP2Ports.html#a3f039dc652aa87dcfd27466632b46f9e">IOBufP2Ports.I</a></div><div class="ttdeci">in I std_logic </div><div class="ttdef"><b>Definition</b> <a href="IOBufP1_8vhd_source.html#l00035">IOBufP1.vhd:35</a></div></div>
<div class="ttc" id="aclassIOBufP2Ports_html_a4081ef8a1edce0f15061e97d9be1a417"><div class="ttname"><a href="classIOBufP2Ports.html#a4081ef8a1edce0f15061e97d9be1a417">IOBufP2Ports.IO</a></div><div class="ttdeci">inout IO std_logic </div><div class="ttdef"><b>Definition</b> <a href="IOBufP1_8vhd_source.html#l00033">IOBufP1.vhd:33</a></div></div>
<div class="ttc" id="aclassIOBufP2Ports_html_a50da91b765765ac486df1b41692e962f"><div class="ttname"><a href="classIOBufP2Ports.html#a50da91b765765ac486df1b41692e962f">IOBufP2Ports.clk</a></div><div class="ttdeci">in clk std_logic </div><div class="ttdef"><b>Definition</b> <a href="IOBufP1_8vhd_source.html#l00032">IOBufP1.vhd:32</a></div></div>
<div class="ttc" id="aclassIOBufP2Ports_html_ab89355c345ee51203fa0ebedb3789df7"><div class="ttname"><a href="classIOBufP2Ports.html#ab89355c345ee51203fa0ebedb3789df7">IOBufP2Ports.O</a></div><div class="ttdeci">out O std_logic </div><div class="ttdef"><b>Definition</b> <a href="IOBufP1_8vhd_source.html#l00037">IOBufP1.vhd:37</a></div></div>
<div class="ttc" id="aclassIOBufP3Ports_html"><div class="ttname"><a href="classIOBufP3Ports.html">IOBufP3Ports</a></div><div class="ttdef"><b>Definition</b> <a href="IOBufP3_8vhd_source.html#l00032">IOBufP3.vhd:32</a></div></div>
<div class="ttc" id="aclassIOBufP3Ports_html_a2abe8a8ede57e42b31f3019a50ff054f"><div class="ttname"><a href="classIOBufP3Ports.html#a2abe8a8ede57e42b31f3019a50ff054f">IOBufP3Ports.T</a></div><div class="ttdeci">in T std_logic </div><div class="ttdef"><b>Definition</b> <a href="IOBufP3_8vhd_source.html#l00036">IOBufP3.vhd:36</a></div></div>
<div class="ttc" id="aclassIOBufP3Ports_html_a3f039dc652aa87dcfd27466632b46f9e"><div class="ttname"><a href="classIOBufP3Ports.html#a3f039dc652aa87dcfd27466632b46f9e">IOBufP3Ports.I</a></div><div class="ttdeci">in I std_logic </div><div class="ttdef"><b>Definition</b> <a href="IOBufP3_8vhd_source.html#l00037">IOBufP3.vhd:37</a></div></div>
<div class="ttc" id="aclassIOBufP3Ports_html_a4081ef8a1edce0f15061e97d9be1a417"><div class="ttname"><a href="classIOBufP3Ports.html#a4081ef8a1edce0f15061e97d9be1a417">IOBufP3Ports.IO</a></div><div class="ttdeci">inout IO std_logic </div><div class="ttdef"><b>Definition</b> <a href="IOBufP3_8vhd_source.html#l00035">IOBufP3.vhd:35</a></div></div>
<div class="ttc" id="aclassIOBufP3Ports_html_a50da91b765765ac486df1b41692e962f"><div class="ttname"><a href="classIOBufP3Ports.html#a50da91b765765ac486df1b41692e962f">IOBufP3Ports.clk</a></div><div class="ttdeci">in clk std_logic </div><div class="ttdef"><b>Definition</b> <a href="IOBufP3_8vhd_source.html#l00034">IOBufP3.vhd:34</a></div></div>
<div class="ttc" id="aclassIOBufP3Ports_html_ab89355c345ee51203fa0ebedb3789df7"><div class="ttname"><a href="classIOBufP3Ports.html#ab89355c345ee51203fa0ebedb3789df7">IOBufP3Ports.O</a></div><div class="ttdeci">out O std_logic </div><div class="ttdef"><b>Definition</b> <a href="IOBufP3_8vhd_source.html#l00039">IOBufP3.vhd:39</a></div></div>
<div class="ttc" id="aclassLtc2378AccumQuadPorts_html"><div class="ttname"><a href="classLtc2378AccumQuadPorts.html">Ltc2378AccumQuadPorts</a></div><div class="ttdef"><b>Definition</b> <a href="Ltc2378AccumQuad_8vhd_source.html#l00039">Ltc2378AccumQuad.vhd:39</a></div></div>
<div class="ttc" id="aclassLtc2378AccumQuadPorts_html_a011b6c940335f47c6da23e5a2b77dc72"><div class="ttname"><a href="classLtc2378AccumQuadPorts.html#a011b6c940335f47c6da23e5a2b77dc72">Ltc2378AccumQuadPorts.AdcSampleNumAccums</a></div><div class="ttdeci">out AdcSampleNumAccums std_logic_vector( 15 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="Ltc2378AccumQuad_8vhd_source.html#l00080">Ltc2378AccumQuad.vhd:80</a></div></div>
<div class="ttc" id="aclassLtc2378AccumQuadPorts_html_a039248d1a510208fdd2aa41ff87c0727"><div class="ttname"><a href="classLtc2378AccumQuadPorts.html#a039248d1a510208fdd2aa41ff87c0727">Ltc2378AccumQuadPorts.ChopperMuxNeg</a></div><div class="ttdeci">out ChopperMuxNeg std_logic </div><div class="ttdef"><b>Definition</b> <a href="Ltc2378AccumQuad_8vhd_source.html#l00072">Ltc2378AccumQuad.vhd:72</a></div></div>
<div class="ttc" id="aclassLtc2378AccumQuadPorts_html_a12122ca018733d9217a0def9e6595f02"><div class="ttname"><a href="classLtc2378AccumQuadPorts.html#a12122ca018733d9217a0def9e6595f02">Ltc2378AccumQuadPorts.nDrdyC</a></div><div class="ttdeci">in nDrdyC std_logic </div><div class="ttdef"><b>Definition</b> <a href="Ltc2378AccumQuad_8vhd_source.html#l00050">Ltc2378AccumQuad.vhd:50</a></div></div>
<div class="ttc" id="aclassLtc2378AccumQuadPorts_html_a17ebf3ec66c722ddd90e782da887cc68"><div class="ttname"><a href="classLtc2378AccumQuadPorts.html#a17ebf3ec66c722ddd90e782da887cc68">Ltc2378AccumQuadPorts.TP1</a></div><div class="ttdeci">out TP1 std_logic </div><div class="ttdef"><b>Definition</b> <a href="Ltc2378AccumQuad_8vhd_source.html#l00083">Ltc2378AccumQuad.vhd:83</a></div></div>
<div class="ttc" id="aclassLtc2378AccumQuadPorts_html_a1b83d907f5b56002ee143294f9a12fbb"><div class="ttname"><a href="classLtc2378AccumQuadPorts.html#a1b83d907f5b56002ee143294f9a12fbb">Ltc2378AccumQuadPorts.nCsC</a></div><div class="ttdeci">out nCsC std_logic </div><div class="ttdef"><b>Definition</b> <a href="Ltc2378AccumQuad_8vhd_source.html#l00054">Ltc2378AccumQuad.vhd:54</a></div></div>
<div class="ttc" id="aclassLtc2378AccumQuadPorts_html_a1fee88b1fefc2c08153289284c3e8654"><div class="ttname"><a href="classLtc2378AccumQuadPorts.html#a1fee88b1fefc2c08153289284c3e8654">Ltc2378AccumQuadPorts.SamplesToAverage</a></div><div class="ttdeci">in SamplesToAverage std_logic_vector( 15 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="Ltc2378AccumQuad_8vhd_source.html#l00069">Ltc2378AccumQuad.vhd:69</a></div></div>
<div class="ttc" id="aclassLtc2378AccumQuadPorts_html_a27b0511dcae0257abb4eb7bf8ff3e693"><div class="ttname"><a href="classLtc2378AccumQuadPorts.html#a27b0511dcae0257abb4eb7bf8ff3e693">Ltc2378AccumQuadPorts.MisoD</a></div><div class="ttdeci">in MisoD std_logic </div><div class="ttdef"><b>Definition</b> <a href="Ltc2378AccumQuad_8vhd_source.html#l00060">Ltc2378AccumQuad.vhd:60</a></div></div>
<div class="ttc" id="aclassLtc2378AccumQuadPorts_html_a2901f0665163844288bcf578c2549150"><div class="ttname"><a href="classLtc2378AccumQuadPorts.html#a2901f0665163844288bcf578c2549150">Ltc2378AccumQuadPorts.AdcClkDivider</a></div><div class="ttdeci">in AdcClkDivider std_logic_vector( 15 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="Ltc2378AccumQuad_8vhd_source.html#l00068">Ltc2378AccumQuad.vhd:68</a></div></div>
<div class="ttc" id="aclassLtc2378AccumQuadPorts_html_a2ac1b37b76485ae5063353556e5ff591"><div class="ttname"><a href="classLtc2378AccumQuadPorts.html#a2ac1b37b76485ae5063353556e5ff591">Ltc2378AccumQuadPorts.AdcSampleToReadB</a></div><div class="ttdeci">out AdcSampleToReadB std_logic_vector( 47 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="Ltc2378AccumQuad_8vhd_source.html#l00077">Ltc2378AccumQuad.vhd:77</a></div></div>
<div class="ttc" id="aclassLtc2378AccumQuadPorts_html_a2c4c12ecf6eb4315f8c3e5ec0d20b4f5"><div class="ttname"><a href="classLtc2378AccumQuadPorts.html#a2c4c12ecf6eb4315f8c3e5ec0d20b4f5">Ltc2378AccumQuadPorts.Sck</a></div><div class="ttdeci">out Sck std_logic </div><div class="ttdef"><b>Definition</b> <a href="Ltc2378AccumQuad_8vhd_source.html#l00056">Ltc2378AccumQuad.vhd:56</a></div></div>
<div class="ttc" id="aclassLtc2378AccumQuadPorts_html_a2e1165ddf33ab7f111cbf34000adce37"><div class="ttname"><a href="classLtc2378AccumQuadPorts.html#a2e1165ddf33ab7f111cbf34000adce37">Ltc2378AccumQuadPorts.AdcSampleToReadD</a></div><div class="ttdeci">out AdcSampleToReadD std_logic_vector( 47 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="Ltc2378AccumQuad_8vhd_source.html#l00079">Ltc2378AccumQuad.vhd:79</a></div></div>
<div class="ttc" id="aclassLtc2378AccumQuadPorts_html_a3f2435b155c7eeb88b4c29ef92da567d"><div class="ttname"><a href="classLtc2378AccumQuadPorts.html#a3f2435b155c7eeb88b4c29ef92da567d">Ltc2378AccumQuadPorts.ReadAdcSample</a></div><div class="ttdeci">in ReadAdcSample std_logic </div><div class="ttdef"><b>Definition</b> <a href="Ltc2378AccumQuad_8vhd_source.html#l00075">Ltc2378AccumQuad.vhd:75</a></div></div>
<div class="ttc" id="aclassLtc2378AccumQuadPorts_html_a455ea288aef07919b3c9b4ea8fb7c212"><div class="ttname"><a href="classLtc2378AccumQuadPorts.html#a455ea288aef07919b3c9b4ea8fb7c212">Ltc2378AccumQuadPorts.OverRangeA</a></div><div class="ttdeci">out OverRangeA std_logic </div><div class="ttdef"><b>Definition</b> <a href="Ltc2378AccumQuad_8vhd_source.html#l00061">Ltc2378AccumQuad.vhd:61</a></div></div>
<div class="ttc" id="aclassLtc2378AccumQuadPorts_html_a4def99ac0b2f874114785b96671b92d8"><div class="ttname"><a href="classLtc2378AccumQuadPorts.html#a4def99ac0b2f874114785b96671b92d8">Ltc2378AccumQuadPorts.OverRangeC</a></div><div class="ttdeci">out OverRangeC std_logic </div><div class="ttdef"><b>Definition</b> <a href="Ltc2378AccumQuad_8vhd_source.html#l00063">Ltc2378AccumQuad.vhd:63</a></div></div>
<div class="ttc" id="aclassLtc2378AccumQuadPorts_html_a50da91b765765ac486df1b41692e962f"><div class="ttname"><a href="classLtc2378AccumQuadPorts.html#a50da91b765765ac486df1b41692e962f">Ltc2378AccumQuadPorts.clk</a></div><div class="ttdeci">in clk std_logic </div><div class="ttdef"><b>Definition</b> <a href="Ltc2378AccumQuad_8vhd_source.html#l00043">Ltc2378AccumQuad.vhd:43</a></div></div>
<div class="ttc" id="aclassLtc2378AccumQuadPorts_html_a6702369a2605f8928b98381d6ca651f4"><div class="ttname"><a href="classLtc2378AccumQuadPorts.html#a6702369a2605f8928b98381d6ca651f4">Ltc2378AccumQuadPorts.Trigger</a></div><div class="ttdeci">out Trigger std_logic </div><div class="ttdef"><b>Definition</b> <a href="Ltc2378AccumQuad_8vhd_source.html#l00047">Ltc2378AccumQuad.vhd:47</a></div></div>
<div class="ttc" id="aclassLtc2378AccumQuadPorts_html_a693bb629417f0cc210ae4dc82912f4f1"><div class="ttname"><a href="classLtc2378AccumQuadPorts.html#a693bb629417f0cc210ae4dc82912f4f1">Ltc2378AccumQuadPorts.TP3</a></div><div class="ttdeci">out TP3 std_logic </div><div class="ttdef"><b>Definition</b> <a href="Ltc2378AccumQuad_8vhd_source.html#l00085">Ltc2378AccumQuad.vhd:85</a></div></div>
<div class="ttc" id="aclassLtc2378AccumQuadPorts_html_a78114f1bfe93841b362cba035b2f3b77"><div class="ttname"><a href="classLtc2378AccumQuadPorts.html#a78114f1bfe93841b362cba035b2f3b77">Ltc2378AccumQuadPorts.ChopperEnable</a></div><div class="ttdeci">in ChopperEnable std_logic </div><div class="ttdef"><b>Definition</b> <a href="Ltc2378AccumQuad_8vhd_source.html#l00070">Ltc2378AccumQuad.vhd:70</a></div></div>
<div class="ttc" id="aclassLtc2378AccumQuadPorts_html_a837c3a62b1e79c196b1a3f37d8c6d041"><div class="ttname"><a href="classLtc2378AccumQuadPorts.html#a837c3a62b1e79c196b1a3f37d8c6d041">Ltc2378AccumQuadPorts.AdcSampleToReadA</a></div><div class="ttdeci">out AdcSampleToReadA std_logic_vector( 47 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="Ltc2378AccumQuad_8vhd_source.html#l00076">Ltc2378AccumQuad.vhd:76</a></div></div>
<div class="ttc" id="aclassLtc2378AccumQuadPorts_html_a8664f917fd0b63aac70a9f432d521b6f"><div class="ttname"><a href="classLtc2378AccumQuadPorts.html#a8664f917fd0b63aac70a9f432d521b6f">Ltc2378AccumQuadPorts.nDrdyA</a></div><div class="ttdeci">in nDrdyA std_logic </div><div class="ttdef"><b>Definition</b> <a href="Ltc2378AccumQuad_8vhd_source.html#l00048">Ltc2378AccumQuad.vhd:48</a></div></div>
<div class="ttc" id="aclassLtc2378AccumQuadPorts_html_a930d1f4a2e747a0acab590ffffccb4b8"><div class="ttname"><a href="classLtc2378AccumQuadPorts.html#a930d1f4a2e747a0acab590ffffccb4b8">Ltc2378AccumQuadPorts.MisoB</a></div><div class="ttdeci">in MisoB std_logic </div><div class="ttdef"><b>Definition</b> <a href="Ltc2378AccumQuad_8vhd_source.html#l00058">Ltc2378AccumQuad.vhd:58</a></div></div>
<div class="ttc" id="aclassLtc2378AccumQuadPorts_html_aa4d9db30b119d1d1a125a4071ebba597"><div class="ttname"><a href="classLtc2378AccumQuadPorts.html#aa4d9db30b119d1d1a125a4071ebba597">Ltc2378AccumQuadPorts.MisoC</a></div><div class="ttdeci">in MisoC std_logic </div><div class="ttdef"><b>Definition</b> <a href="Ltc2378AccumQuad_8vhd_source.html#l00059">Ltc2378AccumQuad.vhd:59</a></div></div>
<div class="ttc" id="aclassLtc2378AccumQuadPorts_html_aacec3188d4ef48d129570ed9e9ee5c9d"><div class="ttname"><a href="classLtc2378AccumQuadPorts.html#aacec3188d4ef48d129570ed9e9ee5c9d">Ltc2378AccumQuadPorts.nCsA</a></div><div class="ttdeci">out nCsA std_logic </div><div class="ttdef"><b>Definition</b> <a href="Ltc2378AccumQuad_8vhd_source.html#l00052">Ltc2378AccumQuad.vhd:52</a></div></div>
<div class="ttc" id="aclassLtc2378AccumQuadPorts_html_ab4befa5fd42cda375494971fc42a29a4"><div class="ttname"><a href="classLtc2378AccumQuadPorts.html#ab4befa5fd42cda375494971fc42a29a4">Ltc2378AccumQuadPorts.nCsD</a></div><div class="ttdeci">out nCsD std_logic </div><div class="ttdef"><b>Definition</b> <a href="Ltc2378AccumQuad_8vhd_source.html#l00055">Ltc2378AccumQuad.vhd:55</a></div></div>
<div class="ttc" id="aclassLtc2378AccumQuadPorts_html_ab6e08f5e1578e236ca2a84a29eaa8190"><div class="ttname"><a href="classLtc2378AccumQuadPorts.html#ab6e08f5e1578e236ca2a84a29eaa8190">Ltc2378AccumQuadPorts.nCsB</a></div><div class="ttdeci">out nCsB std_logic </div><div class="ttdef"><b>Definition</b> <a href="Ltc2378AccumQuad_8vhd_source.html#l00053">Ltc2378AccumQuad.vhd:53</a></div></div>
<div class="ttc" id="aclassLtc2378AccumQuadPorts_html_abf137664dd4ef8c0013c908a876f9624"><div class="ttname"><a href="classLtc2378AccumQuadPorts.html#abf137664dd4ef8c0013c908a876f9624">Ltc2378AccumQuadPorts.MisoA</a></div><div class="ttdeci">in MisoA std_logic </div><div class="ttdef"><b>Definition</b> <a href="Ltc2378AccumQuad_8vhd_source.html#l00057">Ltc2378AccumQuad.vhd:57</a></div></div>
<div class="ttc" id="aclassLtc2378AccumQuadPorts_html_ac428dd94627ed95979a57bd902e5fdd7"><div class="ttname"><a href="classLtc2378AccumQuadPorts.html#ac428dd94627ed95979a57bd902e5fdd7">Ltc2378AccumQuadPorts.AdcSampleToReadC</a></div><div class="ttdeci">out AdcSampleToReadC std_logic_vector( 47 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="Ltc2378AccumQuad_8vhd_source.html#l00078">Ltc2378AccumQuad.vhd:78</a></div></div>
<div class="ttc" id="aclassLtc2378AccumQuadPorts_html_ac88e3812006822f96c48e579a2ce9e99"><div class="ttname"><a href="classLtc2378AccumQuadPorts.html#ac88e3812006822f96c48e579a2ce9e99">Ltc2378AccumQuadPorts.OverRangeB</a></div><div class="ttdeci">out OverRangeB std_logic </div><div class="ttdef"><b>Definition</b> <a href="Ltc2378AccumQuad_8vhd_source.html#l00062">Ltc2378AccumQuad.vhd:62</a></div></div>
<div class="ttc" id="aclassLtc2378AccumQuadPorts_html_adec5a9b4ac55e5b76f173dec24abc7bb"><div class="ttname"><a href="classLtc2378AccumQuadPorts.html#adec5a9b4ac55e5b76f173dec24abc7bb">Ltc2378AccumQuadPorts.nDrdyD</a></div><div class="ttdeci">in nDrdyD std_logic </div><div class="ttdef"><b>Definition</b> <a href="Ltc2378AccumQuad_8vhd_source.html#l00051">Ltc2378AccumQuad.vhd:51</a></div></div>
<div class="ttc" id="aclassLtc2378AccumQuadPorts_html_ae106f17a2b73445119c8eb039d3e102e"><div class="ttname"><a href="classLtc2378AccumQuadPorts.html#ae106f17a2b73445119c8eb039d3e102e">Ltc2378AccumQuadPorts.rst</a></div><div class="ttdeci">in rst std_logic </div><div class="ttdef"><b>Definition</b> <a href="Ltc2378AccumQuad_8vhd_source.html#l00044">Ltc2378AccumQuad.vhd:44</a></div></div>
<div class="ttc" id="aclassLtc2378AccumQuadPorts_html_ae4996365c828a8faf87d20119b1521b0"><div class="ttname"><a href="classLtc2378AccumQuadPorts.html#ae4996365c828a8faf87d20119b1521b0">Ltc2378AccumQuadPorts.nDrdyB</a></div><div class="ttdeci">in nDrdyB std_logic </div><div class="ttdef"><b>Definition</b> <a href="Ltc2378AccumQuad_8vhd_source.html#l00049">Ltc2378AccumQuad.vhd:49</a></div></div>
<div class="ttc" id="aclassLtc2378AccumQuadPorts_html_ae8df744efc7f25f447aa65d1e936084e"><div class="ttname"><a href="classLtc2378AccumQuadPorts.html#ae8df744efc7f25f447aa65d1e936084e">Ltc2378AccumQuadPorts.TP4</a></div><div class="ttdeci">out TP4 std_logic </div><div class="ttdef"><b>Definition</b> <a href="Ltc2378AccumQuad_8vhd_source.html#l00088">Ltc2378AccumQuad.vhd:88</a></div></div>
<div class="ttc" id="aclassLtc2378AccumQuadPorts_html_aeb4bde87de67fcfade7d502e53b6cfbb"><div class="ttname"><a href="classLtc2378AccumQuadPorts.html#aeb4bde87de67fcfade7d502e53b6cfbb">Ltc2378AccumQuadPorts.AdcPowerDown</a></div><div class="ttdeci">in AdcPowerDown std_logic </div><div class="ttdef"><b>Definition</b> <a href="Ltc2378AccumQuad_8vhd_source.html#l00067">Ltc2378AccumQuad.vhd:67</a></div></div>
<div class="ttc" id="aclassLtc2378AccumQuadPorts_html_af2c4aae0794acf961d160e7add6806f8"><div class="ttname"><a href="classLtc2378AccumQuadPorts.html#af2c4aae0794acf961d160e7add6806f8">Ltc2378AccumQuadPorts.ChopperMuxPos</a></div><div class="ttdeci">out ChopperMuxPos std_logic </div><div class="ttdef"><b>Definition</b> <a href="Ltc2378AccumQuad_8vhd_source.html#l00071">Ltc2378AccumQuad.vhd:71</a></div></div>
<div class="ttc" id="aclassLtc2378AccumQuadPorts_html_af62c2f691ddb862ef5b4e92d18006e30"><div class="ttname"><a href="classLtc2378AccumQuadPorts.html#af62c2f691ddb862ef5b4e92d18006e30">Ltc2378AccumQuadPorts.TP2</a></div><div class="ttdeci">out TP2 std_logic </div><div class="ttdef"><b>Definition</b> <a href="Ltc2378AccumQuad_8vhd_source.html#l00084">Ltc2378AccumQuad.vhd:84</a></div></div>
<div class="ttc" id="aclassLtc2378AccumQuadPorts_html_af745940724c892d61c92a93d9f04381a"><div class="ttname"><a href="classLtc2378AccumQuadPorts.html#af745940724c892d61c92a93d9f04381a">Ltc2378AccumQuadPorts.OverRangeD</a></div><div class="ttdeci">out OverRangeD std_logic </div><div class="ttdef"><b>Definition</b> <a href="Ltc2378AccumQuad_8vhd_source.html#l00064">Ltc2378AccumQuad.vhd:64</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html"><div class="ttname"><a href="classMain_1_1architecture__Main.html">Main.architecture_Main</a></div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00140">Main.vhd:140</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a009ecb093dc824c6d3d92a9a4827e58e"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a009ecb093dc824c6d3d92a9a4827e58e">Main.architecture_Main.WriteUart2</a></div><div class="ttdeci">std_logic WriteUart2</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01137">Main.vhd:1137</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a021f5d87d2f46aec8578f82725035575"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a021f5d87d2f46aec8578f82725035575">Main.architecture_Main.Uart2TxFifoCount</a></div><div class="ttdeci">std_logic_vector( 9 downto  0) Uart2TxFifoCount</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01141">Main.vhd:1141</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a05f714faad3c73fd963b177afd02c29b"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a05f714faad3c73fd963b177afd02c29b">Main.architecture_Main.AdcSampleToReadA</a></div><div class="ttdeci">std_logic_vector( 47 downto  0) AdcSampleToReadA</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01055">Main.vhd:1055</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a08752966acd8d4149c8923d8b85d7a8b"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a08752966acd8d4149c8923d8b85d7a8b">Main.architecture_Main.TrigAdcs_i</a></div><div class="ttdeci">std_logic TrigAdcs_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01040">Main.vhd:1040</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a099b30b6fa4bad5bbe839a434e5351eb"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a099b30b6fa4bad5bbe839a434e5351eb">Main.architecture_Main.Uart0TxFifoCount</a></div><div class="ttdeci">std_logic_vector( 9 downto  0) Uart0TxFifoCount</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01101">Main.vhd:1101</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a09f87fcfa082538be891a5c9c760a3d3"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a09f87fcfa082538be891a5c9c760a3d3">Main.architecture_Main.ClkDacWrite</a></div><div class="ttdeci">std_logic_vector( 15 downto  0) := x&quot;0000&quot; ClkDacWrite</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01178">Main.vhd:1178</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a0a0ce92e6a210561738026f51fc75c98"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a0a0ce92e6a210561738026f51fc75c98">Main.architecture_Main.Uart2FifoReset_i</a></div><div class="ttdeci">std_logic Uart2FifoReset_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01130">Main.vhd:1130</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a0b44297c424a34711ca43f863578fa3e"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a0b44297c424a34711ca43f863578fa3e">Main.architecture_Main.PPSCount</a></div><div class="ttdeci">std_logic_vector( 31 downto  0) := x&quot;00000000&quot; PPSCount</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01176">Main.vhd:1176</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a0b5b8adfd6bf1b3f93dceb3048592d2c"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a0b5b8adfd6bf1b3f93dceb3048592d2c">Main.architecture_Main.Uart2ClkDivider</a></div><div class="ttdeci">std_logic_vector( 7 downto  0) Uart2ClkDivider</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01142">Main.vhd:1142</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a0b9e1f3e91c751e1b0ca2c73d457ecc6"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a0b9e1f3e91c751e1b0ca2c73d457ecc6">Main.architecture_Main.MonitorAdcSpiDataIn</a></div><div class="ttdeci">std_logic_vector( 7 downto  0) MonitorAdcSpiDataIn</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01080">Main.vhd:1080</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a0c76dd583ad72d1cf6c233be4ed2670d"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a0c76dd583ad72d1cf6c233be4ed2670d">Main.architecture_Main.MisoXO_i</a></div><div class="ttdeci">std_logic MisoXO_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01184">Main.vhd:1184</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a159a0b221dba75f3c84ce3114d0c7839"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a159a0b221dba75f3c84ce3114d0c7839">Main.architecture_Main.nCsAdcC_i</a></div><div class="ttdeci">std_logic nCsAdcC_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01052">Main.vhd:1052</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a1863f749d1eda2e834319f94b15d272d"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a1863f749d1eda2e834319f94b15d272d">Main.architecture_Main.MosiXO_i</a></div><div class="ttdeci">std_logic MosiXO_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01183">Main.vhd:1183</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a189461809da31b305f00469b04bd27c3"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a189461809da31b305f00469b04bd27c3">Main.architecture_Main.WriteClkDac</a></div><div class="ttdeci">std_logic WriteClkDac</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01179">Main.vhd:1179</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a18ab5a5e77b6148de1a0d8bf8983399f"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a18ab5a5e77b6148de1a0d8bf8983399f">Main.architecture_Main.nCsDacB_i</a></div><div class="ttdeci">std_logic nCsDacB_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01013">Main.vhd:1013</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a18daa4f72de1bf1c5b354fb3e2e24230"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a18daa4f72de1bf1c5b354fb3e2e24230">Main.architecture_Main.RamBusCE_i</a></div><div class="ttdeci">std_logic RamBusCE_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00993">Main.vhd:993</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a19d983e04fb7593bc4cebc6768488776"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a19d983e04fb7593bc4cebc6768488776">Main.architecture_Main.Uart1ClkDivider</a></div><div class="ttdeci">std_logic_vector( 7 downto  0) Uart1ClkDivider</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01122">Main.vhd:1122</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a1b5ebcc5a0192209366c360fe927d025"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a1b5ebcc5a0192209366c360fe927d025">Main.architecture_Main.DacCSetpoint</a></div><div class="ttdeci">std_logic_vector( 23 downto  0) DacCSetpoint</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01027">Main.vhd:1027</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a1c8c569cc5ee67615a5e28f3ee03ba8f"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a1c8c569cc5ee67615a5e28f3ee03ba8f">Main.architecture_Main.MonitorAdcSpiDataOut0</a></div><div class="ttdeci">std_logic_vector( 7 downto  0) MonitorAdcSpiDataOut0</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01081">Main.vhd:1081</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a1f13eb0a34ff678edb508ea4656b4190"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a1f13eb0a34ff678edb508ea4656b4190">Main.architecture_Main.nCsDacA_i</a></div><div class="ttdeci">std_logic nCsDacA_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01012">Main.vhd:1012</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a1f1c0149a68a4cb907103772585b0275"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a1f1c0149a68a4cb907103772585b0275">Main.architecture_Main.JumperInserted</a></div><div class="ttdeci">std_logic := '0' JumperInserted</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01190">Main.vhd:1190</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a2258199886e6ffc8c429acd72e798885"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a2258199886e6ffc8c429acd72e798885">Main.architecture_Main.ReadAdcSample</a></div><div class="ttdeci">std_logic ReadAdcSample</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01054">Main.vhd:1054</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a252c6b7d847f0eae28c7182f7b54c3df"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a252c6b7d847f0eae28c7182f7b54c3df">Main.architecture_Main.Uart3TxFifoEmpty</a></div><div class="ttdeci">std_logic Uart3TxFifoEmpty</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01159">Main.vhd:1159</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a2748e4cd8122f7c60db8430a161b3f96"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a2748e4cd8122f7c60db8430a161b3f96">Main.architecture_Main.WriteReq</a></div><div class="ttdeci">std_logic WriteReq</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01003">Main.vhd:1003</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a27828e2b97329715b7b7982ada9ba7bd"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a27828e2b97329715b7b7982ada9ba7bd">Main.architecture_Main.nCsEnabled</a></div><div class="ttdeci">std_logic := '0' nCsEnabled</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01186">Main.vhd:1186</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a27971e741921aacd11e67e4cd980409d"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a27971e741921aacd11e67e4cd980409d">Main.architecture_Main.MisoAdcC_i</a></div><div class="ttdeci">std_logic MisoAdcC_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01048">Main.vhd:1048</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a287259d3769ea50ed8b3db1b9893492f"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a287259d3769ea50ed8b3db1b9893492f">Main.architecture_Main.PPSCountReset</a></div><div class="ttdeci">std_logic PPSCountReset</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01174">Main.vhd:1174</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a2b05ad34583f2c6a6212d590c044f5e5"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a2b05ad34583f2c6a6212d590c044f5e5">Main.architecture_Main.Uart1RxFifoReadAck</a></div><div class="ttdeci">std_logic Uart1RxFifoReadAck</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01114">Main.vhd:1114</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a2c3fabbd5d38a932668550ef0c431ce5"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a2c3fabbd5d38a932668550ef0c431ce5">Main.architecture_Main.MosiDacA_i</a></div><div class="ttdeci">std_logic MosiDacA_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01017">Main.vhd:1017</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a2c93d1a69481aba15c694eecdf916869"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a2c93d1a69481aba15c694eecdf916869">Main.architecture_Main.Txd2_i</a></div><div class="ttdeci">std_logic Txd2_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01145">Main.vhd:1145</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a2de7be14df85ff1fd29235d08853da55"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a2de7be14df85ff1fd29235d08853da55">Main.architecture_Main.Txd1_i</a></div><div class="ttdeci">std_logic Txd1_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01125">Main.vhd:1125</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a2e304d08f1935b06b847a531e4433af1"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a2e304d08f1935b06b847a531e4433af1">Main.architecture_Main.MisoAdcB_i</a></div><div class="ttdeci">std_logic MisoAdcB_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01047">Main.vhd:1047</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a300555c589bd27a71d6fec081ccd458b"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a300555c589bd27a71d6fec081ccd458b">Main.architecture_Main.DacBSetpoint</a></div><div class="ttdeci">std_logic_vector( 23 downto  0) DacBSetpoint</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01026">Main.vhd:1026</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a302fc96f2e01a31395de1a12ebd1783b"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a302fc96f2e01a31395de1a12ebd1783b">Main.architecture_Main.UartTxClk1</a></div><div class="ttdeci">std_logic UartTxClk1</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01124">Main.vhd:1124</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a3113cd86621386e1e4406ce4a02ecbab"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a3113cd86621386e1e4406ce4a02ecbab">Main.architecture_Main.MisoAdcD_i</a></div><div class="ttdeci">std_logic MisoAdcD_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01049">Main.vhd:1049</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a37c62c9322b45ffa7ab4c696b9ce89d0"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a37c62c9322b45ffa7ab4c696b9ce89d0">Main.architecture_Main.ReadUart2</a></div><div class="ttdeci">std_logic ReadUart2</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01131">Main.vhd:1131</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a393772ea55197f11716b7daabea2538e"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a393772ea55197f11716b7daabea2538e">Main.architecture_Main.Uart1RxFifoEmpty</a></div><div class="ttdeci">std_logic Uart1RxFifoEmpty</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01113">Main.vhd:1113</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a3b40936433b54fc3d0d0c0e2f3142efe"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a3b40936433b54fc3d0d0c0e2f3142efe">Main.architecture_Main.ChopperMuxNeg_i</a></div><div class="ttdeci">std_logic ChopperMuxNeg_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01061">Main.vhd:1061</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a3baa5ea00ba98ad25a6ad7b2dced7a99"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a3baa5ea00ba98ad25a6ad7b2dced7a99">Main.architecture_Main.MosiMonitorAdc_i</a></div><div class="ttdeci">std_logic MosiMonitorAdc_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01070">Main.vhd:1070</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a3bb8412c7b1743b27503a2e8b9b5da4b"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a3bb8412c7b1743b27503a2e8b9b5da4b">Main.architecture_Main.Uart3TxFifoFull</a></div><div class="ttdeci">std_logic Uart3TxFifoFull</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01158">Main.vhd:1158</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a3d32b041fc77188c1e90c634422f4355"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">Main.architecture_Main.MasterClk</a></div><div class="ttdeci">std_logic MasterClk</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00977">Main.vhd:977</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a3e68efcc417c6e06ab8b3e9a098503f4"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a3e68efcc417c6e06ab8b3e9a098503f4">Main.architecture_Main.Uart3FifoReset_i</a></div><div class="ttdeci">std_logic Uart3FifoReset_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01150">Main.vhd:1150</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a3e980c1859f65f86c834cdd68aa808dc"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a3e980c1859f65f86c834cdd68aa808dc">Main.architecture_Main.Rxd3_i</a></div><div class="ttdeci">std_logic Rxd3_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01166">Main.vhd:1166</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a40289b9927eedbea8d5a960b5c0c6446"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a40289b9927eedbea8d5a960b5c0c6446">Main.architecture_Main.SerialNumber</a></div><div class="ttdeci">std_logic_vector( 31 downto  0) SerialNumber</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00987">Main.vhd:987</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a421e5da9974c48e59e3a21051ad0623b"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a421e5da9974c48e59e3a21051ad0623b">Main.architecture_Main.nLDacs_i</a></div><div class="ttdeci">std_logic nLDacs_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01034">Main.vhd:1034</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a44b5ade8b1ad8bbbc0bfaec2b4a357cc"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a44b5ade8b1ad8bbbc0bfaec2b4a357cc">Main.architecture_Main.nCsNotEnabled</a></div><div class="ttdeci">std_logic := '1' nCsNotEnabled</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01187">Main.vhd:1187</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a44c1b498ffe5ee4db2524a89c5a61f21"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a44c1b498ffe5ee4db2524a89c5a61f21">Main.architecture_Main.MonitorAdcReadSample</a></div><div class="ttdeci">std_logic MonitorAdcReadSample</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01074">Main.vhd:1074</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a48f59cb48db408cf9d4b9dd3a46e6fae"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a48f59cb48db408cf9d4b9dd3a46e6fae">Main.architecture_Main.ReadUart1</a></div><div class="ttdeci">std_logic ReadUart1</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01111">Main.vhd:1111</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a497c211727b737db4387aac78bd46609"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a497c211727b737db4387aac78bd46609">Main.architecture_Main.WriteAck</a></div><div class="ttdeci">std_logic WriteAck</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01004">Main.vhd:1004</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a4b6561aebcce5a80deff61f43713d6d7"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a4b6561aebcce5a80deff61f43713d6d7">Main.architecture_Main.Uart1RxFifoData</a></div><div class="ttdeci">std_logic_vector( 7 downto  0) Uart1RxFifoData</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01115">Main.vhd:1115</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a4bae1ebcf91d13ac99523d3cf9787d6d"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a4bae1ebcf91d13ac99523d3cf9787d6d">Main.architecture_Main.RamBusAck_i</a></div><div class="ttdeci">std_logic RamBusAck_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00998">Main.vhd:998</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a4beb5fc5d28c4fad594ab3adfdaf8b4b"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a4beb5fc5d28c4fad594ab3adfdaf8b4b">Main.architecture_Main.nCsMonitorAdc_i</a></div><div class="ttdeci">std_logic nCsMonitorAdc_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01068">Main.vhd:1068</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a4c7ca116cc9942da9779895111f39526"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a4c7ca116cc9942da9779895111f39526">Main.architecture_Main.RamDataOut</a></div><div class="ttdeci">std_logic_vector( 31 downto  0) RamDataOut</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00996">Main.vhd:996</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a5040b3cb639b97ee302adfbba2bc5e31"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a5040b3cb639b97ee302adfbba2bc5e31">Main.architecture_Main.nDrdyMonitorAdc1_i</a></div><div class="ttdeci">std_logic nDrdyMonitorAdc1_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01067">Main.vhd:1067</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a52fea4ed1dc7950a260254b048ed4418"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a52fea4ed1dc7950a260254b048ed4418">Main.architecture_Main.ReadUart0</a></div><div class="ttdeci">std_logic ReadUart0</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01091">Main.vhd:1091</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a52fed9f58ac81fa5b132cecb8b75232b"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a52fed9f58ac81fa5b132cecb8b75232b">Main.architecture_Main.Uart0TxFifoFull</a></div><div class="ttdeci">std_logic Uart0TxFifoFull</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01098">Main.vhd:1098</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a54ca8813b99194b0446d864b47ae844f"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a54ca8813b99194b0446d864b47ae844f">Main.architecture_Main.Uart0RxFifoData</a></div><div class="ttdeci">std_logic_vector( 7 downto  0) Uart0RxFifoData</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01095">Main.vhd:1095</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a56a3d8e922aadde518ec662c41bedb70"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a56a3d8e922aadde518ec662c41bedb70">Main.architecture_Main.nDrdyMonitorAdc0_i</a></div><div class="ttdeci">std_logic nDrdyMonitorAdc0_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01066">Main.vhd:1066</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a56d17a3b782306f8f9546d56ebdbd099"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a56d17a3b782306f8f9546d56ebdbd099">Main.architecture_Main.Uart3FifoReset</a></div><div class="ttdeci">std_logic Uart3FifoReset</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01149">Main.vhd:1149</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a572dc186ea6b1bc1f1f40ad487d37795"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a572dc186ea6b1bc1f1f40ad487d37795">Main.architecture_Main.MonitorAdcSpiFrameEnable</a></div><div class="ttdeci">std_logic MonitorAdcSpiFrameEnable</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01085">Main.vhd:1085</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a5760b71b439114772e15320a276e576c"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a5760b71b439114772e15320a276e576c">Main.architecture_Main.SckDacs_i</a></div><div class="ttdeci">std_logic SckDacs_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01016">Main.vhd:1016</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a581bbb883232404164b54fcd8392bff0"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a581bbb883232404164b54fcd8392bff0">Main.architecture_Main.Uart0FifoReset</a></div><div class="ttdeci">std_logic Uart0FifoReset</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01089">Main.vhd:1089</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a5f5f4af1909467dff3b29d11077127c2"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a5f5f4af1909467dff3b29d11077127c2">Main.architecture_Main.WriteDacs</a></div><div class="ttdeci">std_logic WriteDacs</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01029">Main.vhd:1029</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a60c98d9b86e2d58c822a418e25ab4fee"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a60c98d9b86e2d58c822a418e25ab4fee">Main.architecture_Main.nCsDacD_i</a></div><div class="ttdeci">std_logic nCsDacD_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01015">Main.vhd:1015</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a60dcea0283ddc927ea417227a444f718"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a60dcea0283ddc927ea417227a444f718">Main.architecture_Main.Uart2RxFifoFull</a></div><div class="ttdeci">std_logic Uart2RxFifoFull</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01132">Main.vhd:1132</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a623a16405ee5838b049d428590c0ab36"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a623a16405ee5838b049d428590c0ab36">Main.architecture_Main.MisoDacD_i</a></div><div class="ttdeci">std_logic MisoDacD_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01024">Main.vhd:1024</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a62c1f7f9f671ab242e662186b42f2694"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a62c1f7f9f671ab242e662186b42f2694">Main.architecture_Main.MasterReset</a></div><div class="ttdeci">std_logic MasterReset</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00986">Main.vhd:986</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a64c5fe7002601c540a32f9d54df1f3b0"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a64c5fe7002601c540a32f9d54df1f3b0">Main.architecture_Main.ReadUart3</a></div><div class="ttdeci">std_logic ReadUart3</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01151">Main.vhd:1151</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a64f078941e8ae4cce9b208ca76e32193"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a64f078941e8ae4cce9b208ca76e32193">Main.architecture_Main.MisoDacA_i</a></div><div class="ttdeci">std_logic MisoDacA_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01021">Main.vhd:1021</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a652e630d26b6f7944d1135f75a16921e"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a652e630d26b6f7944d1135f75a16921e">Main.architecture_Main.MisoAdcA_i</a></div><div class="ttdeci">std_logic MisoAdcA_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01046">Main.vhd:1046</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a6619aa6427a03d9e647528a3b39a77bb"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a6619aa6427a03d9e647528a3b39a77bb">Main.architecture_Main.SckMonitorAdc_i</a></div><div class="ttdeci">std_logic SckMonitorAdc_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01069">Main.vhd:1069</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a677d33016bf52e475951c1c77a7ebb6b"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a677d33016bf52e475951c1c77a7ebb6b">Main.architecture_Main.WriteUart0</a></div><div class="ttdeci">std_logic WriteUart0</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01097">Main.vhd:1097</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a67ea097e57c66c2b1af0a9c0ea82d4ed"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a67ea097e57c66c2b1af0a9c0ea82d4ed">Main.architecture_Main.UartTxClk0</a></div><div class="ttdeci">std_logic UartTxClk0</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01104">Main.vhd:1104</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a68d8fccf4206d9a0d45b0c86ba67a668"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a68d8fccf4206d9a0d45b0c86ba67a668">Main.architecture_Main.Uart2RxFifoData</a></div><div class="ttdeci">std_logic_vector( 7 downto  0) Uart2RxFifoData</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01135">Main.vhd:1135</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a6b4046be3a1bb1f82b7a697cf43d05b8"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a6b4046be3a1bb1f82b7a697cf43d05b8">Main.architecture_Main.Uart3RxFifoReadAck</a></div><div class="ttdeci">std_logic Uart3RxFifoReadAck</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01154">Main.vhd:1154</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a6c68c8d59af8c87f706cd8d07221c625"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a6c68c8d59af8c87f706cd8d07221c625">Main.architecture_Main.Uart1TxFifoData</a></div><div class="ttdeci">std_logic_vector( 7 downto  0) Uart1TxFifoData</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01120">Main.vhd:1120</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a6cabd0ab0efb446f526815d40f56e9fb"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a6cabd0ab0efb446f526815d40f56e9fb">Main.architecture_Main.Uart1FifoReset</a></div><div class="ttdeci">std_logic Uart1FifoReset</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01109">Main.vhd:1109</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a6cf88fbed3d4194ec72a8b8f18f808ac"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a6cf88fbed3d4194ec72a8b8f18f808ac">Main.architecture_Main.DacCReadback</a></div><div class="ttdeci">std_logic_vector( 23 downto  0) DacCReadback</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01032">Main.vhd:1032</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a7023f333307fae3807606215f54ac552"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a7023f333307fae3807606215f54ac552">Main.architecture_Main.JumperNotInserted</a></div><div class="ttdeci">std_logic := '1' JumperNotInserted</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01189">Main.vhd:1189</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a73429561ba04e705e5046d7015045cab"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a73429561ba04e705e5046d7015045cab">Main.architecture_Main.nCsAdcD_i</a></div><div class="ttdeci">std_logic nCsAdcD_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01053">Main.vhd:1053</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a73e98c6eada9ba23ea65647f7c74d910"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a73e98c6eada9ba23ea65647f7c74d910">Main.architecture_Main.PPS_i</a></div><div class="ttdeci">std_logic PPS_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01173">Main.vhd:1173</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a7456837baeb26dd820561ef2576a6a58"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a7456837baeb26dd820561ef2576a6a58">Main.architecture_Main.DacAReadback</a></div><div class="ttdeci">std_logic_vector( 23 downto  0) DacAReadback</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01030">Main.vhd:1030</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a75336daf80d80b4f9508a6c366e08e2e"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a75336daf80d80b4f9508a6c366e08e2e">Main.architecture_Main.TxdUartBitCount</a></div><div class="ttdeci">std_logic_vector( 3 downto  0) TxdUartBitCount</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01169">Main.vhd:1169</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a759d386730cd000408e736528ed1c32f"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a759d386730cd000408e736528ed1c32f">Main.architecture_Main.SckAdcs_i</a></div><div class="ttdeci">std_logic SckAdcs_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01045">Main.vhd:1045</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a75bc10a86631d3ffa80d6ee97e339452"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a75bc10a86631d3ffa80d6ee97e339452">Main.architecture_Main.Uart1TxFifoFull</a></div><div class="ttdeci">std_logic Uart1TxFifoFull</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01118">Main.vhd:1118</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a75d876847b9fe9e19f0e2d2624048a42"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a75d876847b9fe9e19f0e2d2624048a42">Main.architecture_Main.DataFromRead</a></div><div class="ttdeci">std_logic_vector( 31 downto  0) DataFromRead</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01005">Main.vhd:1005</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a775e3f6e7a1902d17ed9b62a47221e29"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a775e3f6e7a1902d17ed9b62a47221e29">Main.architecture_Main.MisoMonitorAdc0_i</a></div><div class="ttdeci">std_logic MisoMonitorAdc0_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01071">Main.vhd:1071</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a77e87bf57c36184a0ccc62691d559eb5"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a77e87bf57c36184a0ccc62691d559eb5">Main.architecture_Main.AdcSampleToReadC</a></div><div class="ttdeci">std_logic_vector( 47 downto  0) AdcSampleToReadC</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01057">Main.vhd:1057</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a7b9d2d6789bdd7590359238a25652298"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a7b9d2d6789bdd7590359238a25652298">Main.architecture_Main.Uart3RxFifoCount</a></div><div class="ttdeci">std_logic_vector( 9 downto  0) Uart3RxFifoCount</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01156">Main.vhd:1156</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a7cfa761ba4e7ae3c27fcb38174cf67c1"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a7cfa761ba4e7ae3c27fcb38174cf67c1">Main.architecture_Main.UartRx0Dbg</a></div><div class="ttdeci">std_logic UartRx0Dbg</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01107">Main.vhd:1107</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a7fca826503d16988accc46b7d62f5e39"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a7fca826503d16988accc46b7d62f5e39">Main.architecture_Main.Uart3RxFifoFull</a></div><div class="ttdeci">std_logic Uart3RxFifoFull</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01152">Main.vhd:1152</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a80d01ccbdbaca47948be45c8763bcd13"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a80d01ccbdbaca47948be45c8763bcd13">Main.architecture_Main.Uart2TxFifoEmpty</a></div><div class="ttdeci">std_logic Uart2TxFifoEmpty</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01139">Main.vhd:1139</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a8404172e0bd8c012634273f710999988"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a8404172e0bd8c012634273f710999988">Main.architecture_Main.RamDataIn</a></div><div class="ttdeci">std_logic_vector( 31 downto  0) RamDataIn</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00997">Main.vhd:997</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a84cae0ba2067bdc1ec3b6318e7c3cf40"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a84cae0ba2067bdc1ec3b6318e7c3cf40">Main.architecture_Main.PPSCounter</a></div><div class="ttdeci">std_logic_vector( 31 downto  0) := x&quot;00000000&quot; PPSCounter</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01177">Main.vhd:1177</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a884f4e879e71db6a837995e4b2fdd748"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a884f4e879e71db6a837995e4b2fdd748">Main.architecture_Main.Rxd2_i</a></div><div class="ttdeci">std_logic Rxd2_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01146">Main.vhd:1146</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a88fab6884378c8652683e487dc94407b"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a88fab6884378c8652683e487dc94407b">Main.architecture_Main.RamBusWrnRd_i</a></div><div class="ttdeci">std_logic RamBusWrnRd_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00994">Main.vhd:994</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a89244c9c042f1940e69d63c92257f9e5"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a89244c9c042f1940e69d63c92257f9e5">Main.architecture_Main.RamBusLatch_i</a></div><div class="ttdeci">std_logic RamBusLatch_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00992">Main.vhd:992</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a8bd48de0e707b530f9fcbf22ca38c2e7"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a8bd48de0e707b530f9fcbf22ca38c2e7">Main.architecture_Main.Uart2RxFifoReadAck</a></div><div class="ttdeci">std_logic Uart2RxFifoReadAck</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01134">Main.vhd:1134</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a8c174b80fed280633102c8972786a11f"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a8c174b80fed280633102c8972786a11f">Main.architecture_Main.MonitorAdcSpiDataOut1</a></div><div class="ttdeci">std_logic_vector( 7 downto  0) MonitorAdcSpiDataOut1</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01082">Main.vhd:1082</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a8e29b1b66d07010740bf5bb0af907caa"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a8e29b1b66d07010740bf5bb0af907caa">Main.architecture_Main.UartTxFifo</a></div><div class="ttdeci">UartTxFifo</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00451">Main.vhd:451</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a8efbba2ae2cb4795366c2b28bbf9fba4"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a8efbba2ae2cb4795366c2b28bbf9fba4">ltc2378</a></div><div class="ttdeci">Ltc2378AccumQuadPorts ltc2378ltc2378</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01581">Main.vhd:1581</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a909179585584afdfcecb7eab10a41b35"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a909179585584afdfcecb7eab10a41b35">Main.architecture_Main.nCsDacC_i</a></div><div class="ttdeci">std_logic nCsDacC_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01014">Main.vhd:1014</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a9139bb126ecbd5138419df0ad2a7deda"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a9139bb126ecbd5138419df0ad2a7deda">Main.architecture_Main.WriteUart1</a></div><div class="ttdeci">std_logic WriteUart1</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01117">Main.vhd:1117</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a91bac08c1229a282bddf84e408b5e8e0"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a91bac08c1229a282bddf84e408b5e8e0">Main.architecture_Main.ReadReq</a></div><div class="ttdeci">std_logic ReadReq</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01006">Main.vhd:1006</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a926f90040b2a5fe66da67a583775020a"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a926f90040b2a5fe66da67a583775020a">Main.architecture_Main.Txd3_i</a></div><div class="ttdeci">std_logic Txd3_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01165">Main.vhd:1165</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a95737d0e491f9a1f55a921efd14693a8"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a95737d0e491f9a1f55a921efd14693a8">Main.architecture_Main.UartClk0</a></div><div class="ttdeci">std_logic UartClk0</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01103">Main.vhd:1103</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a962853a205a161be34721f6795122286"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a962853a205a161be34721f6795122286">Main.architecture_Main.Rxd1_i</a></div><div class="ttdeci">std_logic Rxd1_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01126">Main.vhd:1126</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a9771c64805ddcf1bd637a4b01ac19895"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a9771c64805ddcf1bd637a4b01ac19895">Main.architecture_Main.AdcSampleToReadB</a></div><div class="ttdeci">std_logic_vector( 47 downto  0) AdcSampleToReadB</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01056">Main.vhd:1056</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a988df310ad714b8d633a4c31b638b133"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a988df310ad714b8d633a4c31b638b133">Main.architecture_Main.nCsAdcA_i</a></div><div class="ttdeci">std_logic nCsAdcA_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01050">Main.vhd:1050</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a98bbab21c14dbb627470c32e86cdd440"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a98bbab21c14dbb627470c32e86cdd440">Main.architecture_Main.UartRx3Dbg</a></div><div class="ttdeci">std_logic UartRx3Dbg</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01167">Main.vhd:1167</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a996de9bf23422ec6a2cc99b621566136"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a996de9bf23422ec6a2cc99b621566136">Main.architecture_Main.Uart2TxFifoData</a></div><div class="ttdeci">std_logic_vector( 7 downto  0) Uart2TxFifoData</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01140">Main.vhd:1140</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a999c4b20ac3219cd56af1573668a9e9a"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a999c4b20ac3219cd56af1573668a9e9a">Main.architecture_Main.MisoDacB_i</a></div><div class="ttdeci">std_logic MisoDacB_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01022">Main.vhd:1022</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a9b2c2a89d940c228fd55529366b1fbf8"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a9b2c2a89d940c228fd55529366b1fbf8">ads1258</a></div><div class="ttdeci">SpiDeviceDualPorts ads1258ads1258</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01684">Main.vhd:1684</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a9bdf5bafa8b308e02e6ba0b0ffa9de74"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a9bdf5bafa8b308e02e6ba0b0ffa9de74">Main.architecture_Main.MosiDacC_i</a></div><div class="ttdeci">std_logic MosiDacC_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01019">Main.vhd:1019</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_a9ede147a37709b2bdb5113612f2ab55e"><div class="ttname"><a href="classMain_1_1architecture__Main.html#a9ede147a37709b2bdb5113612f2ab55e">Main.architecture_Main.Uart0RxFifoReadAck</a></div><div class="ttdeci">std_logic Uart0RxFifoReadAck</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01094">Main.vhd:1094</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_aa1ae7a772186d938fd79b9bef42dc414"><div class="ttname"><a href="classMain_1_1architecture__Main.html#aa1ae7a772186d938fd79b9bef42dc414">Main.architecture_Main.UartRx2Dbg</a></div><div class="ttdeci">std_logic UartRx2Dbg</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01147">Main.vhd:1147</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_aa2c30a528b55e3d6f1f98122d3f3db54"><div class="ttname"><a href="classMain_1_1architecture__Main.html#aa2c30a528b55e3d6f1f98122d3f3db54">Main.architecture_Main.BoardMasterClockFreq</a></div><div class="ttdeci">natural := 102000000 BoardMasterClockFreq</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00973">Main.vhd:973</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_aa52d9100ecf0c69d150ef67e512cac6c"><div class="ttname"><a href="classMain_1_1architecture__Main.html#aa52d9100ecf0c69d150ef67e512cac6c">Main.architecture_Main.nDrdyAdcA_i</a></div><div class="ttdeci">std_logic nDrdyAdcA_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01041">Main.vhd:1041</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_aa82b1927909083aeb690b0d21c215ddd"><div class="ttname"><a href="classMain_1_1architecture__Main.html#aa82b1927909083aeb690b0d21c215ddd">Main.architecture_Main.BoardUartClockFreq</a></div><div class="ttdeci">natural := 102000000 BoardUartClockFreq</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00975">Main.vhd:975</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_aa865f2bb3c1b19d57c625859c879f7c3"><div class="ttname"><a href="classMain_1_1architecture__Main.html#aa865f2bb3c1b19d57c625859c879f7c3">Main.architecture_Main.Uart1FifoReset_i</a></div><div class="ttdeci">std_logic Uart1FifoReset_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01110">Main.vhd:1110</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_aaa23dbe608f33477242f8e8d79987d4f"><div class="ttname"><a href="classMain_1_1architecture__Main.html#aaa23dbe608f33477242f8e8d79987d4f">Main.architecture_Main.DacSelectMaxti</a></div><div class="ttdeci">std_logic DacSelectMaxti</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01011">Main.vhd:1011</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_aabce1735a2b47e228a3708abbab85b5e"><div class="ttname"><a href="classMain_1_1architecture__Main.html#aabce1735a2b47e228a3708abbab85b5e">Main.architecture_Main.Uart3ClkDivider</a></div><div class="ttdeci">std_logic_vector( 7 downto  0) Uart3ClkDivider</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01162">Main.vhd:1162</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_aace611faa1360c21e61a0ed5cab74f1b"><div class="ttname"><a href="classMain_1_1architecture__Main.html#aace611faa1360c21e61a0ed5cab74f1b">Main.architecture_Main.WriteUart3</a></div><div class="ttdeci">std_logic WriteUart3</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01157">Main.vhd:1157</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_aad873afe5574109af14cb752f4dc7831"><div class="ttname"><a href="classMain_1_1architecture__Main.html#aad873afe5574109af14cb752f4dc7831">Main.architecture_Main.nCsXO_i</a></div><div class="ttdeci">std_logic nCsXO_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01181">Main.vhd:1181</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_aadc57dc79f99705f782b1fccc9fc78a9"><div class="ttname"><a href="classMain_1_1architecture__Main.html#aadc57dc79f99705f782b1fccc9fc78a9">Main.architecture_Main.UartClk</a></div><div class="ttdeci">std_logic UartClk</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00978">Main.vhd:978</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_ab34c342b82b713cf89cf919ce23c9a2e"><div class="ttname"><a href="classMain_1_1architecture__Main.html#ab34c342b82b713cf89cf919ce23c9a2e">Main.architecture_Main.MonitorAdcSpiXferStart</a></div><div class="ttdeci">std_logic MonitorAdcSpiXferStart</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01083">Main.vhd:1083</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_ab366594018b076ed1a9bdb680a24dd0a"><div class="ttname"><a href="classMain_1_1architecture__Main.html#ab366594018b076ed1a9bdb680a24dd0a">Main.architecture_Main.Uart0RxFifoFull</a></div><div class="ttdeci">std_logic Uart0RxFifoFull</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01092">Main.vhd:1092</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_ab3e73f8ed94e501fc1d4c8e40f7b9a88"><div class="ttname"><a href="classMain_1_1architecture__Main.html#ab3e73f8ed94e501fc1d4c8e40f7b9a88">Main.architecture_Main.DacBReadback</a></div><div class="ttdeci">std_logic_vector( 23 downto  0) DacBReadback</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01031">Main.vhd:1031</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_ab49270e4f6e838002bdc1ac6656cafaa"><div class="ttname"><a href="classMain_1_1architecture__Main.html#ab49270e4f6e838002bdc1ac6656cafaa">Main.architecture_Main.Uart1RxFifoFull</a></div><div class="ttdeci">std_logic Uart1RxFifoFull</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01112">Main.vhd:1112</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_ab834e3542e9ea8f125e5aaee857e20b2"><div class="ttname"><a href="classMain_1_1architecture__Main.html#ab834e3542e9ea8f125e5aaee857e20b2">Main.architecture_Main.DataToWrite</a></div><div class="ttdeci">std_logic_vector( 31 downto  0) DataToWrite</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01002">Main.vhd:1002</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_ab850bc60182593aa6ff3bda6e486a297"><div class="ttname"><a href="classMain_1_1architecture__Main.html#ab850bc60182593aa6ff3bda6e486a297">Main.architecture_Main.Uart1TxFifoCount</a></div><div class="ttdeci">std_logic_vector( 9 downto  0) Uart1TxFifoCount</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01121">Main.vhd:1121</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_ab87efacb8cafad8b9925b11d7eb44d44"><div class="ttname"><a href="classMain_1_1architecture__Main.html#ab87efacb8cafad8b9925b11d7eb44d44">Main.architecture_Main.Uart2RxFifoEmpty</a></div><div class="ttdeci">std_logic Uart2RxFifoEmpty</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01133">Main.vhd:1133</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_ab93a8126e5d6e7bed364efdad7127656"><div class="ttname"><a href="classMain_1_1architecture__Main.html#ab93a8126e5d6e7bed364efdad7127656">Main.architecture_Main.RamBusAddress_i</a></div><div class="ttdeci">std_logic_vector( 9 downto  0) RamBusAddress_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00995">Main.vhd:995</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_aba98e523319a7b9fbc1d2f814e19daf2"><div class="ttname"><a href="classMain_1_1architecture__Main.html#aba98e523319a7b9fbc1d2f814e19daf2">Main.architecture_Main.Uart0TxFifoEmpty</a></div><div class="ttdeci">std_logic Uart0TxFifoEmpty</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01099">Main.vhd:1099</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_abce2f63c461fad2b690a594ef5920922"><div class="ttname"><a href="classMain_1_1architecture__Main.html#abce2f63c461fad2b690a594ef5920922">Main.architecture_Main.Uart2FifoReset</a></div><div class="ttdeci">std_logic Uart2FifoReset</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01129">Main.vhd:1129</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_ac674532dc1f1b906b078057906b46082"><div class="ttname"><a href="classMain_1_1architecture__Main.html#ac674532dc1f1b906b078057906b46082">Main.architecture_Main.MisoMonitorAdc1_i</a></div><div class="ttdeci">std_logic MisoMonitorAdc1_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01072">Main.vhd:1072</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_ac6b82732ae7bf1242bcae7029e3bdef5"><div class="ttname"><a href="classMain_1_1architecture__Main.html#ac6b82732ae7bf1242bcae7029e3bdef5">Main.architecture_Main.nCsAdcB_i</a></div><div class="ttdeci">std_logic nCsAdcB_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01051">Main.vhd:1051</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_ac7f9185608c4e9acf2515a1645ba49c4"><div class="ttname"><a href="classMain_1_1architecture__Main.html#ac7f9185608c4e9acf2515a1645ba49c4">Main.architecture_Main.ClkDacReadback</a></div><div class="ttdeci">std_logic_vector( 15 downto  0) ClkDacReadback</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01180">Main.vhd:1180</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_ac880723be0541998d442ef4389878780"><div class="ttname"><a href="classMain_1_1architecture__Main.html#ac880723be0541998d442ef4389878780">Main.architecture_Main.MosiDacB_i</a></div><div class="ttdeci">std_logic MosiDacB_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01018">Main.vhd:1018</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_ac9a18f446f95cc58cbfc1922b351d084"><div class="ttname"><a href="classMain_1_1architecture__Main.html#ac9a18f446f95cc58cbfc1922b351d084">Main.architecture_Main.MisoDacC_i</a></div><div class="ttdeci">std_logic MisoDacC_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01023">Main.vhd:1023</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_acb86be37726a6e4b3dd058a096d4db30"><div class="ttname"><a href="classMain_1_1architecture__Main.html#acb86be37726a6e4b3dd058a096d4db30">Main.architecture_Main.UartClk2</a></div><div class="ttdeci">std_logic UartClk2</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01143">Main.vhd:1143</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_acea40362fad8abdc73a248892012172a"><div class="ttname"><a href="classMain_1_1architecture__Main.html#acea40362fad8abdc73a248892012172a">Main.architecture_Main.Uart3TxFifoCount</a></div><div class="ttdeci">std_logic_vector( 9 downto  0) Uart3TxFifoCount</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01161">Main.vhd:1161</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_ad171d4689893058a948afadb7f558967"><div class="ttname"><a href="classMain_1_1architecture__Main.html#ad171d4689893058a948afadb7f558967">Main.architecture_Main.Uart0FifoReset_i</a></div><div class="ttdeci">std_logic Uart0FifoReset_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01090">Main.vhd:1090</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_ad1d91a5b47972cd7a15e2589637a9ebc"><div class="ttname"><a href="classMain_1_1architecture__Main.html#ad1d91a5b47972cd7a15e2589637a9ebc">Main.architecture_Main.UartTxClk2</a></div><div class="ttdeci">std_logic UartTxClk2</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01144">Main.vhd:1144</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_ad23e0399c263048d5a32fd46ab621323"><div class="ttname"><a href="classMain_1_1architecture__Main.html#ad23e0399c263048d5a32fd46ab621323">Main.architecture_Main.ReadAck</a></div><div class="ttdeci">std_logic ReadAck</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01007">Main.vhd:1007</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_ad4203a0b3ca74d19489dca2975b1d2f7"><div class="ttname"><a href="classMain_1_1architecture__Main.html#ad4203a0b3ca74d19489dca2975b1d2f7">Main.architecture_Main.Uart1TxFifoEmpty</a></div><div class="ttdeci">std_logic Uart1TxFifoEmpty</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01119">Main.vhd:1119</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_ad5c5257c1f5c227dc4261e09a2a03c08"><div class="ttname"><a href="classMain_1_1architecture__Main.html#ad5c5257c1f5c227dc4261e09a2a03c08">Main.architecture_Main.AdcSampleToReadD</a></div><div class="ttdeci">std_logic_vector( 47 downto  0) AdcSampleToReadD</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01058">Main.vhd:1058</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_ad97e80dc63499867e3cc8468d216a794"><div class="ttname"><a href="classMain_1_1architecture__Main.html#ad97e80dc63499867e3cc8468d216a794">Main.architecture_Main.UartClk1</a></div><div class="ttdeci">std_logic UartClk1</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01123">Main.vhd:1123</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_adb50c366f7024b61832d074a6683f4da"><div class="ttname"><a href="classMain_1_1architecture__Main.html#adb50c366f7024b61832d074a6683f4da">Main.architecture_Main.MonitorAdcSpiXferDone</a></div><div class="ttdeci">std_logic MonitorAdcSpiXferDone</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01084">Main.vhd:1084</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_adb71ad80d8374eb20b7f24fd298c5729"><div class="ttname"><a href="classMain_1_1architecture__Main.html#adb71ad80d8374eb20b7f24fd298c5729">Main.architecture_Main.Uart0ClkDivider</a></div><div class="ttdeci">std_logic_vector( 7 downto  0) Uart0ClkDivider</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01102">Main.vhd:1102</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_adc9b6c7b56a7c9f2f8d9e5c435f24cdd"><div class="ttname"><a href="classMain_1_1architecture__Main.html#adc9b6c7b56a7c9f2f8d9e5c435f24cdd">Main.architecture_Main.UartClk3</a></div><div class="ttdeci">std_logic UartClk3</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01163">Main.vhd:1163</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_add50188d3612acbb2594e6f2721b8a79"><div class="ttname"><a href="classMain_1_1architecture__Main.html#add50188d3612acbb2594e6f2721b8a79">Main.architecture_Main.Uart1RxFifoCount</a></div><div class="ttdeci">std_logic_vector( 9 downto  0) Uart1RxFifoCount</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01116">Main.vhd:1116</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_addb9cb7f6022d7a12e2297bf0eb54203"><div class="ttname"><a href="classMain_1_1architecture__Main.html#addb9cb7f6022d7a12e2297bf0eb54203">Main.architecture_Main.BuildNumber</a></div><div class="ttdeci">std_logic_vector( 31 downto  0) BuildNumber</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00988">Main.vhd:988</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_ade20e847c91358945522e7d628241adb"><div class="ttname"><a href="classMain_1_1architecture__Main.html#ade20e847c91358945522e7d628241adb">Main.architecture_Main.UartTxClk3</a></div><div class="ttdeci">std_logic UartTxClk3</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01164">Main.vhd:1164</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_adf0cb14f12ad7738ea2e9d426018bb7d"><div class="ttname"><a href="classMain_1_1architecture__Main.html#adf0cb14f12ad7738ea2e9d426018bb7d">Main.architecture_Main.MosiDacD_i</a></div><div class="ttdeci">std_logic MosiDacD_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01020">Main.vhd:1020</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_adfdabcdbf0d586965eb5ac8d23209706"><div class="ttname"><a href="classMain_1_1architecture__Main.html#adfdabcdbf0d586965eb5ac8d23209706">Main.architecture_Main.MonitorAdcReset_i</a></div><div class="ttdeci">std_logic MonitorAdcReset_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01079">Main.vhd:1079</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_ae00669deae647a19dc6c51d4b14e623d"><div class="ttname"><a href="classMain_1_1architecture__Main.html#ae00669deae647a19dc6c51d4b14e623d">Main.architecture_Main.MonitorAdcReset</a></div><div class="ttdeci">std_logic MonitorAdcReset</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01078">Main.vhd:1078</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_ae17ca8d01f619817f59ad63492f9db02"><div class="ttname"><a href="classMain_1_1architecture__Main.html#ae17ca8d01f619817f59ad63492f9db02">Main.architecture_Main.PPSDetected</a></div><div class="ttdeci">std_logic PPSDetected</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01175">Main.vhd:1175</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_ae18c0335de5659dcb7fbd6c941f8794f"><div class="ttname"><a href="classMain_1_1architecture__Main.html#ae18c0335de5659dcb7fbd6c941f8794f">Main.architecture_Main.Uart0RxFifoEmpty</a></div><div class="ttdeci">std_logic Uart0RxFifoEmpty</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01093">Main.vhd:1093</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_ae278a7d3608a0e87746b151ad667806d"><div class="ttname"><a href="classMain_1_1architecture__Main.html#ae278a7d3608a0e87746b151ad667806d">Main.architecture_Main.Uart0RxFifoCount</a></div><div class="ttdeci">std_logic_vector( 9 downto  0) Uart0RxFifoCount</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01096">Main.vhd:1096</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_ae28e4e9566f5b265350e741476da82df"><div class="ttname"><a href="classMain_1_1architecture__Main.html#ae28e4e9566f5b265350e741476da82df">Main.architecture_Main.Txd0_i</a></div><div class="ttdeci">std_logic Txd0_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01105">Main.vhd:1105</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_ae4baefa988d9cfdced89afda8556aee0"><div class="ttname"><a href="classMain_1_1architecture__Main.html#ae4baefa988d9cfdced89afda8556aee0">Main.architecture_Main.Rxd0_i</a></div><div class="ttdeci">std_logic Rxd0_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01106">Main.vhd:1106</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_ae4d487f6b6ef8c4c779699e965631294"><div class="ttname"><a href="classMain_1_1architecture__Main.html#ae4d487f6b6ef8c4c779699e965631294">Main.architecture_Main.UartRx1Dbg</a></div><div class="ttdeci">std_logic UartRx1Dbg</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01127">Main.vhd:1127</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_ae4e60d362083b6963c5b771082ae0700"><div class="ttname"><a href="classMain_1_1architecture__Main.html#ae4e60d362083b6963c5b771082ae0700">Main.architecture_Main.nDrdyAdcB_i</a></div><div class="ttdeci">std_logic nDrdyAdcB_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01042">Main.vhd:1042</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_ae67682e5b2c5bd3dfb8048bf0894678e"><div class="ttname"><a href="classMain_1_1architecture__Main.html#ae67682e5b2c5bd3dfb8048bf0894678e">Main.architecture_Main.Uart2TxFifoFull</a></div><div class="ttdeci">std_logic Uart2TxFifoFull</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01138">Main.vhd:1138</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_ae71dffef42d56be897a13f2e251b903a"><div class="ttname"><a href="classMain_1_1architecture__Main.html#ae71dffef42d56be897a13f2e251b903a">Main.architecture_Main.DacASetpoint</a></div><div class="ttdeci">std_logic_vector( 23 downto  0) DacASetpoint</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01025">Main.vhd:1025</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_aea29110e5c0532ebbab2e5b75c594cda"><div class="ttname"><a href="classMain_1_1architecture__Main.html#aea29110e5c0532ebbab2e5b75c594cda">Main.architecture_Main.Uart3RxFifoEmpty</a></div><div class="ttdeci">std_logic Uart3RxFifoEmpty</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01153">Main.vhd:1153</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_aecfb24df23f97725b439f491ffa2d01f"><div class="ttname"><a href="classMain_1_1architecture__Main.html#aecfb24df23f97725b439f491ffa2d01f">Main.architecture_Main.Uart3RxFifoData</a></div><div class="ttdeci">std_logic_vector( 7 downto  0) Uart3RxFifoData</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01155">Main.vhd:1155</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_aee74a77f6d082736cec830ec2eb60274"><div class="ttname"><a href="classMain_1_1architecture__Main.html#aee74a77f6d082736cec830ec2eb60274">Main.architecture_Main.nDrdyAdcC_i</a></div><div class="ttdeci">std_logic nDrdyAdcC_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01043">Main.vhd:1043</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_aefc1886552b9991dbda7385faf19a7de"><div class="ttname"><a href="classMain_1_1architecture__Main.html#aefc1886552b9991dbda7385faf19a7de">Main.architecture_Main.AdcSampleNumAccums</a></div><div class="ttdeci">std_logic_vector( 15 downto  0) AdcSampleNumAccums</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01059">Main.vhd:1059</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_af04532d21919601096a8b7e8c2bb9021"><div class="ttname"><a href="classMain_1_1architecture__Main.html#af04532d21919601096a8b7e8c2bb9021">Main.architecture_Main.Uart0TxFifoData</a></div><div class="ttdeci">std_logic_vector( 7 downto  0) Uart0TxFifoData</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01100">Main.vhd:1100</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_af0f1ef4e8679255e62fc4252a80fa210"><div class="ttname"><a href="classMain_1_1architecture__Main.html#af0f1ef4e8679255e62fc4252a80fa210">Main.architecture_Main.Uart3TxFifoData</a></div><div class="ttdeci">std_logic_vector( 7 downto  0) Uart3TxFifoData</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01160">Main.vhd:1160</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_af24144707c16d24996848eac89d78226"><div class="ttname"><a href="classMain_1_1architecture__Main.html#af24144707c16d24996848eac89d78226">Main.architecture_Main.ChopperMuxPos_i</a></div><div class="ttdeci">std_logic ChopperMuxPos_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01060">Main.vhd:1060</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_af7a8fb3b197a87ea27af619ba0b71a6f"><div class="ttname"><a href="classMain_1_1architecture__Main.html#af7a8fb3b197a87ea27af619ba0b71a6f">Main.architecture_Main.DacDReadback</a></div><div class="ttdeci">std_logic_vector( 23 downto  0) DacDReadback</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01033">Main.vhd:1033</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_af813b4e4bf7f72dd970e7c2cf15cc63e"><div class="ttname"><a href="classMain_1_1architecture__Main.html#af813b4e4bf7f72dd970e7c2cf15cc63e">Main.architecture_Main.Uart2RxFifoCount</a></div><div class="ttdeci">std_logic_vector( 9 downto  0) Uart2RxFifoCount</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01136">Main.vhd:1136</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_af8c1baab4795fe9bc8ecc8fc8aa5dff1"><div class="ttname"><a href="classMain_1_1architecture__Main.html#af8c1baab4795fe9bc8ecc8fc8aa5dff1">Main.architecture_Main.MonitorAdcChannel</a></div><div class="ttdeci">std_logic_vector( 4 downto  0) MonitorAdcChannel</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01073">Main.vhd:1073</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_af9f028969ef43c5f1765aed219e29672"><div class="ttname"><a href="classMain_1_1architecture__Main.html#af9f028969ef43c5f1765aed219e29672">Main.architecture_Main.DacTransferComplete</a></div><div class="ttdeci">std_logic DacTransferComplete</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01035">Main.vhd:1035</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_afc4ad7235039bb32333301b57f72a389"><div class="ttname"><a href="classMain_1_1architecture__Main.html#afc4ad7235039bb32333301b57f72a389">Main.architecture_Main.SckXO_i</a></div><div class="ttdeci">std_logic SckXO_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01182">Main.vhd:1182</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_afc61ec525ce246941cd38efb826c9bea"><div class="ttname"><a href="classMain_1_1architecture__Main.html#afc61ec525ce246941cd38efb826c9bea">Main.architecture_Main.MonitorAdcSample</a></div><div class="ttdeci">std_logic_vector( 63 downto  0) MonitorAdcSample</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01077">Main.vhd:1077</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_afd6ae47164202db7ed9812414f68a206"><div class="ttname"><a href="classMain_1_1architecture__Main.html#afd6ae47164202db7ed9812414f68a206">Main.architecture_Main.nDrdyAdcD_i</a></div><div class="ttdeci">std_logic nDrdyAdcD_i</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01044">Main.vhd:1044</a></div></div>
<div class="ttc" id="aclassMain_1_1architecture__Main_html_afe82a4101ab4449c7ad664e7f0005d92"><div class="ttname"><a href="classMain_1_1architecture__Main.html#afe82a4101ab4449c7ad664e7f0005d92">Main.architecture_Main.DacDSetpoint</a></div><div class="ttdeci">std_logic_vector( 23 downto  0) DacDSetpoint</div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l01028">Main.vhd:1028</a></div></div>
<div class="ttc" id="aclassMain_html"><div class="ttname"><a href="classMain.html">Main</a></div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00011">Main.vhd:11</a></div></div>
<div class="ttc" id="aclassMain_html_a021deec5f19954b1923a5fdfa50f8d20"><div class="ttname"><a href="classMain.html#a021deec5f19954b1923a5fdfa50f8d20">Main.Rx2</a></div><div class="ttdeci">in Rx2 std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00087">Main.vhd:87</a></div></div>
<div class="ttc" id="aclassMain_html_a07822c70bdb4bbe35850384bc023bb0d"><div class="ttname"><a href="classMain.html#a07822c70bdb4bbe35850384bc023bb0d">Main.nFaultsClr</a></div><div class="ttdeci">out nFaultsClr std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00109">Main.vhd:109</a></div></div>
<div class="ttc" id="aclassMain_html_a09c3b557751e1b277296acf169a94dff"><div class="ttname"><a href="classMain.html#a09c3b557751e1b277296acf169a94dff">Main.Fault3VD</a></div><div class="ttdeci">in Fault3VD std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00120">Main.vhd:120</a></div></div>
<div class="ttc" id="aclassMain_html_a0bec9d4bec2fb26a5ff71490f982c6af"><div class="ttname"><a href="classMain.html#a0bec9d4bec2fb26a5ff71490f982c6af">Main.PowerEnMax</a></div><div class="ttdeci">out PowerEnMax std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00039">Main.vhd:39</a></div></div>
<div class="ttc" id="aclassMain_html_a0d6381ce87783e431503d894eb1e7049"><div class="ttname"><a href="classMain.html#a0d6381ce87783e431503d894eb1e7049">Main.Fault43V</a></div><div class="ttdeci">in Fault43V std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00121">Main.vhd:121</a></div></div>
<div class="ttc" id="aclassMain_html_a0e625525372a44b6fa6b5daf19275ed6"><div class="ttname"><a href="classMain.html#a0e625525372a44b6fa6b5daf19275ed6">Main.TrigMonAdcs</a></div><div class="ttdeci">out TrigMonAdcs std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00098">Main.vhd:98</a></div></div>
<div class="ttc" id="aclassMain_html_a0eff9695b21b847f877d52a967c3ef88"><div class="ttname"><a href="classMain.html#a0eff9695b21b847f877d52a967c3ef88">Main.PowerSync</a></div><div class="ttdeci">out PowerSync std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00106">Main.vhd:106</a></div></div>
<div class="ttc" id="aclassMain_html_a0fd610175dc5ef9c8bc5b042e539570d"><div class="ttname"><a href="classMain.html#a0fd610175dc5ef9c8bc5b042e539570d">Main.MisoMonAdc1</a></div><div class="ttdeci">in MisoMonAdc1 std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00101">Main.vhd:101</a></div></div>
<div class="ttc" id="aclassMain_html_a17cf9ae5f905c8d1eda4b03b36e4d7ba"><div class="ttname"><a href="classMain.html#a17cf9ae5f905c8d1eda4b03b36e4d7ba">Main.Tx3</a></div><div class="ttdeci">out Tx3 std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00088">Main.vhd:88</a></div></div>
<div class="ttc" id="aclassMain_html_a17ebf3ec66c722ddd90e782da887cc68"><div class="ttname"><a href="classMain.html#a17ebf3ec66c722ddd90e782da887cc68">Main.TP1</a></div><div class="ttdeci">out TP1 std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00127">Main.vhd:127</a></div></div>
<div class="ttc" id="aclassMain_html_a1a7f8e0faccb0ce95c403b191953ca5a"><div class="ttname"><a href="classMain.html#a1a7f8e0faccb0ce95c403b191953ca5a">Main.nHVFaultD</a></div><div class="ttdeci">in nHVFaultD std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00049">Main.vhd:49</a></div></div>
<div class="ttc" id="aclassMain_html_a1c0a577e6fb4489d029666403ee6dcd9"><div class="ttname"><a href="classMain.html#a1c0a577e6fb4489d029666403ee6dcd9">Main.MosiMaxDacD</a></div><div class="ttdeci">inout MosiMaxDacD std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00035">Main.vhd:35</a></div></div>
<div class="ttc" id="aclassMain_html_a1cbc46feb4d06af70834df96f1873a38"><div class="ttname"><a href="classMain.html#a1cbc46feb4d06af70834df96f1873a38">Main.nCsAdcs</a></div><div class="ttdeci">out nCsAdcs std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00057">Main.vhd:57</a></div></div>
<div class="ttc" id="aclassMain_html_a1ff57cd1a4bbd473a57f75ff7be7f602"><div class="ttname"><a href="classMain.html#a1ff57cd1a4bbd473a57f75ff7be7f602">Main.RamBusAddress</a></div><div class="ttdeci">in RamBusAddress std_logic_vector( 9 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00069">Main.vhd:69</a></div></div>
<div class="ttc" id="aclassMain_html_a277415557d8b4d582db10eeae6f84889"><div class="ttname"><a href="classMain.html#a277415557d8b4d582db10eeae6f84889">Main.Tx0</a></div><div class="ttdeci">out Tx0 std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00079">Main.vhd:79</a></div></div>
<div class="ttc" id="aclassMain_html_a2796486b01f6f0f16f6cba9da105c977"><div class="ttname"><a href="classMain.html#a2796486b01f6f0f16f6cba9da105c977">Main.Tx1</a></div><div class="ttdeci">out Tx1 std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00082">Main.vhd:82</a></div></div>
<div class="ttc" id="aclassMain_html_a2ebd771084f634d96d206a16f9963f8f"><div class="ttname"><a href="classMain.html#a2ebd771084f634d96d206a16f9963f8f">Main.RamBusDataIn</a></div><div class="ttdeci">in RamBusDataIn std_logic_vector( 31 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00070">Main.vhd:70</a></div></div>
<div class="ttc" id="aclassMain_html_a30c01b4b520164f19483489c77866711"><div class="ttname"><a href="classMain.html#a30c01b4b520164f19483489c77866711">Main.MisoMonAdc0</a></div><div class="ttdeci">in MisoMonAdc0 std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00099">Main.vhd:99</a></div></div>
<div class="ttc" id="aclassMain_html_a3170e2162df209f4c7c3d79191823c6b"><div class="ttname"><a href="classMain.html#a3170e2162df209f4c7c3d79191823c6b">Main.MosiMonAdcs</a></div><div class="ttdeci">out MosiMonAdcs std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00097">Main.vhd:97</a></div></div>
<div class="ttc" id="aclassMain_html_a3843ba8b7ad29e66ff9b833fb8518d6d"><div class="ttname"><a href="classMain.html#a3843ba8b7ad29e66ff9b833fb8518d6d">Main.HVEn1</a></div><div class="ttdeci">out HVEn1 std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00043">Main.vhd:43</a></div></div>
<div class="ttc" id="aclassMain_html_a3f969dc38f61a0fc8028ec3f4a08e925"><div class="ttname"><a href="classMain.html#a3f969dc38f61a0fc8028ec3f4a08e925">Main.GlobalFaultInhibit</a></div><div class="ttdeci">out GlobalFaultInhibit std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00108">Main.vhd:108</a></div></div>
<div class="ttc" id="aclassMain_html_a409e2c1d08efb283a559815f9f73595d"><div class="ttname"><a href="classMain.html#a409e2c1d08efb283a559815f9f73595d">Main.MosiMaxDacB</a></div><div class="ttdeci">inout MosiMaxDacB std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00033">Main.vhd:33</a></div></div>
<div class="ttc" id="aclassMain_html_a44cfb27e43969ef92fd9882b713b6b73"><div class="ttname"><a href="classMain.html#a44cfb27e43969ef92fd9882b713b6b73">Main.nCsMonAdcs</a></div><div class="ttdeci">out nCsMonAdcs std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00095">Main.vhd:95</a></div></div>
<div class="ttc" id="aclassMain_html_a457627d4685b13868d8c73dff4edc0fa"><div class="ttname"><a href="classMain.html#a457627d4685b13868d8c73dff4edc0fa">Main.MosiMaxDacC</a></div><div class="ttdeci">inout MosiMaxDacC std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00034">Main.vhd:34</a></div></div>
<div class="ttc" id="aclassMain_html_a48569d4b5eee076bc754f4182810dfb7"><div class="ttname"><a href="classMain.html#a48569d4b5eee076bc754f4182810dfb7">Main.RamBusnCs</a></div><div class="ttdeci">in RamBusnCs std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00072">Main.vhd:72</a></div></div>
<div class="ttc" id="aclassMain_html_a4badcdd3ca1bd659e02bb19db3bb329c"><div class="ttname"><a href="classMain.html#a4badcdd3ca1bd659e02bb19db3bb329c">Main.TP8</a></div><div class="ttdeci">out TP8 std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00134">Main.vhd:134</a></div></div>
<div class="ttc" id="aclassMain_html_a4c847334185407aaae4da50af9ad27d3"><div class="ttname"><a href="classMain.html#a4c847334185407aaae4da50af9ad27d3">Main.Oe0</a></div><div class="ttdeci">out Oe0 std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00080">Main.vhd:80</a></div></div>
<div class="ttc" id="aclassMain_html_a4d7fbdbbb5018144dd0485d89a07d3e8"><div class="ttname"><a href="classMain.html#a4d7fbdbbb5018144dd0485d89a07d3e8">Main.nHVFaultC</a></div><div class="ttdeci">in nHVFaultC std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00048">Main.vhd:48</a></div></div>
<div class="ttc" id="aclassMain_html_a500cb714e2cd00e781416d5bccba5c8a"><div class="ttname"><a href="classMain.html#a500cb714e2cd00e781416d5bccba5c8a">Main.HVEn2</a></div><div class="ttdeci">out HVEn2 std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00044">Main.vhd:44</a></div></div>
<div class="ttc" id="aclassMain_html_a5069f3b58d330b7a950b9d98b981b50d"><div class="ttname"><a href="classMain.html#a5069f3b58d330b7a950b9d98b981b50d">Main.nHVFaultB</a></div><div class="ttdeci">in nHVFaultB std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00047">Main.vhd:47</a></div></div>
<div class="ttc" id="aclassMain_html_a50da91b765765ac486df1b41692e962f"><div class="ttname"><a href="classMain.html#a50da91b765765ac486df1b41692e962f">Main.clk</a></div><div class="ttdeci">in clk std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00014">Main.vhd:14</a></div></div>
<div class="ttc" id="aclassMain_html_a57c15a5d8bd8886321ad0dd19b0fb06a"><div class="ttname"><a href="classMain.html#a57c15a5d8bd8886321ad0dd19b0fb06a">Main.nDrdyMonAdc0</a></div><div class="ttdeci">in nDrdyMonAdc0 std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00100">Main.vhd:100</a></div></div>
<div class="ttc" id="aclassMain_html_a5e140efec6f1ca8850c51656575c0a10"><div class="ttname"><a href="classMain.html#a5e140efec6f1ca8850c51656575c0a10">Main.ChopRef</a></div><div class="ttdeci">out ChopRef std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00053">Main.vhd:53</a></div></div>
<div class="ttc" id="aclassMain_html_a63d6812bfd2f19b98687a9a4ecb9d119"><div class="ttname"><a href="classMain.html#a63d6812bfd2f19b98687a9a4ecb9d119">Main.MosiTiDacC</a></div><div class="ttdeci">inout MosiTiDacC std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00026">Main.vhd:26</a></div></div>
<div class="ttc" id="aclassMain_html_a693bb629417f0cc210ae4dc82912f4f1"><div class="ttname"><a href="classMain.html#a693bb629417f0cc210ae4dc82912f4f1">Main.TP3</a></div><div class="ttdeci">out TP3 std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00129">Main.vhd:129</a></div></div>
<div class="ttc" id="aclassMain_html_a6dce31eb139c8da4b3323de079231bd0"><div class="ttname"><a href="classMain.html#a6dce31eb139c8da4b3323de079231bd0">Main.Fault1V</a></div><div class="ttdeci">in Fault1V std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00116">Main.vhd:116</a></div></div>
<div class="ttc" id="aclassMain_html_a7274cc8cdd51f7154a8dd24fb8bb95e9"><div class="ttname"><a href="classMain.html#a7274cc8cdd51f7154a8dd24fb8bb95e9">Main.Oe2</a></div><div class="ttdeci">out Oe2 std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00086">Main.vhd:86</a></div></div>
<div class="ttc" id="aclassMain_html_a7417d7cce78b4f629e9a1fb557e9ee49"><div class="ttname"><a href="classMain.html#a7417d7cce78b4f629e9a1fb557e9ee49">Main.nDrdyMonAdc1</a></div><div class="ttdeci">in nDrdyMonAdc1 std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00102">Main.vhd:102</a></div></div>
<div class="ttc" id="aclassMain_html_a771772ade5b874d9a78fb95c04f23997"><div class="ttname"><a href="classMain.html#a771772ade5b874d9a78fb95c04f23997">Main.MosiXO</a></div><div class="ttdeci">out MosiXO std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00020">Main.vhd:20</a></div></div>
<div class="ttc" id="aclassMain_html_a798cbbbe17578e8c52f6d6b4bfb4774d"><div class="ttname"><a href="classMain.html#a798cbbbe17578e8c52f6d6b4bfb4774d">Main.MisoAdcC</a></div><div class="ttdeci">in MisoAdcC std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00060">Main.vhd:60</a></div></div>
<div class="ttc" id="aclassMain_html_a7b479c364316b132a258327955fd5674"><div class="ttname"><a href="classMain.html#a7b479c364316b132a258327955fd5674">Main.nDrdyAdcB</a></div><div class="ttdeci">in nDrdyAdcB std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00063">Main.vhd:63</a></div></div>
<div class="ttc" id="aclassMain_html_a7b89e79961b0043c2022ca1d90c7db53"><div class="ttname"><a href="classMain.html#a7b89e79961b0043c2022ca1d90c7db53">Main.RamBusLatch</a></div><div class="ttdeci">in RamBusLatch std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00074">Main.vhd:74</a></div></div>
<div class="ttc" id="aclassMain_html_a81a9445b51efe2500d1486171f7cddb4"><div class="ttname"><a href="classMain.html#a81a9445b51efe2500d1486171f7cddb4">Main.RamBusDataOut</a></div><div class="ttdeci">out RamBusDataOut std_logic_vector( 31 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00071">Main.vhd:71</a></div></div>
<div class="ttc" id="aclassMain_html_a88de32372f2f2efa38ae4ac4c381194e"><div class="ttname"><a href="classMain.html#a88de32372f2f2efa38ae4ac4c381194e">Main.MosiMaxDacA</a></div><div class="ttdeci">inout MosiMaxDacA std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00032">Main.vhd:32</a></div></div>
<div class="ttc" id="aclassMain_html_a8acbeff621c07df83911426cfbc2dfdc"><div class="ttname"><a href="classMain.html#a8acbeff621c07df83911426cfbc2dfdc">Main.Oe3</a></div><div class="ttdeci">out Oe3 std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00089">Main.vhd:89</a></div></div>
<div class="ttc" id="aclassMain_html_a8c1a206497898b1ccbfd3881a022b793"><div class="ttname"><a href="classMain.html#a8c1a206497898b1ccbfd3881a022b793">Main.ChopAdcs</a></div><div class="ttdeci">out ChopAdcs std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00054">Main.vhd:54</a></div></div>
<div class="ttc" id="aclassMain_html_a97605ef018e7872dc987281db5bc10a6"><div class="ttname"><a href="classMain.html#a97605ef018e7872dc987281db5bc10a6">Main.nDrdyAdcA</a></div><div class="ttdeci">in nDrdyAdcA std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00062">Main.vhd:62</a></div></div>
<div class="ttc" id="aclassMain_html_aa3d3f059081132417d2339c8f8579b14"><div class="ttname"><a href="classMain.html#aa3d3f059081132417d2339c8f8579b14">Main.PowernEnHV</a></div><div class="ttdeci">out PowernEnHV std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00045">Main.vhd:45</a></div></div>
<div class="ttc" id="aclassMain_html_aa9039e220a1a1de6d8d11d9e1e403994"><div class="ttname"><a href="classMain.html#aa9039e220a1a1de6d8d11d9e1e403994">Main.PowerEnTi</a></div><div class="ttdeci">out PowerEnTi std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00030">Main.vhd:30</a></div></div>
<div class="ttc" id="aclassMain_html_aaa17b3fe456fb3ef04fd4088054a7f5c"><div class="ttname"><a href="classMain.html#aaa17b3fe456fb3ef04fd4088054a7f5c">Main.Fault3VA</a></div><div class="ttdeci">in Fault3VA std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00119">Main.vhd:119</a></div></div>
<div class="ttc" id="aclassMain_html_aaef2f434a250e38c245a78da8a3f57cd"><div class="ttname"><a href="classMain.html#aaef2f434a250e38c245a78da8a3f57cd">Main.SckTiDacs</a></div><div class="ttdeci">inout SckTiDacs std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00028">Main.vhd:28</a></div></div>
<div class="ttc" id="aclassMain_html_aaf206df422b8ba67ed1e9efd011e3139"><div class="ttname"><a href="classMain.html#aaf206df422b8ba67ed1e9efd011e3139">Main.SckMonAdcs</a></div><div class="ttdeci">out SckMonAdcs std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00096">Main.vhd:96</a></div></div>
<div class="ttc" id="aclassMain_html_ab35a9ee242b9afab4debbeb33fd020db"><div class="ttname"><a href="classMain.html#ab35a9ee242b9afab4debbeb33fd020db">Main.Rx0</a></div><div class="ttdeci">in Rx0 std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00081">Main.vhd:81</a></div></div>
<div class="ttc" id="aclassMain_html_ab48421feabbe016f049a5d80757134b8"><div class="ttname"><a href="classMain.html#ab48421feabbe016f049a5d80757134b8">Main.MisoAdcB</a></div><div class="ttdeci">in MisoAdcB std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00059">Main.vhd:59</a></div></div>
<div class="ttc" id="aclassMain_html_ab49acf904c7ae41a64eee4c709e03a4a"><div class="ttname"><a href="classMain.html#ab49acf904c7ae41a64eee4c709e03a4a">Main.nDrdyAdcD</a></div><div class="ttdeci">in nDrdyAdcD std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00065">Main.vhd:65</a></div></div>
<div class="ttc" id="aclassMain_html_ab4bdcb0a4d8bb846818f7728c8f8a29f"><div class="ttname"><a href="classMain.html#ab4bdcb0a4d8bb846818f7728c8f8a29f">Main.nCsXO</a></div><div class="ttdeci">out nCsXO std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00018">Main.vhd:18</a></div></div>
<div class="ttc" id="aclassMain_html_ab6986e9c1a339c543c13e4d9ce4a398b"><div class="ttname"><a href="classMain.html#ab6986e9c1a339c543c13e4d9ce4a398b">Main.MisoAdcA</a></div><div class="ttdeci">in MisoAdcA std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00058">Main.vhd:58</a></div></div>
<div class="ttc" id="aclassMain_html_aba9920258c751f0f3c2c0556add60821"><div class="ttname"><a href="classMain.html#aba9920258c751f0f3c2c0556add60821">Main.Fault5V</a></div><div class="ttdeci">in Fault5V std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00122">Main.vhd:122</a></div></div>
<div class="ttc" id="aclassMain_html_abe578c346e904c76d1838e80ae145c2d"><div class="ttname"><a href="classMain.html#abe578c346e904c76d1838e80ae145c2d">Main.nHVFaultA</a></div><div class="ttdeci">in nHVFaultA std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00046">Main.vhd:46</a></div></div>
<div class="ttc" id="aclassMain_html_ac0e13da9c7d39bc1115b510dcf26a71b"><div class="ttname"><a href="classMain.html#ac0e13da9c7d39bc1115b510dcf26a71b">Main.SckXO</a></div><div class="ttdeci">out SckXO std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00019">Main.vhd:19</a></div></div>
<div class="ttc" id="aclassMain_html_ac378cf642d654f612bcdd6f7747ccdc6"><div class="ttname"><a href="classMain.html#ac378cf642d654f612bcdd6f7747ccdc6">Main.Tx2</a></div><div class="ttdeci">out Tx2 std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00085">Main.vhd:85</a></div></div>
<div class="ttc" id="aclassMain_html_ac3bffd04e6fb24f2e98f10aac444ce5d"><div class="ttname"><a href="classMain.html#ac3bffd04e6fb24f2e98f10aac444ce5d">Main.RamBusWrnRd</a></div><div class="ttdeci">in RamBusWrnRd std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00073">Main.vhd:73</a></div></div>
<div class="ttc" id="aclassMain_html_ac47d9bb199a870814f71dfa067a006d0"><div class="ttname"><a href="classMain.html#ac47d9bb199a870814f71dfa067a006d0">Main.PowernEn</a></div><div class="ttdeci">out PowernEn std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00107">Main.vhd:107</a></div></div>
<div class="ttc" id="aclassMain_html_ac943706ddeca1ba75cbc2cbb8b4a7e4a"><div class="ttname"><a href="classMain.html#ac943706ddeca1ba75cbc2cbb8b4a7e4a">Main.nCsMaxDacs</a></div><div class="ttdeci">inout nCsMaxDacs std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00037">Main.vhd:37</a></div></div>
<div class="ttc" id="aclassMain_html_acdbc45f69f8e2e7ad05b473b55f16728"><div class="ttname"><a href="classMain.html#acdbc45f69f8e2e7ad05b473b55f16728">Main.nDrdyAdcC</a></div><div class="ttdeci">in nDrdyAdcC std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00064">Main.vhd:64</a></div></div>
<div class="ttc" id="aclassMain_html_acfe48dcd004a6bdc4f3c230994965483"><div class="ttname"><a href="classMain.html#acfe48dcd004a6bdc4f3c230994965483">Main.SckAdcs</a></div><div class="ttdeci">out SckAdcs std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00056">Main.vhd:56</a></div></div>
<div class="ttc" id="aclassMain_html_ad1395fb418a9441542d0ce1e663e9aa9"><div class="ttname"><a href="classMain.html#ad1395fb418a9441542d0ce1e663e9aa9">Main.MisoAdcD</a></div><div class="ttdeci">in MisoAdcD std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00061">Main.vhd:61</a></div></div>
<div class="ttc" id="aclassMain_html_ad1e98e0553f326749b0fbb6232805528"><div class="ttname"><a href="classMain.html#ad1e98e0553f326749b0fbb6232805528">Main.FaultNegV</a></div><div class="ttdeci">in FaultNegV std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00115">Main.vhd:115</a></div></div>
<div class="ttc" id="aclassMain_html_ad3aed1a159d8a30389531a942f946ee9"><div class="ttname"><a href="classMain.html#ad3aed1a159d8a30389531a942f946ee9">Main.nCsTiDacs</a></div><div class="ttdeci">inout nCsTiDacs std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00029">Main.vhd:29</a></div></div>
<div class="ttc" id="aclassMain_html_ad458a25bd1bffc9dd713895a07dea49c"><div class="ttname"><a href="classMain.html#ad458a25bd1bffc9dd713895a07dea49c">Main.PPS</a></div><div class="ttdeci">in PPS std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00091">Main.vhd:91</a></div></div>
<div class="ttc" id="aclassMain_html_ad78fb98952865c5149eb0c6f7522872f"><div class="ttname"><a href="classMain.html#ad78fb98952865c5149eb0c6f7522872f">Main.nPowerCycClr</a></div><div class="ttdeci">out nPowerCycClr std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00110">Main.vhd:110</a></div></div>
<div class="ttc" id="aclassMain_html_ad846f752ed4796ef5606ae79cc193340"><div class="ttname"><a href="classMain.html#ad846f752ed4796ef5606ae79cc193340">Main.Ux1SelJmp</a></div><div class="ttdeci">inout Ux1SelJmp std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00137">Main.vhd:137</a></div></div>
<div class="ttc" id="aclassMain_html_ada08dbfdd9fff33a0ad8a52a0792dffe"><div class="ttname"><a href="classMain.html#ada08dbfdd9fff33a0ad8a52a0792dffe">Main.Rx1</a></div><div class="ttdeci">in Rx1 std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00084">Main.vhd:84</a></div></div>
<div class="ttc" id="aclassMain_html_ada70227b6d051420429146c68c658337"><div class="ttname"><a href="classMain.html#ada70227b6d051420429146c68c658337">Main.RamBusAck</a></div><div class="ttdeci">out RamBusAck std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00075">Main.vhd:75</a></div></div>
<div class="ttc" id="aclassMain_html_adccadb9a769db49744005f3bf3c873cd"><div class="ttname"><a href="classMain.html#adccadb9a769db49744005f3bf3c873cd">Main.FaultHV</a></div><div class="ttdeci">in FaultHV std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00123">Main.vhd:123</a></div></div>
<div class="ttc" id="aclassMain_html_aded1d031f95b76aa2d75ec123a3a88d2"><div class="ttname"><a href="classMain.html#aded1d031f95b76aa2d75ec123a3a88d2">Main.TP5</a></div><div class="ttdeci">out TP5 std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00131">Main.vhd:131</a></div></div>
<div class="ttc" id="aclassMain_html_ae0063000f3cb02fc60c65a8c46c6afe8"><div class="ttname"><a href="classMain.html#ae0063000f3cb02fc60c65a8c46c6afe8">Main.SckMaxDacs</a></div><div class="ttdeci">inout SckMaxDacs std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00036">Main.vhd:36</a></div></div>
<div class="ttc" id="aclassMain_html_ae4684fdd36a6b6bab7a1c544e06710e4"><div class="ttname"><a href="classMain.html#ae4684fdd36a6b6bab7a1c544e06710e4">Main.MosiTiDacB</a></div><div class="ttdeci">inout MosiTiDacB std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00025">Main.vhd:25</a></div></div>
<div class="ttc" id="aclassMain_html_ae856047510de83d1e13fbcf82abec9ed"><div class="ttname"><a href="classMain.html#ae856047510de83d1e13fbcf82abec9ed">Main.Fault2VA</a></div><div class="ttdeci">in Fault2VA std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00117">Main.vhd:117</a></div></div>
<div class="ttc" id="aclassMain_html_ae8df744efc7f25f447aa65d1e936084e"><div class="ttname"><a href="classMain.html#ae8df744efc7f25f447aa65d1e936084e">Main.TP4</a></div><div class="ttdeci">out TP4 std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00130">Main.vhd:130</a></div></div>
<div class="ttc" id="aclassMain_html_ae9a5bd3344aa002c04f1c35768c37023"><div class="ttname"><a href="classMain.html#ae9a5bd3344aa002c04f1c35768c37023">Main.MosiTiDacA</a></div><div class="ttdeci">inout MosiTiDacA std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00024">Main.vhd:24</a></div></div>
<div class="ttc" id="aclassMain_html_aea3a1c3c230662fa15899c2ec919009a"><div class="ttname"><a href="classMain.html#aea3a1c3c230662fa15899c2ec919009a">Main.Fault2VD</a></div><div class="ttdeci">in Fault2VD std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00118">Main.vhd:118</a></div></div>
<div class="ttc" id="aclassMain_html_aeef47a7a6d557d7403b081cf76b7503e"><div class="ttname"><a href="classMain.html#aeef47a7a6d557d7403b081cf76b7503e">Main.MosiTiDacD</a></div><div class="ttdeci">inout MosiTiDacD std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00027">Main.vhd:27</a></div></div>
<div class="ttc" id="aclassMain_html_af120d513ee8d45fa7ee14abeabd5ca7c"><div class="ttname"><a href="classMain.html#af120d513ee8d45fa7ee14abeabd5ca7c">Main.Rx3</a></div><div class="ttdeci">in Rx3 std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00090">Main.vhd:90</a></div></div>
<div class="ttc" id="aclassMain_html_af456a27bdffffeca9d3b9ab34432694c"><div class="ttname"><a href="classMain.html#af456a27bdffffeca9d3b9ab34432694c">Main.nLoadMaxDacs</a></div><div class="ttdeci">inout nLoadMaxDacs std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00038">Main.vhd:38</a></div></div>
<div class="ttc" id="aclassMain_html_af55b095f3d8698d466eb416e7254fcdb"><div class="ttname"><a href="classMain.html#af55b095f3d8698d466eb416e7254fcdb">Main.Oe1</a></div><div class="ttdeci">out Oe1 std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00083">Main.vhd:83</a></div></div>
<div class="ttc" id="aclassMain_html_af5f76fc60629de3c2aef4c1edc3a95b5"><div class="ttname"><a href="classMain.html#af5f76fc60629de3c2aef4c1edc3a95b5">Main.PowerCycd</a></div><div class="ttdeci">in PowerCycd std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00111">Main.vhd:111</a></div></div>
<div class="ttc" id="aclassMain_html_af62c2f691ddb862ef5b4e92d18006e30"><div class="ttname"><a href="classMain.html#af62c2f691ddb862ef5b4e92d18006e30">Main.TP2</a></div><div class="ttdeci">out TP2 std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00128">Main.vhd:128</a></div></div>
<div class="ttc" id="aclassMain_html_afc18af3b0e66c98ca996874e4b62b852"><div class="ttname"><a href="classMain.html#afc18af3b0e66c98ca996874e4b62b852">Main.TrigAdcs</a></div><div class="ttdeci">out TrigAdcs std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00055">Main.vhd:55</a></div></div>
<div class="ttc" id="aclassMain_html_aff13bab68b34f8c02a5da32efe0e1b86"><div class="ttname"><a href="classMain.html#aff13bab68b34f8c02a5da32efe0e1b86">Main.TP7</a></div><div class="ttdeci">out TP7 std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00133">Main.vhd:133</a></div></div>
<div class="ttc" id="aclassMain_html_aff76772f146fa4ab5777946e5711d717"><div class="ttname"><a href="classMain.html#aff76772f146fa4ab5777946e5711d717">Main.TP6</a></div><div class="ttdeci">out TP6 std_logic </div><div class="ttdef"><b>Definition</b> <a href="Main_8vhd_source.html#l00132">Main.vhd:132</a></div></div>
<div class="ttc" id="aclassOneShotPorts_html"><div class="ttname"><a href="classOneShotPorts.html">OneShotPorts</a></div><div class="ttdef"><b>Definition</b> <a href="OneShot_8vhd_source.html#l00030">OneShot.vhd:30</a></div></div>
<div class="ttc" id="aclassOneShotPorts_html_a31d22b1a37cce56337cb74b0ba227d43"><div class="ttname"><a href="classOneShotPorts.html#a31d22b1a37cce56337cb74b0ba227d43">OneShotPorts.SHOT_PRETRIGGER_STATE</a></div><div class="ttdeci">SHOT_PRETRIGGER_STATE std_logic := '0'</div><div class="ttdef"><b>Definition</b> <a href="OneShot_8vhd_source.html#l00036">OneShot.vhd:36</a></div></div>
<div class="ttc" id="aclassOneShotPorts_html_a50da91b765765ac486df1b41692e962f"><div class="ttname"><a href="classOneShotPorts.html#a50da91b765765ac486df1b41692e962f">OneShotPorts.clk</a></div><div class="ttdeci">in clk std_logic </div><div class="ttdef"><b>Definition</b> <a href="OneShot_8vhd_source.html#l00038">OneShot.vhd:38</a></div></div>
<div class="ttc" id="aclassOneShotPorts_html_a6a11fa47a1ec73785d03fb0100709205"><div class="ttname"><a href="classOneShotPorts.html#a6a11fa47a1ec73785d03fb0100709205">OneShotPorts.SHOT_RST_STATE</a></div><div class="ttdeci">SHOT_RST_STATE std_logic := '0'</div><div class="ttdef"><b>Definition</b> <a href="OneShot_8vhd_source.html#l00034">OneShot.vhd:34</a></div></div>
<div class="ttc" id="aclassOneShotPorts_html_a9bbb41e72aaac192b35b40aae673643c"><div class="ttname"><a href="classOneShotPorts.html#a9bbb41e72aaac192b35b40aae673643c">OneShotPorts.shot</a></div><div class="ttdeci">out shot std_logic </div><div class="ttdef"><b>Definition</b> <a href="OneShot_8vhd_source.html#l00041">OneShot.vhd:41</a></div></div>
<div class="ttc" id="aclassOneShotPorts_html_ac713e7f8356dce1de08a5ca9e7251f22"><div class="ttname"><a href="classOneShotPorts.html#ac713e7f8356dce1de08a5ca9e7251f22">OneShotPorts.CLOCK_FREQHZ</a></div><div class="ttdeci">CLOCK_FREQHZ natural := 10000000</div><div class="ttdef"><b>Definition</b> <a href="OneShot_8vhd_source.html#l00032">OneShot.vhd:32</a></div></div>
<div class="ttc" id="aclassOneShotPorts_html_ae106f17a2b73445119c8eb039d3e102e"><div class="ttname"><a href="classOneShotPorts.html#ae106f17a2b73445119c8eb039d3e102e">OneShotPorts.rst</a></div><div class="ttdeci">in rst std_logic </div><div class="ttdef"><b>Definition</b> <a href="OneShot_8vhd_source.html#l00039">OneShot.vhd:39</a></div></div>
<div class="ttc" id="aclassOneShotPorts_html_afb2df3abec692a2b3e83d5d1cf74b7e6"><div class="ttname"><a href="classOneShotPorts.html#afb2df3abec692a2b3e83d5d1cf74b7e6">OneShotPorts.DELAY_SECONDS</a></div><div class="ttdeci">DELAY_SECONDS real := 0.001</div><div class="ttdef"><b>Definition</b> <a href="OneShot_8vhd_source.html#l00033">OneShot.vhd:33</a></div></div>
<div class="ttc" id="aclassPPSCountPorts_html"><div class="ttname"><a href="classPPSCountPorts.html">PPSCountPorts</a></div><div class="ttdef"><b>Definition</b> <a href="PPSCount_8vhd_source.html#l00030">PPSCount.vhd:30</a></div></div>
<div class="ttc" id="aclassPPSCountPorts_html_a2bde5b186ecb02cb131c7c96a1e3cd75"><div class="ttname"><a href="classPPSCountPorts.html#a2bde5b186ecb02cb131c7c96a1e3cd75">PPSCountPorts.PPSAccum</a></div><div class="ttdeci">out PPSAccum std_logic_vector( 31 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="PPSCount_8vhd_source.html#l00046">PPSCount.vhd:46</a></div></div>
<div class="ttc" id="aclassPPSCountPorts_html_a50da91b765765ac486df1b41692e962f"><div class="ttname"><a href="classPPSCountPorts.html#a50da91b765765ac486df1b41692e962f">PPSCountPorts.clk</a></div><div class="ttdeci">in clk std_logic </div><div class="ttdef"><b>Definition</b> <a href="PPSCount_8vhd_source.html#l00035">PPSCount.vhd:35</a></div></div>
<div class="ttc" id="aclassPPSCountPorts_html_a6b39cbfdbe88c4148ff59827c42c3df0"><div class="ttname"><a href="classPPSCountPorts.html#a6b39cbfdbe88c4148ff59827c42c3df0">PPSCountPorts.PPSCounter</a></div><div class="ttdeci">out PPSCounter std_logic_vector( 31 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="PPSCount_8vhd_source.html#l00043">PPSCount.vhd:43</a></div></div>
<div class="ttc" id="aclassPPSCountPorts_html_a94df6b556e54679c77d045c292ebc0b0"><div class="ttname"><a href="classPPSCountPorts.html#a94df6b556e54679c77d045c292ebc0b0">PPSCountPorts.PPSReset</a></div><div class="ttdeci">in PPSReset std_logic </div><div class="ttdef"><b>Definition</b> <a href="PPSCount_8vhd_source.html#l00039">PPSCount.vhd:39</a></div></div>
<div class="ttc" id="aclassPPSCountPorts_html_ad458a25bd1bffc9dd713895a07dea49c"><div class="ttname"><a href="classPPSCountPorts.html#ad458a25bd1bffc9dd713895a07dea49c">PPSCountPorts.PPS</a></div><div class="ttdeci">in PPS std_logic </div><div class="ttdef"><b>Definition</b> <a href="PPSCount_8vhd_source.html#l00037">PPSCount.vhd:37</a></div></div>
<div class="ttc" id="aclassPPSCountPorts_html_afd49dfcad4c6bc275cbcc242c600bf97"><div class="ttname"><a href="classPPSCountPorts.html#afd49dfcad4c6bc275cbcc242c600bf97">PPSCountPorts.PPSDetected</a></div><div class="ttdeci">out PPSDetected std_logic </div><div class="ttdef"><b>Definition</b> <a href="PPSCount_8vhd_source.html#l00041">PPSCount.vhd:41</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html"><div class="ttname"><a href="classRegisterSpacePorts.html">RegisterSpacePorts</a></div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00014">RegisterSpace.vhd:14</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a064b091e125b71053f36437a5f3dff2f"><div class="ttname"><a href="classRegisterSpacePorts.html#a064b091e125b71053f36437a5f3dff2f">RegisterSpacePorts.Uart1FifoReset</a></div><div class="ttdeci">out Uart1FifoReset std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00117">RegisterSpace.vhd:117</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a066cdc58cb9cbcd8d9cddb3b3328721c"><div class="ttname"><a href="classRegisterSpacePorts.html#a066cdc58cb9cbcd8d9cddb3b3328721c">RegisterSpacePorts.Uart0TxFifoFull</a></div><div class="ttdeci">in Uart0TxFifoFull std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00111">RegisterSpace.vhd:111</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a07822c70bdb4bbe35850384bc023bb0d"><div class="ttname"><a href="classRegisterSpacePorts.html#a07822c70bdb4bbe35850384bc023bb0d">RegisterSpacePorts.nFaultsClr</a></div><div class="ttdeci">out nFaultsClr std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00058">RegisterSpace.vhd:58</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a0994840c63b06932f9cfda02ef46c92d"><div class="ttname"><a href="classRegisterSpacePorts.html#a0994840c63b06932f9cfda02ef46c92d">RegisterSpacePorts.Uart0RxFifoEmpty</a></div><div class="ttdeci">in Uart0RxFifoEmpty std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00107">RegisterSpace.vhd:107</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a09c3b557751e1b277296acf169a94dff"><div class="ttname"><a href="classRegisterSpacePorts.html#a09c3b557751e1b277296acf169a94dff">RegisterSpacePorts.Fault3VD</a></div><div class="ttdeci">in Fault3VD std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00049">RegisterSpace.vhd:49</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a0d6381ce87783e431503d894eb1e7049"><div class="ttname"><a href="classRegisterSpacePorts.html#a0d6381ce87783e431503d894eb1e7049">RegisterSpacePorts.Fault43V</a></div><div class="ttdeci">in Fault43V std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00050">RegisterSpace.vhd:50</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a128010478b9222794d88868ed8d3ca54"><div class="ttname"><a href="classRegisterSpacePorts.html#a128010478b9222794d88868ed8d3ca54">RegisterSpacePorts.WriteReq</a></div><div class="ttdeci">in WriteReq std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00029">RegisterSpace.vhd:29</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a147bab4b3f09a412c6c30fe31bf242ba"><div class="ttname"><a href="classRegisterSpacePorts.html#a147bab4b3f09a412c6c30fe31bf242ba">RegisterSpacePorts.ReadUart2</a></div><div class="ttdeci">out ReadUart2 std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00131">RegisterSpace.vhd:131</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a14d7cb57f3f892ad1fde5adfbec0407e"><div class="ttname"><a href="classRegisterSpacePorts.html#a14d7cb57f3f892ad1fde5adfbec0407e">RegisterSpacePorts.IdealTicksPerSecond</a></div><div class="ttdeci">in IdealTicksPerSecond std_logic_vector( 31 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00157">RegisterSpace.vhd:157</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a1634ca8254c60ee4cd645ff12e25af14"><div class="ttname"><a href="classRegisterSpacePorts.html#a1634ca8254c60ee4cd645ff12e25af14">RegisterSpacePorts.WriteUart2</a></div><div class="ttdeci">out WriteUart2 std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00136">RegisterSpace.vhd:136</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a1812febccfcade8c26741e5b8177be0b"><div class="ttname"><a href="classRegisterSpacePorts.html#a1812febccfcade8c26741e5b8177be0b">RegisterSpacePorts.Uart2FifoReset</a></div><div class="ttdeci">out Uart2FifoReset std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00130">RegisterSpace.vhd:130</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a1a7f8e0faccb0ce95c403b191953ca5a"><div class="ttname"><a href="classRegisterSpacePorts.html#a1a7f8e0faccb0ce95c403b191953ca5a">RegisterSpacePorts.nHVFaultD</a></div><div class="ttdeci">in nHVFaultD std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00056">RegisterSpace.vhd:56</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a21b5b8883aa815f43d225c437a65129a"><div class="ttname"><a href="classRegisterSpacePorts.html#a21b5b8883aa815f43d225c437a65129a">RegisterSpacePorts.Uart3TxFifoCount</a></div><div class="ttdeci">in Uart3TxFifoCount std_logic_vector( 9 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00153">RegisterSpace.vhd:153</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a240738545c0c20ee03440f007e684cb1"><div class="ttname"><a href="classRegisterSpacePorts.html#a240738545c0c20ee03440f007e684cb1">RegisterSpacePorts.Ux1SelJmp</a></div><div class="ttdeci">out Ux1SelJmp std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00066">RegisterSpace.vhd:66</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a26380715be15ef36e3d4d084b74981a8"><div class="ttname"><a href="classRegisterSpacePorts.html#a26380715be15ef36e3d4d084b74981a8">RegisterSpacePorts.DataIn</a></div><div class="ttdeci">in DataIn std_logic_vector( 31 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00026">RegisterSpace.vhd:26</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a2ee2f511d70ab719c3ab8f3185e9f7a3"><div class="ttname"><a href="classRegisterSpacePorts.html#a2ee2f511d70ab719c3ab8f3185e9f7a3">RegisterSpacePorts.SerialNumber</a></div><div class="ttdeci">in SerialNumber std_logic_vector( 31 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00036">RegisterSpace.vhd:36</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a2f5b7578bd7dadb06c7537891c79774d"><div class="ttname"><a href="classRegisterSpacePorts.html#a2f5b7578bd7dadb06c7537891c79774d">RegisterSpacePorts.Uart3TxFifoFull</a></div><div class="ttdeci">in Uart3TxFifoFull std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00150">RegisterSpace.vhd:150</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a2fb6a363d6a23135f1bbbe09b1a96c60"><div class="ttname"><a href="classRegisterSpacePorts.html#a2fb6a363d6a23135f1bbbe09b1a96c60">RegisterSpacePorts.Uart0TxFifoData</a></div><div class="ttdeci">out Uart0TxFifoData std_logic_vector( 7 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00113">RegisterSpace.vhd:113</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a30049bc4be278b34fb6a188d6340bc87"><div class="ttname"><a href="classRegisterSpacePorts.html#a30049bc4be278b34fb6a188d6340bc87">RegisterSpacePorts.ReadAck</a></div><div class="ttdeci">out ReadAck std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00030">RegisterSpace.vhd:30</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a37baf128332b0f91cefe7a29af2185b7"><div class="ttname"><a href="classRegisterSpacePorts.html#a37baf128332b0f91cefe7a29af2185b7">RegisterSpacePorts.WriteClkDac</a></div><div class="ttdeci">out WriteClkDac std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00163">RegisterSpace.vhd:163</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a381cc36f2591bcdcbdcb85f8609d98d3"><div class="ttname"><a href="classRegisterSpacePorts.html#a381cc36f2591bcdcbdcb85f8609d98d3">RegisterSpacePorts.WriteAck</a></div><div class="ttdeci">out WriteAck std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00031">RegisterSpace.vhd:31</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a3843ba8b7ad29e66ff9b833fb8518d6d"><div class="ttname"><a href="classRegisterSpacePorts.html#a3843ba8b7ad29e66ff9b833fb8518d6d">RegisterSpacePorts.HVEn1</a></div><div class="ttdeci">out HVEn1 std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00040">RegisterSpace.vhd:40</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a393fa8d4f4752c2089b442288723e1ba"><div class="ttname"><a href="classRegisterSpacePorts.html#a393fa8d4f4752c2089b442288723e1ba">RegisterSpacePorts.DacTransferComplete</a></div><div class="ttdeci">in DacTransferComplete std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00078">RegisterSpace.vhd:78</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a3a3e36d693c9a3633a8c55ddbbd0ffb2"><div class="ttname"><a href="classRegisterSpacePorts.html#a3a3e36d693c9a3633a8c55ddbbd0ffb2">RegisterSpacePorts.DacAReadback</a></div><div class="ttdeci">in DacAReadback std_logic_vector( 23 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00074">RegisterSpace.vhd:74</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a3f969dc38f61a0fc8028ec3f4a08e925"><div class="ttname"><a href="classRegisterSpacePorts.html#a3f969dc38f61a0fc8028ec3f4a08e925">RegisterSpacePorts.GlobalFaultInhibit</a></div><div class="ttdeci">out GlobalFaultInhibit std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00057">RegisterSpace.vhd:57</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a4351334e55bab03f8309fb62112c3e73"><div class="ttname"><a href="classRegisterSpacePorts.html#a4351334e55bab03f8309fb62112c3e73">RegisterSpacePorts.MonitorAdcnDrdy1</a></div><div class="ttdeci">in MonitorAdcnDrdy1 std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00100">RegisterSpace.vhd:100</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a45f335f47a6c366cca858908309a55f6"><div class="ttname"><a href="classRegisterSpacePorts.html#a45f335f47a6c366cca858908309a55f6">RegisterSpacePorts.ReadAdcSample</a></div><div class="ttdeci">out ReadAdcSample std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00081">RegisterSpace.vhd:81</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a4a61646866338737c4a2ac45b1c88cd9"><div class="ttname"><a href="classRegisterSpacePorts.html#a4a61646866338737c4a2ac45b1c88cd9">RegisterSpacePorts.Uart1ClkDivider</a></div><div class="ttdeci">out Uart1ClkDivider std_logic_vector( 7 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00128">RegisterSpace.vhd:128</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a4b5df3841311f6d73ee24c2a12ed763b"><div class="ttname"><a href="classRegisterSpacePorts.html#a4b5df3841311f6d73ee24c2a12ed763b">RegisterSpacePorts.AdcSampleToReadB</a></div><div class="ttdeci">in AdcSampleToReadB std_logic_vector( 47 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00083">RegisterSpace.vhd:83</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a4d7fbdbbb5018144dd0485d89a07d3e8"><div class="ttname"><a href="classRegisterSpacePorts.html#a4d7fbdbbb5018144dd0485d89a07d3e8">RegisterSpacePorts.nHVFaultC</a></div><div class="ttdeci">in nHVFaultC std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00055">RegisterSpace.vhd:55</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a4d98f359bb54064e6090d5fa75a2a790"><div class="ttname"><a href="classRegisterSpacePorts.html#a4d98f359bb54064e6090d5fa75a2a790">RegisterSpacePorts.Uart1RxFifoCount</a></div><div class="ttdeci">in Uart1RxFifoCount std_logic_vector( 9 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00122">RegisterSpace.vhd:122</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a500cb714e2cd00e781416d5bccba5c8a"><div class="ttname"><a href="classRegisterSpacePorts.html#a500cb714e2cd00e781416d5bccba5c8a">RegisterSpacePorts.HVEn2</a></div><div class="ttdeci">out HVEn2 std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00041">RegisterSpace.vhd:41</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a501a17ac950ad9fd767f553395f27957"><div class="ttname"><a href="classRegisterSpacePorts.html#a501a17ac950ad9fd767f553395f27957">RegisterSpacePorts.Uart2TxFifoData</a></div><div class="ttdeci">out Uart2TxFifoData std_logic_vector( 7 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00139">RegisterSpace.vhd:139</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a5069f3b58d330b7a950b9d98b981b50d"><div class="ttname"><a href="classRegisterSpacePorts.html#a5069f3b58d330b7a950b9d98b981b50d">RegisterSpacePorts.nHVFaultB</a></div><div class="ttdeci">in nHVFaultB std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00054">RegisterSpace.vhd:54</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a50da91b765765ac486df1b41692e962f"><div class="ttname"><a href="classRegisterSpacePorts.html#a50da91b765765ac486df1b41692e962f">RegisterSpacePorts.clk</a></div><div class="ttdeci">in clk std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00021">RegisterSpace.vhd:21</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a69f23dc361ac965c52c179ffa34ca3c8"><div class="ttname"><a href="classRegisterSpacePorts.html#a69f23dc361ac965c52c179ffa34ca3c8">RegisterSpacePorts.ActualTicksLastSecond</a></div><div class="ttdeci">in ActualTicksLastSecond std_logic_vector( 31 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00158">RegisterSpace.vhd:158</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a6a72e5730d30547697ca3bec0dcf1168"><div class="ttname"><a href="classRegisterSpacePorts.html#a6a72e5730d30547697ca3bec0dcf1168">RegisterSpacePorts.BuildNumber</a></div><div class="ttdeci">in BuildNumber std_logic_vector( 31 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00037">RegisterSpace.vhd:37</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a6c09fb4646e5e906f152b014a95c0e66"><div class="ttname"><a href="classRegisterSpacePorts.html#a6c09fb4646e5e906f152b014a95c0e66">RegisterSpacePorts.ClkDacReadback</a></div><div class="ttdeci">in ClkDacReadback std_logic_vector( 15 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00165">RegisterSpace.vhd:165</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a6dce31eb139c8da4b3323de079231bd0"><div class="ttname"><a href="classRegisterSpacePorts.html#a6dce31eb139c8da4b3323de079231bd0">RegisterSpacePorts.Fault1V</a></div><div class="ttdeci">in Fault1V std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00045">RegisterSpace.vhd:45</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a7069bb25fdbac347520a62ee3d84a943"><div class="ttname"><a href="classRegisterSpacePorts.html#a7069bb25fdbac347520a62ee3d84a943">RegisterSpacePorts.PPSDetected</a></div><div class="ttdeci">in PPSDetected std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00160">RegisterSpace.vhd:160</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a7517761c9eae3875d6a707d771f696a8"><div class="ttname"><a href="classRegisterSpacePorts.html#a7517761c9eae3875d6a707d771f696a8">RegisterSpacePorts.MonitorAdcSpiDataIn</a></div><div class="ttdeci">out MonitorAdcSpiDataIn std_logic_vector( 7 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00094">RegisterSpace.vhd:94</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a75bf3fcc77964c257c9df6060f09609b"><div class="ttname"><a href="classRegisterSpacePorts.html#a75bf3fcc77964c257c9df6060f09609b">RegisterSpacePorts.Uart0TxFifoEmpty</a></div><div class="ttdeci">in Uart0TxFifoEmpty std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00112">RegisterSpace.vhd:112</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a77c74c8ba3f949d4d02710b7a16989bb"><div class="ttname"><a href="classRegisterSpacePorts.html#a77c74c8ba3f949d4d02710b7a16989bb">RegisterSpacePorts.Uart3RxFifoData</a></div><div class="ttdeci">in Uart3RxFifoData std_logic_vector( 7 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00147">RegisterSpace.vhd:147</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a7d6a68dd6b54124929ed55f8386bcde6"><div class="ttname"><a href="classRegisterSpacePorts.html#a7d6a68dd6b54124929ed55f8386bcde6">RegisterSpacePorts.DacSelectMaxti</a></div><div class="ttdeci">out DacSelectMaxti std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00043">RegisterSpace.vhd:43</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a8006cb1d5597e7e5140ab34a3ff56092"><div class="ttname"><a href="classRegisterSpacePorts.html#a8006cb1d5597e7e5140ab34a3ff56092">RegisterSpacePorts.Uart3RxFifoCount</a></div><div class="ttdeci">in Uart3RxFifoCount std_logic_vector( 9 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00148">RegisterSpace.vhd:148</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a806a87e0bdcc605ca0cc72c9ec919b2e"><div class="ttname"><a href="classRegisterSpacePorts.html#a806a87e0bdcc605ca0cc72c9ec919b2e">RegisterSpacePorts.ReadUart3</a></div><div class="ttdeci">out ReadUart3 std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00144">RegisterSpace.vhd:144</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a83054b246cdfe48ba2c5d67e49c95f7a"><div class="ttname"><a href="classRegisterSpacePorts.html#a83054b246cdfe48ba2c5d67e49c95f7a">RegisterSpacePorts.Uart0TxFifoCount</a></div><div class="ttdeci">in Uart0TxFifoCount std_logic_vector( 9 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00114">RegisterSpace.vhd:114</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a847bed423601af367273139b52973ffb"><div class="ttname"><a href="classRegisterSpacePorts.html#a847bed423601af367273139b52973ffb">RegisterSpacePorts.Uart1OE</a></div><div class="ttdeci">out Uart1OE std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00063">RegisterSpace.vhd:63</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a875cab7af3168f1ecc36dbb45be1c460"><div class="ttname"><a href="classRegisterSpacePorts.html#a875cab7af3168f1ecc36dbb45be1c460">RegisterSpacePorts.Uart2TxFifoEmpty</a></div><div class="ttdeci">in Uart2TxFifoEmpty std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00138">RegisterSpace.vhd:138</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a87fdb0818a7a21a8ffb5c6de07c9c99c"><div class="ttname"><a href="classRegisterSpacePorts.html#a87fdb0818a7a21a8ffb5c6de07c9c99c">RegisterSpacePorts.Uart2RxFifoFull</a></div><div class="ttdeci">in Uart2RxFifoFull std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00132">RegisterSpace.vhd:132</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a8940da95f2cfe6c71cf6d21a89a904ab"><div class="ttname"><a href="classRegisterSpacePorts.html#a8940da95f2cfe6c71cf6d21a89a904ab">RegisterSpacePorts.WriteDacs</a></div><div class="ttdeci">out WriteDacs std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00073">RegisterSpace.vhd:73</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a8b4b25e21ad958daf61aba4951c8e2c2"><div class="ttname"><a href="classRegisterSpacePorts.html#a8b4b25e21ad958daf61aba4951c8e2c2">RegisterSpacePorts.Uart2TxFifoFull</a></div><div class="ttdeci">in Uart2TxFifoFull std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00137">RegisterSpace.vhd:137</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a8c1c02b7317136c77af8e06c04da0a0d"><div class="ttname"><a href="classRegisterSpacePorts.html#a8c1c02b7317136c77af8e06c04da0a0d">RegisterSpacePorts.Uart0RxFifoCount</a></div><div class="ttdeci">in Uart0RxFifoCount std_logic_vector( 9 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00109">RegisterSpace.vhd:109</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a8ccc427fb7129d7747e69c6eeb5af1c7"><div class="ttname"><a href="classRegisterSpacePorts.html#a8ccc427fb7129d7747e69c6eeb5af1c7">RegisterSpacePorts.MonitorAdcReset</a></div><div class="ttdeci">out MonitorAdcReset std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00093">RegisterSpace.vhd:93</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a8f16e21f1bc3a54dd817226f2b62aa0c"><div class="ttname"><a href="classRegisterSpacePorts.html#a8f16e21f1bc3a54dd817226f2b62aa0c">RegisterSpacePorts.Uart0ClkDivider</a></div><div class="ttdeci">out Uart0ClkDivider std_logic_vector( 7 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00115">RegisterSpace.vhd:115</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a901c7f7ae47d2b9d68efdcf9f4c19698"><div class="ttname"><a href="classRegisterSpacePorts.html#a901c7f7ae47d2b9d68efdcf9f4c19698">RegisterSpacePorts.DacDReadback</a></div><div class="ttdeci">in DacDReadback std_logic_vector( 23 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00077">RegisterSpace.vhd:77</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a95808a0c7d1758674a0bbca1ca016a64"><div class="ttname"><a href="classRegisterSpacePorts.html#a95808a0c7d1758674a0bbca1ca016a64">RegisterSpacePorts.MonitorAdcSpiXferDone</a></div><div class="ttdeci">in MonitorAdcSpiXferDone std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00098">RegisterSpace.vhd:98</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a96b3e3d84278fe1e8c6720576b5c27d9"><div class="ttname"><a href="classRegisterSpacePorts.html#a96b3e3d84278fe1e8c6720576b5c27d9">RegisterSpacePorts.MonitorAdcSpiFrameEnable</a></div><div class="ttdeci">out MonitorAdcSpiFrameEnable std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00101">RegisterSpace.vhd:101</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a978ad458f4fee2bcd5b4761ad72e05c9"><div class="ttname"><a href="classRegisterSpacePorts.html#a978ad458f4fee2bcd5b4761ad72e05c9">RegisterSpacePorts.DacDSetpoint</a></div><div class="ttdeci">out DacDSetpoint std_logic_vector( 23 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00072">RegisterSpace.vhd:72</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a981d49fd295e16b67fcc057c1f604a50"><div class="ttname"><a href="classRegisterSpacePorts.html#a981d49fd295e16b67fcc057c1f604a50">RegisterSpacePorts.Uart3FifoReset</a></div><div class="ttdeci">out Uart3FifoReset std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00143">RegisterSpace.vhd:143</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a9b8586156365e4ec33628f1a44104013"><div class="ttname"><a href="classRegisterSpacePorts.html#a9b8586156365e4ec33628f1a44104013">RegisterSpacePorts.Uart3ClkDivider</a></div><div class="ttdeci">out Uart3ClkDivider std_logic_vector( 7 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00154">RegisterSpace.vhd:154</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a9b870e5d0ab1310f9a12c461f9b24f5a"><div class="ttname"><a href="classRegisterSpacePorts.html#a9b870e5d0ab1310f9a12c461f9b24f5a">RegisterSpacePorts.Uart3RxFifoFull</a></div><div class="ttdeci">in Uart3RxFifoFull std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00145">RegisterSpace.vhd:145</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a9badc126854e3ab0bad9a1d3f28602a8"><div class="ttname"><a href="classRegisterSpacePorts.html#a9badc126854e3ab0bad9a1d3f28602a8">RegisterSpacePorts.ReadUart1</a></div><div class="ttdeci">out ReadUart1 std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00118">RegisterSpace.vhd:118</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a9d9742290a9531e8af92d39a8636ebd7"><div class="ttname"><a href="classRegisterSpacePorts.html#a9d9742290a9531e8af92d39a8636ebd7">RegisterSpacePorts.DacCReadback</a></div><div class="ttdeci">in DacCReadback std_logic_vector( 23 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00076">RegisterSpace.vhd:76</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a9f0ba208a61bd7403e9a85e29c36dda9"><div class="ttname"><a href="classRegisterSpacePorts.html#a9f0ba208a61bd7403e9a85e29c36dda9">RegisterSpacePorts.WriteUart3</a></div><div class="ttdeci">out WriteUart3 std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00149">RegisterSpace.vhd:149</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a9f38310498de5d08c94f454e5f0750e3"><div class="ttname"><a href="classRegisterSpacePorts.html#a9f38310498de5d08c94f454e5f0750e3">RegisterSpacePorts.Uart3RxFifoEmpty</a></div><div class="ttdeci">in Uart3RxFifoEmpty std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00146">RegisterSpace.vhd:146</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_a9f4c87cd6145d3274ced142f9131f7b0"><div class="ttname"><a href="classRegisterSpacePorts.html#a9f4c87cd6145d3274ced142f9131f7b0">RegisterSpacePorts.Uart1TxFifoFull</a></div><div class="ttdeci">in Uart1TxFifoFull std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00124">RegisterSpace.vhd:124</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_aa067b60cbc45aa9a9f71f46b52d39c4d"><div class="ttname"><a href="classRegisterSpacePorts.html#aa067b60cbc45aa9a9f71f46b52d39c4d">RegisterSpacePorts.MonitorAdcSpiXferStart</a></div><div class="ttdeci">out MonitorAdcSpiXferStart std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00097">RegisterSpace.vhd:97</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_aa32cdd19f7e3e96f70a0c51ef19e35b9"><div class="ttname"><a href="classRegisterSpacePorts.html#aa32cdd19f7e3e96f70a0c51ef19e35b9">RegisterSpacePorts.Uart2RxFifoCount</a></div><div class="ttdeci">in Uart2RxFifoCount std_logic_vector( 9 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00135">RegisterSpace.vhd:135</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_aa3d3f059081132417d2339c8f8579b14"><div class="ttname"><a href="classRegisterSpacePorts.html#aa3d3f059081132417d2339c8f8579b14">RegisterSpacePorts.PowernEnHV</a></div><div class="ttdeci">out PowernEnHV std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00042">RegisterSpace.vhd:42</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_aa461b3d2aaee28e50fc95d8e334ef1fe"><div class="ttname"><a href="classRegisterSpacePorts.html#aa461b3d2aaee28e50fc95d8e334ef1fe">RegisterSpacePorts.Uart2RxFifoData</a></div><div class="ttdeci">in Uart2RxFifoData std_logic_vector( 7 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00134">RegisterSpace.vhd:134</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_aa4e96a47e2b8089d0a07d87c8fd0e857"><div class="ttname"><a href="classRegisterSpacePorts.html#aa4e96a47e2b8089d0a07d87c8fd0e857">RegisterSpacePorts.PPSCountReset</a></div><div class="ttdeci">out PPSCountReset std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00159">RegisterSpace.vhd:159</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_aa6ccb502b0152dc4a720286b69d6af6b"><div class="ttname"><a href="classRegisterSpacePorts.html#aa6ccb502b0152dc4a720286b69d6af6b">RegisterSpacePorts.DacASetpoint</a></div><div class="ttdeci">out DacASetpoint std_logic_vector( 23 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00069">RegisterSpace.vhd:69</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_aaa17b3fe456fb3ef04fd4088054a7f5c"><div class="ttname"><a href="classRegisterSpacePorts.html#aaa17b3fe456fb3ef04fd4088054a7f5c">RegisterSpacePorts.Fault3VA</a></div><div class="ttdeci">in Fault3VA std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00048">RegisterSpace.vhd:48</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_aaab75a3acde939090890d67c4845ff2f"><div class="ttname"><a href="classRegisterSpacePorts.html#aaab75a3acde939090890d67c4845ff2f">RegisterSpacePorts.MonitorAdcSpiDataOut0</a></div><div class="ttdeci">in MonitorAdcSpiDataOut0 std_logic_vector( 7 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00095">RegisterSpace.vhd:95</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_aacc321a98f257808991c629b0955978a"><div class="ttname"><a href="classRegisterSpacePorts.html#aacc321a98f257808991c629b0955978a">RegisterSpacePorts.WriteUart1</a></div><div class="ttdeci">out WriteUart1 std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00123">RegisterSpace.vhd:123</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_aad8e5ca5fe7d780c364ce8c320de065e"><div class="ttname"><a href="classRegisterSpacePorts.html#aad8e5ca5fe7d780c364ce8c320de065e">RegisterSpacePorts.MonitorAdcSpiDataOut1</a></div><div class="ttdeci">in MonitorAdcSpiDataOut1 std_logic_vector( 7 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00096">RegisterSpace.vhd:96</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_aaedb976ff338b98451c4e07c6affdcbb"><div class="ttname"><a href="classRegisterSpacePorts.html#aaedb976ff338b98451c4e07c6affdcbb">RegisterSpacePorts.ReadReq</a></div><div class="ttdeci">in ReadReq std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00028">RegisterSpace.vhd:28</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_aaf3d7b2c9c4ac78383cda60b9b1e4695"><div class="ttname"><a href="classRegisterSpacePorts.html#aaf3d7b2c9c4ac78383cda60b9b1e4695">RegisterSpacePorts.AdcSampleToReadA</a></div><div class="ttdeci">in AdcSampleToReadA std_logic_vector( 47 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00082">RegisterSpace.vhd:82</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_ab04880be6f55c16b293b60e480469277"><div class="ttname"><a href="classRegisterSpacePorts.html#ab04880be6f55c16b293b60e480469277">RegisterSpacePorts.ADDRESS_BITS</a></div><div class="ttdeci">ADDRESS_BITS natural := 10</div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00018">RegisterSpace.vhd:18</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_ab2e038a58b8352f9ca532091a1e7db84"><div class="ttname"><a href="classRegisterSpacePorts.html#ab2e038a58b8352f9ca532091a1e7db84">RegisterSpacePorts.Uart0RxFifoFull</a></div><div class="ttdeci">in Uart0RxFifoFull std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00106">RegisterSpace.vhd:106</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_ab5b3665b68f9f425b57d31abc0008d31"><div class="ttname"><a href="classRegisterSpacePorts.html#ab5b3665b68f9f425b57d31abc0008d31">RegisterSpacePorts.Uart1RxFifoFull</a></div><div class="ttdeci">in Uart1RxFifoFull std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00119">RegisterSpace.vhd:119</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_ab8387480d38adb1f3c498f428811ee83"><div class="ttname"><a href="classRegisterSpacePorts.html#ab8387480d38adb1f3c498f428811ee83">RegisterSpacePorts.AdcSampleNumAccums</a></div><div class="ttdeci">in AdcSampleNumAccums std_logic_vector( 15 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00086">RegisterSpace.vhd:86</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_ab8dbbe7e4f63a252dfebd12fdfd24b3b"><div class="ttname"><a href="classRegisterSpacePorts.html#ab8dbbe7e4f63a252dfebd12fdfd24b3b">RegisterSpacePorts.DacBReadback</a></div><div class="ttdeci">in DacBReadback std_logic_vector( 23 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00075">RegisterSpace.vhd:75</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_ab8e958c03218f608f5658c174cd753d7"><div class="ttname"><a href="classRegisterSpacePorts.html#ab8e958c03218f608f5658c174cd753d7">RegisterSpacePorts.ReadMonitorAdcSample</a></div><div class="ttdeci">out ReadMonitorAdcSample std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00090">RegisterSpace.vhd:90</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_aba9920258c751f0f3c2c0556add60821"><div class="ttname"><a href="classRegisterSpacePorts.html#aba9920258c751f0f3c2c0556add60821">RegisterSpacePorts.Fault5V</a></div><div class="ttdeci">in Fault5V std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00051">RegisterSpace.vhd:51</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_abe578c346e904c76d1838e80ae145c2d"><div class="ttname"><a href="classRegisterSpacePorts.html#abe578c346e904c76d1838e80ae145c2d">RegisterSpacePorts.nHVFaultA</a></div><div class="ttdeci">in nHVFaultA std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00053">RegisterSpace.vhd:53</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_abea3ba99a30e9ec500f700a2b0aeb364"><div class="ttname"><a href="classRegisterSpacePorts.html#abea3ba99a30e9ec500f700a2b0aeb364">RegisterSpacePorts.Address</a></div><div class="ttdeci">in Address std_logic_vector(   ADDRESS_BITS- 1 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00025">RegisterSpace.vhd:25</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_ac4761482047ffd5bf1595c9bd13186b4"><div class="ttname"><a href="classRegisterSpacePorts.html#ac4761482047ffd5bf1595c9bd13186b4">RegisterSpacePorts.Uart0FifoReset</a></div><div class="ttdeci">out Uart0FifoReset std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00104">RegisterSpace.vhd:104</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_ac47d9bb199a870814f71dfa067a006d0"><div class="ttname"><a href="classRegisterSpacePorts.html#ac47d9bb199a870814f71dfa067a006d0">RegisterSpacePorts.PowernEn</a></div><div class="ttdeci">out PowernEn std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00061">RegisterSpace.vhd:61</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_ac775eacb487491937512e4bc615931f0"><div class="ttname"><a href="classRegisterSpacePorts.html#ac775eacb487491937512e4bc615931f0">RegisterSpacePorts.Uart0OE</a></div><div class="ttdeci">out Uart0OE std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00062">RegisterSpace.vhd:62</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_acde922d4da92686da009bbcc99051dd7"><div class="ttname"><a href="classRegisterSpacePorts.html#acde922d4da92686da009bbcc99051dd7">RegisterSpacePorts.Uart2OE</a></div><div class="ttdeci">out Uart2OE std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00064">RegisterSpace.vhd:64</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_ad086a0958fe72ace920f6769a7f7e061"><div class="ttname"><a href="classRegisterSpacePorts.html#ad086a0958fe72ace920f6769a7f7e061">RegisterSpacePorts.Uart1TxFifoCount</a></div><div class="ttdeci">in Uart1TxFifoCount std_logic_vector( 9 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00127">RegisterSpace.vhd:127</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_ad1e98e0553f326749b0fbb6232805528"><div class="ttname"><a href="classRegisterSpacePorts.html#ad1e98e0553f326749b0fbb6232805528">RegisterSpacePorts.FaultNegV</a></div><div class="ttdeci">in FaultNegV std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00044">RegisterSpace.vhd:44</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_ad5636655383ddf29ae780247dc7c64ee"><div class="ttname"><a href="classRegisterSpacePorts.html#ad5636655383ddf29ae780247dc7c64ee">RegisterSpacePorts.ReadUart0</a></div><div class="ttdeci">out ReadUart0 std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00105">RegisterSpace.vhd:105</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_ad714d2fe9b9390e527e2a4da91e043d6"><div class="ttname"><a href="classRegisterSpacePorts.html#ad714d2fe9b9390e527e2a4da91e043d6">RegisterSpacePorts.Uart3TxFifoEmpty</a></div><div class="ttdeci">in Uart3TxFifoEmpty std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00151">RegisterSpace.vhd:151</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_ad78fb98952865c5149eb0c6f7522872f"><div class="ttname"><a href="classRegisterSpacePorts.html#ad78fb98952865c5149eb0c6f7522872f">RegisterSpacePorts.nPowerCycClr</a></div><div class="ttdeci">out nPowerCycClr std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00060">RegisterSpace.vhd:60</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_adccadb9a769db49744005f3bf3c873cd"><div class="ttname"><a href="classRegisterSpacePorts.html#adccadb9a769db49744005f3bf3c873cd">RegisterSpacePorts.FaultHV</a></div><div class="ttdeci">in FaultHV std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00052">RegisterSpace.vhd:52</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_ade3b93bf2702dae9ef4eee18afc737ef"><div class="ttname"><a href="classRegisterSpacePorts.html#ade3b93bf2702dae9ef4eee18afc737ef">RegisterSpacePorts.ClkDacWrite</a></div><div class="ttdeci">out ClkDacWrite std_logic_vector( 15 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00162">RegisterSpace.vhd:162</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_ae04a1ce21fd9b63682ad2763c4a8ffe3"><div class="ttname"><a href="classRegisterSpacePorts.html#ae04a1ce21fd9b63682ad2763c4a8ffe3">RegisterSpacePorts.MonitorAdcnDrdy0</a></div><div class="ttdeci">in MonitorAdcnDrdy0 std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00099">RegisterSpace.vhd:99</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_ae106f17a2b73445119c8eb039d3e102e"><div class="ttname"><a href="classRegisterSpacePorts.html#ae106f17a2b73445119c8eb039d3e102e">RegisterSpacePorts.rst</a></div><div class="ttdeci">in rst std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00022">RegisterSpace.vhd:22</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_ae1396c8ad5a7d5e1edef912f88a24e03"><div class="ttname"><a href="classRegisterSpacePorts.html#ae1396c8ad5a7d5e1edef912f88a24e03">RegisterSpacePorts.DacCSetpoint</a></div><div class="ttdeci">out DacCSetpoint std_logic_vector( 23 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00071">RegisterSpace.vhd:71</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_ae151fab000887e1c2be6a2a82826ced2"><div class="ttname"><a href="classRegisterSpacePorts.html#ae151fab000887e1c2be6a2a82826ced2">RegisterSpacePorts.Uart0RxFifoData</a></div><div class="ttdeci">in Uart0RxFifoData std_logic_vector( 7 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00108">RegisterSpace.vhd:108</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_ae7d5ac41dd239678f919436517aa626b"><div class="ttname"><a href="classRegisterSpacePorts.html#ae7d5ac41dd239678f919436517aa626b">RegisterSpacePorts.MonitorAdcChannelReadIndex</a></div><div class="ttdeci">out MonitorAdcChannelReadIndex std_logic_vector( 4 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00089">RegisterSpace.vhd:89</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_ae856047510de83d1e13fbcf82abec9ed"><div class="ttname"><a href="classRegisterSpacePorts.html#ae856047510de83d1e13fbcf82abec9ed">RegisterSpacePorts.Fault2VA</a></div><div class="ttdeci">in Fault2VA std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00046">RegisterSpace.vhd:46</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_aea3a1c3c230662fa15899c2ec919009a"><div class="ttname"><a href="classRegisterSpacePorts.html#aea3a1c3c230662fa15899c2ec919009a">RegisterSpacePorts.Fault2VD</a></div><div class="ttdeci">in Fault2VD std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00047">RegisterSpace.vhd:47</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_aea6e0e01ad168b473cb387f15499a202"><div class="ttname"><a href="classRegisterSpacePorts.html#aea6e0e01ad168b473cb387f15499a202">RegisterSpacePorts.DataOut</a></div><div class="ttdeci">out DataOut std_logic_vector( 31 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00027">RegisterSpace.vhd:27</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_aec04e4a88995476ce7b54ef456840eec"><div class="ttname"><a href="classRegisterSpacePorts.html#aec04e4a88995476ce7b54ef456840eec">RegisterSpacePorts.AdcSampleToReadD</a></div><div class="ttdeci">in AdcSampleToReadD std_logic_vector( 47 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00085">RegisterSpace.vhd:85</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_aed06b99aaa7590de067eb395f80235b4"><div class="ttname"><a href="classRegisterSpacePorts.html#aed06b99aaa7590de067eb395f80235b4">RegisterSpacePorts.Uart3OE</a></div><div class="ttdeci">out Uart3OE std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00065">RegisterSpace.vhd:65</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_aeefa2832d443f7b877bc3794e6c5748d"><div class="ttname"><a href="classRegisterSpacePorts.html#aeefa2832d443f7b877bc3794e6c5748d">RegisterSpacePorts.DacBSetpoint</a></div><div class="ttdeci">out DacBSetpoint std_logic_vector( 23 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00070">RegisterSpace.vhd:70</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_aef25d44f26ae1554c6f1f858e30309cd"><div class="ttname"><a href="classRegisterSpacePorts.html#aef25d44f26ae1554c6f1f858e30309cd">RegisterSpacePorts.AdcSampleToReadC</a></div><div class="ttdeci">in AdcSampleToReadC std_logic_vector( 47 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00084">RegisterSpace.vhd:84</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_af04a7db5c2922fa45e53248f5d2160f1"><div class="ttname"><a href="classRegisterSpacePorts.html#af04a7db5c2922fa45e53248f5d2160f1">RegisterSpacePorts.Uart1RxFifoData</a></div><div class="ttdeci">in Uart1RxFifoData std_logic_vector( 7 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00121">RegisterSpace.vhd:121</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_af1cc8d7ddde8084a08ffb297e470594d"><div class="ttname"><a href="classRegisterSpacePorts.html#af1cc8d7ddde8084a08ffb297e470594d">RegisterSpacePorts.Uart2ClkDivider</a></div><div class="ttdeci">out Uart2ClkDivider std_logic_vector( 7 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00141">RegisterSpace.vhd:141</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_af24511540599419c0cd564e5708ab3ca"><div class="ttname"><a href="classRegisterSpacePorts.html#af24511540599419c0cd564e5708ab3ca">RegisterSpacePorts.Uart1TxFifoData</a></div><div class="ttdeci">out Uart1TxFifoData std_logic_vector( 7 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00126">RegisterSpace.vhd:126</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_af4530c544ee5f14f0a8e31167959128f"><div class="ttname"><a href="classRegisterSpacePorts.html#af4530c544ee5f14f0a8e31167959128f">RegisterSpacePorts.MonitorAdcSampleToRead</a></div><div class="ttdeci">in MonitorAdcSampleToRead std_logic_vector( 63 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00092">RegisterSpace.vhd:92</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_af573af7e42b703df758452d3227dce98"><div class="ttname"><a href="classRegisterSpacePorts.html#af573af7e42b703df758452d3227dce98">RegisterSpacePorts.Uart3TxFifoData</a></div><div class="ttdeci">out Uart3TxFifoData std_logic_vector( 7 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00152">RegisterSpace.vhd:152</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_af5f76fc60629de3c2aef4c1edc3a95b5"><div class="ttname"><a href="classRegisterSpacePorts.html#af5f76fc60629de3c2aef4c1edc3a95b5">RegisterSpacePorts.PowerCycd</a></div><div class="ttdeci">in PowerCycd std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00059">RegisterSpace.vhd:59</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_af7d8b31a97b78aa2a54fa4087120b605"><div class="ttname"><a href="classRegisterSpacePorts.html#af7d8b31a97b78aa2a54fa4087120b605">RegisterSpacePorts.Uart2TxFifoCount</a></div><div class="ttdeci">in Uart2TxFifoCount std_logic_vector( 9 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00140">RegisterSpace.vhd:140</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_af9480b7eec574c255d2f96e248ae0b5f"><div class="ttname"><a href="classRegisterSpacePorts.html#af9480b7eec574c255d2f96e248ae0b5f">RegisterSpacePorts.Uart1TxFifoEmpty</a></div><div class="ttdeci">in Uart1TxFifoEmpty std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00125">RegisterSpace.vhd:125</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_afa4f40669fdbdbfc996d7026e10f2cf6"><div class="ttname"><a href="classRegisterSpacePorts.html#afa4f40669fdbdbfc996d7026e10f2cf6">RegisterSpacePorts.ClockTicksThisSecond</a></div><div class="ttdeci">in ClockTicksThisSecond std_logic_vector( 31 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00161">RegisterSpace.vhd:161</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_afd8c1bc8caa42ba1157aea4569d7ef01"><div class="ttname"><a href="classRegisterSpacePorts.html#afd8c1bc8caa42ba1157aea4569d7ef01">RegisterSpacePorts.WriteUart0</a></div><div class="ttdeci">out WriteUart0 std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00110">RegisterSpace.vhd:110</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_aff1a4abf539a8c0856072ea9cf176797"><div class="ttname"><a href="classRegisterSpacePorts.html#aff1a4abf539a8c0856072ea9cf176797">RegisterSpacePorts.Uart1RxFifoEmpty</a></div><div class="ttdeci">in Uart1RxFifoEmpty std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00120">RegisterSpace.vhd:120</a></div></div>
<div class="ttc" id="aclassRegisterSpacePorts_html_aff5ff849a213a9f38bc934a92f9364fb"><div class="ttname"><a href="classRegisterSpacePorts.html#aff5ff849a213a9f38bc934a92f9364fb">RegisterSpacePorts.Uart2RxFifoEmpty</a></div><div class="ttdeci">in Uart2RxFifoEmpty std_logic </div><div class="ttdef"><b>Definition</b> <a href="RegisterSpace_8vhd_source.html#l00133">RegisterSpace.vhd:133</a></div></div>
<div class="ttc" id="aclassRtcCounterPorts_html"><div class="ttname"><a href="classRtcCounterPorts.html">RtcCounterPorts</a></div><div class="ttdef"><b>Definition</b> <a href="RtcCounter_8vhd_source.html#l00030">RtcCounter.vhd:30</a></div></div>
<div class="ttc" id="aclassRtcCounterPorts_html_a111dc6126714e8c235792decfc92c2e0"><div class="ttname"><a href="classRtcCounterPorts.html#a111dc6126714e8c235792decfc92c2e0">RtcCounterPorts.Seconds</a></div><div class="ttdeci">out Seconds std_logic_vector( 21 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RtcCounter_8vhd_source.html#l00048">RtcCounter.vhd:48</a></div></div>
<div class="ttc" id="aclassRtcCounterPorts_html_a12c31c7813ca2b1fef8b033e8115e3a6"><div class="ttname"><a href="classRtcCounterPorts.html#a12c31c7813ca2b1fef8b033e8115e3a6">RtcCounterPorts.SetChangedTime</a></div><div class="ttdeci">out SetChangedTime std_logic </div><div class="ttdef"><b>Definition</b> <a href="RtcCounter_8vhd_source.html#l00046">RtcCounter.vhd:46</a></div></div>
<div class="ttc" id="aclassRtcCounterPorts_html_a2527a33eac94312b45bebed38e3a41a4"><div class="ttname"><a href="classRtcCounterPorts.html#a2527a33eac94312b45bebed38e3a41a4">RtcCounterPorts.Sync</a></div><div class="ttdeci">in Sync std_logic </div><div class="ttdef"><b>Definition</b> <a href="RtcCounter_8vhd_source.html#l00040">RtcCounter.vhd:40</a></div></div>
<div class="ttc" id="aclassRtcCounterPorts_html_a3af26021c20bd700da3af7c3b27f5b89"><div class="ttname"><a href="classRtcCounterPorts.html#a3af26021c20bd700da3af7c3b27f5b89">RtcCounterPorts.SetTimeSeconds</a></div><div class="ttdeci">in SetTimeSeconds std_logic_vector( 21 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RtcCounter_8vhd_source.html#l00044">RtcCounter.vhd:44</a></div></div>
<div class="ttc" id="aclassRtcCounterPorts_html_a50da91b765765ac486df1b41692e962f"><div class="ttname"><a href="classRtcCounterPorts.html#a50da91b765765ac486df1b41692e962f">RtcCounterPorts.clk</a></div><div class="ttdeci">in clk std_logic </div><div class="ttdef"><b>Definition</b> <a href="RtcCounter_8vhd_source.html#l00035">RtcCounter.vhd:35</a></div></div>
<div class="ttc" id="aclassRtcCounterPorts_html_a64f1b7473fe474b57b3f6fdd51125c55"><div class="ttname"><a href="classRtcCounterPorts.html#a64f1b7473fe474b57b3f6fdd51125c55">RtcCounterPorts.GeneratedPPS</a></div><div class="ttdeci">out GeneratedPPS std_logic </div><div class="ttdef"><b>Definition</b> <a href="RtcCounter_8vhd_source.html#l00042">RtcCounter.vhd:42</a></div></div>
<div class="ttc" id="aclassRtcCounterPorts_html_a8a3169a75d5e6f30eedf398e9e25ea7c"><div class="ttname"><a href="classRtcCounterPorts.html#a8a3169a75d5e6f30eedf398e9e25ea7c">RtcCounterPorts.Milliseconds</a></div><div class="ttdeci">out Milliseconds std_logic_vector( 9 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="RtcCounter_8vhd_source.html#l00050">RtcCounter.vhd:50</a></div></div>
<div class="ttc" id="aclassRtcCounterPorts_html_a922966781b15c957ba56dbb698914f81"><div class="ttname"><a href="classRtcCounterPorts.html#a922966781b15c957ba56dbb698914f81">RtcCounterPorts.SetTime</a></div><div class="ttdeci">in SetTime std_logic </div><div class="ttdef"><b>Definition</b> <a href="RtcCounter_8vhd_source.html#l00045">RtcCounter.vhd:45</a></div></div>
<div class="ttc" id="aclassRtcCounterPorts_html_ad458a25bd1bffc9dd713895a07dea49c"><div class="ttname"><a href="classRtcCounterPorts.html#ad458a25bd1bffc9dd713895a07dea49c">RtcCounterPorts.PPS</a></div><div class="ttdeci">in PPS std_logic </div><div class="ttdef"><b>Definition</b> <a href="RtcCounter_8vhd_source.html#l00038">RtcCounter.vhd:38</a></div></div>
<div class="ttc" id="aclassRtcCounterPorts_html_ae106f17a2b73445119c8eb039d3e102e"><div class="ttname"><a href="classRtcCounterPorts.html#ae106f17a2b73445119c8eb039d3e102e">RtcCounterPorts.rst</a></div><div class="ttdeci">in rst std_logic </div><div class="ttdef"><b>Definition</b> <a href="RtcCounter_8vhd_source.html#l00036">RtcCounter.vhd:36</a></div></div>
<div class="ttc" id="aclassRtcCounterPorts_html_af2185c6f8ae78f00a54ca75b80df866d"><div class="ttname"><a href="classRtcCounterPorts.html#af2185c6f8ae78f00a54ca75b80df866d">RtcCounterPorts.CLOCK_FREQ</a></div><div class="ttdeci">CLOCK_FREQ natural := 100000000</div><div class="ttdef"><b>Definition</b> <a href="RtcCounter_8vhd_source.html#l00033">RtcCounter.vhd:33</a></div></div>
<div class="ttc" id="aclassRtcCounterPorts_html_afd49dfcad4c6bc275cbcc242c600bf97"><div class="ttname"><a href="classRtcCounterPorts.html#afd49dfcad4c6bc275cbcc242c600bf97">RtcCounterPorts.PPSDetected</a></div><div class="ttdeci">out PPSDetected std_logic </div><div class="ttdef"><b>Definition</b> <a href="RtcCounter_8vhd_source.html#l00039">RtcCounter.vhd:39</a></div></div>
<div class="ttc" id="aclassSpiDacPorts_html"><div class="ttname"><a href="classSpiDacPorts.html">SpiDacPorts</a></div><div class="ttdef"><b>Definition</b> <a href="SpiDac_8vhd_source.html#l00044">SpiDac.vhd:44</a></div></div>
<div class="ttc" id="aclassSpiDacPorts_html_a06ab5d8ed6240ca85b1c0c96a38cc877"><div class="ttname"><a href="classSpiDacPorts.html#a06ab5d8ed6240ca85b1c0c96a38cc877">SpiDacPorts.Miso</a></div><div class="ttdeci">in Miso std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiDac_8vhd_source.html#l00061">SpiDac.vhd:61</a></div></div>
<div class="ttc" id="aclassSpiDacPorts_html_a2c4c12ecf6eb4315f8c3e5ec0d20b4f5"><div class="ttname"><a href="classSpiDacPorts.html#a2c4c12ecf6eb4315f8c3e5ec0d20b4f5">SpiDacPorts.Sck</a></div><div class="ttdeci">out Sck std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiDac_8vhd_source.html#l00059">SpiDac.vhd:59</a></div></div>
<div class="ttc" id="aclassSpiDacPorts_html_a50da91b765765ac486df1b41692e962f"><div class="ttname"><a href="classSpiDacPorts.html#a50da91b765765ac486df1b41692e962f">SpiDacPorts.clk</a></div><div class="ttdeci">in clk std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiDac_8vhd_source.html#l00054">SpiDac.vhd:54</a></div></div>
<div class="ttc" id="aclassSpiDacPorts_html_a580121aab6f65c2ae2eb244045ef3c20"><div class="ttname"><a href="classSpiDacPorts.html#a580121aab6f65c2ae2eb244045ef3c20">SpiDacPorts.nCs</a></div><div class="ttdeci">out nCs std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiDac_8vhd_source.html#l00058">SpiDac.vhd:58</a></div></div>
<div class="ttc" id="aclassSpiDacPorts_html_a7037d670103fbf5cced1070817504229"><div class="ttname"><a href="classSpiDacPorts.html#a7037d670103fbf5cced1070817504229">SpiDacPorts.Mosi</a></div><div class="ttdeci">out Mosi std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiDac_8vhd_source.html#l00060">SpiDac.vhd:60</a></div></div>
<div class="ttc" id="aclassSpiDacPorts_html_a883f3c3d337d4957b7516a6ccc1dcda2"><div class="ttname"><a href="classSpiDacPorts.html#a883f3c3d337d4957b7516a6ccc1dcda2">SpiDacPorts.MASTER_CLOCK_FREQHZ</a></div><div class="ttdeci">MASTER_CLOCK_FREQHZ natural := 100000000</div><div class="ttdef"><b>Definition</b> <a href="SpiDac_8vhd_source.html#l00046">SpiDac.vhd:46</a></div></div>
<div class="ttc" id="aclassSpiDacPorts_html_a8fd327be995a5ef2c0d80d037c0233bc"><div class="ttname"><a href="classSpiDacPorts.html#a8fd327be995a5ef2c0d80d037c0233bc">SpiDacPorts.DacWriteOut</a></div><div class="ttdeci">in DacWriteOut std_logic_vector(   BIT_WIDTH- 1 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="SpiDac_8vhd_source.html#l00068">SpiDac.vhd:68</a></div></div>
<div class="ttc" id="aclassSpiDacPorts_html_ac2fdaa673ee5e47ec8276514bd821f55"><div class="ttname"><a href="classSpiDacPorts.html#ac2fdaa673ee5e47ec8276514bd821f55">SpiDacPorts.WriteDac</a></div><div class="ttdeci">in WriteDac std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiDac_8vhd_source.html#l00069">SpiDac.vhd:69</a></div></div>
<div class="ttc" id="aclassSpiDacPorts_html_adbabe48f97873e121a7e0c7f43bbd536"><div class="ttname"><a href="classSpiDacPorts.html#adbabe48f97873e121a7e0c7f43bbd536">SpiDacPorts.DacReadback</a></div><div class="ttdeci">out DacReadback std_logic_vector(   BIT_WIDTH- 1 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="SpiDac_8vhd_source.html#l00070">SpiDac.vhd:70</a></div></div>
<div class="ttc" id="aclassSpiDacPorts_html_ae106f17a2b73445119c8eb039d3e102e"><div class="ttname"><a href="classSpiDacPorts.html#ae106f17a2b73445119c8eb039d3e102e">SpiDacPorts.rst</a></div><div class="ttdeci">in rst std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiDac_8vhd_source.html#l00055">SpiDac.vhd:55</a></div></div>
<div class="ttc" id="aclassSpiDacPorts_html_afc83a897634c14f3c3231f10cdeccd10"><div class="ttname"><a href="classSpiDacPorts.html#afc83a897634c14f3c3231f10cdeccd10">SpiDacPorts.BIT_WIDTH</a></div><div class="ttdeci">BIT_WIDTH natural := 16</div><div class="ttdef"><b>Definition</b> <a href="SpiDac_8vhd_source.html#l00047">SpiDac.vhd:47</a></div></div>
<div class="ttc" id="aclassSpiDacQuadPorts_html"><div class="ttname"><a href="classSpiDacQuadPorts.html">SpiDacQuadPorts</a></div><div class="ttdef"><b>Definition</b> <a href="SpiDacQuad_8vhd_source.html#l00044">SpiDacQuad.vhd:44</a></div></div>
<div class="ttc" id="aclassSpiDacQuadPorts_html_a0c328e6aa0616801792f7ec01d615980"><div class="ttname"><a href="classSpiDacQuadPorts.html#a0c328e6aa0616801792f7ec01d615980">SpiDacQuadPorts.DacReadbackA</a></div><div class="ttdeci">out DacReadbackA std_logic_vector( 23 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="SpiDacQuad_8vhd_source.html#l00075">SpiDacQuad.vhd:75</a></div></div>
<div class="ttc" id="aclassSpiDacQuadPorts_html_a0cb0d82b93a514529e8fe015095c10f3"><div class="ttname"><a href="classSpiDacQuadPorts.html#a0cb0d82b93a514529e8fe015095c10f3">SpiDacQuadPorts.MosiB</a></div><div class="ttdeci">out MosiB std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiDacQuad_8vhd_source.html#l00061">SpiDacQuad.vhd:61</a></div></div>
<div class="ttc" id="aclassSpiDacQuadPorts_html_a0dab64414058cfb072958100082d0452"><div class="ttname"><a href="classSpiDacQuadPorts.html#a0dab64414058cfb072958100082d0452">SpiDacQuadPorts.MosiC</a></div><div class="ttdeci">out MosiC std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiDacQuad_8vhd_source.html#l00062">SpiDacQuad.vhd:62</a></div></div>
<div class="ttc" id="aclassSpiDacQuadPorts_html_a0e8da4a095c52d8565e808407d86aa17"><div class="ttname"><a href="classSpiDacQuadPorts.html#a0e8da4a095c52d8565e808407d86aa17">SpiDacQuadPorts.DacReadbackB</a></div><div class="ttdeci">out DacReadbackB std_logic_vector( 23 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="SpiDacQuad_8vhd_source.html#l00076">SpiDacQuad.vhd:76</a></div></div>
<div class="ttc" id="aclassSpiDacQuadPorts_html_a14488c935f1d2b918d0eb97ee3e45757"><div class="ttname"><a href="classSpiDacQuadPorts.html#a14488c935f1d2b918d0eb97ee3e45757">SpiDacQuadPorts.DacWriteOutD</a></div><div class="ttdeci">in DacWriteOutD std_logic_vector( 23 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="SpiDacQuad_8vhd_source.html#l00074">SpiDacQuad.vhd:74</a></div></div>
<div class="ttc" id="aclassSpiDacQuadPorts_html_a1b83d907f5b56002ee143294f9a12fbb"><div class="ttname"><a href="classSpiDacQuadPorts.html#a1b83d907f5b56002ee143294f9a12fbb">SpiDacQuadPorts.nCsC</a></div><div class="ttdeci">out nCsC std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiDacQuad_8vhd_source.html#l00057">SpiDacQuad.vhd:57</a></div></div>
<div class="ttc" id="aclassSpiDacQuadPorts_html_a27b0511dcae0257abb4eb7bf8ff3e693"><div class="ttname"><a href="classSpiDacQuadPorts.html#a27b0511dcae0257abb4eb7bf8ff3e693">SpiDacQuadPorts.MisoD</a></div><div class="ttdeci">in MisoD std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiDacQuad_8vhd_source.html#l00067">SpiDacQuad.vhd:67</a></div></div>
<div class="ttc" id="aclassSpiDacQuadPorts_html_a29d65a40a352b1bbe24cd14bf35ffd6d"><div class="ttname"><a href="classSpiDacQuadPorts.html#a29d65a40a352b1bbe24cd14bf35ffd6d">SpiDacQuadPorts.DacReadbackD</a></div><div class="ttdeci">out DacReadbackD std_logic_vector( 23 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="SpiDacQuad_8vhd_source.html#l00078">SpiDacQuad.vhd:78</a></div></div>
<div class="ttc" id="aclassSpiDacQuadPorts_html_a2c4c12ecf6eb4315f8c3e5ec0d20b4f5"><div class="ttname"><a href="classSpiDacQuadPorts.html#a2c4c12ecf6eb4315f8c3e5ec0d20b4f5">SpiDacQuadPorts.Sck</a></div><div class="ttdeci">out Sck std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiDacQuad_8vhd_source.html#l00059">SpiDacQuad.vhd:59</a></div></div>
<div class="ttc" id="aclassSpiDacQuadPorts_html_a325141c15145476bc753720a696790fc"><div class="ttname"><a href="classSpiDacQuadPorts.html#a325141c15145476bc753720a696790fc">SpiDacQuadPorts.DacWriteOutC</a></div><div class="ttdeci">in DacWriteOutC std_logic_vector( 23 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="SpiDacQuad_8vhd_source.html#l00073">SpiDacQuad.vhd:73</a></div></div>
<div class="ttc" id="aclassSpiDacQuadPorts_html_a3352fe92beff9aecead79c995d739c22"><div class="ttname"><a href="classSpiDacQuadPorts.html#a3352fe92beff9aecead79c995d739c22">SpiDacQuadPorts.DacReadbackC</a></div><div class="ttdeci">out DacReadbackC std_logic_vector( 23 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="SpiDacQuad_8vhd_source.html#l00077">SpiDacQuad.vhd:77</a></div></div>
<div class="ttc" id="aclassSpiDacQuadPorts_html_a4ce7af1830e5c42d8c14f6f64d09b73a"><div class="ttname"><a href="classSpiDacQuadPorts.html#a4ce7af1830e5c42d8c14f6f64d09b73a">SpiDacQuadPorts.MosiA</a></div><div class="ttdeci">out MosiA std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiDacQuad_8vhd_source.html#l00060">SpiDacQuad.vhd:60</a></div></div>
<div class="ttc" id="aclassSpiDacQuadPorts_html_a50da91b765765ac486df1b41692e962f"><div class="ttname"><a href="classSpiDacQuadPorts.html#a50da91b765765ac486df1b41692e962f">SpiDacQuadPorts.clk</a></div><div class="ttdeci">in clk std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiDacQuad_8vhd_source.html#l00051">SpiDacQuad.vhd:51</a></div></div>
<div class="ttc" id="aclassSpiDacQuadPorts_html_a671d698582e592b903bcb9896c9b1e8e"><div class="ttname"><a href="classSpiDacQuadPorts.html#a671d698582e592b903bcb9896c9b1e8e">SpiDacQuadPorts.DacWriteOutA</a></div><div class="ttdeci">in DacWriteOutA std_logic_vector( 23 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="SpiDacQuad_8vhd_source.html#l00071">SpiDacQuad.vhd:71</a></div></div>
<div class="ttc" id="aclassSpiDacQuadPorts_html_a6b364d7e206e6a77c8d6130333f1664d"><div class="ttname"><a href="classSpiDacQuadPorts.html#a6b364d7e206e6a77c8d6130333f1664d">SpiDacQuadPorts.TransferComplete</a></div><div class="ttdeci">out TransferComplete std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiDacQuad_8vhd_source.html#l00081">SpiDacQuad.vhd:81</a></div></div>
<div class="ttc" id="aclassSpiDacQuadPorts_html_a883f3c3d337d4957b7516a6ccc1dcda2"><div class="ttname"><a href="classSpiDacQuadPorts.html#a883f3c3d337d4957b7516a6ccc1dcda2">SpiDacQuadPorts.MASTER_CLOCK_FREQHZ</a></div><div class="ttdeci">MASTER_CLOCK_FREQHZ natural := 100000000</div><div class="ttdef"><b>Definition</b> <a href="SpiDacQuad_8vhd_source.html#l00047">SpiDacQuad.vhd:47</a></div></div>
<div class="ttc" id="aclassSpiDacQuadPorts_html_a930d1f4a2e747a0acab590ffffccb4b8"><div class="ttname"><a href="classSpiDacQuadPorts.html#a930d1f4a2e747a0acab590ffffccb4b8">SpiDacQuadPorts.MisoB</a></div><div class="ttdeci">in MisoB std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiDacQuad_8vhd_source.html#l00065">SpiDacQuad.vhd:65</a></div></div>
<div class="ttc" id="aclassSpiDacQuadPorts_html_aa4d9db30b119d1d1a125a4071ebba597"><div class="ttname"><a href="classSpiDacQuadPorts.html#aa4d9db30b119d1d1a125a4071ebba597">SpiDacQuadPorts.MisoC</a></div><div class="ttdeci">in MisoC std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiDacQuad_8vhd_source.html#l00066">SpiDacQuad.vhd:66</a></div></div>
<div class="ttc" id="aclassSpiDacQuadPorts_html_aacec3188d4ef48d129570ed9e9ee5c9d"><div class="ttname"><a href="classSpiDacQuadPorts.html#aacec3188d4ef48d129570ed9e9ee5c9d">SpiDacQuadPorts.nCsA</a></div><div class="ttdeci">out nCsA std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiDacQuad_8vhd_source.html#l00055">SpiDacQuad.vhd:55</a></div></div>
<div class="ttc" id="aclassSpiDacQuadPorts_html_ab4befa5fd42cda375494971fc42a29a4"><div class="ttname"><a href="classSpiDacQuadPorts.html#ab4befa5fd42cda375494971fc42a29a4">SpiDacQuadPorts.nCsD</a></div><div class="ttdeci">out nCsD std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiDacQuad_8vhd_source.html#l00058">SpiDacQuad.vhd:58</a></div></div>
<div class="ttc" id="aclassSpiDacQuadPorts_html_ab6e08f5e1578e236ca2a84a29eaa8190"><div class="ttname"><a href="classSpiDacQuadPorts.html#ab6e08f5e1578e236ca2a84a29eaa8190">SpiDacQuadPorts.nCsB</a></div><div class="ttdeci">out nCsB std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiDacQuad_8vhd_source.html#l00056">SpiDacQuad.vhd:56</a></div></div>
<div class="ttc" id="aclassSpiDacQuadPorts_html_abf137664dd4ef8c0013c908a876f9624"><div class="ttname"><a href="classSpiDacQuadPorts.html#abf137664dd4ef8c0013c908a876f9624">SpiDacQuadPorts.MisoA</a></div><div class="ttdeci">in MisoA std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiDacQuad_8vhd_source.html#l00064">SpiDacQuad.vhd:64</a></div></div>
<div class="ttc" id="aclassSpiDacQuadPorts_html_ac2fdaa673ee5e47ec8276514bd821f55"><div class="ttname"><a href="classSpiDacQuadPorts.html#ac2fdaa673ee5e47ec8276514bd821f55">SpiDacQuadPorts.WriteDac</a></div><div class="ttdeci">in WriteDac std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiDacQuad_8vhd_source.html#l00070">SpiDacQuad.vhd:70</a></div></div>
<div class="ttc" id="aclassSpiDacQuadPorts_html_ae106f17a2b73445119c8eb039d3e102e"><div class="ttname"><a href="classSpiDacQuadPorts.html#ae106f17a2b73445119c8eb039d3e102e">SpiDacQuadPorts.rst</a></div><div class="ttdeci">in rst std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiDacQuad_8vhd_source.html#l00052">SpiDacQuad.vhd:52</a></div></div>
<div class="ttc" id="aclassSpiDacQuadPorts_html_ae53cfb4296fc090f28fd63ab877c1ce5"><div class="ttname"><a href="classSpiDacQuadPorts.html#ae53cfb4296fc090f28fd63ab877c1ce5">SpiDacQuadPorts.DacWriteOutB</a></div><div class="ttdeci">in DacWriteOutB std_logic_vector( 23 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="SpiDacQuad_8vhd_source.html#l00072">SpiDacQuad.vhd:72</a></div></div>
<div class="ttc" id="aclassSpiDacQuadPorts_html_afd3d2c079e068845c180f3e48ffefc41"><div class="ttname"><a href="classSpiDacQuadPorts.html#afd3d2c079e068845c180f3e48ffefc41">SpiDacQuadPorts.MosiD</a></div><div class="ttdeci">out MosiD std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiDacQuad_8vhd_source.html#l00063">SpiDacQuad.vhd:63</a></div></div>
<div class="ttc" id="aclassSpiDeviceDualPorts_html"><div class="ttname"><a href="classSpiDeviceDualPorts.html">SpiDeviceDualPorts</a></div><div class="ttdef"><b>Definition</b> <a href="SpiDeviceDual_8vhd_source.html#l00044">SpiDeviceDual.vhd:44</a></div></div>
<div class="ttc" id="aclassSpiDeviceDualPorts_html_a0cb0d82b93a514529e8fe015095c10f3"><div class="ttname"><a href="classSpiDeviceDualPorts.html#a0cb0d82b93a514529e8fe015095c10f3">SpiDeviceDualPorts.MosiB</a></div><div class="ttdeci">out MosiB std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiDeviceDual_8vhd_source.html#l00061">SpiDeviceDual.vhd:61</a></div></div>
<div class="ttc" id="aclassSpiDeviceDualPorts_html_a24091987f170cc07288cbf481bd71593"><div class="ttname"><a href="classSpiDeviceDualPorts.html#a24091987f170cc07288cbf481bd71593">SpiDeviceDualPorts.ReadbackB</a></div><div class="ttdeci">out ReadbackB std_logic_vector(   BIT_WIDTH- 1 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="SpiDeviceDual_8vhd_source.html#l00070">SpiDeviceDual.vhd:70</a></div></div>
<div class="ttc" id="aclassSpiDeviceDualPorts_html_a2c4c12ecf6eb4315f8c3e5ec0d20b4f5"><div class="ttname"><a href="classSpiDeviceDualPorts.html#a2c4c12ecf6eb4315f8c3e5ec0d20b4f5">SpiDeviceDualPorts.Sck</a></div><div class="ttdeci">out Sck std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiDeviceDual_8vhd_source.html#l00059">SpiDeviceDual.vhd:59</a></div></div>
<div class="ttc" id="aclassSpiDeviceDualPorts_html_a4bf4b44d4634a3bc4259cd655d29b4a8"><div class="ttname"><a href="classSpiDeviceDualPorts.html#a4bf4b44d4634a3bc4259cd655d29b4a8">SpiDeviceDualPorts.CLOCK_DIVIDER</a></div><div class="ttdeci">CLOCK_DIVIDER natural := 4</div><div class="ttdef"><b>Definition</b> <a href="SpiDeviceDual_8vhd_source.html#l00046">SpiDeviceDual.vhd:46</a></div></div>
<div class="ttc" id="aclassSpiDeviceDualPorts_html_a4ce7af1830e5c42d8c14f6f64d09b73a"><div class="ttname"><a href="classSpiDeviceDualPorts.html#a4ce7af1830e5c42d8c14f6f64d09b73a">SpiDeviceDualPorts.MosiA</a></div><div class="ttdeci">out MosiA std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiDeviceDual_8vhd_source.html#l00060">SpiDeviceDual.vhd:60</a></div></div>
<div class="ttc" id="aclassSpiDeviceDualPorts_html_a50da91b765765ac486df1b41692e962f"><div class="ttname"><a href="classSpiDeviceDualPorts.html#a50da91b765765ac486df1b41692e962f">SpiDeviceDualPorts.clk</a></div><div class="ttdeci">in clk std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiDeviceDual_8vhd_source.html#l00054">SpiDeviceDual.vhd:54</a></div></div>
<div class="ttc" id="aclassSpiDeviceDualPorts_html_a580121aab6f65c2ae2eb244045ef3c20"><div class="ttname"><a href="classSpiDeviceDualPorts.html#a580121aab6f65c2ae2eb244045ef3c20">SpiDeviceDualPorts.nCs</a></div><div class="ttdeci">out nCs std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiDeviceDual_8vhd_source.html#l00058">SpiDeviceDual.vhd:58</a></div></div>
<div class="ttc" id="aclassSpiDeviceDualPorts_html_a6b364d7e206e6a77c8d6130333f1664d"><div class="ttname"><a href="classSpiDeviceDualPorts.html#a6b364d7e206e6a77c8d6130333f1664d">SpiDeviceDualPorts.TransferComplete</a></div><div class="ttdeci">out TransferComplete std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiDeviceDual_8vhd_source.html#l00073">SpiDeviceDual.vhd:73</a></div></div>
<div class="ttc" id="aclassSpiDeviceDualPorts_html_a8db6bfecddf6930f5703b8be6031ef64"><div class="ttname"><a href="classSpiDeviceDualPorts.html#a8db6bfecddf6930f5703b8be6031ef64">SpiDeviceDualPorts.CPOL</a></div><div class="ttdeci">CPOL std_logic := '0'</div><div class="ttdef"><b>Definition</b> <a href="SpiDeviceDual_8vhd_source.html#l00048">SpiDeviceDual.vhd:48</a></div></div>
<div class="ttc" id="aclassSpiDeviceDualPorts_html_a930d1f4a2e747a0acab590ffffccb4b8"><div class="ttname"><a href="classSpiDeviceDualPorts.html#a930d1f4a2e747a0acab590ffffccb4b8">SpiDeviceDualPorts.MisoB</a></div><div class="ttdeci">in MisoB std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiDeviceDual_8vhd_source.html#l00063">SpiDeviceDual.vhd:63</a></div></div>
<div class="ttc" id="aclassSpiDeviceDualPorts_html_ab7c242421272412fbff892efe31f1fe2"><div class="ttname"><a href="classSpiDeviceDualPorts.html#ab7c242421272412fbff892efe31f1fe2">SpiDeviceDualPorts.CPHA</a></div><div class="ttdeci">CPHA std_logic := '0'</div><div class="ttdef"><b>Definition</b> <a href="SpiDeviceDual_8vhd_source.html#l00050">SpiDeviceDual.vhd:50</a></div></div>
<div class="ttc" id="aclassSpiDeviceDualPorts_html_abf137664dd4ef8c0013c908a876f9624"><div class="ttname"><a href="classSpiDeviceDualPorts.html#abf137664dd4ef8c0013c908a876f9624">SpiDeviceDualPorts.MisoA</a></div><div class="ttdeci">in MisoA std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiDeviceDual_8vhd_source.html#l00062">SpiDeviceDual.vhd:62</a></div></div>
<div class="ttc" id="aclassSpiDeviceDualPorts_html_abf672e09d3b91ef652358c2ca2815a64"><div class="ttname"><a href="classSpiDeviceDualPorts.html#abf672e09d3b91ef652358c2ca2815a64">SpiDeviceDualPorts.WriteOutA</a></div><div class="ttdeci">in WriteOutA std_logic_vector(   BIT_WIDTH- 1 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="SpiDeviceDual_8vhd_source.html#l00066">SpiDeviceDual.vhd:66</a></div></div>
<div class="ttc" id="aclassSpiDeviceDualPorts_html_ac26bfbb0812a6582c09bfea95f8d92fb"><div class="ttname"><a href="classSpiDeviceDualPorts.html#ac26bfbb0812a6582c09bfea95f8d92fb">SpiDeviceDualPorts.ReadbackA</a></div><div class="ttdeci">out ReadbackA std_logic_vector(   BIT_WIDTH- 1 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="SpiDeviceDual_8vhd_source.html#l00069">SpiDeviceDual.vhd:69</a></div></div>
<div class="ttc" id="aclassSpiDeviceDualPorts_html_ac684d0660a66be867d58d752176f66e0"><div class="ttname"><a href="classSpiDeviceDualPorts.html#ac684d0660a66be867d58d752176f66e0">SpiDeviceDualPorts.WriteOutB</a></div><div class="ttdeci">in WriteOutB std_logic_vector(   BIT_WIDTH- 1 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="SpiDeviceDual_8vhd_source.html#l00067">SpiDeviceDual.vhd:67</a></div></div>
<div class="ttc" id="aclassSpiDeviceDualPorts_html_ad2241de8628fd5eba1e2e2df030b5280"><div class="ttname"><a href="classSpiDeviceDualPorts.html#ad2241de8628fd5eba1e2e2df030b5280">SpiDeviceDualPorts.Transfer</a></div><div class="ttdeci">in Transfer std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiDeviceDual_8vhd_source.html#l00068">SpiDeviceDual.vhd:68</a></div></div>
<div class="ttc" id="aclassSpiDeviceDualPorts_html_ad5733819008f337e99074297b00ff092"><div class="ttname"><a href="classSpiDeviceDualPorts.html#ad5733819008f337e99074297b00ff092">SpiDeviceDualPorts.BIT_WIDTH</a></div><div class="ttdeci">BIT_WIDTH natural := 8</div><div class="ttdef"><b>Definition</b> <a href="SpiDeviceDual_8vhd_source.html#l00047">SpiDeviceDual.vhd:47</a></div></div>
<div class="ttc" id="aclassSpiDeviceDualPorts_html_ae106f17a2b73445119c8eb039d3e102e"><div class="ttname"><a href="classSpiDeviceDualPorts.html#ae106f17a2b73445119c8eb039d3e102e">SpiDeviceDualPorts.rst</a></div><div class="ttdeci">in rst std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiDeviceDual_8vhd_source.html#l00055">SpiDeviceDual.vhd:55</a></div></div>
<div class="ttc" id="aclassSpiExtBusAddrTxPorts_html"><div class="ttname"><a href="classSpiExtBusAddrTxPorts.html">SpiExtBusAddrTxPorts</a></div><div class="ttdef"><b>Definition</b> <a href="SpiExtBusAddrTx_8vhd_source.html#l00030">SpiExtBusAddrTx.vhd:30</a></div></div>
<div class="ttc" id="aclassSpiExtBusAddrTxPorts_html_a179fa6e66cd173afbe6bc288c3b54464"><div class="ttname"><a href="classSpiExtBusAddrTxPorts.html#a179fa6e66cd173afbe6bc288c3b54464">SpiExtBusAddrTxPorts.SendSpiExtBusAddr</a></div><div class="ttdeci">in SendSpiExtBusAddr std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiExtBusAddrTx_8vhd_source.html#l00039">SpiExtBusAddrTx.vhd:39</a></div></div>
<div class="ttc" id="aclassSpiExtBusAddrTxPorts_html_a50da91b765765ac486df1b41692e962f"><div class="ttname"><a href="classSpiExtBusAddrTxPorts.html#a50da91b765765ac486df1b41692e962f">SpiExtBusAddrTxPorts.clk</a></div><div class="ttdeci">in clk std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiExtBusAddrTx_8vhd_source.html#l00036">SpiExtBusAddrTx.vhd:36</a></div></div>
<div class="ttc" id="aclassSpiExtBusAddrTxPorts_html_a69524d7798c0bdd3c6b152a8dfe5cb97"><div class="ttname"><a href="classSpiExtBusAddrTxPorts.html#a69524d7798c0bdd3c6b152a8dfe5cb97">SpiExtBusAddrTxPorts.SpiExtBusAddrTxdPin</a></div><div class="ttdeci">out SpiExtBusAddrTxdPin std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiExtBusAddrTx_8vhd_source.html#l00042">SpiExtBusAddrTx.vhd:42</a></div></div>
<div class="ttc" id="aclassSpiExtBusAddrTxPorts_html_a80b79e251643d9fcc1142cc111af245d"><div class="ttname"><a href="classSpiExtBusAddrTxPorts.html#a80b79e251643d9fcc1142cc111af245d">SpiExtBusAddrTxPorts.MASTER_CLOCK_FREQHZ</a></div><div class="ttdeci">MASTER_CLOCK_FREQHZ natural := 10000000</div><div class="ttdef"><b>Definition</b> <a href="SpiExtBusAddrTx_8vhd_source.html#l00033">SpiExtBusAddrTx.vhd:33</a></div></div>
<div class="ttc" id="aclassSpiExtBusAddrTxPorts_html_a893354ec8aedf78110f5f1892b3a8063"><div class="ttname"><a href="classSpiExtBusAddrTxPorts.html#a893354ec8aedf78110f5f1892b3a8063">SpiExtBusAddrTxPorts.SendingSpiExtBusAddr</a></div><div class="ttdeci">out SendingSpiExtBusAddr std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiExtBusAddrTx_8vhd_source.html#l00040">SpiExtBusAddrTx.vhd:40</a></div></div>
<div class="ttc" id="aclassSpiExtBusAddrTxPorts_html_ac3b4a5a3506919bd526ad1d9df8942b2"><div class="ttname"><a href="classSpiExtBusAddrTxPorts.html#ac3b4a5a3506919bd526ad1d9df8942b2">SpiExtBusAddrTxPorts.SpiExtBusAddr</a></div><div class="ttdeci">in SpiExtBusAddr std_logic_vector( 7 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="SpiExtBusAddrTx_8vhd_source.html#l00038">SpiExtBusAddrTx.vhd:38</a></div></div>
<div class="ttc" id="aclassSpiExtBusAddrTxPorts_html_ae106f17a2b73445119c8eb039d3e102e"><div class="ttname"><a href="classSpiExtBusAddrTxPorts.html#ae106f17a2b73445119c8eb039d3e102e">SpiExtBusAddrTxPorts.rst</a></div><div class="ttdeci">in rst std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiExtBusAddrTx_8vhd_source.html#l00037">SpiExtBusAddrTx.vhd:37</a></div></div>
<div class="ttc" id="aclassSpiExtBusPorts_html"><div class="ttname"><a href="classSpiExtBusPorts.html">SpiExtBusPorts</a></div><div class="ttdef"><b>Definition</b> <a href="SpiExtBus_8vhd_source.html#l00044">SpiExtBus.vhd:44</a></div></div>
<div class="ttc" id="aclassSpiExtBusPorts_html_a06ab5d8ed6240ca85b1c0c96a38cc877"><div class="ttname"><a href="classSpiExtBusPorts.html#a06ab5d8ed6240ca85b1c0c96a38cc877">SpiExtBusPorts.Miso</a></div><div class="ttdeci">in Miso std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiExtBus_8vhd_source.html#l00058">SpiExtBus.vhd:58</a></div></div>
<div class="ttc" id="aclassSpiExtBusPorts_html_a2ab19cc00e58df74ac44a1eeeac432f0"><div class="ttname"><a href="classSpiExtBusPorts.html#a2ab19cc00e58df74ac44a1eeeac432f0">SpiExtBusPorts.SpiExtBusReadReady</a></div><div class="ttdeci">out SpiExtBusReadReady std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiExtBus_8vhd_source.html#l00063">SpiExtBus.vhd:63</a></div></div>
<div class="ttc" id="aclassSpiExtBusPorts_html_a2c4c12ecf6eb4315f8c3e5ec0d20b4f5"><div class="ttname"><a href="classSpiExtBusPorts.html#a2c4c12ecf6eb4315f8c3e5ec0d20b4f5">SpiExtBusPorts.Sck</a></div><div class="ttdeci">out Sck std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiExtBus_8vhd_source.html#l00056">SpiExtBus.vhd:56</a></div></div>
<div class="ttc" id="aclassSpiExtBusPorts_html_a50da91b765765ac486df1b41692e962f"><div class="ttname"><a href="classSpiExtBusPorts.html#a50da91b765765ac486df1b41692e962f">SpiExtBusPorts.clk</a></div><div class="ttdeci">in clk std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiExtBus_8vhd_source.html#l00051">SpiExtBus.vhd:51</a></div></div>
<div class="ttc" id="aclassSpiExtBusPorts_html_a580121aab6f65c2ae2eb244045ef3c20"><div class="ttname"><a href="classSpiExtBusPorts.html#a580121aab6f65c2ae2eb244045ef3c20">SpiExtBusPorts.nCs</a></div><div class="ttdeci">out nCs std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiExtBus_8vhd_source.html#l00055">SpiExtBus.vhd:55</a></div></div>
<div class="ttc" id="aclassSpiExtBusPorts_html_a7037d670103fbf5cced1070817504229"><div class="ttname"><a href="classSpiExtBusPorts.html#a7037d670103fbf5cced1070817504229">SpiExtBusPorts.Mosi</a></div><div class="ttdeci">out Mosi std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiExtBus_8vhd_source.html#l00057">SpiExtBus.vhd:57</a></div></div>
<div class="ttc" id="aclassSpiExtBusPorts_html_a883f3c3d337d4957b7516a6ccc1dcda2"><div class="ttname"><a href="classSpiExtBusPorts.html#a883f3c3d337d4957b7516a6ccc1dcda2">SpiExtBusPorts.MASTER_CLOCK_FREQHZ</a></div><div class="ttdeci">MASTER_CLOCK_FREQHZ natural := 100000000</div><div class="ttdef"><b>Definition</b> <a href="SpiExtBus_8vhd_source.html#l00047">SpiExtBus.vhd:47</a></div></div>
<div class="ttc" id="aclassSpiExtBusPorts_html_ab0de0df009dc8448ba00f865dab7b475"><div class="ttname"><a href="classSpiExtBusPorts.html#ab0de0df009dc8448ba00f865dab7b475">SpiExtBusPorts.SpiExtBusWriteOut</a></div><div class="ttdeci">in SpiExtBusWriteOut std_logic_vector( 7 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="SpiExtBus_8vhd_source.html#l00061">SpiExtBus.vhd:61</a></div></div>
<div class="ttc" id="aclassSpiExtBusPorts_html_ad36be2f2eb9047d720e4147155638bbd"><div class="ttname"><a href="classSpiExtBusPorts.html#ad36be2f2eb9047d720e4147155638bbd">SpiExtBusPorts.WriteSpiExtBus</a></div><div class="ttdeci">in WriteSpiExtBus std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiExtBus_8vhd_source.html#l00062">SpiExtBus.vhd:62</a></div></div>
<div class="ttc" id="aclassSpiExtBusPorts_html_ae106f17a2b73445119c8eb039d3e102e"><div class="ttname"><a href="classSpiExtBusPorts.html#ae106f17a2b73445119c8eb039d3e102e">SpiExtBusPorts.rst</a></div><div class="ttdeci">in rst std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiExtBus_8vhd_source.html#l00052">SpiExtBus.vhd:52</a></div></div>
<div class="ttc" id="aclassSpiExtBusPorts_html_ae3a4139bd1b1c8a770ac0b14e3e1c9fd"><div class="ttname"><a href="classSpiExtBusPorts.html#ae3a4139bd1b1c8a770ac0b14e3e1c9fd">SpiExtBusPorts.SpiExtBusReadback</a></div><div class="ttdeci">out SpiExtBusReadback std_logic_vector( 7 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="SpiExtBus_8vhd_source.html#l00067">SpiExtBus.vhd:67</a></div></div>
<div class="ttc" id="aclassSpiMasterPorts_html"><div class="ttname"><a href="classSpiMasterPorts.html">SpiMasterPorts</a></div><div class="ttdef"><b>Definition</b> <a href="SpiMaster_8vhd_source.html#l00038">SpiMaster.vhd:38</a></div></div>
<div class="ttc" id="aclassSpiMasterPorts_html_a06ab5d8ed6240ca85b1c0c96a38cc877"><div class="ttname"><a href="classSpiMasterPorts.html#a06ab5d8ed6240ca85b1c0c96a38cc877">SpiMasterPorts.Miso</a></div><div class="ttdeci">in Miso std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiMaster_8vhd_source.html#l00055">SpiMaster.vhd:55</a></div></div>
<div class="ttc" id="aclassSpiMasterPorts_html_a0c6fe64603b6c60c6f87c70ff2ef0586"><div class="ttname"><a href="classSpiMasterPorts.html#a0c6fe64603b6c60c6f87c70ff2ef0586">SpiMasterPorts.CLOCK_DIVIDER</a></div><div class="ttdeci">CLOCK_DIVIDER natural := 1000</div><div class="ttdef"><b>Definition</b> <a href="SpiMaster_8vhd_source.html#l00041">SpiMaster.vhd:41</a></div></div>
<div class="ttc" id="aclassSpiMasterPorts_html_a134b9e3fbfb7e4f88c94bdada03554b1"><div class="ttname"><a href="classSpiMasterPorts.html#a134b9e3fbfb7e4f88c94bdada03554b1">SpiMasterPorts.DataFromMiso</a></div><div class="ttdeci">out DataFromMiso std_logic_vector((   BYTE_WIDTH* 8)- 1 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="SpiMaster_8vhd_source.html#l00059">SpiMaster.vhd:59</a></div></div>
<div class="ttc" id="aclassSpiMasterPorts_html_a2c4c12ecf6eb4315f8c3e5ec0d20b4f5"><div class="ttname"><a href="classSpiMasterPorts.html#a2c4c12ecf6eb4315f8c3e5ec0d20b4f5">SpiMasterPorts.Sck</a></div><div class="ttdeci">out Sck std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiMaster_8vhd_source.html#l00054">SpiMaster.vhd:54</a></div></div>
<div class="ttc" id="aclassSpiMasterPorts_html_a4c5c8f7ff496f4ae2a07c9d7986ebdee"><div class="ttname"><a href="classSpiMasterPorts.html#a4c5c8f7ff496f4ae2a07c9d7986ebdee">SpiMasterPorts.DataToMosi</a></div><div class="ttdeci">in DataToMosi std_logic_vector((   BYTE_WIDTH* 8)- 1 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="SpiMaster_8vhd_source.html#l00058">SpiMaster.vhd:58</a></div></div>
<div class="ttc" id="aclassSpiMasterPorts_html_a4e5b911ada797dbf2555df752b56c302"><div class="ttname"><a href="classSpiMasterPorts.html#a4e5b911ada797dbf2555df752b56c302">SpiMasterPorts.XferComplete</a></div><div class="ttdeci">out XferComplete std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiMaster_8vhd_source.html#l00061">SpiMaster.vhd:61</a></div></div>
<div class="ttc" id="aclassSpiMasterPorts_html_a50da91b765765ac486df1b41692e962f"><div class="ttname"><a href="classSpiMasterPorts.html#a50da91b765765ac486df1b41692e962f">SpiMasterPorts.clk</a></div><div class="ttdeci">in clk std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiMaster_8vhd_source.html#l00049">SpiMaster.vhd:49</a></div></div>
<div class="ttc" id="aclassSpiMasterPorts_html_a7037d670103fbf5cced1070817504229"><div class="ttname"><a href="classSpiMasterPorts.html#a7037d670103fbf5cced1070817504229">SpiMasterPorts.Mosi</a></div><div class="ttdeci">out Mosi std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiMaster_8vhd_source.html#l00053">SpiMaster.vhd:53</a></div></div>
<div class="ttc" id="aclassSpiMasterPorts_html_a8db6bfecddf6930f5703b8be6031ef64"><div class="ttname"><a href="classSpiMasterPorts.html#a8db6bfecddf6930f5703b8be6031ef64">SpiMasterPorts.CPOL</a></div><div class="ttdeci">CPOL std_logic := '0'</div><div class="ttdef"><b>Definition</b> <a href="SpiMaster_8vhd_source.html#l00043">SpiMaster.vhd:43</a></div></div>
<div class="ttc" id="aclassSpiMasterPorts_html_ab8ff57af1ccdcbcd9c538aa3d276a2a9"><div class="ttname"><a href="classSpiMasterPorts.html#ab8ff57af1ccdcbcd9c538aa3d276a2a9">SpiMasterPorts.BYTE_WIDTH</a></div><div class="ttdeci">BYTE_WIDTH natural := 1</div><div class="ttdef"><b>Definition</b> <a href="SpiMaster_8vhd_source.html#l00042">SpiMaster.vhd:42</a></div></div>
<div class="ttc" id="aclassSpiMasterPorts_html_ae106f17a2b73445119c8eb039d3e102e"><div class="ttname"><a href="classSpiMasterPorts.html#ae106f17a2b73445119c8eb039d3e102e">SpiMasterPorts.rst</a></div><div class="ttdeci">in rst std_logic </div><div class="ttdef"><b>Definition</b> <a href="SpiMaster_8vhd_source.html#l00050">SpiMaster.vhd:50</a></div></div>
<div class="ttc" id="aclassUartRxFifoExtClk_html"><div class="ttname"><a href="classUartRxFifoExtClk.html">UartRxFifoExtClk</a></div><div class="ttdef"><b>Definition</b> <a href="UartRxFifoExtClk_8vhd_source.html#l00034">UartRxFifoExtClk.vhd:34</a></div></div>
<div class="ttc" id="aclassUartRxFifoExtClk_html_a1be59dff9e26ebae9640d20ea74228de"><div class="ttname"><a href="classUartRxFifoExtClk.html#a1be59dff9e26ebae9640d20ea74228de">UartRxFifoExtClk.FifoEmpty</a></div><div class="ttdeci">out FifoEmpty std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartRxFifoExtClk_8vhd_source.html#l00061">UartRxFifoExtClk.vhd:61</a></div></div>
<div class="ttc" id="aclassUartRxFifoExtClk_html_a345e23b2e8ad6c56e4ce74436a8d8d12"><div class="ttname"><a href="classUartRxFifoExtClk.html#a345e23b2e8ad6c56e4ce74436a8d8d12">UartRxFifoExtClk.FIFO_BITS</a></div><div class="ttdeci">FIFO_BITS natural := 10</div><div class="ttdef"><b>Definition</b> <a href="UartRxFifoExtClk_8vhd_source.html#l00038">UartRxFifoExtClk.vhd:38</a></div></div>
<div class="ttc" id="aclassUartRxFifoExtClk_html_a45c993ae8c6f29e2fad435f5331188b8"><div class="ttname"><a href="classUartRxFifoExtClk.html#a45c993ae8c6f29e2fad435f5331188b8">UartRxFifoExtClk.FifoFull</a></div><div class="ttdeci">out FifoFull std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartRxFifoExtClk_8vhd_source.html#l00060">UartRxFifoExtClk.vhd:60</a></div></div>
<div class="ttc" id="aclassUartRxFifoExtClk_html_a50da91b765765ac486df1b41692e962f"><div class="ttname"><a href="classUartRxFifoExtClk.html#a50da91b765765ac486df1b41692e962f">UartRxFifoExtClk.clk</a></div><div class="ttdeci">in clk std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartRxFifoExtClk_8vhd_source.html#l00042">UartRxFifoExtClk.vhd:42</a></div></div>
<div class="ttc" id="aclassUartRxFifoExtClk_html_a683b15caea3a10b322198237b7257112"><div class="ttname"><a href="classUartRxFifoExtClk.html#a683b15caea3a10b322198237b7257112">UartRxFifoExtClk.FifoReadData</a></div><div class="ttdeci">out FifoReadData std_logic_vector( 7 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="UartRxFifoExtClk_8vhd_source.html#l00057">UartRxFifoExtClk.vhd:57</a></div></div>
<div class="ttc" id="aclassUartRxFifoExtClk_html_a7457996d5c70b65766f93a6173d561d4"><div class="ttname"><a href="classUartRxFifoExtClk.html#a7457996d5c70b65766f93a6173d561d4">UartRxFifoExtClk.ReadFifo</a></div><div class="ttdeci">in ReadFifo std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartRxFifoExtClk_8vhd_source.html#l00055">UartRxFifoExtClk.vhd:55</a></div></div>
<div class="ttc" id="aclassUartRxFifoExtClk_html_a8cb749208284211073cfdcfcfc6c4f18"><div class="ttname"><a href="classUartRxFifoExtClk.html#a8cb749208284211073cfdcfcfc6c4f18">UartRxFifoExtClk.FifoCount</a></div><div class="ttdeci">out FifoCount std_logic_vector(   FIFO_BITS- 1 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="UartRxFifoExtClk_8vhd_source.html#l00063">UartRxFifoExtClk.vhd:63</a></div></div>
<div class="ttc" id="aclassUartRxFifoExtClk_html_a9eda2f87192e1be4a27d4b5799f849dc"><div class="ttname"><a href="classUartRxFifoExtClk.html#a9eda2f87192e1be4a27d4b5799f849dc">UartRxFifoExtClk.FifoReadAck</a></div><div class="ttdeci">out FifoReadAck std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartRxFifoExtClk_8vhd_source.html#l00056">UartRxFifoExtClk.vhd:56</a></div></div>
<div class="ttc" id="aclassUartRxFifoExtClk_html_aa7cc00deb1e4ed71d2ab231d3463f9a7"><div class="ttname"><a href="classUartRxFifoExtClk.html#aa7cc00deb1e4ed71d2ab231d3463f9a7">UartRxFifoExtClk.Rxd</a></div><div class="ttdeci">in Rxd std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartRxFifoExtClk_8vhd_source.html#l00047">UartRxFifoExtClk.vhd:47</a></div></div>
<div class="ttc" id="aclassUartRxFifoExtClk_html_ad9bf1a9863005e8400f2f96516d444bd"><div class="ttname"><a href="classUartRxFifoExtClk.html#ad9bf1a9863005e8400f2f96516d444bd">UartRxFifoExtClk.uclk</a></div><div class="ttdeci">in uclk std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartRxFifoExtClk_8vhd_source.html#l00043">UartRxFifoExtClk.vhd:43</a></div></div>
<div class="ttc" id="aclassUartRxFifoExtClk_html_ae106f17a2b73445119c8eb039d3e102e"><div class="ttname"><a href="classUartRxFifoExtClk.html#ae106f17a2b73445119c8eb039d3e102e">UartRxFifoExtClk.rst</a></div><div class="ttdeci">in rst std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartRxFifoExtClk_8vhd_source.html#l00044">UartRxFifoExtClk.vhd:44</a></div></div>
<div class="ttc" id="aclassUartRxFifoExtClk_html_af30af24d92659430e2a5ca22c6f6bc4d"><div class="ttname"><a href="classUartRxFifoExtClk.html#af30af24d92659430e2a5ca22c6f6bc4d">UartRxFifoExtClk.RxComplete</a></div><div class="ttdeci">out RxComplete std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartRxFifoExtClk_8vhd_source.html#l00052">UartRxFifoExtClk.vhd:52</a></div></div>
<div class="ttc" id="aclassUartRxFifoExtClk_html_afd1ec96baa2c2ff610f79bb0affd6395"><div class="ttname"><a href="classUartRxFifoExtClk.html#afd1ec96baa2c2ff610f79bb0affd6395">UartRxFifoExtClk.Dbg1</a></div><div class="ttdeci">out Dbg1 std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartRxFifoExtClk_8vhd_source.html#l00049">UartRxFifoExtClk.vhd:49</a></div></div>
<div class="ttc" id="aclassUartRxRaw_html"><div class="ttname"><a href="classUartRxRaw.html">UartRxRaw</a></div><div class="ttdef"><b>Definition</b> <a href="UartRxRaw_8vhd_source.html#l00032">UartRxRaw.vhd:32</a></div></div>
<div class="ttc" id="aclassUartRxRaw_html_a0f7913363de2a39e4759bc998d63a1ed"><div class="ttname"><a href="classUartRxRaw.html#a0f7913363de2a39e4759bc998d63a1ed">UartRxRaw.Clk</a></div><div class="ttdeci">in Clk std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartRxRaw_8vhd_source.html#l00037">UartRxRaw.vhd:37</a></div></div>
<div class="ttc" id="aclassUartRxRaw_html_a3188fac112e27d8c99385489255befa8"><div class="ttname"><a href="classUartRxRaw.html#a3188fac112e27d8c99385489255befa8">UartRxRaw.RxD</a></div><div class="ttdeci">in RxD std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartRxRaw_8vhd_source.html#l00040">UartRxRaw.vhd:40</a></div></div>
<div class="ttc" id="aclassUartRxRaw_html_a4c0f879f9dc02e99dde2aaa4d55a2515"><div class="ttname"><a href="classUartRxRaw.html#a4c0f879f9dc02e99dde2aaa4d55a2515">UartRxRaw.DataO</a></div><div class="ttdeci">out DataO std_logic_vector( 7 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="UartRxRaw_8vhd_source.html#l00045">UartRxRaw.vhd:45</a></div></div>
<div class="ttc" id="aclassUartRxRaw_html_a8f90add8d2e5da847dd56aa1f81a4b80"><div class="ttname"><a href="classUartRxRaw.html#a8f90add8d2e5da847dd56aa1f81a4b80">UartRxRaw.Enable</a></div><div class="ttdeci">in Enable std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartRxRaw_8vhd_source.html#l00039">UartRxRaw.vhd:39</a></div></div>
<div class="ttc" id="aclassUartRxRaw_html_aa43f833956308f3809ed9e34cbd3bd1c"><div class="ttname"><a href="classUartRxRaw.html#aa43f833956308f3809ed9e34cbd3bd1c">UartRxRaw.Reset</a></div><div class="ttdeci">in Reset std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartRxRaw_8vhd_source.html#l00038">UartRxRaw.vhd:38</a></div></div>
<div class="ttc" id="aclassUartRxRaw_html_ab760f033d155b680b122dd67540f5e06"><div class="ttname"><a href="classUartRxRaw.html#ab760f033d155b680b122dd67540f5e06">UartRxRaw.RxAv</a></div><div class="ttdeci">out RxAv std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartRxRaw_8vhd_source.html#l00041">UartRxRaw.vhd:41</a></div></div>
<div class="ttc" id="aclassUartRx_html"><div class="ttname"><a href="classUartRx.html">UartRx</a></div><div class="ttdef"><b>Definition</b> <a href="UartRx_8vhd_source.html#l00010">UartRx.vhd:10</a></div></div>
<div class="ttc" id="aclassUartRx_html_a2cb6fb2fa203d55f097082f1f755a0a6"><div class="ttname"><a href="classUartRx.html#a2cb6fb2fa203d55f097082f1f755a0a6">UartRx.RxData</a></div><div class="ttdeci">out RxData std_logic_vector( 7 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="UartRx_8vhd_source.html#l00024">UartRx.vhd:24</a></div></div>
<div class="ttc" id="aclassUartRx_html_a3dbb09c145cedf8af254668ddfb32c77"><div class="ttname"><a href="classUartRx.html#a3dbb09c145cedf8af254668ddfb32c77">UartRx.BAUDRATE</a></div><div class="ttdeci">BAUDRATE natural := 38400</div><div class="ttdef"><b>Definition</b> <a href="UartRx_8vhd_source.html#l00015">UartRx.vhd:15</a></div></div>
<div class="ttc" id="aclassUartRx_html_a50da91b765765ac486df1b41692e962f"><div class="ttname"><a href="classUartRx.html#a50da91b765765ac486df1b41692e962f">UartRx.clk</a></div><div class="ttdeci">in clk std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartRx_8vhd_source.html#l00018">UartRx.vhd:18</a></div></div>
<div class="ttc" id="aclassUartRx_html_a6412cee2a45ccfa56a61cfeaa532195c"><div class="ttname"><a href="classUartRx.html#a6412cee2a45ccfa56a61cfeaa532195c">UartRx.UartClk</a></div><div class="ttdeci">out UartClk std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartRx_8vhd_source.html#l00020">UartRx.vhd:20</a></div></div>
<div class="ttc" id="aclassUartRx_html_aa7cc00deb1e4ed71d2ab231d3463f9a7"><div class="ttname"><a href="classUartRx.html#aa7cc00deb1e4ed71d2ab231d3463f9a7">UartRx.Rxd</a></div><div class="ttdeci">in Rxd std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartRx_8vhd_source.html#l00021">UartRx.vhd:21</a></div></div>
<div class="ttc" id="aclassUartRx_html_ac922a7d0ac20c6efd84f9598057a2bc7"><div class="ttname"><a href="classUartRx.html#ac922a7d0ac20c6efd84f9598057a2bc7">UartRx.CLOCK_FREQHZ</a></div><div class="ttdeci">CLOCK_FREQHZ natural := 14745600</div><div class="ttdef"><b>Definition</b> <a href="UartRx_8vhd_source.html#l00013">UartRx.vhd:13</a></div></div>
<div class="ttc" id="aclassUartRx_html_ae106f17a2b73445119c8eb039d3e102e"><div class="ttname"><a href="classUartRx.html#ae106f17a2b73445119c8eb039d3e102e">UartRx.rst</a></div><div class="ttdeci">in rst std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartRx_8vhd_source.html#l00019">UartRx.vhd:19</a></div></div>
<div class="ttc" id="aclassUartRx_html_af30af24d92659430e2a5ca22c6f6bc4d"><div class="ttname"><a href="classUartRx.html#af30af24d92659430e2a5ca22c6f6bc4d">UartRx.RxComplete</a></div><div class="ttdeci">out RxComplete std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartRx_8vhd_source.html#l00022">UartRx.vhd:22</a></div></div>
<div class="ttc" id="aclassUartTxFifoExtClk_html"><div class="ttname"><a href="classUartTxFifoExtClk.html">UartTxFifoExtClk</a></div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoExtClk_8vhd_source.html#l00033">UartTxFifoExtClk.vhd:33</a></div></div>
<div class="ttc" id="aclassUartTxFifoExtClk_html_a0423e921ac8e6334159e616afc718e76"><div class="ttname"><a href="classUartTxFifoExtClk.html#a0423e921ac8e6334159e616afc718e76">UartTxFifoExtClk.BitCountOut</a></div><div class="ttdeci">out BitCountOut std_logic_vector( 3 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoExtClk_8vhd_source.html#l00052">UartTxFifoExtClk.vhd:52</a></div></div>
<div class="ttc" id="aclassUartTxFifoExtClk_html_a1be59dff9e26ebae9640d20ea74228de"><div class="ttname"><a href="classUartTxFifoExtClk.html#a1be59dff9e26ebae9640d20ea74228de">UartTxFifoExtClk.FifoEmpty</a></div><div class="ttdeci">out FifoEmpty std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoExtClk_8vhd_source.html#l00049">UartTxFifoExtClk.vhd:49</a></div></div>
<div class="ttc" id="aclassUartTxFifoExtClk_html_a2156fea3cd12d657c8ed5a7e15e70408"><div class="ttname"><a href="classUartTxFifoExtClk.html#a2156fea3cd12d657c8ed5a7e15e70408">UartTxFifoExtClk.Cts</a></div><div class="ttdeci">in Cts std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoExtClk_8vhd_source.html#l00056">UartTxFifoExtClk.vhd:56</a></div></div>
<div class="ttc" id="aclassUartTxFifoExtClk_html_a345e23b2e8ad6c56e4ce74436a8d8d12"><div class="ttname"><a href="classUartTxFifoExtClk.html#a345e23b2e8ad6c56e4ce74436a8d8d12">UartTxFifoExtClk.FIFO_BITS</a></div><div class="ttdeci">FIFO_BITS natural := 10</div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoExtClk_8vhd_source.html#l00037">UartTxFifoExtClk.vhd:37</a></div></div>
<div class="ttc" id="aclassUartTxFifoExtClk_html_a381e50af62e0ba0b25b66d70711e8880"><div class="ttname"><a href="classUartTxFifoExtClk.html#a381e50af62e0ba0b25b66d70711e8880">UartTxFifoExtClk.Txd</a></div><div class="ttdeci">out Txd std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoExtClk_8vhd_source.html#l00058">UartTxFifoExtClk.vhd:58</a></div></div>
<div class="ttc" id="aclassUartTxFifoExtClk_html_a45c993ae8c6f29e2fad435f5331188b8"><div class="ttname"><a href="classUartTxFifoExtClk.html#a45c993ae8c6f29e2fad435f5331188b8">UartTxFifoExtClk.FifoFull</a></div><div class="ttdeci">out FifoFull std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoExtClk_8vhd_source.html#l00048">UartTxFifoExtClk.vhd:48</a></div></div>
<div class="ttc" id="aclassUartTxFifoExtClk_html_a50da91b765765ac486df1b41692e962f"><div class="ttname"><a href="classUartTxFifoExtClk.html#a50da91b765765ac486df1b41692e962f">UartTxFifoExtClk.clk</a></div><div class="ttdeci">in clk std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoExtClk_8vhd_source.html#l00041">UartTxFifoExtClk.vhd:41</a></div></div>
<div class="ttc" id="aclassUartTxFifoExtClk_html_a77ab896b42984e6a76a8dc58a29f8375"><div class="ttname"><a href="classUartTxFifoExtClk.html#a77ab896b42984e6a76a8dc58a29f8375">UartTxFifoExtClk.BitClockOut</a></div><div class="ttdeci">out BitClockOut std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoExtClk_8vhd_source.html#l00051">UartTxFifoExtClk.vhd:51</a></div></div>
<div class="ttc" id="aclassUartTxFifoExtClk_html_a8511185667fca4d0148522020767504e"><div class="ttname"><a href="classUartTxFifoExtClk.html#a8511185667fca4d0148522020767504e">UartTxFifoExtClk.TxInProgress</a></div><div class="ttdeci">out TxInProgress std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoExtClk_8vhd_source.html#l00055">UartTxFifoExtClk.vhd:55</a></div></div>
<div class="ttc" id="aclassUartTxFifoExtClk_html_a8cb749208284211073cfdcfcfc6c4f18"><div class="ttname"><a href="classUartTxFifoExtClk.html#a8cb749208284211073cfdcfcfc6c4f18">UartTxFifoExtClk.FifoCount</a></div><div class="ttdeci">out FifoCount std_logic_vector(   FIFO_BITS- 1 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoExtClk_8vhd_source.html#l00050">UartTxFifoExtClk.vhd:50</a></div></div>
<div class="ttc" id="aclassUartTxFifoExtClk_html_a9888c290691b8714a8cf551cc7c2c58b"><div class="ttname"><a href="classUartTxFifoExtClk.html#a9888c290691b8714a8cf551cc7c2c58b">UartTxFifoExtClk.WriteData</a></div><div class="ttdeci">in WriteData std_logic_vector( 7 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoExtClk_8vhd_source.html#l00047">UartTxFifoExtClk.vhd:47</a></div></div>
<div class="ttc" id="aclassUartTxFifoExtClk_html_ad97fe157b37adc6ff1a28add94519dc4"><div class="ttname"><a href="classUartTxFifoExtClk.html#ad97fe157b37adc6ff1a28add94519dc4">UartTxFifoExtClk.WriteStrobe</a></div><div class="ttdeci">in WriteStrobe std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoExtClk_8vhd_source.html#l00046">UartTxFifoExtClk.vhd:46</a></div></div>
<div class="ttc" id="aclassUartTxFifoExtClk_html_ad9bf1a9863005e8400f2f96516d444bd"><div class="ttname"><a href="classUartTxFifoExtClk.html#ad9bf1a9863005e8400f2f96516d444bd">UartTxFifoExtClk.uclk</a></div><div class="ttdeci">in uclk std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoExtClk_8vhd_source.html#l00042">UartTxFifoExtClk.vhd:42</a></div></div>
<div class="ttc" id="aclassUartTxFifoExtClk_html_ae106f17a2b73445119c8eb039d3e102e"><div class="ttname"><a href="classUartTxFifoExtClk.html#ae106f17a2b73445119c8eb039d3e102e">UartTxFifoExtClk.rst</a></div><div class="ttdeci">in rst std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartTxFifoExtClk_8vhd_source.html#l00043">UartTxFifoExtClk.vhd:43</a></div></div>
<div class="ttc" id="aclassUartTxFifo_html"><div class="ttname"><a href="classUartTxFifo.html">UartTxFifo</a></div><div class="ttdef"><b>Definition</b> <a href="UartTxFifo_8vhd_source.html#l00033">UartTxFifo.vhd:33</a></div></div>
<div class="ttc" id="aclassUartTxFifo_html_a13532f1a9701a608b985c541521180e3"><div class="ttname"><a href="classUartTxFifo.html#a13532f1a9701a608b985c541521180e3">UartTxFifo.UART_CLOCK_FREQHZ</a></div><div class="ttdeci">UART_CLOCK_FREQHZ natural := 14745600</div><div class="ttdef"><b>Definition</b> <a href="UartTxFifo_8vhd_source.html#l00036">UartTxFifo.vhd:36</a></div></div>
<div class="ttc" id="aclassUartTxFifo_html_a1be59dff9e26ebae9640d20ea74228de"><div class="ttname"><a href="classUartTxFifo.html#a1be59dff9e26ebae9640d20ea74228de">UartTxFifo.FifoEmpty</a></div><div class="ttdeci">out FifoEmpty std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartTxFifo_8vhd_source.html#l00051">UartTxFifo.vhd:51</a></div></div>
<div class="ttc" id="aclassUartTxFifo_html_a2156fea3cd12d657c8ed5a7e15e70408"><div class="ttname"><a href="classUartTxFifo.html#a2156fea3cd12d657c8ed5a7e15e70408">UartTxFifo.Cts</a></div><div class="ttdeci">in Cts std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartTxFifo_8vhd_source.html#l00057">UartTxFifo.vhd:57</a></div></div>
<div class="ttc" id="aclassUartTxFifo_html_a345e23b2e8ad6c56e4ce74436a8d8d12"><div class="ttname"><a href="classUartTxFifo.html#a345e23b2e8ad6c56e4ce74436a8d8d12">UartTxFifo.FIFO_BITS</a></div><div class="ttdeci">FIFO_BITS natural := 10</div><div class="ttdef"><b>Definition</b> <a href="UartTxFifo_8vhd_source.html#l00037">UartTxFifo.vhd:37</a></div></div>
<div class="ttc" id="aclassUartTxFifo_html_a381e50af62e0ba0b25b66d70711e8880"><div class="ttname"><a href="classUartTxFifo.html#a381e50af62e0ba0b25b66d70711e8880">UartTxFifo.Txd</a></div><div class="ttdeci">out Txd std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartTxFifo_8vhd_source.html#l00059">UartTxFifo.vhd:59</a></div></div>
<div class="ttc" id="aclassUartTxFifo_html_a3dbb09c145cedf8af254668ddfb32c77"><div class="ttname"><a href="classUartTxFifo.html#a3dbb09c145cedf8af254668ddfb32c77">UartTxFifo.BAUDRATE</a></div><div class="ttdeci">BAUDRATE natural := 38400</div><div class="ttdef"><b>Definition</b> <a href="UartTxFifo_8vhd_source.html#l00039">UartTxFifo.vhd:39</a></div></div>
<div class="ttc" id="aclassUartTxFifo_html_a45c993ae8c6f29e2fad435f5331188b8"><div class="ttname"><a href="classUartTxFifo.html#a45c993ae8c6f29e2fad435f5331188b8">UartTxFifo.FifoFull</a></div><div class="ttdeci">out FifoFull std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartTxFifo_8vhd_source.html#l00050">UartTxFifo.vhd:50</a></div></div>
<div class="ttc" id="aclassUartTxFifo_html_a50da91b765765ac486df1b41692e962f"><div class="ttname"><a href="classUartTxFifo.html#a50da91b765765ac486df1b41692e962f">UartTxFifo.clk</a></div><div class="ttdeci">in clk std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartTxFifo_8vhd_source.html#l00043">UartTxFifo.vhd:43</a></div></div>
<div class="ttc" id="aclassUartTxFifo_html_a77ab896b42984e6a76a8dc58a29f8375"><div class="ttname"><a href="classUartTxFifo.html#a77ab896b42984e6a76a8dc58a29f8375">UartTxFifo.BitClockOut</a></div><div class="ttdeci">out BitClockOut std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartTxFifo_8vhd_source.html#l00053">UartTxFifo.vhd:53</a></div></div>
<div class="ttc" id="aclassUartTxFifo_html_a8511185667fca4d0148522020767504e"><div class="ttname"><a href="classUartTxFifo.html#a8511185667fca4d0148522020767504e">UartTxFifo.TxInProgress</a></div><div class="ttdeci">out TxInProgress std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartTxFifo_8vhd_source.html#l00056">UartTxFifo.vhd:56</a></div></div>
<div class="ttc" id="aclassUartTxFifo_html_a8cb749208284211073cfdcfcfc6c4f18"><div class="ttname"><a href="classUartTxFifo.html#a8cb749208284211073cfdcfcfc6c4f18">UartTxFifo.FifoCount</a></div><div class="ttdeci">out FifoCount std_logic_vector(   FIFO_BITS- 1 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="UartTxFifo_8vhd_source.html#l00052">UartTxFifo.vhd:52</a></div></div>
<div class="ttc" id="aclassUartTxFifo_html_a9888c290691b8714a8cf551cc7c2c58b"><div class="ttname"><a href="classUartTxFifo.html#a9888c290691b8714a8cf551cc7c2c58b">UartTxFifo.WriteData</a></div><div class="ttdeci">in WriteData std_logic_vector( 7 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="UartTxFifo_8vhd_source.html#l00049">UartTxFifo.vhd:49</a></div></div>
<div class="ttc" id="aclassUartTxFifo_html_ad97fe157b37adc6ff1a28add94519dc4"><div class="ttname"><a href="classUartTxFifo.html#ad97fe157b37adc6ff1a28add94519dc4">UartTxFifo.WriteStrobe</a></div><div class="ttdeci">in WriteStrobe std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartTxFifo_8vhd_source.html#l00048">UartTxFifo.vhd:48</a></div></div>
<div class="ttc" id="aclassUartTxFifo_html_ad9bf1a9863005e8400f2f96516d444bd"><div class="ttname"><a href="classUartTxFifo.html#ad9bf1a9863005e8400f2f96516d444bd">UartTxFifo.uclk</a></div><div class="ttdeci">in uclk std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartTxFifo_8vhd_source.html#l00044">UartTxFifo.vhd:44</a></div></div>
<div class="ttc" id="aclassUartTxFifo_html_ae106f17a2b73445119c8eb039d3e102e"><div class="ttname"><a href="classUartTxFifo.html#ae106f17a2b73445119c8eb039d3e102e">UartTxFifo.rst</a></div><div class="ttdeci">in rst std_logic </div><div class="ttdef"><b>Definition</b> <a href="UartTxFifo_8vhd_source.html#l00045">UartTxFifo.vhd:45</a></div></div>
<div class="ttc" id="aclassUartTx_html"><div class="ttname"><a href="classUartTx.html">UartTx</a></div><div class="ttdef"><b>Definition</b> <a href="UartTx_8vhd_source.html#l00030">UartTx.vhd:30</a></div></div>
<div class="ttc" id="aclassUartTx_html_a21457a35982e457865df6aaf7c281540"><div class="ttname"><a href="classUartTx.html#a21457a35982e457865df6aaf7c281540">UartTx.Go</a></div><div class="ttdeci">in Go Std_Logic </div><div class="ttdef"><b>Definition</b> <a href="UartTx_8vhd_source.html#l00034">UartTx.vhd:34</a></div></div>
<div class="ttc" id="aclassUartTx_html_a4708371175dc3e3aa40d662dff043429"><div class="ttname"><a href="classUartTx.html#a4708371175dc3e3aa40d662dff043429">UartTx.Data</a></div><div class="ttdeci">in Data Std_Logic_Vector( 7 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="UartTx_8vhd_source.html#l00039">UartTx.vhd:39</a></div></div>
<div class="ttc" id="aclassUartTx_html_a4d860705081b50dbae7aecb4c15240fa"><div class="ttname"><a href="classUartTx.html#a4d860705081b50dbae7aecb4c15240fa">UartTx.Busy</a></div><div class="ttdeci">out Busy Std_Logic </div><div class="ttdef"><b>Definition</b> <a href="UartTx_8vhd_source.html#l00036">UartTx.vhd:36</a></div></div>
<div class="ttc" id="aclassUartTx_html_a5741fad2a4df75bbb4c81a531c715dfd"><div class="ttname"><a href="classUartTx.html#a5741fad2a4df75bbb4c81a531c715dfd">UartTx.TxD</a></div><div class="ttdeci">out TxD Std_Logic </div><div class="ttdef"><b>Definition</b> <a href="UartTx_8vhd_source.html#l00035">UartTx.vhd:35</a></div></div>
<div class="ttc" id="aclassUartTx_html_a657d213ad0a7979923fa7c546ecb9b8d"><div class="ttname"><a href="classUartTx.html#a657d213ad0a7979923fa7c546ecb9b8d">UartTx.Clk</a></div><div class="ttdeci">in Clk Std_Logic </div><div class="ttdef"><b>Definition</b> <a href="UartTx_8vhd_source.html#l00032">UartTx.vhd:32</a></div></div>
<div class="ttc" id="aclassUartTx_html_a681436ddfbcb6ce2d0b9d0be5382eb6e"><div class="ttname"><a href="classUartTx.html#a681436ddfbcb6ce2d0b9d0be5382eb6e">UartTx.Reset</a></div><div class="ttdeci">in Reset Std_Logic </div><div class="ttdef"><b>Definition</b> <a href="UartTx_8vhd_source.html#l00033">UartTx.vhd:33</a></div></div>
<div class="ttc" id="aclassVariableClockDividerPorts_html"><div class="ttname"><a href="classVariableClockDividerPorts.html">VariableClockDividerPorts</a></div><div class="ttdef"><b>Definition</b> <a href="VariableClockDivider_8vhd_source.html#l00030">VariableClockDivider.vhd:30</a></div></div>
<div class="ttc" id="aclassVariableClockDividerPorts_html_a328c73179f2d206edbcc89efe2d779ad"><div class="ttname"><a href="classVariableClockDividerPorts.html#a328c73179f2d206edbcc89efe2d779ad">VariableClockDividerPorts.WIDTH_BITS</a></div><div class="ttdeci">WIDTH_BITS natural := 8</div><div class="ttdef"><b>Definition</b> <a href="VariableClockDivider_8vhd_source.html#l00032">VariableClockDivider.vhd:32</a></div></div>
<div class="ttc" id="aclassVariableClockDividerPorts_html_a3b8e4034d77aecc179eaa754227e27b4"><div class="ttname"><a href="classVariableClockDividerPorts.html#a3b8e4034d77aecc179eaa754227e27b4">VariableClockDividerPorts.DIVOUT_RST_STATE</a></div><div class="ttdeci">DIVOUT_RST_STATE std_logic := '0'</div><div class="ttdef"><b>Definition</b> <a href="VariableClockDivider_8vhd_source.html#l00034">VariableClockDivider.vhd:34</a></div></div>
<div class="ttc" id="aclassVariableClockDividerPorts_html_a9406fa80338b3dc283daf476f82e2ea6"><div class="ttname"><a href="classVariableClockDividerPorts.html#a9406fa80338b3dc283daf476f82e2ea6">VariableClockDividerPorts.rst_count</a></div><div class="ttdeci">in rst_count std_logic_vector(   WIDTH_BITS- 1 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="VariableClockDivider_8vhd_source.html#l00039">VariableClockDivider.vhd:39</a></div></div>
<div class="ttc" id="aclassVariableClockDividerPorts_html_aa5ba78429503871b8839c61caf563d62"><div class="ttname"><a href="classVariableClockDividerPorts.html#aa5ba78429503871b8839c61caf563d62">VariableClockDividerPorts.clko</a></div><div class="ttdeci">out clko std_logic </div><div class="ttdef"><b>Definition</b> <a href="VariableClockDivider_8vhd_source.html#l00042">VariableClockDivider.vhd:42</a></div></div>
<div class="ttc" id="aclassVariableClockDividerPorts_html_ab6afeb79cee6c62943c5cd580842a904"><div class="ttname"><a href="classVariableClockDividerPorts.html#ab6afeb79cee6c62943c5cd580842a904">VariableClockDividerPorts.clki</a></div><div class="ttdeci">in clki std_logic </div><div class="ttdef"><b>Definition</b> <a href="VariableClockDivider_8vhd_source.html#l00037">VariableClockDivider.vhd:37</a></div></div>
<div class="ttc" id="aclassVariableClockDividerPorts_html_abd8f52e80199144de1356e6e442e5632"><div class="ttname"><a href="classVariableClockDividerPorts.html#abd8f52e80199144de1356e6e442e5632">VariableClockDividerPorts.terminal_count</a></div><div class="ttdeci">in terminal_count std_logic_vector(   WIDTH_BITS- 1 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="VariableClockDivider_8vhd_source.html#l00040">VariableClockDivider.vhd:40</a></div></div>
<div class="ttc" id="aclassVariableClockDividerPorts_html_ae106f17a2b73445119c8eb039d3e102e"><div class="ttname"><a href="classVariableClockDividerPorts.html#ae106f17a2b73445119c8eb039d3e102e">VariableClockDividerPorts.rst</a></div><div class="ttdeci">in rst std_logic </div><div class="ttdef"><b>Definition</b> <a href="VariableClockDivider_8vhd_source.html#l00038">VariableClockDivider.vhd:38</a></div></div>
<div class="ttc" id="aclassfifo_html"><div class="ttname"><a href="classfifo.html">fifo</a></div><div class="ttdef"><b>Definition</b> <a href="fifo__gen_8vhd_source.html#l00011">fifo_gen.vhd:11</a></div></div>
<div class="ttc" id="aclassfifo_html_a070ecd829df6f43d0bbe876fb8e15346"><div class="ttname"><a href="classfifo.html#a070ecd829df6f43d0bbe876fb8e15346">fifo.data_i</a></div><div class="ttdeci">in data_i std_logic_vector(   WIDTH_BITS- 1 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="fifo__gen_8vhd_source.html#l00024">fifo_gen.vhd:24</a></div></div>
<div class="ttc" id="aclassfifo_html_a3a2df1265c7512041d90a74008c0e6a4"><div class="ttname"><a href="classfifo.html#a3a2df1265c7512041d90a74008c0e6a4">fifo.count_o</a></div><div class="ttdeci">out count_o std_logic_vector(   DEPTH_BITS- 1 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="fifo__gen_8vhd_source.html#l00034">fifo_gen.vhd:34</a></div></div>
<div class="ttc" id="aclassfifo_html_a41de25d70e64b99a1d1d818a22a3ead5"><div class="ttname"><a href="classfifo.html#a41de25d70e64b99a1d1d818a22a3ead5">fifo.empty_o</a></div><div class="ttdeci">out empty_o std_logic </div><div class="ttdef"><b>Definition</b> <a href="fifo__gen_8vhd_source.html#l00030">fifo_gen.vhd:30</a></div></div>
<div class="ttc" id="aclassfifo_html_a50da91b765765ac486df1b41692e962f"><div class="ttname"><a href="classfifo.html#a50da91b765765ac486df1b41692e962f">fifo.clk</a></div><div class="ttdeci">in clk std_logic </div><div class="ttdef"><b>Definition</b> <a href="fifo__gen_8vhd_source.html#l00018">fifo_gen.vhd:18</a></div></div>
<div class="ttc" id="aclassfifo_html_a69a1cf4fd9595722f9c4c41bdd5151ca"><div class="ttname"><a href="classfifo.html#a69a1cf4fd9595722f9c4c41bdd5151ca">fifo.full_o</a></div><div class="ttdeci">out full_o std_logic </div><div class="ttdef"><b>Definition</b> <a href="fifo__gen_8vhd_source.html#l00028">fifo_gen.vhd:28</a></div></div>
<div class="ttc" id="aclassfifo_html_a85a04259af33f9397a40df89d4fea924"><div class="ttname"><a href="classfifo.html#a85a04259af33f9397a40df89d4fea924">fifo.data_o</a></div><div class="ttdeci">out data_o std_logic_vector(   WIDTH_BITS- 1 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="fifo__gen_8vhd_source.html#l00032">fifo_gen.vhd:32</a></div></div>
<div class="ttc" id="aclassfifo_html_ac65353bbb8c41279b3fef9227dd1d2fb"><div class="ttname"><a href="classfifo.html#ac65353bbb8c41279b3fef9227dd1d2fb">fifo.DEPTH_BITS</a></div><div class="ttdeci">DEPTH_BITS natural := 9</div><div class="ttdef"><b>Definition</b> <a href="fifo__gen_8vhd_source.html#l00015">fifo_gen.vhd:15</a></div></div>
<div class="ttc" id="aclassfifo_html_ad3a516a6354812c41508a132e31da0dd"><div class="ttname"><a href="classfifo.html#ad3a516a6354812c41508a132e31da0dd">fifo.r_ack</a></div><div class="ttdeci">out r_ack std_logic </div><div class="ttdef"><b>Definition</b> <a href="fifo__gen_8vhd_source.html#l00037">fifo_gen.vhd:37</a></div></div>
<div class="ttc" id="aclassfifo_html_ae106f17a2b73445119c8eb039d3e102e"><div class="ttname"><a href="classfifo.html#ae106f17a2b73445119c8eb039d3e102e">fifo.rst</a></div><div class="ttdeci">in rst std_logic </div><div class="ttdef"><b>Definition</b> <a href="fifo__gen_8vhd_source.html#l00020">fifo_gen.vhd:20</a></div></div>
<div class="ttc" id="aclassgated__fifo_html"><div class="ttname"><a href="classgated__fifo.html">gated_fifo</a></div><div class="ttdef"><b>Definition</b> <a href="gated__fifo_8vhd_source.html#l00011">gated_fifo.vhd:11</a></div></div>
<div class="ttc" id="aclassgated__fifo_html_a070ecd829df6f43d0bbe876fb8e15346"><div class="ttname"><a href="classgated__fifo.html#a070ecd829df6f43d0bbe876fb8e15346">gated_fifo.data_i</a></div><div class="ttdeci">in data_i std_logic_vector(   WIDTH_BITS- 1 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="gated__fifo_8vhd_source.html#l00021">gated_fifo.vhd:21</a></div></div>
<div class="ttc" id="aclassgated__fifo_html_a3a2df1265c7512041d90a74008c0e6a4"><div class="ttname"><a href="classgated__fifo.html#a3a2df1265c7512041d90a74008c0e6a4">gated_fifo.count_o</a></div><div class="ttdeci">out count_o std_logic_vector(   DEPTH_BITS- 1 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="gated__fifo_8vhd_source.html#l00026">gated_fifo.vhd:26</a></div></div>
<div class="ttc" id="aclassgated__fifo_html_a3a32da06730b2c9089683a162000c2d2"><div class="ttname"><a href="classgated__fifo.html#a3a32da06730b2c9089683a162000c2d2">gated_fifo.rone_i</a></div><div class="ttdeci">in rone_i std_logic </div><div class="ttdef"><b>Definition</b> <a href="gated__fifo_8vhd_source.html#l00022">gated_fifo.vhd:22</a></div></div>
<div class="ttc" id="aclassgated__fifo_html_a41de25d70e64b99a1d1d818a22a3ead5"><div class="ttname"><a href="classgated__fifo.html#a41de25d70e64b99a1d1d818a22a3ead5">gated_fifo.empty_o</a></div><div class="ttdeci">out empty_o std_logic </div><div class="ttdef"><b>Definition</b> <a href="gated__fifo_8vhd_source.html#l00024">gated_fifo.vhd:24</a></div></div>
<div class="ttc" id="aclassgated__fifo_html_a50da91b765765ac486df1b41692e962f"><div class="ttname"><a href="classgated__fifo.html#a50da91b765765ac486df1b41692e962f">gated_fifo.clk</a></div><div class="ttdeci">in clk std_logic </div><div class="ttdef"><b>Definition</b> <a href="gated__fifo_8vhd_source.html#l00018">gated_fifo.vhd:18</a></div></div>
<div class="ttc" id="aclassgated__fifo_html_a69a1cf4fd9595722f9c4c41bdd5151ca"><div class="ttname"><a href="classgated__fifo.html#a69a1cf4fd9595722f9c4c41bdd5151ca">gated_fifo.full_o</a></div><div class="ttdeci">out full_o std_logic </div><div class="ttdef"><b>Definition</b> <a href="gated__fifo_8vhd_source.html#l00023">gated_fifo.vhd:23</a></div></div>
<div class="ttc" id="aclassgated__fifo_html_a85a04259af33f9397a40df89d4fea924"><div class="ttname"><a href="classgated__fifo.html#a85a04259af33f9397a40df89d4fea924">gated_fifo.data_o</a></div><div class="ttdeci">out data_o std_logic_vector(   WIDTH_BITS- 1 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="gated__fifo_8vhd_source.html#l00025">gated_fifo.vhd:25</a></div></div>
<div class="ttc" id="aclassgated__fifo_html_ab194ee5047501759a404107f365c8078"><div class="ttname"><a href="classgated__fifo.html#ab194ee5047501759a404107f365c8078">gated_fifo.wone_i</a></div><div class="ttdeci">in wone_i std_logic </div><div class="ttdef"><b>Definition</b> <a href="gated__fifo_8vhd_source.html#l00020">gated_fifo.vhd:20</a></div></div>
<div class="ttc" id="aclassgated__fifo_html_ac65353bbb8c41279b3fef9227dd1d2fb"><div class="ttname"><a href="classgated__fifo.html#ac65353bbb8c41279b3fef9227dd1d2fb">gated_fifo.DEPTH_BITS</a></div><div class="ttdeci">DEPTH_BITS natural := 9</div><div class="ttdef"><b>Definition</b> <a href="gated__fifo_8vhd_source.html#l00015">gated_fifo.vhd:15</a></div></div>
<div class="ttc" id="aclassgated__fifo_html_ad3a516a6354812c41508a132e31da0dd"><div class="ttname"><a href="classgated__fifo.html#ad3a516a6354812c41508a132e31da0dd">gated_fifo.r_ack</a></div><div class="ttdeci">out r_ack std_logic </div><div class="ttdef"><b>Definition</b> <a href="gated__fifo_8vhd_source.html#l00028">gated_fifo.vhd:28</a></div></div>
<div class="ttc" id="aclassgated__fifo_html_ae106f17a2b73445119c8eb039d3e102e"><div class="ttname"><a href="classgated__fifo.html#ae106f17a2b73445119c8eb039d3e102e">gated_fifo.rst</a></div><div class="ttdeci">in rst std_logic </div><div class="ttdef"><b>Definition</b> <a href="gated__fifo_8vhd_source.html#l00019">gated_fifo.vhd:19</a></div></div>
<div class="ttc" id="aclassgated__fifo_html_af8959cb6855d5820822fbaf9866d9436"><div class="ttname"><a href="classgated__fifo.html#af8959cb6855d5820822fbaf9866d9436">gated_fifo.WIDTH_BITS</a></div><div class="ttdeci">WIDTH_BITS natural := 32</div><div class="ttdef"><b>Definition</b> <a href="gated__fifo_8vhd_source.html#l00013">gated_fifo.vhd:13</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="Main_8vhd.html">Main.vhd</a></li>
    <li class="footer">Generated on Sun Jul 6 2025 14:16:58 for ESC FilterWheel Fpga Source by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
