TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   1
C:\STMP3XXX_SDK_FIRMWARE_320_finalfix\Projects\SDK\lcdexample\player\make\ccfc3f9b.src
M:ADDR CODE           CYCLES LINE SOURCELINE
                                1 ; TASKING DSP2410 C compiler v1.5r1 Build 208 SN 00100122
                                2 ; options: -OG -si -DPLAYER -DALL -DD3500 -DMMC -DLIION -DPL3_FB
                                3 ;          -DSTMP_BUILD_PLAYER -DPLAYER_BUILD -DPLAYER -DSTFM1000_LCD
                                4 ;          -DFULL_PLAYER_KERNEL -DDCDC_POWER_TRANSFER -DBACKLIGHT
                                5 ;          -DWMAAPI_NO_DRM -DREVB_ENGR_BD -DSED15XX_LCD -DSYNC_LYRICS
                                6 ;          -DTUNER_STFM1000 -DFM_EUROPE_REGION -DSD_USE_100KHZ_TUNING_GRID
                                7 ;          -DNEWSHINGYIH -DREAL_I2S_DATA -DFUNCLET
                                8 ;          -DMEDIA_DDI_COUNT_HIDDEN_SYSTEM_BLOCKS -DFMTUNER -DMP3_ENCODE
                                9 ;          -DCHKDSK -DFAT16 -DDEBUG -DDEVICE_3500 -DSDK2400 -DENGR_BD
                               10 ;          -DUSE_PLAYLIST3 -DBATTERY_TYPE_LI_ION -DBATTERY_CHARGE -w68 -w66
                               11 ;          -I..\output_3500\include
                               12 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player
                               13 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player\Menus -I..\..
                               14 ;          -I..\..\..\..\..\inc -I..\..\..\..\..\System\Common
                               15 ;          -I..\..\..\..\..\System\Common\symbols
                               16 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player\Display
                               17 ;          -I..\..\..\..\..\Algorithms\DRM\janus\src\h
                               18 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               19 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               20 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               21 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               22 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand -I -I
                               23 ;          -I..\..\..\..\..\system\common\resourcemanager -I..\..\..\..\..\inc
                               24 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               25 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive\include
                               26 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               27 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               28 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive
                               29 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               30 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               31 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               32 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               33 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               34 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand
                               35 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               36 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               37 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               38 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               39 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common
                               40 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               41 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive\include
                               42 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               43 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               44 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive
                               45 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               46 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media\include
                               47 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               48 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               49 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media
                               50 ;          -I..\..\..\..\..\devicedriver\media\include
                               51 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                               52 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               53 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               54 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               55 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL
                               56 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL\include
                               57 ;          -I..\..\..\..\..\DeviceDriver\Media\include
                               58 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash\include
                               59 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash
                               60 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                               61 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               62 ;          -I..\..\..\..\..\libsource\sysserialnumber
                               63 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               64 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               65 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               66 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\Media
                               67 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\HAL\include
                               68 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               69 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               70 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               71 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               72 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand
                               73 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL\include
                               74 ;          -I..\..\..\..\..\System\MsgModules\Software\Effects\srswow
                               75 ;          -I..\..\..\..\..\System\Common\rtcaccess
                               76 ;          -I..\..\..\..\..\System\Common\playlist3
                               77 ;          -I..\..\..\..\..\System\Common\record
                               78 ;          -I..\..\..\..\..\System\Common\mp3filename
                               79 ;          -I..\..\..\..\..\FileSystem\chkdsk\include
                               80 ;          -I..\..\..\..\..\FileSystem\Fat32\h -DFULL_PLAYER_KERNEL
                               81 ;          -DSYNC_LYRICS -DMP3_ENCODE -DBATTERY_TYPE_LI_ION -Dk_opt_single_fat
                               82 ;          -DPL3_FB -g -O2 -R -Cs -DMS_ADPCM -DIMA_ADPCM -DWINDOWS_PCM
                               83 ;          -I..\..\..\..\..\System\MsgModules\Software\musiclib\ghdr
                               84 ;          -I..\..\..\..\..\devicedriver\display
                               85 ;          -I..\..\..\..\..\System\MsgModules\Hardware\Display -MmyL
                               86 
                               94 
                               95 ;      display.c:
                               96 ; 1    |// File:                Display.c
                               97 ; 2    |// Reviews:     DanhNguyen (06-2008)
                               98 ; 3    |
                               99 ; 4    |/*
                              100 ; 5    |there is some code added to display number of refreshes if DISPLAY_MLC_STATUS is defined
                              101 ; 6    |*/
                              102 ; 7    |
                              103 ; 8    |#include "types.h"
                              104 
                              106 
                              107 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              108 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              109 ; 3    |//
                              110 ; 4    |// Filename: types.h
                              111 ; 5    |// Description: Standard data types
                              112 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              113 ; 7    |
                              114 ; 8    |#ifndef _TYPES_H
                              115 ; 9    |#define _TYPES_H
                              116 ; 10   |
                              117 ; 11   |// TODO:  move this outta here!
                              118 ; 12   |#if !defined(NOERROR)
                              119 ; 13   |#define NOERROR 0
                              120 ; 14   |#define SUCCESS 0
                              121 ; 15   |#endif 
                              122 ; 16   |#if !defined(SUCCESS)
                              123 ; 17   |#define SUCCESS  0
                              124 ; 18   |#endif
                              125 ; 19   |#if !defined(ERROR)
                              126 ; 20   |#define ERROR   -1
                              127 ; 21   |#endif
                              128 ; 22   |#if !defined(FALSE)
                              129 ; 23   |#define FALSE 0
                              130 ; 24   |#endif
                              131 ; 25   |#if !defined(TRUE)
                              132 ; 26   |#define TRUE  1
                              133 ; 27   |#endif
                              134 ; 28   |
                              135 ; 29   |#if !defined(NULL)
                              136 ; 30   |#define NULL 0
                              137 ; 31   |#endif
                              138 ; 32   |
                              139 ; 33   |#define MAX_INT     0x7FFFFF
                              140 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              141 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              142 ; 36   |#define MAX_ULONG   (-1) 
                              143 ; 37   |
                              144 ; 38   |#define WORD_SIZE   24              // word size in bits
                              145 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              146 ; 40   |
                              147 ; 41   |
                              148 ; 42   |#define BYTE    unsigned char       // btVarName
                              149 ; 43   |#define CHAR    signed char         // cVarName
                              150 ; 44   |#define USHORT  unsigned short      // usVarName
                              151 ; 45   |#define SHORT   unsigned short      // sVarName
                              152 ; 46   |#define WORD    unsigned int        // wVarName
                              153 ; 47   |#define INT     signed int          // iVarName
                              154 ; 48   |#define DWORD   unsigned long       // dwVarName
                              155 ; 49   |#define LONG    signed long         // lVarName
                              156 ; 50   |#define BOOL    unsigned int        // bVarName
                              157 ; 51   |#define FRACT   _fract              // frVarName
                              158 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              159 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              160 ; 54   |#define FLOAT   float               // fVarName
                              161 ; 55   |#define DBL     double              // dVarName
                              162 ; 56   |#define ENUM    enum                // eVarName
                              163 ; 57   |#define CMX     _complex            // cmxVarName
                              164 ; 58   |typedef WORD UCS3;                   // 
                              165 ; 59   |
                              166 ; 60   |#define UINT16  unsigned short
                              167 ; 61   |#define UINT8   unsigned char   
                              168 ; 62   |#define UINT32  unsigned long
                              169 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                              170 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                              171 ; 65   |#define WCHAR   UINT16
                              172 ; 66   |
                              173 ; 67   |//UINT128 is 16 bytes or 6 words
                              174 ; 68   |typedef struct UINT128_3500 {   
                              175 ; 69   |    int val[6];     
                              176 ; 70   |} UINT128_3500;
                              177 ; 71   |
                              178 ; 72   |#define UINT128   UINT128_3500
                              179 ; 73   |
                              180 ; 74   |// Little endian word packed byte strings:   
                              181 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              182 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              183 ; 77   |// Little endian word packed byte strings:   
                              184 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              185 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              186 ; 80   |
                              187 ; 81   |// Declare Memory Spaces To Use When Coding
                              188 ; 82   |// A. Sector Buffers
                              189 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                              190 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                              191 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                              192 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                              193 
                              195 
                              196 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                              197 ; 88   |// B. Media DDI Memory
                              198 ; 89   |#define MEDIA_DDI_MEM _Y
                              199 ; 90   |
                              200 ; 91   |
                              201 ; 92   |
                              202 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                              203 ; 94   |// Examples of circular pointers:
                              204 ; 95   |//    INT CIRC cpiVarName
                              205 ; 96   |//    DWORD CIRC cpdwVarName
                              206 ; 97   |
                              207 ; 98   |#define RETCODE INT                 // rcVarName
                              208 ; 99   |
                              209 ; 100  |// generic bitfield structure
                              210 ; 101  |struct Bitfield {
                              211 ; 102  |    unsigned int B0  :1;
                              212 ; 103  |    unsigned int B1  :1;
                              213 ; 104  |    unsigned int B2  :1;
                              214 ; 105  |    unsigned int B3  :1;
                              215 ; 106  |    unsigned int B4  :1;
                              216 ; 107  |    unsigned int B5  :1;
                              217 ; 108  |    unsigned int B6  :1;
                              218 ; 109  |    unsigned int B7  :1;
                              219 ; 110  |    unsigned int B8  :1;
                              220 ; 111  |    unsigned int B9  :1;
                              221 ; 112  |    unsigned int B10 :1;
                              222 ; 113  |    unsigned int B11 :1;
                              223 ; 114  |    unsigned int B12 :1;
                              224 ; 115  |    unsigned int B13 :1;
                              225 ; 116  |    unsigned int B14 :1;
                              226 ; 117  |    unsigned int B15 :1;
                              227 ; 118  |    unsigned int B16 :1;
                              228 ; 119  |    unsigned int B17 :1;
                              229 ; 120  |    unsigned int B18 :1;
                              230 ; 121  |    unsigned int B19 :1;
                              231 ; 122  |    unsigned int B20 :1;
                              232 ; 123  |    unsigned int B21 :1;
                              233 ; 124  |    unsigned int B22 :1;
                              234 ; 125  |    unsigned int B23 :1;
                              235 ; 126  |};
                              236 ; 127  |
                              237 ; 128  |union BitInt {
                              238 ; 129  |        struct Bitfield B;
                              239 ; 130  |        int        I;
                              240 ; 131  |};
                              241 ; 132  |
                              242 ; 133  |#define MAX_MSG_LENGTH 10
                              243 ; 134  |struct CMessage
                              244 ; 135  |{
                              245 ; 136  |        unsigned int m_uLength;
                              246 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                              247 ; 138  |};
                              248 ; 139  |
                              249 ; 140  |typedef struct {
                              250 ; 141  |    WORD m_wLength;
                              251 ; 142  |    WORD m_wMessage;
                              252 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                              253 ; 144  |} Message;
                              254 ; 145  |
                              255 ; 146  |struct MessageQueueDescriptor
                              256 ; 147  |{
                              257 ; 148  |        int *m_pBase;
                              258 ; 149  |        int m_iModulo;
                              259 ; 150  |        int m_iSize;
                              260 ; 151  |        int *m_pHead;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   2

M:ADDR CODE           CYCLES LINE SOURCELINE
                              261 ; 152  |        int *m_pTail;
                              262 ; 153  |};
                              263 ; 154  |
                              264 ; 155  |struct ModuleEntry
                              265 ; 156  |{
                              266 ; 157  |    int m_iSignaledEventMask;
                              267 ; 158  |    int m_iWaitEventMask;
                              268 ; 159  |    int m_iResourceOfCode;
                              269 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                              270 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                              271 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                              272 ; 163  |    int m_uTimeOutHigh;
                              273 ; 164  |    int m_uTimeOutLow;
                              274 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                              275 ; 166  |};
                              276 ; 167  |
                              277 ; 168  |union WaitMask{
                              278 ; 169  |    struct B{
                              279 ; 170  |        unsigned int m_bNone     :1;
                              280 ; 171  |        unsigned int m_bMessage  :1;
                              281 ; 172  |        unsigned int m_bTimer    :1;
                              282 ; 173  |        unsigned int m_bButton   :1;
                              283 ; 174  |    } B;
                              284 ; 175  |    int I;
                              285 ; 176  |} ;
                              286 ; 177  |
                              287 ; 178  |
                              288 ; 179  |struct Button {
                              289 ; 180  |        WORD wButtonEvent;
                              290 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                              291 ; 182  |};
                              292 ; 183  |
                              293 ; 184  |struct Message {
                              294 ; 185  |        WORD wMsgLength;
                              295 ; 186  |        WORD wMsgCommand;
                              296 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                              297 ; 188  |};
                              298 ; 189  |
                              299 ; 190  |union EventTypes {
                              300 ; 191  |        struct CMessage msg;
                              301 ; 192  |        struct Button Button ;
                              302 ; 193  |        struct Message Message;
                              303 ; 194  |};
                              304 ; 195  |
                              305 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                              306 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                              307 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                              308 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                              309 ; 200  |
                              310 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                              311 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                              312 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                              313 ; 204  |
                              314 ; 205  |#if DEBUG
                              315 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                              316 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                              317 ; 208  |#else 
                              318 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                              319 ; 210  |#define DebugBuildAssert(x)    
                              320 ; 211  |#endif
                              321 ; 212  |
                              322 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                              323 ; 214  |//  #pragma asm
                              324 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                              325 ; 216  |//  #pragma endasm
                              326 ; 217  |
                              327 ; 218  |
                              328 ; 219  |#ifdef COLOR_262K
                              329 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                              330 ; 221  |#elif defined(COLOR_65K)
                              331 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                              332 ; 223  |#else
                              333 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                              334 ; 225  |#endif
                              335 ; 226  |    
                              336 ; 227  |#endif // #ifndef _TYPES_H
                              337 
                              339 
                              340 ; 9    |#include "exec.h"
                              341 
                              343 
                              344 ; 1    |#ifndef EXEC_H
                              345 ; 2    |#define EXEC_H
                              346 ; 3    |
                              347 ; 4    |
                              348 ; 5    |void _reentrant SysPostMessage(int iLength,...);
                              349 ; 6    |int _asmfunc GetMessage(struct MessageQueueDescriptor*,struct CMessage * );
                              350 ; 7    |long _asmfunc SysGetCurrentTime(void);
                              351 ; 8    |
                              352 ; 9    |
                              353 ; 10   |#endif
                              354 
                              356 
                              357 ; 10   |#include "menumanager.h"
                              358 
                              360 
                              361 ; 1    |#ifndef _EXEC_H
                              362 ; 2    |#define _EXEC_H
                              363 ; 3    |
                              364 ; 4    |#include "types.h"
                              365 
                              367 
                              368 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              369 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              370 ; 3    |//
                              371 ; 4    |// Filename: types.h
                              372 ; 5    |// Description: Standard data types
                              373 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              374 ; 7    |
                              375 ; 8    |#ifndef _TYPES_H
                              376 ; 9    |#define _TYPES_H
                              377 ; 10   |
                              378 ; 11   |// TODO:  move this outta here!
                              379 ; 12   |#if !defined(NOERROR)
                              380 ; 13   |#define NOERROR 0
                              381 ; 14   |#define SUCCESS 0
                              382 ; 15   |#endif 
                              383 ; 16   |#if !defined(SUCCESS)
                              384 ; 17   |#define SUCCESS  0
                              385 ; 18   |#endif
                              386 ; 19   |#if !defined(ERROR)
                              387 ; 20   |#define ERROR   -1
                              388 ; 21   |#endif
                              389 ; 22   |#if !defined(FALSE)
                              390 ; 23   |#define FALSE 0
                              391 ; 24   |#endif
                              392 ; 25   |#if !defined(TRUE)
                              393 ; 26   |#define TRUE  1
                              394 ; 27   |#endif
                              395 ; 28   |
                              396 ; 29   |#if !defined(NULL)
                              397 ; 30   |#define NULL 0
                              398 ; 31   |#endif
                              399 ; 32   |
                              400 ; 33   |#define MAX_INT     0x7FFFFF
                              401 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              402 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              403 ; 36   |#define MAX_ULONG   (-1) 
                              404 ; 37   |
                              405 ; 38   |#define WORD_SIZE   24              // word size in bits
                              406 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              407 ; 40   |
                              408 ; 41   |
                              409 ; 42   |#define BYTE    unsigned char       // btVarName
                              410 ; 43   |#define CHAR    signed char         // cVarName
                              411 ; 44   |#define USHORT  unsigned short      // usVarName
                              412 ; 45   |#define SHORT   unsigned short      // sVarName
                              413 ; 46   |#define WORD    unsigned int        // wVarName
                              414 ; 47   |#define INT     signed int          // iVarName
                              415 ; 48   |#define DWORD   unsigned long       // dwVarName
                              416 ; 49   |#define LONG    signed long         // lVarName
                              417 ; 50   |#define BOOL    unsigned int        // bVarName
                              418 ; 51   |#define FRACT   _fract              // frVarName
                              419 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              420 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              421 ; 54   |#define FLOAT   float               // fVarName
                              422 ; 55   |#define DBL     double              // dVarName
                              423 ; 56   |#define ENUM    enum                // eVarName
                              424 ; 57   |#define CMX     _complex            // cmxVarName
                              425 ; 58   |typedef WORD UCS3;                   // 
                              426 ; 59   |
                              427 ; 60   |#define UINT16  unsigned short
                              428 ; 61   |#define UINT8   unsigned char   
                              429 ; 62   |#define UINT32  unsigned long
                              430 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                              431 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                              432 ; 65   |#define WCHAR   UINT16
                              433 ; 66   |
                              434 ; 67   |//UINT128 is 16 bytes or 6 words
                              435 ; 68   |typedef struct UINT128_3500 {   
                              436 ; 69   |    int val[6];     
                              437 ; 70   |} UINT128_3500;
                              438 ; 71   |
                              439 ; 72   |#define UINT128   UINT128_3500
                              440 ; 73   |
                              441 ; 74   |// Little endian word packed byte strings:   
                              442 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              443 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              444 ; 77   |// Little endian word packed byte strings:   
                              445 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              446 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              447 ; 80   |
                              448 ; 81   |// Declare Memory Spaces To Use When Coding
                              449 ; 82   |// A. Sector Buffers
                              450 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                              451 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                              452 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                              453 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                              454 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                              455 ; 88   |// B. Media DDI Memory
                              456 ; 89   |#define MEDIA_DDI_MEM _Y
                              457 ; 90   |
                              458 ; 91   |
                              459 ; 92   |
                              460 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                              461 ; 94   |// Examples of circular pointers:
                              462 ; 95   |//    INT CIRC cpiVarName
                              463 ; 96   |//    DWORD CIRC cpdwVarName
                              464 ; 97   |
                              465 ; 98   |#define RETCODE INT                 // rcVarName
                              466 ; 99   |
                              467 ; 100  |// generic bitfield structure
                              468 ; 101  |struct Bitfield {
                              469 ; 102  |    unsigned int B0  :1;
                              470 ; 103  |    unsigned int B1  :1;
                              471 ; 104  |    unsigned int B2  :1;
                              472 ; 105  |    unsigned int B3  :1;
                              473 ; 106  |    unsigned int B4  :1;
                              474 ; 107  |    unsigned int B5  :1;
                              475 ; 108  |    unsigned int B6  :1;
                              476 ; 109  |    unsigned int B7  :1;
                              477 ; 110  |    unsigned int B8  :1;
                              478 ; 111  |    unsigned int B9  :1;
                              479 ; 112  |    unsigned int B10 :1;
                              480 ; 113  |    unsigned int B11 :1;
                              481 ; 114  |    unsigned int B12 :1;
                              482 ; 115  |    unsigned int B13 :1;
                              483 ; 116  |    unsigned int B14 :1;
                              484 ; 117  |    unsigned int B15 :1;
                              485 ; 118  |    unsigned int B16 :1;
                              486 ; 119  |    unsigned int B17 :1;
                              487 ; 120  |    unsigned int B18 :1;
                              488 ; 121  |    unsigned int B19 :1;
                              489 ; 122  |    unsigned int B20 :1;
                              490 ; 123  |    unsigned int B21 :1;
                              491 ; 124  |    unsigned int B22 :1;
                              492 ; 125  |    unsigned int B23 :1;
                              493 ; 126  |};
                              494 ; 127  |
                              495 ; 128  |union BitInt {
                              496 ; 129  |        struct Bitfield B;
                              497 ; 130  |        int        I;
                              498 ; 131  |};
                              499 ; 132  |
                              500 ; 133  |#define MAX_MSG_LENGTH 10
                              501 ; 134  |struct CMessage
                              502 ; 135  |{
                              503 ; 136  |        unsigned int m_uLength;
                              504 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                              505 ; 138  |};
                              506 ; 139  |
                              507 ; 140  |typedef struct {
                              508 ; 141  |    WORD m_wLength;
                              509 ; 142  |    WORD m_wMessage;
                              510 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                              511 ; 144  |} Message;
                              512 ; 145  |
                              513 ; 146  |struct MessageQueueDescriptor
                              514 ; 147  |{
                              515 ; 148  |        int *m_pBase;
                              516 ; 149  |        int m_iModulo;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   3

M:ADDR CODE           CYCLES LINE SOURCELINE
                              517 ; 150  |        int m_iSize;
                              518 ; 151  |        int *m_pHead;
                              519 ; 152  |        int *m_pTail;
                              520 ; 153  |};
                              521 ; 154  |
                              522 ; 155  |struct ModuleEntry
                              523 ; 156  |{
                              524 ; 157  |    int m_iSignaledEventMask;
                              525 ; 158  |    int m_iWaitEventMask;
                              526 ; 159  |    int m_iResourceOfCode;
                              527 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                              528 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                              529 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                              530 ; 163  |    int m_uTimeOutHigh;
                              531 ; 164  |    int m_uTimeOutLow;
                              532 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                              533 ; 166  |};
                              534 ; 167  |
                              535 ; 168  |union WaitMask{
                              536 ; 169  |    struct B{
                              537 ; 170  |        unsigned int m_bNone     :1;
                              538 ; 171  |        unsigned int m_bMessage  :1;
                              539 ; 172  |        unsigned int m_bTimer    :1;
                              540 ; 173  |        unsigned int m_bButton   :1;
                              541 ; 174  |    } B;
                              542 ; 175  |    int I;
                              543 ; 176  |} ;
                              544 ; 177  |
                              545 ; 178  |
                              546 ; 179  |struct Button {
                              547 ; 180  |        WORD wButtonEvent;
                              548 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                              549 ; 182  |};
                              550 ; 183  |
                              551 ; 184  |struct Message {
                              552 ; 185  |        WORD wMsgLength;
                              553 ; 186  |        WORD wMsgCommand;
                              554 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                              555 ; 188  |};
                              556 ; 189  |
                              557 ; 190  |union EventTypes {
                              558 ; 191  |        struct CMessage msg;
                              559 ; 192  |        struct Button Button ;
                              560 ; 193  |        struct Message Message;
                              561 ; 194  |};
                              562 ; 195  |
                              563 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                              564 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                              565 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                              566 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                              567 ; 200  |
                              568 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                              569 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                              570 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                              571 ; 204  |
                              572 ; 205  |#if DEBUG
                              573 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                              574 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                              575 ; 208  |#else 
                              576 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                              577 ; 210  |#define DebugBuildAssert(x)    
                              578 ; 211  |#endif
                              579 ; 212  |
                              580 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                              581 ; 214  |//  #pragma asm
                              582 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                              583 ; 216  |//  #pragma endasm
                              584 ; 217  |
                              585 ; 218  |
                              586 ; 219  |#ifdef COLOR_262K
                              587 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                              588 ; 221  |#elif defined(COLOR_65K)
                              589 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                              590 ; 223  |#else
                              591 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                              592 ; 225  |#endif
                              593 ; 226  |    
                              594 ; 227  |#endif // #ifndef _TYPES_H
                              595 
                              597 
                              598 ; 5    |
                              599 ; 6    |int _asmfunc SysWaitOnEvent(unsigned int uEvent,struct CMessage *,int uLength);
                              600 ; 7    |int _asmfunc SysCallFunction(unsigned int RESOURCE,int _reentrant (int,int,int*),  int, int, int *);
                              601 ; 8    |
                              602 ; 9    |#if !defined(NULL)
                              603 ; 10   |#define NULL 0
                              604 ; 11   |#endif 
                              605 ; 12   |
                              606 ; 13   |#if !defined(FALSE)
                              607 ; 14   |#define FALSE 0
                              608 ; 15   |#endif
                              609 ; 16   |#if !defined(TRUE)
                              610 ; 17   |#define TRUE  !FALSE
                              611 ; 18   |#endif
                              612 ; 19   |
                              613 ; 20   |// The same memory location contains either a menu message or button event. 
                              614 ; 21   |// The button info is stored in the first word or the entire message is stored.
                              615 ; 22   |
                              616 ; 23   |// CMessage is kept for backards compatibility.
                              617 ; 24   |// The union and 2 new structures are added to aid in readability.
                              618 ; 25   |
                              619 ; 26   |
                              620 ; 27   |#include "messages.h"
                              621 
                              623 
                              624 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                              625 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                              626 ; 3    |// Message defs
                              627 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                              628 ; 5    |
                              629 ; 6    |#if (!defined(MSGEQU_INC))
                              630 ; 7    |#define MSGEQU_INC 1
                              631 ; 8    |
                              632 ; 9    |
                              633 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                              634 ; 11   |
                              635 ; 12   |
                              636 ; 13   |#define MSG_TYPE_DECODER 0x000000
                              637 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                              638 ; 15   |#define MSG_TYPE_PARSER 0x020000
                              639 ; 16   |#define MSG_TYPE_LCD 0x030000
                              640 ; 17   |#define MSG_TYPE_MIXER 0x040000
                              641 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                              642 ; 19   |#define MSG_TYPE_MENU 0x060000
                              643 ; 20   |#define MSG_TYPE_LED 0x070000
                              644 ; 21   |#define MSG_TYPE_TUNER 0x080000
                              645 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                              646 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                              647 ; 24   |// Equalizer and other effects
                              648 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                              649 ; 26   |#if (defined(USE_PLAYLIST3))
                              650 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                              651 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                              652 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                              653 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                              654 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                              655 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                              656 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                              657 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                              658 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                              659 ; 36   |#if defined(USE_PLAYLIST5)
                              660 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                              661 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                              662 ; 39   |#endif // if @def('USE_PLAYLIST5')
                              663 ; 40   |
                              664 ; 41   |// Message Structure Offsets
                              665 ; 42   |#define MSG_Length 0
                              666 ; 43   |#define MSG_ID 1
                              667 ; 44   |#define MSG_Argument1 2
                              668 ; 45   |#define MSG_Argument2 3
                              669 ; 46   |#define MSG_Argument3 4
                              670 ; 47   |#define MSG_Argument4 5
                              671 ; 48   |#define MSG_Argument5 6
                              672 ; 49   |#define MSG_Argument6 7
                              673 ; 50   |
                              674 ; 51   |
                              675 ; 52   |
                              676 ; 53   |// LCD Message IDs
                              677 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                              678 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                              679 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                              680 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                              681 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                              682 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                              683 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                              684 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                              685 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                              686 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                              687 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                              688 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                              689 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                              690 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                              691 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                              692 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                              693 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                              694 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                              695 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                              696 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                              697 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                              698 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                              699 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                              700 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                              701 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                              702 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                              703 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                              704 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                              705 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                              706 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                              707 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                              708 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                              709 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                              710 ; 87   |//send a NULL as Param1 to return to root frame buffer
                              711 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                              712 ; 89   |//Param1 = left
                              713 ; 90   |//Param2 = top
                              714 ; 91   |//Param3 = right
                              715 ; 92   |//Param4 = bottom
                              716 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                              717 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                              718 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                              719 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                              720 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                              721 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                              722 ; 99   |
                              723 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                              724 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                              725 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                              726 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                              727 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                              728 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                              729 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                              730 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                              731 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                              732 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                              733 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                              734 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                              735 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                              736 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                              737 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                              738 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                              739 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                              740 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                              741 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                              742 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                              743 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                              744 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                              745 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                              746 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                              747 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                              748 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                              749 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                              750 ; 127  |
                              751 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                              752 ; 129  |
                              753 ; 130  |#if defined(CLCD_16BIT)
                              754 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                              755 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                              756 ; 133  |
                              757 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                              758 ; 135  |#else 
                              759 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                              760 ; 137  |#endif
                              761 ; 138  |
                              762 ; 139  |// If you change the LCD message ID's then you must
                              763 ; 140  |// also change the jump table in lcdapi.asm
                              764 ; 141  |
                              765 ; 142  |// Character LCD Message IDs
                              766 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                              767 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                              768 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                              769 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   4

M:ADDR CODE           CYCLES LINE SOURCELINE
                              770 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                              771 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                              772 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                              773 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                              774 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                              775 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                              776 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                              777 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                              778 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                              779 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                              780 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                              781 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                              782 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                              783 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                              784 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                              785 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                              786 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                              787 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                              788 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                              789 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                              790 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                              791 ; 168  |// also change the jump table in lcdapi.asm
                              792 ; 169  |
                              793 ; 170  |// Decoder Message IDs
                              794 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                              795 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                              796 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                              797 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                              798 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                              799 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                              800 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                              801 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                              802 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                              803 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                              804 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                              805 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                              806 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                              807 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                              808 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                              809 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                              810 ; 187  |// If you change the Decoder message ID's, then you must
                              811 ; 188  |// also change the jump table in decoder_overlay.asm
                              812 ; 189  |// and in dec_adpcm_overlay.asm.
                              813 ; 190  |
                              814 ; 191  |// Encoder Message IDs
                              815 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                              816 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                              817 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                              818 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                              819 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                              820 ; 197  |// If you change the Encoder message ID's, then you must
                              821 ; 198  |// also change the jump table in all encoder overlay modules.
                              822 ; 199  |
                              823 ; 200  |// Parser Message IDs
                              824 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                              825 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                              826 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                              827 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                              828 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                              829 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                              830 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                              831 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                              832 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                              833 ; 210  |// If you change the Parser message ID's, then you must
                              834 ; 211  |// also change the jump table in parser.asm
                              835 ; 212  |
                              836 ; 213  |// Button Message IDs
                              837 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                              838 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                              839 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                              840 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                              841 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                              842 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                              843 ; 220  |
                              844 ; 221  |// Mixer Message IDs
                              845 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                              846 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                              847 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                              848 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                              849 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                              850 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                              851 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                              852 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                              853 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                              854 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                              855 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                              856 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                              857 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                              858 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                              859 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                              860 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                              861 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                              862 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                              863 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                              864 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                              865 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                              866 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                              867 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                              868 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                              869 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                              870 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                              871 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                              872 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                              873 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                              874 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                              875 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                              876 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                              877 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                              878 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                              879 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                              880 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                              881 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                              882 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                              883 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                              884 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                              885 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                              886 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                              887 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                              888 ; 265  |// If you change the mixer message ID's then you must
                              889 ; 266  |// also change the jump table in mixer.asm
                              890 ; 267  |#define MIXER_ON 0
                              891 ; 268  |#define MIXER_OFF 1
                              892 ; 269  |
                              893 ; 270  |
                              894 ; 271  |// System Message IDs
                              895 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                              896 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                              897 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                              898 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                              899 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                              900 ; 277  |// If you change the system message ID's then you must
                              901 ; 278  |// also change the jump table in systemapi.asm
                              902 ; 279  |
                              903 ; 280  |// Menu IDs
                              904 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                              905 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                              906 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                              907 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                              908 ; 285  |//sub parameters for this message:
                              909 ; 286  |#define RECORDER_START 0
                              910 ; 287  |#define RECORDER_PAUSE 0x2000
                              911 ; 288  |#define RECORDER_RESUME 0x4000
                              912 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                              913 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                              914 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                              915 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                              916 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                              917 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                              918 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                              919 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                              920 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                              921 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                              922 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                              923 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                              924 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                              925 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                              926 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                              927 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                              928 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                              929 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                              930 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                              931 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                              932 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                              933 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                              934 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                              935 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                              936 ; 313  |
                              937 ; 314  |// Note that other versions of this file have different msg equates.
                              938 ; 315  |// If you change the system message ID's then you must
                              939 ; 316  |// also change the jump table in all menu *.asm
                              940 ; 317  |
                              941 ; 318  |// LED Message IDs
                              942 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                              943 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                              944 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                              945 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                              946 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                              947 ; 324  |// If you change the LeD message ID's then you must
                              948 ; 325  |// also change the jump table in ledapi.asm
                              949 ; 326  |
                              950 ; 327  |#if (!defined(REMOVE_FM))
                              951 ; 328  |// FM Tuner Message IDs
                              952 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                              953 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                              954 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                              955 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                              956 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                              957 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                              958 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                              959 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                              960 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                              961 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                              962 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                              963 ; 340  |//one parameter--the sensitivity in uV
                              964 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                              965 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                              966 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                              967 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                              968 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                              969 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                              970 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                              971 ; 348  |#endif
                              972 ; 349  |
                              973 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                              974 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                              975 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                              976 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                              977 ; 354  |
                              978 ; 355  |
                              979 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                              980 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                              981 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                              982 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                              983 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                              984 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                              985 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                              986 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                              987 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                              988 ; 365  |
                              989 ; 366  |#if (defined(USE_PLAYLIST3))
                              990 ; 367  |// Music Library
                              991 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                              992 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                              993 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                              994 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                              995 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                              996 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                              997 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                              998 ; 375  |
                              999 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                             1000 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                             1001 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                             1002 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                             1003 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                             1004 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                             1005 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                             1006 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                             1007 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                             1008 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                             1009 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                             1010 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                             1011 ; 388  |
                             1012 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1013 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1014 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1015 ; 392  |
                             1016 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1017 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1018 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1019 ; 396  |
                             1020 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   5

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1021 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1022 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1023 ; 400  |
                             1024 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                             1025 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                             1026 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                             1027 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                             1028 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                             1029 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                             1030 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                             1031 ; 408  |
                             1032 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1033 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1034 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1035 ; 412  |
                             1036 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                             1037 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                             1038 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                             1039 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                             1040 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                             1041 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                             1042 ; 419  |
                             1043 ; 420  |#if defined(USE_PLAYLIST5)
                             1044 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                             1045 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                             1046 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                             1047 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                             1048 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                             1049 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                             1050 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                             1051 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                             1052 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                             1053 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                             1054 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                             1055 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                             1056 ; 433  |
                             1057 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                             1058 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                             1059 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                             1060 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                             1061 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                             1062 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                             1063 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                             1064 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                             1065 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                             1066 ; 443  |#endif // if @def('USE_PLAYLIST5')
                             1067 ; 444  |// Events
                             1068 ; 445  |// No event
                             1069 ; 446  |#define EVENT_NONE 0x000001   
                             1070 ; 447  |// A message has been posted
                             1071 ; 448  |#define EVENT_MESSAGE 0x000002   
                             1072 ; 449  |// Run if wait time elapsed
                             1073 ; 450  |#define EVENT_TIMER 0x000004   
                             1074 ; 451  |// Run if a button event occured
                             1075 ; 452  |#define EVENT_BUTTON 0x000008   
                             1076 ; 453  |// Run if a background event occured
                             1077 ; 454  |#define EVENT_BACKGROUND 0x000010   
                             1078 ; 455  |// The executive should immediately repeat this module
                             1079 ; 456  |#define EVENT_REPEAT 0x000020   
                             1080 ; 457  |// Run the module's init routine
                             1081 ; 458  |#define EVENT_INIT 0x800000   
                             1082 ; 459  |
                             1083 ; 460  |#define EVENT_NONE_BITPOS 0
                             1084 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                             1085 ; 462  |#define EVENT_TIMER_BITPOS 2
                             1086 ; 463  |#define EVENT_BUTTON_BITPOS 3
                             1087 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                             1088 ; 465  |#define EVENT_REPEAT_BITPOS 5
                             1089 ; 466  |#define EVENT_INIT_BITPOS 23
                             1090 ; 467  |
                             1091 ; 468  |// Parser Message Buffers
                             1092 ; 469  |#define ParserPlayBit 0
                             1093 ; 470  |#define ButtonPressBit 1
                             1094 ; 471  |#define ParserRwndBit 1
                             1095 ; 472  |#define ParserFfwdBit 2
                             1096 ; 473  |
                             1097 ; 474  |//NextSong Message Parameters
                             1098 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                             1099 ; 476  |#define NEXT_SONG 2             
                             1100 ; 477  |// ButtonPressBit1 cleared
                             1101 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                             1102 ; 479  |// ButtonPressBit1 set
                             1103 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                             1104 ; 481  |// NextSong + Ffwd
                             1105 ; 482  |#define NEXT_SONG_FFWD 4          
                             1106 ; 483  |
                             1107 ; 484  |//PrevSong Message Parameters
                             1108 ; 485  |// PrevSong + Stopped
                             1109 ; 486  |#define PREV_SONG 0          
                             1110 ; 487  |// PrevSong + Play
                             1111 ; 488  |#define PREV_SONG_PLAY 1          
                             1112 ; 489  |// PrevSong + Rwnd
                             1113 ; 490  |#define PREV_SONG_RWND 2          
                             1114 ; 491  |
                             1115 ; 492  |
                             1116 ; 493  |
                             1117 ; 494  |
                             1118 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                             1119 ; 496  |
                             1120 ; 497  |
                             1121 
                             1123 
                             1124 ; 28   |
                             1125 ; 29   |#endif 
                             1126 
                             1128 
                             1129 ; 11   |#include "messages.h"
                             1130 
                             1132 
                             1133 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             1134 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                             1135 ; 3    |// Message defs
                             1136 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             1137 ; 5    |
                             1138 ; 6    |#if (!defined(MSGEQU_INC))
                             1139 ; 7    |#define MSGEQU_INC 1
                             1140 ; 8    |
                             1141 ; 9    |
                             1142 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                             1143 ; 11   |
                             1144 ; 12   |
                             1145 ; 13   |#define MSG_TYPE_DECODER 0x000000
                             1146 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                             1147 ; 15   |#define MSG_TYPE_PARSER 0x020000
                             1148 ; 16   |#define MSG_TYPE_LCD 0x030000
                             1149 ; 17   |#define MSG_TYPE_MIXER 0x040000
                             1150 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                             1151 ; 19   |#define MSG_TYPE_MENU 0x060000
                             1152 ; 20   |#define MSG_TYPE_LED 0x070000
                             1153 ; 21   |#define MSG_TYPE_TUNER 0x080000
                             1154 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                             1155 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                             1156 ; 24   |// Equalizer and other effects
                             1157 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                             1158 ; 26   |#if (defined(USE_PLAYLIST3))
                             1159 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                             1160 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                             1161 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                             1162 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                             1163 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                             1164 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                             1165 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                             1166 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                             1167 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                             1168 ; 36   |#if defined(USE_PLAYLIST5)
                             1169 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                             1170 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                             1171 ; 39   |#endif // if @def('USE_PLAYLIST5')
                             1172 ; 40   |
                             1173 ; 41   |// Message Structure Offsets
                             1174 ; 42   |#define MSG_Length 0
                             1175 ; 43   |#define MSG_ID 1
                             1176 ; 44   |#define MSG_Argument1 2
                             1177 ; 45   |#define MSG_Argument2 3
                             1178 ; 46   |#define MSG_Argument3 4
                             1179 ; 47   |#define MSG_Argument4 5
                             1180 ; 48   |#define MSG_Argument5 6
                             1181 ; 49   |#define MSG_Argument6 7
                             1182 ; 50   |
                             1183 ; 51   |
                             1184 ; 52   |
                             1185 ; 53   |// LCD Message IDs
                             1186 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                             1187 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                             1188 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                             1189 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                             1190 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                             1191 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                             1192 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                             1193 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                             1194 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                             1195 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                             1196 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                             1197 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                             1198 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                             1199 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                             1200 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                             1201 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                             1202 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                             1203 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                             1204 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                             1205 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                             1206 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                             1207 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                             1208 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                             1209 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                             1210 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                             1211 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                             1212 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                             1213 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                             1214 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                             1215 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                             1216 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                             1217 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                             1218 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                             1219 ; 87   |//send a NULL as Param1 to return to root frame buffer
                             1220 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                             1221 ; 89   |//Param1 = left
                             1222 ; 90   |//Param2 = top
                             1223 ; 91   |//Param3 = right
                             1224 ; 92   |//Param4 = bottom
                             1225 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                             1226 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                             1227 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                             1228 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                             1229 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                             1230 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                             1231 ; 99   |
                             1232 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                             1233 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                             1234 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                             1235 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                             1236 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                             1237 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                             1238 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                             1239 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                             1240 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                             1241 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                             1242 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                             1243 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                             1244 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                             1245 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                             1246 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                             1247 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                             1248 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                             1249 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                             1250 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                             1251 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                             1252 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                             1253 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                             1254 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                             1255 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                             1256 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                             1257 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                             1258 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                             1259 ; 127  |
                             1260 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                             1261 ; 129  |
                             1262 ; 130  |#if defined(CLCD_16BIT)
                             1263 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                             1264 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                             1265 ; 133  |
                             1266 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                             1267 ; 135  |#else 
                             1268 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                             1269 ; 137  |#endif
                             1270 ; 138  |
                             1271 ; 139  |// If you change the LCD message ID's then you must
                             1272 ; 140  |// also change the jump table in lcdapi.asm
                             1273 ; 141  |
                             1274 ; 142  |// Character LCD Message IDs
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   6

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1275 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                             1276 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                             1277 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                             1278 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                             1279 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                             1280 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                             1281 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                             1282 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                             1283 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                             1284 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                             1285 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                             1286 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                             1287 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                             1288 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                             1289 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                             1290 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                             1291 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                             1292 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                             1293 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                             1294 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                             1295 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                             1296 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                             1297 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                             1298 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                             1299 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                             1300 ; 168  |// also change the jump table in lcdapi.asm
                             1301 ; 169  |
                             1302 ; 170  |// Decoder Message IDs
                             1303 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                             1304 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                             1305 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                             1306 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                             1307 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                             1308 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                             1309 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                             1310 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                             1311 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                             1312 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                             1313 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                             1314 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                             1315 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                             1316 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                             1317 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                             1318 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                             1319 ; 187  |// If you change the Decoder message ID's, then you must
                             1320 ; 188  |// also change the jump table in decoder_overlay.asm
                             1321 ; 189  |// and in dec_adpcm_overlay.asm.
                             1322 ; 190  |
                             1323 ; 191  |// Encoder Message IDs
                             1324 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                             1325 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                             1326 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                             1327 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                             1328 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                             1329 ; 197  |// If you change the Encoder message ID's, then you must
                             1330 ; 198  |// also change the jump table in all encoder overlay modules.
                             1331 ; 199  |
                             1332 ; 200  |// Parser Message IDs
                             1333 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                             1334 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                             1335 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                             1336 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                             1337 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                             1338 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                             1339 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                             1340 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                             1341 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                             1342 ; 210  |// If you change the Parser message ID's, then you must
                             1343 ; 211  |// also change the jump table in parser.asm
                             1344 ; 212  |
                             1345 ; 213  |// Button Message IDs
                             1346 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                             1347 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                             1348 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                             1349 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                             1350 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                             1351 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                             1352 ; 220  |
                             1353 ; 221  |// Mixer Message IDs
                             1354 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                             1355 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                             1356 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                             1357 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                             1358 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                             1359 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                             1360 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                             1361 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                             1362 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                             1363 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                             1364 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                             1365 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                             1366 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                             1367 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                             1368 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                             1369 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                             1370 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                             1371 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                             1372 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                             1373 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                             1374 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                             1375 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                             1376 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                             1377 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                             1378 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                             1379 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                             1380 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                             1381 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                             1382 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                             1383 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                             1384 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                             1385 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                             1386 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                             1387 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                             1388 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                             1389 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                             1390 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                             1391 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                             1392 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                             1393 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                             1394 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                             1395 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                             1396 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                             1397 ; 265  |// If you change the mixer message ID's then you must
                             1398 ; 266  |// also change the jump table in mixer.asm
                             1399 ; 267  |#define MIXER_ON 0
                             1400 ; 268  |#define MIXER_OFF 1
                             1401 ; 269  |
                             1402 ; 270  |
                             1403 ; 271  |// System Message IDs
                             1404 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                             1405 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                             1406 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                             1407 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                             1408 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                             1409 ; 277  |// If you change the system message ID's then you must
                             1410 ; 278  |// also change the jump table in systemapi.asm
                             1411 ; 279  |
                             1412 ; 280  |// Menu IDs
                             1413 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                             1414 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                             1415 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                             1416 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                             1417 ; 285  |//sub parameters for this message:
                             1418 ; 286  |#define RECORDER_START 0
                             1419 ; 287  |#define RECORDER_PAUSE 0x2000
                             1420 ; 288  |#define RECORDER_RESUME 0x4000
                             1421 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                             1422 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                             1423 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                             1424 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                             1425 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                             1426 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                             1427 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                             1428 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                             1429 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                             1430 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                             1431 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                             1432 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                             1433 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                             1434 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                             1435 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                             1436 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                             1437 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                             1438 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                             1439 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                             1440 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                             1441 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                             1442 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                             1443 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                             1444 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                             1445 ; 313  |
                             1446 ; 314  |// Note that other versions of this file have different msg equates.
                             1447 ; 315  |// If you change the system message ID's then you must
                             1448 ; 316  |// also change the jump table in all menu *.asm
                             1449 ; 317  |
                             1450 ; 318  |// LED Message IDs
                             1451 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                             1452 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                             1453 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                             1454 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                             1455 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                             1456 ; 324  |// If you change the LeD message ID's then you must
                             1457 ; 325  |// also change the jump table in ledapi.asm
                             1458 ; 326  |
                             1459 ; 327  |#if (!defined(REMOVE_FM))
                             1460 ; 328  |// FM Tuner Message IDs
                             1461 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                             1462 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                             1463 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                             1464 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                             1465 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                             1466 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                             1467 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                             1468 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                             1469 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                             1470 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                             1471 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                             1472 ; 340  |//one parameter--the sensitivity in uV
                             1473 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                             1474 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                             1475 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                             1476 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                             1477 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                             1478 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                             1479 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                             1480 ; 348  |#endif
                             1481 ; 349  |
                             1482 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                             1483 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                             1484 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                             1485 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                             1486 ; 354  |
                             1487 ; 355  |
                             1488 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                             1489 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                             1490 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                             1491 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                             1492 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                             1493 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                             1494 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                             1495 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                             1496 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                             1497 ; 365  |
                             1498 ; 366  |#if (defined(USE_PLAYLIST3))
                             1499 ; 367  |// Music Library
                             1500 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                             1501 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                             1502 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                             1503 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                             1504 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                             1505 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                             1506 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                             1507 ; 375  |
                             1508 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                             1509 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                             1510 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                             1511 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                             1512 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                             1513 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                             1514 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                             1515 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                             1516 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                             1517 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                             1518 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                             1519 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                             1520 ; 388  |
                             1521 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1522 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1523 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1524 ; 392  |
                             1525 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   7

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1526 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1527 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1528 ; 396  |
                             1529 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1530 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1531 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1532 ; 400  |
                             1533 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                             1534 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                             1535 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                             1536 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                             1537 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                             1538 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                             1539 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                             1540 ; 408  |
                             1541 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1542 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1543 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1544 ; 412  |
                             1545 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                             1546 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                             1547 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                             1548 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                             1549 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                             1550 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                             1551 ; 419  |
                             1552 ; 420  |#if defined(USE_PLAYLIST5)
                             1553 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                             1554 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                             1555 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                             1556 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                             1557 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                             1558 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                             1559 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                             1560 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                             1561 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                             1562 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                             1563 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                             1564 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                             1565 ; 433  |
                             1566 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                             1567 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                             1568 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                             1569 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                             1570 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                             1571 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                             1572 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                             1573 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                             1574 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                             1575 ; 443  |#endif // if @def('USE_PLAYLIST5')
                             1576 ; 444  |// Events
                             1577 ; 445  |// No event
                             1578 ; 446  |#define EVENT_NONE 0x000001   
                             1579 ; 447  |// A message has been posted
                             1580 ; 448  |#define EVENT_MESSAGE 0x000002   
                             1581 ; 449  |// Run if wait time elapsed
                             1582 ; 450  |#define EVENT_TIMER 0x000004   
                             1583 ; 451  |// Run if a button event occured
                             1584 ; 452  |#define EVENT_BUTTON 0x000008   
                             1585 ; 453  |// Run if a background event occured
                             1586 ; 454  |#define EVENT_BACKGROUND 0x000010   
                             1587 ; 455  |// The executive should immediately repeat this module
                             1588 ; 456  |#define EVENT_REPEAT 0x000020   
                             1589 ; 457  |// Run the module's init routine
                             1590 ; 458  |#define EVENT_INIT 0x800000   
                             1591 ; 459  |
                             1592 ; 460  |#define EVENT_NONE_BITPOS 0
                             1593 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                             1594 ; 462  |#define EVENT_TIMER_BITPOS 2
                             1595 ; 463  |#define EVENT_BUTTON_BITPOS 3
                             1596 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                             1597 ; 465  |#define EVENT_REPEAT_BITPOS 5
                             1598 ; 466  |#define EVENT_INIT_BITPOS 23
                             1599 ; 467  |
                             1600 ; 468  |// Parser Message Buffers
                             1601 ; 469  |#define ParserPlayBit 0
                             1602 ; 470  |#define ButtonPressBit 1
                             1603 ; 471  |#define ParserRwndBit 1
                             1604 ; 472  |#define ParserFfwdBit 2
                             1605 ; 473  |
                             1606 ; 474  |//NextSong Message Parameters
                             1607 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                             1608 ; 476  |#define NEXT_SONG 2             
                             1609 ; 477  |// ButtonPressBit1 cleared
                             1610 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                             1611 ; 479  |// ButtonPressBit1 set
                             1612 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                             1613 ; 481  |// NextSong + Ffwd
                             1614 ; 482  |#define NEXT_SONG_FFWD 4          
                             1615 ; 483  |
                             1616 ; 484  |//PrevSong Message Parameters
                             1617 ; 485  |// PrevSong + Stopped
                             1618 ; 486  |#define PREV_SONG 0          
                             1619 ; 487  |// PrevSong + Play
                             1620 ; 488  |#define PREV_SONG_PLAY 1          
                             1621 ; 489  |// PrevSong + Rwnd
                             1622 ; 490  |#define PREV_SONG_RWND 2          
                             1623 ; 491  |
                             1624 ; 492  |
                             1625 ; 493  |
                             1626 ; 494  |
                             1627 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                             1628 ; 496  |
                             1629 ; 497  |
                             1630 
                             1632 
                             1633 ; 12   |#include "display.h"
                             1634 
                             1636 
                             1637 ; 1    |#ifndef _DISPLAY_H
                             1638 ; 2    |#define _DISPLAY_H
                             1639 ; 3    |
                             1640 ; 4    |//Display bits
                             1641 ; 5    |#define DISPLAY_CLEAR_DISPLAY_BITPOS        0
                             1642 ; 6    |
                             1643 ; 7    |#define DISPLAY_ENCODER_TRACK_TIME_BITPOS   1
                             1644 ; 8    |#define DISPLAY_ENCODER_TRACK_NAME_BITPOS   2
                             1645 ; 9    |#define DISPLAY_RECORD_MODE_BITPOS          3
                             1646 ; 10   |
                             1647 ; 11   |//This bit (DISPLAY_MISC_BITPOS) is set to allow DisplayHints to be non zero, but does not map
                             1648 ; 12   |//to anything in UpdateDisplay();  (meant to be used to indicate that specific
                             1649 ; 13   |//things that are specific for that menu.
                             1650 ; 14   |#define DISPLAY_MISC_BITPOS                 4
                             1651 ; 15   |
                             1652 ; 16   |#define DISPLAY_FMTUNER_FREQUENCY           5
                             1653 ; 17   |#define DISPLAY_FMTUNER_PRESET              6
                             1654 ; 18   |#define DISPLAY_FMTUNER_STRENGTH            7
                             1655 ; 19   |
                             1656 ; 20   |#define DISPLAY_PLAYSTATE_BITPOS             9
                             1657 ; 21   |#define DISPLAY_AB_ICON_BITPOS              10
                             1658 ; 22   |#define DISPLAY_PLAYMODE_BITPOS             11
                             1659 ; 23   |#define DISPLAY_PLAYSET_BITPOS              12
                             1660 ; 24   |
                             1661 ; 25   |//Playback info
                             1662 ; 26   |#define DISPLAY_EQ_BITPOS                   13
                             1663 ; 27   |#define DISPLAY_VOLUME_BITPOS               14
                             1664 ; 28   |
                             1665 ; 29   |//Track Info
                             1666 ; 30   |#define DISPLAY_SONGARTISTALBUM_BITPOS      15
                             1667 ; 31   |#define DISPLAY_SONGTITLE_BITPOS            16
                             1668 ; 32   |#define DISPLAY_CURRENTTRACK_BITPOS         17
                             1669 ; 33   |#define DISPLAY_TRACKTIME_BITPOS            18
                             1670 ; 34   |#define DISPLAY_TOTALTRACKTIME_BITPOS        8
                             1671 ; 35   |#define DISPLAY_BITRATE_BITPOS              19
                             1672 ; 36   |
                             1673 ; 37   |//Device status info
                             1674 ; 38   |#define DISPLAY_LOCK_BITPOS                 20
                             1675 ; 39   |#define DISPLAY_DISK_BITPOS                 21
                             1676 ; 40   |#define DISPLAY_BATTERY_BITPOS              22
                             1677 ; 41   |#define DISPLAY_ALBUMART_BITPOS              23
                             1678 ; 42   |
                             1679 ; 43   |#ifdef PLAYER_STRESS
                             1680 ; 44   |// this may not work since album art uses bit 23 so we may need a new word variable for this player stress test bit below.
                             1681 ; 45   |#define DISPLAY_STRESSTEST_BITPOS            23
                             1682 ; 46   |#endif
                             1683 ; 47   |
                             1684 ; 48   |
                             1685 ; 49   |union DisplayHints
                             1686 ; 50   |{
                             1687 ; 51   |    struct {
                             1688 ; 52   |        int ClearDisplay        :1;//0
                             1689 ; 53   |        int EncoderTrackTime    :1;//1
                             1690 ; 54   |        int EncoderTrackName    :1;//2
                             1691 ; 55   |        int RecordMode          :1;//3
                             1692 ; 56   |        int Misc                :1;//4
                             1693 ; 57   |        int FMTunerFrequency    :1;//5
                             1694 ; 58   |        int FMTunerPreset       :1;//6
                             1695 ; 59   |        int FMTunerStrength     :1;//7
                             1696 ; 60   |        int TotalTrackTime      :1;//8
                             1697 ; 61   |        int PlayState           :1;//9
                             1698 ; 62   |        int ABIcon              :1;//10
                             1699 ; 63   |        int PlayMode            :1;//11
                             1700 ; 64   |        int PlaySet             :1;//12
                             1701 ; 65   |        int EQ                  :1;//13
                             1702 ; 66   |        int Volume              :1;//14
                             1703 ; 67   |        int SongArtistAlbum     :1;//15
                             1704 ; 68   |        int SongTitle           :1;//16
                             1705 ; 69   |        int CurrentTrack        :1;//17
                             1706 ; 70   |        int TrackTime           :1;//18
                             1707 ; 71   |        int Bitrate             :1;//19
                             1708 ; 72   |        int LockIcon            :1;//20
                             1709 ; 73   |        int Disk                :1;//21
                             1710 ; 74   |        int Battery             :1;//22
                             1711 ; 75   |#ifdef PLAYER_STRESS
                             1712 ; 76   |        int StressTest         :1;//23  // this might not work since bit 23 is already taken by album art. 23 is last bit in word.
                             1713 ; 77   |#else
                             1714 ; 78   |        int AlbumArt            :1;//23
                             1715 ; 79   |#endif
                             1716 ; 80   |    } bits;
                             1717 ; 81   |    WORD I;
                             1718 ; 82   |};
                             1719 ; 83   |
                             1720 ; 84   |// setup default display for all menus
                             1721 ; 85   |// can be adjusted in each menus as required.
                             1722 ; 86   |#define COMMON_DISPLAY_ALL  (\ 
                             1723 ; 87   |                                (1<<DISPLAY_BATTERY_BITPOS)|\ 
                             1724 ; 88   |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             1725 ; 89   |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             1726 ; 90   |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             1727 ; 91   |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             1728 ; 92   |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             1729 ; 93   |                                (1<<DISPLAY_EQ_BITPOS)|\ 
                             1730 ; 94   |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             1731 ; 95   |                                (1<<DISPLAY_PLAYSTATE_BITPOS)\ 
                             1732 ; 96   |                                )
                             1733 ; 97   |
                             1734 ; 98   |#define SPECTROGRAM_MENU_DISPLAY_ALL  (\ 
                             1735 ; 99   |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             1736 ; 100  |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             1737 ; 101  |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             1738 ; 102  |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             1739 ; 103  |                                (1<<DISPLAY_EQ_BITPOS)|\ 
                             1740 ; 104  |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             1741 ; 105  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)\ 
                             1742 ; 106  |                                )
                             1743 ; 107  |
                             1744 ; 108  |//-----------------------------------------------
                             1745 ; 109  |#ifdef JPEG_ALBUM_ART
                             1746 ; 110  |#define ALBUMART_SET_MASK_IF_APPROPRIATE (1<<DISPLAY_ALBUMART_BITPOS)
                             1747 ; 111  |#else
                             1748 ; 112  |#define ALBUMART_SET_MASK_IF_APPROPRIATE (0)
                             1749 ; 113  |#endif
                             1750 ; 114  |
                             1751 ; 115  |#ifdef PLAYER_STRESS
                             1752 ; 116  |#define PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE (1<<DISPLAY_STRESSTEST_BITPOS)
                             1753 ; 117  |#else
                             1754 ; 118  |#define PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE (0)
                             1755 ; 119  |#endif
                             1756 ; 120  |
                             1757 ; 121  |
                             1758 ; 122  |#define MUSIC_MENU_DISPLAY_ALL  (\ 
                             1759 ; 123  |                                (COMMON_DISPLAY_ALL)|\ 
                             1760 ; 124  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             1761 ; 125  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             1762 ; 126  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             1763 ; 127  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             1764 ; 128  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             1765 ; 129  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             1766 ; 130  |                                (1<<DISPLAY_TRACKTIME_BITPOS)|\ 
                             1767 ; 131  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)\ 
                             1768 ; 132  |                                )
                             1769 ; 133  |
                             1770 ; 134  |#define MUSIC_MENU_DISPLAY_NEW_TRACK (\ 
                             1771 ; 135  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             1772 ; 136  |                                (PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE)|\ 
                             1773 ; 137  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             1774 ; 138  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             1775 ; 139  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             1776 ; 140  |                                (1<<DISPLAY_TRACKTIME_BITPOS)|\ 
                             1777 ; 141  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)|\ 
                             1778 ; 142  |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   8

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1779 ; 143  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             1780 ; 144  |                                (1<<DISPLAY_PLAYSET_BITPOS)\ 
                             1781 ; 145  |                                )
                             1782 ; 146  |//-----------------------------------------------
                             1783 ; 147  |
                             1784 ; 148  |
                             1785 ; 149  |#define MVIDEO_MENU_DISPLAY_ALL ((1<<DISPLAY_CURRENTTRACK_BITPOS)|(1<<DISPLAY_SONGTITLE_BITPOS))
                             1786 ; 150  |
                             1787 ; 151  |
                             1788 ; 152  |#define VOICE_MENU_DISPLAY_ALL  (\ 
                             1789 ; 153  |                                COMMON_DISPLAY_ALL|\ 
                             1790 ; 154  |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             1791 ; 155  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             1792 ; 156  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             1793 ; 157  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             1794 ; 158  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             1795 ; 159  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             1796 ; 160  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)|\ 
                             1797 ; 161  |                                (1<<DISPLAY_TRACKTIME_BITPOS)\ 
                             1798 ; 162  |                                )
                             1799 ; 163  |
                             1800 ; 164  |
                             1801 ; 165  |#define RECORDING_DISPLAY_ALL   (\ 
                             1802 ; 166  |                                COMMON_DISPLAY_ALL|\ 
                             1803 ; 167  |                                (1<<DISPLAY_ENCODER_TRACK_TIME_BITPOS)|\ 
                             1804 ; 168  |                                (1<<DISPLAY_ENCODER_TRACK_NAME_BITPOS)|\ 
                             1805 ; 169  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             1806 ; 170  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             1807 ; 171  |                                (1<<DISPLAY_RECORD_MODE_BITPOS)\ 
                             1808 ; 172  |                                )
                             1809 ; 173  |
                             1810 ; 174  |#ifdef USE_PLAYLIST3
                             1811 ; 175  |#define BROWSE_MENU_DISPLAY_ALL  (\ 
                             1812 ; 176  |                                (1<<DISPLAY_BATTERY_BITPOS)|\ 
                             1813 ; 177  |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             1814 ; 178  |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             1815 ; 179  |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             1816 ; 180  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             1817 ; 181  |                                )
                             1818 ; 182  |#else
                             1819 ; 183  |#ifdef USE_PLAYLIST5
                             1820 ; 184  |#if 0
                             1821 ; 185  |#define BROWSE_MENU_DISPLAY_ALL (\ 
                             1822 ; 186  |                                 COMMON_DISPLAY_ALL|\ 
                             1823 ; 187  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             1824 ; 188  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             1825 ; 189  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             1826 ; 190  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             1827 ; 191  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             1828 ; 192  |                                )
                             1829 ; 193  |#else
                             1830 ; 194  |#define BROWSE_MENU_DISPLAY_ALL (\ 
                             1831 ; 195  |                                 COMMON_DISPLAY_ALL|\ 
                             1832 ; 196  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             1833 ; 197  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             1834 ; 198  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             1835 ; 199  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             1836 ; 200  |                                )
                             1837 ; 201  |#endif
                             1838 ; 202  |#endif  // #ifdef USE_PLAYLIST5
                             1839 ; 203  |#endif  // #ifdef USE_PLAYLIST3
                             1840 ; 204  |
                             1841 ; 205  |
                             1842 ; 206  |
                             1843 ; 207  |#define MAIN_MENU_DISPLAY_ALL           (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             1844 ; 208  |
                             1845 ; 209  |#define EQ_MENU_DISPLAY_ALL             (\ 
                             1846 ; 210  |                                        COMMON_DISPLAY_ALL|\ 
                             1847 ; 211  |                                        (1<<DISPLAY_EQ_BITPOS)|\ 
                             1848 ; 212  |                                        (1<<DISPLAY_VOLUME_BITPOS)\ 
                             1849 ; 213  |                                        )     // (SDK2.520)
                             1850 ; 214  |
                             1851 ; 215  |#define PM_MENU_DISPLAY_ALL             (COMMON_DISPLAY_ALL|(1<<DISPLAY_PLAYMODE_BITPOS)|(1<<DISPLAY_MISC_BITPOS))
                             1852 ; 216  |#define PWR_MENU_DISPLAY_ALL            (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             1853 ; 217  |#define SETTINGS_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             1854 ; 218  |#define JPEG_DISPLAY_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             1855 ; 219  |#define DELETE_MENU_DISPLAY_ALL         (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             1856 ; 220  |#define ABOUT_MENU_DISPLAY_ALL          (COMMON_DISPLAY_ALL)
                             1857 ; 221  |#define ERASE_MENU_DISPLAY_ALL          ((1<<DISPLAY_BATTERY_BITPOS)|(1<<DISPLAY_LOCK_BITPOS))
                             1858 ; 222  |
                             1859 ; 223  |#define CONTRAST_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             1860 ; 224  |
                             1861 ; 225  |#define TIME_DATE_MENU_DISPLAY_ALL      0
                             1862 ; 226  |#define RECORDTEST_DISPLAY_ALL       (\ 
                             1863 ; 227  |                                        (1<<DISPLAY_ENCODER_TRACK_TIME_BITPOS)|\ 
                             1864 ; 228  |                                                                        (1<<DISPLAY_ENCODER_TRACK_NAME_BITPOS)|\ 
                             1865 ; 229  |                                                                        (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             1866 ; 230  |                                        (1<<DISPLAY_RECORD_MODE_BITPOS)|\ 
                             1867 ; 231  |                                    (1<<DISPLAY_MISC_BITPOS)\ 
                             1868 ; 232  |                                                                        )
                             1869 ; 233  |
                             1870 ; 234  |#define SPLASH_MENU_DISPLAY_ALL         (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             1871 ; 235  |// used during track update to force total time update
                             1872 ; 236  |#define AUTOUPDATE              FALSE
                             1873 ; 237  |#define FORCEUPDATE             TRUE
                             1874 ; 238  |
                             1875 ; 239  |
                             1876 ; 240  |// based on font used for title/artist display
                             1877 ; 241  |#define DEFAULT_CHAR_WIDTH  5
                             1878 ; 242  |
                             1879 ; 243  |
                             1880 ; 244  |// LCD dimensions
                             1881 ; 245  |#ifdef LDS514_LCD
                             1882 ; 246  |#define   LCD_SIZE_X       96
                             1883 ; 247  |#define   LCD_SIZE_Y       64
                             1884 ; 248  |#endif
                             1885 ; 249  |
                             1886 ; 250  |#ifdef ILI814_LCD
                             1887 ; 251  |#define   LCD_SIZE_X       96
                             1888 ; 252  |#define   LCD_SIZE_Y       64
                             1889 ; 253  |#endif
                             1890 ; 254  |
                             1891 ; 255  |#ifdef ML9341_LCD
                             1892 ; 256  |#define   LCD_SIZE_X       96
                             1893 ; 257  |#define   LCD_SIZE_Y       96
                             1894 ; 258  |#endif
                             1895 ; 259  |
                             1896 ; 260  |#ifdef SSD1332_LCD
                             1897 ; 261  |#define   LCD_SIZE_X       96
                             1898 ; 262  |#define   LCD_SIZE_Y       64
                             1899 ; 263  |#endif
                             1900 ; 264  |
                             1901 ; 265  |#ifdef S6B33B0A_LCD
                             1902 ; 266  |#define   LCD_SIZE_X       128
                             1903 ; 267  |#define   LCD_SIZE_Y       159
                             1904 ; 268  |#endif
                             1905 ; 269  |
                             1906 ; 270  |#ifdef SED15XX_LCD
                             1907 ; 271  |#define LCD_SIZE_X                      128
                             1908 ; 272  |#define LCD_SIZE_Y                      64
                             1909 ; 273  |#endif
                             1910 ; 274  |
                             1911 ; 275  |#define LCD_SIZE_ROW                     8
                             1912 ; 276  |
                             1913 ; 277  |#define TOP_OF_SCREEN           0
                             1914 ; 278  |#define LEFT_OF_SCREEN          0
                             1915 ; 279  |
                             1916 ; 280  |#ifdef LDS514_LCD
                             1917 ; 281  |#define   SCREEN_WIDTH       96
                             1918 ; 282  |#define   SCREEN_HEIGHT       64
                             1919 ; 283  |#endif
                             1920 ; 284  |
                             1921 ; 285  |#ifdef ILI814_LCD
                             1922 ; 286  |#define   SCREEN_WIDTH       96
                             1923 ; 287  |#define   SCREEN_HEIGHT       64
                             1924 ; 288  |#endif
                             1925 ; 289  |
                             1926 ; 290  |#ifdef ML9341_LCD
                             1927 ; 291  |#define   SCREEN_WIDTH       96
                             1928 ; 292  |#define   SCREEN_HEIGHT       96
                             1929 ; 293  |#endif
                             1930 ; 294  |
                             1931 ; 295  |#ifdef SSD1332_LCD
                             1932 ; 296  |#define   SCREEN_WIDTH       96
                             1933 ; 297  |#define   SCREEN_HEIGHT       64
                             1934 ; 298  |#endif
                             1935 ; 299  |
                             1936 ; 300  |#ifdef S6B33B0A_LCD
                             1937 ; 301  |#define   SCREEN_WIDTH       128
                             1938 ; 302  |#define   SCREEN_HEIGHT       159
                             1939 ; 303  |#endif
                             1940 ; 304  |
                             1941 ; 305  |#ifdef SED15XX_LCD
                             1942 ; 306  |#define SCREEN_WIDTH            128
                             1943 ; 307  |#define SCREEN_HEIGHT           64
                             1944 ; 308  |#endif
                             1945 ; 309  |
                             1946 ; 310  |#define CHAR_SIZE_X             6
                             1947 ; 311  |#define CHAR_SIZE_Y             8
                             1948 ; 312  |
                             1949 ; 313  |// Physical rows are numbered from 0 to LCD_SIZE_Y/LCD_SIZE_ROW
                             1950 ; 314  |#define LCD_FIRST_ROW_NUM                1
                             1951 ; 315  |#define LCD_FIRST_ROW_POS_Y=LCD_FIRST_ROW_NUM*LCD_SIZE_ROW  // skipping the first row
                             1952 ; 316  |
                             1953 ; 317  |// Top row in order from left to right
                             1954 ; 318  |#define PLAY_STATE_ICON_X_POS   LEFT_OF_SCREEN+0
                             1955 ; 319  |#define PLAY_STATE_ICON_Y_POS   TOP_OF_SCREEN+0
                             1956 ; 320  |#define PLAY_STATE_ICON_X_SIZE  12
                             1957 ; 321  |#define PLAY_STATE_ICON_Y_SIZE  8
                             1958 ; 322  |
                             1959 ; 323  |#define REPEAT_ICON_X_POS       LEFT_OF_SCREEN+13
                             1960 ; 324  |#define REPEAT_ICON_Y_POS       TOP_OF_SCREEN+0
                             1961 ; 325  |#define REPEAT_ICON_X_SIZE      12
                             1962 ; 326  |#define REPEAT_ICON_Y_SIZE      8
                             1963 ; 327  |
                             1964 ; 328  |#define SHUFFLE_ICON_X_POS      LEFT_OF_SCREEN+25
                             1965 ; 329  |#define SHUFFLE_ICON_Y_POS      TOP_OF_SCREEN+0
                             1966 ; 330  |#define SHUFFLE_ICON_X_SIZE     5     // includes white space on left side of .bmp
                             1967 ; 331  |#define SHUFFLE_ICON_Y_SIZE     8
                             1968 ; 332  |
                             1969 ; 333  |#define AB_ICON_X_POS           LEFT_OF_SCREEN+31
                             1970 ; 334  |#define AB_ICON_Y_POS           TOP_OF_SCREEN+0
                             1971 ; 335  |#define AB_ICON_X_SIZE          12
                             1972 ; 336  |#define AB_ICON_Y_SIZE          8
                             1973 ; 337  |
                             1974 ; 338  |#ifdef  AUDIBLE
                             1975 ; 339  |#define SECNAV_ICON_X_POS       LEFT_OF_SCREEN+31
                             1976 ; 340  |#define SECNAV_ICON_Y_POS       TOP_OF_SCREEN+0
                             1977 ; 341  |#define SECNAV_ICON_X_SIZE      12
                             1978 ; 342  |#define SECNAV_ICON_Y_SIZE      8
                             1979 ; 343  |#endif
                             1980 ; 344  |
                             1981 ; 345  |#define EQ_ICON_X_POS           LEFT_OF_SCREEN+44
                             1982 ; 346  |#define EQ_ICON_Y_POS           TOP_OF_SCREEN+0
                             1983 ; 347  |#define EQ_ICON_X_SIZE          22
                             1984 ; 348  |#define EQ_ICON_Y_SIZE          8
                             1985 ; 349  |
                             1986 ; 350  |#ifdef WOW
                             1987 ; 351  |#define WOW_X_POS               EQ_ICON_X_POS
                             1988 ; 352  |#define WOW_Y_POS               EQ_ICON_Y_POS
                             1989 ; 353  |#endif
                             1990 ; 354  |
                             1991 ; 355  |
                             1992 ; 356  |// Media icon
                             1993 ; 357  |#define DISK_X_POS              LEFT_OF_SCREEN+66
                             1994 ; 358  |#define DISK_Y_POS              TOP_OF_SCREEN
                             1995 ; 359  |#define DISK_X_SIZE             8
                             1996 ; 360  |#define DISK_Y_SIZE             8
                             1997 ; 361  |
                             1998 ; 362  |// Hold icon
                             1999 ; 363  |#define LOCK_ICON_X_POS         LEFT_OF_SCREEN+73
                             2000 ; 364  |#define LOCK_ICON_Y_POS         TOP_OF_SCREEN
                             2001 ; 365  |#define LOCK_ICON_X_SIZE        8
                             2002 ; 366  |#define LOCK_ICON_Y_SIZE        8
                             2003 ; 367  |
                             2004 ; 368  |#define BATTERY_ICON_X_POS      LEFT_OF_SCREEN+110
                             2005 ; 369  |#define BATTERY_ICON_Y_POS      TOP_OF_SCREEN+0
                             2006 ; 370  |#define BATTERY_ICON_X_SIZE     16
                             2007 ; 371  |#define BATTERY_ICON_Y_SIZE     8
                             2008 ; 372  |#define BATTERY_RESOURCE        RSRC_BATTERY_00
                             2009 ; 373  |
                             2010 ; 374  |// Second row from left to right
                             2011 ; 375  |#define VOLUME_ICON_X_POS       LEFT_OF_SCREEN+0
                             2012 ; 376  |#define VOLUME_ICON_Y_POS       TOP_OF_SCREEN+8
                             2013 ; 377  |#define VOLUME_ICON_X_SIZE      48
                             2014 ; 378  |#define VOLUME_ICON_Y_SIZE      8
                             2015 ; 379  |#define VOLUME_RESOURCE         RSRC_ICON_VOL_00
                             2016 ; 380  |#define VOLUME_NUM_ICONS        27
                             2017 ; 381  |
                             2018 ; 382  |#define PLAYSET_X_POS           SCREEN_WIDTH-8
                             2019 ; 383  |#define PLAYSET_Y_POS           TOP_OF_SCREEN+8
                             2020 ; 384  |
                             2021 ; 385  |//Lyrics Position
                             2022 ; 386  |#define LYRICS_DISPLAY_X_POS    LEFT_OF_SCREEN
                             2023 ; 387  |#define LYRICS_DISPLAY_Y_POS    TOP_OF_SCREEN+16
                             2024 ; 388  |#define LYRICS_DISPLAY_HEIGHT           10
                             2025 ; 389  |
                             2026 ; 390  |// Music menu
                             2027 ; 391  |#define SONG_TITLE_X_POS        LEFT_OF_SCREEN+0
                             2028 ; 392  |#define SONG_TITLE_Y_POS        TOP_OF_SCREEN+16
                             2029 ; 393  |#define SONG_TITLE_X_SIZE       SCREEN_WIDTH
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   9

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2030 ; 394  |#define SONG_TITLE_Y_SIZE       10
                             2031 ; 395  |
                             2032 ; 396  |#define SONG_ARTIST_X_POS       LEFT_OF_SCREEN
                             2033 ; 397  |#define SONG_ARTIST_Y_POS       TOP_OF_SCREEN+26
                             2034 ; 398  |#define SONG_ARTIST_X_SIZE      SCREEN_WIDTH
                             2035 ; 399  |#define SONG_ARTIST_Y_SIZE      10
                             2036 ; 400  |
                             2037 ; 401  |#define SONG_ALBUM_X_POS       LEFT_OF_SCREEN
                             2038 ; 402  |#define SONG_ALBUM_Y_POS       TOP_OF_SCREEN+36
                             2039 ; 403  |#define SONG_ALBUM_X_SIZE      SCREEN_WIDTH
                             2040 ; 404  |#define SONG_ALBUM_Y_SIZE      10
                             2041 ; 405  |
                             2042 ; 406  |#ifdef USE_PLAYLIST5
                             2043 ; 407  |#define TRACK_NUMBER_X_POS      LEFT_OF_SCREEN+28
                             2044 ; 408  |#define TRACK_NUMBER_Y_POS      TOP_OF_SCREEN+56
                             2045 ; 409  |#define TRACK_NUMBER_X_SIZE     6*4
                             2046 ; 410  |#define TRACK_NUMBER_Y_SIZE     8
                             2047 ; 411  |
                             2048 ; 412  |#define TRACK_COUNT_X_POS       TRACK_NUMBER_X_POS+TRACK_NUMBER_X_SIZE+10
                             2049 ; 413  |#define TRACK_COUNT_Y_POS       TOP_OF_SCREEN+56
                             2050 ; 414  |#define TRACK_COUNT_X_SIZE      6*4
                             2051 ; 415  |#define TRACK_COUNT_Y_SIZE      8
                             2052 ; 416  |
                             2053 ; 417  |#define TRACK_DIVIDE_X TRACK_NUMBER_X_POS+TRACK_COUNT_X_SIZE + 2
                             2054 ; 418  |#else
                             2055 ; 419  |#define TRACK_NUMBER_X_POS      LEFT_OF_SCREEN+34
                             2056 ; 420  |#define TRACK_NUMBER_Y_POS      TOP_OF_SCREEN+56
                             2057 ; 421  |#define TRACK_NUMBER_X_SIZE     6*3
                             2058 ; 422  |#define TRACK_NUMBER_Y_SIZE     8
                             2059 ; 423  |
                             2060 ; 424  |#define TRACK_COUNT_X_POS       TRACK_NUMBER_X_POS+TRACK_NUMBER_X_SIZE+10
                             2061 ; 425  |#define TRACK_COUNT_Y_POS       TOP_OF_SCREEN+56
                             2062 ; 426  |#define TRACK_COUNT_X_SIZE      6*3
                             2063 ; 427  |#define TRACK_COUNT_Y_SIZE      8
                             2064 ; 428  |
                             2065 ; 429  |#define TRACK_DIVIDE_X  TRACK_NUMBER_X_POS+24
                             2066 ; 430  |#endif
                             2067 ; 431  |
                             2068 ; 432  |
                             2069 ; 433  |#define TRACK_CURR_TIME_X_POS       LEFT_OF_SCREEN+28
                             2070 ; 434  |#define TRACK_CURR_TIME_Y_POS       TOP_OF_SCREEN+48
                             2071 ; 435  |#define TRACK_CURR_TIME_X_SIZE      25
                             2072 ; 436  |#define TRACK_CURR_TIME_Y_SIZE      8
                             2073 ; 437  |
                             2074 ; 438  |#define TRACK_SLASH_X_SIZE          5
                             2075 ; 439  |#define TRACK_SLASH_X_POS           TRACK_TOTAL_TIME_X_POS-TRACK_SLASH_X_SIZE
                             2076 ; 440  |#define TRACK_SLASH_Y_POS           TRACK_CURR_TIME_Y_POS
                             2077 ; 441  |
                             2078 ; 442  |#define TRACK_TOTAL_TIME_X_POS      LEFT_OF_SCREEN+60
                             2079 ; 443  |#define TRACK_TOTAL_TIME_Y_POS      TRACK_CURR_TIME_Y_POS
                             2080 ; 444  |#define TRACK_TOTAL_TIME_X_SIZE     28
                             2081 ; 445  |#define TRACK_TOTAL_TIME_Y_SIZE     8
                             2082 ; 446  |
                             2083 ; 447  |#define VBR_FLAG_X_POS      LEFT_OF_SCREEN+80
                             2084 ; 448  |#define VBR_FLAG_Y_POS      8
                             2085 ; 449  |#define VBR_FLAG_X_SIZE     20
                             2086 ; 450  |#define VBR_FLAG_Y_SIZE     8
                             2087 ; 451  |#ifdef JPEG_ALBUM_ART
                             2088 ; 452  |// Album art display parameters:
                             2089 ; 453  |#define ALBUM_ART_X_POS         TOP_OF_SCREEN
                             2090 ; 454  |#define ALBUM_ART_Y_POS         80
                             2091 ; 455  |#define ALBUM_ART_X_SIZE        SCREEN_WIDTH
                             2092 ; 456  |#define ALBUM_ART_Y_SIZE        (SCREEN_HEIGHT-ALBUM_ART_Y_POS)
                             2093 ; 457  |#endif
                             2094 ; 458  |
                             2095 ; 459  |// Recording Display
                             2096 ; 460  |#define REC_CURR_TIME_X_POS       LEFT_OF_SCREEN
                             2097 ; 461  |#define REC_CURR_TIME_Y_POS       TOP_OF_SCREEN+48
                             2098 ; 462  |#define REC_CURR_TIME_X_SIZE      12
                             2099 ; 463  |#define REC_CURR_TIME_Y_SIZE      8
                             2100 ; 464  |
                             2101 ; 465  |#define REC_TOTAL_TIME_X_POS      LEFT_OF_SCREEN+45
                             2102 ; 466  |#define REC_TOTAL_TIME_Y_POS      TOP_OF_SCREEN+48
                             2103 ; 467  |#define REC_TOTAL_TIME_X_SIZE     28
                             2104 ; 468  |#define REC_TOTAL_TIME_Y_SIZE     8
                             2105 ; 469  |
                             2106 ; 470  |// Playback Display with hours added.
                             2107 ; 471  |#ifdef LDS514_LCD
                             2108 ; 472  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             2109 ; 473  |#endif
                             2110 ; 474  |
                             2111 ; 475  |#ifdef ILI814_LCD
                             2112 ; 476  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             2113 ; 477  |#endif
                             2114 ; 478  |
                             2115 ; 479  |#ifdef ML9341_LCD
                             2116 ; 480  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             2117 ; 481  |#endif
                             2118 ; 482  |
                             2119 ; 483  |#ifdef SSD1332_LCD
                             2120 ; 484  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             2121 ; 485  |#endif
                             2122 ; 486  |
                             2123 ; 487  |#ifdef S6B33B0A_LCD
                             2124 ; 488  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             2125 ; 489  |#endif
                             2126 ; 490  |
                             2127 ; 491  |#ifdef SED15XX_LCD
                             2128 ; 492  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             2129 ; 493  |#endif
                             2130 ; 494  |
                             2131 ; 495  |#define HR_TRACK_CURR_TIME_Y_POS        TOP_OF_SCREEN+48
                             2132 ; 496  |#define HR_TRACK_CURR_TIME_X_SIZE       28
                             2133 ; 497  |#define HR_TRACK_CURR_TIME_Y_SIZE       8
                             2134 ; 498  |
                             2135 ; 499  |#define HR_TRACK_TOTAL_TIME_X_POS       LEFT_OF_SCREEN+59
                             2136 ; 500  |#define HR_TRACK_TOTAL_TIME_Y_POS       TRACK_CURR_TIME_Y_POS
                             2137 ; 501  |#define HR_TRACK_TOTAL_TIME_X_SIZE      28
                             2138 ; 502  |#define HR_TRACK_TOTAL_TIME_Y_SIZE      8
                             2139 ; 503  |
                             2140 ; 504  |//Clear entire Track Time when song changes.
                             2141 ; 505  |#define CLR_TRACK_TIME_X_POS            LEFT_OF_SCREEN
                             2142 ; 506  |#define CLR_TRACK_TIME_Y_POS            TRACK_CURR_TIME_Y_POS
                             2143 ; 507  |#define CLR_TRACK_TIME_X_SIZE           SCREEN_WIDTH
                             2144 ; 508  |#define CLR_TRACK_TIME_Y_SIZE           8
                             2145 ; 509  |
                             2146 ; 510  |#define HR_TRACK_SLASH_X_SIZE           3
                             2147 ; 511  |#define HR_TRACK_SLASH_X_POS            HR_TRACK_TOTAL_TIME_X_POS-HR_TRACK_SLASH_X_SIZE
                             2148 ; 512  |#define HR_TRACK_SLASH_Y_POS            HR_TRACK_CURR_TIME_Y_POS
                             2149 ; 513  |
                             2150 ; 514  | //DVRWARN
                             2151 ; 515  |#define VOICE_SPACE_WARN_X_POS      LEFT_OF_SCREEN
                             2152 ; 516  |#define VOICE_SPACE_WARN_Y_POS      SONG_TITLE_Y_POS
                             2153 ; 517  |#define VOICE_SPACE_WARN_X_SIZE     93
                             2154 ; 518  |#define VOICE_SPACE_WARN_Y_SIZE     16
                             2155 ; 519  |
                             2156 ; 520  |//Shutdown
                             2157 ; 521  |#define SHUTDOWN_PROGRESS_X_POS     LEFT_OF_SCREEN+24
                             2158 ; 522  |#define SHUTDOWN_PROGRESS_Y_POS     TOP_OF_SCREEN+32
                             2159 ; 523  |#define SHUTDOWN_PROGRESS_X_SIZE    59
                             2160 ; 524  |#define SHUTDOWN_PROGRESS_Y_SIZE    16
                             2161 ; 525  |#define SHUTDOWN_PROGRESS_RESOURCE  RSRC_PDOWN_STATUS_0
                             2162 ; 526  |
                             2163 ; 527  |#define SHUTDOWN_STRING_X_POS       LEFT_OF_SCREEN+10
                             2164 ; 528  |#define SHUTDOWN_STRING_Y_POS       TOP_OF_SCREEN+16
                             2165 ; 529  |#define SHUTDOWN_STRING_X_SIZE      59
                             2166 ; 530  |#define SHUTDOWN_STRING_Y_SIZE      16
                             2167 ; 531  |#define SHUTDOWN_STRING_RESOURCE    RSRC_PDOWN_HOLD_STRING
                             2168 ; 532  |
                             2169 ; 533  |#define DEFRAGMENT_STRING_X_POS       LEFT_OF_SCREEN+0
                             2170 ; 534  |#define DEFRAGMENT_STRING_Y_POS       TOP_OF_SCREEN+16
                             2171 ; 535  |#define DEFRAGMENT_STRING_X_SIZE      59
                             2172 ; 536  |#define DEFRAGMENT_STRING_Y_SIZE      16
                             2173 ; 537  |#define DEFRAGMENT_STRING_RESOURCE    RSRC_DEFRAGMENT_STORE_STRING
                             2174 ; 538  |
                             2175 ; 539  |
                             2176 ; 540  |//Contrast Display
                             2177 ; 541  |#define CONTRAST_TITLE_X_POS        LEFT_OF_SCREEN+0
                             2178 ; 542  |#define CONTRAST_TITLE_Y_POS        TOP_OF_SCREEN+16
                             2179 ; 543  |
                             2180 ; 544  |#define CONTRAST_X_POS              LEFT_OF_SCREEN+8
                             2181 ; 545  |#define CONTRAST_Y_POS              TOP_OF_SCREEN+32
                             2182 ; 546  |#define CONTRAST_X_SIZE             96
                             2183 ; 547  |#define CONTRAST_Y_SIZE             8
                             2184 ; 548  |#define CONTRAST_RESOURCE           RSRC_CONTRAST_LEVEL_0
                             2185 ; 549  |
                             2186 ; 550  |//Backlight Display
                             2187 ; 551  |#define BACKLIGHT_TITLE_X_POS        LEFT_OF_SCREEN+0
                             2188 ; 552  |#define BACKLIGHT_TITLE_Y_POS        TOP_OF_SCREEN+24
                             2189 ; 553  |#define BACKLIGHT_STATE_X_POS        LEFT_OF_SCREEN+0
                             2190 ; 554  |#define BACKLIGHT_STATE_Y_POS        (LCD_FIRST_ROW_NUM+4)*LCD_SIZE_ROW
                             2191 ; 555  |
                             2192 ; 556  |//settings title display
                             2193 ; 557  |#define SETTINGS_TITLE_X_POS        LEFT_OF_SCREEN+0
                             2194 ; 558  |#define SETTINGS_TITLE_Y_POS        TOP_OF_SCREEN+8
                             2195 ; 559  |//jpeg display title display
                             2196 ; 560  |#define JPEG_DISPLAY_TITLE_X_POS        LEFT_OF_SCREEN+0
                             2197 ; 561  |#define JPEG_DISPLAY_TITLE_Y_POS        TOP_OF_SCREEN+8
                             2198 ; 562  |//erase files title display
                             2199 ; 563  |#define ERASE_TITLE_X_POS           LEFT_OF_SCREEN+0
                             2200 ; 564  |#define ERASE_TITLE_Y_POS           TOP_OF_SCREEN+8
                             2201 ; 565  |
                             2202 ; 566  |// Splashscreen
                             2203 ; 567  |#ifdef LDS514_LCD
                             2204 ; 568  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             2205 ; 569  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             2206 ; 570  |#define SPLASH_SCREEN_X_SIZE        96
                             2207 ; 571  |#define SPLASH_SCREEN_Y_SIZE        64
                             2208 ; 572  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             2209 ; 573  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             2210 ; 574  |#endif
                             2211 ; 575  |
                             2212 ; 576  |#ifdef ILI814_LCD
                             2213 ; 577  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             2214 ; 578  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             2215 ; 579  |#define SPLASH_SCREEN_X_SIZE        96
                             2216 ; 580  |#define SPLASH_SCREEN_Y_SIZE        64
                             2217 ; 581  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             2218 ; 582  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             2219 ; 583  |#endif
                             2220 ; 584  |
                             2221 ; 585  |#ifdef ML9341_LCD
                             2222 ; 586  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             2223 ; 587  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             2224 ; 588  |#define SPLASH_SCREEN_X_SIZE        96
                             2225 ; 589  |#define SPLASH_SCREEN_Y_SIZE        96
                             2226 ; 590  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             2227 ; 591  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             2228 ; 592  |#endif
                             2229 ; 593  |
                             2230 ; 594  |#ifdef SSD1332_LCD
                             2231 ; 595  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             2232 ; 596  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             2233 ; 597  |#define SPLASH_SCREEN_X_SIZE        96
                             2234 ; 598  |#define SPLASH_SCREEN_Y_SIZE        64
                             2235 ; 599  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             2236 ; 600  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             2237 ; 601  |#endif
                             2238 ; 602  |
                             2239 ; 603  |#ifdef S6B33B0A_LCD
                             2240 ; 604  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             2241 ; 605  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN + 16
                             2242 ; 606  |#define SPLASH_SCREEN_X_SIZE        80
                             2243 ; 607  |#define SPLASH_SCREEN_Y_SIZE        48
                             2244 ; 608  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             2245 ; 609  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             2246 ; 610  |#endif
                             2247 ; 611  |
                             2248 ; 612  |#ifdef SED15XX_LCD
                             2249 ; 613  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             2250 ; 614  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN 
                             2251 ; 615  |#define SPLASH_SCREEN_X_SIZE        128
                             2252 ; 616  |#define SPLASH_SCREEN_Y_SIZE        64    
                             2253 ; 617  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             2254 ; 618  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             2255 ; 619  |#endif
                             2256 ; 620  |
                             2257 ; 621  |// FM tuner
                             2258 ; 622  |#define FM_TUNER_FREQUENCY_X_POS    LEFT_OF_SCREEN+30
                             2259 ; 623  |#define FM_TUNER_FREQUENCY_Y_POS    TOP_OF_SCREEN+24
                             2260 ; 624  |#define FM_TUNER_FREQUENCY_X_SIZE   CHAR_SIZE_X*10
                             2261 ; 625  |#define FM_TUNER_FREQUENCY_Y_SIZE   CHAR_SIZE_Y
                             2262 ; 626  |#define FM_TUNER_FREQUENCY_DOT_X_POS    FM_TUNER_FREQUENCY_X_POS+CHAR_SIZE_X*3
                             2263 ; 627  |#define FM_TUNER_FRAC_FREQUENCY_X_POS    FM_TUNER_FREQUENCY_DOT_X_POS+3
                             2264 ; 628  |
                             2265 ; 629  |#define FM_TUNER_PRESET_X_POS       LEFT_OF_SCREEN+30
                             2266 ; 630  |#define FM_TUNER_PRESET_Y_POS       TOP_OF_SCREEN+34
                             2267 ; 631  |#define FM_TUNER_PRESET_X_SIZE      CHAR_SIZE_X*5
                             2268 ; 632  |#define FM_TUNER_PRESET_Y_SIZE      CHAR_SIZE_Y
                             2269 ; 633  |
                             2270 ; 634  |#define FM_TUNER_PILOT_X_POS       LEFT_OF_SCREEN+30
                             2271 ; 635  |#define FM_TUNER_PILOT_Y_POS       TOP_OF_SCREEN+44
                             2272 ; 636  |
                             2273 ; 637  |// About menu
                             2274 ; 638  |#define ABOUT_TITLE_X_POS           LEFT_OF_SCREEN+0
                             2275 ; 639  |#define ABOUT_TITLE_Y_POS           TOP_OF_SCREEN+LCD_SIZE_ROW
                             2276 ; 640  |// starting row -- use offsets for the rest
                             2277 ; 641  |#define ABOUT_LINE_LABEL_X_POS      LEFT_OF_SCREEN+0
                             2278 ; 642  |#define ABOUT_LINE_LABEL_Y_POS      ABOUT_TITLE_Y_POS+(2*LCD_SIZE_ROW)
                             2279 ; 643  |
                             2280 ; 644  |#ifdef PLAYER_STRESS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  10

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2281 ; 645  |#define STRESS_TEST_X_POS       LEFT_OF_SCREEN
                             2282 ; 646  |#define STRESS_TEST_Y_POS       TOP_OF_SCREEN+40
                             2283 ; 647  |#define STRESS_TEST_X_SIZE      SCREEN_WIDTH
                             2284 ; 648  |#define STRESS_TEST_Y_SIZE      8
                             2285 ; 649  |#endif
                             2286 ; 650  |
                             2287 ; 651  |
                             2288 ; 652  |// Delete Menu
                             2289 ; 653  |#define WARNING_MSG_LINE1_X         LEFT_OF_SCREEN
                             2290 ; 654  |#define WARNING_MSG_LINE1_Y         (LCD_FIRST_ROW_NUM+1)*LCD_SIZE_ROW
                             2291 ; 655  |#define WARNING_MSG_LINE2_X         LEFT_OF_SCREEN
                             2292 ; 656  |#define WARNING_MSG_LINE2_Y         (LCD_FIRST_ROW_NUM+2)*LCD_SIZE_ROW
                             2293 ; 657  |#define WARNING_MSG_FILE_X          LEFT_OF_SCREEN
                             2294 ; 658  |#define WARNING_MSG_FILE_Y          (LCD_FIRST_ROW_NUM+4)*LCD_SIZE_ROW
                             2295 ; 659  |#define WARNING_MSG_YES_X           LEFT_OF_SCREEN
                             2296 ; 660  |#define WARNING_MSG_YES_Y           (LCD_FIRST_ROW_NUM+6)*LCD_SIZE_ROW
                             2297 ; 661  |#define DELETE_FAIL_MSG_X           LEFT_OF_SCREEN
                             2298 ; 662  |#define DELETE_FAIL_MSG_Y           (LCD_FIRST_ROW_NUM+6)*LCD_SIZE_ROW
                             2299 ; 663  |
                             2300 ; 664  |_reentrant void DisplayClear (void);
                             2301 ; 665  |_reentrant void DisplayLowBattery (void);
                             2302 ; 666  |
                             2303 ; 667  |_reentrant int DisplayContrast( int bDisplay, int iIgnored1, void *pPtr);
                             2304 ; 668  |
                             2305 ; 669  |_reentrant int DisplayBacklight( int bDisplay, int iIgnored1, void *pPtr);
                             2306 ; 670  |#ifdef WOW
                             2307 ; 671  |_reentrant int DisplayBar( int bDisplay, int step, void *pPtr);
                             2308 ; 672  |#endif
                             2309 ; 673  |extern _X BOOL g_bSongStringScroll;
                             2310 ; 674  |extern _X INT  g_iSongStringOffset;
                             2311 ; 675  |extern _X INT  g_iSongStringLength;
                             2312 ; 676  |
                             2313 ; 677  |extern _X BOOL g_bArtistStringScroll;
                             2314 ; 678  |extern _X INT  g_iArtistStringOffset;
                             2315 ; 679  |extern _X INT  g_iArtistStringLength;
                             2316 ; 680  |
                             2317 ; 681  |
                             2318 ; 682  |extern _X BOOL g_bAlbumStringScroll;
                             2319 ; 683  |extern _X INT  g_iAlbumStringOffset;
                             2320 ; 684  |extern _X INT  g_iAlbumStringLength;
                             2321 ; 685  |extern int g_iVolume_Control_Mode;
                             2322 ; 686  |extern int g_iAB_Control_Mode;
                             2323 ; 687  |
                             2324 ; 688  |
                             2325 ; 689  |#endif //_DISPLAY_H
                             2326 
                             2328 
                             2329 ; 13   |#include "resource.h"
                             2330 
                             2332 
                             2333 ; 1    |//  NOTE: This file was generated automatically by rscrenum.pl
                             2334 ; 2    |//  Do not edit it directly.
                             2335 ; 3    |//  Created on Sat Jun 28 16:37:44 2008 using resource.inc as input.
                             2336 ; 4    |
                             2337 ; 5    |
                             2338 ; 6    |
                             2339 ; 7    |//  NOTE: This file was generated automatically by rscrenum.pl
                             2340 ; 8    |//  Do not edit it directly.
                             2341 ; 9    |//  Created on Sat Jun 28 16:13:49 2008 using resource.inc as input.
                             2342 ; 10   |
                             2343 ; 11   |
                             2344 ; 12   |
                             2345 ; 13   |//  NOTE: This file was generated automatically by rscrenum.pl
                             2346 ; 14   |//  Do not edit it directly.
                             2347 ; 15   |//  Created on Sat Jun 28 15:55:53 2008 using resource.inc as input.
                             2348 ; 16   |
                             2349 ; 17   |
                             2350 ; 18   |
                             2351 ; 19   |//  NOTE: This file was generated automatically by rscrenum.pl
                             2352 ; 20   |//  Do not edit it directly.
                             2353 ; 21   |//  Created on Thu Jun 26 08:58:05 2008 using resource.inc as input.
                             2354 ; 22   |
                             2355 ; 23   |
                             2356 ; 24   |
                             2357 ; 25   |//  NOTE: This file was generated automatically by rscrenum.pl
                             2358 ; 26   |//  Do not edit it directly.
                             2359 ; 27   |//  Created on Wed Jun 25 17:00:35 2008 using resource.inc as input.
                             2360 ; 28   |
                             2361 ; 29   |
                             2362 ; 30   |
                             2363 ; 31   |//  NOTE: This file was generated automatically by rscrenum.pl
                             2364 ; 32   |//  Do not edit it directly.
                             2365 ; 33   |//  Created on Wed Jun 25 11:42:38 2008 using resource.inc as input.
                             2366 ; 34   |
                             2367 ; 35   |
                             2368 ; 36   |
                             2369 ; 37   |//  NOTE: This file was generated automatically by rscrenum.pl
                             2370 ; 38   |//  Do not edit it directly.
                             2371 ; 39   |//  Created on Wed Jun 25 11:17:50 2008 using resource.inc as input.
                             2372 ; 40   |
                             2373 ; 41   |
                             2374 ; 42   |
                             2375 ; 43   |//  NOTE: This file was generated automatically by rscrenum.pl
                             2376 ; 44   |//  Do not edit it directly.
                             2377 ; 45   |//  Created on Wed Jun 25 11:17:05 2008 using resource.inc as input.
                             2378 ; 46   |
                             2379 ; 47   |
                             2380 ; 48   |
                             2381 ; 49   |//  NOTE: This file was generated automatically by rscrenum.pl
                             2382 ; 50   |//  Do not edit it directly.
                             2383 ; 51   |//  Created on Tue Jun 24 15:21:11 2008 using resource.inc as input.
                             2384 ; 52   |
                             2385 ; 53   |
                             2386 ; 54   |
                             2387 ; 55   |//  NOTE: This file was generated automatically by rscrenum.pl
                             2388 ; 56   |//  Do not edit it directly.
                             2389 ; 57   |//  Created on Sun Jun 22 02:54:01 2008 using resource.inc as input.
                             2390 ; 58   |
                             2391 ; 59   |
                             2392 ; 60   |
                             2393 ; 61   |//  NOTE: This file was generated automatically by rscrenum.pl
                             2394 ; 62   |//  Do not edit it directly.
                             2395 ; 63   |//  Created on Sun Jun 22 00:47:39 2008 using resource.inc as input.
                             2396 ; 64   |
                             2397 ; 65   |
                             2398 ; 66   |
                             2399 ; 67   |//  NOTE: This file was generated automatically by rscrenum.pl
                             2400 ; 68   |//  Do not edit it directly.
                             2401 ; 69   |//  Created on Fri Jun 20 16:15:57 2008 using resource.inc as input.
                             2402 ; 70   |
                             2403 ; 71   |
                             2404 ; 72   |
                             2405 ; 73   |//  NOTE: This file was generated automatically by rscrenum.pl
                             2406 ; 74   |//  Do not edit it directly.
                             2407 ; 75   |//  Created on Thu Jun 19 09:47:30 2008 using resource.inc as input.
                             2408 ; 76   |
                             2409 ; 77   |
                             2410 ; 78   |
                             2411 ; 79   |//  NOTE: This file was generated automatically by rscrenum.pl
                             2412 ; 80   |//  Do not edit it directly.
                             2413 ; 81   |//  Created on Wed Jun 18 23:11:16 2008 using resource.inc as input.
                             2414 ; 82   |
                             2415 ; 83   |
                             2416 ; 84   |
                             2417 ; 85   |//  NOTE: This file was generated automatically by rscrenum.pl
                             2418 ; 86   |//  Do not edit it directly.
                             2419 ; 87   |//  Created on Wed Jun 18 22:57:19 2008 using resource.inc as input.
                             2420 ; 88   |
                             2421 ; 89   |
                             2422 ; 90   |
                             2423 ; 91   |//  NOTE: This file was generated automatically by rscrenum.pl
                             2424 ; 92   |//  Do not edit it directly.
                             2425 ; 93   |//  Created on Wed Jun 18 22:49:16 2008 using resource.inc as input.
                             2426 ; 94   |
                             2427 ; 95   |
                             2428 ; 96   |
                             2429 ; 97   |//  NOTE: This file was generated automatically by rscrenum.pl
                             2430 ; 98   |//  Do not edit it directly.
                             2431 ; 99   |//  Created on Wed Jun 18 11:53:38 2008 using resource.inc as input.
                             2432 ; 100  |
                             2433 ; 101  |
                             2434 ; 102  |
                             2435 ; 103  |//  NOTE: This file was generated automatically by rscrenum.pl
                             2436 ; 104  |//  Do not edit it directly.
                             2437 ; 105  |//  Created on Wed Jun 18 10:45:13 2008 using resource.inc as input.
                             2438 ; 106  |
                             2439 ; 107  |
                             2440 ; 108  |
                             2441 ; 109  |//  NOTE: This file was generated automatically by rscrenum.pl
                             2442 ; 110  |//  Do not edit it directly.
                             2443 ; 111  |//  Created on Wed Jun 18 09:54:56 2008 using resource.inc as input.
                             2444 ; 112  |
                             2445 ; 113  |
                             2446 ; 114  |
                             2447 ; 115  |//  NOTE: This file was generated automatically by rscrenum.pl
                             2448 ; 116  |//  Do not edit it directly.
                             2449 ; 117  |//  Created on Tue Jun 17 16:47:21 2008 using resource.inc as input.
                             2450 ; 118  |
                             2451 ; 119  |
                             2452 ; 120  |
                             2453 ; 121  |//  NOTE: This file was generated automatically by rscrenum.pl
                             2454 ; 122  |//  Do not edit it directly.
                             2455 ; 123  |//  Created on Tue Jun 17 11:30:49 2008 using resource.inc as input.
                             2456 ; 124  |
                             2457 ; 125  |
                             2458 ; 126  |
                             2459 ; 127  |/////////////////////////////////////////////////////////////////////////////////
                             2460 ; 128  |// Copyright(C) SigmaTel, Inc. 2001-2007
                             2461 ; 129  |// Reviews: DanhNguyen (06-2008) for X8iTF/STFM1000
                             2462 ; 130  |// LCD example resource listing
                             2463 ; 131  |/////////////////////////////////////////////////////////////////////////////////
                             2464 ; 132  |
                             2465 ; 133  |#if (!defined(resources))
                             2466 ; 134  |#define resources 1
                             2467 ; 135  |
                             2468 ; 136  |/////////////////////////////////////////////////////////////////////////////////
                             2469 ; 137  |//  Player version number  no leading zeros in version number!!!!!
                             2470 ; 138  |/////////////////////////////////////////////////////////////////////////////////
                             2471 ; 139  |
                             2472 ; 140  |#define VERSION_MAJOR 3
                             2473 ; 141  |#define VERSION_MIDDLE 200
                             2474 ; 142  |#define VERSION_MINOR 910
                             2475 ; 143  |
                             2476 ; 144  |#define LCD_SEG_OFFSET 0x000000
                             2477 ; 145  |#define NUMBER_OF_PRESETS 10
                             2478 ; 146  |
                             2479 ; 147  |
                             2480 ; 148  |/////////////////////////////////////////////////////////////////////////////////
                             2481 ; 149  |//  High usage resource. These have been moved here to take maximum advantage of
                             2482 ; 150  |//  the resource index cache if it was added.
                             2483 ; 151  |//  This block is sorted by frequency of use while loading a new song.
                             2484 ; 152  |/////////////////////////////////////////////////////////////////////////////////
                             2485 ; 153  |
                             2486 ; 154  |//$FILENAME searchdirectory.src
                             2487 ; 155  |#define RSRC_FUNCLET_SEARCHDIRECTORY 1    
                             2488 ; 156  |//$FILENAME shortdirmatch.src
                             2489 ; 157  |#define RSRC_FUNCLET_SHORTDIRMATCH 2    
                             2490 ; 158  |//$FILENAME fopen.src
                             2491 ; 159  |#define RSRC_FUNCLET_FOPEN 3    
                             2492 ; 160  |//$FILENAME musicmenu.src
                             2493 ; 161  |#define RSRC_MUSIC_MENU_CODE_BANK 4    
                             2494 ; 162  |//$FILENAME changepath.src
                             2495 ; 163  |#define RSRC_FUNCLET_CHANGEPATH 5    
                             2496 ; 164  |//$FILENAME _openandverifyslot.src
                             2497 ; 165  |#define RSRC_FUNCLET__OPENANDVERIFYSLOT 6    
                             2498 ; 166  |//$FILENAME _loadslot.src
                             2499 ; 167  |#define RSRC_FUNCLET__LOADSLOT 7    
                             2500 ; 168  |//$FILENAME getname.src
                             2501 ; 169  |#define RSRC_FUNCLET_GETNAME 8    
                             2502 ; 170  |//$FILENAME Funclet_SteppingVoltageSet.src
                             2503 ; 171  |#define RSRC_FUNCLET_STEPPINGVOLTAGESET 9    
                             2504 ; 172  |//$FILENAME sethandleforsearch.src
                             2505 ; 173  |#define RSRC_FUNCLET_SETHANDLEFORSEARCH 10    
                             2506 ; 174  |//$FILENAME wmaWrap.src
                             2507 ; 175  |#define RSRC_WMADEC_CODE 11    
                             2508 ; 176  |//$FILENAME extractfilename.src
                             2509 ; 177  |#define RSRC_FUNCLET_EXTRACTFILENAME 12    
                             2510 ; 178  |//$FILENAME oem_getgroupcertprivatekey.src
                             2511 ; 179  |#define RSRC_FUNCLET_OEM_GETGROUPCERTPRIVATEKEY 13    
                             2512 ; 180  |//$FILENAME SoftTimerMod.src
                             2513 ; 181  |#define RSRC_SOFT_TIMER_MODULE_CODE 14    
                             2514 ; 182  |//$FILENAME GetShortfilename.src
                             2515 ; 183  |#define RSRC_FUNCLET_GETSHORTFILENAME 15    
                             2516 ; 184  |//$FILENAME drm_dcp_loadpropertiescache.src
                             2517 ; 185  |#define RSRC_FUNCLET_DRM_DCP_LOADPROPERTIESCACHE 16    
                             2518 ; 186  |//$FILENAME playerstatemachine.src
                             2519 ; 187  |#define RSRC_PLAY_STATE_MACHINE_CODE_BANK 17    
                             2520 ; 188  |//$FILENAME SysMod.src
                             2521 ; 189  |#define RSRC_SYSMOD_CODE 18    
                             2522 ; 190  |//$FILENAME drm_b64_decodew.src
                             2523 ; 191  |#define RSRC_FUNCLET_DRM_B64_DECODEW 19    
                             2524 ; 192  |//$FILENAME discardtrailigperiods.src
                             2525 ; 193  |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODS 20    
                             2526 ; 194  |//$FILENAME uppercase.src
                             2527 ; 195  |#define RSRC_FUNCLET_UPPERCASE 21    
                             2528 ; 196  |//$FILENAME strlength.src
                             2529 ; 197  |#define RSRC_FUNCLET_STRLENGTH 22    
                             2530 ; 198  |//$FILENAME ConverToShortname.src
                             2531 ; 199  |#define RSRC_FUNCLET_CONVERTOSHORTNAME 23    
                             2532 ; 200  |//$FILENAME drm_bbx_hashvalue.src
                             2533 ; 201  |#define RSRC_FUNCLET_DRM_BBX_HASHVALUE 24    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  11

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2534 ; 202  |//$FILENAME drm_expr_evaluateexpression.src
                             2535 ; 203  |#define RSRC_FUNCLET_DRM_EXPR_EVALUATEEXPRESSION 25    
                             2536 ; 204  |//$FILENAME drm_sst_closekey.src
                             2537 ; 205  |#define RSRC_FUNCLET_DRM_SST_CLOSEKEY 26    
                             2538 ; 206  |//$FILENAME Funclet_SysSetSpeed.src
                             2539 ; 207  |#define RSRC_FUNCLET_SYSSETSPEED 27    
                             2540 ; 208  |//$FILENAME freehandle.src
                             2541 ; 209  |#define RSRC_FUNCLET_FREEHANDLE 28    
                             2542 ; 210  |//$FILENAME searchfreehandleallocate.src
                             2543 ; 211  |#define RSRC_FUNCLET_SEARCHFREEHANDLEALLOCATE 29    
                             2544 ; 212  |//$FILENAME _parselicenseattributes.src
                             2545 ; 213  |#define RSRC_FUNCLET__PARSELICENSEATTRIBUTES 30    
                             2546 ; 214  |//$FILENAME variablesecstategetorset.src
                             2547 ; 215  |#define RSRC_FUNCLET_VARIABLESECSTATEGETORSET 31    
                             2548 ; 216  |//$FILENAME _setuplicevalobjecttoshare.src
                             2549 ; 217  |#define RSRC_FUNCLET__SETUPLICEVALOBJECTTOSHARE 32    
                             2550 ; 218  |//$FILENAME drm_mgr_initialize.src
                             2551 ; 219  |#define RSRC_FUNCLET_DRM_MGR_INITIALIZE 33    
                             2552 ; 220  |//$FILENAME display.src
                             2553 ; 221  |#define RSRC_DISPLAY_CODE_BANK 34    
                             2554 ; 222  |//$FILENAME DisplayModule.src
                             2555 ; 223  |#define RSRC_DISPLAY_MODULE 35    
                             2556 ; 224  |//$FILENAME extractpath.src
                             2557 ; 225  |#define RSRC_FUNCLET_EXTRACTPATH 36    
                             2558 ; 226  |//$FILENAME drm_sst_createglobalstorepassword.src
                             2559 ; 227  |#define RSRC_FUNCLET_DRM_SST_CREATEGLOBALSTOREPASSWORD 37    
                             2560 ; 228  |//$FILENAME _getprivatekey.src
                             2561 ; 229  |#define RSRC_FUNCLET__GETPRIVATEKEY 38    
                             2562 ; 230  |//$FILENAME drm_hds_opennamespace.src
                             2563 ; 231  |#define RSRC_FUNCLET_DRM_HDS_OPENNAMESPACE 39    
                             2564 ; 232  |//$FILENAME drm_hds_openslot.src
                             2565 ; 233  |#define RSRC_FUNCLET_DRM_HDS_OPENSLOT 40    
                             2566 ; 234  |//$FILENAME fclose.src
                             2567 ; 235  |#define RSRC_FUNCLET_FCLOSE 41    
                             2568 ; 236  |//$FILENAME drm_cphr_init.src
                             2569 ; 237  |#define RSRC_FUNCLET_DRM_CPHR_INIT 42    
                             2570 ; 238  |//$FILENAME drm_pk_symmetriccrypt.src
                             2571 ; 239  |#define RSRC_FUNCLET_DRM_PK_SYMMETRICCRYPT 43    
                             2572 ; 240  |//$FILENAME drm_mgr_bind.src
                             2573 ; 241  |#define RSRC_FUNCLET_DRM_MGR_BIND 44    
                             2574 ; 242  |//$FILENAME _decryptcontentkey.src
                             2575 ; 243  |#define RSRC_FUNCLET__DECRYPTCONTENTKEY 45    
                             2576 ; 244  |//$FILENAME drm_mac_inv32.src
                             2577 ; 245  |#define RSRC_FUNCLET_DRM_MAC_INV32 46    
                             2578 ; 246  |//$FILENAME drm_lic_getattribute.src
                             2579 ; 247  |#define RSRC_FUNCLET_DRM_LIC_GETATTRIBUTE 47    
                             2580 ; 248  |//$FILENAME drm_utl_getversionasstring.src
                             2581 ; 249  |#define RSRC_FUNCLET_DRM_UTL_GETVERSIONASSTRING 48    
                             2582 ; 250  |//$FILENAME drm_dcp_getattribute.src
                             2583 ; 251  |#define RSRC_FUNCLET_DRM_DCP_GETATTRIBUTE 49    
                             2584 ; 252  |//$FILENAME effectsmodules.src
                             2585 ; 253  |#define RSRC_EFFECTS_MODULES_P 50    
                             2586 ; 254  |//$FILENAME janusx.src
                             2587 ; 255  |#define RSRC_JANUSX_CODE 51    
                             2588 ; 256  |//$FILENAME drm_sst_openkeytokens.src
                             2589 ; 257  |#define RSRC_FUNCLET_DRM_SST_OPENKEYTOKENS 52    
                             2590 ; 258  |//$FILENAME eval.src
                             2591 ; 259  |#define RSRC_FUNCLET_EVAL 53    
                             2592 ; 260  |//$FILENAME _verifyslothash.src
                             2593 ; 261  |#define RSRC_FUNCLET__VERIFYSLOTHASH 54    
                             2594 ; 262  |//$FILENAME januscommon.src
                             2595 ; 263  |#define RSRC_JANUS_COMMON 55    
                             2596 ; 264  |//$FILENAME changecase.src
                             2597 ; 265  |#define RSRC_FUNCLET_CHANGECASE 56    
                             2598 ; 266  |//$FILENAME drm_bbx_symmetricverify.src
                             2599 ; 267  |#define RSRC_FUNCLET_DRM_BBX_SYMMETRICVERIFY 57    
                             2600 ; 268  |//$FILENAME _loadlicenseattributes.src
                             2601 ; 269  |#define RSRC_FUNCLET__LOADLICENSEATTRIBUTES 58    
                             2602 ; 270  |//$FILENAME drm_hds_slotseek.src
                             2603 ; 271  |#define RSRC_FUNCLET_DRM_HDS_SLOTSEEK 59    
                             2604 ; 272  |//$FILENAME drm_hds_slotwrite.src
                             2605 ; 273  |#define RSRC_FUNCLET_DRM_HDS_SLOTWRITE 60    
                             2606 ; 274  |//$FILENAME drm_levl_performoperations.src
                             2607 ; 275  |#define RSRC_FUNCLET_DRM_LEVL_PERFORMOPERATIONS 61    
                             2608 ; 276  |//$FILENAME drm_lic_verifysignature.src
                             2609 ; 277  |#define RSRC_FUNCLET_DRM_LIC_VERIFYSIGNATURE 62    
                             2610 ; 278  |//$FILENAME drm_lst_getlicense.src
                             2611 ; 279  |#define RSRC_FUNCLET_DRM_LST_GETLICENSE 63    
                             2612 ; 280  |//$FILENAME drm_utl_numbertostring.src
                             2613 ; 281  |#define RSRC_FUNCLET_DRM_UTL_NUMBERTOSTRING 64    
                             2614 ; 282  |//$FILENAME oem_writefile.src
                             2615 ; 283  |#define RSRC_FUNCLET_OEM_WRITEFILE 65    
                             2616 ; 284  |//$FILENAME drm_sst_getdata.src
                             2617 ; 285  |#define RSRC_FUNCLET_DRM_SST_GETDATA 66    
                             2618 ; 286  |//$FILENAME updatehandlemode.src
                             2619 ; 287  |#define RSRC_FUNCLET_UPDATEHANDLEMODE 67    
                             2620 ; 288  |//$FILENAME _getlicenseinfoandsetup.src
                             2621 ; 289  |#define RSRC_FUNCLET__GETLICENSEINFOANDSETUP 68    
                             2622 ; 290  |//$FILENAME drm_lic_completelicensechain.src
                             2623 ; 291  |#define RSRC_FUNCLET_DRM_LIC_COMPLETELICENSECHAIN 69    
                             2624 ; 292  |//$FILENAME doplay_p.src
                             2625 ; 293  |#define RSRC_DOPLAY_P 70    
                             2626 ; 294  |//$FILENAME fatwritep.src
                             2627 ; 295  |#define RSRC_FATWRITE_P_CODE 71    
                             2628 ; 296  |//$FILENAME findfirst.src
                             2629 ; 297  |#define RSRC_FUNCLET_FINDFIRST 72    
                             2630 ; 298  |//$FILENAME Funclet_SysLoadFatWrite.src
                             2631 ; 299  |#define RSRC_FUNCLET_SYSLOADFATWRITE 73    
                             2632 ; 300  |//$FILENAME changetorootdirectory.src
                             2633 ; 301  |#define RSRC_FUNCLET_CHANGETOROOTDIRECTORY 74    
                             2634 ; 302  |//$FILENAME _findkeypair.src
                             2635 ; 303  |#define RSRC_FUNCLET__FINDKEYPAIR 75    
                             2636 ; 304  |//$FILENAME variablemachinegetorset.src
                             2637 ; 305  |#define RSRC_FUNCLET_VARIABLEMACHINEGETORSET 76    
                             2638 ; 306  |//$FILENAME _hdsslotenumnext.src
                             2639 ; 307  |#define RSRC_FUNCLET__HDSSLOTENUMNEXT 77    
                             2640 ; 308  |//$FILENAME getlspubkey.src
                             2641 ; 309  |#define RSRC_FUNCLET_GETLSPUBKEY 78    
                             2642 ; 310  |//$FILENAME drm_sst_gettokenvalue.src
                             2643 ; 311  |#define RSRC_FUNCLET_DRM_SST_GETTOKENVALUE 79    
                             2644 ; 312  |//$FILENAME drm_utl_decodekid.src
                             2645 ; 313  |#define RSRC_FUNCLET_DRM_UTL_DECODEKID 80    
                             2646 ; 314  |//$FILENAME drm_xml_getnodecdata.src
                             2647 ; 315  |#define RSRC_FUNCLET_DRM_XML_GETNODECDATA 81    
                             2648 ; 316  |//$FILENAME _freedrmmanagerinternalcontexts.src
                             2649 ; 317  |#define RSRC_FUNCLET__FREEDRMMANAGERINTERNALCONTEXTS 82    
                             2650 ; 318  |//$FILENAME drm_clk_initchecksecureclock.src
                             2651 ; 319  |#define RSRC_FUNCLET_DRM_CLK_INITCHECKSECURECLOCK 83    
                             2652 ; 320  |//$FILENAME drm_sst_openandlockslot.src
                             2653 ; 321  |#define RSRC_FUNCLET_DRM_SST_OPENANDLOCKSLOT 84    
                             2654 ; 322  |//$FILENAME aes_enc.src
                             2655 ; 323  |#define RSRC_AES_ENC 85    
                             2656 ; 324  |//$FILENAME getprivkey.src
                             2657 ; 325  |#define RSRC_FUNCLET_GETPRIVKEY 86    
                             2658 ; 326  |//$FILENAME Funclet_GetUnicodeCharacterBitmap.src
                             2659 ; 327  |#define RSRC_FUNCLET_GET_UNICODE_CHARACTER_BITMAP 87    
                             2660 ; 328  |//$FILENAME playlist_codebank.src
                             2661 ; 329  |#define RSRC_PLAYLIST_CODEBANK 88    
                             2662 ; 330  |//$FILENAME drm_lic_getenablingbits.src
                             2663 ; 331  |#define RSRC_FUNCLET_DRM_LIC_GETENABLINGBITS 89    
                             2664 ; 332  |//$FILENAME drm_mgr_uninitialize.src
                             2665 ; 333  |#define RSRC_FUNCLET_DRM_MGR_UNINITIALIZE 90    
                             2666 ; 334  |//$FILENAME _getdevicecert.src
                             2667 ; 335  |#define RSRC_FUNCLET__GETDEVICECERT 91    
                             2668 ; 336  |//$FILENAME drm_lic_reportactions.src
                             2669 ; 337  |#define RSRC_FUNCLET_DRM_LIC_REPORTACTIONS 92    
                             2670 ; 338  |//$FILENAME drmcrt_wcsntol.src
                             2671 ; 339  |#define RSRC_FUNCLET_DRMCRT_WCSNTOL 93    
                             2672 ; 340  |//$FILENAME _basicheaderchecks.src
                             2673 ; 341  |#define RSRC_FUNCLET__BASICHEADERCHECKS 94    
                             2674 ; 342  |//$FILENAME drm_hdr_getattribute.src
                             2675 ; 343  |#define RSRC_FUNCLET_DRM_HDR_GETATTRIBUTE 95    
                             2676 ; 344  |//$FILENAME drm_hds_slotenumnext.src
                             2677 ; 345  |#define RSRC_FUNCLET_DRM_HDS_SLOTENUMNEXT 96    
                             2678 ; 346  |//$FILENAME drm_levl_evaluateexpression.src
                             2679 ; 347  |#define RSRC_FUNCLET_DRM_LEVL_EVALUATEEXPRESSION 97    
                             2680 ; 348  |//$FILENAME drm_lst_open.src
                             2681 ; 349  |#define RSRC_FUNCLET_DRM_LST_OPEN 98    
                             2682 ; 350  |//$FILENAME drm_xml_getnodeattribute.src
                             2683 ; 351  |#define RSRC_FUNCLET_DRM_XML_GETNODEATTRIBUTE 99    
                             2684 ; 352  |//$FILENAME _verifysymmerticsignature.src
                             2685 ; 353  |#define RSRC_FUNCLET__VERIFYSYMMERTICSIGNATURE 100    
                             2686 ; 354  |//$FILENAME oem_openfile.src
                             2687 ; 355  |#define RSRC_FUNCLET_OEM_OPENFILE 101    
                             2688 ; 356  |//$FILENAME _getdrmfullpathname.src
                             2689 ; 357  |#define RSRC_FUNCLET__GETDRMFULLPATHNAME 102    
                             2690 ; 358  |//$FILENAME oem_getsecurestoreglobalpasswordseed.src
                             2691 ; 359  |#define RSRC_FUNCLET_OEM_GETSECURESTOREGLOBALPASSWORDSEED 103    
                             2692 ; 360  |//$FILENAME _applydiffstostore.src
                             2693 ; 361  |#define RSRC_FUNCLET__APPLYDIFFSTOSTORE 104    
                             2694 ; 362  |//$FILENAME drm_sst_setdata.src
                             2695 ; 363  |#define RSRC_FUNCLET_DRM_SST_SETDATA 105    
                             2696 ; 364  |//$FILENAME drm_sst_getlockeddata.src
                             2697 ; 365  |#define RSRC_FUNCLET_DRM_SST_GETLOCKEDDATA 106    
                             2698 ; 366  |//$FILENAME drm_sst_setlockeddata.src
                             2699 ; 367  |#define RSRC_FUNCLET_DRM_SST_SETLOCKEDDATA 107    
                             2700 ; 368  |//$FILENAME playerlib_extra.src
                             2701 ; 369  |#define RSRC_PLAYERLIB_EXTRA_CODE_BANK 108    
                             2702 ; 370  |//$FILENAME wmaCommon.src
                             2703 ; 371  |#define RSRC_WMA_COMMON 109    
                             2704 ; 372  |//$FILENAME wmainit.src
                             2705 ; 373  |#define RSRC_WMA_INIT 110    
                             2706 ; 374  |//$FILENAME playlist2traverse_codebank.src
                             2707 ; 375  |#define RSRC_PLAYLIST2TRAVERSE_CODEBANK 111    
                             2708 ; 376  |//$FILENAME drm_bbx_cipherkeysetup.src
                             2709 ; 377  |#define RSRC_FUNCLET_DRM_BBX_CIPHERKEYSETUP 112    
                             2710 ; 378  |//$FILENAME drm_lic_checkclockrollback.src
                             2711 ; 379  |#define RSRC_FUNCLET_DRM_LIC_CHECKCLOCKROLLBACK 113    
                             2712 ; 380  |//$FILENAME drm_hds_closestore.src
                             2713 ; 381  |#define RSRC_FUNCLET_DRM_HDS_CLOSESTORE 114    
                             2714 ; 382  |//$FILENAME _hdsloadsrn.src
                             2715 ; 383  |#define RSRC_FUNCLET__HDSLOADSRN 115    
                             2716 ; 384  |//$FILENAME _loadproritizedlist.src
                             2717 ; 385  |#define RSRC_FUNCLET__LOADPRORITIZEDLIST 116    
                             2718 ; 386  |//$FILENAME drm_lst_initenum.src
                             2719 ; 387  |#define RSRC_FUNCLET_DRM_LST_INITENUM 117    
                             2720 ; 388  |//$FILENAME _loadattributesintocache.src
                             2721 ; 389  |#define RSRC_FUNCLET__LOADATTRIBUTESINTOCACHE 118    
                             2722 ; 390  |//$FILENAME drm_pk_symmetricverify.src
                             2723 ; 391  |#define RSRC_FUNCLET_DRM_PK_SYMMETRICVERIFY 119    
                             2724 ; 392  |
                             2725 ; 393  |/////////////////////////////////////////////////////////////////////////////////
                             2726 ; 394  |//  Menu Modules (codebanks)
                             2727 ; 395  |/////////////////////////////////////////////////////////////////////////////////
                             2728 ; 396  |//$FILENAME mainmenu.src
                             2729 ; 397  |#define RSRC_MAIN_MENU_CODE_BANK 120    
                             2730 ; 398  |//$FILENAME displaylists.src
                             2731 ; 399  |#define RSRC_DISPLAY_LISTS_CODE_BANK 121    
                             2732 ; 400  |
                             2733 ; 401  |//$FILENAME voicemenu.src
                             2734 ; 402  |#define RSRC_VOICE_MENU_CODE_BANK 122    
                             2735 ; 403  |//$FILENAME fmtunermenu.src
                             2736 ; 404  |#define RSRC_FMTUNER_MENU_CODE_BANK 123    
                             2737 ; 405  |//$FILENAME recorderstatemachine.src
                             2738 ; 406  |#define RSRC_RECORDER_STATE_MACHINE_CODE_BANK 124    
                             2739 ; 407  |
                             2740 ; 408  |//$FILENAME eqmenu.src
                             2741 ; 409  |#define RSRC_EQ_MENU_CODE_BANK 125    
                             2742 ; 410  |//$FILENAME playmodemenu.src
                             2743 ; 411  |#define RSRC_PLAYMODE_MENU_CODE_BANK 126    
                             2744 ; 412  |//$FILENAME contrastmenu.src
                             2745 ; 413  |#define RSRC_CONTRAST_MENU_CODE_BANK 127    
                             2746 ; 414  |//$FILENAME pwrsettingsmenu.src
                             2747 ; 415  |#define RSRC_PWRSETTINGS_MENU_CODE_BANK 128    
                             2748 ; 416  |//$FILENAME timedatemenu.src
                             2749 ; 417  |#define RSRC_TIMEDATE_MENU_CODE_BANK 129    
                             2750 ; 418  |//$FILENAME settimemenu.src
                             2751 ; 419  |#define RSRC_SETTIME_MENU_CODE_BANK 130    
                             2752 ; 420  |//$FILENAME setdatemenu.src
                             2753 ; 421  |#define RSRC_SETDATE_MENU_CODE_BANK 131    
                             2754 ; 422  |//$FILENAME settingsmenu.src
                             2755 ; 423  |#define RSRC_SETTINGS_MENU_CODE_BANK 132    
                             2756 ; 424  |//$FILENAME string_system_menu.src
                             2757 ; 425  |#define RSRC_SYSTEM_MENU_CODE_BANK 133    
                             2758 ; 426  |//$FILENAME deletemenu.src
                             2759 ; 427  |#define RSRC_DELETE_MENU_CODE_BANK 134    
                             2760 ; 428  |//$FILENAME aboutmenu.src
                             2761 ; 429  |#define RSRC_ABOUT_MENU_CODE_BANK 135    
                             2762 ; 430  |
                             2763 ; 431  |//$FILENAME spectrogram.src
                             2764 ; 432  |#define RSRC_SPECTROGRAM_MENU_CODE_BANK 136    
                             2765 ; 433  |
                             2766 ; 434  |//$FILENAME motionvideomenu.src
                             2767 ; 435  |#define RSRC_MOTION_VIDEO_MENU_CODE_BANK 137    
                             2768 ; 436  |//$FILENAME motionvideomenuinitstate.src
                             2769 ; 437  |#define RSRC_MOTION_VIDEO_MENU_INITSTATE_CODE_BANK 138    
                             2770 ; 438  |//$FILENAME jpegdisplaymenu.src
                             2771 ; 439  |#define RSRC_JPEG_DISPLAY_MENU_CODE_BANK 139    
                             2772 ; 440  |//$FILENAME jpegmanualmenu.src
                             2773 ; 441  |#define RSRC_JPEG_MANUAL_MENU_CODE_BANK 140    
                             2774 ; 442  |//$FILENAME jpegthumbnailmenu.src
                             2775 ; 443  |#define RSRC_JPEG_THUMBNAIL_MENU_CODE_BANK 141    
                             2776 ; 444  |//$FILENAME jpegslideshowmenu.src
                             2777 ; 445  |#define RSRC_JPEG_SLIDESHOW_MENU_CODE_BANK 142    
                             2778 ; 446  |//$FILENAME albumartmenu.src
                             2779 ; 447  |#define RSRC_ALBUM_ART_MENU_CODE_BANK 143    
                             2780 ; 448  |//$FILENAME jpegfileutilextra.src
                             2781 ; 449  |#define RSRC_JPEG_FILEUTIL_EXTRA_MENU_CODE_BANK 144    
                             2782 ; 450  |
                             2783 ; 451  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2784 ; 452  |// General Modules
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  12

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2785 ; 453  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2786 ; 454  |//$FILENAME MixMod.src
                             2787 ; 455  |#define RSRC_MIXMOD_CODE 145    
                             2788 ; 456  |//$FILENAME TunerModule.src
                             2789 ; 457  |#define RSRC_TUNER_MODULE 146    
                             2790 ; 458  |//$FILENAME geqoverlay.src
                             2791 ; 459  |#define RSRC_GEQOVERLAY_CODE 147    
                             2792 ; 460  |
                             2793 ; 461  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2794 ; 462  |// Decoders/Encoders
                             2795 ; 463  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2796 ; 464  |//$FILENAME DecMod.src
                             2797 ; 465  |#define RSRC_DECMOD_CODE 148    
                             2798 ; 466  |//$FILENAME mp3p.src
                             2799 ; 467  |#define RSRC_MP3P_CODE 149    
                             2800 ; 468  |//$FILENAME mp3x.src
                             2801 ; 469  |#define RSRC_MP3X_CODE 150    
                             2802 ; 470  |//$FILENAME mp3y.src
                             2803 ; 471  |#define RSRC_MP3Y_CODE 151    
                             2804 ; 472  |//$FILENAME janusp.src
                             2805 ; 473  |#define RSRC_JANUSP_CODE 152    
                             2806 ; 474  |//RSRC_JANUSY_CODE        equ       29    ;$FILENAME janusy.src
                             2807 ; 475  |
                             2808 ; 476  |//$FILENAME decadpcmimamod.src
                             2809 ; 477  |#define RSRC_DEC_ADPCM_MOD_CODE 153    
                             2810 ; 478  |//$FILENAME dec_adpcmp.src
                             2811 ; 479  |#define RSRC_DEC_ADPCMP_CODE 154    
                             2812 ; 480  |//$FILENAME dec_adpcmx.src
                             2813 ; 481  |#define RSRC_DEC_ADPCMX_CODE 155    
                             2814 ; 482  |//$FILENAME dec_adpcmy.src
                             2815 ; 483  |#define RSRC_DEC_ADPCMY_CODE 156    
                             2816 ; 484  |
                             2817 ; 485  |//$FILENAME decadpcmsmvmod.src
                             2818 ; 486  |#define RSRC_DEC_SMVADPCM_MOD_CODE 157    
                             2819 ; 487  |//$FILENAME dec_smvadpcmp.src
                             2820 ; 488  |#define RSRC_DEC_SMVADPCMP_CODE 158    
                             2821 ; 489  |//$FILENAME dec_smvadpcmx.src
                             2822 ; 490  |#define RSRC_DEC_SMVADPCMX_CODE 159    
                             2823 ; 491  |//$FILENAME dec_smvadpcmy.src
                             2824 ; 492  |#define RSRC_DEC_SMVADPCMY_CODE 160    
                             2825 ; 493  |
                             2826 ; 494  |//$FILENAME encadpcmimamod.src
                             2827 ; 495  |#define RSRC_ENC_ADPCM_MOD_CODE 161    
                             2828 ; 496  |//$FILENAME enc_adpcmp.src
                             2829 ; 497  |#define RSRC_ENC_ADPCMP_CODE 162    
                             2830 ; 498  |//$FILENAME enc_adpcmx.src
                             2831 ; 499  |#define RSRC_ENC_ADPCMX_CODE 163    
                             2832 ; 500  |//$FILENAME enc_adpcmy.src
                             2833 ; 501  |#define RSRC_ENC_ADPCMY_CODE 164    
                             2834 ; 502  |
                             2835 ; 503  |//$FILENAME jpeg_p.src
                             2836 ; 504  |#define RSRC_JPEG_DECODER_P 165    
                             2837 ; 505  |//$FILENAME jpeg_x.src
                             2838 ; 506  |#define RSRC_JPEG_DECODER_X 166    
                             2839 ; 507  |//$FILENAME jpeg_y.src
                             2840 ; 508  |#define RSRC_JPEG_DECODER_Y 167    
                             2841 ; 509  |//$FILENAME jpeg2_y.src
                             2842 ; 510  |#define RSRC_JPEG_DECODER_Y_2 168    
                             2843 ; 511  |//$FILENAME bmp2_y.src
                             2844 ; 512  |#define RSRC_BMP_DECODER_Y_2 169    
                             2845 ; 513  |//$FILENAME bmp_p.src
                             2846 ; 514  |#define RSRC_BMP_DECODER_P 170    
                             2847 ; 515  |
                             2848 ; 516  |//RSRC_SMVJPEG_DECODER_P    equ       57    ;$FILENAME smvjpeg_p.src
                             2849 ; 517  |//$FILENAME smvjpeg_x.src
                             2850 ; 518  |#define RSRC_SMVJPEG_DECODER_X 171    
                             2851 ; 519  |//$FILENAME smvjpeg_y.src
                             2852 ; 520  |#define RSRC_SMVJPEG_DECODER_Y 172    
                             2853 ; 521  |
                             2854 ; 522  |
                             2855 ; 523  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2856 ; 524  |// System Settings
                             2857 ; 525  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2858 ; 526  |//$FILENAME settings.src
                             2859 ; 527  |#define RSRC_SETTINGS_COMMANDS 173    
                             2860 ; 528  |
                             2861 ; 529  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2862 ; 530  |// Media Device Drivers
                             2863 ; 531  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2864 ; 532  |//This resource is filled with garbage unless it is the MMC build
                             2865 ; 533  |//$FILENAME null.src
                             2866 ; 534  |#define RSRC_MMCDD_CODE 174    
                             2867 ; 535  |//$FILENAME null.src
                             2868 ; 536  |#define RSRC_SMDD_HIGH_CODE 175    
                             2869 ; 537  |
                             2870 ; 538  |/////////////////////////////////////////////////////////////////////////////////
                             2871 ; 539  |//  PlayState resources
                             2872 ; 540  |/////////////////////////////////////////////////////////////////////////////////
                             2873 ; 541  |//$FILENAME play_icon_with_border.src
                             2874 ; 542  |#define RSRC_PLAY_ICON_WITH_BORDER 176    
                             2875 ; 543  |//$FILENAME pause_icon_with_border.src
                             2876 ; 544  |#define RSRC_PAUSE_ICON_WITH_BORDER 177    
                             2877 ; 545  |//$FILENAME stop_icon_with_border.src
                             2878 ; 546  |#define RSRC_STOP_ICON_WITH_BORDER 178    
                             2879 ; 547  |//$FILENAME record_icon_with_border.src
                             2880 ; 548  |#define RSRC_RECORD_ICON_WITH_BORDER 179    
                             2881 ; 549  |//$FILENAME paused_record_icon_with_border.src
                             2882 ; 550  |#define RSRC_PAUSED_RECORD_ICON_BORDER 180    
                             2883 ; 551  |//$FILENAME ffwd_icon_with_border.src
                             2884 ; 552  |#define RSRC_FFWD_ICON_WITH_BORDER 181    
                             2885 ; 553  |//$FILENAME rwnd_icon_with_border.src
                             2886 ; 554  |#define RSRC_RWND_ICON_WITH_BORDER 182    
                             2887 ; 555  |
                             2888 ; 556  |/////////////////////////////////////////////////////////////////////////////////
                             2889 ; 557  |//  PlayMode resources
                             2890 ; 558  |/////////////////////////////////////////////////////////////////////////////////
                             2891 ; 559  |//$FILENAME repeatall_icon.src
                             2892 ; 560  |#define RSRC_REPEAT_ALL_ICON 183    
                             2893 ; 561  |//$FILENAME repeatsong_icon.src
                             2894 ; 562  |#define RSRC_REPEAT_SONG_ICON 184    
                             2895 ; 563  |//$FILENAME shuffle_icon.src
                             2896 ; 564  |#define RSRC_SHUFFLE_ICON 185    
                             2897 ; 565  |//$FILENAME random_icon.src
                             2898 ; 566  |#define RSRC_RANDOM_ICON 186    
                             2899 ; 567  |//$FILENAME repeatallclear_icon.src
                             2900 ; 568  |#define RSRC_REPEAT_ALL_CLEAR_ICON 187    
                             2901 ; 569  |//$FILENAME repeatsongclear_icon.src
                             2902 ; 570  |#define RSRC_REPEAT_SONG_CLEAR_ICON 188    
                             2903 ; 571  |//$FILENAME shuffleclear_icon.src
                             2904 ; 572  |#define RSRC_SHUFFLE_CLEAR_ICON 189    
                             2905 ; 573  |
                             2906 ; 574  |/////////////////////////////////////////////////////////////////////////////////
                             2907 ; 575  |//  Battery Status
                             2908 ; 576  |/////////////////////////////////////////////////////////////////////////////////
                             2909 ; 577  |//$FILENAME battery_00.src
                             2910 ; 578  |#define RSRC_BATTERY_00 190    
                             2911 ; 579  |//$FILENAME battery_01.src
                             2912 ; 580  |#define RSRC_BATTERY_01 191    
                             2913 ; 581  |//$FILENAME battery_02.src
                             2914 ; 582  |#define RSRC_BATTERY_02 192    
                             2915 ; 583  |//$FILENAME battery_03.src
                             2916 ; 584  |#define RSRC_BATTERY_03 193    
                             2917 ; 585  |//$FILENAME battery_04.src
                             2918 ; 586  |#define RSRC_BATTERY_04 194    
                             2919 ; 587  |//$FILENAME battery_05.src
                             2920 ; 588  |#define RSRC_BATTERY_05 195    
                             2921 ; 589  |//$FILENAME battery_06.src
                             2922 ; 590  |#define RSRC_BATTERY_06 196    
                             2923 ; 591  |//$FILENAME battery_07.src
                             2924 ; 592  |#define RSRC_BATTERY_07 197    
                             2925 ; 593  |//$FILENAME battery_08.src
                             2926 ; 594  |#define RSRC_BATTERY_08 198    
                             2927 ; 595  |//$FILENAME battery_09.src
                             2928 ; 596  |#define RSRC_BATTERY_09 199    
                             2929 ; 597  |//$FILENAME battery_10.src
                             2930 ; 598  |#define RSRC_BATTERY_10 200    
                             2931 ; 599  |
                             2932 ; 600  |/////////////////////////////////////////////////////////////////////////////////
                             2933 ; 601  |//  System Icons
                             2934 ; 602  |/////////////////////////////////////////////////////////////////////////////////
                             2935 ; 603  |//$FILENAME disk_small.src
                             2936 ; 604  |#define RSRC_DISK_ICON 201    
                             2937 ; 605  |//$FILENAME lock_small.src
                             2938 ; 606  |#define RSRC_LOCK_ICON 202    
                             2939 ; 607  |//$FILENAME icon_music_mode.src
                             2940 ; 608  |#define RSRC_MUSIC_MODE_ICON 203    
                             2941 ; 609  |//$FILENAME icon_voice_mode.src
                             2942 ; 610  |#define RSRC_VOICE_MODE_ICON 204    
                             2943 ; 611  |
                             2944 ; 612  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2945 ; 613  |// Volume Bitmaps
                             2946 ; 614  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2947 ; 615  |//$FILENAME icon_vol_00.src
                             2948 ; 616  |#define RSRC_ICON_VOL_00 205    
                             2949 ; 617  |//$FILENAME icon_vol_01.src
                             2950 ; 618  |#define RSRC_ICON_VOL_01 206    
                             2951 ; 619  |//$FILENAME icon_vol_02.src
                             2952 ; 620  |#define RSRC_ICON_VOL_02 207    
                             2953 ; 621  |//$FILENAME icon_vol_03.src
                             2954 ; 622  |#define RSRC_ICON_VOL_03 208    
                             2955 ; 623  |//$FILENAME icon_vol_04.src
                             2956 ; 624  |#define RSRC_ICON_VOL_04 209    
                             2957 ; 625  |//$FILENAME icon_vol_05.src
                             2958 ; 626  |#define RSRC_ICON_VOL_05 210    
                             2959 ; 627  |//$FILENAME icon_vol_06.src
                             2960 ; 628  |#define RSRC_ICON_VOL_06 211    
                             2961 ; 629  |//$FILENAME icon_vol_07.src
                             2962 ; 630  |#define RSRC_ICON_VOL_07 212    
                             2963 ; 631  |//$FILENAME icon_vol_08.src
                             2964 ; 632  |#define RSRC_ICON_VOL_08 213    
                             2965 ; 633  |//$FILENAME icon_vol_09.src
                             2966 ; 634  |#define RSRC_ICON_VOL_09 214    
                             2967 ; 635  |//$FILENAME icon_vol_10.src
                             2968 ; 636  |#define RSRC_ICON_VOL_10 215    
                             2969 ; 637  |//$FILENAME icon_vol_11.src
                             2970 ; 638  |#define RSRC_ICON_VOL_11 216    
                             2971 ; 639  |//$FILENAME icon_vol_12.src
                             2972 ; 640  |#define RSRC_ICON_VOL_12 217    
                             2973 ; 641  |//$FILENAME icon_vol_13.src
                             2974 ; 642  |#define RSRC_ICON_VOL_13 218    
                             2975 ; 643  |//$FILENAME icon_vol_14.src
                             2976 ; 644  |#define RSRC_ICON_VOL_14 219    
                             2977 ; 645  |//$FILENAME icon_vol_15.src
                             2978 ; 646  |#define RSRC_ICON_VOL_15 220    
                             2979 ; 647  |//$FILENAME icon_vol_16.src
                             2980 ; 648  |#define RSRC_ICON_VOL_16 221    
                             2981 ; 649  |//$FILENAME icon_vol_17.src
                             2982 ; 650  |#define RSRC_ICON_VOL_17 222    
                             2983 ; 651  |//$FILENAME icon_vol_18.src
                             2984 ; 652  |#define RSRC_ICON_VOL_18 223    
                             2985 ; 653  |//$FILENAME icon_vol_19.src
                             2986 ; 654  |#define RSRC_ICON_VOL_19 224    
                             2987 ; 655  |//$FILENAME icon_vol_20.src
                             2988 ; 656  |#define RSRC_ICON_VOL_20 225    
                             2989 ; 657  |//$FILENAME icon_vol_21.src
                             2990 ; 658  |#define RSRC_ICON_VOL_21 226    
                             2991 ; 659  |//$FILENAME icon_vol_22.src
                             2992 ; 660  |#define RSRC_ICON_VOL_22 227    
                             2993 ; 661  |//$FILENAME icon_vol_23.src
                             2994 ; 662  |#define RSRC_ICON_VOL_23 228    
                             2995 ; 663  |//$FILENAME icon_vol_24.src
                             2996 ; 664  |#define RSRC_ICON_VOL_24 229    
                             2997 ; 665  |//$FILENAME icon_vol_25.src
                             2998 ; 666  |#define RSRC_ICON_VOL_25 230    
                             2999 ; 667  |//$FILENAME icon_vol_26.src
                             3000 ; 668  |#define RSRC_ICON_VOL_26 231    
                             3001 ; 669  |//$FILENAME icon_vol_27.src
                             3002 ; 670  |#define RSRC_ICON_VOL_27 232    
                             3003 ; 671  |//$FILENAME icon_vol_28.src
                             3004 ; 672  |#define RSRC_ICON_VOL_28 233    
                             3005 ; 673  |//$FILENAME icon_vol_29.src
                             3006 ; 674  |#define RSRC_ICON_VOL_29 234    
                             3007 ; 675  |//$FILENAME icon_vol_30.src
                             3008 ; 676  |#define RSRC_ICON_VOL_30 235    
                             3009 ; 677  |//$FILENAME icon_vol_31.src
                             3010 ; 678  |#define RSRC_ICON_VOL_31 236    
                             3011 ; 679  |
                             3012 ; 680  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             3013 ; 681  |// Splash Screen Stuff
                             3014 ; 682  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             3015 ; 683  |//$FILENAME st_bw1.src
                             3016 ; 684  |#define RSRC_SPLASH_SCREEN 237    
                             3017 ; 685  |//$FILENAME siglogo1.src
                             3018 ; 686  |#define RSRC_SPLASH_SCREEN_1 238    
                             3019 ; 687  |//$FILENAME siglogo2.src
                             3020 ; 688  |#define RSRC_SPLASH_SCREEN_2 239    
                             3021 ; 689  |//$FILENAME siglogo3.src
                             3022 ; 690  |#define RSRC_SPLASH_SCREEN_3 240    
                             3023 ; 691  |//$FILENAME siglogo4.src
                             3024 ; 692  |#define RSRC_SPLASH_SCREEN_4 241    
                             3025 ; 693  |//$FILENAME siglogo5.src
                             3026 ; 694  |#define RSRC_SPLASH_SCREEN_5 242    
                             3027 ; 695  |//$FILENAME siglogo6.src
                             3028 ; 696  |#define RSRC_SPLASH_SCREEN_6 243    
                             3029 ; 697  |//$FILENAME siglogo7.src
                             3030 ; 698  |#define RSRC_SPLASH_SCREEN_7 244    
                             3031 ; 699  |//$FILENAME siglogo8.src
                             3032 ; 700  |#define RSRC_SPLASH_SCREEN_8 245    
                             3033 ; 701  |//$FILENAME siglogo9.src
                             3034 ; 702  |#define RSRC_SPLASH_SCREEN_9 246    
                             3035 ; 703  |//$FILENAME siglogo10.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  13

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3036 ; 704  |#define RSRC_SPLASH_SCREEN_10 247    
                             3037 ; 705  |//$FILENAME siglogo11.src
                             3038 ; 706  |#define RSRC_SPLASH_SCREEN_11 248    
                             3039 ; 707  |//$FILENAME siglogo12.src
                             3040 ; 708  |#define RSRC_SPLASH_SCREEN_12 249    
                             3041 ; 709  |//$FILENAME siglogo13.src
                             3042 ; 710  |#define RSRC_SPLASH_SCREEN_13 250    
                             3043 ; 711  |//$FILENAME siglogo.src
                             3044 ; 712  |#define RSRC_SPLASH_SCREEN_ALL 251    
                             3045 ; 713  |
                             3046 ; 714  |//$FILENAME locked.src
                             3047 ; 715  |#define RSRC_LOCKED_SCREEN 252    
                             3048 ; 716  |
                             3049 ; 717  |/////////////////////////////////////////////////////////////////////////////////
                             3050 ; 718  |//  Shutdown
                             3051 ; 719  |/////////////////////////////////////////////////////////////////////////////////
                             3052 ; 720  |//$FILENAME string_arial_8_continue_holding_to_power_off.src
                             3053 ; 721  |#define RSRC_PDOWN_HOLD_STRING 253    
                             3054 ; 722  |//$FILENAME status_16_6_steps_0.src
                             3055 ; 723  |#define RSRC_PDOWN_STATUS_0 254    
                             3056 ; 724  |//$FILENAME status_16_6_steps_1.src
                             3057 ; 725  |#define RSRC_PDOWN_STATUS_1 255    
                             3058 ; 726  |//$FILENAME status_16_6_steps_2.src
                             3059 ; 727  |#define RSRC_PDOWN_STATUS_2 256    
                             3060 ; 728  |//$FILENAME status_16_6_steps_3.src
                             3061 ; 729  |#define RSRC_PDOWN_STATUS_3 257    
                             3062 ; 730  |//$FILENAME status_16_6_steps_4.src
                             3063 ; 731  |#define RSRC_PDOWN_STATUS_4 258    
                             3064 ; 732  |//$FILENAME status_16_6_steps_5.src
                             3065 ; 733  |#define RSRC_PDOWN_STATUS_5 259    
                             3066 ; 734  |//$FILENAME status_16_6_steps_6.src
                             3067 ; 735  |#define RSRC_PDOWN_STATUS_6 260    
                             3068 ; 736  |
                             3069 ; 737  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             3070 ; 738  |// EQ
                             3071 ; 739  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             3072 ; 740  |//$FILENAME eq_clear_icon.src
                             3073 ; 741  |#define RSRC_EQ_CLEAR_ICON 261    
                             3074 ; 742  |//$FILENAME rock_icon.src
                             3075 ; 743  |#define RSRC_ROCK_ICON 262    
                             3076 ; 744  |//$FILENAME jazz_icon.src
                             3077 ; 745  |#define RSRC_JAZZ_ICON 263    
                             3078 ; 746  |//$FILENAME classic_icon.src
                             3079 ; 747  |#define RSRC_CLASSIC_ICON 264    
                             3080 ; 748  |//$FILENAME pop_icon.src
                             3081 ; 749  |#define RSRC_POP_ICON 265    
                             3082 ; 750  |//$FILENAME custom_icon.src
                             3083 ; 751  |#define RSRC_CUSTOM_ICON 266    
                             3084 ; 752  |
                             3085 ; 753  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             3086 ; 754  |// AB
                             3087 ; 755  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             3088 ; 756  |//$FILENAME ab_mark_a.src
                             3089 ; 757  |#define RSRC_AB_MARK_A_ICON 267    
                             3090 ; 758  |//$FILENAME ab_mark_b.src
                             3091 ; 759  |#define RSRC_AB_MARK_B_ICON 268    
                             3092 ; 760  |
                             3093 ; 761  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             3094 ; 762  |// Menu Display Resources
                             3095 ; 763  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             3096 ; 764  |//$FILENAME string_music_menu.src
                             3097 ; 765  |#define RSRC_STRING_MUSIC_MENU 269    
                             3098 ; 766  |//$FILENAME string_mvideo_menu.src
                             3099 ; 767  |#define RSRC_STRING_MVIDEO_MENU 270    
                             3100 ; 768  |//$FILENAME string_jpeg_display_menu.src
                             3101 ; 769  |#define RSRC_STRING_JPEG_DISPLAY_MENU 271    
                             3102 ; 770  |//$FILENAME string_jpeg_manual_menu.src
                             3103 ; 771  |#define RSRC_STRING_JPEG_MANUAL_MENU 272    
                             3104 ; 772  |//$FILENAME string_jpeg_slideshow_menu.src
                             3105 ; 773  |#define RSRC_STRING_JPEG_SLIDESHOW_MENU 273    
                             3106 ; 774  |//$FILENAME string_jpeg_thumbnail_menu.src
                             3107 ; 775  |#define RSRC_STRING_JPEG_THUMBNAIL_MENU 274    
                             3108 ; 776  |//$FILENAME string_voice_menu.src
                             3109 ; 777  |#define RSRC_STRING_VOICE_MENU 275    
                             3110 ; 778  |//$FILENAME string_audible_menu.src
                             3111 ; 779  |#define RSRC_STRING_AUDIBLE_MENU 276    
                             3112 ; 780  |//$FILENAME string_fmtuner_menu.src
                             3113 ; 781  |#define RSRC_STRING_FMTUNER_MENU 277    
                             3114 ; 782  |//$FILENAME string_settings_menu.src
                             3115 ; 783  |#define RSRC_STRING_SETTINGS_MENU 278    
                             3116 ; 784  |//$FILENAME string_eq_menu.src
                             3117 ; 785  |#define RSRC_STRING_EQ_MENU 279    
                             3118 ; 786  |//$FILENAME string_playmode_menu.src
                             3119 ; 787  |#define RSRC_STRING_PLAYMODE_MENU 280    
                             3120 ; 788  |//$FILENAME string_contrast_menu.src
                             3121 ; 789  |#define RSRC_STRING_CONTRAST_MENU 281    
                             3122 ; 790  |//$FILENAME string_pwrsavings_menu.src
                             3123 ; 791  |#define RSRC_STRING_PWRSAVINGS_MENU 282    
                             3124 ; 792  |//$FILENAME string_time_date_menu.src
                             3125 ; 793  |#define RSRC_STRING_TIME_DATE_MENU 283    
                             3126 ; 794  |//$FILENAME string_set_time_menu.src
                             3127 ; 795  |#define RSRC_STRING_SET_TIME_MENU 284    
                             3128 ; 796  |//$FILENAME string_set_date_menu.src
                             3129 ; 797  |#define RSRC_STRING_SET_DATE_MENU 285    
                             3130 ; 798  |//$FILENAME string_exit_menu.src
                             3131 ; 799  |#define RSRC_STRING_EXIT_MENU 286    
                             3132 ; 800  |//$FILENAME string_rock_menu.src
                             3133 ; 801  |#define RSRC_STRING_ROCK_MENU 287    
                             3134 ; 802  |//$FILENAME string_pop_menu.src
                             3135 ; 803  |#define RSRC_STRING_POP_MENU 288    
                             3136 ; 804  |//$FILENAME string_classic_menu.src
                             3137 ; 805  |#define RSRC_STRING_CLASSIC_MENU 289    
                             3138 ; 806  |//$FILENAME string_normal_menu.src
                             3139 ; 807  |#define RSRC_STRING_NORMAL_MENU 290    
                             3140 ; 808  |//$FILENAME string_jazz_menu.src
                             3141 ; 809  |#define RSRC_STRING_JAZZ_MENU 291    
                             3142 ; 810  |//$FILENAME string_repeat1_menu.src
                             3143 ; 811  |#define RSRC_STRING_REPEAT1_MENU 292    
                             3144 ; 812  |//$FILENAME string_repeatall_menu.src
                             3145 ; 813  |#define RSRC_STRING_REPEATALL_MENU 293    
                             3146 ; 814  |//$FILENAME string_shuffle_menu.src
                             3147 ; 815  |#define RSRC_STRING_SHUFFLE_MENU 294    
                             3148 ; 816  |//$FILENAME string_repeatshuffle_menu.src
                             3149 ; 817  |#define RSRC_STRING_SHUFFLEREPEAT_MENU 295    
                             3150 ; 818  |//$FILENAME string_disable_menu.src
                             3151 ; 819  |#define RSRC_STRING_DISABLE_MENU 296    
                             3152 ; 820  |//$FILENAME string_1min_menu.src
                             3153 ; 821  |#define RSRC_STRING_1MIN_MENU 297    
                             3154 ; 822  |//$FILENAME string_2min_menu.src
                             3155 ; 823  |#define RSRC_STRING_2MIN_MENU 298    
                             3156 ; 824  |//$FILENAME string_5min_menu.src
                             3157 ; 825  |#define RSRC_STRING_5MIN_MENU 299    
                             3158 ; 826  |//$FILENAME string_10min_menu.src
                             3159 ; 827  |#define RSRC_STRING_10MIN_MENU 300    
                             3160 ; 828  |//$FILENAME string_system_menu.src
                             3161 ; 829  |#define RSRC_STRING_SYSTEM_MENU 301    
                             3162 ; 830  |//$FILENAME string_about_menu.src
                             3163 ; 831  |#define RSRC_STRING_ABOUT_MENU 302    
                             3164 ; 832  |//$FILENAME string_delete_menu.src
                             3165 ; 833  |#define RSRC_STRING_DELETE_MENU 303    
                             3166 ; 834  |//$FILENAME string_record_menu.src
                             3167 ; 835  |#define RSRC_STRING_RECORD_MENU 304    
                             3168 ; 836  |//$FILENAME string_spectrogram_menu.src
                             3169 ; 837  |#define RSRC_STRING_SPECTROGRAM_MENU 305    
                             3170 ; 838  |
                             3171 ; 839  |//$FILENAME string_end_of_slide_show.src
                             3172 ; 840  |#define RSRC_STRING_END_OF_SLIDE_SHOW 306    
                             3173 ; 841  |
                             3174 ; 842  |//$FILENAME string_mb.src
                             3175 ; 843  |#define RSRC_STRING_MB 307    
                             3176 ; 844  |
                             3177 ; 845  |//$FILENAME internal_media.src
                             3178 ; 846  |#define RSRC_INT_MEDIA 308    
                             3179 ; 847  |//$FILENAME external_media.src
                             3180 ; 848  |#define RSRC_EXT_MEDIA 309    
                             3181 ; 849  |
                             3182 ; 850  |//$FILENAME about_title.src
                             3183 ; 851  |#define RSRC_ABOUT_TITLE 310    
                             3184 ; 852  |//$FILENAME player_name.src
                             3185 ; 853  |#define RSRC_PLAYER_NAME_VER 311    
                             3186 ; 854  |
                             3187 ; 855  |//$FILENAME settings_title.src
                             3188 ; 856  |#define RSRC_SETTINGS_TITLE 312    
                             3189 ; 857  |//$FILENAME jpeg_display_title.src
                             3190 ; 858  |#define RSRC_JPEG_DISPLAY_TITLE 313    
                             3191 ; 859  |//$FILENAME erase_title.src
                             3192 ; 860  |#define RSRC_ERASE_TITLE 314    
                             3193 ; 861  |
                             3194 ; 862  |//$FILENAME del_warning_no.src
                             3195 ; 863  |#define RSRC_DELETE_NO 315    
                             3196 ; 864  |//$FILENAME del_warning_yes.src
                             3197 ; 865  |#define RSRC_DELETE_YES 316    
                             3198 ; 866  |//$FILENAME del_warning_line1.src
                             3199 ; 867  |#define RSRC_WARNING_MSG_LINE1 317    
                             3200 ; 868  |//$FILENAME del_warning_line2.src
                             3201 ; 869  |#define RSRC_WARNING_MSG_LINE2 318    
                             3202 ; 870  |//$FILENAME lowbattery.src
                             3203 ; 871  |#define RSRC_BROWNOUT_BITMAP 319    
                             3204 ; 872  |//$FILENAME vbr.src
                             3205 ; 873  |#define RSRC_VBR_BITMAP 320    
                             3206 ; 874  |
                             3207 ; 875  |//$FILENAME string_song.src
                             3208 ; 876  |#define RSRC_STRING_SONG_COLON 321    
                             3209 ; 877  |//$FILENAME string_voice.src
                             3210 ; 878  |#define RSRC_STRING_VOICE_COLON 322    
                             3211 ; 879  |
                             3212 ; 880  |//$FILENAME time_date_title.src
                             3213 ; 881  |#define RSRC_TIME_DATE_TITLE 323    
                             3214 ; 882  |//$FILENAME set_time_title.src
                             3215 ; 883  |#define RSRC_SET_TIME_TITLE 324    
                             3216 ; 884  |//$FILENAME set_date_title.src
                             3217 ; 885  |#define RSRC_SET_DATE_TITLE 325    
                             3218 ; 886  |//$FILENAME string_searching.src
                             3219 ; 887  |#define RSRC_STRING_SEARCHING 326    
                             3220 ; 888  |/////////////////////////////////////////////////////////////////////////////////
                             3221 ; 889  |//  Save Changes
                             3222 ; 890  |/////////////////////////////////////////////////////////////////////////////////
                             3223 ; 891  |//$FILENAME save_changes_yes.src
                             3224 ; 892  |#define RSRC_SAVE_CHANGES_YES 327    
                             3225 ; 893  |//$FILENAME save_changes_no.src
                             3226 ; 894  |#define RSRC_SAVE_CHANGES_NO 328    
                             3227 ; 895  |//$FILENAME save_changes_cancel.src
                             3228 ; 896  |#define RSRC_SAVE_CHANGES_CANCEL 329    
                             3229 ; 897  |//$FILENAME save_changes_clear.src
                             3230 ; 898  |#define RSRC_SAVE_CHANGES_CLEAR 330    
                             3231 ; 899  |/////////////////////////////////////////////////////////////////////////////////
                             3232 ; 900  |//  Contrast
                             3233 ; 901  |/////////////////////////////////////////////////////////////////////////////////
                             3234 ; 902  |//$FILENAME contrast_title.src
                             3235 ; 903  |#define RSRC_CONTRAST_TITLE 331    
                             3236 ; 904  |//$FILENAME contrast_frame.src
                             3237 ; 905  |#define RSRC_CONTRAST_FRAME 332    
                             3238 ; 906  |//$FILENAME contrast_level0.src
                             3239 ; 907  |#define RSRC_CONTRAST_LEVEL_0 333    
                             3240 ; 908  |//$FILENAME contrast_level1.src
                             3241 ; 909  |#define RSRC_CONTRAST_LEVEL_1 334    
                             3242 ; 910  |//$FILENAME contrast_level2.src
                             3243 ; 911  |#define RSRC_CONTRAST_LEVEL_2 335    
                             3244 ; 912  |//$FILENAME contrast_level3.src
                             3245 ; 913  |#define RSRC_CONTRAST_LEVEL_3 336    
                             3246 ; 914  |//$FILENAME contrast_level4.src
                             3247 ; 915  |#define RSRC_CONTRAST_LEVEL_4 337    
                             3248 ; 916  |//$FILENAME contrast_level5.src
                             3249 ; 917  |#define RSRC_CONTRAST_LEVEL_5 338    
                             3250 ; 918  |//$FILENAME contrast_level6.src
                             3251 ; 919  |#define RSRC_CONTRAST_LEVEL_6 339    
                             3252 ; 920  |//$FILENAME contrast_level7.src
                             3253 ; 921  |#define RSRC_CONTRAST_LEVEL_7 340    
                             3254 ; 922  |//$FILENAME contrast_level8.src
                             3255 ; 923  |#define RSRC_CONTRAST_LEVEL_8 341    
                             3256 ; 924  |//$FILENAME contrast_level9.src
                             3257 ; 925  |#define RSRC_CONTRAST_LEVEL_9 342    
                             3258 ; 926  |//$FILENAME contrast_level10.src
                             3259 ; 927  |#define RSRC_CONTRAST_LEVEL_10 343    
                             3260 ; 928  |
                             3261 ; 929  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             3262 ; 930  |// Funclets
                             3263 ; 931  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             3264 ; 932  |//$FILENAME Funclet_SetRTC.src
                             3265 ; 933  |#define RSRC_FUNCLET_SET_RTC 344    
                             3266 ; 934  |//$FILENAME Funclet_InitRTC.src
                             3267 ; 935  |#define RSRC_FUNCLET_INIT_RTC 345    
                             3268 ; 936  |//$FILENAME Funclet_ReadRTC.src
                             3269 ; 937  |#define RSRC_FUNCLET_READ_RTC 346    
                             3270 ; 938  |//$FILENAME Funclet_SysResetAllInt.src
                             3271 ; 939  |#define RSRC_FUNCLET_SYSRESETALLINT 347    
                             3272 ; 940  |//$FILENAME Funclet_SysSetupDecVec.src
                             3273 ; 941  |#define RSRC_FUNCLET_SYSSETUPDECVEC 348    
                             3274 ; 942  |//$FILENAME Funclet_SysSetupEncVec.src
                             3275 ; 943  |#define RSRC_FUNCLET_SYSSETUPENCVEC 349    
                             3276 ; 944  |//$FILENAME Funclet_SysTimeInit.src
                             3277 ; 945  |#define RSRC_FUNCLET_SYSTIMEINIT 350    
                             3278 ; 946  |//$FILENAME Funclet_AnalogInit.src
                             3279 ; 947  |#define RSRC_FUNCLET_ANALOGINIT 351    
                             3280 ; 948  |//$FILENAME Funclet_UsbConnected.src
                             3281 ; 949  |#define RSRC_FUNCLET_USBCONNECTED 352    
                             3282 ; 950  |//$FILENAME Funclet_ButtonInit.src
                             3283 ; 951  |#define RSRC_FUNCLET_BUTTONINIT 353    
                             3284 ; 952  |//$FILENAME Funclet_PowerUpHeadPhones.src
                             3285 ; 953  |#define RSRC_FUNCLET_POWERUPHEADPHONES 354    
                             3286 ; 954  |//$FILENAME Funclet_PowerDownHeadPhones.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  14

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3287 ; 955  |#define RSRC_FUNCLET_POWERDOWNHEADPHONES 355    
                             3288 ; 956  |//$FILENAME Funclet_StartProject.src
                             3289 ; 957  |#define RSRC_FUNCLET_STARTPROJECT 356    
                             3290 ; 958  |//$FILENAME Funclet_ModuleSetTimer.src
                             3291 ; 959  |#define RSRC_FUNCLET_MODULESETTIMER 357    
                             3292 ; 960  |//$FILENAME null.src
                             3293 ; 961  |#define RSRC_FUNCLET_MEDIADETECTION 358    
                             3294 ; 962  |//$FILENAME Funclet_SysStopDecoder.src
                             3295 ; 963  |#define RSRC_FUNCLET_SYSSTOPDECODER 359    
                             3296 ; 964  |//$FILENAME Funclet_SysStopEncoder.src
                             3297 ; 965  |#define RSRC_FUNCLET_SYSSTOPENCODER 360    
                             3298 ; 966  |//$FILENAME Funclet_SysSetDecoder.src
                             3299 ; 967  |#define RSRC_FUNCLET_SYSSETDECODER 361    
                             3300 ; 968  |//$FILENAME Funclet_SysSetEncoder.src
                             3301 ; 969  |#define RSRC_FUNCLET_SYSSETENCODER 362    
                             3302 ; 970  |//$FILENAME null.src
                             3303 ; 971  |#define RSRC_FUNCLET_PROCESSPT 363    
                             3304 ; 972  |//$FILENAME Funclet_DisplaySplashScreen.src
                             3305 ; 973  |#define RSRC_FUNCLET_DISPLAYSPLASHSCREEN 364    
                             3306 ; 974  |//$FILENAME Funclet_SysGetVolume.src
                             3307 ; 975  |#define RSRC_FUNCLET_SYSGETVOLUME 365    
                             3308 ; 976  |//$FILENAME null.src
                             3309 ; 977  |#define RSRC_FUNCLET_MMCENUMERATEPHYSICALDEVICE 366    
                             3310 ; 978  |//$FILENAME null.src
                             3311 ; 979  |#define RSRC_FUNCLET_RESETDEVICE 367    
                             3312 ; 980  |//$FILENAME null.src
                             3313 ; 981  |#define RSRC_FUNCLET_PROCESSCSD 368    
                             3314 ; 982  |//$FILENAME null.src
                             3315 ; 983  |#define RSRC_FUNCLET_PROCESSPARTITION 369    
                             3316 ; 984  |//$FILENAME null.src
                             3317 ; 985  |#define RSRC_FUNCLET_PARTITIONENTRYCOPY 370    
                             3318 ; 986  |//$FILENAME Funclet_MixerMasterFadeOut.src
                             3319 ; 987  |#define RSRC_FUNCLET_MIXER_MASTER_FADE_OUT 371    
                             3320 ; 988  |//$FILENAME Funclet_MixerMasterFadeIn.src
                             3321 ; 989  |#define RSRC_FUNCLET_MIXER_MASTER_FADE_IN 372    
                             3322 ; 990  |//$FILENAME Funclet_EncSetProperties.src
                             3323 ; 991  |#define RSRC_FUNCLET_ENCSETPROPERTIES 373    
                             3324 ; 992  |//$FILENAME null.src
                             3325 ; 993  |#define RSRC_FUNCLET_DOESMBREXIST 374    
                             3326 ; 994  |//$FILENAME null.src
                             3327 ; 995  |#define RSRC_FUNCLET_EXTRACTPARTITIONPARAMETERS 375    
                             3328 ; 996  |//$FILENAME Funclet_SaveSettings.src
                             3329 ; 997  |#define RSRC_FUNCLET_SYSSAVESETTINGS 376    
                             3330 ; 998  |//$FILENAME Funclet_LoadSettings.src
                             3331 ; 999  |#define RSRC_FUNCLET_SYSLOADSETTINGS 377    
                             3332 ; 1000 |///////////////////////////////////////////////////////////////
                             3333 ; 1001 |// Sanyo FM Tuner Fuclet
                             3334 ; 1002 |///////////////////////////////////////////////////////////////
                             3335 ; 1003 |//RSRC_FUNCLET_TUNER_DRIVER_INIT    equ      334    ;$FILENAME Funclet_TunerDriverInit.src
                             3336 ; 1004 |//RSRC_FUNCLET_TUNER_SCAN_STATIONS    equ      335    ;$FILENAME Funclet_TunerScanStations.src
                             3337 ; 1005 |//RSRC_FUNCLET_TUNER_SET_TO_PRESET    equ      336    ;$FILENAME Funclet_TunerSetToPreset.src
                             3338 ; 1006 |//RSRC_FUNCLET_TUNER_SET_MONO_STEREO    equ      337    ;$FILENAME Funclet_TunerSetMonoStereo.src
                             3339 ; 1007 |//RSRC_FUNCLET_TUNER_SET_STANDBY    equ      338    ;$FILENAME Funclet_TunerSetStandby.src
                             3340 ; 1008 |//RSRC_FUNCLET_TUNER_SET_PRESET    equ      339    ;$FILENAME Funclet_TunerSetPreset.src
                             3341 ; 1009 |//RSRC_FUNCLET_TUNER_ERASE_PRESET    equ      340    ;$FILENAME Funclet_TunerErasePreset.src
                             3342 ; 1010 |//RSRC_FUNCLET_TUNER_SET_IF    equ      341    ;$FILENAME Funclet_TunerSetIf.src
                             3343 ; 1011 |//RSRC_FUNCLET_TUNER_WRITE_IF_OSC    equ      342    ;$FILENAME Funclet_TunerWriteIfOSc.src
                             3344 ; 1012 |//RSRC_FUNCLET_TUNER_GET_FIELD_STRENGTH    equ      343    ;$FILENAME Funclet_TunerGetFieldStrength.src
                             3345 ; 1013 |//RSRC_FUNCLET_TUNER_INIT_RF_CAP_OSC    equ      344    ;$FILENAME Funclet_TunerInitRfCapOsc.src
                             3346 ; 1014 |//RSRC_FUNCLET_TUNER_STORE_FM_STATION    equ      345    ;$FILENAME Funclet_TunerStoreFmStation.src
                             3347 ; 1015 |//RSRC_FUNCLET_TUNER_STORE_FM_PRESET    equ      346    ;$FILENAME Funclet_TunerStoreFmPreset.src
                             3348 ; 1016 |//RSRC_FUNCLET_TUNER_SET_REGION    equ      347    ;$FILENAME Funclet_TunerSetRegion.src
                             3349 ; 1017 |
                             3350 ; 1018 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             3351 ; 1019 |// WMA Resources
                             3352 ; 1020 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             3353 ; 1021 |//$FILENAME wmaCore.src
                             3354 ; 1022 |#define RSRC_WMA_CORE 378    
                             3355 ; 1023 |//$FILENAME wmaMidLow.src
                             3356 ; 1024 |#define RSRC_WMA_MIDLOW 379    
                             3357 ; 1025 |//$FILENAME wmaHigh.src
                             3358 ; 1026 |#define RSRC_WMA_HIGH 380    
                             3359 ; 1027 |//$FILENAME wmaHighMid.src
                             3360 ; 1028 |#define RSRC_WMA_HIGHMID 381    
                             3361 ; 1029 |//$FILENAME wmaMid.src
                             3362 ; 1030 |#define RSRC_WMA_MID 382    
                             3363 ; 1031 |//$FILENAME wmaLow.src
                             3364 ; 1032 |#define RSRC_WMA_LOW 383    
                             3365 ; 1033 |//$FILENAME wmaX1mem.src
                             3366 ; 1034 |#define RSRC_WMA_DATA_X1 384    
                             3367 ; 1035 |//$FILENAME wmaYmem.src
                             3368 ; 1036 |#define RSRC_WMA_DATA_Y 385    
                             3369 ; 1037 |//$FILENAME wmaLXmem.src
                             3370 ; 1038 |#define RSRC_WMA_DATA_L_X 386    
                             3371 ; 1039 |//$FILENAME wmaLYmem.src
                             3372 ; 1040 |#define RSRC_WMA_DATA_L_Y 387    
                             3373 ; 1041 |//$FILENAME wmaHuff44Qb.src
                             3374 ; 1042 |#define RSRC_WMA_HUFF44QB 388    
                             3375 ; 1043 |//$FILENAME wmaHuff44Ob.src
                             3376 ; 1044 |#define RSRC_WMA_HUFF44OB 389    
                             3377 ; 1045 |//$FILENAME wmaHuff16Ob.src
                             3378 ; 1046 |#define RSRC_WMA_HUFF16OB 390    
                             3379 ; 1047 |//$FILENAME drmpdcommon.src
                             3380 ; 1048 |#define RSRC_DRMPD_COMMON 391    
                             3381 ; 1049 |//$FILENAME januswmasupport.src
                             3382 ; 1050 |#define RSRC_JANUS_WMASUPPORT 392    
                             3383 ; 1051 |//$FILENAME wmalicenseinit.src
                             3384 ; 1052 |#define RSRC_WMA_LICENSEINIT 393    
                             3385 ; 1053 |//$FILENAME wma_tables.src
                             3386 ; 1054 |#define RSRC_WMA_TABLES 394    
                             3387 ; 1055 |//$FILENAME janus_tables.src
                             3388 ; 1056 |#define RSRC_JANUS_TABLES 395    
                             3389 ; 1057 |//$FILENAME wma_constants.src
                             3390 ; 1058 |#define RSRC_WMA_CONSTANTS 396    
                             3391 ; 1059 |//$FILENAME janus_constants.src
                             3392 ; 1060 |#define RSRC_JANUS_CONSTANTS 397    
                             3393 ; 1061 |//$FILENAME janus_xmem.src
                             3394 ; 1062 |#define RSRC_JANUS_X 398    
                             3395 ; 1063 |//$FILENAME janusy_data.src
                             3396 ; 1064 |#define RSRC_JANUSY_DATA 399    
                             3397 ; 1065 |
                             3398 ; 1066 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             3399 ; 1067 |// Fonts -- these are last because they are very large
                             3400 ; 1068 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             3401 ; 1069 |//$FILENAME font_table.src
                             3402 ; 1070 |#define RSRC_FONT_TABLE 400    
                             3403 ; 1071 |//$FILENAME font_PGM.src
                             3404 ; 1072 |#define RSRC_PGM_8 401    
                             3405 ; 1073 |//$FILENAME font_SGMs.src
                             3406 ; 1074 |#define RSRC_SGMS_8 402    
                             3407 ; 1075 |//$FILENAME font_script_00.src
                             3408 ; 1076 |#define RSRC_SCRIPT_00_8 403    
                             3409 ; 1077 |//$FILENAME font_scripts.src
                             3410 ; 1078 |#define RSRC_SCRIPTS_8 404    
                             3411 ; 1079 |//$FILENAME font_PDM.src
                             3412 ; 1080 |#define RSRC_PDM 405    
                             3413 ; 1081 |//$FILENAME font_SDMs.src
                             3414 ; 1082 |#define RSRC_SDMS 406    
                             3415 ; 1083 |//$FILENAME bitmap_warning.src
                             3416 ; 1084 |#define RSRC_WARNING 407    
                             3417 ; 1085 |//$FILENAME bitmap_device_full.src
                             3418 ; 1086 |#define RSRC_DEVICE_FULL 408    
                             3419 ; 1087 |
                             3420 ; 1088 |
                             3421 ; 1089 |//$FILENAME lcd_controller_init.src
                             3422 ; 1090 |#define RSRC_LCD_INIT_SEQ 409    
                             3423 ; 1091 |
                             3424 ; 1092 |//$FILENAME Funclet_DBCSToUnicode.src
                             3425 ; 1093 |#define RSRC_FUNCLET_DBCS_TO_UNICODE 410    
                             3426 ; 1094 |//$FILENAME Funclet_DBCSToUnicodeDstXSrcY.src
                             3427 ; 1095 |#define RSRC_FUNCLET_DBCS_TO_UNICODE_DSTX_SRCY 411    
                             3428 ; 1096 |//$FILENAME Funclet_LCDSetFont.src
                             3429 ; 1097 |#define RSRC_FUNCLET_SET_FONT 412    
                             3430 ; 1098 |//$FILENAME Funclet_GetTextWidthAddressUnicode.src
                             3431 ; 1099 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_ADDRESS_UNICODE 413    
                             3432 ; 1100 |//$FILENAME Funclet_GetTextWidthResourceUnicode.src
                             3433 ; 1101 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_RESOURCE_UNICODE 414    
                             3434 ; 1102 |//$FILENAME Funclet_GetTextWidthAddressDBCS.src
                             3435 ; 1103 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_ADDRESS_DBCS 415    
                             3436 ; 1104 |//$FILENAME Funclet_GetTextWidthResourceDBCS.src
                             3437 ; 1105 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_RESOURCE_DBCS 416    
                             3438 ; 1106 |//$FILENAME Funclet_ChipSerialNumberInit.src
                             3439 ; 1107 |#define RSRC_FUNCLET_CHIPSERIALNUMBERINIT 417    
                             3440 ; 1108 |//$FILENAME Funclet_InternalMediaSerialNumberInit.src
                             3441 ; 1109 |#define RSRC_FUNCLET_INTERNALMEDIASERIALNUMBERINIT 418    
                             3442 ; 1110 |//$FILENAME Funclet_ChipGetSerialNumber.src
                             3443 ; 1111 |#define RSRC_FUNCLET_CHIPGETSERIALNUMBER 419    
                             3444 ; 1112 |//$FILENAME Funclet_CreateNullSerialNumber.src
                             3445 ; 1113 |#define RSRC_FUNCLET_CREATENULLSERIALNUMBER 420    
                             3446 ; 1114 |//$FILENAME Funclet_ConvertHexToASCII.src
                             3447 ; 1115 |#define RSRC_FUNCLET_CONVERTHEXTOASCII 421    
                             3448 ; 1116 |//$FILENAME Funclet_LowResolutionAdcInit.src
                             3449 ; 1117 |#define RSRC_FUNCLET_LOWRESOLUTIONADCINIT 422    
                             3450 ; 1118 |
                             3451 ; 1119 |
                             3452 ; 1120 |//$FILENAME sysrecord.src
                             3453 ; 1121 |#define RSRC_SYSRECORD_CODE 423    
                             3454 ; 1122 |
                             3455 ; 1123 |//$FILENAME string_record_settings.src
                             3456 ; 1124 |#define RSRC_STRING_RECORD_SETTINGS 424    
                             3457 ; 1125 |//$FILENAME string_sample_rate.src
                             3458 ; 1126 |#define RSRC_STRING_SAMPLE_RATE 425    
                             3459 ; 1127 |//$FILENAME string_encoder.src
                             3460 ; 1128 |#define RSRC_STRING_ENCODER 426    
                             3461 ; 1129 |//$FILENAME string_adpcm.src
                             3462 ; 1130 |#define RSRC_STRING_ADPCM 427    
                             3463 ; 1131 |//$FILENAME string_msadpcm.src
                             3464 ; 1132 |#define RSRC_STRING_MSADPCM 428    
                             3465 ; 1133 |//$FILENAME string_imadpcm.src
                             3466 ; 1134 |#define RSRC_STRING_IMADPCM 429    
                             3467 ; 1135 |//$FILENAME string_pcm.src
                             3468 ; 1136 |#define RSRC_STRING_PCM 430    
                             3469 ; 1137 |//$FILENAME string_internal.src
                             3470 ; 1138 |#define RSRC_STRING_INTERNAL 431    
                             3471 ; 1139 |//$FILENAME string_external.src
                             3472 ; 1140 |#define RSRC_STRING_EXTERNAL 432    
                             3473 ; 1141 |//$FILENAME string_device.src
                             3474 ; 1142 |#define RSRC_STRING_DEVICE 433    
                             3475 ; 1143 |//$FILENAME string_source.src
                             3476 ; 1144 |#define RSRC_STRING_SOURCE 434    
                             3477 ; 1145 |//$FILENAME string_microphone.src
                             3478 ; 1146 |#define RSRC_STRING_MICROPHONE 435    
                             3479 ; 1147 |//$FILENAME string_linein.src
                             3480 ; 1148 |#define RSRC_STRING_LINEIN 436    
                             3481 ; 1149 |//$FILENAME string_bits.src
                             3482 ; 1150 |#define RSRC_STRING_BITS 437    
                             3483 ; 1151 |//$FILENAME string_4.src
                             3484 ; 1152 |#define RSRC_STRING_4 438    
                             3485 ; 1153 |//$FILENAME string_8.src
                             3486 ; 1154 |#define RSRC_STRING_8 439    
                             3487 ; 1155 |//$FILENAME string_16.src
                             3488 ; 1156 |#define RSRC_STRING_16 440    
                             3489 ; 1157 |//$FILENAME string_24.src
                             3490 ; 1158 |#define RSRC_STRING_24 441    
                             3491 ; 1159 |//$FILENAME string_fm.src
                             3492 ; 1160 |#define RSRC_STRING_FM 442    
                             3493 ; 1161 |//$FILENAME string_mono.src
                             3494 ; 1162 |#define RSRC_STRING_MONO 443    
                             3495 ; 1163 |//$FILENAME string_stereo.src
                             3496 ; 1164 |#define RSRC_STRING_STEREO 444    
                             3497 ; 1165 |//$FILENAME string_8000hz.src
                             3498 ; 1166 |#define RSRC_STRING_8000HZ 445    
                             3499 ; 1167 |//$FILENAME string_11025hz.src
                             3500 ; 1168 |#define RSRC_STRING_11025HZ 446    
                             3501 ; 1169 |//$FILENAME string_16000hz.src
                             3502 ; 1170 |#define RSRC_STRING_16000HZ 447    
                             3503 ; 1171 |//$FILENAME string_22050hz.src
                             3504 ; 1172 |#define RSRC_STRING_22050HZ 448    
                             3505 ; 1173 |//$FILENAME string_32000hz.src
                             3506 ; 1174 |#define RSRC_STRING_32000HZ 449    
                             3507 ; 1175 |//$FILENAME string_44100hz.src
                             3508 ; 1176 |#define RSRC_STRING_44100HZ 450    
                             3509 ; 1177 |//$FILENAME string_48000hz.src
                             3510 ; 1178 |#define RSRC_STRING_48000HZ 451    
                             3511 ; 1179 |//$FILENAME string_channels.src
                             3512 ; 1180 |#define RSRC_STRING_CHANNELS 452    
                             3513 ; 1181 |//$FILENAME string_spaces.src
                             3514 ; 1182 |#define RSRC_STRING_SPACES 453    
                             3515 ; 1183 |//$FILENAME slider_bar.src
                             3516 ; 1184 |#define RSRC_SLIDER_BAR 454    
                             3517 ; 1185 |//$FILENAME slider_bar_inv.src
                             3518 ; 1186 |#define RSRC_SLIDER_BAR_INV 455    
                             3519 ; 1187 |//$FILENAME slider_track.src
                             3520 ; 1188 |#define RSRC_SLIDER_TRACK 456    
                             3521 ; 1189 |//$FILENAME string_no_files.src
                             3522 ; 1190 |#define RSRC_STRING_NO_FILES 457    
                             3523 ; 1191 |
                             3524 ; 1192 |/////////////////////////////////////////////////////////////////////
                             3525 ; 1193 |//  Time and Date Resource Strings
                             3526 ; 1194 |/////////////////////////////////////////////////////////////////////
                             3527 ; 1195 |//$FILENAME string_sunday.src
                             3528 ; 1196 |#define RSRC_STRING_SUNDAY 458    
                             3529 ; 1197 |//$FILENAME string_monday.src
                             3530 ; 1198 |#define RSRC_STRING_MONDAY 459    
                             3531 ; 1199 |//$FILENAME string_tuesday.src
                             3532 ; 1200 |#define RSRC_STRING_TUESDAY 460    
                             3533 ; 1201 |//$FILENAME string_wednesday.src
                             3534 ; 1202 |#define RSRC_STRING_WEDNESDAY 461    
                             3535 ; 1203 |//$FILENAME string_thursday.src
                             3536 ; 1204 |#define RSRC_STRING_THURSDAY 462    
                             3537 ; 1205 |//$FILENAME string_friday.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  15

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3538 ; 1206 |#define RSRC_STRING_FRIDAY 463    
                             3539 ; 1207 |//$FILENAME string_saturday.src
                             3540 ; 1208 |#define RSRC_STRING_SATURDAY 464    
                             3541 ; 1209 |//$FILENAME string_am.src
                             3542 ; 1210 |#define RSRC_STRING_AM 465    
                             3543 ; 1211 |//$FILENAME string_pm.src
                             3544 ; 1212 |#define RSRC_STRING_PM 466    
                             3545 ; 1213 |//$FILENAME string_amclear.src
                             3546 ; 1214 |#define RSRC_STRING_AMCLEAR 467    
                             3547 ; 1215 |//$FILENAME string_slash.src
                             3548 ; 1216 |#define RSRC_STRING_SLASH 468    
                             3549 ; 1217 |//$FILENAME string_colon.src
                             3550 ; 1218 |#define RSRC_STRING_COLON 469    
                             3551 ; 1219 |//$FILENAME string_12hour.src
                             3552 ; 1220 |#define RSRC_STRING_12HOUR 470    
                             3553 ; 1221 |//$FILENAME string_24hour.src
                             3554 ; 1222 |#define RSRC_STRING_24HOUR 471    
                             3555 ; 1223 |//$FILENAME string_format.src
                             3556 ; 1224 |#define RSRC_STRING_FORMAT 472    
                             3557 ; 1225 |//$FILENAME string_mmddyyyy.src
                             3558 ; 1226 |#define RSRC_STRING_MMDDYYYY 473    
                             3559 ; 1227 |//$FILENAME string_ddmmyyyy.src
                             3560 ; 1228 |#define RSRC_STRING_DDMMYYYY 474    
                             3561 ; 1229 |//$FILENAME string_yyyymmdd.src
                             3562 ; 1230 |#define RSRC_STRING_YYYYMMDD 475    
                             3563 ; 1231 |//$FILENAME string_ok.src
                             3564 ; 1232 |#define RSRC_STRING_OK 476    
                             3565 ; 1233 |//$FILENAME string_cancel.src
                             3566 ; 1234 |#define RSRC_STRING_CANCEL 477    
                             3567 ; 1235 |//$FILENAME negative_sign.src
                             3568 ; 1236 |#define RSRC_NEGATIVE_SIGN 478    
                             3569 ; 1237 |//$FILENAME string_dec_pt5.src
                             3570 ; 1238 |#define RSRC_DEC_PT5_STRING 479    
                             3571 ; 1239 |//$FILENAME string_dec_pt0.src
                             3572 ; 1240 |#define RSRC_DEC_PT0_STRING 480    
                             3573 ; 1241 |//$FILENAME string_db.src
                             3574 ; 1242 |#define RSRC_DB_STRING 481    
                             3575 ; 1243 |//$FILENAME string_hz2.src
                             3576 ; 1244 |#define RSRC_HZ2_STRING 482    
                             3577 ; 1245 |
                             3578 ; 1246 |
                             3579 ; 1247 |//$FILENAME record_settings_menu_code_bank.src
                             3580 ; 1248 |#define RSRC_RECORD_SETTINGS_MENU_CODE_BANK 483    
                             3581 ; 1249 |//$FILENAME metadata_codebank.src
                             3582 ; 1250 |#define RSRC_METADATA_CODEBANK 484    
                             3583 ; 1251 |//$FILENAME mp3metadata_codebank.src
                             3584 ; 1252 |#define RSRC_MP3_METADATA_CODEBANK 485    
                             3585 ; 1253 |//$FILENAME wmametadata_codebank.src
                             3586 ; 1254 |#define RSRC_WMA_METADATA_CODEBANK 486    
                             3587 ; 1255 |//$FILENAME wavmetadata_codebank.src
                             3588 ; 1256 |#define RSRC_WAV_METADATA_CODEBANK 487    
                             3589 ; 1257 |//$FILENAME smvmetadata_codebank.src
                             3590 ; 1258 |#define RSRC_SMV_METADATA_CODEBANK 488    
                             3591 ; 1259 |//$FILENAME playlist2init_codebank.src
                             3592 ; 1260 |#define RSRC_PLAYLIST2INIT_CODEBANK 489    
                             3593 ; 1261 |
                             3594 ; 1262 |//$FILENAME delete_successful.src
                             3595 ; 1263 |#define RSRC_DELETE_SUCCESSFUL 490    
                             3596 ; 1264 |//$FILENAME delete_error.src
                             3597 ; 1265 |#define RSRC_DELETE_ERROR 491    
                             3598 ; 1266 |//$FILENAME lic_expired.src
                             3599 ; 1267 |#define RSRC_LIC_EXPIRED 492    
                             3600 ; 1268 |//$FILENAME id3v2_codebank.src
                             3601 ; 1269 |#define RSRC_ID3V2_CODEBANK 493    
                             3602 ; 1270 |//$FILENAME id3v2lyrics_codebank.src
                             3603 ; 1271 |#define RSRC_ID3V2_LYRICS_CODEBANK 494    
                             3604 ; 1272 |//$FILENAME lyrics3_codebank.src
                             3605 ; 1273 |#define RSRC_LYRICS3_CODEBANK 495    
                             3606 ; 1274 |//$FILENAME lrc_codebank.src
                             3607 ; 1275 |#define RSRC_LRC_CODEBANK 496    
                             3608 ; 1276 |//$FILENAME lyrics_api_codebank.src
                             3609 ; 1277 |#define RSRC_LYRICS_API_CODEBANK 497    
                             3610 ; 1278 |//$FILENAME wmalyrics_codebank.src
                             3611 ; 1279 |#define RSRC_WMA_LYRICS_CODEBANK 498    
                             3612 ; 1280 |//$FILENAME apicframe_codebank.src
                             3613 ; 1281 |#define RSRC_APIC_FRAME_CODEBANK 499    
                             3614 ; 1282 |
                             3615 ; 1283 |//$FILENAME exmediaerror1.src
                             3616 ; 1284 |#define RSRC_EXTERNAL_MEDIA_ERROR1 500    
                             3617 ; 1285 |//$FILENAME exmediaerror2.src
                             3618 ; 1286 |#define RSRC_EXTERNAL_MEDIA_ERROR2 501    
                             3619 ; 1287 |//$FILENAME inmediaerror1.src
                             3620 ; 1288 |#define RSRC_INTERNAL_MEDIA_ERROR1 502    
                             3621 ; 1289 |
                             3622 ; 1290 |//$FILENAME backlight_title.src
                             3623 ; 1291 |#define RSRC_BACKLIGHT_TITLE 503    
                             3624 ; 1292 |//$FILENAME backlight_state_on.src
                             3625 ; 1293 |#define RSRC_BACKLIGHT_STATE_ON 504    
                             3626 ; 1294 |//$FILENAME backlight_state_off.src
                             3627 ; 1295 |#define RSRC_BACKLIGHT_STATE_OFF 505    
                             3628 ; 1296 |//$FILENAME backlightmenu.src
                             3629 ; 1297 |#define RSRC_BACKLIGHT_MENU_CODE_BANK 506    
                             3630 ; 1298 |//$FILENAME string_backlight_menu.src
                             3631 ; 1299 |#define RSRC_STRING_BACKLIGHT_MENU 507    
                             3632 ; 1300 |
                             3633 ; 1301 |//$FILENAME enc_mp3mod.src
                             3634 ; 1302 |#define RSRC_ENC_MP3_MOD_CODE 508    
                             3635 ; 1303 |//$FILENAME enc_mp3p.src
                             3636 ; 1304 |#define RSRC_ENC_MP3P_CODE 509    
                             3637 ; 1305 |//$FILENAME enc_mp3x.src
                             3638 ; 1306 |#define RSRC_ENC_MP3X_CODE 510    
                             3639 ; 1307 |//$FILENAME enc_mp3y.src
                             3640 ; 1308 |#define RSRC_ENC_MP3Y_CODE 511    
                             3641 ; 1309 |//$FILENAME mp3_implementation.src
                             3642 ; 1310 |#define RSRC_MP3_IMPLEMENTATION 512    
                             3643 ; 1311 |//$FILENAME string_mp3.src
                             3644 ; 1312 |#define RSRC_STRING_MP3 513    
                             3645 ; 1313 |//$FILENAME string_all.src
                             3646 ; 1314 |#define RSRC_STRING_ALL 514    
                             3647 ; 1315 |
                             3648 ; 1316 |//$FILENAME mediastartup.src
                             3649 ; 1317 |#define RSRC_NANDMEDIAINIT 515    
                             3650 ; 1318 |#define RSRC_NANDMEDIAALLOCATE 0
                             3651 ; 1319 |#define RSRC_NANDMEDIADISCOVERALLOCATION 0
                             3652 ; 1320 |#define RSRC_NANDMEDIAGETMEDIATABLE RSRC_NANDMEDIAINIT
                             3653 ; 1321 |#define RSRC_NANDMEDIAGETINFO RSRC_NANDMEDIAINIT
                             3654 ; 1322 |#define RSRC_NANDMEDIAERASE 0
                             3655 ; 1323 |
                             3656 ; 1324 |//$FILENAME nanddatadriveinit.src
                             3657 ; 1325 |#define RSRC_NANDDATADRIVEINIT 516    
                             3658 ; 1326 |#define RSRC_NANDDATADRIVEGETINFO RSRC_NANDDATADRIVEREADSECTOR
                             3659 ; 1327 |#define RSRC_NANDDATADRIVESETINFO 0
                             3660 ; 1328 |//$FILENAME nanddatadrivereadsector.src
                             3661 ; 1329 |#define RSRC_NANDDATADRIVEREADSECTOR 517    
                             3662 ; 1330 |#define RSRC_NANDDATADRIVEWRITESECTOR RSRC_NANDDATADRIVEREADSECTOR
                             3663 ; 1331 |#define RSRC_NANDDATADRIVEDUMBMULTIWRITESETUP 0
                             3664 ; 1332 |#define RSRC_NANDDATADRIVEDUMBMULTIWRITESECTOR 0
                             3665 ; 1333 |#define RSRC_NANDDATADRIVECACHEMULTIWRITESETUP 0
                             3666 ; 1334 |#define RSRC_NANDDATADRIVECACHEMULTIWRITESECTOR 0
                             3667 ; 1335 |#define RSRC_NANDDATADRIVEERASE 0
                             3668 ; 1336 |#define RSRC_NANDDATADRIVEFLUSH RSRC_NANDDATADRIVEREADSECTOR
                             3669 ; 1337 |
                             3670 ; 1338 |#define RSRC_NANDSYSTEMDRIVEINIT RSRC_NANDMEDIAINIT
                             3671 ; 1339 |#define RSRC_NANDSYSTEMDRIVEGETINFO RSRC_NANDMEDIAINIT
                             3672 ; 1340 |#define RSRC_NANDSYSTEMDRIVESETINFO 0
                             3673 ; 1341 |#define RSRC_NANDSYSTEMDRIVEREADSECTOR 0
                             3674 ; 1342 |#define RSRC_NANDSYSTEMDRIVEWRITESECTOR 0
                             3675 ; 1343 |#define RSRC_NANDSYSTEMDRIVEMULTIWRITESETUP 0
                             3676 ; 1344 |#define RSRC_NANDSYSTEMDRIVEMULTIWRITESECTOR 0
                             3677 ; 1345 |#define RSRC_NANDSYSTEMDRIVEERASE 0
                             3678 ; 1346 |#define RSRC_NANDSYSTEMDRIVEFLUSH 0
                             3679 ; 1347 |
                             3680 ; 1348 |//$FILENAME vbr_codebank.src
                             3681 ; 1349 |#define RSRC_VBR_CODEBANK 518    
                             3682 ; 1350 |
                             3683 ; 1351 |//$FILENAME string_recordtest_menu.src
                             3684 ; 1352 |#define RSRC_STRING_RECORDTEST_MENU 519    
                             3685 ; 1353 |//$FILENAME string_recordtest_duration.src
                             3686 ; 1354 |#define RSRC_STRING_DURATION 520    
                             3687 ; 1355 |//$FILENAME string_recordtest_time5.src
                             3688 ; 1356 |#define RSRC_STRING_TIME5 521    
                             3689 ; 1357 |//$FILENAME string_recordtest_time10.src
                             3690 ; 1358 |#define RSRC_STRING_TIME10 522    
                             3691 ; 1359 |//$FILENAME string_recordtest_time30.src
                             3692 ; 1360 |#define RSRC_STRING_TIME30 523    
                             3693 ; 1361 |//$FILENAME string_recordtest_time60.src
                             3694 ; 1362 |#define RSRC_STRING_TIME60 524    
                             3695 ; 1363 |//$FILENAME string_recordtest_time300.src
                             3696 ; 1364 |#define RSRC_STRING_TIME300 525    
                             3697 ; 1365 |//$FILENAME string_recordtest_time600.src
                             3698 ; 1366 |#define RSRC_STRING_TIME600 526    
                             3699 ; 1367 |
                             3700 ; 1368 |//$FILENAME test_title.src
                             3701 ; 1369 |#define RSRC_TEST_TITLE 527    
                             3702 ; 1370 |//$FILENAME testmenu.src
                             3703 ; 1371 |#define RSRC_TEST_MENU_CODE_BANK 528    
                             3704 ; 1372 |
                             3705 ; 1373 |
                             3706 ; 1374 |//$FILENAME mmcmediastartup.src
                             3707 ; 1375 |#define RSRC_MMCDATADRIVEINIT 529    
                             3708 ; 1376 |#define RSRC_MMCMEDIAALLOCATE RSRC_MMCDATADRIVEINIT
                             3709 ; 1377 |#define RSRC_MMCMEDIADISCOVERALLOCATION RSRC_MMCDATADRIVEINIT
                             3710 ; 1378 |//$FILENAME mmcinfo.src
                             3711 ; 1379 |#define RSRC_MMCMEDIAGETINFO 530    
                             3712 ; 1380 |#define RSRC_MMCMEDIAGETMEDIATABLE RSRC_MMCMEDIAGETINFO
                             3713 ; 1381 |//$FILENAME mmcerase.src
                             3714 ; 1382 |#define RSRC_MMCMEDIAERASE 531    
                             3715 ; 1383 |
                             3716 ; 1384 |
                             3717 ; 1385 |#define RSRC_MMCDATADRIVEFLUSH RSRC_MMCDATADRIVEINIT
                             3718 ; 1386 |
                             3719 ; 1387 |//$FILENAME mmcenumerate.src
                             3720 ; 1388 |#define RSRC_MMCENUMERATE 532    
                             3721 ; 1389 |//$FILENAME mmcresetdevice.src
                             3722 ; 1390 |#define RSRC_MMC_RESETDEVICE 533    
                             3723 ; 1391 |//$FILENAME mmcprocesscsd.src
                             3724 ; 1392 |#define RSRC_MMC_PROCESSCSD 534    
                             3725 ; 1393 |//$FILENAME mmcprocesscid.src
                             3726 ; 1394 |#define RSRC_MMC_PROCESSCID 535    
                             3727 ; 1395 |//$FILENAME mmcprocesscid2.src
                             3728 ; 1396 |#define RSRC_FUNCLET_MMCPROCESSCID2 536    
                             3729 ; 1397 |//$FILENAME mmcdetectpresence.src
                             3730 ; 1398 |#define RSRC_MMC_DETECTPRESENCE 537    
                             3731 ; 1399 |//$FILENAME mmcserialnumberinit.src
                             3732 ; 1400 |#define RSRC_MMCSERIALNUMBERINIT 538    
                             3733 ; 1401 |//$FILENAME mmccheckwriteprotect.src
                             3734 ; 1402 |#define RSRC_MMC_CHECKWRITEPROTECT 539    
                             3735 ; 1403 |
                             3736 ; 1404 |//$FILENAME mmcread.src
                             3737 ; 1405 |#define RSRC_MMCDATADRIVEREADSECTOR 540    
                             3738 ; 1406 |//$FILENAME mmcmediainit.src
                             3739 ; 1407 |#define RSRC_MMCMEDIAINIT 541    
                             3740 ; 1408 |//$FILENAME mmcdatadriveinfo.src
                             3741 ; 1409 |#define RSRC_MMCDATADRIVESETINFO 542    
                             3742 ; 1410 |#define RSRC_MMCDATADRIVEGETINFO RSRC_MMCDATADRIVESETINFO
                             3743 ; 1411 |//$FILENAME mmcdatadriveerase.src
                             3744 ; 1412 |#define RSRC_MMCDATADRIVEERASE 543    
                             3745 ; 1413 |
                             3746 ; 1414 |#define RSRC_MMCDATADRIVEWRITESECTOR RSRC_MMCDATADRIVEREADSECTOR
                             3747 ; 1415 |#define RSRC_MMCDATADRIVEMULTIWRITESETUP RSRC_MMCDATADRIVEWRITESECTOR
                             3748 ; 1416 |#define RSRC_MMCDATADRIVEMULTIWRITESECTOR RSRC_MMCDATADRIVEWRITESECTOR
                             3749 ; 1417 |
                             3750 ; 1418 |
                             3751 ; 1419 |/////////////////////////////////////////////////////////////////////////////////
                             3752 ; 1420 |//  File system
                             3753 ; 1421 |/////////////////////////////////////////////////////////////////////////////////
                             3754 ; 1422 |//$FILENAME arrangefilename.src
                             3755 ; 1423 |#define RSRC_FUNCLET_ARRANGEFILENAME 544    
                             3756 ; 1424 |//$FILENAME clearcluster.src
                             3757 ; 1425 |#define RSRC_FUNCLET_CLEARCLUSTER 545    
                             3758 ; 1426 |//$FILENAME createdirectory.src
                             3759 ; 1427 |#define RSRC_FUNCLET_CREATEDIRECTORY 546    
                             3760 ; 1428 |//$FILENAME deletecontent.src
                             3761 ; 1429 |#define RSRC_FUNCLET_DELETECONTENT 547    
                             3762 ; 1430 |//$FILENAME deleterecord.src
                             3763 ; 1431 |#define RSRC_FUNCLET_DELETERECORD 548    
                             3764 ; 1432 |//$FILENAME fastopen.src
                             3765 ; 1433 |#define RSRC_FUNCLET_FASTOPEN 549    
                             3766 ; 1434 |//$FILENAME fcreate.src
                             3767 ; 1435 |#define RSRC_FUNCLET_FCREATE 550    
                             3768 ; 1436 |//$FILENAME filegetattrib.src
                             3769 ; 1437 |#define RSRC_FUNCLET_FILEGETATTRIB 551    
                             3770 ; 1438 |//$FILENAME filegetdate.src
                             3771 ; 1439 |#define RSRC_FUNCLET_FILEGETDATE 552    
                             3772 ; 1440 |//$FILENAME filesetattrib.src
                             3773 ; 1441 |#define RSRC_FUNCLET_FILESETATTRIB 553    
                             3774 ; 1442 |//$FILENAME filesetdate.src
                             3775 ; 1443 |#define RSRC_FUNCLET_FILESETDATE 554    
                             3776 ; 1444 |//$FILENAME fsinit.src
                             3777 ; 1445 |#define RSRC_FUNCLET_FSINIT 555    
                             3778 ; 1446 |//$FILENAME fsshutdown.src
                             3779 ; 1447 |#define RSRC_FUNCLET_FSSHUTDOWN 556    
                             3780 ; 1448 |//$FILENAME readdevicerecord.src
                             3781 ; 1449 |#define RSRC_FUNCLET_READDEVICERECORD 557    
                             3782 ; 1450 |//$FILENAME checkspaceinrootdir.src
                             3783 ; 1451 |#define RSRC_FUNCLET_CHECKSPACEINROOTDIR 558    
                             3784 ; 1452 |//$FILENAME setcwdhandle.src
                             3785 ; 1453 |#define RSRC_FUNCLET_SETCWDHANDLE 559    
                             3786 ; 1454 |//$FILENAME fsdriveinit.src
                             3787 ; 1455 |#define RSRC_FUNCLET_FSDRIVEINIT 560    
                             3788 ; 1456 |//$FILENAME fsclearBuf.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  16

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3789 ; 1457 |#define RSRC_FUNCLET_FSCLEARDRIVEBUF 561    
                             3790 ; 1458 |//RSRC_FUNCLET_TOTALFREECLUSTER    equ      328    ;$FILENAME totalfreecluster.src
                             3791 ; 1459 |//RSRC_FUNCLET_TOTALFREECLUSTERFAT16    equ      328    ;$FILENAME totalfreeclusterfat16.src
                             3792 ; 1460 |//$FILENAME fgetfasthandle.src
                             3793 ; 1461 |#define RSRC_FUNCLET_FGETFASTHANDLE 562    
                             3794 ; 1462 |//$FILENAME ishandlewriteallocated.src
                             3795 ; 1463 |#define RSRC_FUNCLET_ISHANDLEWRITEALLOCATED 563    
                             3796 ; 1464 |//$FILENAME isfileopen.src
                             3797 ; 1465 |#define RSRC_FUNCLET_ISFILEOPEN 564    
                             3798 ; 1466 |//$FILENAME iscurrworkdir.src
                             3799 ; 1467 |#define RSRC_FUNCLET_ISCURRWORKDIR 565    
                             3800 ; 1468 |//$FILENAME chdir.src
                             3801 ; 1469 |#define RSRC_FUNCLET_CHDIR 566    
                             3802 ; 1470 |//$FILENAME chdirFromOffset.src
                             3803 ; 1471 |#define RSRC_FUNCLET_CHDIR_FROM_OFFSET 567    
                             3804 ; 1472 |//$FILENAME deletetree.src
                             3805 ; 1473 |#define RSRC_FUNCLET_DELETETREE 568    
                             3806 ; 1474 |//$FILENAME deleteallrecords.src
                             3807 ; 1475 |#define RSRC_FUNCLET_DELETEALLRECORDS 569    
                             3808 ; 1476 |//$FILENAME cleardata.src
                             3809 ; 1477 |#define RSRC_FUNCLET_CLEARDATA 570    
                             3810 ; 1478 |//$FILENAME changetolowleveldir.src
                             3811 ; 1479 |#define RSRC_FUNCLET_CHANGETOLOWLEVELDIR 571    
                             3812 ; 1480 |//$FILENAME getrecordnumber.src
                             3813 ; 1481 |#define RSRC_FUNCLET_GETRECORDNUMBER 572    
                             3814 ; 1482 |//$FILENAME fileremove.src
                             3815 ; 1483 |#define RSRC_FUNCLET_FILEREMOVE 573    
                             3816 ; 1484 |//$FILENAME charactersearch.src
                             3817 ; 1485 |#define RSRC_FUNCLET_CHARACTERSEARCH 574    
                             3818 ; 1486 |//$FILENAME stringcompare.src
                             3819 ; 1487 |#define RSRC_FUNCLET_STRINGCOMPARE 575    
                             3820 ; 1488 |//$FILENAME fopenw.src
                             3821 ; 1489 |#define RSRC_FUNCLET_FOPENW 576    
                             3822 ; 1490 |//$FILENAME fremove.src
                             3823 ; 1491 |#define RSRC_FUNCLET_FREMOVE 577    
                             3824 ; 1492 |//$FILENAME fremovew.src
                             3825 ; 1493 |#define RSRC_FUNCLET_FREMOVEW 578    
                             3826 ; 1494 |//$FILENAME mkdir.src
                             3827 ; 1495 |#define RSRC_FUNCLET_MKDIR 579    
                             3828 ; 1496 |//$FILENAME mkdirw.src
                             3829 ; 1497 |#define RSRC_FUNCLET_MKDIRW 580    
                             3830 ; 1498 |//$FILENAME rmdir.src
                             3831 ; 1499 |#define RSRC_FUNCLET_RMDIR 581    
                             3832 ; 1500 |//$FILENAME rmdirw.src
                             3833 ; 1501 |#define RSRC_FUNCLET_RMDIRW 582    
                             3834 ; 1502 |//$FILENAME fgetc.src
                             3835 ; 1503 |#define RSRC_FUNCLET_FGETC 583    
                             3836 ; 1504 |//$FILENAME fgets.src
                             3837 ; 1505 |#define RSRC_FUNCLET_FGETS 584    
                             3838 ; 1506 |//$FILENAME fputc.src
                             3839 ; 1507 |#define RSRC_FUNCLET_FPUTC 585    
                             3840 ; 1508 |//$FILENAME fputs.src
                             3841 ; 1509 |#define RSRC_FUNCLET_FPUTS 586    
                             3842 ; 1510 |//$FILENAME arrangelongfilename.src
                             3843 ; 1511 |#define RSRC_FUNCLET_ARRANGELONGFILENAME 587    
                             3844 ; 1512 |//$FILENAME convert_itoa.src
                             3845 ; 1513 |#define RSRC_FUNCLET_CONVERT_ITOA 588    
                             3846 ; 1514 |//$FILENAME createdirrecord.src
                             3847 ; 1515 |#define RSRC_FUNCLET_CREATEDIRRECORD 589    
                             3848 ; 1516 |//$FILENAME chksum.src
                             3849 ; 1517 |#define RSRC_FUNCLET_CHKSUM 590    
                             3850 ; 1518 |//$FILENAME createshortdirrecord.src
                             3851 ; 1519 |#define RSRC_FUNCLET_CREATESHORTDIRRECORD 591    
                             3852 ; 1520 |//$FILENAME discardtrailigperiodsucs3.src
                             3853 ; 1521 |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODSUCS3 592    
                             3854 ; 1522 |//$FILENAME discardtrailigperiodsw.src
                             3855 ; 1523 |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODSW 593    
                             3856 ; 1524 |//$FILENAME extractfilenamew.src
                             3857 ; 1525 |#define RSRC_FUNCLET_EXTRACTFILENAMEW 594    
                             3858 ; 1526 |//$FILENAME extractpathw.src
                             3859 ; 1527 |#define RSRC_FUNCLET_EXTRACTPATHW 595    
                             3860 ; 1528 |//$FILENAME findfreerecord.src
                             3861 ; 1529 |#define RSRC_FUNCLET_FINDFREERECORD 596    
                             3862 ; 1530 |//$FILENAME getnamew.src
                             3863 ; 1531 |#define RSRC_FUNCLET_GETNAMEW 597    
                             3864 ; 1532 |//$FILENAME isdirectoryempty.src
                             3865 ; 1533 |#define RSRC_FUNCLET_ISDIRECTORYEMPTY 598    
                             3866 ; 1534 |//$FILENAME isshortnamevalid.src
                             3867 ; 1535 |#define RSRC_FUNCLET_ISSHORTNAMEVALID 599    
                             3868 ; 1536 |//$FILENAME longdirmatch.src
                             3869 ; 1537 |#define RSRC_FUNCLET_LONGDIRMATCH 600    
                             3870 ; 1538 |//$FILENAME unicodetooem.src
                             3871 ; 1539 |#define RSRC_FUNCLET_UNICODETOOEM 601    
                             3872 ; 1540 |//$FILENAME matchdirrecordw.src
                             3873 ; 1541 |#define RSRC_FUNCLET_MATCHDIRRECORDW 602    
                             3874 ; 1542 |//$FILENAME setcwd.src
                             3875 ; 1543 |#define RSRC_FUNCLET_SETCWD 603    
                             3876 ; 1544 |//$FILENAME setshortfilename.src
                             3877 ; 1545 |#define RSRC_FUNCLET_SETSHORTFILENAME 604    
                             3878 ; 1546 |//$FILENAME generatefilenametail.src
                             3879 ; 1547 |#define RSRC_FUNCLET_GENERATEFILENAMETAIL 605    
                             3880 ; 1548 |//$FILENAME dbcstounicode.src
                             3881 ; 1549 |#define RSRC_FUNCLET_DBCSTOUNICODE 606    
                             3882 ; 1550 |//$FILENAME strcpy.src
                             3883 ; 1551 |#define RSRC_FUNCLET_STRCPY 607    
                             3884 ; 1552 |//$FILENAME strcpyw.src
                             3885 ; 1553 |#define RSRC_FUNCLET_STRCPYW 608    
                             3886 ; 1554 |//$FILENAME strlengthw.src
                             3887 ; 1555 |#define RSRC_FUNCLET_STRLENGTHW 609    
                             3888 ; 1556 |//$FILENAME filesystempresent.src
                             3889 ; 1557 |#define RSRC_FUNCLET_FILESYSTEMPRESENT 610    
                             3890 ; 1558 |//$FILENAME DataDriveInit.src
                             3891 ; 1559 |#define RSRC_FUNCLET_DATADRIVEINIT 611    
                             3892 ; 1560 |//$FILENAME FSGetDataDrivePbsLocation.src
                             3893 ; 1561 |#define RSRC_FUNCLET_FSGETDATADRIVEPBSLOCATION 612    
                             3894 ; 1562 |//$FILENAME FSPartitionEntryCopy.src
                             3895 ; 1563 |#define RSRC_FUNCLET_FSPARTITIONENTRYCOPYFSDD 613    
                             3896 ; 1564 |//$FILENAME DataDriveGetSize.src
                             3897 ; 1565 |#define RSRC_FUNCLET_DATADRIVEGETSIZE 614    
                             3898 ; 1566 |//$FILENAME ConstructLongFileName.src
                             3899 ; 1567 |#define RSRC_FUNCLET_CONSTRUCTLONGFILENAME 615    
                             3900 ; 1568 |//$FILENAME strcpyucs3_2.src
                             3901 ; 1569 |#define RSRC_FUNCLET_STRCPYUCS3_2 616    
                             3902 ; 1570 |//$FILENAME getvolumelabel.src
                             3903 ; 1571 |#define RSRC_FUNCLET_GETVOLUMELABEL 617    
                             3904 ; 1572 |//$FILENAME setvolumelabel.src
                             3905 ; 1573 |#define RSRC_FUNCLET_SETVOLUMELABEL 618    
                             3906 ; 1574 |//$FILENAME disk_full.src
                             3907 ; 1575 |#define RSRC_DISK_FULL 619    
                             3908 ; 1576 |//$FILENAME chkdskstartup.src
                             3909 ; 1577 |#define RSRC_CHECKDISK 620    
                             3910 ; 1578 |//$FILENAME chkdskstartupy.src
                             3911 ; 1579 |#define RSRC_CHKDSK_YMEM 621    
                             3912 ; 1580 |//$FILENAME low_level_pwr_line1.src
                             3913 ; 1581 |#define RSRC_LOW_PWR_EXT_DEV_LINE1 622    
                             3914 ; 1582 |//$FILENAME low_level_pwr_line2.src
                             3915 ; 1583 |#define RSRC_LOW_PWR_EXT_DEV_LINE2 623    
                             3916 ; 1584 |//$FILENAME string_bit_rate.src
                             3917 ; 1585 |#define RSRC_STRING_BIT_RATE 624    
                             3918 ; 1586 |//$FILENAME string_96000hz.src
                             3919 ; 1587 |#define RSRC_STRING_96KBPS 625    
                             3920 ; 1588 |//$FILENAME string_112000hz.src
                             3921 ; 1589 |#define RSRC_STRING_112KBPS 626    
                             3922 ; 1590 |//$FILENAME string_128000hz.src
                             3923 ; 1591 |#define RSRC_STRING_128KBPS 627    
                             3924 ; 1592 |//$FILENAME string_160000hz.src
                             3925 ; 1593 |#define RSRC_STRING_160KBPS 628    
                             3926 ; 1594 |//$FILENAME string_192000hz.src
                             3927 ; 1595 |#define RSRC_STRING_192KBPS 629    
                             3928 ; 1596 |//$FILENAME string_224000hz.src
                             3929 ; 1597 |#define RSRC_STRING_224KBPS 630    
                             3930 ; 1598 |//$FILENAME string_256000hz.src
                             3931 ; 1599 |#define RSRC_STRING_256KBPS 631    
                             3932 ; 1600 |//$FILENAME string_320000hz.src
                             3933 ; 1601 |#define RSRC_STRING_320KBPS 632    
                             3934 ; 1602 |//$FILENAME string_hz.src
                             3935 ; 1603 |#define RSRC_STRING_HZ 633    
                             3936 ; 1604 |//$FILENAME EncCommonp.src
                             3937 ; 1605 |#define RSRC_ENCODERCOMMON_P_CODE 634    
                             3938 ; 1606 |//$FILENAME adc_adcx.src
                             3939 ; 1607 |#define RSRC_ADC_ADCX_CODE 635    
                             3940 ; 1608 |//$FILENAME adc_adcy.src
                             3941 ; 1609 |#define RSRC_ADC_ADCY_CODE 636    
                             3942 ; 1610 |//$FILENAME Funclet_encodercommon.src
                             3943 ; 1611 |#define RSRC_FUNCLET_LOADENCODERCOMMON 637    
                             3944 ; 1612 |//$FILENAME string_album.src
                             3945 ; 1613 |#define RSRC_STRING_ALBUM 638    
                             3946 ; 1614 |//$FILENAME string_encoder_song.src
                             3947 ; 1615 |#define RSRC_STRING_SONG 639    
                             3948 ; 1616 |//$FILENAME string_mode.src
                             3949 ; 1617 |#define RSRC_STRING_MODE 640    
                             3950 ; 1618 |
                             3951 ; 1619 |//////////////////////////////////////////////////////////////////////////////////
                             3952 ; 1620 |// display related
                             3953 ; 1621 |//////////////////////////////////////////////////////////////////////////////////
                             3954 ; 1622 |//$FILENAME Funclet_HalDisplayInit.src
                             3955 ; 1623 |#define RSRC_FUNCLET_HAL_DISPLAY_INIT 641    
                             3956 ; 1624 |//$FILENAME Funclet_SalDisplayInit.src
                             3957 ; 1625 |#define RSRC_FUNCLET_SAL_DISPLAY_INIT 642    
                             3958 ; 1626 |//$FILENAME Funclet_SalHandleMessage.src
                             3959 ; 1627 |#define RSRC_FUNCLET_SAL_HANDLE_MSG 643    
                             3960 ; 1628 |//$FILENAME Funclet_FixBitmapHeader.src
                             3961 ; 1629 |#define RSRC_FUNCLET_FIXBITMAPHEADER 644    
                             3962 ; 1630 |//$FILENAME Funclet_BitmapReadHeader.src
                             3963 ; 1631 |#define RSRC_FUNCLET_BITMAPREADHEADER 645    
                             3964 ; 1632 |//$FILENAME Funclet_BitmapReadPalette.src
                             3965 ; 1633 |#define RSRC_FUNCLET_BITMAPREADPALETTE 646    
                             3966 ; 1634 |//$FILENAME Funclet_BitmapReadBitMask.src
                             3967 ; 1635 |#define RSRC_FUNCLET_BITMAPREADBITMASK 647    
                             3968 ; 1636 |//$FILENAME Funclet_BitmapPrintNonPalette.src
                             3969 ; 1637 |#define RSRC_FUNCLET_BITMAPPRINTNONPALETTE 648    
                             3970 ; 1638 |//$FILENAME Funclet_BitmapPrintPalette.src
                             3971 ; 1639 |#define RSRC_FUNCLET_BITMAPPRINTPALETTE 649    
                             3972 ; 1640 |//$FILENAME Funclet_DisplayPrintBitmapFile.src
                             3973 ; 1641 |#define RSRC_FUNCLET_DISPLAYPRINTBITMAPFILE 650    
                             3974 ; 1642 |//$FILENAME Funclet_DisplayPrintBitmapResource.src
                             3975 ; 1643 |#define RSRC_FUNCLET_DISPLAYPRINTBITMAPRESOURCE 651    
                             3976 ; 1644 |
                             3977 ; 1645 |//////////////////////////////////////////////////////////////////////////////////
                             3978 ; 1646 |//WMDRM Related
                             3979 ; 1647 |//////////////////////////////////////////////////////////////////////////////////
                             3980 ; 1648 |//$FILENAME legacy_decryptcontentkey.src
                             3981 ; 1649 |#define RSRC_FUNCLET_LEGACY_DECRYPTCONTENTKEY 652    
                             3982 ; 1650 |//$FILENAME drm_bbx_legacycipherkeysetup.src
                             3983 ; 1651 |#define RSRC_FUNCLET_DRM_BBX_LEGACYCIPHERKEYSETUP 653    
                             3984 ; 1652 |//$FILENAME drm_bbx_initialize.src
                             3985 ; 1653 |#define RSRC_FUNCLET_DRM_BBX_INITIALIZE 654    
                             3986 ; 1654 |//$FILENAME drm_bbx_canbind.src
                             3987 ; 1655 |#define RSRC_FUNCLET_DRM_BBX_CANBIND 655    
                             3988 ; 1656 |//$FILENAME verifychecksum.src
                             3989 ; 1657 |#define RSRC_FUNCLET_VERIFYCHECKSUM 656    
                             3990 ; 1658 |//$FILENAME drm_b64_encodew.src
                             3991 ; 1659 |#define RSRC_FUNCLET_DRM_B64_ENCODEW 657    
                             3992 ; 1660 |//$FILENAME _performactions.src
                             3993 ; 1661 |#define RSRC_FUNCLET__PERFORMACTIONS 658    
                             3994 ; 1662 |//$FILENAME _processendofchain.src
                             3995 ; 1663 |#define RSRC_FUNCLET__PROCESSENDOFCHAIN 659    
                             3996 ; 1664 |//$FILENAME drmcrt_iswxdigit.src
                             3997 ; 1665 |#define RSRC_FUNCLET_DRMCRT_ISWXDIGIT 660    
                             3998 ; 1666 |//$FILENAME drmcrt_towlower.src
                             3999 ; 1667 |#define RSRC_FUNCLET_DRMCRT_TOWLOWER 661    
                             4000 ; 1668 |//$FILENAME drmcrt_wcslen.src
                             4001 ; 1669 |#define RSRC_FUNCLET_DRMCRT_WCSLEN 662    
                             4002 ; 1670 |//$FILENAME drmcrt_wcsncpy.src
                             4003 ; 1671 |#define RSRC_FUNCLET_DRMCRT_WCSNCPY 663    
                             4004 ; 1672 |//$FILENAME drmcrt_memmove.src
                             4005 ; 1673 |#define RSRC_FUNCLET_DRMCRT_MEMMOVE 664    
                             4006 ; 1674 |//$FILENAME performoperation_part1.src
                             4007 ; 1675 |#define RSRC_FUNCLET_PERFORMOPERATION_PART1 665    
                             4008 ; 1676 |//$FILENAME performoperation_part2.src
                             4009 ; 1677 |#define RSRC_FUNCLET_PERFORMOPERATION_PART2 666    
                             4010 ; 1678 |//$FILENAME performoperation_part3.src
                             4011 ; 1679 |#define RSRC_FUNCLET_PERFORMOPERATION_PART3 667    
                             4012 ; 1680 |//$FILENAME performoperation_part4.src
                             4013 ; 1681 |#define RSRC_FUNCLET_PERFORMOPERATION_PART4 668    
                             4014 ; 1682 |//$FILENAME performoperation_part5.src
                             4015 ; 1683 |#define RSRC_FUNCLET_PERFORMOPERATION_PART5 669    
                             4016 ; 1684 |//$FILENAME performoperation_part6.src
                             4017 ; 1685 |#define RSRC_FUNCLET_PERFORMOPERATION_PART6 670    
                             4018 ; 1686 |//$FILENAME isvalidfunction.src
                             4019 ; 1687 |#define RSRC_FUNCLET_ISVALIDFUNCTION 671    
                             4020 ; 1688 |//$FILENAME functiongetvalue.src
                             4021 ; 1689 |#define RSRC_FUNCLET_FUNCTIONGETVALUE 672    
                             4022 ; 1690 |//$FILENAME globalsetvariable.src
                             4023 ; 1691 |#define RSRC_FUNCLET_GLOBALSETVARIABLE 673    
                             4024 ; 1692 |//$FILENAME variabledrmkgetorset.src
                             4025 ; 1693 |#define RSRC_FUNCLET_VARIABLEDRMKGETORSET 674    
                             4026 ; 1694 |//$FILENAME variabledrmgetorset.src
                             4027 ; 1695 |#define RSRC_FUNCLET_VARIABLEDRMGETORSET 675    
                             4028 ; 1696 |//$FILENAME variableappgetorset.src
                             4029 ; 1697 |#define RSRC_FUNCLET_VARIABLEAPPGETORSET 676    
                             4030 ; 1698 |//$FILENAME variablelicensegetorset.src
                             4031 ; 1699 |#define RSRC_FUNCLET_VARIABLELICENSEGETORSET 677    
                             4032 ; 1700 |//$FILENAME variablecontentgetorset.src
                             4033 ; 1701 |#define RSRC_FUNCLET_VARIABLECONTENTGETORSET 678    
                             4034 ; 1702 |//$FILENAME variabledevicegetorset.src
                             4035 ; 1703 |#define RSRC_FUNCLET_VARIABLEDEVICEGETORSET 679    
                             4036 ; 1704 |//$FILENAME variablepmlicensegetorset.src
                             4037 ; 1705 |#define RSRC_FUNCLET_VARIABLEPMLICENSEGETORSET 680    
                             4038 ; 1706 |//$FILENAME drm_hds_createstore.src
                             4039 ; 1707 |#define RSRC_FUNCLET_DRM_HDS_CREATESTORE 681    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  17

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4040 ; 1708 |//$FILENAME drm_hds_init.src
                             4041 ; 1709 |#define RSRC_FUNCLET_DRM_HDS_INIT 682    
                             4042 ; 1710 |//$FILENAME drm_hds_uninit.src
                             4043 ; 1711 |#define RSRC_FUNCLET_DRM_HDS_UNINIT 683    
                             4044 ; 1712 |//$FILENAME drm_hds_openstore.src
                             4045 ; 1713 |#define RSRC_FUNCLET_DRM_HDS_OPENSTORE 684    
                             4046 ; 1714 |//$FILENAME drm_hds_deleteslot.src
                             4047 ; 1715 |#define RSRC_FUNCLET_DRM_HDS_DELETESLOT 685    
                             4048 ; 1716 |//$FILENAME drm_hds_slotresize.src
                             4049 ; 1717 |#define RSRC_FUNCLET_DRM_HDS_SLOTRESIZE 686    
                             4050 ; 1718 |//$FILENAME drm_hds_initslotenum.src
                             4051 ; 1719 |#define RSRC_FUNCLET_DRM_HDS_INITSLOTENUM 687    
                             4052 ; 1720 |//$FILENAME drm_hds_cleanupstore.src
                             4053 ; 1721 |#define RSRC_FUNCLET_DRM_HDS_CLEANUPSTORE 688    
                             4054 ; 1722 |//$FILENAME _hdscopyslot_child2child.src
                             4055 ; 1723 |#define RSRC_FUNCLET__HDSCOPYSLOT_CHILD2CHILD 689    
                             4056 ; 1724 |//$FILENAME _hdscopychildpayload.src
                             4057 ; 1725 |#define RSRC_FUNCLET__HDSCOPYCHILDPAYLOAD 690    
                             4058 ; 1726 |//$FILENAME _hdsdefragmentfile.src
                             4059 ; 1727 |#define RSRC_FUNCLET__HDSDEFRAGMENTFILE 691    
                             4060 ; 1728 |//$FILENAME _hdscleanupnamespace.src
                             4061 ; 1729 |#define RSRC_FUNCLET__HDSCLEANUPNAMESPACE 692    
                             4062 ; 1730 |//$FILENAME _hdscleanupstore.src
                             4063 ; 1731 |#define RSRC_FUNCLET__HDSCLEANUPSTORE 693    
                             4064 ; 1732 |//$FILENAME drm_lst_clean.src
                             4065 ; 1733 |#define RSRC_FUNCLET_DRM_LST_CLEAN 694    
                             4066 ; 1734 |//$FILENAME _hdslocatefreeblockforslot.src
                             4067 ; 1735 |#define RSRC_FUNCLET__HDSLOCATEFREEBLOCKFORSLOT 695    
                             4068 ; 1736 |//$FILENAME _hdslockblock2deleteslot.src
                             4069 ; 1737 |#define RSRC_FUNCLET__HDSLOCKBLOCK2DELETESLOT 696    
                             4070 ; 1738 |//$FILENAME _hdsunlockblock2deleteslot.src
                             4071 ; 1739 |#define RSRC_FUNCLET__HDSUNLOCKBLOCK2DELETESLOT 697    
                             4072 ; 1740 |//$FILENAME _hdscreatenamespace.src
                             4073 ; 1741 |#define RSRC_FUNCLET__HDSCREATENAMESPACE 698    
                             4074 ; 1742 |//$FILENAME _hdsfilepos2blocknum.src
                             4075 ; 1743 |#define RSRC_FUNCLET__HDSFILEPOS2BLOCKNUM 699    
                             4076 ; 1744 |//$FILENAME _writesrn.src
                             4077 ; 1745 |#define RSRC_FUNCLET__WRITESRN 700    
                             4078 ; 1746 |//$FILENAME _writecommonblockheader.src
                             4079 ; 1747 |#define RSRC_FUNCLET__WRITECOMMONBLOCKHEADER 701    
                             4080 ; 1748 |//$FILENAME _writechildblockheader.src
                             4081 ; 1749 |#define RSRC_FUNCLET__WRITECHILDBLOCKHEADER 702    
                             4082 ; 1750 |//$FILENAME _readdatablockheader.src
                             4083 ; 1751 |#define RSRC_FUNCLET__READDATABLOCKHEADER 703    
                             4084 ; 1752 |//$FILENAME _writedatablockheader.src
                             4085 ; 1753 |#define RSRC_FUNCLET__WRITEDATABLOCKHEADER 704    
                             4086 ; 1754 |//$FILENAME _hdsexpandstore.src
                             4087 ; 1755 |#define RSRC_FUNCLET__HDSEXPANDSTORE 705    
                             4088 ; 1756 |//$FILENAME _hdsallocblock.src
                             4089 ; 1757 |#define RSRC_FUNCLET__HDSALLOCBLOCK 706    
                             4090 ; 1758 |//$FILENAME _hdsfreeblock.src
                             4091 ; 1759 |#define RSRC_FUNCLET__HDSFREEBLOCK 707    
                             4092 ; 1760 |//$FILENAME _hdscreateoversizedslot.src
                             4093 ; 1761 |#define RSRC_FUNCLET__HDSCREATEOVERSIZEDSLOT 708    
                             4094 ; 1762 |//$FILENAME _hdsallocslotinfile.src
                             4095 ; 1763 |#define RSRC_FUNCLET__HDSALLOCSLOTINFILE 709    
                             4096 ; 1764 |//$FILENAME _hdswriteblockhdr.src
                             4097 ; 1765 |#define RSRC_FUNCLET__HDSWRITEBLOCKHDR 710    
                             4098 ; 1766 |//$FILENAME _hdsadjustchildpayload.src
                             4099 ; 1767 |#define RSRC_FUNCLET__HDSADJUSTCHILDPAYLOAD 711    
                             4100 ; 1768 |//$FILENAME _hdsfindleftmostleafblock.src
                             4101 ; 1769 |#define RSRC_FUNCLET__HDSFINDLEFTMOSTLEAFBLOCK 712    
                             4102 ; 1770 |//$FILENAME _hdscreateandopenslot.src
                             4103 ; 1771 |#define RSRC_FUNCLET__HDSCREATEANDOPENSLOT 713    
                             4104 ; 1772 |//$FILENAME _hdsremoveslot.src
                             4105 ; 1773 |#define RSRC_FUNCLET__HDSREMOVESLOT 714    
                             4106 ; 1774 |//$FILENAME _hdscopyandlocknewslot.src
                             4107 ; 1775 |#define RSRC_FUNCLET__HDSCOPYANDLOCKNEWSLOT 715    
                             4108 ; 1776 |//$FILENAME _hdsrelocateslotandkeepcurrlock.src
                             4109 ; 1777 |#define RSRC_FUNCLET__HDSRELOCATESLOTANDKEEPCURRLOCK 716    
                             4110 ; 1778 |//$FILENAME _hdstraversenextrightsiblingblock.src
                             4111 ; 1779 |#define RSRC_FUNCLET__HDSTRAVERSENEXTRIGHTSIBLINGBLOCK 717    
                             4112 ; 1780 |//$FILENAME _hdstraverseblocksinpostorder.src
                             4113 ; 1781 |#define RSRC_FUNCLET__HDSTRAVERSEBLOCKSINPOSTORDER 718    
                             4114 ; 1782 |//$FILENAME _hdsslotresize.src
                             4115 ; 1783 |#define RSRC_FUNCLET__HDSSLOTRESIZE 719    
                             4116 ; 1784 |//$FILENAME _isnull.src
                             4117 ; 1785 |#define RSRC_FUNCLET__ISNULL 720    
                             4118 ; 1786 |//$FILENAME _hdsgensrnhash.src
                             4119 ; 1787 |#define RSRC_FUNCLET__HDSGENSRNHASH 721    
                             4120 ; 1788 |//$FILENAME _hdsallocblockbuffer.src
                             4121 ; 1789 |#define RSRC_FUNCLET__HDSALLOCBLOCKBUFFER 722    
                             4122 ; 1790 |//$FILENAME _readsrn.src
                             4123 ; 1791 |#define RSRC_FUNCLET__READSRN 723    
                             4124 ; 1792 |//$FILENAME _hdsgetputchildblocknum.src
                             4125 ; 1793 |#define RSRC_FUNCLET__HDSGETPUTCHILDBLOCKNUM 724    
                             4126 ; 1794 |//$FILENAME _hdshashkeytoindex.src
                             4127 ; 1795 |#define RSRC_FUNCLET__HDSHASHKEYTOINDEX 725    
                             4128 ; 1796 |//$FILENAME _hdsslotwrite.src
                             4129 ; 1797 |#define RSRC_FUNCLET__HDSSLOTWRITE 726    
                             4130 ; 1798 |//$FILENAME _hdsinitslotenum.src
                             4131 ; 1799 |#define RSRC_FUNCLET__HDSINITSLOTENUM 727    
                             4132 ; 1800 |//$FILENAME drm_lst_close.src
                             4133 ; 1801 |#define RSRC_FUNCLET_DRM_LST_CLOSE 728    
                             4134 ; 1802 |//$FILENAME drm_lst_enumnext.src
                             4135 ; 1803 |#define RSRC_FUNCLET_DRM_LST_ENUMNEXT 729    
                             4136 ; 1804 |//$FILENAME drm_lst_enumdelete.src
                             4137 ; 1805 |#define RSRC_FUNCLET_DRM_LST_ENUMDELETE 730    
                             4138 ; 1806 |//$FILENAME _processextensions.src
                             4139 ; 1807 |#define RSRC_FUNCLET__PROCESSEXTENSIONS 731    
                             4140 ; 1808 |//$FILENAME _processidlist.src
                             4141 ; 1809 |#define RSRC_FUNCLET__PROCESSIDLIST 732    
                             4142 ; 1810 |//$FILENAME _processexclusions.src
                             4143 ; 1811 |#define RSRC_FUNCLET__PROCESSEXCLUSIONS 733    
                             4144 ; 1812 |//$FILENAME _processinclusions.src
                             4145 ; 1813 |#define RSRC_FUNCLET__PROCESSINCLUSIONS 734    
                             4146 ; 1814 |//$FILENAME drm_opl_processcopyoutputleveldata.src
                             4147 ; 1815 |#define RSRC_FUNCLET_DRM_OPL_PROCESSCOPYOUTPUTLEVELDATA 735    
                             4148 ; 1816 |//$FILENAME _getopllevel.src
                             4149 ; 1817 |#define RSRC_FUNCLET__GETOPLLEVEL 736    
                             4150 ; 1818 |//$FILENAME drm_opl_processplayoutputleveldata.src
                             4151 ; 1819 |#define RSRC_FUNCLET_DRM_OPL_PROCESSPLAYOUTPUTLEVELDATA 737    
                             4152 ; 1820 |//$FILENAME _updateattributetokeninslot.src
                             4153 ; 1821 |#define RSRC_FUNCLET__UPDATEATTRIBUTETOKENINSLOT 738    
                             4154 ; 1822 |//$FILENAME drm_sst_settokenvalue.src
                             4155 ; 1823 |#define RSRC_FUNCLET_DRM_SST_SETTOKENVALUE 739    
                             4156 ; 1824 |//$FILENAME drm_sst_createlicensestatepassword.src
                             4157 ; 1825 |#define RSRC_FUNCLET_DRM_SST_CREATELICENSESTATEPASSWORD 740    
                             4158 ; 1826 |//$FILENAME drm_utl_promoteansitounicode.src
                             4159 ; 1827 |#define RSRC_FUNCLET_DRM_UTL_PROMOTEANSITOUNICODE 741    
                             4160 ; 1828 |//$FILENAME drm_pk_symmetricsign.src
                             4161 ; 1829 |#define RSRC_FUNCLET_DRM_PK_SYMMETRICSIGN 742    
                             4162 ; 1830 |//$FILENAME drm_utl_getversionfromstring.src
                             4163 ; 1831 |#define RSRC_FUNCLET_DRM_UTL_GETVERSIONFROMSTRING 743    
                             4164 ; 1832 |//$FILENAME drm_utl_stringinsertblanksubstring.src
                             4165 ; 1833 |#define RSRC_FUNCLET_DRM_UTL_STRINGINSERTBLANKSUBSTRING 744    
                             4166 ; 1834 |//$FILENAME drm_utl_stringremovesubstring.src
                             4167 ; 1835 |#define RSRC_FUNCLET_DRM_UTL_STRINGREMOVESUBSTRING 745    
                             4168 ; 1836 |//$FILENAME drm_utl_dstrsearch.src
                             4169 ; 1837 |#define RSRC_FUNCLET_DRM_UTL_DSTRSEARCH 746    
                             4170 ; 1838 |//$FILENAME drm_utl_dstrsearchreverse.src
                             4171 ; 1839 |#define RSRC_FUNCLET_DRM_UTL_DSTRSEARCHREVERSE 747    
                             4172 ; 1840 |//$FILENAME drm_utl_stringtoguid.src
                             4173 ; 1841 |#define RSRC_FUNCLET_DRM_UTL_STRINGTOGUID 748    
                             4174 ; 1842 |//$FILENAME drm_utl_ensuredataalignment.src
                             4175 ; 1843 |#define RSRC_FUNCLET_DRM_UTL_ENSUREDATAALIGNMENT 749    
                             4176 ; 1844 |//$FILENAME overlappingdates.src
                             4177 ; 1845 |#define RSRC_FUNCLET_OVERLAPPINGDATES 750    
                             4178 ; 1846 |//$FILENAME drm_asd_parsev2license.src
                             4179 ; 1847 |#define RSRC_FUNCLET_DRM_ASD_PARSEV2LICENSE 751    
                             4180 ; 1848 |//$FILENAME neginfdate.src
                             4181 ; 1849 |#define RSRC_FUNCLET_NEGINFDATE 752    
                             4182 ; 1850 |//$FILENAME infdate.src
                             4183 ; 1851 |#define RSRC_FUNCLET_INFDATE 753    
                             4184 ; 1852 |//$FILENAME isexpired.src
                             4185 ; 1853 |#define RSRC_FUNCLET_ISEXPIRED 754    
                             4186 ; 1854 |//$FILENAME getsecstateattr.src
                             4187 ; 1855 |#define RSRC_FUNCLET_GETSECSTATEATTR 755    
                             4188 ; 1856 |//$FILENAME setexpirycategory.src
                             4189 ; 1857 |#define RSRC_FUNCLET_SETEXPIRYCATEGORY 756    
                             4190 ; 1858 |//$FILENAME getv2licenseinfo.src
                             4191 ; 1859 |#define RSRC_FUNCLET_GETV2LICENSEINFO 757    
                             4192 ; 1860 |//$FILENAME getnextlicense.src
                             4193 ; 1861 |#define RSRC_FUNCLET_GETNEXTLICENSE 758    
                             4194 ; 1862 |//$FILENAME aggregate.src
                             4195 ; 1863 |#define RSRC_FUNCLET_AGGREGATE 759    
                             4196 ; 1864 |//$FILENAME drm_asd_getlicenseaggregatedata.src
                             4197 ; 1865 |#define RSRC_FUNCLET_DRM_ASD_GETLICENSEAGGREGATEDATA 760    
                             4198 ; 1866 |//$FILENAME _scannodeforattributew.src
                             4199 ; 1867 |#define RSRC_FUNCLET__SCANNODEFORATTRIBUTEW 761    
                             4200 ; 1868 |//$FILENAME _getxmlnodecdataw.src
                             4201 ; 1869 |#define RSRC_FUNCLET__GETXMLNODECDATAW 762    
                             4202 ; 1870 |//$FILENAME drm_ddc_getdevicecertificate.src
                             4203 ; 1871 |#define RSRC_FUNCLET_DRM_DDC_GETDEVICECERTIFICATE 763    
                             4204 ; 1872 |//$FILENAME _createdevicestore.src
                             4205 ; 1873 |#define RSRC_FUNCLET__CREATEDEVICESTORE 764    
                             4206 ; 1874 |//$FILENAME _mapdrmerror.src
                             4207 ; 1875 |#define RSRC_FUNCLET__MAPDRMERROR 765    
                             4208 ; 1876 |//$FILENAME _comparemachineid.src
                             4209 ; 1877 |#define RSRC_FUNCLET__COMPAREMACHINEID 766    
                             4210 ; 1878 |//$FILENAME initmgrcontext.src
                             4211 ; 1879 |#define RSRC_FUNCLET_INITMGRCONTEXT 767    
                             4212 ; 1880 |//$FILENAME drm_mgr_setv2header.src
                             4213 ; 1881 |#define RSRC_FUNCLET_DRM_MGR_SETV2HEADER 768    
                             4214 ; 1882 |//$FILENAME drm_mgr_commit.src
                             4215 ; 1883 |#define RSRC_FUNCLET_DRM_MGR_COMMIT 769    
                             4216 ; 1884 |//$FILENAME drm_mgr_cleanuplicensestore.src
                             4217 ; 1885 |#define RSRC_FUNCLET_DRM_MGR_CLEANUPLICENSESTORE 770    
                             4218 ; 1886 |//$FILENAME januscleandatastore.src
                             4219 ; 1887 |#define RSRC_FUNCLET_JANUSCLEANDATASTORE 771    
                             4220 ; 1888 |//$FILENAME drm_mtr_openid.src
                             4221 ; 1889 |#define RSRC_FUNCLET_DRM_MTR_OPENID 772    
                             4222 ; 1890 |//$FILENAME drm_mtr_incrementcount.src
                             4223 ; 1891 |#define RSRC_FUNCLET_DRM_MTR_INCREMENTCOUNT 773    
                             4224 ; 1892 |//$FILENAME drm_mtr_closecontext.src
                             4225 ; 1893 |#define RSRC_FUNCLET_DRM_MTR_CLOSECONTEXT 774    
                             4226 ; 1894 |//$FILENAME oem_setendoffile.src
                             4227 ; 1895 |#define RSRC_FUNCLET_OEM_SETENDOFFILE 775    
                             4228 ; 1896 |//$FILENAME oem_genrandombytes.src
                             4229 ; 1897 |#define RSRC_FUNCLET_OEM_GENRANDOMBYTES 776    
                             4230 ; 1898 |//$FILENAME oem_getfallbacksigningkey.src
                             4231 ; 1899 |#define RSRC_FUNCLET_OEM_GETFALLBACKSIGNINGKEY 777    
                             4232 ; 1900 |//$FILENAME oem_getdevicecerttemplate.src
                             4233 ; 1901 |#define RSRC_FUNCLET_OEM_GETDEVICECERTTEMPLATE 778    
                             4234 ; 1902 |//$FILENAME oem_setdevicecert.src
                             4235 ; 1903 |#define RSRC_FUNCLET_OEM_SETDEVICECERT 779    
                             4236 ; 1904 |//$FILENAME oem_getclockresetstate.src
                             4237 ; 1905 |#define RSRC_FUNCLET_OEM_GETCLOCKRESETSTATE 780    
                             4238 ; 1906 |//$FILENAME oem_setclockresetstate.src
                             4239 ; 1907 |#define RSRC_FUNCLET_OEM_SETCLOCKRESETSTATE 781    
                             4240 ; 1908 |//$FILENAME oem_getuniqueid.src
                             4241 ; 1909 |#define RSRC_FUNCLET_OEM_GETUNIQUEID 782    
                             4242 ; 1910 |//$FILENAME oem_getdevicecert.src
                             4243 ; 1911 |#define RSRC_FUNCLET_OEM_GETDEVICECERT 783    
                             4244 ; 1912 |//$FILENAME drm_snc_openstore.src
                             4245 ; 1913 |#define RSRC_FUNCLET_DRM_SNC_OPENSTORE 784    
                             4246 ; 1914 |//$FILENAME drm_snc_closestore.src
                             4247 ; 1915 |#define RSRC_FUNCLET_DRM_SNC_CLOSESTORE 785    
                             4248 ; 1916 |//$FILENAME _setkidstoredata.src
                             4249 ; 1917 |#define RSRC_FUNCLET__SETKIDSTOREDATA 786    
                             4250 ; 1918 |//$FILENAME drm_snc_deletekid.src
                             4251 ; 1919 |#define RSRC_FUNCLET_DRM_SNC_DELETEKID 787    
                             4252 ; 1920 |//$FILENAME drm_snc_updatekid.src
                             4253 ; 1921 |#define RSRC_FUNCLET_DRM_SNC_UPDATEKID 788    
                             4254 ; 1922 |//$FILENAME drm_mgr_setv1header.src
                             4255 ; 1923 |#define RSRC_FUNCLET_DRM_MGR_SETV1HEADER 789    
                             4256 ; 1924 |//$FILENAME functiongetvalue_part1.src
                             4257 ; 1925 |#define RSRC_FUNCLET_FUNCTIONGETVALUE_PART1 790    
                             4258 ; 1926 |//$FILENAME functiongetvalue_fn_datediff.src
                             4259 ; 1927 |#define RSRC_FUNCLET_FUNCTIONGETVALUE_FN_DATEDIFF 791    
                             4260 ; 1928 |//$FILENAME _hdscreatenamespacestore.src
                             4261 ; 1929 |#define RSRC_FUNCLET__HDSCREATENAMESPACESTORE 792    
                             4262 ; 1930 |//$FILENAME drm_hds_createstore2.src
                             4263 ; 1931 |#define RSRC_FUNCLET_DRM_HDS_CREATESTORE2 793    
                             4264 ; 1932 |//$FILENAME drm_hds_openstore2.src
                             4265 ; 1933 |#define RSRC_FUNCLET_DRM_HDS_OPENSTORE2 794    
                             4266 ; 1934 |//$FILENAME _hdsprealloc.src
                             4267 ; 1935 |#define RSRC_FUNCLET__HDSPREALLOC 795    
                             4268 ; 1936 |//$FILENAME oem_systemtimetofiletime.src
                             4269 ; 1937 |#define RSRC_FUNCLET_OEM_SYSTEMTIMETOFILETIME 796    
                             4270 ; 1938 |//$FILENAME oem_filetimetosystemtime.src
                             4271 ; 1939 |#define RSRC_FUNCLET_OEM_FILETIMETOSYSTEMTIME 797    
                             4272 ; 1940 |//$FILENAME gendevicecertificate.src
                             4273 ; 1941 |#define RSRC_FUNCLET_GENDEVICECERTIFICATE 798    
                             4274 ; 1942 |//$FILENAME drmcrt_memmove_mem.src
                             4275 ; 1943 |#define RSRC_FUNCLET_DRMCRT_MEMMOVE_MEM 799    
                             4276 ; 1944 |//$FILENAME copyhdsdtore.src
                             4277 ; 1945 |#define RSRC_FUNCLET_COPYHDSDTORE 800    
                             4278 ; 1946 |//$FILENAME generatedevicecert.src
                             4279 ; 1947 |#define RSRC_FUNCLET_GENERATEDEVICECERT 801    
                             4280 ; 1948 |//$FILENAME oem_getdevicedatetime.src
                             4281 ; 1949 |#define RSRC_FUNCLET_OEM_GETDEVICEDATETIME 802    
                             4282 ; 1950 |//$FILENAME drm_mtr_updatedata.src
                             4283 ; 1951 |#define RSRC_FUNCLET_DRM_MTR_UPDATEDATA 803    
                             4284 ; 1952 |//$FILENAME _hdsupdatesrn.src
                             4285 ; 1953 |#define RSRC_FUNCLET__HDSUPDATESRN 804    
                             4286 ; 1954 |//$FILENAME drm_b64_decodew_inplace.src
                             4287 ; 1955 |#define RSRC_FUNCLET_DRM_B64_DECODEW_INPLACE 805    
                             4288 ; 1956 |//$FILENAME _checksecureclock.src
                             4289 ; 1957 |#define RSRC_FUNCLET__CHECKSECURECLOCK 806    
                             4290 ; 1958 |//$FILENAME _preparesecureclockdataforwriting.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  18

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4291 ; 1959 |#define RSRC_FUNCLET__PREPARESECURECLOCKDATAFORWRITING 807    
                             4292 ; 1960 |//$FILENAME _preparesecureclockdataforreading.src
                             4293 ; 1961 |#define RSRC_FUNCLET__PREPARESECURECLOCKDATAFORREADING 808    
                             4294 ; 1962 |//$FILENAME drm_sst_closelockedslot.src
                             4295 ; 1963 |#define RSRC_FUNCLET_DRM_SST_CLOSELOCKEDSLOT 809    
                             4296 ; 1964 |//$FILENAME variablesecuretimegetorset.src
                             4297 ; 1965 |#define RSRC_FUNCLET_VARIABLESECURETIMEGETORSET 810    
                             4298 ; 1966 |//$FILENAME strtol.src
                             4299 ; 1967 |#define RSRC_FUNCLET_STRTOL 811    
                             4300 ; 1968 |//$FILENAME mktime.src
                             4301 ; 1969 |#define RSRC_FUNCLET_MKTIME 812    
                             4302 ; 1970 |//$FILENAME gmtime.src
                             4303 ; 1971 |#define RSRC_FUNCLET_GMTIME 813    
                             4304 ; 1972 |//$FILENAME localtime.src
                             4305 ; 1973 |#define RSRC_FUNCLET_LOCALTIME 814    
                             4306 ; 1974 |//$FILENAME _struct_tm_to_systemtime.src
                             4307 ; 1975 |#define RSRC_FUNCLET__STRUCT_TM_TO_SYSTEMTIME 815    
                             4308 ; 1976 |//$FILENAME _systemtime_to_struct_tm.src
                             4309 ; 1977 |#define RSRC_FUNCLET__SYSTEMTIME_TO_STRUCT_TM 816    
                             4310 ; 1978 |//$FILENAME _systemtimetotime_t.src
                             4311 ; 1979 |#define RSRC_FUNCLET__SYSTEMTIMETOTIME_T 817    
                             4312 ; 1980 |//$FILENAME oem_setsystemtime.src
                             4313 ; 1981 |#define RSRC_FUNCLET_OEM_SETSYSTEMTIME 818    
                             4314 ; 1982 |//$FILENAME const_pkcrypto.src
                             4315 ; 1983 |#define RSRC_CONST_PKCRYPTO 819    
                             4316 ; 1984 |//$FILENAME const_y.src
                             4317 ; 1985 |#define RSRC_CONST_Y 820    
                             4318 ; 1986 |//$FILENAME aes_dec_table.src
                             4319 ; 1987 |#define RSRC_AES_DEC_TABLE 821    
                             4320 ; 1988 |//$FILENAME aes_key_table.src
                             4321 ; 1989 |#define RSRC_AES_KEY_TABLE 822    
                             4322 ; 1990 |//$FILENAME aes_enc_table.src
                             4323 ; 1991 |#define RSRC_AES_ENC_TABLE 823    
                             4324 ; 1992 |//$FILENAME device_cert.src
                             4325 ; 1993 |#define RSRC_DEVCERT 824    
                             4326 ; 1994 |//$FILENAME devcert_template.src
                             4327 ; 1995 |#define RSRC_DEVCERT_TEMPLATE 825    
                             4328 ; 1996 |//$FILENAME getbase64decodedkey.src
                             4329 ; 1997 |#define RSRC_FUNCLET_GETBASE64DECODEDKEY 826    
                             4330 ; 1998 |//$FILENAME _initslot.src
                             4331 ; 1999 |#define RSRC_FUNCLET__INITSLOT 827    
                             4332 ; 2000 |//$FILENAME hdsimplcommon.src
                             4333 ; 2001 |#define RSRC_HDSIMPLCOMMON_P 828    
                             4334 ; 2002 |//$FILENAME hdsimpl_p.src
                             4335 ; 2003 |#define RSRC_HDSIMPL_P 829    
                             4336 ; 2004 |
                             4337 ; 2005 |
                             4338 ; 2006 |//////////////////////////////////////////////////////////////////////////////////
                             4339 ; 2007 |//pkcrypto Related
                             4340 ; 2008 |//////////////////////////////////////////////////////////////////////////////////
                             4341 ; 2009 |//$FILENAME two_adic_inverse.src
                             4342 ; 2010 |#define RSRC_FUNCLET_TWO_ADIC_INVERSE 830    
                             4343 ; 2011 |//$FILENAME mp_shift.src
                             4344 ; 2012 |#define RSRC_FUNCLET_MP_SHIFT 831    
                             4345 ; 2013 |//$FILENAME mp_significant_bit_count.src
                             4346 ; 2014 |#define RSRC_FUNCLET_MP_SIGNIFICANT_BIT_COUNT 832    
                             4347 ; 2015 |//$FILENAME set_immediate.src
                             4348 ; 2016 |#define RSRC_FUNCLET_SET_IMMEDIATE 833    
                             4349 ; 2017 |//$FILENAME multiply_immediate.src
                             4350 ; 2018 |#define RSRC_FUNCLET_MULTIPLY_IMMEDIATE 834    
                             4351 ; 2019 |//$FILENAME multiply.src
                             4352 ; 2020 |#define RSRC_FUNCLET_MULTIPLY 835    
                             4353 ; 2021 |//$FILENAME divide_precondition_1.src
                             4354 ; 2022 |#define RSRC_FUNCLET_DIVIDE_PRECONDITION_1 836    
                             4355 ; 2023 |//$FILENAME divide_immediate.src
                             4356 ; 2024 |#define RSRC_FUNCLET_DIVIDE_IMMEDIATE 837    
                             4357 ; 2025 |//$FILENAME ecaffine_exponentiation_tabular.src
                             4358 ; 2026 |#define RSRC_FUNCLET_ECAFFINE_EXPONENTIATION_TABULAR 838    
                             4359 ; 2027 |//$FILENAME ecaffine_table_construction.src
                             4360 ; 2028 |#define RSRC_FUNCLET_ECAFFINE_TABLE_CONSTRUCTION 839    
                             4361 ; 2029 |//$FILENAME ecproj5_to_ecaffine.src
                             4362 ; 2030 |#define RSRC_FUNCLET_ECPROJ5_TO_ECAFFINE 840    
                             4363 ; 2031 |//$FILENAME ecproj5_set_infinite.src
                             4364 ; 2032 |#define RSRC_FUNCLET_ECPROJ5_SET_INFINITE 841    
                             4365 ; 2033 |//$FILENAME ecaffine_on_curve.src
                             4366 ; 2034 |#define RSRC_FUNCLET_ECAFFINE_ON_CURVE 842    
                             4367 ; 2035 |//$FILENAME ecaffine_addition.src
                             4368 ; 2036 |#define RSRC_FUNCLET_ECAFFINE_ADDITION 843    
                             4369 ; 2037 |//$FILENAME ecaffine_addition_subtraction.src
                             4370 ; 2038 |#define RSRC_FUNCLET_ECAFFINE_ADDITION_SUBTRACTION 844    
                             4371 ; 2039 |//$FILENAME ecaffine_attributes2.src
                             4372 ; 2040 |#define RSRC_FUNCLET_ECAFFINE_ATTRIBUTES2 845    
                             4373 ; 2041 |//$FILENAME kfdesc_initialize.src
                             4374 ; 2042 |#define RSRC_FUNCLET_KFDESC_INITIALIZE 846    
                             4375 ; 2043 |//$FILENAME kimmediate.src
                             4376 ; 2044 |#define RSRC_FUNCLET_KIMMEDIATE 847    
                             4377 ; 2045 |//$FILENAME kprime_immediater.src
                             4378 ; 2046 |#define RSRC_FUNCLET_KPRIME_IMMEDIATER 848    
                             4379 ; 2047 |//$FILENAME kprime_sqrter.src
                             4380 ; 2048 |#define RSRC_FUNCLET_KPRIME_SQRTER 849    
                             4381 ; 2049 |//$FILENAME kinitialize_prime.src
                             4382 ; 2050 |#define RSRC_FUNCLET_KINITIALIZE_PRIME 850    
                             4383 ; 2051 |//$FILENAME mod_lucasuv.src
                             4384 ; 2052 |#define RSRC_FUNCLET_MOD_LUCASUV 851    
                             4385 ; 2053 |//$FILENAME mod_lucas.src
                             4386 ; 2054 |#define RSRC_FUNCLET_MOD_LUCAS 852    
                             4387 ; 2055 |//$FILENAME bucket_multiply.src
                             4388 ; 2056 |#define RSRC_FUNCLET_BUCKET_MULTIPLY 853    
                             4389 ; 2057 |//$FILENAME mod_exp2000.src
                             4390 ; 2058 |#define RSRC_FUNCLET_MOD_EXP2000 854    
                             4391 ; 2059 |//$FILENAME mod_exp.src
                             4392 ; 2060 |#define RSRC_FUNCLET_MOD_EXP 855    
                             4393 ; 2061 |//$FILENAME modmul_choices1.src
                             4394 ; 2062 |#define RSRC_FUNCLET_MODMUL_CHOICES1 856    
                             4395 ; 2063 |//$FILENAME mod_sqrt.src
                             4396 ; 2064 |#define RSRC_FUNCLET_MOD_SQRT 857    
                             4397 ; 2065 |//$FILENAME create_modulus.src
                             4398 ; 2066 |#define RSRC_FUNCLET_CREATE_MODULUS 858    
                             4399 ; 2067 |//$FILENAME from_modular.src
                             4400 ; 2068 |#define RSRC_FUNCLET_FROM_MODULAR 859    
                             4401 ; 2069 |//$FILENAME add_immediate.src
                             4402 ; 2070 |#define RSRC_FUNCLET_ADD_IMMEDIATE 860    
                             4403 ; 2071 |//$FILENAME add_diff.src
                             4404 ; 2072 |#define RSRC_FUNCLET_ADD_DIFF 861    
                             4405 ; 2073 |//$FILENAME add_full.src
                             4406 ; 2074 |#define RSRC_FUNCLET_ADD_FULL 862    
                             4407 ; 2075 |//$FILENAME compare_sum_same.src
                             4408 ; 2076 |#define RSRC_FUNCLET_COMPARE_SUM_SAME 863    
                             4409 ; 2077 |//$FILENAME sub_immediate.src
                             4410 ; 2078 |#define RSRC_FUNCLET_SUB_IMMEDIATE 864    
                             4411 ; 2079 |//$FILENAME mp_initialization.src
                             4412 ; 2080 |#define RSRC_FUNCLET_MP_INITIALIZATION 865    
                             4413 ; 2081 |//$FILENAME new_random_bytes.src
                             4414 ; 2082 |#define RSRC_FUNCLET_NEW_RANDOM_BYTES 866    
                             4415 ; 2083 |//$FILENAME new_random_dword_interval.src
                             4416 ; 2084 |#define RSRC_FUNCLET_NEW_RANDOM_DWORD_INTERVAL 867    
                             4417 ; 2085 |//$FILENAME new_random_digit_interval.src
                             4418 ; 2086 |#define RSRC_FUNCLET_NEW_RANDOM_DIGIT_INTERVAL 868    
                             4419 ; 2087 |//$FILENAME new_random_mod.src
                             4420 ; 2088 |#define RSRC_FUNCLET_NEW_RANDOM_MOD 869    
                             4421 ; 2089 |//$FILENAME new_random_mod_nonzero.src
                             4422 ; 2090 |#define RSRC_FUNCLET_NEW_RANDOM_MOD_NONZERO 870    
                             4423 ; 2091 |//$FILENAME new_random_digits.src
                             4424 ; 2092 |#define RSRC_FUNCLET_NEW_RANDOM_DIGITS 871    
                             4425 ; 2093 |//$FILENAME words_to_ecaffine.src
                             4426 ; 2094 |#define RSRC_FUNCLET_WORDS_TO_ECAFFINE 872    
                             4427 ; 2095 |//$FILENAME ecaffine_to_dwords.src
                             4428 ; 2096 |#define RSRC_FUNCLET_ECAFFINE_TO_DWORDS 873    
                             4429 ; 2097 |//$FILENAME _threadunsafepkinit.src
                             4430 ; 2098 |#define RSRC_FUNCLET__THREADUNSAFEPKINIT 874    
                             4431 ; 2099 |//$FILENAME pkinit.src
                             4432 ; 2100 |#define RSRC_FUNCLET_PKINIT 875    
                             4433 ; 2101 |//$FILENAME drm_pk_genkeypair.src
                             4434 ; 2102 |#define RSRC_FUNCLET_DRM_PK_GENKEYPAIR 876    
                             4435 ; 2103 |//$FILENAME drm_pk_encrypt.src
                             4436 ; 2104 |#define RSRC_FUNCLET_DRM_PK_ENCRYPT 877    
                             4437 ; 2105 |//$FILENAME drm_pk_decrypt.src
                             4438 ; 2106 |#define RSRC_FUNCLET_DRM_PK_DECRYPT 878    
                             4439 ; 2107 |//$FILENAME byte_array_mod_bignum.src
                             4440 ; 2108 |#define RSRC_FUNCLET_BYTE_ARRAY_MOD_BIGNUM 879    
                             4441 ; 2109 |//$FILENAME fe2ipmod.src
                             4442 ; 2110 |#define RSRC_FUNCLET_FE2IPMOD 880    
                             4443 ; 2111 |//$FILENAME drm_pk_sign.src
                             4444 ; 2112 |#define RSRC_FUNCLET_DRM_PK_SIGN 881    
                             4445 ; 2113 |//$FILENAME drm_pk_verify.src
                             4446 ; 2114 |#define RSRC_FUNCLET_DRM_PK_VERIFY 882    
                             4447 ; 2115 |//$FILENAME random_bytes.src
                             4448 ; 2116 |#define RSRC_FUNCLET_RANDOM_BYTES 883    
                             4449 ; 2117 |//$FILENAME mp_gcdex.src
                             4450 ; 2118 |#define RSRC_FUNCLET_MP_GCDEX 884    
                             4451 ; 2119 |//$FILENAME mp_gcdex_split1.src
                             4452 ; 2120 |#define RSRC_FUNCLET_MP_GCDEX_SPLIT1 885    
                             4453 ; 2121 |//$FILENAME pkcrypto_p.src
                             4454 ; 2122 |#define RSRC_PKCRYPTO_P 886    
                             4455 ; 2123 |//$FILENAME pkcrypto_ovl_p.src
                             4456 ; 2124 |#define RSRC_PKCRYPTO_OVL_P 887    
                             4457 ; 2125 |//$FILENAME del_all_warning_line2.src
                             4458 ; 2126 |#define RSRC_WARNING_MSG_ALL_LINE2 888    
                             4459 ; 2127 |//$FILENAME del_all_file_star.src
                             4460 ; 2128 |#define RSRC_FILE_DELETE_STAR 889    
                             4461 ; 2129 |//$FILENAME string_voice_menu_delete_all.src
                             4462 ; 2130 |#define RSRC_STRING_VOICE_MENU_DELETE_ALL 890    
                             4463 ; 2131 |//$FILENAME Funclet_Init5VSense.src
                             4464 ; 2132 |#define RSRC_FUNCLET_INIT5VSENSE 891    
                             4465 ; 2133 |//$FILENAME Funclet_UpdateDCDCDutyCycle.src
                             4466 ; 2134 |#define RSRC_FUNCLET_UPDATEDCDCDUTYCYCLE 892    
                             4467 ; 2135 |//$FILENAME Funclet_changeplayset.src
                             4468 ; 2136 |#define RSRC_FUNCLET_CHANGE_PLAYSET 893    
                             4469 ; 2137 |
                             4470 ; 2138 |//$FILENAME Funclet_mmctesterase.src
                             4471 ; 2139 |#define RSRC_FUNCLET_MMC_TEST_ERASE 894    
                             4472 ; 2140 |//$FILENAME Funclet_mmchalinit.src
                             4473 ; 2141 |#define RSRC_FUNCLET_MMC_HALINIT 895    
                             4474 ; 2142 |
                             4475 ; 2143 |
                             4476 ; 2144 |// Added to allow rechargeable battery configurations to build
                             4477 ; 2145 |//$FILENAME battery_charging.src
                             4478 ; 2146 |#define RSRC_BATTERY_CHARGING 896    
                             4479 ; 2147 |//$FILENAME batterychargecodebank.src
                             4480 ; 2148 |#define RSRC_BATTERY_CHARGE_CODEBANK 897    
                             4481 ; 2149 |//$FILENAME updatevolume.src
                             4482 ; 2150 |#define RSRC_FUNCLET_SYSUPDATEVOLUME 898    
                             4483 ; 2151 |//$FILENAME Funclet_TestSkipCheckDisk.src
                             4484 ; 2152 |#define RSRC_FUNCLET_TESTSKIPCHECKDISK 899    
                             4485 ; 2153 |//$FILENAME Funclet_DisableStmpGeneratedMicBias.src
                             4486 ; 2154 |#define RSRC_FUNCLET_DISABLE_STMP_GENERATED_MICBIAS 900    
                             4487 ; 2155 |//$FILENAME Funclet_EnableStmpGeneratedMicBias.src
                             4488 ; 2156 |#define RSRC_FUNCLET_ENABLE_STMP_GENERATED_MICBIAS 901    
                             4489 ; 2157 |//$FILENAME Funclet_SetSkipCheckDisk.src
                             4490 ; 2158 |#define RSRC_FUNCLET_SETSKIPCHECKDISK 902    
                             4491 ; 2159 |//$FILENAME drm_expr_evaluateexpression_no_more_tokens.src
                             4492 ; 2160 |#define RSRC_FUNCLET_DRM_EXPR_EVALUATEEXPRESSION_NO_MORE_TOKENS 903    
                             4493 ; 2161 |//$FILENAME _iscachedevent.src
                             4494 ; 2162 |#define RSRC_FUNCLET__ISCACHEDEVENT 904    
                             4495 ; 2163 |//$FILENAME setcountedexpirycategory.src
                             4496 ; 2164 |#define RSRC_FUNCLET_SETCOUNTEDEXPIRYCATEGORY 905    
                             4497 ; 2165 |//$FILENAME oem_data.src
                             4498 ; 2166 |#define RSRC_OEM_DATA 906    
                             4499 ; 2167 |//$FILENAME gpk_p.src
                             4500 ; 2168 |#define RSRC_GPK_P 907    
                             4501 ; 2169 |//$FILENAME key_data.src
                             4502 ; 2170 |#define RSRC_KEY_DATA 908    
                             4503 ; 2171 |//$FILENAME string_arial_8_defragmenting_store.src
                             4504 ; 2172 |#define RSRC_DEFRAGMENT_STORE_STRING 909    
                             4505 ; 2173 |//$FILENAME string_working.src
                             4506 ; 2174 |#define RSRC_STRING_WORKING 910    
                             4507 ; 2175 |//$FILENAME Funclet_loadusertime.src
                             4508 ; 2176 |#define RSRC_FUNCLET_LOADUSERTIME 911    
                             4509 ; 2177 |//$FILENAME Funclet_saveusertime.src
                             4510 ; 2178 |#define RSRC_FUNCLET_SAVEUSERTIME 912    
                             4511 ; 2179 |
                             4512 ; 2180 |//$FILENAME Funclet_SysLRADCBrownoutInit.src
                             4513 ; 2181 |#define RSRC_FUNCLET_SYSLRADCBROWNOUTINIT 913    
                             4514 ; 2182 |//$FILENAME Funclet_SysBatteryGetLevel.src
                             4515 ; 2183 |#define RSRC_FUNCLET_SYSBATTERYGETLEVEL 914    
                             4516 ; 2184 |
                             4517 ; 2185 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             4518 ; 2186 |// Audible ACELP Resources
                             4519 ; 2187 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             4520 ; 2188 |//$FILENAME AudibleAcelpDec.src
                             4521 ; 2189 |#define RSRC_AUDIBLE_ACELPDEC_CODE 915    
                             4522 ; 2190 |//$FILENAME AudibleAcelpP.src
                             4523 ; 2191 |#define RSRC_AUDIBLE_ACELP_CODE_P 916    
                             4524 ; 2192 |//$FILENAME AudibleAcelpX.src
                             4525 ; 2193 |#define RSRC_AUDIBLE_ACELP_DATA_X 917    
                             4526 ; 2194 |//$FILENAME AudibleAcelpY.src
                             4527 ; 2195 |#define RSRC_AUDIBLE_ACELP_DATA_Y 918    
                             4528 ; 2196 |
                             4529 ; 2197 |//$FILENAME AudibleDecMod.src
                             4530 ; 2198 |#define RSRC_AUDIBLE_DECMOD_CODE 919    
                             4531 ; 2199 |//$FILENAME audiblemp3p.src
                             4532 ; 2200 |#define RSRC_AUDIBLE_MP3P_CODE 920    
                             4533 ; 2201 |//$FILENAME audiblemp3x.src
                             4534 ; 2202 |#define RSRC_AUDIBLE_MP3X_CODE 921    
                             4535 ; 2203 |//$FILENAME audiblemp3y.src
                             4536 ; 2204 |#define RSRC_AUDIBLE_MP3Y_CODE 922    
                             4537 ; 2205 |
                             4538 ; 2206 |//$FILENAME audiblemetadata_p.src
                             4539 ; 2207 |#define RSRC_AUDIBLE_METADATA_P 923    
                             4540 ; 2208 |//$FILENAME audiblemetadata_y.src
                             4541 ; 2209 |#define RSRC_AUDIBLE_METADATA_Y 924    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  19

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4542 ; 2210 |//$FILENAME audiblesongposition_p.src
                             4543 ; 2211 |#define RSRC_AUDIBLE_SONG_POSITION_P 925    
                             4544 ; 2212 |//$FILENAME audibletargetcheck_p.src
                             4545 ; 2213 |#define RSRC_AUDIBLE_TARGET_CHECK_P 926    
                             4546 ; 2214 |//$FILENAME audiblefillfileinfo_p.src
                             4547 ; 2215 |#define RSRC_AUDIBLE_FILLFILEINFO_P 927    
                             4548 ; 2216 |//$FILENAME audibledsa_p.src
                             4549 ; 2217 |#define RSRC_AUDIBLE_DSA_P 928    
                             4550 ; 2218 |//$FILENAME audiblefillmetadata_p.src
                             4551 ; 2219 |#define RSRC_AUDIBLE_FILLMETADATA_P 929    
                             4552 ; 2220 |//$FILENAME audiblemetastrings_p.src
                             4553 ; 2221 |#define RSRC_AUDIBLE_METASTRINGS_P 930    
                             4554 ; 2222 |//$FILENAME aaactivationrecords_p.src
                             4555 ; 2223 |#define RSRC_AUDIBLE_ACTIVATION_P 931    
                             4556 ; 2224 |
                             4557 ; 2225 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             4558 ; 2226 |// Effects and SRS Resources
                             4559 ; 2227 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             4560 ; 2228 |//$FILENAME srs_effectsmodules_p.src
                             4561 ; 2229 |#define RSRC_SRS_EFFECTS_MODULES_P 932    
                             4562 ; 2230 |//$FILENAME srs_effectsmodules_x.src
                             4563 ; 2231 |#define RSRC_SRS_EFFECTS_MODULES_X 933    
                             4564 ; 2232 |//$FILENAME wowctrl.src
                             4565 ; 2233 |#define RSRC_WOW_CTRL 934    
                             4566 ; 2234 |
                             4567 ; 2235 |//$FILENAME wowmenu.src
                             4568 ; 2236 |#define RSRC_WOW_MENU_CODE_BANK 935    
                             4569 ; 2237 |//$FILENAME string_wowbrightness_menu.src
                             4570 ; 2238 |#define RSRC_STRING_WOW_BRIGHTNESS 936    
                             4571 ; 2239 |//$FILENAME string_wow_menu.src
                             4572 ; 2240 |#define RSRC_STRING_WOW_MENU 937    
                             4573 ; 2241 |//$FILENAME string_wowtrubass_menu.src
                             4574 ; 2242 |#define RSRC_STRING_WOW_TRUBASS 938    
                             4575 ; 2243 |//$FILENAME string_wowvolume_menu.src
                             4576 ; 2244 |#define RSRC_STRING_WOW_VOLUME 939    
                             4577 ; 2245 |//$FILENAME string_wowbrightness_low_menu.src
                             4578 ; 2246 |#define RSRC_STRING_WOW_BRIGHT_LOW 940    
                             4579 ; 2247 |//$FILENAME string_wowbrightness_mid_menu.src
                             4580 ; 2248 |#define RSRC_STRING_WOW_BRIGHT_MID 941    
                             4581 ; 2249 |//$FILENAME string_wowbrightness_high_menu.src
                             4582 ; 2250 |#define RSRC_STRING_WOW_BRIGHT_HIGH 942    
                             4583 ; 2251 |//$FILENAME wow_icon.src
                             4584 ; 2252 |#define RSRC_WOW_ICON 943    
                             4585 ; 2253 |
                             4586 ; 2254 |//$FILENAME wow16k.src
                             4587 ; 2255 |#define RSRC_WOW16K 944    
                             4588 ; 2256 |//$FILENAME wow32k.src
                             4589 ; 2257 |#define RSRC_WOW32K 945    
                             4590 ; 2258 |//$FILENAME wow8k.src
                             4591 ; 2259 |#define RSRC_WOW8K 946    
                             4592 ; 2260 |//$FILENAME wow11k.src
                             4593 ; 2261 |#define RSRC_WOW11K 947    
                             4594 ; 2262 |//$FILENAME wow22k.src
                             4595 ; 2263 |#define RSRC_WOW22K 948    
                             4596 ; 2264 |//$FILENAME wow24k.src
                             4597 ; 2265 |#define RSRC_WOW24K 949    
                             4598 ; 2266 |//$FILENAME wow44k.src
                             4599 ; 2267 |#define RSRC_WOW44K 950    
                             4600 ; 2268 |//$FILENAME wow48k.src
                             4601 ; 2269 |#define RSRC_WOW48K 951    
                             4602 ; 2270 |
                             4603 ; 2271 |//$FILENAME wow16k_Y.src
                             4604 ; 2272 |#define RSRC_WOW16K_Y 952    
                             4605 ; 2273 |//$FILENAME wow32k_Y.src
                             4606 ; 2274 |#define RSRC_WOW32K_Y 953    
                             4607 ; 2275 |//$FILENAME wow8k_Y.src
                             4608 ; 2276 |#define RSRC_WOW8K_Y 954    
                             4609 ; 2277 |//$FILENAME wow11k_Y.src
                             4610 ; 2278 |#define RSRC_WOW11K_Y 955    
                             4611 ; 2279 |//$FILENAME wow22k_Y.src
                             4612 ; 2280 |#define RSRC_WOW22K_Y 956    
                             4613 ; 2281 |//$FILENAME wow24k_Y.src
                             4614 ; 2282 |#define RSRC_WOW24K_Y 957    
                             4615 ; 2283 |//$FILENAME wow44k_Y.src
                             4616 ; 2284 |#define RSRC_WOW44K_Y 958    
                             4617 ; 2285 |//$FILENAME wow48k_Y.src
                             4618 ; 2286 |#define RSRC_WOW48K_Y 959    
                             4619 ; 2287 |
                             4620 ; 2288 |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             4621 ; 2289 |// Audible Section Navigation
                             4622 ; 2290 |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             4623 ; 2291 |//$FILENAME audible_secnav.src
                             4624 ; 2292 |#define RSRC_AUDIBLE_SECNAV_ICON 960    
                             4625 ; 2293 |
                             4626 ; 2294 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             4627 ; 2295 |// PLAYLIST3 and Music Library
                             4628 ; 2296 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             4629 ; 2297 |
                             4630 ; 2298 |//$FILENAME build_ml.src
                             4631 ; 2299 |#define RSRC_BUILD_ML 961    
                             4632 ; 2300 |//$FILENAME build_ml_warning.src
                             4633 ; 2301 |#define RSRC_BUILD_ML_WARNING 962    
                             4634 ; 2302 |//$FILENAME build_ml_warning2.src
                             4635 ; 2303 |#define RSRC_BUILD_ML_WARNING2 963    
                             4636 ; 2304 |//$FILENAME build_flash1.src
                             4637 ; 2305 |#define RSRC_BUILD_FLASH1 964    
                             4638 ; 2306 |//$FILENAME build_flash2.src
                             4639 ; 2307 |#define RSRC_BUILD_FLASH2 965    
                             4640 ; 2308 |//$FILENAME build_flash3.src
                             4641 ; 2309 |#define RSRC_BUILD_FLASH3 966    
                             4642 ; 2310 |//$FILENAME build_sd1.src
                             4643 ; 2311 |#define RSRC_BUILD_SD1 967    
                             4644 ; 2312 |//$FILENAME build_sd2.src
                             4645 ; 2313 |#define RSRC_BUILD_SD2 968    
                             4646 ; 2314 |//$FILENAME build_sd3.src
                             4647 ; 2315 |#define RSRC_BUILD_SD3 969    
                             4648 ; 2316 |//$FILENAME build_newmusic.src
                             4649 ; 2317 |#define RSRC_BUILD_NEWMUSIC 970    
                             4650 ; 2318 |//$FILENAME sdmd.src
                             4651 ; 2319 |#define RSRC_SDMD_MENU_CODE_BANK 971    
                             4652 ; 2320 |//$FILENAME musiclib_build_function_sec.src
                             4653 ; 2321 |#define RSRC_MUSICLIB_BUILD_FUNCTION_SEC 972    
                             4654 ; 2322 |//$FILENAME musiclib_build_function_flush.src
                             4655 ; 2323 |#define RSRC_MUSICLIB_BUILD_FUNCTION_FLUSH 973    
                             4656 ; 2324 |//$FILENAME MusicLibBuildModule.src
                             4657 ; 2325 |#define RSRC_MUSICLIB_BUILD_MODULE 974    
                             4658 ; 2326 |//$FILENAME MusicLibBuildGenreTable.src
                             4659 ; 2327 |#define RSRC_MUSICLIB_BUILD_GENRE_TABLE 975    
                             4660 ; 2328 |//$FILENAME MusicLibBuildFlushMem.src
                             4661 ; 2329 |#define RSRC_MUSICLIB_BUILD_FLUSH_MEM 976    
                             4662 ; 2330 |//$FILENAME MusicLibBrowseModule.src
                             4663 ; 2331 |#define RSRC_MUSICLIB_BROWSE_MODULE 977    
                             4664 ; 2332 |//$FILENAME MusicLibPlayModule.src
                             4665 ; 2333 |#define RSRC_MUSICLIB_PLAY_MODULE 978    
                             4666 ; 2334 |//$FILENAME MusicLibPlayAllNextModule.src
                             4667 ; 2335 |#define RSRC_MUSICLIB_PLAYALLNEXT_MODULE 979    
                             4668 ; 2336 |//$FILENAME MusicLibPlayAllPrevModule.src
                             4669 ; 2337 |#define RSRC_MUSICLIB_PLAYALLPREV_MODULE 980    
                             4670 ; 2338 |//$FILENAME MusicLibShuffleModule.src
                             4671 ; 2339 |#define RSRC_MUSICLIB_SHUFFLE_MODULE 981    
                             4672 ; 2340 |//$FILENAME Funclet_write_detection_access.src
                             4673 ; 2341 |#define RSRC_FUNCLET_WRITE_DETECTION_ACCESS 982    
                             4674 ; 2342 |//$FILENAME Funclet_LOCAL_GetLvlOneItem_info.src
                             4675 ; 2343 |#define RSRC_FUNCLET_LOCAL_GET_LVL_ONE_ITEM_INFO 983    
                             4676 ; 2344 |//$FILENAME Funclet_LOCAL_GetFlashAssociatedList_info.src
                             4677 ; 2345 |#define RSRC_FUNCLET_LOCAL_GET_FLASH_ASSOCIATED_LIST_INFO 984    
                             4678 ; 2346 |//$FILENAME Funclet_ML_ResumePlayState.src
                             4679 ; 2347 |#define RSRC_FUNCLET_ML_RESUMEPLAYSTATE 985    
                             4680 ; 2348 |//$FILENAME Funclet_ML_UpdateOnTheGo.src
                             4681 ; 2349 |#define RSRC_FUNCLET_ML_UPDATE_ON_THE_GO 986    
                             4682 ; 2350 |//$FILENAME Funclet_ML_ChOnTheGo.src
                             4683 ; 2351 |#define RSRC_FUNCLET_ML_CH_ON_THE_GO 987    
                             4684 ; 2352 |//$FILENAME Funclet_ML_LoadOnTheGo.src
                             4685 ; 2353 |#define RSRC_FUNCLET_ML_LOAD_ON_THE_GO 988    
                             4686 ; 2354 |//$FILENAME Funclet_Build_InitandUseCache.src
                             4687 ; 2355 |#define RSRC_FUNCLET_BUILD_INIT_AND_USE_CACHE 989    
                             4688 ; 2356 |//$FILENAME Funclet_Build_FlushAndCloseCache.src
                             4689 ; 2357 |#define RSRC_FUNCLET_BUILD_FLUSH_AND_CLOSE_CACHE 990    
                             4690 ; 2358 |//$FILENAME Funclet_ML_movePointerBackward.src
                             4691 ; 2359 |#define RSRC_FUNCLET_ML_MOVE_POINTER_BACKWARD 991    
                             4692 ; 2360 |//$FILENAME Funclet_ML_findLastItemPointer.src
                             4693 ; 2361 |#define RSRC_FUNCLET_ML_FIND_LAST_ITEM_POINTER 992    
                             4694 ; 2362 |//$FILENAME Funclet_ML_startShuffle.src
                             4695 ; 2363 |#define RSRC_FUNCLET_ML_START_SHUFFLE 993    
                             4696 ; 2364 |//$FILENAME Funclet_ML_GetFlashDirAssocListId.src
                             4697 ; 2365 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_ID 994    
                             4698 ; 2366 |//$FILENAME Funclet_ML_GetFlashDirAssocListRootId.src
                             4699 ; 2367 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_ROOT_ID 995    
                             4700 ; 2368 |//$FILENAME Funclet_ML_GetFlashDirAssocListSize.src
                             4701 ; 2369 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_SIZE 996    
                             4702 ; 2370 |//$FILENAME Funclet_ML_GetIdByStateAndPosition.src
                             4703 ; 2371 |#define RSRC_FUNCLET_ML_GET_ID_BY_STATE_AND_POSITION 997    
                             4704 ; 2372 |//$FILENAME Funclet_ML_StartPlayDirSongInit.src
                             4705 ; 2373 |#define RSRC_FUNCLET_ML_START_PLAY_DIR_SONG_INIT 998    
                             4706 ; 2374 |//$FILENAME Funclet_ML_ShuffleNextDirSong.src
                             4707 ; 2375 |#define RSRC_FUNCLET_ML_SHUFFLE_NEXT_DIR_SONG 999    
                             4708 ; 2376 |//$FILENAME Funclet_ML_BrowseMenu.src
                             4709 ; 2377 |#define RSRC_FUNCLET_ML_BROWSE_MENU 1000    
                             4710 ; 2378 |//$FILENAME Funclet_ML_StartPlayAllSong.src
                             4711 ; 2379 |#define RSRC_FUNCLET_ML_START_PLAY_ALL_SONG 1001    
                             4712 ; 2380 |//$FILENAME Funclet_ML_PlayAllNextSong.src
                             4713 ; 2381 |#define RSRC_FUNCLET_ML_PLAY_ALL_NEXT_SONG 1002    
                             4714 ; 2382 |//$FILENAME Funclet_ML_PlayAllPreviousSong.src
                             4715 ; 2383 |#define RSRC_FUNCLET_ML_PLAY_ALL_PREVIOUS_SONG 1003    
                             4716 ; 2384 |//$FILENAME Funclet_ML_PlayPreviousDirSong.src
                             4717 ; 2385 |#define RSRC_FUNCLET_ML_PLAY_PREVIOUS_DIR_SONG 1004    
                             4718 ; 2386 |//$FILENAME Funclet_ML_ShuffleNextSong.src
                             4719 ; 2387 |#define RSRC_FUNCLET_ML_SHUFFLE_NEXT_SONG 1005    
                             4720 ; 2388 |//$FILENAME Funclet_ML_PlayNextSong.src
                             4721 ; 2389 |#define RSRC_FUNCLET_ML_PLAY_NEXT_SONG 1006    
                             4722 ; 2390 |//$FILENAME Funclet_ML_PlayPreviousSong.src
                             4723 ; 2391 |#define RSRC_FUNCLET_ML_PLAY_PREVIOUS_SONG 1007    
                             4724 ; 2392 |//$FILENAME Funclet_BuildVoiceFilePath.src
                             4725 ; 2393 |#define RSRC_FUNCLET_BUILDVOICEFILEPATH 1008    
                             4726 ; 2394 |//$FILENAME Funclet_BuildFMFilePath.src
                             4727 ; 2395 |#define RSRC_FUNCLET_BUILDFMFILEPATH 1009    
                             4728 ; 2396 |//$FILENAME Funclet_BuildLINEINFilePath.src
                             4729 ; 2397 |#define RSRC_FUNCLET_BUILDLINEINFILEPATH 1010    
                             4730 ; 2398 |//$FILENAME Funclet_GetVoiceFastKey.src
                             4731 ; 2399 |#define RSRC_FUNCLET_GETVOICEFASTKEY 1011    
                             4732 ; 2400 |//$FILENAME MusicLibVoiceApp.src
                             4733 ; 2401 |#define RSRC_MUSICLIB_VOICE_APP 1012    
                             4734 ; 2402 |//$FILENAME MusicLibVoiceModule.src
                             4735 ; 2403 |#define RSRC_MUSICLIB_VOICE_MODULE 1013    
                             4736 ; 2404 |//$FILENAME MusicLibVoicePlayModule.src
                             4737 ; 2405 |#define RSRC_MUSICLIB_VOICEPLAY_MODULE 1014    
                             4738 ; 2406 |//$FILENAME MusicLibMergeFunction.src
                             4739 ; 2407 |#define RSRC_MUSICLIB_MERGE_FUNCTION 1015    
                             4740 ; 2408 |//$FILENAME MusicLibMergeModule.src
                             4741 ; 2409 |#define RSRC_MUSICLIB_MERGE_MODULE 1016    
                             4742 ; 2410 |//$FILENAME MusicLibBrowseApp.src
                             4743 ; 2411 |#define RSRC_MUSICLIB_BROWSE_APP 1017    
                             4744 ; 2412 |//$FILENAME playmusicmenu.src
                             4745 ; 2413 |#define RSRC_PLAYMUSIC_MENU_CODE_BANK 1018    
                             4746 ; 2414 |//$FILENAME browsemenu.src
                             4747 ; 2415 |#define RSRC_BROWSE_MENU_CODE_BANK 1019    
                             4748 ; 2416 |//$FILENAME browsemenu_extra.src
                             4749 ; 2417 |#define RSRC_BROWSE_MENU_EXTRA_CODE_BANK 1020    
                             4750 ; 2418 |//$FILENAME string_play_all.src
                             4751 ; 2419 |#define RSRC_STRING_PLAY_ALL 1021    
                             4752 ; 2420 |//$FILENAME string_play.src
                             4753 ; 2421 |#define RSRC_STRING_PLAY 1022    
                             4754 ; 2422 |//$FILENAME string_unknown_year.src
                             4755 ; 2423 |#define RSRC_STRING_UNKNOWN_YEAR 1023    
                             4756 ; 2424 |//$FILENAME string_year_width.src
                             4757 ; 2425 |#define RSRC_STRING_YEAR_WIDTH 1024    
                             4758 ; 2426 |//$FILENAME string_artist.src
                             4759 ; 2427 |#define RSRC_STRING_ARTIST 1025    
                             4760 ; 2428 |//$FILENAME string_songs.src
                             4761 ; 2429 |#define RSRC_STRING_SONGS 1026    
                             4762 ; 2430 |//$FILENAME string_on_the_fly.src
                             4763 ; 2431 |#define RSRC_STRING_ON_THE_FLY 1027    
                             4764 ; 2432 |//$FILENAME string_new_music.src
                             4765 ; 2433 |#define RSRC_STRING_NEW_MUSIC_MENU 1028    
                             4766 ; 2434 |//$FILENAME string_genre.src
                             4767 ; 2435 |#define RSRC_STRING_GENRE 1029    
                             4768 ; 2436 |//$FILENAME string_year.src
                             4769 ; 2437 |#define RSRC_STRING_YEAR 1030    
                             4770 ; 2438 |//$FILENAME string_playlist.src
                             4771 ; 2439 |#define RSRC_STRING_PLAYLIST 1031    
                             4772 ; 2440 |//$FILENAME string_fm_rec.src
                             4773 ; 2441 |#define RSRC_STRING_FM_REC 1032    
                             4774 ; 2442 |//$FILENAME string_linein_rec.src
                             4775 ; 2443 |#define RSRC_STRING_LINEIN_REC 1033    
                             4776 ; 2444 |//$FILENAME string_play_music.src
                             4777 ; 2445 |#define RSRC_STRING_PLAY_MUSIC 1034    
                             4778 ; 2446 |//$FILENAME highlight_back.src
                             4779 ; 2447 |#define RSRC_HIGHLIGHT_BACK 1035    
                             4780 ; 2448 |//$FILENAME newmusicmenu.src
                             4781 ; 2449 |#define RSRC_NEW_MUSIC_MENU_CODE_BANK 1036    
                             4782 ; 2450 |//$FILENAME string_1_day.src
                             4783 ; 2451 |#define RSRC_STRING_1_DAY 1037    
                             4784 ; 2452 |//$FILENAME string_1_week.src
                             4785 ; 2453 |#define RSRC_STRING_1_WEEK 1038    
                             4786 ; 2454 |//$FILENAME string_1_month.src
                             4787 ; 2455 |#define RSRC_STRING_1_MONTH 1039    
                             4788 ; 2456 |//$FILENAME on_the_fly_full.src
                             4789 ; 2457 |#define RSRC_LIST_FULL_MESSAGE 1040    
                             4790 ; 2458 |//$FILENAME on_the_fly_free1.src
                             4791 ; 2459 |#define RSRC_LIST_FREE_MESSAGE 1041    
                             4792 ; 2460 |//$FILENAME on_the_fly_free2.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  20

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4793 ; 2461 |#define RSRC_LIST_FREE_MESSAGE2 1042    
                             4794 ; 2462 |//$FILENAME on_the_fly_delete1.src
                             4795 ; 2463 |#define RSRC_LIST_DELETE_MESSAGE 1043    
                             4796 ; 2464 |//$FILENAME on_the_fly_delete2.src
                             4797 ; 2465 |#define RSRC_LIST_DELETE_MESSAGE2 1044    
                             4798 ; 2466 |//$FILENAME empty_favourite.src
                             4799 ; 2467 |#define RSRC_EMPTY_FAVOURITE 1045    
                             4800 ; 2468 |//$FILENAME sd_remove.src
                             4801 ; 2469 |#define RSRC_SD_REMOVE 1046    
                             4802 ; 2470 |//$FILENAME sd_insert.src
                             4803 ; 2471 |#define RSRC_SD_INSERT 1047    
                             4804 ; 2472 |//$FILENAME check_disk_1.src
                             4805 ; 2473 |#define RSRC_CHECK_DISK_1 1048    
                             4806 ; 2474 |//$FILENAME check_disk_2.src
                             4807 ; 2475 |#define RSRC_CHECK_DISK_2 1049    
                             4808 ; 2476 |//$FILENAME check_disk_3.src
                             4809 ; 2477 |#define RSRC_CHECK_DISK_3 1050    
                             4810 ; 2478 |//$FILENAME flash_error.src
                             4811 ; 2479 |#define RSRC_FLASH_ERROR 1051    
                             4812 ; 2480 |
                             4813 ; 2481 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4814 ; 2482 |// STFM1000 Tuner funclet
                             4815 ; 2483 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4816 ; 2484 |//$FILENAME Funclet_TunerDriverInit.src
                             4817 ; 2485 |#define RSRC_FUNCLET_TUNER_DRIVER_INIT 1052    
                             4818 ; 2486 |//$FILENAME Funclet_TunerDriverIncUp.src
                             4819 ; 2487 |#define RSRC_FUNCLET_TUNER_DRIVER_INC_UP 1053    
                             4820 ; 2488 |//$FILENAME Funclet_TunerDriverIncDown.src
                             4821 ; 2489 |#define RSRC_FUNCLET_TUNER_DRIVER_INC_DOWN 1054    
                             4822 ; 2490 |//$FILENAME Funclet_TunerDriverStandyby.src
                             4823 ; 2491 |#define RSRC_FUNCLET_TUNER_DRIVER_SET_STANDBY 1055    
                             4824 ; 2492 |//$FILENAME Funclet_TunerDriverReplacePreset.src
                             4825 ; 2493 |#define RSRC_FUNCLET_TUNER_DRIVER_REPLACE_PRESET 1056    
                             4826 ; 2494 |//$FILENAME Funclet_TunerDriverErasePreset.src
                             4827 ; 2495 |#define RSRC_FUNCLET_TUNER_DRIVER_ERASE_PRESET 1057    
                             4828 ; 2496 |//$FILENAME Funclet_TunerDriverTuneToPreset.src
                             4829 ; 2497 |#define RSRC_FUNCLET_TUNER_DRIVER_TUNE_TO_PRESET 1058    
                             4830 ; 2498 |//$FILENAME Funclet_TunerDriverSearchDown.src
                             4831 ; 2499 |#define RSRC_FUNCLET_TUNER_DRIVER_SEARCH_DOWN 1059    
                             4832 ; 2500 |//$FILENAME Funclet_TunerSTFM1000SafePowerDown.src
                             4833 ; 2501 |#define RSRC_FUNCLET_TUNER_SAFE_POWER_DOWN 1060    
                             4834 ; 2502 |//$FILENAME Funclet_TunerSTFM1000OptimizeChannel.src
                             4835 ; 2503 |#define RSRC_FUNCLET_STFM1000_TUNER_OPTIMIZE_CHANNEL 1061    
                             4836 ; 2504 |//$FILENAME decstfmmod.src
                             4837 ; 2505 |#define RSRC_DEC_STFM_MOD_CODE 1062    
                             4838 ; 2506 |//$FILENAME dec_stfmp.src
                             4839 ; 2507 |#define RSRC_DEC_STFMP_CODE 1063    
                             4840 ; 2508 |//$FILENAME dec_stfmx.src
                             4841 ; 2509 |#define RSRC_DEC_STFMX_CODE 1064    
                             4842 ; 2510 |//$FILENAME dec_stfmy.src
                             4843 ; 2511 |#define RSRC_DEC_STFMY_CODE 1065    
                             4844 ; 2512 |//$FILENAME Funclet_TunerSTFM1000I2CInit.src
                             4845 ; 2513 |#define RSRC_FUNCLET_STFM1000_I2C_INIT 1066    
                             4846 ; 2514 |//$FILENAME Funclet_TunerDriverScanStations.src
                             4847 ; 2515 |#define RSRC_FUNCLET_TUNER_DRIVER_SCAN_STATION 1067    
                             4848 ; 2516 |//$FILENAME Funclet_TunerDriverSetMonoStereoMode.src
                             4849 ; 2517 |#define RSRC_FUNCLET_TUNER_DRIVER_SET_MONO_STEREO_MODE 1068    
                             4850 ; 2518 |//$FILENAME Funclet_STFM1000TestPresence.src
                             4851 ; 2519 |#define RSRC_FUNCLET_STFM1000_TEST_PRESENCE 1069    
                             4852 ; 2520 |//$FILENAME Funclet_I2CWriteTunerRegister.src
                             4853 ; 2521 |#define RSRC_FUNCLET_I2C_WRITE_TUNER_REGISTER 1070    
                             4854 ; 2522 |//$FILENAME Funclet_I2CReset.src
                             4855 ; 2523 |#define RSRC_FUNCLET_I2C_RESET 1071    
                             4856 ; 2524 |//$FILENAME fmtunersecondrsrc.src
                             4857 ; 2525 |#define RSRC_FM_TUNER_SECOND_RSRC 1072    
                             4858 ; 2526 |//$FILENAME Funclet_TunerSTFM1000RegPowerUp1.src
                             4859 ; 2527 |#define RSRC_FUNCLET_STFM1000_REG_POWER_UP1 1073    
                             4860 ; 2528 |//$FILENAME Funclet_TunerSTFM1000RegPowerUp2.src
                             4861 ; 2529 |#define RSRC_FUNCLET_STFM1000_REG_POWER_UP2 1074    
                             4862 ; 2530 |//$FILENAME Funclet_TunerSTFM1000FindRssiThreshold.src
                             4863 ; 2531 |#define RSRC_FUNCLET_STFM1000_FIND_RSSI_THRESHOLD 1075    
                             4864 ; 2532 |//$FILENAME Funclet_TunerSTFM1000DataPathOff.src
                             4865 ; 2533 |#define RSRC_FUNCLET_STFM1000_DATA_PATH_OFF 1076    
                             4866 ; 2534 |//$FILENAME Funclet_TunerSTFM1000ContinueSearching.src
                             4867 ; 2535 |#define RSRC_FUNCLET_STFM1000_CONTINUE_SEARCHING 1077    
                             4868 ; 2536 |//RSRC_FUNCLET_STFM1000_SET_LNA_BIAS    equ      975    ;$FILENAME Funclet_STFM1000SetLnaBias.src
                             4869 ; 2537 |//RSRC_FUNCLET_STFM1000_LOOK_FOR_PILOT    equ      976    ;$FILENAME Funclet_STFM1000LookForPilot.src
                             4870 ; 2538 |//$FILENAME Funclet_STFM1000TunerSearchEnded.src
                             4871 ; 2539 |#define RSRC_FUNCLET_STFM1000_TUNER_SEARCH_ENDED 1078    
                             4872 ; 2540 |// for RestoreDriveFromBackup
                             4873 ; 2541 |//$FILENAME restoresysdrive.src
                             4874 ; 2542 |#define RSRC_RESTORESYSDRIVE_P_CODE 1079    
                             4875 ; 2543 |
                             4876 ; 2544 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4877 ; 2545 |// Playlist5 sources
                             4878 ; 2546 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4879 ; 2547 |//$FILENAME playlist5_browsemenu.src
                             4880 ; 2548 |#define RSRC_PL5BROWSE_MENU_CODEBANK 1080    
                             4881 ; 2549 |//$FILENAME playlist5_browsemenu_extra.src
                             4882 ; 2550 |#define RSRC_PL5_BROWSEMENU_EXTRA 1081    
                             4883 ; 2551 |//$FILENAME playlist5_browse_submenu.src
                             4884 ; 2552 |#define RSRC_PL5BROWSE_SUBMENU_CODEBANK 1082    
                             4885 ; 2553 |//$FILENAME playlist5_playback_module.src
                             4886 ; 2554 |#define RSRC_PLAYLIST5_PLAYBACK_MODULE 1083    
                             4887 ; 2555 |//$FILENAME playlist5_browse_module.src
                             4888 ; 2556 |#define RSRC_PLAYLIST5_BROWSE_MODULE 1084    
                             4889 ; 2557 |
                             4890 ; 2558 |//$FILENAME Funclet_Get_LRCDirName_PL5.src
                             4891 ; 2559 |#define RSRC_FUNCLET_GET_LRC_DIR_NAME_PL5 1085    
                             4892 ; 2560 |//$FILENAME Funclet_PL5_PL_QueuePushBack.src   
                             4893 ; 2561 |#define RSRC_FUNCLET_PL5_PL_QUEUEPUSHBACK 1086    
                             4894 ; 2562 |//$FILENAME Funclet_PL5_PL_QueuePushFront.src 
                             4895 ; 2563 |#define RSRC_FUNCLET_PL5_PL_QUEUEPUSHFRONT 1087    
                             4896 ; 2564 |
                             4897 ; 2565 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4898 ; 2566 |// DanhNguyen added bitmaps
                             4899 ; 2567 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4900 ; 2568 |//$FILENAME icon_folder.src
                             4901 ; 2569 |#define RSRC_ICON_FOLDER 1088    
                             4902 ; 2570 |//$FILENAME icon_song.src
                             4903 ; 2571 |#define RSRC_ICON_SONG 1089    
                             4904 ; 2572 |
                             4905 ; 2573 |//$FILENAME menu_music.src
                             4906 ; 2574 |#define RSRC_MENU_MUSIC 1090    
                             4907 ; 2575 |//$FILENAME vie_menu_music.src
                             4908 ; 2576 |#define RSRC_VIE_MENU_MUSIC 1091    
                             4909 ; 2577 |
                             4910 ; 2578 |//$FILENAME menu_voice.src
                             4911 ; 2579 |#define RSRC_MENU_VOICE 1092    
                             4912 ; 2580 |//$FILENAME vie_menu_voice.src
                             4913 ; 2581 |#define RSRC_VIE_MENU_VOICE 1093    
                             4914 ; 2582 |
                             4915 ; 2583 |//$FILENAME menu_fmtuner.src
                             4916 ; 2584 |#define RSRC_MENU_FMTUNER 1094    
                             4917 ; 2585 |//$FILENAME vie_menu_fmtuner.src
                             4918 ; 2586 |#define RSRC_VIE_MENU_FMTUNER 1095    
                             4919 ; 2587 |
                             4920 ; 2588 |//$FILENAME menu_record.src
                             4921 ; 2589 |#define RSRC_MENU_RECORD 1096    
                             4922 ; 2590 |//$FILENAME vie_menu_record.src
                             4923 ; 2591 |#define RSRC_VIE_MENU_RECORD 1097    
                             4924 ; 2592 |
                             4925 ; 2593 |//$FILENAME menu_settings.src
                             4926 ; 2594 |#define RSRC_MENU_SETTINGS 1098    
                             4927 ; 2595 |//$FILENAME vie_menu_settings.src
                             4928 ; 2596 |#define RSRC_VIE_MENU_SETTINGS 1099    
                             4929 ; 2597 |
                             4930 ; 2598 |//$FILENAME menu_shutdown.src
                             4931 ; 2599 |#define RSRC_MENU_SHUTDOWN 1100    
                             4932 ; 2600 |//$FILENAME vie_menu_shutdown.src
                             4933 ; 2601 |#define RSRC_VIE_MENU_SHUTDOWN 1101    
                             4934 ; 2602 |
                             4935 ; 2603 |//$FILENAME menu_clock.src
                             4936 ; 2604 |#define RSRC_MENU_CLOCK 1102    
                             4937 ; 2605 |//$FILENAME vie_menu_clock.src
                             4938 ; 2606 |#define RSRC_VIE_MENU_CLOCK 1103    
                             4939 ; 2607 |
                             4940 ; 2608 |//$FILENAME menu_ab.src
                             4941 ; 2609 |#define RSRC_MENU_AB 1104    
                             4942 ; 2610 |//$FILENAME vie_menu_ab.src
                             4943 ; 2611 |#define RSRC_VIE_MENU_AB 1105    
                             4944 ; 2612 |
                             4945 ; 2613 |//$FILENAME menu_delete.src
                             4946 ; 2614 |#define RSRC_MENU_DELETE 1106    
                             4947 ; 2615 |//$FILENAME vie_menu_delete.src
                             4948 ; 2616 |#define RSRC_VIE_MENU_DELETE 1107    
                             4949 ; 2617 |
                             4950 ; 2618 |//$FILENAME menu_about.src
                             4951 ; 2619 |#define RSRC_MENU_ABOUT 1108    
                             4952 ; 2620 |//$FILENAME vie_menu_about.src
                             4953 ; 2621 |#define RSRC_VIE_MENU_ABOUT 1109    
                             4954 ; 2622 |
                             4955 ; 2623 |//$FILENAME menu_exit.src
                             4956 ; 2624 |#define RSRC_MENU_EXIT 1110    
                             4957 ; 2625 |//$FILENAME vie_menu_exit.src
                             4958 ; 2626 |#define RSRC_VIE_MENU_EXIT 1111    
                             4959 ; 2627 |
                             4960 ; 2628 |//$FILENAME music_play_all.src
                             4961 ; 2629 |#define RSRC_MUSIC_PLAY_ALL 1112    
                             4962 ; 2630 |//$FILENAME vie_music_play_all.src
                             4963 ; 2631 |#define RSRC_VIE_MUSIC_PLAY_ALL 1113    
                             4964 ; 2632 |
                             4965 ; 2633 |//$FILENAME music_folder_internal.src
                             4966 ; 2634 |#define RSRC_MUSIC_FOLDER_INTERNAL 1114    
                             4967 ; 2635 |//$FILENAME vie_music_folder_internal.src
                             4968 ; 2636 |#define RSRC_VIE_MUSIC_FOLDER_INTERNAL 1115    
                             4969 ; 2637 |
                             4970 ; 2638 |//$FILENAME music_folder_external.src
                             4971 ; 2639 |#define RSRC_MUSIC_FOLDER_EXTERNAL 1116    
                             4972 ; 2640 |//$FILENAME vie_music_folder_external.src
                             4973 ; 2641 |#define RSRC_VIE_MUSIC_FOLDER_EXTERNAL 1117    
                             4974 ; 2642 |
                             4975 ; 2643 |//$FILENAME music_songs.src
                             4976 ; 2644 |#define RSRC_MUSIC_SONGS 1118    
                             4977 ; 2645 |//$FILENAME vie_music_songs.src
                             4978 ; 2646 |#define RSRC_VIE_MUSIC_SONGS 1119    
                             4979 ; 2647 |
                             4980 ; 2648 |//$FILENAME music_favorites.src
                             4981 ; 2649 |#define RSRC_MUSIC_FAVORITES 1120    
                             4982 ; 2650 |//$FILENAME vie_music_favorites.src
                             4983 ; 2651 |#define RSRC_VIE_MUSIC_FAVORITES 1121    
                             4984 ; 2652 |
                             4985 ; 2653 |//$FILENAME music_fm_record.src
                             4986 ; 2654 |#define RSRC_MUSIC_FM_RECORD 1122    
                             4987 ; 2655 |//$FILENAME vie_music_fm_record.src
                             4988 ; 2656 |#define RSRC_VIE_MUSIC_FM_RECORD 1123    
                             4989 ; 2657 |
                             4990 ; 2658 |//$FILENAME music_exit.src
                             4991 ; 2659 |#define RSRC_MUSIC_EXIT 1124    
                             4992 ; 2660 |//$FILENAME vie_music_exit.src
                             4993 ; 2661 |#define RSRC_VIE_MUSIC_EXIT 1125    
                             4994 ; 2662 |
                             4995 ; 2663 |//$FILENAME browse_music_folder_internal.src
                             4996 ; 2664 |#define RSRC_BROWSE_MUSIC_FOLDER_INTERNAL 1126    
                             4997 ; 2665 |//$FILENAME vie_browse_music_folder_internal.src
                             4998 ; 2666 |#define RSRC_VIE_BROWSE_MUSIC_FOLDER_INTERNAL 1127    
                             4999 ; 2667 |
                             5000 ; 2668 |//$FILENAME browse_music_folder_external.src
                             5001 ; 2669 |#define RSRC_BROWSE_MUSIC_FOLDER_EXTERNAL 1128    
                             5002 ; 2670 |//$FILENAME vie_browse_music_folder_external.src
                             5003 ; 2671 |#define RSRC_VIE_BROWSE_MUSIC_FOLDER_EXTERNAL 1129    
                             5004 ; 2672 |
                             5005 ; 2673 |//$FILENAME browse_music_list_songs.src
                             5006 ; 2674 |#define RSRC_BROWSE_MUSIC_LIST_SONGS 1130    
                             5007 ; 2675 |//$FILENAME vie_browse_music_list_songs.src
                             5008 ; 2676 |#define RSRC_VIE_BROWSE_MUSIC_LIST_SONGS 1131    
                             5009 ; 2677 |
                             5010 ; 2678 |//$FILENAME browse_music_favourites.src
                             5011 ; 2679 |#define RSRC_BROWSE_MUSIC_FAVOURITES 1132    
                             5012 ; 2680 |//$FILENAME vie_browse_music_favourites.src
                             5013 ; 2681 |#define RSRC_VIE_BROWSE_MUSIC_FAVOURITES 1133    
                             5014 ; 2682 |
                             5015 ; 2683 |//$FILENAME browse_music_fm_files.src
                             5016 ; 2684 |#define RSRC_BROWSE_MUSIC_FM_FILES 1134    
                             5017 ; 2685 |//$FILENAME vie_browse_music_fm_files.src
                             5018 ; 2686 |#define RSRC_VIE_BROWSE_MUSIC_FM_FILES 1135    
                             5019 ; 2687 |
                             5020 ; 2688 |//$FILENAME browse_voice.src
                             5021 ; 2689 |#define RSRC_BROWSE_VOICE 1136    
                             5022 ; 2690 |//$FILENAME vie_browse_voice.src
                             5023 ; 2691 |#define RSRC_VIE_BROWSE_VOICE 1137    
                             5024 ; 2692 |
                             5025 ; 2693 |//$FILENAME favourites_list_add.src
                             5026 ; 2694 |#define RSRC_FAVOURITES_LIST_ADD 1138    
                             5027 ; 2695 |//$FILENAME vie_favourites_list_add.src
                             5028 ; 2696 |#define RSRC_VIE_FAVOURITES_LIST_ADD 1139    
                             5029 ; 2697 |
                             5030 ; 2698 |//$FILENAME favourites_list_remove.src
                             5031 ; 2699 |#define RSRC_FAVOURITES_LIST_REMOVE 1140    
                             5032 ; 2700 |//$FILENAME vie_favourites_list_remove.src
                             5033 ; 2701 |#define RSRC_VIE_FAVOURITES_LIST_REMOVE 1141    
                             5034 ; 2702 |
                             5035 ; 2703 |//$FILENAME favourites_list_is_full.src
                             5036 ; 2704 |#define RSRC_FAVOURITES_LIST_IS_FULL 1142    
                             5037 ; 2705 |//$FILENAME vie_favourites_list_is_full.src
                             5038 ; 2706 |#define RSRC_VIE_FAVOURITES_LIST_IS_FULL 1143    
                             5039 ; 2707 |
                             5040 ; 2708 |//$FILENAME about_screen_1.src
                             5041 ; 2709 |#define RSRC_ABOUT_SCREEN_1 1144    
                             5042 ; 2710 |//$FILENAME vie_about_screen_1.src
                             5043 ; 2711 |#define RSRC_VIE_ABOUT_SCREEN_1 1145    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  21

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5044 ; 2712 |
                             5045 ; 2713 |//$FILENAME about_screen_2.src
                             5046 ; 2714 |#define RSRC_ABOUT_SCREEN_2 1146    
                             5047 ; 2715 |//$FILENAME vie_about_screen_2.src
                             5048 ; 2716 |#define RSRC_VIE_ABOUT_SCREEN_2 1147    
                             5049 ; 2717 |
                             5050 ; 2718 |//$FILENAME about_screen_3.src
                             5051 ; 2719 |#define RSRC_ABOUT_SCREEN_3 1148    
                             5052 ; 2720 |//$FILENAME vie_about_screen_3.src
                             5053 ; 2721 |#define RSRC_VIE_ABOUT_SCREEN_3 1149    
                             5054 ; 2722 |
                             5055 ; 2723 |//$FILENAME about_screen_4.src
                             5056 ; 2724 |#define RSRC_ABOUT_SCREEN_4 1150    
                             5057 ; 2725 |//$FILENAME vie_about_screen_4.src
                             5058 ; 2726 |#define RSRC_VIE_ABOUT_SCREEN_4 1151    
                             5059 ; 2727 |
                             5060 ; 2728 |//$FILENAME time_date_exit_title.src
                             5061 ; 2729 |#define RSRC_TIME_DATE_EXIT_TITLE 1152    
                             5062 ; 2730 |//$FILENAME vie_time_date_exit_title.src
                             5063 ; 2731 |#define RSRC_VIE_TIME_DATE_EXIT_TITLE 1153    
                             5064 ; 2732 |
                             5065 ; 2733 |//$FILENAME time_clean_desktop.src
                             5066 ; 2734 |#define RSRC_TIME_CLEAN_DESKTOP 1154    
                             5067 ; 2735 |//$FILENAME time_dash.src
                             5068 ; 2736 |#define RSRC_TIME_DASH 1155    
                             5069 ; 2737 |
                             5070 ; 2738 |//$FILENAME time_day_7.src
                             5071 ; 2739 |#define RSRC_TIME_DAY_SAT 1156    
                             5072 ; 2740 |//$FILENAME vie_time_day_7.src
                             5073 ; 2741 |#define RSRC_VIE_TIME_DAY_SAT 1157    
                             5074 ; 2742 |//$FILENAME time_day_cn.src
                             5075 ; 2743 |#define RSRC_TIME_DAY_SUN 1158    
                             5076 ; 2744 |//$FILENAME vie_time_day_cn.src
                             5077 ; 2745 |#define RSRC_VIE_TIME_DAY_SUN 1159    
                             5078 ; 2746 |//$FILENAME time_day_2.src
                             5079 ; 2747 |#define RSRC_TIME_DAY_MON 1160    
                             5080 ; 2748 |//$FILENAME vie_time_day_2.src
                             5081 ; 2749 |#define RSRC_VIE_TIME_DAY_MON 1161    
                             5082 ; 2750 |//$FILENAME time_day_3.src
                             5083 ; 2751 |#define RSRC_TIME_DAY_TUE 1162    
                             5084 ; 2752 |//$FILENAME vie_time_day_3.src
                             5085 ; 2753 |#define RSRC_VIE_TIME_DAY_TUE 1163    
                             5086 ; 2754 |//$FILENAME time_day_4.src
                             5087 ; 2755 |#define RSRC_TIME_DAY_WED 1164    
                             5088 ; 2756 |//$FILENAME vie_time_day_4.src
                             5089 ; 2757 |#define RSRC_VIE_TIME_DAY_WED 1165    
                             5090 ; 2758 |//$FILENAME time_day_5.src
                             5091 ; 2759 |#define RSRC_TIME_DAY_THU 1166    
                             5092 ; 2760 |//$FILENAME vie_time_day_5.src
                             5093 ; 2761 |#define RSRC_VIE_TIME_DAY_THU 1167    
                             5094 ; 2762 |//$FILENAME time_day_6.src
                             5095 ; 2763 |#define RSRC_TIME_DAY_FRI 1168    
                             5096 ; 2764 |//$FILENAME vie_time_day_6.src
                             5097 ; 2765 |#define RSRC_VIE_TIME_DAY_FRI 1169    
                             5098 ; 2766 |
                             5099 ; 2767 |//$FILENAME time_month_1.src
                             5100 ; 2768 |#define RSRC_TIME_MONTH_1 1170    
                             5101 ; 2769 |//$FILENAME vie_time_month_1.src
                             5102 ; 2770 |#define RSRC_VIE_TIME_MONTH_1 1171    
                             5103 ; 2771 |//$FILENAME time_month_2.src
                             5104 ; 2772 |#define RSRC_TIME_MONTH_2 1172    
                             5105 ; 2773 |//$FILENAME vie_time_month_2.src
                             5106 ; 2774 |#define RSRC_VIE_TIME_MONTH_2 1173    
                             5107 ; 2775 |//$FILENAME time_month_3.src
                             5108 ; 2776 |#define RSRC_TIME_MONTH_3 1174    
                             5109 ; 2777 |//$FILENAME vie_time_month_3.src
                             5110 ; 2778 |#define RSRC_VIE_TIME_MONTH_3 1175    
                             5111 ; 2779 |//$FILENAME time_month_4.src
                             5112 ; 2780 |#define RSRC_TIME_MONTH_4 1176    
                             5113 ; 2781 |//$FILENAME vie_time_month_4.src
                             5114 ; 2782 |#define RSRC_VIE_TIME_MONTH_4 1177    
                             5115 ; 2783 |//$FILENAME time_month_5.src
                             5116 ; 2784 |#define RSRC_TIME_MONTH_5 1178    
                             5117 ; 2785 |//$FILENAME vie_time_month_5.src
                             5118 ; 2786 |#define RSRC_VIE_TIME_MONTH_5 1179    
                             5119 ; 2787 |//$FILENAME time_month_6.src
                             5120 ; 2788 |#define RSRC_TIME_MONTH_6 1180    
                             5121 ; 2789 |//$FILENAME vie_time_month_6.src
                             5122 ; 2790 |#define RSRC_VIE_TIME_MONTH_6 1181    
                             5123 ; 2791 |//$FILENAME time_month_7.src
                             5124 ; 2792 |#define RSRC_TIME_MONTH_7 1182    
                             5125 ; 2793 |//$FILENAME vie_time_month_7.src
                             5126 ; 2794 |#define RSRC_VIE_TIME_MONTH_7 1183    
                             5127 ; 2795 |//$FILENAME time_month_8.src
                             5128 ; 2796 |#define RSRC_TIME_MONTH_8 1184    
                             5129 ; 2797 |//$FILENAME vie_time_month_8.src
                             5130 ; 2798 |#define RSRC_VIE_TIME_MONTH_8 1185    
                             5131 ; 2799 |//$FILENAME time_month_9.src
                             5132 ; 2800 |#define RSRC_TIME_MONTH_9 1186    
                             5133 ; 2801 |//$FILENAME vie_time_month_9.src
                             5134 ; 2802 |#define RSRC_VIE_TIME_MONTH_9 1187    
                             5135 ; 2803 |//$FILENAME time_month_10.src
                             5136 ; 2804 |#define RSRC_TIME_MONTH_10 1188    
                             5137 ; 2805 |//$FILENAME vie_time_month_10.src
                             5138 ; 2806 |#define RSRC_VIE_TIME_MONTH_10 1189    
                             5139 ; 2807 |//$FILENAME time_month_11.src
                             5140 ; 2808 |#define RSRC_TIME_MONTH_11 1190    
                             5141 ; 2809 |//$FILENAME vie_time_month_11.src
                             5142 ; 2810 |#define RSRC_VIE_TIME_MONTH_11 1191    
                             5143 ; 2811 |//$FILENAME time_month_12.src
                             5144 ; 2812 |#define RSRC_TIME_MONTH_12 1192    
                             5145 ; 2813 |//$FILENAME vie_time_month_12.src
                             5146 ; 2814 |#define RSRC_VIE_TIME_MONTH_12 1193    
                             5147 ; 2815 |
                             5148 ; 2816 |//$FILENAME time_num_am.src
                             5149 ; 2817 |#define RSRC_TIME_NUM_AM 1194    
                             5150 ; 2818 |//$FILENAME time_num_am.src
                             5151 ; 2819 |#define RSRC_TIME_NUM_PM 1195    
                             5152 ; 2820 |//$FILENAME settime_format_12h.src
                             5153 ; 2821 |#define RSRC_SETTIME_FORMAT_12H 1196    
                             5154 ; 2822 |//$FILENAME settime_format_24h.src
                             5155 ; 2823 |#define RSRC_SETTIME_FORMAT_24H 1197    
                             5156 ; 2824 |//$FILENAME setdate_format_dmy.src
                             5157 ; 2825 |#define RSRC_SETDATE_FORMAT_DMY 1198    
                             5158 ; 2826 |//$FILENAME setdate_format_mdy.src
                             5159 ; 2827 |#define RSRC_SETDATE_FORMAT_MDY 1199    
                             5160 ; 2828 |//$FILENAME setdate_format_ymd.src
                             5161 ; 2829 |#define RSRC_SETDATE_FORMAT_YMD 1200    
                             5162 ; 2830 |
                             5163 ; 2831 |//$FILENAME time_num_large_0.src
                             5164 ; 2832 |#define RSRC_TIME_NUM_LARGE_0 1201    
                             5165 ; 2833 |//$FILENAME time_num_large_1.src
                             5166 ; 2834 |#define RSRC_TIME_NUM_LARGE_1 1202    
                             5167 ; 2835 |//$FILENAME time_num_large_2.src
                             5168 ; 2836 |#define RSRC_TIME_NUM_LARGE_2 1203    
                             5169 ; 2837 |//$FILENAME time_num_large_3.src
                             5170 ; 2838 |#define RSRC_TIME_NUM_LARGE_3 1204    
                             5171 ; 2839 |//$FILENAME time_num_large_4.src
                             5172 ; 2840 |#define RSRC_TIME_NUM_LARGE_4 1205    
                             5173 ; 2841 |//$FILENAME time_num_large_5.src
                             5174 ; 2842 |#define RSRC_TIME_NUM_LARGE_5 1206    
                             5175 ; 2843 |//$FILENAME time_num_large_6.src
                             5176 ; 2844 |#define RSRC_TIME_NUM_LARGE_6 1207    
                             5177 ; 2845 |//$FILENAME time_num_large_7.src
                             5178 ; 2846 |#define RSRC_TIME_NUM_LARGE_7 1208    
                             5179 ; 2847 |//$FILENAME time_num_large_8.src
                             5180 ; 2848 |#define RSRC_TIME_NUM_LARGE_8 1209    
                             5181 ; 2849 |//$FILENAME time_num_large_9.src
                             5182 ; 2850 |#define RSRC_TIME_NUM_LARGE_9 1210    
                             5183 ; 2851 |
                             5184 ; 2852 |//$FILENAME time_num_medium_0.src
                             5185 ; 2853 |#define RSRC_TIME_NUM_MEDIUM_0 1211    
                             5186 ; 2854 |//$FILENAME time_num_medium_1.src
                             5187 ; 2855 |#define RSRC_TIME_NUM_MEDIUM_1 1212    
                             5188 ; 2856 |//$FILENAME time_num_medium_2.src
                             5189 ; 2857 |#define RSRC_TIME_NUM_MEDIUM_2 1213    
                             5190 ; 2858 |//$FILENAME time_num_medium_3.src
                             5191 ; 2859 |#define RSRC_TIME_NUM_MEDIUM_3 1214    
                             5192 ; 2860 |//$FILENAME time_num_medium_4.src
                             5193 ; 2861 |#define RSRC_TIME_NUM_MEDIUM_4 1215    
                             5194 ; 2862 |//$FILENAME time_num_medium_5.src
                             5195 ; 2863 |#define RSRC_TIME_NUM_MEDIUM_5 1216    
                             5196 ; 2864 |//$FILENAME time_num_medium_6.src
                             5197 ; 2865 |#define RSRC_TIME_NUM_MEDIUM_6 1217    
                             5198 ; 2866 |//$FILENAME time_num_medium_7.src
                             5199 ; 2867 |#define RSRC_TIME_NUM_MEDIUM_7 1218    
                             5200 ; 2868 |//$FILENAME time_num_medium_8.src
                             5201 ; 2869 |#define RSRC_TIME_NUM_MEDIUM_8 1219    
                             5202 ; 2870 |//$FILENAME time_num_medium_9.src
                             5203 ; 2871 |#define RSRC_TIME_NUM_MEDIUM_9 1220    
                             5204 ; 2872 |
                             5205 ; 2873 |//$FILENAME time_colon.src
                             5206 ; 2874 |#define RSRC_TIME_COLON 1221    
                             5207 ; 2875 |
                             5208 ; 2876 |//$FILENAME settings_backlight_title.src
                             5209 ; 2877 |#define RSRC_SETTINGS_BACKLIGHT_TITLE 1222    
                             5210 ; 2878 |//$FILENAME settings_auto_shutdown_title.src
                             5211 ; 2879 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_TITLE 1223    
                             5212 ; 2880 |//$FILENAME settings_playmode_title.src
                             5213 ; 2881 |#define RSRC_SETTINGS_PLAYMODE_TITLE 1224    
                             5214 ; 2882 |
                             5215 ; 2883 |//$FILENAME settings_contrast_title.src
                             5216 ; 2884 |#define RSRC_SETTINGS_CONTRAST_TITLE 1225    
                             5217 ; 2885 |//$FILENAME vie_settings_contrast_title.src
                             5218 ; 2886 |#define RSRC_VIE_SETTINGS_CONTRAST_TITLE 1226    
                             5219 ; 2887 |
                             5220 ; 2888 |//$FILENAME settings_eq_title.src
                             5221 ; 2889 |#define RSRC_SETTINGS_EQ_TITLE 1227    
                             5222 ; 2890 |//$FILENAME vie_settings_eq_title.src
                             5223 ; 2891 |#define RSRC_VIE_SETTINGS_EQ_TITLE 1228    
                             5224 ; 2892 |
                             5225 ; 2893 |//$FILENAME settings_exit_title.src
                             5226 ; 2894 |#define RSRC_SETTINGS_EXIT_TITLE 1229    
                             5227 ; 2895 |//$FILENAME vie_settings_exit_title.src
                             5228 ; 2896 |#define RSRC_VIE_SETTINGS_EXIT_TITLE 1230    
                             5229 ; 2897 |
                             5230 ; 2898 |//$FILENAME settings_set_date_title.src
                             5231 ; 2899 |#define RSRC_SETTINGS_SET_DATE_TITLE 1231    
                             5232 ; 2900 |//$FILENAME vie_settings_set_date_title.src
                             5233 ; 2901 |#define RSRC_VIE_SETTINGS_SET_DATE_TITLE 1232    
                             5234 ; 2902 |
                             5235 ; 2903 |//$FILENAME settings_set_time_title.src
                             5236 ; 2904 |#define RSRC_SETTINGS_SET_TIME_TITLE 1233    
                             5237 ; 2905 |//$FILENAME vie_settings_set_time_title.src
                             5238 ; 2906 |#define RSRC_VIE_SETTINGS_SET_TIME_TITLE 1234    
                             5239 ; 2907 |
                             5240 ; 2908 |//$FILENAME settings_playmode_normal.src
                             5241 ; 2909 |#define RSRC_SETTINGS_PLAYMODE_NORMAL 1235    
                             5242 ; 2910 |//$FILENAME vie_settings_playmode_normal.src
                             5243 ; 2911 |#define RSRC_VIE_SETTINGS_PLAYMODE_NORMAL 1236    
                             5244 ; 2912 |
                             5245 ; 2913 |//$FILENAME settings_playmode_repeatone.src
                             5246 ; 2914 |#define RSRC_SETTINGS_PLAYMODE_REPEATONE 1237    
                             5247 ; 2915 |//$FILENAME vie_settings_playmode_repeatone.src
                             5248 ; 2916 |#define RSRC_VIE_SETTINGS_PLAYMODE_REPEATONE 1238    
                             5249 ; 2917 |
                             5250 ; 2918 |//$FILENAME settings_playmode_repeatall.src
                             5251 ; 2919 |#define RSRC_SETTINGS_PLAYMODE_REPEATALL 1239    
                             5252 ; 2920 |//$FILENAME vie_settings_playmode_repeatall.src
                             5253 ; 2921 |#define RSRC_VIE_SETTINGS_PLAYMODE_REPEATALL 1240    
                             5254 ; 2922 |
                             5255 ; 2923 |//$FILENAME settings_playmode_shuffle.src
                             5256 ; 2924 |#define RSRC_SETTINGS_PLAYMODE_SHUFFLE 1241    
                             5257 ; 2925 |//$FILENAME vie_settings_playmode_shuffle.src
                             5258 ; 2926 |#define RSRC_VIE_SETTINGS_PLAYMODE_SHUFFLE 1242    
                             5259 ; 2927 |
                             5260 ; 2928 |//$FILENAME settings_playmode_shuffle_repeat.src
                             5261 ; 2929 |#define RSRC_SETTINGS_PLAYMODE_SHUFFLE_REPEAT 1243    
                             5262 ; 2930 |//$FILENAME vie_settings_playmode_shuffle_repeat.src
                             5263 ; 2931 |#define RSRC_VIE_SETTINGS_PLAYMODE_SHUFFLE_REPEAT 1244    
                             5264 ; 2932 |
                             5265 ; 2933 |//$FILENAME settings_backlight_on.src
                             5266 ; 2934 |#define RSRC_SETTINGS_BACKLIGHT_ON 1245    
                             5267 ; 2935 |//$FILENAME vie_settings_backlight_on.src
                             5268 ; 2936 |#define RSRC_VIE_SETTINGS_BACKLIGHT_ON 1246    
                             5269 ; 2937 |
                             5270 ; 2938 |//$FILENAME settings_backlight_10s.src
                             5271 ; 2939 |#define RSRC_SETTINGS_BACKLIGHT_10S 1247    
                             5272 ; 2940 |//$FILENAME vie_settings_backlight_10s.src
                             5273 ; 2941 |#define RSRC_VIE_SETTINGS_BACKLIGHT_10S 1248    
                             5274 ; 2942 |
                             5275 ; 2943 |//$FILENAME settings_backlight_20s.src
                             5276 ; 2944 |#define RSRC_SETTINGS_BACKLIGHT_20S 1249    
                             5277 ; 2945 |//$FILENAME vie_settings_backlight_20s.src
                             5278 ; 2946 |#define RSRC_VIE_SETTINGS_BACKLIGHT_20s 1250    
                             5279 ; 2947 |
                             5280 ; 2948 |//$FILENAME settings_backlight_30s.src
                             5281 ; 2949 |#define RSRC_SETTINGS_BACKLIGHT_30S 1251    
                             5282 ; 2950 |//$FILENAME vie_settings_backlight_30s.src
                             5283 ; 2951 |#define RSRC_VIE_SETTINGS_BACKLIGHT_30S 1252    
                             5284 ; 2952 |
                             5285 ; 2953 |//$FILENAME settings_auto_shutdown_disable.src
                             5286 ; 2954 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_DISABLE 1253    
                             5287 ; 2955 |//$FILENAME vie_settings_auto_shutdown_disable.src
                             5288 ; 2956 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_DISABLE 1254    
                             5289 ; 2957 |
                             5290 ; 2958 |//$FILENAME settings_auto_shutdown_1minute.src
                             5291 ; 2959 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_1MINUTE 1255    
                             5292 ; 2960 |//$FILENAME vie_settings_auto_shutdown_1min.src
                             5293 ; 2961 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_1MINUTE 1256    
                             5294 ; 2962 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  22

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5295 ; 2963 |//$FILENAME settings_auto_shutdown_2minutes.src
                             5296 ; 2964 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_2MINUTES 1257    
                             5297 ; 2965 |//$FILENAME vie_settings_auto_shutdown_2min.src
                             5298 ; 2966 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_2MINUTES 1258    
                             5299 ; 2967 |
                             5300 ; 2968 |//$FILENAME settings_auto_shutdown_5minutes.src
                             5301 ; 2969 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_5MINUTES 1259    
                             5302 ; 2970 |//$FILENAME vie_settings_auto_shutdown_5min.src
                             5303 ; 2971 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_5MINUTES 1260    
                             5304 ; 2972 |
                             5305 ; 2973 |//$FILENAME settings_auto_shutdown_10minutes.src
                             5306 ; 2974 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_10MINUTES 1261    
                             5307 ; 2975 |//$FILENAME vie_settings_auto_shutdown_10min.src
                             5308 ; 2976 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_10MINUTES 1262    
                             5309 ; 2977 |
                             5310 ; 2978 |//$FILENAME settings_languages_eng.src
                             5311 ; 2979 |#define RSRC_SETTINGS_LANGUAGES_ENG 1263    
                             5312 ; 2980 |//$FILENAME settings_languages_vie.src
                             5313 ; 2981 |#define RSRC_SETTINGS_LANGUAGES_VIE 1264    
                             5314 ; 2982 |
                             5315 ; 2983 |//$FILENAME fraction_dot.src
                             5316 ; 2984 |#define RSRC_FRACTION_DOT 1265    
                             5317 ; 2985 |
                             5318 ; 2986 |//$FILENAME fm_background.src
                             5319 ; 2987 |#define RSRC_FM_BACKGROUND 1266    
                             5320 ; 2988 |//$FILENAME vie_fm_background.src
                             5321 ; 2989 |#define RSRC_VIE_FM_BACKGROUND 1267    
                             5322 ; 2990 |
                             5323 ; 2991 |//$FILENAME searching_please_wait.src
                             5324 ; 2992 |#define RSRC_SEARCHING_PLEASE_WAIT 1268    
                             5325 ; 2993 |//$FILENAME vie_searching_please_wait.src
                             5326 ; 2994 |#define RSRC_VIE_SEARCHING_PLEASE_WAIT 1269    
                             5327 ; 2995 |
                             5328 ; 2996 |//$FILENAME fm_auto_search.src
                             5329 ; 2997 |#define RSRC_FM_AUTO_SEARCH 1270    
                             5330 ; 2998 |//$FILENAME vie_fm_auto_search.src
                             5331 ; 2999 |#define RSRC_VIE_FM_AUTO_SEARCH 1271    
                             5332 ; 3000 |
                             5333 ; 3001 |//$FILENAME jvj_shutdown_player.src
                             5334 ; 3002 |#define RSRC_JVJ_SHUTDOWN_PLAYER 1272    
                             5335 ; 3003 |//$FILENAME vie_jvj_shutdown_player.src
                             5336 ; 3004 |#define RSRC_VIE_JVJ_SHUTDOWN_PLAYER 1273    
                             5337 ; 3005 |
                             5338 ; 3006 |#endif //IF (!@def(resources))
                             5339 ; 3007 |
                             5340 
                             5342 
                             5343 ; 14   |#include "menus.h"
                             5344 
                             5346 
                             5347 ; 1    |#ifndef _MENU_H
                             5348 ; 2    |#define _MENU_H
                             5349 ; 3    |
                             5350 ; 4    |#include "types.h"
                             5351 
                             5353 
                             5354 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             5355 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             5356 ; 3    |//
                             5357 ; 4    |// Filename: types.h
                             5358 ; 5    |// Description: Standard data types
                             5359 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             5360 ; 7    |
                             5361 ; 8    |#ifndef _TYPES_H
                             5362 ; 9    |#define _TYPES_H
                             5363 ; 10   |
                             5364 ; 11   |// TODO:  move this outta here!
                             5365 ; 12   |#if !defined(NOERROR)
                             5366 ; 13   |#define NOERROR 0
                             5367 ; 14   |#define SUCCESS 0
                             5368 ; 15   |#endif 
                             5369 ; 16   |#if !defined(SUCCESS)
                             5370 ; 17   |#define SUCCESS  0
                             5371 ; 18   |#endif
                             5372 ; 19   |#if !defined(ERROR)
                             5373 ; 20   |#define ERROR   -1
                             5374 ; 21   |#endif
                             5375 ; 22   |#if !defined(FALSE)
                             5376 ; 23   |#define FALSE 0
                             5377 ; 24   |#endif
                             5378 ; 25   |#if !defined(TRUE)
                             5379 ; 26   |#define TRUE  1
                             5380 ; 27   |#endif
                             5381 ; 28   |
                             5382 ; 29   |#if !defined(NULL)
                             5383 ; 30   |#define NULL 0
                             5384 ; 31   |#endif
                             5385 ; 32   |
                             5386 ; 33   |#define MAX_INT     0x7FFFFF
                             5387 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             5388 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             5389 ; 36   |#define MAX_ULONG   (-1) 
                             5390 ; 37   |
                             5391 ; 38   |#define WORD_SIZE   24              // word size in bits
                             5392 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             5393 ; 40   |
                             5394 ; 41   |
                             5395 ; 42   |#define BYTE    unsigned char       // btVarName
                             5396 ; 43   |#define CHAR    signed char         // cVarName
                             5397 ; 44   |#define USHORT  unsigned short      // usVarName
                             5398 ; 45   |#define SHORT   unsigned short      // sVarName
                             5399 ; 46   |#define WORD    unsigned int        // wVarName
                             5400 ; 47   |#define INT     signed int          // iVarName
                             5401 ; 48   |#define DWORD   unsigned long       // dwVarName
                             5402 ; 49   |#define LONG    signed long         // lVarName
                             5403 ; 50   |#define BOOL    unsigned int        // bVarName
                             5404 ; 51   |#define FRACT   _fract              // frVarName
                             5405 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             5406 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             5407 ; 54   |#define FLOAT   float               // fVarName
                             5408 ; 55   |#define DBL     double              // dVarName
                             5409 ; 56   |#define ENUM    enum                // eVarName
                             5410 ; 57   |#define CMX     _complex            // cmxVarName
                             5411 ; 58   |typedef WORD UCS3;                   // 
                             5412 ; 59   |
                             5413 ; 60   |#define UINT16  unsigned short
                             5414 ; 61   |#define UINT8   unsigned char   
                             5415 ; 62   |#define UINT32  unsigned long
                             5416 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             5417 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             5418 ; 65   |#define WCHAR   UINT16
                             5419 ; 66   |
                             5420 ; 67   |//UINT128 is 16 bytes or 6 words
                             5421 ; 68   |typedef struct UINT128_3500 {   
                             5422 ; 69   |    int val[6];     
                             5423 ; 70   |} UINT128_3500;
                             5424 ; 71   |
                             5425 ; 72   |#define UINT128   UINT128_3500
                             5426 ; 73   |
                             5427 ; 74   |// Little endian word packed byte strings:   
                             5428 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5429 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5430 ; 77   |// Little endian word packed byte strings:   
                             5431 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5432 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5433 ; 80   |
                             5434 ; 81   |// Declare Memory Spaces To Use When Coding
                             5435 ; 82   |// A. Sector Buffers
                             5436 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             5437 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             5438 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             5439 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             5440 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             5441 ; 88   |// B. Media DDI Memory
                             5442 ; 89   |#define MEDIA_DDI_MEM _Y
                             5443 ; 90   |
                             5444 ; 91   |
                             5445 ; 92   |
                             5446 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             5447 ; 94   |// Examples of circular pointers:
                             5448 ; 95   |//    INT CIRC cpiVarName
                             5449 ; 96   |//    DWORD CIRC cpdwVarName
                             5450 ; 97   |
                             5451 ; 98   |#define RETCODE INT                 // rcVarName
                             5452 ; 99   |
                             5453 ; 100  |// generic bitfield structure
                             5454 ; 101  |struct Bitfield {
                             5455 ; 102  |    unsigned int B0  :1;
                             5456 ; 103  |    unsigned int B1  :1;
                             5457 ; 104  |    unsigned int B2  :1;
                             5458 ; 105  |    unsigned int B3  :1;
                             5459 ; 106  |    unsigned int B4  :1;
                             5460 ; 107  |    unsigned int B5  :1;
                             5461 ; 108  |    unsigned int B6  :1;
                             5462 ; 109  |    unsigned int B7  :1;
                             5463 ; 110  |    unsigned int B8  :1;
                             5464 ; 111  |    unsigned int B9  :1;
                             5465 ; 112  |    unsigned int B10 :1;
                             5466 ; 113  |    unsigned int B11 :1;
                             5467 ; 114  |    unsigned int B12 :1;
                             5468 ; 115  |    unsigned int B13 :1;
                             5469 ; 116  |    unsigned int B14 :1;
                             5470 ; 117  |    unsigned int B15 :1;
                             5471 ; 118  |    unsigned int B16 :1;
                             5472 ; 119  |    unsigned int B17 :1;
                             5473 ; 120  |    unsigned int B18 :1;
                             5474 ; 121  |    unsigned int B19 :1;
                             5475 ; 122  |    unsigned int B20 :1;
                             5476 ; 123  |    unsigned int B21 :1;
                             5477 ; 124  |    unsigned int B22 :1;
                             5478 ; 125  |    unsigned int B23 :1;
                             5479 ; 126  |};
                             5480 ; 127  |
                             5481 ; 128  |union BitInt {
                             5482 ; 129  |        struct Bitfield B;
                             5483 ; 130  |        int        I;
                             5484 ; 131  |};
                             5485 ; 132  |
                             5486 ; 133  |#define MAX_MSG_LENGTH 10
                             5487 ; 134  |struct CMessage
                             5488 ; 135  |{
                             5489 ; 136  |        unsigned int m_uLength;
                             5490 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             5491 ; 138  |};
                             5492 ; 139  |
                             5493 ; 140  |typedef struct {
                             5494 ; 141  |    WORD m_wLength;
                             5495 ; 142  |    WORD m_wMessage;
                             5496 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             5497 ; 144  |} Message;
                             5498 ; 145  |
                             5499 ; 146  |struct MessageQueueDescriptor
                             5500 ; 147  |{
                             5501 ; 148  |        int *m_pBase;
                             5502 ; 149  |        int m_iModulo;
                             5503 ; 150  |        int m_iSize;
                             5504 ; 151  |        int *m_pHead;
                             5505 ; 152  |        int *m_pTail;
                             5506 ; 153  |};
                             5507 ; 154  |
                             5508 ; 155  |struct ModuleEntry
                             5509 ; 156  |{
                             5510 ; 157  |    int m_iSignaledEventMask;
                             5511 ; 158  |    int m_iWaitEventMask;
                             5512 ; 159  |    int m_iResourceOfCode;
                             5513 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             5514 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                             5515 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             5516 ; 163  |    int m_uTimeOutHigh;
                             5517 ; 164  |    int m_uTimeOutLow;
                             5518 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             5519 ; 166  |};
                             5520 ; 167  |
                             5521 ; 168  |union WaitMask{
                             5522 ; 169  |    struct B{
                             5523 ; 170  |        unsigned int m_bNone     :1;
                             5524 ; 171  |        unsigned int m_bMessage  :1;
                             5525 ; 172  |        unsigned int m_bTimer    :1;
                             5526 ; 173  |        unsigned int m_bButton   :1;
                             5527 ; 174  |    } B;
                             5528 ; 175  |    int I;
                             5529 ; 176  |} ;
                             5530 ; 177  |
                             5531 ; 178  |
                             5532 ; 179  |struct Button {
                             5533 ; 180  |        WORD wButtonEvent;
                             5534 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             5535 ; 182  |};
                             5536 ; 183  |
                             5537 ; 184  |struct Message {
                             5538 ; 185  |        WORD wMsgLength;
                             5539 ; 186  |        WORD wMsgCommand;
                             5540 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             5541 ; 188  |};
                             5542 ; 189  |
                             5543 ; 190  |union EventTypes {
                             5544 ; 191  |        struct CMessage msg;
                             5545 ; 192  |        struct Button Button ;
                             5546 ; 193  |        struct Message Message;
                             5547 ; 194  |};
                             5548 ; 195  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  23

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5549 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             5550 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             5551 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             5552 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             5553 ; 200  |
                             5554 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             5555 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             5556 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             5557 ; 204  |
                             5558 ; 205  |#if DEBUG
                             5559 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             5560 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             5561 ; 208  |#else 
                             5562 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                             5563 ; 210  |#define DebugBuildAssert(x)    
                             5564 ; 211  |#endif
                             5565 ; 212  |
                             5566 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             5567 ; 214  |//  #pragma asm
                             5568 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             5569 ; 216  |//  #pragma endasm
                             5570 ; 217  |
                             5571 ; 218  |
                             5572 ; 219  |#ifdef COLOR_262K
                             5573 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                             5574 ; 221  |#elif defined(COLOR_65K)
                             5575 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                             5576 ; 223  |#else
                             5577 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                             5578 ; 225  |#endif
                             5579 ; 226  |    
                             5580 ; 227  |#endif // #ifndef _TYPES_H
                             5581 
                             5583 
                             5584 ; 5    |
                             5585 ; 6    |#define TIMER_ANIMATE           0
                             5586 ; 7    |#define TIMER_AUTO_SHUTDOWN     1
                             5587 ; 8    |#define TIMER_BATT_CHK          2
                             5588 ; 9    |#define TIMER_SONG_CHANGE       3
                             5589 ; 10   |#define TIMER_TUNER                             4
                             5590 ; 11   |#define TIMER_BACKLIGHT                 5
                             5591 ; 12   |#define TIMER_FFRWND                6
                             5592 ; 13   |#define TIMER_BATTERY_CHARGER   7
                             5593 ; 14   |#define TIMER_TIMEDATE                  8
                             5594 ; 15   |#define TIMER_JPEG_DECODER_CALLBACK 6 //shared with TIMER_FFRWND since they won't use together
                             5595 ; 16   |#define TIMER_APIC_UPDATE               9
                             5596 ; 17   |
                             5597 ; 18   |#define MENU_MSG_ANIMATE            MENU_LAST_MSG_ID+1
                             5598 ; 19   |#define MENU_MSG_AUTOSHUTDOWN       MENU_LAST_MSG_ID+2
                             5599 ; 20   |#define MENU_SONG_CHANGE_TIMEOUT    MENU_LAST_MSG_ID+3
                             5600 ; 21   |#define MENU_TUNER_READY                        MENU_LAST_MSG_ID+4
                             5601 ; 22   |#define MENU_MSG_TURN_OFF_BACKLIGHT MENU_LAST_MSG_ID+5
                             5602 ; 23   |#define MENU_MSG_SEND_FF            MENU_LAST_MSG_ID+6
                             5603 ; 24   |#define MENU_MSG_SEND_RWND          MENU_LAST_MSG_ID+7
                             5604 ; 25   |#define MENU_BATTERY_CHARGER_TIMEOUT  MENU_LAST_MSG_ID+8
                             5605 ; 26   |#define MENU_MSG_REFRESH_TIMEDATE       MENU_LAST_MSG_ID+9
                             5606 ; 27   |#ifdef USE_PLAYLIST3
                             5607 ; 28   |#define MENU_PAGE_ITEM_COUNT    (4)
                             5608 ; 29   |#define MENU_ITEM_HEIGHT                (8)
                             5609 ; 30   |#define MENU_ITEM_X_OFFSET      (0)
                             5610 ; 31   |#define MENU_ITEM_Y_OFFSET      (16)
                             5611 ; 32   |
                             5612 ; 33   |#define PLAYLIST_ENABLE         (0)
                             5613 ; 34   |#endif
                             5614 ; 35   |#define ANIMATE_PERIOD          (100)
                             5615 ; 36   |#define MENU_MSG_JPEG_CALLBACK            MENU_LAST_MSG_ID+10
                             5616 ; 37   |#define MENU_JPEG_THUMBNAIL_CURSOR  MENU_LAST_MSG_ID+11
                             5617 ; 38   |#define MENU_JPEG_NEXT_PICTURE          MENU_LAST_MSG_ID+12
                             5618 ; 39   |#define MENU_MSG_APIC_UPDATE            MENU_LAST_MSG_ID+13
                             5619 ; 40   |#ifdef USE_PLAYLIST5
                             5620 ; 41   |#define MENU_MSG_PL5_PLAY_SONG          MENU_LAST_MSG_ID+14
                             5621 ; 42   |#endif
                             5622 ; 43   |
                             5623 ; 44   |#define MENU_BATTERY_CHARGER_TIMEOUT  MENU_LAST_MSG_ID+8
                             5624 ; 45   |#define FILE_NAME_BUFFER_SIZE  7
                             5625 ; 46   |#define TIMER_JPEG_DECODER_TIMEOUT_MS 5
                             5626 ; 47   |
                             5627 ; 48   |// used with shutdown menu
                             5628 ; 49   |// FORCESHUTDOWN does not allow abort
                             5629 ; 50   |// USERSHUTDOWN allows user abort if PH_STOP is not held long enough
                             5630 ; 51   |#define FORCESHUTDOWN                   TRUE
                             5631 ; 52   |#define USERSHUTDOWN                    FALSE
                             5632 ; 53   |
                             5633 ; 54   |// if low battery display low battery message
                             5634 ; 55   |#define LOWBATT                                 TRUE
                             5635 ; 56   |#define REGBATT                                 FALSE
                             5636 ; 57   |
                             5637 ; 58   |//Backlight Define Statements
                             5638 ; 59   |#ifdef CLCD
                             5639 ; 60   |#ifdef CLCD_16BIT
                             5640 ; 61   |#define BACKLIGHT_CONTROL_REGISTER              HW_PWM_CH0AR.I
                             5641 ; 62   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9  //PWM2
                             5642 ; 63   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                             5643 ; 64   |#define BACKLIGHT_ON                            0x06C000
                             5644 ; 65   |#define BACKLIGHT_OFF                           0x024000
                             5645 ; 66   |#else
                             5646 ; 67   |#define BACKLIGHT_CONTROL_REGISTER              HW_PWM_CH2AR.I
                             5647 ; 68   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9  //PWM2
                             5648 ; 69   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                             5649 ; 70   |#define BACKLIGHT_ON                            0x006000
                             5650 ; 71   |#define BACKLIGHT_OFF                           0x002000
                             5651 ; 72   |#endif
                             5652 ; 73   |#else
                             5653 ; 74   |#define BACKLIGHT_CONTROL_REGISTER              HW_GP0DOR.B.B9
                             5654 ; 75   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9
                             5655 ; 76   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                             5656 ; 77   |#define BACKLIGHT_ON                            TRUE
                             5657 ; 78   |#define BACKLIGHT_OFF                           FALSE
                             5658 ; 79   |#endif
                             5659 ; 80   |#define BACKLIGHT_TIME                                          5000            //5 seconds
                             5660 ; 81   |
                             5661 ; 82   |// used with NextEQ / NextPlayMode to indicate direction
                             5662 ; 83   |#define INCREMENT 1
                             5663 ; 84   |#define DECREMENT 0
                             5664 ; 85   |
                             5665 ; 86   |//These two sit outside the boundary of MENU_FIRST and MENU_LAST simply because they're
                             5666 ; 87   |//states that aren't included in the displayed list.
                             5667 ; 88   |#define MENU_EXIT       101
                             5668 ; 89   |#define MENU_MAIN       100
                             5669 ; 90   |
                             5670 ; 91   |// menu flags
                             5671 ; 92   |#define MENU_FLAG_POWER_DOWN_ENABLED    B0      // when clear, disable tracking
                             5672 ; 93   |#define MENU_FLAG_ESCAPE_TO_MUSIC               B1      // when set, escape all menu nesting to music
                             5673 ; 94   |#define MENU_FLAG_SAVE_CHANGES          B2  // true if fast escape interrupted by save changes?
                             5674 ; 95   |#if (defined USE_PLAYLIST3) || (defined USE_PLAYLIST5)
                             5675 ; 96   |#define MENU_FLAG_ESCAPE_TO_RECORD              B2      // when set, escape all menu nesting to voice/fm menu and start recording
                             5676 ; 97   |#define MENU_FLAG_RETURN_TO_MUSIC               B3      // when set, escape all menu nesting to music
                             5677 ; 98   |#endif
                             5678 ; 99   |
                             5679 ; 100  |#define LANGUAGES_ENG   0
                             5680 ; 101  |#define LANGUAGES_VIE   1
                             5681 ; 102  |#define LANGUAGES_FIRST LANGUAGES_ENG
                             5682 ; 103  |#define LANGUAGES_LAST          LANGUAGES_VIE
                             5683 ; 104  |
                             5684 ; 105  |// 1 word menu variable -- bit flags
                             5685 ; 106  |extern struct Bitfield g_MenuFlags;
                             5686 ; 107  |
                             5687 ; 108  |// This data type is declared in mainmenu.c, but is externed here for all other menus.
                             5688 ; 109  |extern union EventTypes gEventInfo;
                             5689 ; 110  |
                             5690 ; 111  |//each menu should set g_iCurrentMenu to make sure the menu icon shows up correctly.
                             5691 ; 112  |extern INT g_iCurrentMenu;
                             5692 ; 113  |
                             5693 ; 114  |//Backlight State
                             5694 ; 115  |extern INT g_iBackLightState;
                             5695 ; 116  |
                             5696 ; 117  |//Language state
                             5697 ; 118  |extern INT g_iLanguage;
                             5698 ; 119  |
                             5699 ; 120  |//Export all Menu prototypes for calls allowed from other code banks
                             5700 ; 121  |void _reentrant UserTask(int a, int b, int *pPtr);
                             5701 ; 122  |_reentrant INT ShutdownMenu( INT iIgnored1, INT iIgnored2, INT *pPtr);
                             5702 ; 123  |_reentrant INT SplashScreen( INT iResource, INT iMilliseconds, INT *pPtr);
                             5703 ; 124  |int _reentrant MusicMenu(INT a, INT b, INT *c);
                             5704 ; 125  |#ifdef USE_PLAYLIST3
                             5705 ; 126  |int _reentrant PlayMusicMenu(INT a, INT b, INT *c);
                             5706 ; 127  |int _reentrant NewMusicMenu(INT a, INT b, INT *c);
                             5707 ; 128  |int _reentrant BrowseMenu(INT a, INT b, INT *c);
                             5708 ; 129  |#endif // #ifdef USE_PLAYLIST3
                             5709 ; 130  |#ifdef MOTION_VIDEO
                             5710 ; 131  |int _reentrant MotionVideoMenu(INT a, INT b, INT *c);
                             5711 ; 132  |#endif
                             5712 ; 133  |#ifdef JPEG_APP
                             5713 ; 134  |int _reentrant JpegDisplayMenu(int a, int b, int *pPtr);
                             5714 ; 135  |int _reentrant JpegManualMenu(int a, int b, int *pPtr);
                             5715 ; 136  |int _reentrant JpegSlideshowMenu(int a, int b, int *pPtr);
                             5716 ; 137  |int _reentrant JpegThumbnailMenu(int a, int b, int *pPtr);
                             5717 ; 138  |#endif
                             5718 ; 139  |int _reentrant SpectrogramMenu(INT a, INT b, INT *pPtr);
                             5719 ; 140  |int _reentrant VoiceMenu(int a, int b, int *c);
                             5720 ; 141  |int _reentrant SettingsMenu(int a, int b, int *pPtr);
                             5721 ; 142  |int _reentrant EqMenu(int a, int b, int *pPtr);
                             5722 ; 143  |int _reentrant SendEQ(int iCurrentEQ, int b, int *pPtr);
                             5723 ; 144  |
                             5724 ; 145  |int _reentrant PlayModeMenu(int a, int b, int *pPtr);
                             5725 ; 146  |int _reentrant NextPlayMode(int iDirection, int b, int *c);
                             5726 ; 147  |int _reentrant ContrastMenu(int a, int b, int *pPtr);
                             5727 ; 148  |int _reentrant AboutMenu(int a, int b, int *pPtr);
                             5728 ; 149  |#ifdef USE_PLAYLIST5
                             5729 ; 150  |int _reentrant BrowseMenu(INT a, INT b, INT *c);
                             5730 ; 151  |#endif
                             5731 ; 152  |int _reentrant DeleteMenu(int a, int b, int *pPtr);
                             5732 ; 153  |int _reentrant PwrSavingsMenu(int a, int b, int *pPtr);
                             5733 ; 154  |int _reentrant BackLightMenu(int a, int b, int *pPtr);
                             5734 ; 155  |int _reentrant RecordSettingsMenu(int a, int b, int *pPtr);
                             5735 ; 156  |int _reentrant TimeDateMenu(int a, int b, int *pPtr);
                             5736 ; 157  |int _reentrant SetTimeMenu(int a, int b, int *pPtr);
                             5737 ; 158  |int _reentrant SetDateMenu(int a, int b, int *pPtr);
                             5738 ; 159  |
                             5739 ; 160  |int _reentrant TestMenu(int a, int b, int *pPtr);
                             5740 ; 161  |void _reentrant RecordTestMenu(void);
                             5741 ; 162  |
                             5742 ; 163  |int _reentrant FMTunerMenu(int a, int b, int *c);
                             5743 ; 164  |int _reentrant InitPlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                             5744 ; 165  |int _reentrant HandlePlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                             5745 ; 166  |int _reentrant ExitPlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                             5746 ; 167  |_reentrant int InitRecorderStateMachine(int EncodingType, int InputSource, int *c);
                             5747 ; 168  |_reentrant int HandleRecorderStateMachine(int a, int b, int *c);
                             5748 ; 169  |_reentrant int ExitRecorderStateMachine(int InputSource, int b, int *c);
                             5749 ; 170  |int _reentrant NextEQ(INT iDirection, INT b, INT *c);
                             5750 ; 171  |_reentrant INT RecordVoiceFile(INT a, INT b, INT *pPtr);
                             5751 ; 172  |_reentrant int RefreshDisplay           ( int iDisplayHint, int a, int *pPtr);
                             5752 ; 173  |_reentrant void DisplayClearDisplay      ( int iDisplayHint, int a, int *pPtr);
                             5753 ; 174  |_reentrant int DisplayEQIcon            ( int iDisplayHint, int a, int *pPtr);
                             5754 ; 175  |_reentrant int DisplayVolume            ( int iDisplayHint, int a, int *pPtr);
                             5755 ; 176  |_reentrant int DisplayShutdownProgress  ( int iDisplayHint, int a, int *pPtr);
                             5756 ; 177  |_reentrant int DisplayDefragmentstore  ( int iDisplayHint, int a, int *pPtr);
                             5757 ; 178  |_reentrant int DisplayKickOff           ( int iDisplayHint, int a, int *pPtr);
                             5758 ; 179  |_reentrant int DisplayKickOffLocked     ( int iDisplayHint, int a, int *pPtr);
                             5759 ; 180  |_reentrant void DisplayLockIcon          ( int iDisplayHint, int a, int *pPtr);
                             5760 ; 181  |_reentrant void ChangePlaySet(INT mode);
                             5761 ; 182  |void _reentrant UpdateAutoShutdownTimer (void);
                             5762 ; 183  |int _reentrant SetPwrSetting (int iCurrentPwrSetting, int b, int *pPtr);
                             5763 ; 184  |int  _reentrant SendPlayMode(int iCurrentPlayMode, int b, int *pPtr);
                             5764 ; 185  |_reentrant int DeleteFilePrompt(int a,int b, int *pPtr);
                             5765 ; 186  |#endif
                             5766 ; 187  |
                             5767 
                             5769 
                             5770 ; 15   |#include "eqmenu.h"
                             5771 
                             5773 
                             5774 ; 1    |#ifndef _EQ_H
                             5775 ; 2    |#define _EQ_H
                             5776 ; 3    |
                             5777 ; 4    |#include "types.h"
                             5778 
                             5780 
                             5781 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             5782 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             5783 ; 3    |//
                             5784 ; 4    |// Filename: types.h
                             5785 ; 5    |// Description: Standard data types
                             5786 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             5787 ; 7    |
                             5788 ; 8    |#ifndef _TYPES_H
                             5789 ; 9    |#define _TYPES_H
                             5790 ; 10   |
                             5791 ; 11   |// TODO:  move this outta here!
                             5792 ; 12   |#if !defined(NOERROR)
                             5793 ; 13   |#define NOERROR 0
                             5794 ; 14   |#define SUCCESS 0
                             5795 ; 15   |#endif 
                             5796 ; 16   |#if !defined(SUCCESS)
                             5797 ; 17   |#define SUCCESS  0
                             5798 ; 18   |#endif
                             5799 ; 19   |#if !defined(ERROR)
                             5800 ; 20   |#define ERROR   -1
                             5801 ; 21   |#endif
                             5802 ; 22   |#if !defined(FALSE)
                             5803 ; 23   |#define FALSE 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  24

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5804 ; 24   |#endif
                             5805 ; 25   |#if !defined(TRUE)
                             5806 ; 26   |#define TRUE  1
                             5807 ; 27   |#endif
                             5808 ; 28   |
                             5809 ; 29   |#if !defined(NULL)
                             5810 ; 30   |#define NULL 0
                             5811 ; 31   |#endif
                             5812 ; 32   |
                             5813 ; 33   |#define MAX_INT     0x7FFFFF
                             5814 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             5815 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             5816 ; 36   |#define MAX_ULONG   (-1) 
                             5817 ; 37   |
                             5818 ; 38   |#define WORD_SIZE   24              // word size in bits
                             5819 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             5820 ; 40   |
                             5821 ; 41   |
                             5822 ; 42   |#define BYTE    unsigned char       // btVarName
                             5823 ; 43   |#define CHAR    signed char         // cVarName
                             5824 ; 44   |#define USHORT  unsigned short      // usVarName
                             5825 ; 45   |#define SHORT   unsigned short      // sVarName
                             5826 ; 46   |#define WORD    unsigned int        // wVarName
                             5827 ; 47   |#define INT     signed int          // iVarName
                             5828 ; 48   |#define DWORD   unsigned long       // dwVarName
                             5829 ; 49   |#define LONG    signed long         // lVarName
                             5830 ; 50   |#define BOOL    unsigned int        // bVarName
                             5831 ; 51   |#define FRACT   _fract              // frVarName
                             5832 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             5833 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             5834 ; 54   |#define FLOAT   float               // fVarName
                             5835 ; 55   |#define DBL     double              // dVarName
                             5836 ; 56   |#define ENUM    enum                // eVarName
                             5837 ; 57   |#define CMX     _complex            // cmxVarName
                             5838 ; 58   |typedef WORD UCS3;                   // 
                             5839 ; 59   |
                             5840 ; 60   |#define UINT16  unsigned short
                             5841 ; 61   |#define UINT8   unsigned char   
                             5842 ; 62   |#define UINT32  unsigned long
                             5843 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             5844 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             5845 ; 65   |#define WCHAR   UINT16
                             5846 ; 66   |
                             5847 ; 67   |//UINT128 is 16 bytes or 6 words
                             5848 ; 68   |typedef struct UINT128_3500 {   
                             5849 ; 69   |    int val[6];     
                             5850 ; 70   |} UINT128_3500;
                             5851 ; 71   |
                             5852 ; 72   |#define UINT128   UINT128_3500
                             5853 ; 73   |
                             5854 ; 74   |// Little endian word packed byte strings:   
                             5855 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5856 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5857 ; 77   |// Little endian word packed byte strings:   
                             5858 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5859 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5860 ; 80   |
                             5861 ; 81   |// Declare Memory Spaces To Use When Coding
                             5862 ; 82   |// A. Sector Buffers
                             5863 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             5864 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             5865 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             5866 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             5867 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             5868 ; 88   |// B. Media DDI Memory
                             5869 ; 89   |#define MEDIA_DDI_MEM _Y
                             5870 ; 90   |
                             5871 ; 91   |
                             5872 ; 92   |
                             5873 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             5874 ; 94   |// Examples of circular pointers:
                             5875 ; 95   |//    INT CIRC cpiVarName
                             5876 ; 96   |//    DWORD CIRC cpdwVarName
                             5877 ; 97   |
                             5878 ; 98   |#define RETCODE INT                 // rcVarName
                             5879 ; 99   |
                             5880 ; 100  |// generic bitfield structure
                             5881 ; 101  |struct Bitfield {
                             5882 ; 102  |    unsigned int B0  :1;
                             5883 ; 103  |    unsigned int B1  :1;
                             5884 ; 104  |    unsigned int B2  :1;
                             5885 ; 105  |    unsigned int B3  :1;
                             5886 ; 106  |    unsigned int B4  :1;
                             5887 ; 107  |    unsigned int B5  :1;
                             5888 ; 108  |    unsigned int B6  :1;
                             5889 ; 109  |    unsigned int B7  :1;
                             5890 ; 110  |    unsigned int B8  :1;
                             5891 ; 111  |    unsigned int B9  :1;
                             5892 ; 112  |    unsigned int B10 :1;
                             5893 ; 113  |    unsigned int B11 :1;
                             5894 ; 114  |    unsigned int B12 :1;
                             5895 ; 115  |    unsigned int B13 :1;
                             5896 ; 116  |    unsigned int B14 :1;
                             5897 ; 117  |    unsigned int B15 :1;
                             5898 ; 118  |    unsigned int B16 :1;
                             5899 ; 119  |    unsigned int B17 :1;
                             5900 ; 120  |    unsigned int B18 :1;
                             5901 ; 121  |    unsigned int B19 :1;
                             5902 ; 122  |    unsigned int B20 :1;
                             5903 ; 123  |    unsigned int B21 :1;
                             5904 ; 124  |    unsigned int B22 :1;
                             5905 ; 125  |    unsigned int B23 :1;
                             5906 ; 126  |};
                             5907 ; 127  |
                             5908 ; 128  |union BitInt {
                             5909 ; 129  |        struct Bitfield B;
                             5910 ; 130  |        int        I;
                             5911 ; 131  |};
                             5912 ; 132  |
                             5913 ; 133  |#define MAX_MSG_LENGTH 10
                             5914 ; 134  |struct CMessage
                             5915 ; 135  |{
                             5916 ; 136  |        unsigned int m_uLength;
                             5917 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             5918 ; 138  |};
                             5919 ; 139  |
                             5920 ; 140  |typedef struct {
                             5921 ; 141  |    WORD m_wLength;
                             5922 ; 142  |    WORD m_wMessage;
                             5923 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             5924 ; 144  |} Message;
                             5925 ; 145  |
                             5926 ; 146  |struct MessageQueueDescriptor
                             5927 ; 147  |{
                             5928 ; 148  |        int *m_pBase;
                             5929 ; 149  |        int m_iModulo;
                             5930 ; 150  |        int m_iSize;
                             5931 ; 151  |        int *m_pHead;
                             5932 ; 152  |        int *m_pTail;
                             5933 ; 153  |};
                             5934 ; 154  |
                             5935 ; 155  |struct ModuleEntry
                             5936 ; 156  |{
                             5937 ; 157  |    int m_iSignaledEventMask;
                             5938 ; 158  |    int m_iWaitEventMask;
                             5939 ; 159  |    int m_iResourceOfCode;
                             5940 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             5941 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                             5942 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             5943 ; 163  |    int m_uTimeOutHigh;
                             5944 ; 164  |    int m_uTimeOutLow;
                             5945 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             5946 ; 166  |};
                             5947 ; 167  |
                             5948 ; 168  |union WaitMask{
                             5949 ; 169  |    struct B{
                             5950 ; 170  |        unsigned int m_bNone     :1;
                             5951 ; 171  |        unsigned int m_bMessage  :1;
                             5952 ; 172  |        unsigned int m_bTimer    :1;
                             5953 ; 173  |        unsigned int m_bButton   :1;
                             5954 ; 174  |    } B;
                             5955 ; 175  |    int I;
                             5956 ; 176  |} ;
                             5957 ; 177  |
                             5958 ; 178  |
                             5959 ; 179  |struct Button {
                             5960 ; 180  |        WORD wButtonEvent;
                             5961 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             5962 ; 182  |};
                             5963 ; 183  |
                             5964 ; 184  |struct Message {
                             5965 ; 185  |        WORD wMsgLength;
                             5966 ; 186  |        WORD wMsgCommand;
                             5967 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             5968 ; 188  |};
                             5969 ; 189  |
                             5970 ; 190  |union EventTypes {
                             5971 ; 191  |        struct CMessage msg;
                             5972 ; 192  |        struct Button Button ;
                             5973 ; 193  |        struct Message Message;
                             5974 ; 194  |};
                             5975 ; 195  |
                             5976 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             5977 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             5978 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             5979 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             5980 ; 200  |
                             5981 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             5982 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             5983 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             5984 ; 204  |
                             5985 ; 205  |#if DEBUG
                             5986 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             5987 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             5988 ; 208  |#else 
                             5989 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                             5990 ; 210  |#define DebugBuildAssert(x)    
                             5991 ; 211  |#endif
                             5992 ; 212  |
                             5993 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             5994 ; 214  |//  #pragma asm
                             5995 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             5996 ; 216  |//  #pragma endasm
                             5997 ; 217  |
                             5998 ; 218  |
                             5999 ; 219  |#ifdef COLOR_262K
                             6000 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                             6001 ; 221  |#elif defined(COLOR_65K)
                             6002 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                             6003 ; 223  |#else
                             6004 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                             6005 ; 225  |#endif
                             6006 ; 226  |    
                             6007 ; 227  |#endif // #ifndef _TYPES_H
                             6008 
                             6010 
                             6011 ; 5    |
                             6012 ; 6    |// Order of EQ selection
                             6013 ; 7    |// must match order of struct MenuItem defined in Eqmenu.c
                             6014 ; 8    |#define FIRST_EQ    0
                             6015 ; 9    |#define EQ_NORMAL   0
                             6016 ; 10   |#define EQ_ROCK     1
                             6017 ; 11   |#define EQ_JAZZ     2   
                             6018 ; 12   |#define EQ_CLASSIC  3   
                             6019 ; 13   |#define EQ_POP      4
                             6020 ; 14   |#define EQ_CUSTOM   5
                             6021 ; 15   |#define LAST_EQ     5
                             6022 ; 16   |#define EQMENU_COUNT   LAST_EQ+1
                             6023 ; 17   |
                             6024 ; 18   |// Band Pass Filter Center Frequencies  (SDK2.520)
                             6025 ; 19   |#define CENTER_FREQ1  80    // 80 Hz  (see 'CenterFreq' defined in Geqmem.asm)
                             6026 ; 20   |#define CENTER_FREQ2  250
                             6027 ; 21   |#define CENTER_FREQ3  1000
                             6028 ; 22   |#define CENTER_FREQ4  4000
                             6029 ; 23   |#define CENTER_FREQ5  12000
                             6030 ; 24   |
                             6031 ; 25   |#define EQ_BAND_FIRST 0
                             6032 ; 26   |#define EQ_BAND1      0
                             6033 ; 27   |#define EQ_BAND2      1
                             6034 ; 28   |#define EQ_BAND3      2
                             6035 ; 29   |#define EQ_BAND4      3
                             6036 ; 30   |#define EQ_BAND5      4
                             6037 ; 31   |#define EQ_BAND_LAST  4
                             6038 ; 32   |#define NUM_EQ_BANDS EQ_BAND_LAST + 1
                             6039 ; 33   |
                             6040 ; 34   |#define EQ_ROCK_GAIN1    18
                             6041 ; 35   |#define EQ_ROCK_GAIN2   -4
                             6042 ; 36   |#define EQ_ROCK_GAIN3   -2
                             6043 ; 37   |#define EQ_ROCK_GAIN4    14
                             6044 ; 38   |#define EQ_ROCK_GAIN5    14
                             6045 ; 39   |
                             6046 ; 40   |#define EQ_JAZZ_GAIN1    12
                             6047 ; 41   |#define EQ_JAZZ_GAIN2   -2
                             6048 ; 42   |#define EQ_JAZZ_GAIN3   -4
                             6049 ; 43   |#define EQ_JAZZ_GAIN4    0
                             6050 ; 44   |#define EQ_JAZZ_GAIN5    8
                             6051 ; 45   |
                             6052 ; 46   |#define EQ_CLASS_GAIN1   0
                             6053 ; 47   |#define EQ_CLASS_GAIN2   0
                             6054 ; 48   |#define EQ_CLASS_GAIN3   0
                             6055 ; 49   |#define EQ_CLASS_GAIN4  -7
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  25

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6056 ; 50   |#define EQ_CLASS_GAIN5  -10
                             6057 ; 51   |
                             6058 ; 52   |#define EQ_POP_GAIN1    -4
                             6059 ; 53   |#define EQ_POP_GAIN2     8
                             6060 ; 54   |#define EQ_POP_GAIN3     8
                             6061 ; 55   |#define EQ_POP_GAIN4    -2
                             6062 ; 56   |#define EQ_POP_GAIN5     0
                             6063 ; 57   |
                             6064 ; 58   |#define EQ_NORM_GAIN1    0
                             6065 ; 59   |#define EQ_NORM_GAIN2    0
                             6066 ; 60   |#define EQ_NORM_GAIN3    0
                             6067 ; 61   |#define EQ_NORM_GAIN4    0
                             6068 ; 62   |#define EQ_NORM_GAIN5    0
                             6069 ; 63   |
                             6070 ; 64   |// dB gain level:  number of 0.5dB units
                             6071 ; 65   |#define EQ_MAX_GAIN      28    // +14dB  (see 'dBTable' defined in Geqmem.asm)
                             6072 ; 66   |#define EQ_ZERO_GAIN     0     //  0 dB  (see 'ZerodBPoint')
                             6073 ; 67   |#define EQ_MIN_GAIN     -28    // -14dB  (divide gain by 2 to get dB)
                             6074 ; 68   |
                             6075 ; 69   |extern INT g_iEqSetting;
                             6076 ; 70   |
                             6077 ; 71   |#endif
                             6078 
                             6080 
                             6081 ; 16   |#include "musicmenu.h"
                             6082 
                             6084 
                             6085 ; 1    |#ifndef _MUSIC_MENU_H
                             6086 ; 2    |#define _MUSIC_MENU_H
                             6087 ; 3    |
                             6088 ; 4    |#include "types.h"
                             6089 
                             6091 
                             6092 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             6093 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             6094 ; 3    |//
                             6095 ; 4    |// Filename: types.h
                             6096 ; 5    |// Description: Standard data types
                             6097 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             6098 ; 7    |
                             6099 ; 8    |#ifndef _TYPES_H
                             6100 ; 9    |#define _TYPES_H
                             6101 ; 10   |
                             6102 ; 11   |// TODO:  move this outta here!
                             6103 ; 12   |#if !defined(NOERROR)
                             6104 ; 13   |#define NOERROR 0
                             6105 ; 14   |#define SUCCESS 0
                             6106 ; 15   |#endif 
                             6107 ; 16   |#if !defined(SUCCESS)
                             6108 ; 17   |#define SUCCESS  0
                             6109 ; 18   |#endif
                             6110 ; 19   |#if !defined(ERROR)
                             6111 ; 20   |#define ERROR   -1
                             6112 ; 21   |#endif
                             6113 ; 22   |#if !defined(FALSE)
                             6114 ; 23   |#define FALSE 0
                             6115 ; 24   |#endif
                             6116 ; 25   |#if !defined(TRUE)
                             6117 ; 26   |#define TRUE  1
                             6118 ; 27   |#endif
                             6119 ; 28   |
                             6120 ; 29   |#if !defined(NULL)
                             6121 ; 30   |#define NULL 0
                             6122 ; 31   |#endif
                             6123 ; 32   |
                             6124 ; 33   |#define MAX_INT     0x7FFFFF
                             6125 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             6126 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             6127 ; 36   |#define MAX_ULONG   (-1) 
                             6128 ; 37   |
                             6129 ; 38   |#define WORD_SIZE   24              // word size in bits
                             6130 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             6131 ; 40   |
                             6132 ; 41   |
                             6133 ; 42   |#define BYTE    unsigned char       // btVarName
                             6134 ; 43   |#define CHAR    signed char         // cVarName
                             6135 ; 44   |#define USHORT  unsigned short      // usVarName
                             6136 ; 45   |#define SHORT   unsigned short      // sVarName
                             6137 ; 46   |#define WORD    unsigned int        // wVarName
                             6138 ; 47   |#define INT     signed int          // iVarName
                             6139 ; 48   |#define DWORD   unsigned long       // dwVarName
                             6140 ; 49   |#define LONG    signed long         // lVarName
                             6141 ; 50   |#define BOOL    unsigned int        // bVarName
                             6142 ; 51   |#define FRACT   _fract              // frVarName
                             6143 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             6144 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             6145 ; 54   |#define FLOAT   float               // fVarName
                             6146 ; 55   |#define DBL     double              // dVarName
                             6147 ; 56   |#define ENUM    enum                // eVarName
                             6148 ; 57   |#define CMX     _complex            // cmxVarName
                             6149 ; 58   |typedef WORD UCS3;                   // 
                             6150 ; 59   |
                             6151 ; 60   |#define UINT16  unsigned short
                             6152 ; 61   |#define UINT8   unsigned char   
                             6153 ; 62   |#define UINT32  unsigned long
                             6154 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             6155 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             6156 ; 65   |#define WCHAR   UINT16
                             6157 ; 66   |
                             6158 ; 67   |//UINT128 is 16 bytes or 6 words
                             6159 ; 68   |typedef struct UINT128_3500 {   
                             6160 ; 69   |    int val[6];     
                             6161 ; 70   |} UINT128_3500;
                             6162 ; 71   |
                             6163 ; 72   |#define UINT128   UINT128_3500
                             6164 ; 73   |
                             6165 ; 74   |// Little endian word packed byte strings:   
                             6166 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             6167 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             6168 ; 77   |// Little endian word packed byte strings:   
                             6169 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             6170 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             6171 ; 80   |
                             6172 ; 81   |// Declare Memory Spaces To Use When Coding
                             6173 ; 82   |// A. Sector Buffers
                             6174 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             6175 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             6176 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             6177 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             6178 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             6179 ; 88   |// B. Media DDI Memory
                             6180 ; 89   |#define MEDIA_DDI_MEM _Y
                             6181 ; 90   |
                             6182 ; 91   |
                             6183 ; 92   |
                             6184 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             6185 ; 94   |// Examples of circular pointers:
                             6186 ; 95   |//    INT CIRC cpiVarName
                             6187 ; 96   |//    DWORD CIRC cpdwVarName
                             6188 ; 97   |
                             6189 ; 98   |#define RETCODE INT                 // rcVarName
                             6190 ; 99   |
                             6191 ; 100  |// generic bitfield structure
                             6192 ; 101  |struct Bitfield {
                             6193 ; 102  |    unsigned int B0  :1;
                             6194 ; 103  |    unsigned int B1  :1;
                             6195 ; 104  |    unsigned int B2  :1;
                             6196 ; 105  |    unsigned int B3  :1;
                             6197 ; 106  |    unsigned int B4  :1;
                             6198 ; 107  |    unsigned int B5  :1;
                             6199 ; 108  |    unsigned int B6  :1;
                             6200 ; 109  |    unsigned int B7  :1;
                             6201 ; 110  |    unsigned int B8  :1;
                             6202 ; 111  |    unsigned int B9  :1;
                             6203 ; 112  |    unsigned int B10 :1;
                             6204 ; 113  |    unsigned int B11 :1;
                             6205 ; 114  |    unsigned int B12 :1;
                             6206 ; 115  |    unsigned int B13 :1;
                             6207 ; 116  |    unsigned int B14 :1;
                             6208 ; 117  |    unsigned int B15 :1;
                             6209 ; 118  |    unsigned int B16 :1;
                             6210 ; 119  |    unsigned int B17 :1;
                             6211 ; 120  |    unsigned int B18 :1;
                             6212 ; 121  |    unsigned int B19 :1;
                             6213 ; 122  |    unsigned int B20 :1;
                             6214 ; 123  |    unsigned int B21 :1;
                             6215 ; 124  |    unsigned int B22 :1;
                             6216 ; 125  |    unsigned int B23 :1;
                             6217 ; 126  |};
                             6218 ; 127  |
                             6219 ; 128  |union BitInt {
                             6220 ; 129  |        struct Bitfield B;
                             6221 ; 130  |        int        I;
                             6222 ; 131  |};
                             6223 ; 132  |
                             6224 ; 133  |#define MAX_MSG_LENGTH 10
                             6225 ; 134  |struct CMessage
                             6226 ; 135  |{
                             6227 ; 136  |        unsigned int m_uLength;
                             6228 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             6229 ; 138  |};
                             6230 ; 139  |
                             6231 ; 140  |typedef struct {
                             6232 ; 141  |    WORD m_wLength;
                             6233 ; 142  |    WORD m_wMessage;
                             6234 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             6235 ; 144  |} Message;
                             6236 ; 145  |
                             6237 ; 146  |struct MessageQueueDescriptor
                             6238 ; 147  |{
                             6239 ; 148  |        int *m_pBase;
                             6240 ; 149  |        int m_iModulo;
                             6241 ; 150  |        int m_iSize;
                             6242 ; 151  |        int *m_pHead;
                             6243 ; 152  |        int *m_pTail;
                             6244 ; 153  |};
                             6245 ; 154  |
                             6246 ; 155  |struct ModuleEntry
                             6247 ; 156  |{
                             6248 ; 157  |    int m_iSignaledEventMask;
                             6249 ; 158  |    int m_iWaitEventMask;
                             6250 ; 159  |    int m_iResourceOfCode;
                             6251 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             6252 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                             6253 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             6254 ; 163  |    int m_uTimeOutHigh;
                             6255 ; 164  |    int m_uTimeOutLow;
                             6256 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             6257 ; 166  |};
                             6258 ; 167  |
                             6259 ; 168  |union WaitMask{
                             6260 ; 169  |    struct B{
                             6261 ; 170  |        unsigned int m_bNone     :1;
                             6262 ; 171  |        unsigned int m_bMessage  :1;
                             6263 ; 172  |        unsigned int m_bTimer    :1;
                             6264 ; 173  |        unsigned int m_bButton   :1;
                             6265 ; 174  |    } B;
                             6266 ; 175  |    int I;
                             6267 ; 176  |} ;
                             6268 ; 177  |
                             6269 ; 178  |
                             6270 ; 179  |struct Button {
                             6271 ; 180  |        WORD wButtonEvent;
                             6272 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             6273 ; 182  |};
                             6274 ; 183  |
                             6275 ; 184  |struct Message {
                             6276 ; 185  |        WORD wMsgLength;
                             6277 ; 186  |        WORD wMsgCommand;
                             6278 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             6279 ; 188  |};
                             6280 ; 189  |
                             6281 ; 190  |union EventTypes {
                             6282 ; 191  |        struct CMessage msg;
                             6283 ; 192  |        struct Button Button ;
                             6284 ; 193  |        struct Message Message;
                             6285 ; 194  |};
                             6286 ; 195  |
                             6287 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             6288 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             6289 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             6290 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             6291 ; 200  |
                             6292 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             6293 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             6294 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             6295 ; 204  |
                             6296 ; 205  |#if DEBUG
                             6297 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             6298 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             6299 ; 208  |#else 
                             6300 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                             6301 ; 210  |#define DebugBuildAssert(x)    
                             6302 ; 211  |#endif
                             6303 ; 212  |
                             6304 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             6305 ; 214  |//  #pragma asm
                             6306 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             6307 ; 216  |//  #pragma endasm
                             6308 ; 217  |
                             6309 ; 218  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  26

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6310 ; 219  |#ifdef COLOR_262K
                             6311 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                             6312 ; 221  |#elif defined(COLOR_65K)
                             6313 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                             6314 ; 223  |#else
                             6315 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                             6316 ; 225  |#endif
                             6317 ; 226  |    
                             6318 ; 227  |#endif // #ifndef _TYPES_H
                             6319 
                             6321 
                             6322 ; 5    |
                             6323 ; 6    |#endif
                             6324 ; 7    |
                             6325 ; 8    |
                             6326 ; 9    |
                             6327 ; 10   |
                             6328 
                             6330 
                             6331 ; 17   |
                             6332 ; 18   |#ifndef REMOVE_FM
                             6333 ; 19   |#include "fmtunermenu.h"
                             6334 
                             6336 
                             6337 ; 1    |#ifndef _FMTUNER_MENU_H
                             6338 ; 2    |#define _FMTUNER_MENU_H
                             6339 ; 3    |
                             6340 ; 4    |#include "..\..\..\..\..\..\System\MsgModules\Hardware\Tuner\tunerdriver.h"
                             6341 
                             6343 
                             6344 ; 1    |#ifndef __TUNERDRIVER_H
                             6345 ; 2    |#define __TUNERDRIVER_H
                             6346 ; 3    |
                             6347 ; 4    |
                             6348 ; 5    |#include "types.h"
                             6349 
                             6351 
                             6352 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             6353 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             6354 ; 3    |//
                             6355 ; 4    |// Filename: types.h
                             6356 ; 5    |// Description: Standard data types
                             6357 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             6358 ; 7    |
                             6359 ; 8    |#ifndef _TYPES_H
                             6360 ; 9    |#define _TYPES_H
                             6361 ; 10   |
                             6362 ; 11   |// TODO:  move this outta here!
                             6363 ; 12   |#if !defined(NOERROR)
                             6364 ; 13   |#define NOERROR 0
                             6365 ; 14   |#define SUCCESS 0
                             6366 ; 15   |#endif 
                             6367 ; 16   |#if !defined(SUCCESS)
                             6368 ; 17   |#define SUCCESS  0
                             6369 ; 18   |#endif
                             6370 ; 19   |#if !defined(ERROR)
                             6371 ; 20   |#define ERROR   -1
                             6372 ; 21   |#endif
                             6373 ; 22   |#if !defined(FALSE)
                             6374 ; 23   |#define FALSE 0
                             6375 ; 24   |#endif
                             6376 ; 25   |#if !defined(TRUE)
                             6377 ; 26   |#define TRUE  1
                             6378 ; 27   |#endif
                             6379 ; 28   |
                             6380 ; 29   |#if !defined(NULL)
                             6381 ; 30   |#define NULL 0
                             6382 ; 31   |#endif
                             6383 ; 32   |
                             6384 ; 33   |#define MAX_INT     0x7FFFFF
                             6385 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             6386 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             6387 ; 36   |#define MAX_ULONG   (-1) 
                             6388 ; 37   |
                             6389 ; 38   |#define WORD_SIZE   24              // word size in bits
                             6390 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             6391 ; 40   |
                             6392 ; 41   |
                             6393 ; 42   |#define BYTE    unsigned char       // btVarName
                             6394 ; 43   |#define CHAR    signed char         // cVarName
                             6395 ; 44   |#define USHORT  unsigned short      // usVarName
                             6396 ; 45   |#define SHORT   unsigned short      // sVarName
                             6397 ; 46   |#define WORD    unsigned int        // wVarName
                             6398 ; 47   |#define INT     signed int          // iVarName
                             6399 ; 48   |#define DWORD   unsigned long       // dwVarName
                             6400 ; 49   |#define LONG    signed long         // lVarName
                             6401 ; 50   |#define BOOL    unsigned int        // bVarName
                             6402 ; 51   |#define FRACT   _fract              // frVarName
                             6403 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             6404 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             6405 ; 54   |#define FLOAT   float               // fVarName
                             6406 ; 55   |#define DBL     double              // dVarName
                             6407 ; 56   |#define ENUM    enum                // eVarName
                             6408 ; 57   |#define CMX     _complex            // cmxVarName
                             6409 ; 58   |typedef WORD UCS3;                   // 
                             6410 ; 59   |
                             6411 ; 60   |#define UINT16  unsigned short
                             6412 ; 61   |#define UINT8   unsigned char   
                             6413 ; 62   |#define UINT32  unsigned long
                             6414 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             6415 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             6416 ; 65   |#define WCHAR   UINT16
                             6417 ; 66   |
                             6418 ; 67   |//UINT128 is 16 bytes or 6 words
                             6419 ; 68   |typedef struct UINT128_3500 {   
                             6420 ; 69   |    int val[6];     
                             6421 ; 70   |} UINT128_3500;
                             6422 ; 71   |
                             6423 ; 72   |#define UINT128   UINT128_3500
                             6424 ; 73   |
                             6425 ; 74   |// Little endian word packed byte strings:   
                             6426 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             6427 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             6428 ; 77   |// Little endian word packed byte strings:   
                             6429 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             6430 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             6431 ; 80   |
                             6432 ; 81   |// Declare Memory Spaces To Use When Coding
                             6433 ; 82   |// A. Sector Buffers
                             6434 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             6435 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             6436 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             6437 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             6438 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             6439 ; 88   |// B. Media DDI Memory
                             6440 ; 89   |#define MEDIA_DDI_MEM _Y
                             6441 ; 90   |
                             6442 ; 91   |
                             6443 ; 92   |
                             6444 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             6445 ; 94   |// Examples of circular pointers:
                             6446 ; 95   |//    INT CIRC cpiVarName
                             6447 ; 96   |//    DWORD CIRC cpdwVarName
                             6448 ; 97   |
                             6449 ; 98   |#define RETCODE INT                 // rcVarName
                             6450 ; 99   |
                             6451 ; 100  |// generic bitfield structure
                             6452 ; 101  |struct Bitfield {
                             6453 ; 102  |    unsigned int B0  :1;
                             6454 ; 103  |    unsigned int B1  :1;
                             6455 ; 104  |    unsigned int B2  :1;
                             6456 ; 105  |    unsigned int B3  :1;
                             6457 ; 106  |    unsigned int B4  :1;
                             6458 ; 107  |    unsigned int B5  :1;
                             6459 ; 108  |    unsigned int B6  :1;
                             6460 ; 109  |    unsigned int B7  :1;
                             6461 ; 110  |    unsigned int B8  :1;
                             6462 ; 111  |    unsigned int B9  :1;
                             6463 ; 112  |    unsigned int B10 :1;
                             6464 ; 113  |    unsigned int B11 :1;
                             6465 ; 114  |    unsigned int B12 :1;
                             6466 ; 115  |    unsigned int B13 :1;
                             6467 ; 116  |    unsigned int B14 :1;
                             6468 ; 117  |    unsigned int B15 :1;
                             6469 ; 118  |    unsigned int B16 :1;
                             6470 ; 119  |    unsigned int B17 :1;
                             6471 ; 120  |    unsigned int B18 :1;
                             6472 ; 121  |    unsigned int B19 :1;
                             6473 ; 122  |    unsigned int B20 :1;
                             6474 ; 123  |    unsigned int B21 :1;
                             6475 ; 124  |    unsigned int B22 :1;
                             6476 ; 125  |    unsigned int B23 :1;
                             6477 ; 126  |};
                             6478 ; 127  |
                             6479 ; 128  |union BitInt {
                             6480 ; 129  |        struct Bitfield B;
                             6481 ; 130  |        int        I;
                             6482 ; 131  |};
                             6483 ; 132  |
                             6484 ; 133  |#define MAX_MSG_LENGTH 10
                             6485 ; 134  |struct CMessage
                             6486 ; 135  |{
                             6487 ; 136  |        unsigned int m_uLength;
                             6488 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             6489 ; 138  |};
                             6490 ; 139  |
                             6491 ; 140  |typedef struct {
                             6492 ; 141  |    WORD m_wLength;
                             6493 ; 142  |    WORD m_wMessage;
                             6494 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             6495 ; 144  |} Message;
                             6496 ; 145  |
                             6497 ; 146  |struct MessageQueueDescriptor
                             6498 ; 147  |{
                             6499 ; 148  |        int *m_pBase;
                             6500 ; 149  |        int m_iModulo;
                             6501 ; 150  |        int m_iSize;
                             6502 ; 151  |        int *m_pHead;
                             6503 ; 152  |        int *m_pTail;
                             6504 ; 153  |};
                             6505 ; 154  |
                             6506 ; 155  |struct ModuleEntry
                             6507 ; 156  |{
                             6508 ; 157  |    int m_iSignaledEventMask;
                             6509 ; 158  |    int m_iWaitEventMask;
                             6510 ; 159  |    int m_iResourceOfCode;
                             6511 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             6512 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                             6513 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             6514 ; 163  |    int m_uTimeOutHigh;
                             6515 ; 164  |    int m_uTimeOutLow;
                             6516 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             6517 ; 166  |};
                             6518 ; 167  |
                             6519 ; 168  |union WaitMask{
                             6520 ; 169  |    struct B{
                             6521 ; 170  |        unsigned int m_bNone     :1;
                             6522 ; 171  |        unsigned int m_bMessage  :1;
                             6523 ; 172  |        unsigned int m_bTimer    :1;
                             6524 ; 173  |        unsigned int m_bButton   :1;
                             6525 ; 174  |    } B;
                             6526 ; 175  |    int I;
                             6527 ; 176  |} ;
                             6528 ; 177  |
                             6529 ; 178  |
                             6530 ; 179  |struct Button {
                             6531 ; 180  |        WORD wButtonEvent;
                             6532 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             6533 ; 182  |};
                             6534 ; 183  |
                             6535 ; 184  |struct Message {
                             6536 ; 185  |        WORD wMsgLength;
                             6537 ; 186  |        WORD wMsgCommand;
                             6538 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             6539 ; 188  |};
                             6540 ; 189  |
                             6541 ; 190  |union EventTypes {
                             6542 ; 191  |        struct CMessage msg;
                             6543 ; 192  |        struct Button Button ;
                             6544 ; 193  |        struct Message Message;
                             6545 ; 194  |};
                             6546 ; 195  |
                             6547 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             6548 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             6549 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             6550 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             6551 ; 200  |
                             6552 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             6553 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             6554 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             6555 ; 204  |
                             6556 ; 205  |#if DEBUG
                             6557 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             6558 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             6559 ; 208  |#else 
                             6560 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                             6561 ; 210  |#define DebugBuildAssert(x)    
                             6562 ; 211  |#endif
                             6563 ; 212  |
                             6564 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             6565 ; 214  |//  #pragma asm
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  27

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6566 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             6567 ; 216  |//  #pragma endasm
                             6568 ; 217  |
                             6569 ; 218  |
                             6570 ; 219  |#ifdef COLOR_262K
                             6571 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                             6572 ; 221  |#elif defined(COLOR_65K)
                             6573 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                             6574 ; 223  |#else
                             6575 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                             6576 ; 225  |#endif
                             6577 ; 226  |    
                             6578 ; 227  |#endif // #ifndef _TYPES_H
                             6579 
                             6581 
                             6582 ; 6    |
                             6583 ; 7    |#define TUNER_MODE_STEREO   1
                             6584 ; 8    |#define TUNER_MODE_MONO     0
                             6585 ; 9    |
                             6586 ; 10   |#define E_TUNER_FUNCTION_NOT_SUPPORTED  -1
                             6587 ; 11   |#define E_TUNER_PARAMETER_IN_ERROR      -2
                             6588 ; 12   |#define E_TUNER_NO_COMMUNICATION        -3
                             6589 ; 13   |#define E_TUNER_BUSY                    -4
                             6590 ; 14   |#define TUNER_SUCCESS                   0
                             6591 ; 15   |#define E_TUNER_POWERED_DOWN                    -8
                             6592 ; 16   |
                             6593 ; 17   |extern struct ModuleEntry *g_pTunerModuleEntry;
                             6594 ; 18   |
                             6595 ; 19   |_reentrant INT TunerGetStatus(void);
                             6596 ; 20   |_reentrant INT TunerDriverInit(void);
                             6597 ; 21   |_reentrant INT TunerDriverTuneToFrequency(INT);
                             6598 ; 22   |_reentrant INT TunerDriverIncrementUp(void );
                             6599 ; 23   |_reentrant INT TunerDriverIncrementDown(void );
                             6600 ; 24   |_reentrant INT TunerDriverSearchUp(void );
                             6601 ; 25   |_reentrant INT TunerDriverSearchDown(void);
                             6602 ; 26   |_reentrant INT TunerDriverSetMonoStereoMode(INT);
                             6603 ; 27   |_reentrant INT TunerDriverSetSensitivity(INT);
                             6604 ; 28   |_reentrant BOOL bIsTunerModulePowered(void);
                             6605 ; 29   |_reentrant INT TunerDriverSetTunerStandby(BOOL);
                             6606 ; 30   |_reentrant INT TunerDriverGetTunerstate( void );
                             6607 ; 31   |_reentrant INT TunerDriverScanStations( void );
                             6608 ; 32   |_reentrant INT TunerDriverSetToPresetStations( INT );
                             6609 ; 33   |_reentrant INT TunerDriverSetPresetStations( INT );
                             6610 ; 34   |_reentrant INT TunerDriverErasePresetStations( INT );
                             6611 ; 35   |
                             6612 ; 36   |
                             6613 ; 37   |struct ErrorBits {
                             6614 ; 38   |        int     m_bTUNER_BUSY:1;
                             6615 ; 39   |        int     m_bSEARCHING_UP:1;
                             6616 ; 40   |        int     m_bSEARCHING_DOWN:1;
                             6617 ; 41   |        int     :1;
                             6618 ; 42   |        int m_bSCANNING_STATION:1;
                             6619 ; 43   |        int :3;
                             6620 ; 44   |        int     m_bBAND_LIMIT_HIGH_ERROR:1;
                             6621 ; 45   |        int m_bBAND_LIMIT_LOW_ERROR:1;
                             6622 ; 46   |        int m_bUNUSED_PRESET:1;
                             6623 ; 47   |        int m_bPRESET_RANGE_ERROR:1;
                             6624 ; 48   |        int :1;
                             6625 ; 49   |        int m_bTUNER_NOT_FOUND:1;
                             6626 ; 50   |        int m_bPOWERED_OFF:1;
                             6627 ; 51   |        };
                             6628 ; 52   |extern struct ErrorBits g_wFMTunerError;
                             6629 ; 53   |
                             6630 ; 54   |#endif
                             6631 
                             6633 
                             6634 ; 5    |
                             6635 ; 6    |#define DISABLE_EQ  0
                             6636 ; 7    |#define ENABLE_EQ   1
                             6637 ; 8    |
                             6638 ; 9    |extern WORD  g_wCurrentPreset;
                             6639 ; 10   |extern WORD g_wCurrentFrequency;
                             6640 ; 11   |extern BOOL _X g_bTunedStereoStation;
                             6641 ; 12   |extern BOOL _X g_bSearchEndAtBandLimit;
                             6642 ; 13   |
                             6643 ; 14   |typedef struct PresetStation {
                             6644 ; 15   |        WORD Frequency;
                             6645 ; 16   |        INT     Level;
                             6646 ; 17   |        } FMTunerPreset;
                             6647 
                             6652 
                             6653 ; 18   |extern FMTunerPreset  g_astPresetStations[];
                             6654 ; 19   |
                             6655 ; 20   |extern void sw_stereocontrol_reset();
                             6656 ; 21   |#endif
                             6657 ; 22   |
                             6658 ; 23   |
                             6659 ; 24   |
                             6660 ; 25   |
                             6661 
                             6663 
                             6664 ; 20   |#endif
                             6665 ; 21   |
                             6666 ; 22   |#include "playerstatemachine.h"
                             6667 
                             6669 
                             6670 ; 1    |#ifndef _HANDLEPLAYERSTATEMACHINE_H
                             6671 ; 2    |#define _HANDLEPLAYERSTATEMACHINE_H
                             6672 ; 3    |
                             6673 ; 4    |#ifdef USE_PLAYLIST3
                             6674 ; 5    |#include "musiclib_ghdr.h"
                             6675 
                             6677 
                             6678 ; 1    |#ifndef MUSICLIB_GHDR_H
                             6679 ; 2    |#define MUSICLIB_GHDR_H
                             6680 ; 3    |
                             6681 ; 4    |#ifdef __cplusplus
                             6682 ; 5    |extern "C" {
                             6683 ; 6    |#endif
                             6684 ; 7    |
                             6685 ; 8    |/*==================================================================================================
                             6686 ; 9    |
                             6687 ; 10   |                                        General Description
                             6688 ; 11   |
                             6689 ; 12   |====================================================================================================
                             6690 ; 13   |
                             6691 ; 14   |                               Sigmatel Inc Confidential Proprietary
                             6692 ; 15   |                               (c) Copyright Sigmatel Inc 2004, All Rights Reserved
                             6693 ; 16   |
                             6694 ; 17   |HEADER NAME: mf_sf_filename.h   AUTHOR: Developer Name      CREATION DATE: DD/MM/YYYY
                             6695 ; 18   |
                             6696 ; 19   |PRODUCT NAMES: All
                             6697 ; 20   |
                             6698 ; 21   |GENERAL DESCRIPTION:
                             6699 ; 22   |
                             6700 ; 23   |    General description of this grouping of functions.
                             6701 ; 24   |
                             6702 ; 25   |Portability: All
                             6703 ; 26   |
                             6704 ; 27   |
                             6705 ; 28   |Revision History:
                             6706 ; 29   |
                             6707 ; 30   |                         Modification        Tracking
                             6708 ; 31   |Author                       Date             Number           Description of Changes
                             6709 ; 32   |---------------------    ------------        ----------        -------------------------------------
                             6710 ; 33   |Developer Name            DD/MM/YYYY         PDaaaxxxxx        brief description of changes made
                             6711 ; 34   |
                             6712 ; 35   |
                             6713 ; 36   |====================================================================================================
                             6714 ; 37   |                                            DESCRIPTION
                             6715 ; 38   |====================================================================================================
                             6716 ; 39   |
                             6717 ; 40   |GLOBAL FUNCTIONS:
                             6718 ; 41   |    MF_global_func_name()
                             6719 ; 42   |
                             6720 ; 43   |TRACEABILITY MATRIX:
                             6721 ; 44   |    None
                             6722 ; 45   |
                             6723 ; 46   |==================================================================================================*/
                             6724 ; 47   |
                             6725 ; 48   |/*==================================================================================================
                             6726 ; 49   |                                                                Conditional Compilation Directives
                             6727 ; 50   |==================================================================================================*/
                             6728 ; 51   |#ifdef WIN32
                             6729 ; 52   |#define _PC_SIMULATION_
                             6730 ; 53   |#else
                             6731 ; 54   |#define _RUNNING_IN_EMBEDDED_
                             6732 ; 55   |#endif  // WIN32
                             6733 ; 56   |
                             6734 ; 57   |#if 1
                             6735 ; 58   |#define _NEWMUSIC_      /* install new music list */
                             6736 ; 59   |#endif
                             6737 ; 60   |
                             6738 ; 61   |#if 1
                             6739 ; 62   |#define _AUDIBLE_       /* install audible list */
                             6740 ; 63   |#endif
                             6741 ; 64   |
                             6742 ; 65   |#if 1
                             6743 ; 66   |#define _ONTHEGO_       /* install on the go list */
                             6744 ; 67   |#endif
                             6745 ; 68   |
                             6746 ; 69   |#ifdef PL3_FB
                             6747 ; 70   |#define _FOLDER_BROWSE_ // install folder browsing
                             6748 ; 71   |#endif
                             6749 ; 72   |
                             6750 ; 73   |#if 1
                             6751 ; 74   |#define _SUPPORT_2000_SONGS_
                             6752 ; 75   |#endif
                             6753 ; 76   |
                             6754 ; 77   |/*==================================================================================================
                             6755 ; 78   |                                           INCLUDE FILES
                             6756 ; 79   |==================================================================================================*/
                             6757 ; 80   |#ifdef _RUNNING_IN_EMBEDDED_
                             6758 ; 81   |#define OEM_SEEK_CUR    SEEK_CUR
                             6759 ; 82   |#define OEM_SEEK_SET    SEEK_SET
                             6760 ; 83   |#define OEM_SEEK_END    SEEK_END
                             6761 ; 84   |#else
                             6762 ; 85   |#define _X
                             6763 ; 86   |#define _Y
                             6764 ; 87   |#define _packed
                             6765 ; 88   |
                             6766 ; 89   |#define _asmfunc
                             6767 ; 90   |#define _reentrant
                             6768 ; 91   |
                             6769 ; 92   |#define OEM_SEEK_CUR    1
                             6770 ; 93   |#define OEM_SEEK_SET    0
                             6771 ; 94   |#define OEM_SEEK_END    2
                             6772 ; 95   |#endif  // _RUNNING_IN_EMBEDDED_
                             6773 ; 96   |
                             6774 ; 97   |#include "types.h"
                             6775 
                             6777 
                             6778 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             6779 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             6780 ; 3    |//
                             6781 ; 4    |// Filename: types.h
                             6782 ; 5    |// Description: Standard data types
                             6783 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             6784 ; 7    |
                             6785 ; 8    |#ifndef _TYPES_H
                             6786 ; 9    |#define _TYPES_H
                             6787 ; 10   |
                             6788 ; 11   |// TODO:  move this outta here!
                             6789 ; 12   |#if !defined(NOERROR)
                             6790 ; 13   |#define NOERROR 0
                             6791 ; 14   |#define SUCCESS 0
                             6792 ; 15   |#endif 
                             6793 ; 16   |#if !defined(SUCCESS)
                             6794 ; 17   |#define SUCCESS  0
                             6795 ; 18   |#endif
                             6796 ; 19   |#if !defined(ERROR)
                             6797 ; 20   |#define ERROR   -1
                             6798 ; 21   |#endif
                             6799 ; 22   |#if !defined(FALSE)
                             6800 ; 23   |#define FALSE 0
                             6801 ; 24   |#endif
                             6802 ; 25   |#if !defined(TRUE)
                             6803 ; 26   |#define TRUE  1
                             6804 ; 27   |#endif
                             6805 ; 28   |
                             6806 ; 29   |#if !defined(NULL)
                             6807 ; 30   |#define NULL 0
                             6808 ; 31   |#endif
                             6809 ; 32   |
                             6810 ; 33   |#define MAX_INT     0x7FFFFF
                             6811 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             6812 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             6813 ; 36   |#define MAX_ULONG   (-1) 
                             6814 ; 37   |
                             6815 ; 38   |#define WORD_SIZE   24              // word size in bits
                             6816 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             6817 ; 40   |
                             6818 ; 41   |
                             6819 ; 42   |#define BYTE    unsigned char       // btVarName
                             6820 ; 43   |#define CHAR    signed char         // cVarName
                             6821 ; 44   |#define USHORT  unsigned short      // usVarName
                             6822 ; 45   |#define SHORT   unsigned short      // sVarName
                             6823 ; 46   |#define WORD    unsigned int        // wVarName
                             6824 ; 47   |#define INT     signed int          // iVarName
                             6825 ; 48   |#define DWORD   unsigned long       // dwVarName
                             6826 ; 49   |#define LONG    signed long         // lVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  28

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6827 ; 50   |#define BOOL    unsigned int        // bVarName
                             6828 ; 51   |#define FRACT   _fract              // frVarName
                             6829 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             6830 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             6831 ; 54   |#define FLOAT   float               // fVarName
                             6832 ; 55   |#define DBL     double              // dVarName
                             6833 ; 56   |#define ENUM    enum                // eVarName
                             6834 ; 57   |#define CMX     _complex            // cmxVarName
                             6835 ; 58   |typedef WORD UCS3;                   // 
                             6836 ; 59   |
                             6837 ; 60   |#define UINT16  unsigned short
                             6838 ; 61   |#define UINT8   unsigned char   
                             6839 ; 62   |#define UINT32  unsigned long
                             6840 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             6841 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             6842 ; 65   |#define WCHAR   UINT16
                             6843 ; 66   |
                             6844 ; 67   |//UINT128 is 16 bytes or 6 words
                             6845 ; 68   |typedef struct UINT128_3500 {   
                             6846 ; 69   |    int val[6];     
                             6847 ; 70   |} UINT128_3500;
                             6848 ; 71   |
                             6849 ; 72   |#define UINT128   UINT128_3500
                             6850 ; 73   |
                             6851 ; 74   |// Little endian word packed byte strings:   
                             6852 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             6853 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             6854 ; 77   |// Little endian word packed byte strings:   
                             6855 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             6856 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             6857 ; 80   |
                             6858 ; 81   |// Declare Memory Spaces To Use When Coding
                             6859 ; 82   |// A. Sector Buffers
                             6860 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             6861 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             6862 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             6863 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             6864 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             6865 ; 88   |// B. Media DDI Memory
                             6866 ; 89   |#define MEDIA_DDI_MEM _Y
                             6867 ; 90   |
                             6868 ; 91   |
                             6869 ; 92   |
                             6870 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             6871 ; 94   |// Examples of circular pointers:
                             6872 ; 95   |//    INT CIRC cpiVarName
                             6873 ; 96   |//    DWORD CIRC cpdwVarName
                             6874 ; 97   |
                             6875 ; 98   |#define RETCODE INT                 // rcVarName
                             6876 ; 99   |
                             6877 ; 100  |// generic bitfield structure
                             6878 ; 101  |struct Bitfield {
                             6879 ; 102  |    unsigned int B0  :1;
                             6880 ; 103  |    unsigned int B1  :1;
                             6881 ; 104  |    unsigned int B2  :1;
                             6882 ; 105  |    unsigned int B3  :1;
                             6883 ; 106  |    unsigned int B4  :1;
                             6884 ; 107  |    unsigned int B5  :1;
                             6885 ; 108  |    unsigned int B6  :1;
                             6886 ; 109  |    unsigned int B7  :1;
                             6887 ; 110  |    unsigned int B8  :1;
                             6888 ; 111  |    unsigned int B9  :1;
                             6889 ; 112  |    unsigned int B10 :1;
                             6890 ; 113  |    unsigned int B11 :1;
                             6891 ; 114  |    unsigned int B12 :1;
                             6892 ; 115  |    unsigned int B13 :1;
                             6893 ; 116  |    unsigned int B14 :1;
                             6894 ; 117  |    unsigned int B15 :1;
                             6895 ; 118  |    unsigned int B16 :1;
                             6896 ; 119  |    unsigned int B17 :1;
                             6897 ; 120  |    unsigned int B18 :1;
                             6898 ; 121  |    unsigned int B19 :1;
                             6899 ; 122  |    unsigned int B20 :1;
                             6900 ; 123  |    unsigned int B21 :1;
                             6901 ; 124  |    unsigned int B22 :1;
                             6902 ; 125  |    unsigned int B23 :1;
                             6903 ; 126  |};
                             6904 ; 127  |
                             6905 ; 128  |union BitInt {
                             6906 ; 129  |        struct Bitfield B;
                             6907 ; 130  |        int        I;
                             6908 ; 131  |};
                             6909 ; 132  |
                             6910 ; 133  |#define MAX_MSG_LENGTH 10
                             6911 ; 134  |struct CMessage
                             6912 ; 135  |{
                             6913 ; 136  |        unsigned int m_uLength;
                             6914 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             6915 ; 138  |};
                             6916 ; 139  |
                             6917 ; 140  |typedef struct {
                             6918 ; 141  |    WORD m_wLength;
                             6919 ; 142  |    WORD m_wMessage;
                             6920 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             6921 ; 144  |} Message;
                             6922 ; 145  |
                             6923 ; 146  |struct MessageQueueDescriptor
                             6924 ; 147  |{
                             6925 ; 148  |        int *m_pBase;
                             6926 ; 149  |        int m_iModulo;
                             6927 ; 150  |        int m_iSize;
                             6928 ; 151  |        int *m_pHead;
                             6929 ; 152  |        int *m_pTail;
                             6930 ; 153  |};
                             6931 ; 154  |
                             6932 ; 155  |struct ModuleEntry
                             6933 ; 156  |{
                             6934 ; 157  |    int m_iSignaledEventMask;
                             6935 ; 158  |    int m_iWaitEventMask;
                             6936 ; 159  |    int m_iResourceOfCode;
                             6937 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             6938 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                             6939 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             6940 ; 163  |    int m_uTimeOutHigh;
                             6941 ; 164  |    int m_uTimeOutLow;
                             6942 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             6943 ; 166  |};
                             6944 ; 167  |
                             6945 ; 168  |union WaitMask{
                             6946 ; 169  |    struct B{
                             6947 ; 170  |        unsigned int m_bNone     :1;
                             6948 ; 171  |        unsigned int m_bMessage  :1;
                             6949 ; 172  |        unsigned int m_bTimer    :1;
                             6950 ; 173  |        unsigned int m_bButton   :1;
                             6951 ; 174  |    } B;
                             6952 ; 175  |    int I;
                             6953 ; 176  |} ;
                             6954 ; 177  |
                             6955 ; 178  |
                             6956 ; 179  |struct Button {
                             6957 ; 180  |        WORD wButtonEvent;
                             6958 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             6959 ; 182  |};
                             6960 ; 183  |
                             6961 ; 184  |struct Message {
                             6962 ; 185  |        WORD wMsgLength;
                             6963 ; 186  |        WORD wMsgCommand;
                             6964 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             6965 ; 188  |};
                             6966 ; 189  |
                             6967 ; 190  |union EventTypes {
                             6968 ; 191  |        struct CMessage msg;
                             6969 ; 192  |        struct Button Button ;
                             6970 ; 193  |        struct Message Message;
                             6971 ; 194  |};
                             6972 ; 195  |
                             6973 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             6974 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             6975 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             6976 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             6977 ; 200  |
                             6978 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             6979 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             6980 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             6981 ; 204  |
                             6982 ; 205  |#if DEBUG
                             6983 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             6984 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             6985 ; 208  |#else 
                             6986 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                             6987 ; 210  |#define DebugBuildAssert(x)    
                             6988 ; 211  |#endif
                             6989 ; 212  |
                             6990 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             6991 ; 214  |//  #pragma asm
                             6992 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             6993 ; 216  |//  #pragma endasm
                             6994 ; 217  |
                             6995 ; 218  |
                             6996 ; 219  |#ifdef COLOR_262K
                             6997 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                             6998 ; 221  |#elif defined(COLOR_65K)
                             6999 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                             7000 ; 223  |#else
                             7001 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                             7002 ; 225  |#endif
                             7003 ; 226  |    
                             7004 ; 227  |#endif // #ifndef _TYPES_H
                             7005 
                             7007 
                             7008 ; 98   |#include "exec.h"
                             7009 
                             7011 
                             7012 ; 1    |#ifndef EXEC_H
                             7013 ; 2    |#define EXEC_H
                             7014 ; 3    |
                             7015 ; 4    |
                             7016 ; 5    |void _reentrant SysPostMessage(int iLength,...);
                             7017 ; 6    |int _asmfunc GetMessage(struct MessageQueueDescriptor*,struct CMessage * );
                             7018 ; 7    |long _asmfunc SysGetCurrentTime(void);
                             7019 ; 8    |
                             7020 ; 9    |
                             7021 ; 10   |#endif
                             7022 
                             7024 
                             7025 ; 99   |#include "messages.h"
                             7026 
                             7028 
                             7029 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             7030 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                             7031 ; 3    |// Message defs
                             7032 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             7033 ; 5    |
                             7034 ; 6    |#if (!defined(MSGEQU_INC))
                             7035 ; 7    |#define MSGEQU_INC 1
                             7036 ; 8    |
                             7037 ; 9    |
                             7038 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                             7039 ; 11   |
                             7040 ; 12   |
                             7041 ; 13   |#define MSG_TYPE_DECODER 0x000000
                             7042 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                             7043 ; 15   |#define MSG_TYPE_PARSER 0x020000
                             7044 ; 16   |#define MSG_TYPE_LCD 0x030000
                             7045 ; 17   |#define MSG_TYPE_MIXER 0x040000
                             7046 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                             7047 ; 19   |#define MSG_TYPE_MENU 0x060000
                             7048 ; 20   |#define MSG_TYPE_LED 0x070000
                             7049 ; 21   |#define MSG_TYPE_TUNER 0x080000
                             7050 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                             7051 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                             7052 ; 24   |// Equalizer and other effects
                             7053 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                             7054 ; 26   |#if (defined(USE_PLAYLIST3))
                             7055 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                             7056 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                             7057 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                             7058 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                             7059 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                             7060 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                             7061 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                             7062 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                             7063 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                             7064 ; 36   |#if defined(USE_PLAYLIST5)
                             7065 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                             7066 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                             7067 ; 39   |#endif // if @def('USE_PLAYLIST5')
                             7068 ; 40   |
                             7069 ; 41   |// Message Structure Offsets
                             7070 ; 42   |#define MSG_Length 0
                             7071 ; 43   |#define MSG_ID 1
                             7072 ; 44   |#define MSG_Argument1 2
                             7073 ; 45   |#define MSG_Argument2 3
                             7074 ; 46   |#define MSG_Argument3 4
                             7075 ; 47   |#define MSG_Argument4 5
                             7076 ; 48   |#define MSG_Argument5 6
                             7077 ; 49   |#define MSG_Argument6 7
                             7078 ; 50   |
                             7079 ; 51   |
                             7080 ; 52   |
                             7081 ; 53   |// LCD Message IDs
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  29

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7082 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                             7083 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                             7084 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                             7085 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                             7086 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                             7087 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                             7088 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                             7089 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                             7090 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                             7091 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                             7092 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                             7093 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                             7094 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                             7095 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                             7096 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                             7097 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                             7098 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                             7099 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                             7100 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                             7101 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                             7102 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                             7103 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                             7104 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                             7105 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                             7106 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                             7107 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                             7108 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                             7109 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                             7110 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                             7111 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                             7112 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                             7113 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                             7114 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                             7115 ; 87   |//send a NULL as Param1 to return to root frame buffer
                             7116 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                             7117 ; 89   |//Param1 = left
                             7118 ; 90   |//Param2 = top
                             7119 ; 91   |//Param3 = right
                             7120 ; 92   |//Param4 = bottom
                             7121 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                             7122 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                             7123 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                             7124 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                             7125 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                             7126 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                             7127 ; 99   |
                             7128 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                             7129 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                             7130 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                             7131 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                             7132 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                             7133 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                             7134 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                             7135 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                             7136 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                             7137 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                             7138 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                             7139 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                             7140 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                             7141 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                             7142 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                             7143 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                             7144 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                             7145 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                             7146 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                             7147 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                             7148 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                             7149 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                             7150 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                             7151 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                             7152 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                             7153 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                             7154 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                             7155 ; 127  |
                             7156 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                             7157 ; 129  |
                             7158 ; 130  |#if defined(CLCD_16BIT)
                             7159 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                             7160 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                             7161 ; 133  |
                             7162 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                             7163 ; 135  |#else 
                             7164 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                             7165 ; 137  |#endif
                             7166 ; 138  |
                             7167 ; 139  |// If you change the LCD message ID's then you must
                             7168 ; 140  |// also change the jump table in lcdapi.asm
                             7169 ; 141  |
                             7170 ; 142  |// Character LCD Message IDs
                             7171 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                             7172 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                             7173 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                             7174 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                             7175 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                             7176 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                             7177 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                             7178 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                             7179 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                             7180 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                             7181 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                             7182 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                             7183 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                             7184 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                             7185 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                             7186 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                             7187 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                             7188 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                             7189 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                             7190 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                             7191 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                             7192 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                             7193 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                             7194 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                             7195 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                             7196 ; 168  |// also change the jump table in lcdapi.asm
                             7197 ; 169  |
                             7198 ; 170  |// Decoder Message IDs
                             7199 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                             7200 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                             7201 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                             7202 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                             7203 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                             7204 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                             7205 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                             7206 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                             7207 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                             7208 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                             7209 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                             7210 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                             7211 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                             7212 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                             7213 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                             7214 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                             7215 ; 187  |// If you change the Decoder message ID's, then you must
                             7216 ; 188  |// also change the jump table in decoder_overlay.asm
                             7217 ; 189  |// and in dec_adpcm_overlay.asm.
                             7218 ; 190  |
                             7219 ; 191  |// Encoder Message IDs
                             7220 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                             7221 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                             7222 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                             7223 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                             7224 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                             7225 ; 197  |// If you change the Encoder message ID's, then you must
                             7226 ; 198  |// also change the jump table in all encoder overlay modules.
                             7227 ; 199  |
                             7228 ; 200  |// Parser Message IDs
                             7229 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                             7230 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                             7231 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                             7232 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                             7233 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                             7234 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                             7235 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                             7236 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                             7237 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                             7238 ; 210  |// If you change the Parser message ID's, then you must
                             7239 ; 211  |// also change the jump table in parser.asm
                             7240 ; 212  |
                             7241 ; 213  |// Button Message IDs
                             7242 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                             7243 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                             7244 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                             7245 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                             7246 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                             7247 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                             7248 ; 220  |
                             7249 ; 221  |// Mixer Message IDs
                             7250 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                             7251 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                             7252 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                             7253 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                             7254 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                             7255 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                             7256 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                             7257 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                             7258 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                             7259 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                             7260 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                             7261 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                             7262 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                             7263 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                             7264 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                             7265 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                             7266 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                             7267 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                             7268 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                             7269 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                             7270 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                             7271 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                             7272 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                             7273 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                             7274 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                             7275 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                             7276 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                             7277 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                             7278 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                             7279 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                             7280 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                             7281 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                             7282 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                             7283 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                             7284 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                             7285 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                             7286 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                             7287 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                             7288 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                             7289 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                             7290 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                             7291 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                             7292 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                             7293 ; 265  |// If you change the mixer message ID's then you must
                             7294 ; 266  |// also change the jump table in mixer.asm
                             7295 ; 267  |#define MIXER_ON 0
                             7296 ; 268  |#define MIXER_OFF 1
                             7297 ; 269  |
                             7298 ; 270  |
                             7299 ; 271  |// System Message IDs
                             7300 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                             7301 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                             7302 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                             7303 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                             7304 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                             7305 ; 277  |// If you change the system message ID's then you must
                             7306 ; 278  |// also change the jump table in systemapi.asm
                             7307 ; 279  |
                             7308 ; 280  |// Menu IDs
                             7309 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                             7310 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                             7311 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                             7312 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                             7313 ; 285  |//sub parameters for this message:
                             7314 ; 286  |#define RECORDER_START 0
                             7315 ; 287  |#define RECORDER_PAUSE 0x2000
                             7316 ; 288  |#define RECORDER_RESUME 0x4000
                             7317 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                             7318 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                             7319 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                             7320 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                             7321 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                             7322 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                             7323 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                             7324 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                             7325 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                             7326 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                             7327 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                             7328 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                             7329 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                             7330 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                             7331 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                             7332 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  30

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7333 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                             7334 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                             7335 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                             7336 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                             7337 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                             7338 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                             7339 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                             7340 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                             7341 ; 313  |
                             7342 ; 314  |// Note that other versions of this file have different msg equates.
                             7343 ; 315  |// If you change the system message ID's then you must
                             7344 ; 316  |// also change the jump table in all menu *.asm
                             7345 ; 317  |
                             7346 ; 318  |// LED Message IDs
                             7347 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                             7348 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                             7349 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                             7350 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                             7351 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                             7352 ; 324  |// If you change the LeD message ID's then you must
                             7353 ; 325  |// also change the jump table in ledapi.asm
                             7354 ; 326  |
                             7355 ; 327  |#if (!defined(REMOVE_FM))
                             7356 ; 328  |// FM Tuner Message IDs
                             7357 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                             7358 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                             7359 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                             7360 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                             7361 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                             7362 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                             7363 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                             7364 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                             7365 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                             7366 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                             7367 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                             7368 ; 340  |//one parameter--the sensitivity in uV
                             7369 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                             7370 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                             7371 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                             7372 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                             7373 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                             7374 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                             7375 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                             7376 ; 348  |#endif
                             7377 ; 349  |
                             7378 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                             7379 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                             7380 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                             7381 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                             7382 ; 354  |
                             7383 ; 355  |
                             7384 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                             7385 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                             7386 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                             7387 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                             7388 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                             7389 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                             7390 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                             7391 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                             7392 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                             7393 ; 365  |
                             7394 ; 366  |#if (defined(USE_PLAYLIST3))
                             7395 ; 367  |// Music Library
                             7396 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                             7397 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                             7398 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                             7399 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                             7400 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                             7401 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                             7402 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                             7403 ; 375  |
                             7404 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                             7405 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                             7406 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                             7407 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                             7408 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                             7409 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                             7410 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                             7411 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                             7412 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                             7413 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                             7414 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                             7415 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                             7416 ; 388  |
                             7417 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             7418 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             7419 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             7420 ; 392  |
                             7421 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             7422 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             7423 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             7424 ; 396  |
                             7425 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             7426 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                             7427 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             7428 ; 400  |
                             7429 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                             7430 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                             7431 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                             7432 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                             7433 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                             7434 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                             7435 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                             7436 ; 408  |
                             7437 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             7438 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             7439 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             7440 ; 412  |
                             7441 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                             7442 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                             7443 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                             7444 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                             7445 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                             7446 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                             7447 ; 419  |
                             7448 ; 420  |#if defined(USE_PLAYLIST5)
                             7449 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                             7450 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                             7451 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                             7452 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                             7453 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                             7454 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                             7455 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                             7456 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                             7457 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                             7458 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                             7459 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                             7460 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                             7461 ; 433  |
                             7462 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                             7463 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                             7464 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                             7465 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                             7466 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                             7467 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                             7468 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                             7469 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                             7470 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                             7471 ; 443  |#endif // if @def('USE_PLAYLIST5')
                             7472 ; 444  |// Events
                             7473 ; 445  |// No event
                             7474 ; 446  |#define EVENT_NONE 0x000001   
                             7475 ; 447  |// A message has been posted
                             7476 ; 448  |#define EVENT_MESSAGE 0x000002   
                             7477 ; 449  |// Run if wait time elapsed
                             7478 ; 450  |#define EVENT_TIMER 0x000004   
                             7479 ; 451  |// Run if a button event occured
                             7480 ; 452  |#define EVENT_BUTTON 0x000008   
                             7481 ; 453  |// Run if a background event occured
                             7482 ; 454  |#define EVENT_BACKGROUND 0x000010   
                             7483 ; 455  |// The executive should immediately repeat this module
                             7484 ; 456  |#define EVENT_REPEAT 0x000020   
                             7485 ; 457  |// Run the module's init routine
                             7486 ; 458  |#define EVENT_INIT 0x800000   
                             7487 ; 459  |
                             7488 ; 460  |#define EVENT_NONE_BITPOS 0
                             7489 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                             7490 ; 462  |#define EVENT_TIMER_BITPOS 2
                             7491 ; 463  |#define EVENT_BUTTON_BITPOS 3
                             7492 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                             7493 ; 465  |#define EVENT_REPEAT_BITPOS 5
                             7494 ; 466  |#define EVENT_INIT_BITPOS 23
                             7495 ; 467  |
                             7496 ; 468  |// Parser Message Buffers
                             7497 ; 469  |#define ParserPlayBit 0
                             7498 ; 470  |#define ButtonPressBit 1
                             7499 ; 471  |#define ParserRwndBit 1
                             7500 ; 472  |#define ParserFfwdBit 2
                             7501 ; 473  |
                             7502 ; 474  |//NextSong Message Parameters
                             7503 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                             7504 ; 476  |#define NEXT_SONG 2             
                             7505 ; 477  |// ButtonPressBit1 cleared
                             7506 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                             7507 ; 479  |// ButtonPressBit1 set
                             7508 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                             7509 ; 481  |// NextSong + Ffwd
                             7510 ; 482  |#define NEXT_SONG_FFWD 4          
                             7511 ; 483  |
                             7512 ; 484  |//PrevSong Message Parameters
                             7513 ; 485  |// PrevSong + Stopped
                             7514 ; 486  |#define PREV_SONG 0          
                             7515 ; 487  |// PrevSong + Play
                             7516 ; 488  |#define PREV_SONG_PLAY 1          
                             7517 ; 489  |// PrevSong + Rwnd
                             7518 ; 490  |#define PREV_SONG_RWND 2          
                             7519 ; 491  |
                             7520 ; 492  |
                             7521 ; 493  |
                             7522 ; 494  |
                             7523 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                             7524 ; 496  |
                             7525 ; 497  |
                             7526 
                             7528 
                             7529 ; 100  |#include "project.h"
                             7530 
                             7532 
                             7533 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             7534 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                             7535 ; 3    |//  Filename: project.inc
                             7536 ; 4    |//  Description: 
                             7537 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             7538 ; 6    |
                             7539 ; 7    |#if (!defined(_PROJECT_INC))
                             7540 ; 8    |#define _PROJECT_INC 1
                             7541 ; 9    |
                             7542 ; 10   |#if defined(STMP_BUILD_PLAYER)
                             7543 ; 11   |#include "hwequ.h"
                             7544 
                             7546 
                             7547 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             7548 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2001
                             7549 ; 3    |//  File        : hwequ.inc
                             7550 ; 4    |//  Description : STMP Hardware Constants
                             7551 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             7552 ; 6    |
                             7553 ; 7    |// ////////////////////////////////////////////////////////////////////////////////
                             7554 ; 8    |// hwequ is being eliminated for SDK3XXX.  For SDK2.5XX it will now reside in the   
                             7555 ; 9    |// local folder instead of ..\inc.  All register includes are converted to .h by 
                             7556 ; 10   |// registers.mk placed in the ..\lcdexample\player\output_XXXX folder.
                             7557 ; 11   |// ////////////////////////////////////////////////////////////////////////////////
                             7558 ; 12   |
                             7559 ; 13   |#if (!defined(HWEQU_INC))
                             7560 ; 14   |#define HWEQU_INC 1
                             7561 ; 15   |
                             7562 ; 16   |#include "types.h"
                             7563 
                             7565 
                             7566 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             7567 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             7568 ; 3    |//
                             7569 ; 4    |// Filename: types.h
                             7570 ; 5    |// Description: Standard data types
                             7571 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             7572 ; 7    |
                             7573 ; 8    |#ifndef _TYPES_H
                             7574 ; 9    |#define _TYPES_H
                             7575 ; 10   |
                             7576 ; 11   |// TODO:  move this outta here!
                             7577 ; 12   |#if !defined(NOERROR)
                             7578 ; 13   |#define NOERROR 0
                             7579 ; 14   |#define SUCCESS 0
                             7580 ; 15   |#endif 
                             7581 ; 16   |#if !defined(SUCCESS)
                             7582 ; 17   |#define SUCCESS  0
                             7583 ; 18   |#endif
                             7584 ; 19   |#if !defined(ERROR)
                             7585 ; 20   |#define ERROR   -1
                             7586 ; 21   |#endif
                             7587 ; 22   |#if !defined(FALSE)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  31

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7588 ; 23   |#define FALSE 0
                             7589 ; 24   |#endif
                             7590 ; 25   |#if !defined(TRUE)
                             7591 ; 26   |#define TRUE  1
                             7592 ; 27   |#endif
                             7593 ; 28   |
                             7594 ; 29   |#if !defined(NULL)
                             7595 ; 30   |#define NULL 0
                             7596 ; 31   |#endif
                             7597 ; 32   |
                             7598 ; 33   |#define MAX_INT     0x7FFFFF
                             7599 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             7600 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             7601 ; 36   |#define MAX_ULONG   (-1) 
                             7602 ; 37   |
                             7603 ; 38   |#define WORD_SIZE   24              // word size in bits
                             7604 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             7605 ; 40   |
                             7606 ; 41   |
                             7607 ; 42   |#define BYTE    unsigned char       // btVarName
                             7608 ; 43   |#define CHAR    signed char         // cVarName
                             7609 ; 44   |#define USHORT  unsigned short      // usVarName
                             7610 ; 45   |#define SHORT   unsigned short      // sVarName
                             7611 ; 46   |#define WORD    unsigned int        // wVarName
                             7612 ; 47   |#define INT     signed int          // iVarName
                             7613 ; 48   |#define DWORD   unsigned long       // dwVarName
                             7614 ; 49   |#define LONG    signed long         // lVarName
                             7615 ; 50   |#define BOOL    unsigned int        // bVarName
                             7616 ; 51   |#define FRACT   _fract              // frVarName
                             7617 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             7618 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             7619 ; 54   |#define FLOAT   float               // fVarName
                             7620 ; 55   |#define DBL     double              // dVarName
                             7621 ; 56   |#define ENUM    enum                // eVarName
                             7622 ; 57   |#define CMX     _complex            // cmxVarName
                             7623 ; 58   |typedef WORD UCS3;                   // 
                             7624 ; 59   |
                             7625 ; 60   |#define UINT16  unsigned short
                             7626 ; 61   |#define UINT8   unsigned char   
                             7627 ; 62   |#define UINT32  unsigned long
                             7628 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             7629 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             7630 ; 65   |#define WCHAR   UINT16
                             7631 ; 66   |
                             7632 ; 67   |//UINT128 is 16 bytes or 6 words
                             7633 ; 68   |typedef struct UINT128_3500 {   
                             7634 ; 69   |    int val[6];     
                             7635 ; 70   |} UINT128_3500;
                             7636 ; 71   |
                             7637 ; 72   |#define UINT128   UINT128_3500
                             7638 ; 73   |
                             7639 ; 74   |// Little endian word packed byte strings:   
                             7640 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7641 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7642 ; 77   |// Little endian word packed byte strings:   
                             7643 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7644 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7645 ; 80   |
                             7646 ; 81   |// Declare Memory Spaces To Use When Coding
                             7647 ; 82   |// A. Sector Buffers
                             7648 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             7649 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             7650 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             7651 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             7652 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             7653 ; 88   |// B. Media DDI Memory
                             7654 ; 89   |#define MEDIA_DDI_MEM _Y
                             7655 ; 90   |
                             7656 ; 91   |
                             7657 ; 92   |
                             7658 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             7659 ; 94   |// Examples of circular pointers:
                             7660 ; 95   |//    INT CIRC cpiVarName
                             7661 ; 96   |//    DWORD CIRC cpdwVarName
                             7662 ; 97   |
                             7663 ; 98   |#define RETCODE INT                 // rcVarName
                             7664 ; 99   |
                             7665 ; 100  |// generic bitfield structure
                             7666 ; 101  |struct Bitfield {
                             7667 ; 102  |    unsigned int B0  :1;
                             7668 ; 103  |    unsigned int B1  :1;
                             7669 ; 104  |    unsigned int B2  :1;
                             7670 ; 105  |    unsigned int B3  :1;
                             7671 ; 106  |    unsigned int B4  :1;
                             7672 ; 107  |    unsigned int B5  :1;
                             7673 ; 108  |    unsigned int B6  :1;
                             7674 ; 109  |    unsigned int B7  :1;
                             7675 ; 110  |    unsigned int B8  :1;
                             7676 ; 111  |    unsigned int B9  :1;
                             7677 ; 112  |    unsigned int B10 :1;
                             7678 ; 113  |    unsigned int B11 :1;
                             7679 ; 114  |    unsigned int B12 :1;
                             7680 ; 115  |    unsigned int B13 :1;
                             7681 ; 116  |    unsigned int B14 :1;
                             7682 ; 117  |    unsigned int B15 :1;
                             7683 ; 118  |    unsigned int B16 :1;
                             7684 ; 119  |    unsigned int B17 :1;
                             7685 ; 120  |    unsigned int B18 :1;
                             7686 ; 121  |    unsigned int B19 :1;
                             7687 ; 122  |    unsigned int B20 :1;
                             7688 ; 123  |    unsigned int B21 :1;
                             7689 ; 124  |    unsigned int B22 :1;
                             7690 ; 125  |    unsigned int B23 :1;
                             7691 ; 126  |};
                             7692 ; 127  |
                             7693 ; 128  |union BitInt {
                             7694 ; 129  |        struct Bitfield B;
                             7695 ; 130  |        int        I;
                             7696 ; 131  |};
                             7697 ; 132  |
                             7698 ; 133  |#define MAX_MSG_LENGTH 10
                             7699 ; 134  |struct CMessage
                             7700 ; 135  |{
                             7701 ; 136  |        unsigned int m_uLength;
                             7702 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             7703 ; 138  |};
                             7704 ; 139  |
                             7705 ; 140  |typedef struct {
                             7706 ; 141  |    WORD m_wLength;
                             7707 ; 142  |    WORD m_wMessage;
                             7708 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             7709 ; 144  |} Message;
                             7710 ; 145  |
                             7711 ; 146  |struct MessageQueueDescriptor
                             7712 ; 147  |{
                             7713 ; 148  |        int *m_pBase;
                             7714 ; 149  |        int m_iModulo;
                             7715 ; 150  |        int m_iSize;
                             7716 ; 151  |        int *m_pHead;
                             7717 ; 152  |        int *m_pTail;
                             7718 ; 153  |};
                             7719 ; 154  |
                             7720 ; 155  |struct ModuleEntry
                             7721 ; 156  |{
                             7722 ; 157  |    int m_iSignaledEventMask;
                             7723 ; 158  |    int m_iWaitEventMask;
                             7724 ; 159  |    int m_iResourceOfCode;
                             7725 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             7726 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                             7727 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             7728 ; 163  |    int m_uTimeOutHigh;
                             7729 ; 164  |    int m_uTimeOutLow;
                             7730 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             7731 ; 166  |};
                             7732 ; 167  |
                             7733 ; 168  |union WaitMask{
                             7734 ; 169  |    struct B{
                             7735 ; 170  |        unsigned int m_bNone     :1;
                             7736 ; 171  |        unsigned int m_bMessage  :1;
                             7737 ; 172  |        unsigned int m_bTimer    :1;
                             7738 ; 173  |        unsigned int m_bButton   :1;
                             7739 ; 174  |    } B;
                             7740 ; 175  |    int I;
                             7741 ; 176  |} ;
                             7742 ; 177  |
                             7743 ; 178  |
                             7744 ; 179  |struct Button {
                             7745 ; 180  |        WORD wButtonEvent;
                             7746 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             7747 ; 182  |};
                             7748 ; 183  |
                             7749 ; 184  |struct Message {
                             7750 ; 185  |        WORD wMsgLength;
                             7751 ; 186  |        WORD wMsgCommand;
                             7752 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             7753 ; 188  |};
                             7754 ; 189  |
                             7755 ; 190  |union EventTypes {
                             7756 ; 191  |        struct CMessage msg;
                             7757 ; 192  |        struct Button Button ;
                             7758 ; 193  |        struct Message Message;
                             7759 ; 194  |};
                             7760 ; 195  |
                             7761 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             7762 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             7763 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             7764 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             7765 ; 200  |
                             7766 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             7767 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             7768 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             7769 ; 204  |
                             7770 ; 205  |#if DEBUG
                             7771 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             7772 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             7773 ; 208  |#else 
                             7774 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                             7775 ; 210  |#define DebugBuildAssert(x)    
                             7776 ; 211  |#endif
                             7777 ; 212  |
                             7778 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             7779 ; 214  |//  #pragma asm
                             7780 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             7781 ; 216  |//  #pragma endasm
                             7782 ; 217  |
                             7783 ; 218  |
                             7784 ; 219  |#ifdef COLOR_262K
                             7785 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                             7786 ; 221  |#elif defined(COLOR_65K)
                             7787 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                             7788 ; 223  |#else
                             7789 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                             7790 ; 225  |#endif
                             7791 ; 226  |    
                             7792 ; 227  |#endif // #ifndef _TYPES_H
                             7793 
                             7795 
                             7796 ; 17   |#include "regsclkctrl.h"
                             7797 
                             7799 
                             7800 ; 1    |#if !(defined(__REGS_CLK_CONTROL_INC))
                             7801 ; 2    |#define __REGS_CLK_CONTROL_INC 1
                             7802 ; 3    |
                             7803 ; 4    |
                             7804 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             7805 ; 6    |//  Clock Control Register (HW_CCR) Bit Positions
                             7806 ; 7    |#define HW_CCR_CKRST_BITPOS 0
                             7807 ; 8    |#define HW_CCR_LTC_BITPOS 1
                             7808 ; 9    |#define HW_CCR_PLLEN_BITPOS 2
                             7809 ; 10   |#define HW_CCR_XTLEN_BITPOS 3
                             7810 ; 11   |#define HW_CCR_PLL_SOURCE_SEL_BITPOS 4
                             7811 ; 12   |#define HW_CCR_ADIV_B0_BITPOS 5
                             7812 ; 13   |#define HW_CCR_ADIV_B1_BITPOS 6
                             7813 ; 14   |#define HW_CCR_ADIV_B2_BITPOS 7
                             7814 ; 15   |#define HW_CCR_CKSRC_BITPOS 8
                             7815 ; 16   |#define HW_CCR_DDIV_BITPOS 9
                             7816 ; 17   |#define HW_CCR_DDIV_B0_BITPOS 9
                             7817 ; 18   |#define HW_CCR_DDIV_B1_BITPOS 10
                             7818 ; 19   |#define HW_CCR_DDIV_B2_BITPOS 11
                             7819 ; 20   |#define HW_CCR_PDIV_BITPOS 12
                             7820 ; 21   |#define HW_CCR_PDIV_B0_BITPOS 12
                             7821 ; 22   |#define HW_CCR_PDIV_B1_BITPOS 13
                             7822 ; 23   |#define HW_CCR_PDIV_B2_BITPOS 14
                             7823 ; 24   |#define HW_CCR_PDIV_B3_BITPOS 15
                             7824 ; 25   |#define HW_CCR_PDIV_B4_BITPOS 16
                             7825 ; 26   |#define HW_CCR_PWDN_BITPOS 17
                             7826 ; 27   |#define HW_CCR_ACKEN_BITPOS 18
                             7827 ; 28   |#define HW_CCR_LOCK_BITPOS 19
                             7828 ; 29   |#define HW_CCR_DACDIV_BITPOS 20
                             7829 ; 30   |#define HW_CCR_ADIV1_B0_BITPOS 20
                             7830 ; 31   |#define HW_CCR_ADIV1_B1_BITPOS 21
                             7831 ; 32   |#define HW_CCR_ADIV1_B2_BITPOS 22
                             7832 ; 33   |#define HW_CCR_DDIV_MSB_BITPOS 23
                             7833 ; 34   |
                             7834 ; 35   |#define HW_CCR_CKRST_SETMASK 1<<HW_CCR_CKRST_BITPOS
                             7835 ; 36   |#define HW_CCR_LTC_SETMASK 1<<HW_CCR_LTC_BITPOS
                             7836 ; 37   |#define HW_CCR_PLLEN_SETMASK 1<<HW_CCR_PLLEN_BITPOS
                             7837 ; 38   |#define HW_CCR_XTLEN_SETMASK 1<<HW_CCR_XTLEN_BITPOS
                             7838 ; 39   |#define HW_CCR_ADCDIV_SETMASK 0x7<<HW_CCR_ADIV_B0_BITPOS
                             7839 ; 40   |#define HW_CCR_CKSRC_SETMASK 1<<HW_CCR_CKSRC_BITPOS
                             7840 ; 41   |#define HW_CCR_DDIV_SETMASK 0x7<<HW_CCR_DDIV_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  32

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7841 ; 42   |#define HW_CCR_PDIV_SETMASK 0x1F<<HW_CCR_PDIV_BITPOS
                             7842 ; 43   |#define HW_CCR_PWDN_SETMASK 1<<HW_CCR_PWDN_BITPOS
                             7843 ; 44   |#define HW_CCR_ACKEN_SETMASK 1<<HW_CCR_ACKEN_BITPOS
                             7844 ; 45   |#define HW_CCR_LOCK_SETMASK 1<<HW_CCR_LOCK_BITPOS
                             7845 ; 46   |#define HW_CCR_DACDIV_SETMASK 0x7<<HW_CCR_DACDIV_BITPOS
                             7846 ; 47   |
                             7847 ; 48   |#define HW_CCR_CKRST_CLRMASK ~(WORD)HW_CCR_CKRST_SETMASK
                             7848 ; 49   |#define HW_CCR_LTC_CLRMASK ~(WORD)HW_CCR_LTC_SETMASK
                             7849 ; 50   |#define HW_CCR_PLLEN_CLRMASK ~(WORD)HW_CCR_PLLEN_SETMASK
                             7850 ; 51   |#define HW_CCR_XTLEN_CLRMASK ~(WORD)HW_CCR_XTLEN_SETMASK
                             7851 ; 52   |#define HW_CCR_ADCDIV_CLRMASK ~(WORD)HW_CCR_ADCDIV_SETMASK
                             7852 ; 53   |#define HW_CCR_CKSRC_CLRMASK ~(WORD)HW_CCR_CKSRC_SETMASK
                             7853 ; 54   |#define HW_CCR_DDIV_CLRMASK ~(WORD)HW_CCR_DDIV_SETMASK
                             7854 ; 55   |#define HW_CCR_PDIV_CLRMASK ~(WORD)HW_CCR_PDIV_SETMASK
                             7855 ; 56   |#define HW_CCR_PWDN_CLRMASK ~(WORD)HW_CCR_PWDN_SETMASK
                             7856 ; 57   |#define HW_CCR_ACKEN_CLRMASK ~(WORD)HW_CCR_ACKEN_SETMASK
                             7857 ; 58   |#define HW_CCR_LOCK_CLRMASK ~(WORD)HW_CCR_LOCK_SETMASK
                             7858 ; 59   |#define HW_CCR_DACDIV_CLRMASK ~(WORD)HW_CCR_DACDIV_SETMASK
                             7859 ; 60   |
                             7860 ; 61   |typedef union               
                             7861 ; 62   |{
                             7862 ; 63   |    struct
                             7863 ; 64   |    {
                             7864 ; 65   |        int CKRST       :1; // Clock Reset
                             7865 ; 66   |        int LTC         :1;
                             7866 ; 67   |        int PLLEN       :1;
                             7867 ; 68   |        int XTLEN       :1;
                             7868 ; 69   |        int FLB         :1;
                             7869 ; 70   |        unsigned ADIV   :3;
                             7870 ; 71   |        int CKSRC       :1;
                             7871 ; 72   |        unsigned DDIV   :3;
                             7872 ; 73   |        unsigned PDIV   :5;
                             7873 ; 74   |        int PWDN        :1;
                             7874 ; 75   |        int ACKEN       :1;
                             7875 ; 76   |        int LOCK        :1;
                             7876 ; 77   |        unsigned ADIV1  :3;
                             7877 ; 78   |        unsigned DDIV_MSB:1;
                             7878 ; 79   |    } B;
                             7879 ; 80   |
                             7880 ; 81   |    int I;
                             7881 ; 82   |    unsigned int U;
                             7882 ; 83   |
                             7883 ; 84   |} ccr_type;
                             7884 ; 85   |#define HW_CCR     (*(volatile ccr_type _X*) (0xFA00))
                             7885 ; 86   |
                             7886 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                             7887 ; 88   |//  Reset Control Register (HW_RCR) Bit Positions
                             7888 ; 89   |#define HW_RCR_STKLVL_BITPOS 0
                             7889 ; 90   |#define HW_RCR_SRST_BITPOS 4
                             7890 ; 91   |#define HW_RCR_IRQA_BITPOS 8
                             7891 ; 92   |#define HW_RCR_IRQB_BITPOS 9
                             7892 ; 93   |#define HW_RCR_NMI_BITPOS 10
                             7893 ; 94   |#define HW_RCR_SUNFLLVL_BITPOS 11
                             7894 ; 95   |#define HW_RCR_SUNFLEN_BITPOS 15
                             7895 ; 96   |#define HW_RCR_SOVFLLVL_BITPOS 16
                             7896 ; 97   |#define HW_RCR_SOVFLEN_BITPOS 20
                             7897 ; 98   |#define HW_RCR_IRQB2NMI_BITPOS 21
                             7898 ; 99   |#define HW_RCR_SUNFL_BITPOS 22
                             7899 ; 100  |#define HW_RCR_SOVFL_BITPOS 23
                             7900 ; 101  |
                             7901 ; 102  |#define HW_RCR_STKLVL_WIDTH (4)
                             7902 ; 103  |#define HW_RCR_SRST_WIDTH (4)
                             7903 ; 104  |#define HW_RCR_IRQA_WIDTH (1)
                             7904 ; 105  |#define HW_RCR_IRQB_WIDTH (1)
                             7905 ; 106  |#define HW_RCR_NMI_WIDTH (1)
                             7906 ; 107  |#define HW_RCR_SUNFLLVL_WIDTH (4)
                             7907 ; 108  |#define HW_RCR_SUNFLEN_WIDTH (1)
                             7908 ; 109  |#define HW_RCR_SOVFLLVL_WIDTH (4)
                             7909 ; 110  |#define HW_RCR_SOVFLEN_WIDTH (1)
                             7910 ; 111  |#define HW_RCR_IRQB2NMI_WIDTH (1)
                             7911 ; 112  |#define HW_RCR_SUNFL_WIDTH (1)
                             7912 ; 113  |#define HW_RCR_SOVFL_WIDTH (1)
                             7913 ; 114  |
                             7914 ; 115  |#define HW_RCR_STKLVL_SETMASK (((1<<HW_RCR_STKLVL_WIDTH)-1)<<HW_RCR_STKLVL_BITPOS)
                             7915 ; 116  |#define HW_RCR_SRST_SETMASK (((1<<HW_RCR_SRST_WIDTH)-1)<<HW_RCR_SRST_BITPOS)
                             7916 ; 117  |#define HW_RCR_IRQA_SETMASK (((1<<HW_RCR_IRQA_WIDTH)-1)<<HW_RCR_IRQA_BITPOS)
                             7917 ; 118  |#define HW_RCR_IRQB_SETMASK (((1<<HW_RCR_IRQB_WIDTH)-1)<<HW_RCR_IRQB_BITPOS)
                             7918 ; 119  |#define HW_RCR_NMI_SETMASK (((1<<HW_RCR_NMI_WIDTH)-1)<<HW_RCR_NMI_BITPOS)
                             7919 ; 120  |#define HW_RCR_SUNFLLVL_SETMASK (((1<<HW_RCR_SUNFLLVL_WIDTH)-1)<<HW_RCR_SUNFLLVL_BITPOS)
                             7920 ; 121  |#define HW_RCR_SUNFLEN_SETMASK (((1<<HW_RCR_SUNFLEN_WIDTH)-1)<<HW_RCR_SUNFLEN_BITPOS)
                             7921 ; 122  |#define HW_RCR_SOVFLLVL_SETMASK (((1<<HW_RCR_SOVFLLVL_WIDTH)-1)<<HW_RCR_SOVFLLVL_BITPOS)
                             7922 ; 123  |#define HW_RCR_SOVFLEN_SETMASK (((1<<HW_RCR_SOVFLEN_WIDTH)-1)<<HW_RCR_SOVFLEN_BITPOS)
                             7923 ; 124  |#define HW_RCR_IRQB2NMI_SETMASK (((1<<HW_RCR_IRQB2NMI_WIDTH)-1)<<HW_RCR_IRQB2NMI_BITPOS)
                             7924 ; 125  |#define HW_RCR_SUNFL_SETMASK (((1<<HW_RCR_SUNFL_WIDTH)-1)<<HW_RCR_SUNFL_BITPOS)
                             7925 ; 126  |#define HW_RCR_SOVFL_SETMASK (((1<<HW_RCR_SOVFL_WIDTH)-1)<<HW_RCR_SOVFL_BITPOS)
                             7926 ; 127  |
                             7927 ; 128  |#define HW_RCR_STKLVL_CLRMASK ~(WORD)HW_RCR_STKLVL_SETMASK
                             7928 ; 129  |#define HW_RCR_SRST_CLRMASK ~(WORD)HW_RCR_SRST_SETMASK
                             7929 ; 130  |#define HW_RCR_IRQA_CLRMASK ~(WORD)HW_RCR_IRQA_SETMASK
                             7930 ; 131  |#define HW_RCR_IRQB_CLRMASK ~(WORD)HW_RCR_IRQB_SETMASK
                             7931 ; 132  |#define HW_RCR_NMI_CLRMASK ~(WORD)HW_RCR_NMI_SETMASK
                             7932 ; 133  |#define HW_RCR_SUNFLLVL_CLRMASK ~(WORD)HW_RCR_SUNFLLVL_SETMASK
                             7933 ; 134  |#define HW_RCR_SUNFLEN_CLRMASK ~(WORD)HW_RCR_SUNFLEN_SETMASK
                             7934 ; 135  |#define HW_RCR_SOVFLLVL_CLRMASK ~(WORD)HW_RCR_SOVFLLVL_SETMASK
                             7935 ; 136  |#define HW_RCR_SOVFLEN_CLRMASK ~(WORD)HW_RCR_SOVFLEN_SETMASK
                             7936 ; 137  |#define HW_RCR_IRQB2NMI_CLRMASK ~(WORD)HW_RCR_IRQB2NMI_SETMASK
                             7937 ; 138  |#define HW_RCR_SUNFL_CLRMASK ~(WORD)HW_RCR_SUNFL_SETMASK
                             7938 ; 139  |#define HW_RCR_SOVFL_CLRMASK ~(WORD)HW_RCR_SOVFL_SETMASK
                             7939 ; 140  |
                             7940 ; 141  |typedef union               
                             7941 ; 142  |{
                             7942 ; 143  |    struct
                             7943 ; 144  |   {
                             7944 ; 145  |        int STKLVL   : HW_RCR_STKLVL_WIDTH;
                             7945 ; 146  |        int SRST     : HW_RCR_SRST_WIDTH;
                             7946 ; 147  |        int IRQA     : HW_RCR_IRQA_WIDTH;
                             7947 ; 148  |        int IRQB     : HW_RCR_IRQB_WIDTH;
                             7948 ; 149  |        int NMI      : HW_RCR_NMI_WIDTH;
                             7949 ; 150  |        int SUNFLLVL : HW_RCR_SUNFLLVL_WIDTH;
                             7950 ; 151  |        int SUNFLEN  : HW_RCR_SUNFLEN_WIDTH;
                             7951 ; 152  |        int SOVFLLVL : HW_RCR_SOVFLLVL_WIDTH;
                             7952 ; 153  |        int SOVFLEN  : HW_RCR_SOVFLEN_WIDTH;
                             7953 ; 154  |        int IRQB2NMI : HW_RCR_IRQB2NMI_WIDTH;
                             7954 ; 155  |        int SUNFL    : HW_RCR_SUNFL_WIDTH;
                             7955 ; 156  |        int SOVFL    : HW_RCR_SOVFL_WIDTH;
                             7956 ; 157  |    } B;
                             7957 ; 158  |
                             7958 ; 159  |    int I;
                             7959 ; 160  |    unsigned int U;
                             7960 ; 161  |
                             7961 ; 162  |} rcr_type;
                             7962 ; 163  |#define HW_RCR     (*(volatile rcr_type _X*) (0xFA01))
                             7963 ; 164  |
                             7964 ; 165  |
                             7965 ; 166  |/////////////////////////////////////////////////////////////////////////////////
                             7966 ; 167  |//  DCLK Count Lower register (HW_DCLKCNTL) Bit Positions
                             7967 ; 168  |#define HW_DCLKCNTL_LOW_BITPOS 0
                             7968 ; 169  |
                             7969 ; 170  |#define HW_DCLKCNTL_LOW_WIDTH (24)        
                             7970 ; 171  |
                             7971 ; 172  |#define HW_DCLKCNTL_LOW_SETMASK (((1<<HW_DCLKCNTL_LOW_WIDTH)-1)<<HW_DCLKCNTL_LOW_BITPOS) 
                             7972 ; 173  |#define HW_DCLKCNTL_LOW_CLRMASK ~(WORD)HW_DCLKCNTL_LOW_SETMASK
                             7973 ; 174  |typedef union               
                             7974 ; 175  |{
                             7975 ; 176  |    struct
                             7976 ; 177  |   {
                             7977 ; 178  |        int LOW;
                             7978 ; 179  |    } B;
                             7979 ; 180  |
                             7980 ; 181  |    int I;
                             7981 ; 182  |    unsigned int U;
                             7982 ; 183  |
                             7983 ; 184  |} dclkcntl_type;
                             7984 ; 185  |#define HW_DCLKCNTL (*(volatile dclkcntl_type _X*) (0xFFEA))
                             7985 ; 186  |
                             7986 ; 187  |/////////////////////////////////////////////////////////////////////////////////
                             7987 ; 188  |//  DCLK Count UPPER register (HW_DCLKCNTU) Bit Positions
                             7988 ; 189  |#define HW_DCLKCNTU_HIGH_BITPOS 0
                             7989 ; 190  |
                             7990 ; 191  |#define HW_DCLKCNTU_HIGH_WIDTH (24)        
                             7991 ; 192  |
                             7992 ; 193  |#define HW_DCLKCNTU_HIGH_SETMASK (((1<<HW_DCLKCNTU_HIGH_WIDTH)-1)<<HW_DCLKCNTU_HIGH_BITPOS) 
                             7993 ; 194  |#define HW_DCLKCNTU_HIGH_CLRMASK ~(WORD)HW_DCLKCNTU_HIGH_SETMASK
                             7994 ; 195  |typedef union               
                             7995 ; 196  |{
                             7996 ; 197  |    struct
                             7997 ; 198  |   {
                             7998 ; 199  |        int HIGH;
                             7999 ; 200  |    } B;
                             8000 ; 201  |
                             8001 ; 202  |    int I;
                             8002 ; 203  |    unsigned int U;
                             8003 ; 204  |
                             8004 ; 205  |} dclkcntu_type;
                             8005 ; 206  |#define HW_DCLKCNTU (*(volatile dclkcntu_type _X*) (0xFFEB))
                             8006 ; 207  |
                             8007 ; 208  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *******************************
                             8008 ; 209  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code without needing 
                             8009 ; 210  |// to update the actual files. Only the defines needed to build SDK2.400 were added. 
                             8010 ; 211  |
                             8011 ; 212  |// Clock count register (lower)
                             8012 ; 213  |#define HW_CLK_CNT_L 0x00FFEA         
                             8013 ; 214  |// Clock count register (upper)
                             8014 ; 215  |#define HW_CLK_CNT_U 0x00FFEB         
                             8015 ; 216  |// Cycle steal count register
                             8016 ; 217  |#define HW_CYC_STEAL 0x00FFEC         
                             8017 ; 218  |
                             8018 ; 219  |#endif
                             8019 ; 220  |
                             8020 ; 221  |
                             8021 
                             8023 
                             8024 ; 18   |#include "regscore.h"
                             8025 
                             8027 
                             8028 ; 1    |#if !(defined(__REGS_STATUS_INC))
                             8029 ; 2    |#define __REGS_STATUS_INC 1
                             8030 ; 3    |
                             8031 ; 4    |
                             8032 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             8033 ; 6    |//  OMR Register (HW_OMR) Bit Positions
                             8034 ; 7    |#define HW_OMR_MA_BITPOS 0
                             8035 ; 8    |#define HW_OMR_MB_BITPOS 1
                             8036 ; 9    |#define HW_OMR_DE_BITPOS 2
                             8037 ; 10   |#define HW_OMR_YE_BITPOS 3
                             8038 ; 11   |#define HW_OMR_MC_BITPOS 4
                             8039 ; 12   |#define HW_OMR_SD_BITPOS 6
                             8040 ; 13   |
                             8041 ; 14   |#define HW_OMR_MA_SETMASK 1<<HW_OMR_MA_BITPOS
                             8042 ; 15   |#define HW_OMR_MB_SETMASK 1<<HW_OMR_MB_BITPOS
                             8043 ; 16   |#define HW_OMR_DE_SETMASK 1<<HW_OMR_DE_BITPOS
                             8044 ; 17   |#define HW_OMR_YE_SETMASK 1<<HW_OMR_YE_BITPOS
                             8045 ; 18   |#define HW_OMR_MC_SETMASK 1<<HW_OMR_MC_BITPOS
                             8046 ; 19   |#define HW_OMR_SD_SETMASK 1<<HW_OMR_SD_BITPOS
                             8047 ; 20   |
                             8048 ; 21   |#define HW_OMR_MA_CLRMASK ~(WORD)HW_OMR_MA_SETMASK
                             8049 ; 22   |#define HW_OMR_MB_CLRMASK ~(WORD)HW_OMR_MB_SETMASK
                             8050 ; 23   |#define HW_OMR_DE_CLRMASK ~(WORD)HW_OMR_DE_SETMASK
                             8051 ; 24   |#define HW_OMR_YE_CLRMASK ~(WORD)HW_OMR_YE_SETMASK
                             8052 ; 25   |#define HW_OMR_MC_CLRMASK ~(WORD)HW_OMR_MC_SETMASK
                             8053 ; 26   |#define HW_OMR_SD_CLRMASK ~(WORD)HW_OMR_SD_SETMASK
                             8054 ; 27   |
                             8055 ; 28   |
                             8056 ; 29   |/////////////////////////////////////////////////////////////////////////////////
                             8057 ; 30   |//  Status Register (HW_SR) Bit Positions
                             8058 ; 31   |#define HW_SR_C_BITPOS 0
                             8059 ; 32   |#define HW_SR_O_BITPOS 1
                             8060 ; 33   |#define HW_SR_Z_BITPOS 2
                             8061 ; 34   |#define HW_SR_N_BITPOS 3
                             8062 ; 35   |#define HW_SR_U_BITPOS 4
                             8063 ; 36   |#define HW_SR_E_BITPOS 5
                             8064 ; 37   |#define HW_SR_L_BITPOS 6
                             8065 ; 38   |#define HW_SR_IM_BITPOS 8
                             8066 ; 39   |#define HW_SR_IM0_BITPOS 8
                             8067 ; 40   |#define HW_SR_IM1_BITPOS 9
                             8068 ; 41   |#define HW_SR_SM_BITPOS 10
                             8069 ; 42   |#define HW_SR_SM0_BITPOS 10
                             8070 ; 43   |#define HW_SR_SM1_BITPOS 11
                             8071 ; 44   |#define HW_SR_TM_BITPOS 13
                             8072 ; 45   |#define HW_SR_DP_BITPOS 14
                             8073 ; 46   |#define HW_SR_LOOP_BITPOS 15
                             8074 ; 47   |
                             8075 ; 48   |#define HW_SR_C_SETMASK 1<<HW_SR_C_BITPOS
                             8076 ; 49   |#define HW_SR_O_SETMASK 1<<HW_SR_O_BITPOS
                             8077 ; 50   |#define HW_SR_Z_SETMASK 1<<HW_SR_Z_BITPOS
                             8078 ; 51   |#define HW_SR_N_SETMASK 1<<HW_SR_N_BITPOS
                             8079 ; 52   |#define HW_SR_U_SETMASK 1<<HW_SR_U_BITPOS
                             8080 ; 53   |#define HW_SR_E_SETMASK 1<<HW_SR_E_BITPOS
                             8081 ; 54   |#define HW_SR_L_SETMASK 1<<HW_SR_L_BITPOS
                             8082 ; 55   |#define HW_SR_IM_SETMASK 3<<HW_SR_IM_BITPOS
                             8083 ; 56   |#define HW_SR_IM0_SETMASK 1<<HW_SR_IM0_BITPOS
                             8084 ; 57   |#define HW_SR_IM1_SETMASK 1<<HW_SR_IM1_BITPOS
                             8085 ; 58   |#define HW_SR_IM_L0_SETMASK 0<<HW_SR_IM_BITPOS
                             8086 ; 59   |#define HW_SR_IM_L1_SETMASK 1<<HW_SR_IM_BITPOS
                             8087 ; 60   |#define HW_SR_IM_L2_SETMASK 2<<HW_SR_IM_BITPOS
                             8088 ; 61   |#define HW_SR_IM_L3_SETMASK 3<<HW_SR_IM_BITPOS
                             8089 ; 62   |#define HW_SR_SM_SETMASK 3<<HW_SR_SM_BITPOS
                             8090 ; 63   |#define HW_SR_SM0_SETMASK 1<<HW_SR_SM0_BITPOS
                             8091 ; 64   |#define HW_SR_SM1_SETMASK 1<<HW_SR_SM1_BITPOS
                             8092 ; 65   |#define HW_SR_TM_SETMASK 1<<HW_SR_TM_BITPOS
                             8093 ; 66   |#define HW_SR_DP_SETMASK 1<<HW_SR_DP_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  33

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8094 ; 67   |#define HW_SR_LOOP_SETMASK 1<<HW_SR_LOOP_BITPOS
                             8095 ; 68   |
                             8096 ; 69   |#define HW_SR_C_CLRMASK ~(WORD)HW_SR_C_SETMASK
                             8097 ; 70   |#define HW_SR_O_CLRMASK ~(WORD)HW_SR_O_SETMASK
                             8098 ; 71   |#define HW_SR_Z_CLRMASK ~(WORD)HW_SR_Z_SETMASK
                             8099 ; 72   |#define HW_SR_N_CLRMASK ~(WORD)HW_SR_N_SETMASK
                             8100 ; 73   |#define HW_SR_U_CLRMASK ~(WORD)HW_SR_U_SETMASK
                             8101 ; 74   |#define HW_SR_E_CLRMASK ~(WORD)HW_SR_E_SETMASK
                             8102 ; 75   |#define HW_SR_L_CLRMASK ~(WORD)HW_SR_L_SETMASK
                             8103 ; 76   |#define HW_SR_IM_CLRMASK (0x00FFFF)&(~(WORD)HW_SR_IM_SETMASK)
                             8104 ; 77   |#define HW_SR_IM0_CLRMASK ~(WORD)HW_SR_IM0_SETMASK
                             8105 ; 78   |#define HW_SR_IM1_CLRMASK ~(WORD)HW_SR_IM1_SETMASK
                             8106 ; 79   |#define HW_SR_SM_CLRMASK ~(WORD)HW_SR_SM_SETMASK
                             8107 ; 80   |#define HW_SR_SM0_CLRMASK ~(WORD)HW_SR_SM0_SETMASK
                             8108 ; 81   |#define HW_SR_SM1_CLRMASK ~(WORD)HW_SR_SM1_SETMASK
                             8109 ; 82   |#define HW_SR_TM_CLRMASK ~(WORD)HW_SR_TM_SETMASK
                             8110 ; 83   |#define HW_SR_DP_CLRMASK ~(WORD)HW_SR_DP_SETMASK
                             8111 ; 84   |#define HW_SR_LOOP_CLRMASK ~(WORD)HW_SR_LOOP_SETMASK
                             8112 ; 85   |
                             8113 ; 86   |/////////////////////////////////////////////////////////////////////////////////
                             8114 ; 87   |//  RAM/ROM Config Register Bit Positions
                             8115 ; 88   |#define HW_RAM_ROM_CFG_ROM_IMAGE_EN_BITPOS 18
                             8116 ; 89   |#define HW_RAM_ROM_CFG_ROM_CLK_EN_BITPOS 19
                             8117 ; 90   |#define HW_RAM_ROM_CFG_PXRAM_CLK_EN_BITPOS 20
                             8118 ; 91   |#define HW_RAM_ROM_CFG_PYRAM_CLK_EN_BITPOS 21
                             8119 ; 92   |#endif
                             8120 ; 93   |
                             8121 ; 94   |
                             8122 
                             8124 
                             8125 ; 19   |#include "regscodec.h"
                             8126 
                             8128 
                             8129 ; 1    |#if !(defined(regscodecinc))
                             8130 ; 2    |#define regscodecinc 1
                             8131 ; 3    |
                             8132 ; 4    |
                             8133 ; 5    |
                             8134 ; 6    |#include "types.h"
                             8135 
                             8137 
                             8138 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             8139 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             8140 ; 3    |//
                             8141 ; 4    |// Filename: types.h
                             8142 ; 5    |// Description: Standard data types
                             8143 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             8144 ; 7    |
                             8145 ; 8    |#ifndef _TYPES_H
                             8146 ; 9    |#define _TYPES_H
                             8147 ; 10   |
                             8148 ; 11   |// TODO:  move this outta here!
                             8149 ; 12   |#if !defined(NOERROR)
                             8150 ; 13   |#define NOERROR 0
                             8151 ; 14   |#define SUCCESS 0
                             8152 ; 15   |#endif 
                             8153 ; 16   |#if !defined(SUCCESS)
                             8154 ; 17   |#define SUCCESS  0
                             8155 ; 18   |#endif
                             8156 ; 19   |#if !defined(ERROR)
                             8157 ; 20   |#define ERROR   -1
                             8158 ; 21   |#endif
                             8159 ; 22   |#if !defined(FALSE)
                             8160 ; 23   |#define FALSE 0
                             8161 ; 24   |#endif
                             8162 ; 25   |#if !defined(TRUE)
                             8163 ; 26   |#define TRUE  1
                             8164 ; 27   |#endif
                             8165 ; 28   |
                             8166 ; 29   |#if !defined(NULL)
                             8167 ; 30   |#define NULL 0
                             8168 ; 31   |#endif
                             8169 ; 32   |
                             8170 ; 33   |#define MAX_INT     0x7FFFFF
                             8171 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             8172 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             8173 ; 36   |#define MAX_ULONG   (-1) 
                             8174 ; 37   |
                             8175 ; 38   |#define WORD_SIZE   24              // word size in bits
                             8176 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             8177 ; 40   |
                             8178 ; 41   |
                             8179 ; 42   |#define BYTE    unsigned char       // btVarName
                             8180 ; 43   |#define CHAR    signed char         // cVarName
                             8181 ; 44   |#define USHORT  unsigned short      // usVarName
                             8182 ; 45   |#define SHORT   unsigned short      // sVarName
                             8183 ; 46   |#define WORD    unsigned int        // wVarName
                             8184 ; 47   |#define INT     signed int          // iVarName
                             8185 ; 48   |#define DWORD   unsigned long       // dwVarName
                             8186 ; 49   |#define LONG    signed long         // lVarName
                             8187 ; 50   |#define BOOL    unsigned int        // bVarName
                             8188 ; 51   |#define FRACT   _fract              // frVarName
                             8189 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             8190 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             8191 ; 54   |#define FLOAT   float               // fVarName
                             8192 ; 55   |#define DBL     double              // dVarName
                             8193 ; 56   |#define ENUM    enum                // eVarName
                             8194 ; 57   |#define CMX     _complex            // cmxVarName
                             8195 ; 58   |typedef WORD UCS3;                   // 
                             8196 ; 59   |
                             8197 ; 60   |#define UINT16  unsigned short
                             8198 ; 61   |#define UINT8   unsigned char   
                             8199 ; 62   |#define UINT32  unsigned long
                             8200 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             8201 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             8202 ; 65   |#define WCHAR   UINT16
                             8203 ; 66   |
                             8204 ; 67   |//UINT128 is 16 bytes or 6 words
                             8205 ; 68   |typedef struct UINT128_3500 {   
                             8206 ; 69   |    int val[6];     
                             8207 ; 70   |} UINT128_3500;
                             8208 ; 71   |
                             8209 ; 72   |#define UINT128   UINT128_3500
                             8210 ; 73   |
                             8211 ; 74   |// Little endian word packed byte strings:   
                             8212 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8213 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8214 ; 77   |// Little endian word packed byte strings:   
                             8215 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8216 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8217 ; 80   |
                             8218 ; 81   |// Declare Memory Spaces To Use When Coding
                             8219 ; 82   |// A. Sector Buffers
                             8220 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             8221 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             8222 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             8223 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             8224 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             8225 ; 88   |// B. Media DDI Memory
                             8226 ; 89   |#define MEDIA_DDI_MEM _Y
                             8227 ; 90   |
                             8228 ; 91   |
                             8229 ; 92   |
                             8230 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             8231 ; 94   |// Examples of circular pointers:
                             8232 ; 95   |//    INT CIRC cpiVarName
                             8233 ; 96   |//    DWORD CIRC cpdwVarName
                             8234 ; 97   |
                             8235 ; 98   |#define RETCODE INT                 // rcVarName
                             8236 ; 99   |
                             8237 ; 100  |// generic bitfield structure
                             8238 ; 101  |struct Bitfield {
                             8239 ; 102  |    unsigned int B0  :1;
                             8240 ; 103  |    unsigned int B1  :1;
                             8241 ; 104  |    unsigned int B2  :1;
                             8242 ; 105  |    unsigned int B3  :1;
                             8243 ; 106  |    unsigned int B4  :1;
                             8244 ; 107  |    unsigned int B5  :1;
                             8245 ; 108  |    unsigned int B6  :1;
                             8246 ; 109  |    unsigned int B7  :1;
                             8247 ; 110  |    unsigned int B8  :1;
                             8248 ; 111  |    unsigned int B9  :1;
                             8249 ; 112  |    unsigned int B10 :1;
                             8250 ; 113  |    unsigned int B11 :1;
                             8251 ; 114  |    unsigned int B12 :1;
                             8252 ; 115  |    unsigned int B13 :1;
                             8253 ; 116  |    unsigned int B14 :1;
                             8254 ; 117  |    unsigned int B15 :1;
                             8255 ; 118  |    unsigned int B16 :1;
                             8256 ; 119  |    unsigned int B17 :1;
                             8257 ; 120  |    unsigned int B18 :1;
                             8258 ; 121  |    unsigned int B19 :1;
                             8259 ; 122  |    unsigned int B20 :1;
                             8260 ; 123  |    unsigned int B21 :1;
                             8261 ; 124  |    unsigned int B22 :1;
                             8262 ; 125  |    unsigned int B23 :1;
                             8263 ; 126  |};
                             8264 ; 127  |
                             8265 ; 128  |union BitInt {
                             8266 ; 129  |        struct Bitfield B;
                             8267 ; 130  |        int        I;
                             8268 ; 131  |};
                             8269 ; 132  |
                             8270 ; 133  |#define MAX_MSG_LENGTH 10
                             8271 ; 134  |struct CMessage
                             8272 ; 135  |{
                             8273 ; 136  |        unsigned int m_uLength;
                             8274 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             8275 ; 138  |};
                             8276 ; 139  |
                             8277 ; 140  |typedef struct {
                             8278 ; 141  |    WORD m_wLength;
                             8279 ; 142  |    WORD m_wMessage;
                             8280 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             8281 ; 144  |} Message;
                             8282 ; 145  |
                             8283 ; 146  |struct MessageQueueDescriptor
                             8284 ; 147  |{
                             8285 ; 148  |        int *m_pBase;
                             8286 ; 149  |        int m_iModulo;
                             8287 ; 150  |        int m_iSize;
                             8288 ; 151  |        int *m_pHead;
                             8289 ; 152  |        int *m_pTail;
                             8290 ; 153  |};
                             8291 ; 154  |
                             8292 ; 155  |struct ModuleEntry
                             8293 ; 156  |{
                             8294 ; 157  |    int m_iSignaledEventMask;
                             8295 ; 158  |    int m_iWaitEventMask;
                             8296 ; 159  |    int m_iResourceOfCode;
                             8297 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             8298 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                             8299 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             8300 ; 163  |    int m_uTimeOutHigh;
                             8301 ; 164  |    int m_uTimeOutLow;
                             8302 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             8303 ; 166  |};
                             8304 ; 167  |
                             8305 ; 168  |union WaitMask{
                             8306 ; 169  |    struct B{
                             8307 ; 170  |        unsigned int m_bNone     :1;
                             8308 ; 171  |        unsigned int m_bMessage  :1;
                             8309 ; 172  |        unsigned int m_bTimer    :1;
                             8310 ; 173  |        unsigned int m_bButton   :1;
                             8311 ; 174  |    } B;
                             8312 ; 175  |    int I;
                             8313 ; 176  |} ;
                             8314 ; 177  |
                             8315 ; 178  |
                             8316 ; 179  |struct Button {
                             8317 ; 180  |        WORD wButtonEvent;
                             8318 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             8319 ; 182  |};
                             8320 ; 183  |
                             8321 ; 184  |struct Message {
                             8322 ; 185  |        WORD wMsgLength;
                             8323 ; 186  |        WORD wMsgCommand;
                             8324 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             8325 ; 188  |};
                             8326 ; 189  |
                             8327 ; 190  |union EventTypes {
                             8328 ; 191  |        struct CMessage msg;
                             8329 ; 192  |        struct Button Button ;
                             8330 ; 193  |        struct Message Message;
                             8331 ; 194  |};
                             8332 ; 195  |
                             8333 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             8334 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             8335 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             8336 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             8337 ; 200  |
                             8338 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             8339 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             8340 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             8341 ; 204  |
                             8342 ; 205  |#if DEBUG
                             8343 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             8344 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             8345 ; 208  |#else 
                             8346 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                             8347 ; 210  |#define DebugBuildAssert(x)    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  34

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8348 ; 211  |#endif
                             8349 ; 212  |
                             8350 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             8351 ; 214  |//  #pragma asm
                             8352 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             8353 ; 216  |//  #pragma endasm
                             8354 ; 217  |
                             8355 ; 218  |
                             8356 ; 219  |#ifdef COLOR_262K
                             8357 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                             8358 ; 221  |#elif defined(COLOR_65K)
                             8359 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                             8360 ; 223  |#else
                             8361 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                             8362 ; 225  |#endif
                             8363 ; 226  |    
                             8364 ; 227  |#endif // #ifndef _TYPES_H
                             8365 
                             8367 
                             8368 ; 7    |
                             8369 ; 8    |
                             8370 ; 9    |
                             8371 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8372 ; 11   |
                             8373 ; 12   |//   SYSTEM STMP Registers 
                             8374 ; 13   |//      Last Edited 7.17.2003 M. Henson
                             8375 ; 14   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8376 ; 15   |
                             8377 ; 16   |#define HW_CODEC_BASEADDR (0xFA00)
                             8378 ; 17   |
                             8379 ; 18   |
                             8380 ; 19   |
                             8381 ; 20   |
                             8382 ; 21   |
                             8383 ; 22   |
                             8384 ; 23   |/////////////////////////////////////////////////////////////////////////////////
                             8385 ; 24   |//   Headphone Control Register (HW_HPCTRL) Bit Definitions
                             8386 ; 25   |#define HW_HPCTRL_TESTIALL_BITPOS 0
                             8387 ; 26   |#define HW_HPCTRL_TESTI1_BITPOS 2
                             8388 ; 27   |#define HW_HPCTRL_POP0_BITPOS 4
                             8389 ; 28   |#define HW_HPCTRL_POP1_BITPOS 5
                             8390 ; 29   |#define HW_HPCTRL_POP2_BITPOS 6
                             8391 ; 30   |#define HW_HPCTRL_RSVD0_BITPOS 7
                             8392 ; 31   |#define HW_HPCTRL_HPPWD_BITPOS 8
                             8393 ; 32   |#define HW_HPCTRL_HPCLASSAB_BITPOS 9
                             8394 ; 33   |#define HW_HPCTRL_CAPLESS_BITPOS 10
                             8395 ; 34   |#define HW_HPCTRL_RSRVD1_BITPOS 11
                             8396 ; 35   |#define HW_HPCTRL_SHORTMODE_LR_BITPOS 12
                             8397 ; 36   |#define HW_HPCTRL_SHORTMODE_CM_BITPOS 14
                             8398 ; 37   |#define HW_HPCTRL_SHORT_LVLADJ_BITPOS 16
                             8399 ; 38   |#define HW_HPCTRL_RSRVD2_BITPOS 19
                             8400 ; 39   |#define HW_HPCTRL_CHOP_CLK_BITPOS 20
                             8401 ; 40   |#define HW_HPCTRL_SHORT_LR_BITPOS 22
                             8402 ; 41   |#define HW_HPCTRL_SHORT_CM_BITPOS 23
                             8403 ; 42   |
                             8404 ; 43   |#define HW_HPCTRL_TESTIALL_WIDTH 2
                             8405 ; 44   |#define HW_HPCTRL_TESTI1_WIDTH 2
                             8406 ; 45   |#define HW_HPCTRL_POP0_WIDTH 1
                             8407 ; 46   |#define HW_HPCTRL_POP1_WIDTH 1
                             8408 ; 47   |#define HW_HPCTRL_POP2_WIDTH 1
                             8409 ; 48   |#define HW_HPCTRL_RSVD0_WIDTH 1
                             8410 ; 49   |#define HW_HPCTRL_HPPWD_WIDTH 1
                             8411 ; 50   |#define HW_HPCTRL_HPCLASSAB_WIDTH 1
                             8412 ; 51   |#define HW_HPCTRL_CAPLESS_WIDTH 1
                             8413 ; 52   |#define HW_HPCTRL_RSRVD1_WIDTH 1
                             8414 ; 53   |#define HW_HPCTRL_SHORTMODE_LR_WIDTH 2
                             8415 ; 54   |#define HW_HPCTRL_SHORTMODE_CM_WIDTH 2
                             8416 ; 55   |#define HW_HPCTRL_SHORT_LVLADJ_WIDTH 3
                             8417 ; 56   |#define HW_HPCTRL_RSRVD2_WIDTH 1
                             8418 ; 57   |#define HW_HPCTRL_CHOP_CLK_WIDTH 2
                             8419 ; 58   |#define HW_HPCTRL_SHORT_LR_WIDTH 1
                             8420 ; 59   |#define HW_HPCTRL_SHORT_CM_WIDTH 1
                             8421 ; 60   |
                             8422 ; 61   |#define HW_HPCTRL_POP_SETMASK 0x7<<HW_HPCTRL_POP0_BITPOS
                             8423 ; 62   |#define HW_HPCTRL_POP_CLRMASK ~(WORD)HW_HPCTRL_POP_SETMASK
                             8424 ; 63   |
                             8425 ; 64   |#define HW_HPCTRL_SHORT_LVLADJ_0_25X_SETMASK 0x3<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8426 ; 65   |#define HW_HPCTRL_SHORT_LVLADJ_0_50X_SETMASK 0x2<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8427 ; 66   |#define HW_HPCTRL_SHORT_LVLADJ_0_75X_SETMASK 0x1<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8428 ; 67   |#define HW_HPCTRL_SHORT_LVLADJ_1_00X_SETMASK 0x0<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8429 ; 68   |#define HW_HPCTRL_SHORT_LVLADJ_1_25X_SETMASK 0x4<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8430 ; 69   |#define HW_HPCTRL_SHORT_LVLADJ_1_50X_SETMASK 0x5<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8431 ; 70   |#define HW_HPCTRL_SHORT_LVLADJ_1_75X_SETMASK 0x6<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8432 ; 71   |#define HW_HPCTRL_SHORT_LVLADJ_2_00X_SETMASK 0x7<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8433 ; 72   |
                             8434 ; 73   |#if defined(CAPLESS_HP)
                             8435 ; 74   |#define HP_SHORT_TRIP_POINT HW_HPCTRL_SHORT_LVLADJ_0_75X_SETMASK
                             8436 ; 75   |#else 
                             8437 ; 76   |#define HP_SHORT_TRIP_POINT HW_HPCTRL_SHORT_LVLADJ_1_00X_SETMASK
                             8438 ; 77   |#endif
                             8439 ; 78   |
                             8440 ; 79   |// Headphone control register
                             8441 ; 80   |#define HW_HPCTRL (*(volatile hpctrl_type _X*)(HW_GLUE_BASEADDR+21))
                             8442 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                             8443 ; 82   |//   Headphone Conrol Volume Register (HW_HPCTRL) Bit Definitions
                             8444 ; 83   |typedef union               
                             8445 ; 84   |{
                             8446 ; 85   |    struct {
                             8447 ; 86   |        unsigned TESTIALL :HW_HPCTRL_TESTIALL_WIDTH;
                             8448 ; 87   |        unsigned TESTI1 :HW_HPCTRL_TESTI1_WIDTH;
                             8449 ; 88   |        unsigned POP0 :HW_HPCTRL_POP0_WIDTH; 
                             8450 ; 89   |        unsigned POP1 :HW_HPCTRL_POP1_WIDTH; 
                             8451 ; 90   |        unsigned POP2 :HW_HPCTRL_POP2_WIDTH; 
                             8452 ; 91   |        unsigned RSVD0 :HW_HPCTRL_RSVD0_WIDTH;
                             8453 ; 92   |        unsigned HPPWD :HW_HPCTRL_HPPWD_WIDTH;
                             8454 ; 93   |        unsigned HPCLASSAB :HW_HPCTRL_HPCLASSAB_WIDTH;
                             8455 ; 94   |        unsigned CAPLESS :HW_HPCTRL_CAPLESS_WIDTH; 
                             8456 ; 95   |        unsigned RSRVD1 :HW_HPCTRL_RSRVD1_WIDTH;
                             8457 ; 96   |        unsigned SHORTMODE_LR :HW_HPCTRL_SHORTMODE_LR_WIDTH; 
                             8458 ; 97   |        unsigned SHORTMODE_CM :HW_HPCTRL_SHORTMODE_CM_WIDTH;
                             8459 ; 98   |        unsigned SHORT_LVLADJ :HW_HPCTRL_SHORT_LVLADJ_WIDTH; 
                             8460 ; 99   |        unsigned RSRVD2 :HW_HPCTRL_RSRVD2_WIDTH;
                             8461 ; 100  |        unsigned CHOP_CLK :HW_HPCTRL_CHOP_CLK_WIDTH; 
                             8462 ; 101  |        unsigned SHORT_LR :HW_HPCTRL_SHORT_LR_WIDTH;
                             8463 ; 102  |        unsigned SHORT_CM :HW_HPCTRL_SHORT_CM_WIDTH;
                             8464 ; 103  |    } B;
                             8465 ; 104  |    int I;
                             8466 ; 105  |    unsigned int U;
                             8467 ; 106  |} hpctrl_type;
                             8468 ; 107  |// Headphone control short mode 2 bit values for above short bitfield.
                             8469 ; 108  |#define HW_AUTO_HEADAMP_SHUTDOWN_HOLD_RESET   0
                             8470 ; 109  |#define HW_AUTO_HEADAMP_SHUTDOWN_EN           1 
                             8471 ; 110  |#define HW_AUTO_HEADAMP_SHUTDOWN_DIS          2
                             8472 ; 111  |#define HW_AUTO_HEADAMP_SHUTDOWN_DIRECT       3
                             8473 ; 112  |
                             8474 ; 113  |
                             8475 ; 114  |/////////////////////////////////////////////////////////////////////////////////
                             8476 ; 115  |/////////////////////////////////////////////////////////////////////////////////
                             8477 ; 116  |/////////////////////////////////////////////////////////////////////////////////
                             8478 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                             8479 ; 118  |///////   MIXER REGISTERS ///////////////////////////////////////////////////////
                             8480 ; 119  |/////////////////////////////////////////////////////////////////////////////////
                             8481 ; 120  |/////////////////////////////////////////////////////////////////////////////////
                             8482 ; 121  |/////////////////////////////////////////////////////////////////////////////////
                             8483 ; 122  |
                             8484 ; 123  |
                             8485 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                             8486 ; 125  |//   Codec/Mixer Test Register (HW_MIXTBR) Bit Definitions 
                             8487 ; 126  |#define HW_MIXTBR_INV_USB_CLK_BITPOS 0
                             8488 ; 127  |#define HW_MIXTBR_USB_DFF_BYPASS_BITPOS 1
                             8489 ; 128  |#define HW_MIXTBR_HOLD_GND_BITPOS 2
                             8490 ; 129  |#define HW_MIXTBR_ACKI_BITPOS 3
                             8491 ; 130  |#define HW_MIXTBR_ASD2X_BITPOS 4
                             8492 ; 131  |#define HW_MIXTBR_PCPCU_BITPOS 5
                             8493 ; 132  |#define HW_MIXTBR_PCPCD_BITPOS 6
                             8494 ; 133  |#define HW_MIXTBR_DCKI_BITPOS 7
                             8495 ; 134  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_BITPOS 8
                             8496 ; 135  |#define HW_MIXTBR_PSRN_BITPOS 9
                             8497 ; 136  |#define HW_MIXTBR_FX2_BITPOS 10
                             8498 ; 137  |#define HW_MIXTBR_VCOS_BITPOS 11
                             8499 ; 138  |#define HW_MIXTBR_XBCO_BITPOS 12
                             8500 ; 139  |#define HW_MIXTBR_XBGC_BITPOS 13
                             8501 ; 140  |#define HW_MIXTBR_ADTHD_BITPOS 14
                             8502 ; 141  |#define HW_MIXTBR_MICBIAS_LSBITPOS 15
                             8503 ; 142  |#define HW_MIXTBR_PWDADC_BITPOS 16
                             8504 ; 143  |#define HW_MIXTBR_MICBIAS1_BITPOS 17
                             8505 ; 144  |#define HW_MIXTBR_EZD_BITPOS 18
                             8506 ; 145  |#define HW_MIXTBR_DZCDA_BITPOS 19
                             8507 ; 146  |#define HW_MIXTBR_DZCFM_BITPOS 20
                             8508 ; 147  |#define HW_MIXTBR_DZCLI_BITPOS 21
                             8509 ; 148  |#define HW_MIXTBR_DZCMI_BITPOS 22
                             8510 ; 149  |#define HW_MIXTBR_DZCMA_BITPOS 23
                             8511 ; 150  |
                             8512 ; 151  |#define HW_MIXTBR_INV_USB_CLK_WIDTH (1)
                             8513 ; 152  |#define HW_MIXTBR_USB_DFF_BYPASS_WIDTH (1)
                             8514 ; 153  |#define HW_MIXTBR_HOLD_GND_WIDTH (1)
                             8515 ; 154  |#define HW_MIXTBR_ACKI_WIDTH (1)
                             8516 ; 155  |#define HW_MIXTBR_ASD2X_WIDTH (1)
                             8517 ; 156  |#define HW_MIXTBR_PCPCU_WIDTH (1)
                             8518 ; 157  |#define HW_MIXTBR_PCPCD_WIDTH (1)
                             8519 ; 158  |#define HW_MIXTBR_DCKI_WIDTH (1)
                             8520 ; 159  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_WIDTH (1)
                             8521 ; 160  |#define HW_MIXTBR_PSRN_WIDTH (1)
                             8522 ; 161  |#define HW_MIXTBR_FX2_WIDTH (1)
                             8523 ; 162  |#define HW_MIXTBR_VCOS_WIDTH (1)
                             8524 ; 163  |#define HW_MIXTBR_XBCO_WIDTH (1)
                             8525 ; 164  |#define HW_MIXTBR_XBGC_WIDTH (1)
                             8526 ; 165  |#define HW_MIXTBR_ADTHD_WIDTH (1)
                             8527 ; 166  |#define HW_MIXTBR_MICBIAS_LSWIDTH (1)
                             8528 ; 167  |#define HW_MIXTBR_PWDADC_WIDTH (1)
                             8529 ; 168  |#define HW_MIXTBR_MICBIAS1_WIDTH (1)
                             8530 ; 169  |#define HW_MIXTBR_EZD_WIDTH (1)
                             8531 ; 170  |#define HW_MIXTBR_DZCDA_WIDTH (1)
                             8532 ; 171  |#define HW_MIXTBR_DZCFM_WIDTH (1)
                             8533 ; 172  |#define HW_MIXTBR_DZCLI_WIDTH (1)
                             8534 ; 173  |#define HW_MIXTBR_DZCMI_WIDTH (1)
                             8535 ; 174  |#define HW_MIXTBR_DZCMA_WIDTH (1)
                             8536 ; 175  |
                             8537 ; 176  |
                             8538 ; 177  |#define HW_MIXTBR_INV_USB_CLK_SETMASK 1<<HW_MIXTBR_INV_USB_CLK_BITPOS
                             8539 ; 178  |#define HW_MIXTBR_USB_DFF_BYPASS_SETMASK 1<<HW_MIXTBR_USB_DFF_BYPASS_BITPOS
                             8540 ; 179  |#define HW_MIXTBR_HOLD_GND_SETMASK 1<<HW_MIXTBR_HOLD_GND_BITPOS
                             8541 ; 180  |#define HW_MIXTBR_ACKI_SETMASK 1<<HW_MIXTBR_ACKI_BITPOS
                             8542 ; 181  |#define HW_MIXTBR_ASD2X_SETMASK 1<<HW_MIXTBR_ASD2X_BITPOS
                             8543 ; 182  |#define HW_MIXTBR_PCPCU_SETMASK 1<<HW_MIXTBR_PCPCU_BITPOS
                             8544 ; 183  |#define HW_MIXTBR_PCPCD_SETMASK 1<<HW_MIXTBR_PCPCD_BITPOS
                             8545 ; 184  |#define HW_MIXTBR_DCKI_SETMASK 1<<HW_MIXTBR_DCKI_BITPOS
                             8546 ; 185  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_SETMASK 1<<HW_MIXTBR_MIC_BIAS_OUT_SEL_BITPOS
                             8547 ; 186  |#define HW_MIXTBR_PSRN_SETMASK 1<<HW_MIXTBR_PSRN_BITPOS
                             8548 ; 187  |#define HW_MIXTBR_FX2_SETMASK 1<<HW_MIXTBR_FX2_BITPOS
                             8549 ; 188  |#define HW_MIXTBR_VCOS_SETMASK 1<<HW_MIXTBR_VCOS_BITPOS
                             8550 ; 189  |#define HW_MIXTBR_XBCO_SETMASK 1<<HW_MIXTBR_XBCO_BITPOS
                             8551 ; 190  |#define HW_MIXTBR_XBGC_SETMASK 1<<HW_MIXTBR_XBGC_BITPOS
                             8552 ; 191  |#define HW_MIXTBR_ADTHD_SETMASK 1<<HW_MIXTBR_ADTHD_BITPOS
                             8553 ; 192  |#define HW_MIXTBR_MICBIAS_LSSETMASK 1<<HW_MIXTBR_MICBIAS_LSBITPOS
                             8554 ; 193  |#define HW_MIXTBR_PWDADC_SETMASK 1<<HW_MIXTBR_PWDADC_BITPOS
                             8555 ; 194  |#define HW_MIXTBR_MICBIAS1_SETMASK 1<<HW_MIXTBR_MICBIAS1_BITPOS
                             8556 ; 195  |#define HW_MIXTBR_EZD_SETMASK 1<<HW_MIXTBR_EZD_BITPOS
                             8557 ; 196  |#define HW_MIXTBR_DZCDA_SETMASK 1<<HW_MIXTBR_DZCDA_BITPOS
                             8558 ; 197  |#define HW_MIXTBR_DZCFM_SETMASK 1<<HW_MIXTBR_DZCFM_BITPOS
                             8559 ; 198  |#define HW_MIXTBR_DZCLI_SETMASK 1<<HW_MIXTBR_DZCLI_BITPOS
                             8560 ; 199  |#define HW_MIXTBR_DZCMI_SETMASK 1<<HW_MIXTBR_DZCMI_BITPOS
                             8561 ; 200  |#define HW_MIXTBR_DZCMA_SETMASK 1<<HW_MIXTBR_DZCMA_BITPOS
                             8562 ; 201  |
                             8563 ; 202  |#define HW_MIXTBR_INV_USB_CLK_CLRMASK ~(WORD)HW_MIXTBR_INV_USB_CLK_SETMASK
                             8564 ; 203  |#define HW_MIXTBR_USB_DFF_BYPASS_CLRMASK ~(WORD)HW_MIXTBR_USB_DFF_BYPASS_SETMASK
                             8565 ; 204  |#define HW_MIXTBR_HOLD_GND_CLRMASK ~(WORD)HW_MIXTBR_HOLD_GND_SETMASK
                             8566 ; 205  |#define HW_MIXTBR_ACKI_CLRMASK ~(WORD)HW_MIXTBR_ACKI_SETMASK
                             8567 ; 206  |#define HW_MIXTBR_ASD2X_CLRMASK ~(WORD)HW_MIXTBR_ASD2X_SETMASK
                             8568 ; 207  |#define HW_MIXTBR_PCPCU_CLRMASK ~(WORD)HW_MIXTBR_PCPCU_SETMASK
                             8569 ; 208  |#define HW_MIXTBR_PCPCD_CLRMASK ~(WORD)HW_MIXTBR_PCPCD_SETMASK
                             8570 ; 209  |#define HW_MIXTBR_DCKI_CLRMASK ~(WORD)HW_MIXTBR_DCKI_SETMASK
                             8571 ; 210  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_CLRMASK ~(WORD)HW_MIXTBR_MIC_BIAS_OUT_SEL_SETMASK
                             8572 ; 211  |#define HW_MIXTBR_PSRN_CLRMASK ~(WORD)HW_MIXTBR_PSRN_SETMASK
                             8573 ; 212  |#define HW_MIXTBR_FX2_CLRMASK ~(WORD)HW_MIXTBR_FX2_SETMASK
                             8574 ; 213  |#define HW_MIXTBR_VCOS_CLRMASK ~(WORD)HW_MIXTBR_VCOS_SETMASK
                             8575 ; 214  |#define HW_MIXTBR_XBCO_CLRMASK ~(WORD)HW_MIXTBR_XBCO_SETMASK
                             8576 ; 215  |#define HW_MIXTBR_XBGC_CLRMASK ~(WORD)HW_MIXTBR_XBGC_SETMASK
                             8577 ; 216  |#define HW_MIXTBR_ADTHD_CLRMASK ~(WORD)HW_MIXTBR_ADTHD_SETMASK
                             8578 ; 217  |#define HW_MIXTBR_MICBIAS_LSCLRMASK ~(WORD)HW_MIXTBR_MICBIAS_LSSETMASK
                             8579 ; 218  |#define HW_MIXTBR_PWDADC_CLRMASK ~(WORD)HW_MIXTBR_PWDADC_SETMASK
                             8580 ; 219  |#define HW_MIXTBR_MICBIAS1_CLRMASK ~(WORD)HW_MIXTBR_MICBIAS1_SETMASK
                             8581 ; 220  |#define HW_MIXTBR_EZD_CLRMASK ~(WORD)HW_MIXTBR_EZD_SETMASK
                             8582 ; 221  |#define HW_MIXTBR_DZCDA_CLRMASK ~(WORD)HW_MIXTBR_DZCDA_SETMASK
                             8583 ; 222  |#define HW_MIXTBR_DZCFM_CLRMASK ~(WORD)HW_MIXTBR_DZCFM_SETMASK
                             8584 ; 223  |#define HW_MIXTBR_DZCLI_CLRMASK ~(WORD)HW_MIXTBR_DZCLI_SETMASK
                             8585 ; 224  |#define HW_MIXTBR_DZCMI_CLRMASK ~(WORD)HW_MIXTBR_DZCMI_SETMASK
                             8586 ; 225  |#define HW_MIXTBR_DZCMA_CLRMASK ~(WORD)HW_MIXTBR_DZCMA_SETMASK
                             8587 ; 226  |
                             8588 ; 227  |typedef union               
                             8589 ; 228  |{
                             8590 ; 229  |    struct {
                             8591 ; 230  |        int INV_USB_CLK            : 1;
                             8592 ; 231  |        int USB_DFF_BYPASS         : 1;
                             8593 ; 232  |        int HOLD_GND               : 1;
                             8594 ; 233  |        int ACKI                   : 1;
                             8595 ; 234  |        int ASD2X                  : 1;
                             8596 ; 235  |        int PCPCU                  : 1;
                             8597 ; 236  |        int PCPCD                  : 1;
                             8598 ; 237  |        int DCKI                   : 1;
                             8599 ; 238  |        int MIC_BIAS_OUT_SEL       : 1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  35

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8600 ; 239  |        int PSRN                   : 1;
                             8601 ; 240  |        int FX2                    : 1;
                             8602 ; 241  |        int VCOS                   : 1;
                             8603 ; 242  |        int XBCO                   : 1;
                             8604 ; 243  |        int XBGC                   : 1;
                             8605 ; 244  |        int ADTHD                  : 1;
                             8606 ; 245  |        int MICBIAS_LSBITPOS       : 1;
                             8607 ; 246  |        int PWDADC                 : 1;
                             8608 ; 247  |        int MICBIAS1               : 1;
                             8609 ; 248  |        int EZD                    : 1;
                             8610 ; 249  |        int DZCDA                  : 1;
                             8611 ; 250  |        int DZCFM                  : 1;
                             8612 ; 251  |        int DZCLI                  : 1;
                             8613 ; 252  |        int DZCMI                  : 1;
                             8614 ; 253  |        int DZCMA                  : 1;
                             8615 ; 254  |    } B;
                             8616 ; 255  |    int I;
                             8617 ; 256  |    unsigned int U;
                             8618 ; 257  |} mix_tbr_type;
                             8619 ; 258  |#define HW_MIXTBR      (*(volatile mix_tbr_type _X*) (HW_CODEC_BASEADDR+3))
                             8620 ; 259  |
                             8621 ; 260  |
                             8622 ; 261  |/////////////////////////////////////////////////////////////////////////////////
                             8623 ; 262  |//   Generic Volume Register (HW_MIXMASTERVR) Bit Definitions
                             8624 ; 263  |#define HW_MIXVOLUMER_MR_BITPOS 0
                             8625 ; 264  |#define HW_MIXVOLUMER_ML_BITPOS 8
                             8626 ; 265  |#define HW_MIXVOLUMER_MUTE_BITPOS 15
                             8627 ; 266  |
                             8628 ; 267  |#define HW_MIXVOLUMER_MR_WIDTH (5)
                             8629 ; 268  |#define HW_MIXVOLUMER_ML_WIDTH (5)
                             8630 ; 269  |#define HW_MIXVOLUMER_MUTE_WIDTH 1
                             8631 ; 270  |
                             8632 ; 271  |#define HW_MIXVOLUMER_MR_SETMASK 0x1F<<HW_MIXVOLUMER_MR_BITPOS
                             8633 ; 272  |#define HW_MIXVOLUMER_ML_SETMASK 0x1F<<HW_MIXVOLUMER_ML_BITPOS
                             8634 ; 273  |#define HW_MIXVOLUMER_MUTE_SETMASK 1<<HW_MIXVOLUMER_MUTE_BITPOS
                             8635 ; 274  |
                             8636 ; 275  |#define HW_MIXVOLUMER_MR_CLRMASK ~(WORD)HW_MIXVOLUMER_MR_SETMASK
                             8637 ; 276  |#define HW_MIXVOLUMER_ML_CLRMASK ~(WORD)HW_MIXVOLUMER_ML_SETMASK
                             8638 ; 277  |#define HW_MIXVOLUMER_MUTE_CLRMASK ~(WORD)HW_MIXVOLUMER_MUTE_SETMASK
                             8639 ; 278  |
                             8640 ; 279  |#define HW_MIXVOLUMER_ML_PLUS_12P0_SETMASK 0<<HW_MIXVOLUMER_ML_BITPOS
                             8641 ; 280  |#define HW_MIXVOLUMER_ML_PLUS_10P5_SETMASK 1<<HW_MIXVOLUMER_ML_BITPOS
                             8642 ; 281  |#define HW_MIXVOLUMER_ML_PLUS_09P0_SETMASK 2<<HW_MIXVOLUMER_ML_BITPOS
                             8643 ; 282  |#define HW_MIXVOLUMER_ML_PLUS_07P5_SETMASK 3<<HW_MIXVOLUMER_ML_BITPOS
                             8644 ; 283  |#define HW_MIXVOLUMER_ML_PLUS_06P0_SETMASK 4<<HW_MIXVOLUMER_ML_BITPOS
                             8645 ; 284  |#define HW_MIXVOLUMER_ML_PLUS_04P5_SETMASK 5<<HW_MIXVOLUMER_ML_BITPOS
                             8646 ; 285  |#define HW_MIXVOLUMER_ML_PLUS_03P0_SETMASK 6<<HW_MIXVOLUMER_ML_BITPOS
                             8647 ; 286  |#define HW_MIXVOLUMER_ML_PLUS_01P5_SETMASK 7<<HW_MIXVOLUMER_ML_BITPOS
                             8648 ; 287  |#define HW_MIXVOLUMER_ML_ZERO_SETMASK 8<<HW_MIXVOLUMER_ML_BITPOS
                             8649 ; 288  |#define HW_MIXVOLUMER_ML_MINUS_01P5_SETMASK 9<<HW_MIXVOLUMER_ML_BITPOS
                             8650 ; 289  |#define HW_MIXVOLUMER_ML_MINUS_03P0_SETMASK 10<<HW_MIXVOLUMER_ML_BITPOS
                             8651 ; 290  |#define HW_MIXVOLUMER_ML_MINUS_04P5_SETMASK 11<<HW_MIXVOLUMER_ML_BITPOS
                             8652 ; 291  |#define HW_MIXVOLUMER_ML_MINUS_06P0_SETMASK 12<<HW_MIXVOLUMER_ML_BITPOS
                             8653 ; 292  |#define HW_MIXVOLUMER_ML_MINUS_07P5_SETMASK 13<<HW_MIXVOLUMER_ML_BITPOS
                             8654 ; 293  |#define HW_MIXVOLUMER_ML_MINUS_09P0_SETMASK 14<<HW_MIXVOLUMER_ML_BITPOS
                             8655 ; 294  |#define HW_MIXVOLUMER_ML_MINUS_10P5_SETMASK 15<<HW_MIXVOLUMER_ML_BITPOS
                             8656 ; 295  |#define HW_MIXVOLUMER_ML_MINUS_12P0_SETMASK 16<<HW_MIXVOLUMER_ML_BITPOS
                             8657 ; 296  |#define HW_MIXVOLUMER_ML_MINUS_13P5_SETMASK 17<<HW_MIXVOLUMER_ML_BITPOS
                             8658 ; 297  |#define HW_MIXVOLUMER_ML_MINUS_15P0_SETMASK 18<<HW_MIXVOLUMER_ML_BITPOS
                             8659 ; 298  |#define HW_MIXVOLUMER_ML_MINUS_16P5_SETMASK 19<<HW_MIXVOLUMER_ML_BITPOS
                             8660 ; 299  |#define HW_MIXVOLUMER_ML_MINUS_18P0_SETMASK 20<<HW_MIXVOLUMER_ML_BITPOS
                             8661 ; 300  |#define HW_MIXVOLUMER_ML_MINUS_19P5_SETMASK 21<<HW_MIXVOLUMER_ML_BITPOS
                             8662 ; 301  |#define HW_MIXVOLUMER_ML_MINUS_21P0_SETMASK 22<<HW_MIXVOLUMER_ML_BITPOS
                             8663 ; 302  |#define HW_MIXVOLUMER_ML_MINUS_22P5_SETMASK 23<<HW_MIXVOLUMER_ML_BITPOS
                             8664 ; 303  |#define HW_MIXVOLUMER_ML_MINUS_24P0_SETMASK 24<<HW_MIXVOLUMER_ML_BITPOS
                             8665 ; 304  |#define HW_MIXVOLUMER_ML_MINUS_25P5_SETMASK 25<<HW_MIXVOLUMER_ML_BITPOS
                             8666 ; 305  |#define HW_MIXVOLUMER_ML_MINUS_27P0_SETMASK 26<<HW_MIXVOLUMER_ML_BITPOS
                             8667 ; 306  |#define HW_MIXVOLUMER_ML_MINUS_28P5_SETMASK 27<<HW_MIXVOLUMER_ML_BITPOS
                             8668 ; 307  |#define HW_MIXVOLUMER_ML_MINUS_30P0_SETMASK 28<<HW_MIXVOLUMER_ML_BITPOS
                             8669 ; 308  |#define HW_MIXVOLUMER_ML_MINUS_31P5_SETMASK 29<<HW_MIXVOLUMER_ML_BITPOS
                             8670 ; 309  |#define HW_MIXVOLUMER_ML_MINUS_33P0_SETMASK 30<<HW_MIXVOLUMER_ML_BITPOS
                             8671 ; 310  |#define HW_MIXVOLUMER_ML_MINUS_34P5_SETMASK 31<<HW_MIXVOLUMER_ML_BITPOS
                             8672 ; 311  |
                             8673 ; 312  |#define HW_MIXVOLUMER_MR_PLUS_12P0_SETMASK 0
                             8674 ; 313  |#define HW_MIXVOLUMER_MR_PLUS_10P5_SETMASK 1
                             8675 ; 314  |#define HW_MIXVOLUMER_MR_PLUS_09P0_SETMASK 2
                             8676 ; 315  |#define HW_MIXVOLUMER_MR_PLUS_07P5_SETMASK 3
                             8677 ; 316  |#define HW_MIXVOLUMER_MR_PLUS_06P0_SETMASK 4
                             8678 ; 317  |#define HW_MIXVOLUMER_MR_PLUS_04P5_SETMASK 5
                             8679 ; 318  |#define HW_MIXVOLUMER_MR_PLUS_03P0_SETMASK 6
                             8680 ; 319  |#define HW_MIXVOLUMER_MR_PLUS_01P5_SETMASK 7
                             8681 ; 320  |#define HW_MIXVOLUMER_MR_ZERO_SETMASK 8
                             8682 ; 321  |#define HW_MIXVOLUMER_MR_MINUS_01P5_SETMASK 9
                             8683 ; 322  |#define HW_MIXVOLUMER_MR_MINUS_03P0_SETMASK 10
                             8684 ; 323  |#define HW_MIXVOLUMER_MR_MINUS_04P5_SETMASK 11
                             8685 ; 324  |#define HW_MIXVOLUMER_MR_MINUS_06P0_SETMASK 12
                             8686 ; 325  |#define HW_MIXVOLUMER_MR_MINUS_07P5_SETMASK 13
                             8687 ; 326  |#define HW_MIXVOLUMER_MR_MINUS_09P0_SETMASK 14
                             8688 ; 327  |#define HW_MIXVOLUMER_MR_MINUS_10P5_SETMASK 15
                             8689 ; 328  |#define HW_MIXVOLUMER_MR_MINUS_12P0_SETMASK 16
                             8690 ; 329  |#define HW_MIXVOLUMER_MR_MINUS_13P5_SETMASK 17
                             8691 ; 330  |#define HW_MIXVOLUMER_MR_MINUS_15P0_SETMASK 18
                             8692 ; 331  |#define HW_MIXVOLUMER_MR_MINUS_16P5_SETMASK 19
                             8693 ; 332  |#define HW_MIXVOLUMER_MR_MINUS_18P0_SETMASK 20
                             8694 ; 333  |#define HW_MIXVOLUMER_MR_MINUS_19P5_SETMASK 21
                             8695 ; 334  |#define HW_MIXVOLUMER_MR_MINUS_21P0_SETMASK 22
                             8696 ; 335  |#define HW_MIXVOLUMER_MR_MINUS_22P5_SETMASK 23
                             8697 ; 336  |#define HW_MIXVOLUMER_MR_MINUS_24P0_SETMASK 24
                             8698 ; 337  |#define HW_MIXVOLUMER_MR_MINUS_25P5_SETMASK 25
                             8699 ; 338  |#define HW_MIXVOLUMER_MR_MINUS_27P0_SETMASK 26
                             8700 ; 339  |#define HW_MIXVOLUMER_MR_MINUS_28P5_SETMASK 27
                             8701 ; 340  |#define HW_MIXVOLUMER_MR_MINUS_30P0_SETMASK 28
                             8702 ; 341  |#define HW_MIXVOLUMER_MR_MINUS_31P5_SETMASK 29
                             8703 ; 342  |#define HW_MIXVOLUMER_MR_MINUS_33P0_SETMASK 30
                             8704 ; 343  |#define HW_MIXVOLUMER_MR_MINUS_34P5_SETMASK 31
                             8705 ; 344  |
                             8706 ; 345  |/////////////////////////////////////////////////////////////////////////////////
                             8707 ; 346  |//   Mixer Master Volume Register (HW_MIXMASTERVR) Bit Definitions
                             8708 ; 347  |#define HW_MIXMASTERVR_MR_BITPOS 0
                             8709 ; 348  |#define HW_MIXMASTERVR_ML_BITPOS 8
                             8710 ; 349  |#define HW_MIXMASTERVR_MUTE_BITPOS 15
                             8711 ; 350  |
                             8712 ; 351  |#define HW_MIXMASTERVR_MR_WIDTH (5)
                             8713 ; 352  |#define HW_MIXMASTERVR_ML_WIDTH (5)
                             8714 ; 353  |#define HW_MIXMASTERVR_MUTE_WIDTH (1)
                             8715 ; 354  |
                             8716 ; 355  |#define HW_MIXMASTERVR_MR_SETMASK 0x1F<<HW_MIXMASTERVR_MR_BITPOS
                             8717 ; 356  |#define HW_MIXMASTERVR_ML_SETMASK 0x1F<<HW_MIXMASTERVR_ML_BITPOS
                             8718 ; 357  |#define HW_MIXMASTERVR_MUTE_SETMASK 1<<HW_MIXMASTERVR_MUTE_BITPOS
                             8719 ; 358  |
                             8720 ; 359  |#define HW_MIXMASTERVR_MR_CLRMASK ~(WORD)HW_MIXMASTERVR_MR_SETMASK
                             8721 ; 360  |#define HW_MIXMASTERVR_ML_CLRMASK ~(WORD)HW_MIXMASTERVR_ML_SETMASK
                             8722 ; 361  |#define HW_MIXMASTERVR_MUTE_CLRMASK ~(WORD)HW_MIXMASTERVR_MUTE_SETMASK
                             8723 ; 362  |
                             8724 ; 363  |
                             8725 ; 364  |typedef union               
                             8726 ; 365  |{
                             8727 ; 366  |    struct
                             8728 ; 367  |    {
                             8729 ; 368  |        unsigned MR :5;
                             8730 ; 369  |        int         :3;
                             8731 ; 370  |        unsigned ML :5;
                             8732 ; 371  |        int         :2;
                             8733 ; 372  |        int MUTE    :1;
                             8734 ; 373  |    } B;
                             8735 ; 374  |    int I;
                             8736 ; 375  |    unsigned int U;
                             8737 ; 376  |} mix_mastervr_type;
                             8738 ; 377  |#define HW_MIXMASTERVR (*(volatile mix_mastervr_type _X*) (HW_CODEC_BASEADDR+4))
                             8739 ; 378  |
                             8740 ; 379  |
                             8741 ; 380  |/////////////////////////////////////////////////////////////////////////////////
                             8742 ; 381  |//   Mixer Mic In Volume Register (HW_MIXMICINVR) Bit Definitions
                             8743 ; 382  |#define HW_MIXMICINVR_GN_BITPOS 0
                             8744 ; 383  |#define HW_MIXMICINVR_P20DB_BITPOS 6
                             8745 ; 384  |#define HW_MIXMICINVR_MUTE_BITPOS 15
                             8746 ; 385  |
                             8747 ; 386  |#define HW_MIXMICINVR_GN_WIDTH 5
                             8748 ; 387  |#define HW_MIXMICINVR_RSVD1_WIDTH 1
                             8749 ; 388  |#define HW_MIXMICINVR_P20DB_WIDTH 1
                             8750 ; 389  |#define HW_MIXMICINVR_RSVD2_WIDTH 8
                             8751 ; 390  |#define HW_MIXMICINVR_MUTE_WIDTH 1
                             8752 ; 391  |#define HW_MIXMICINVR_RSVD3_WIDTH 8
                             8753 ; 392  |
                             8754 ; 393  |#define HW_MIXMICINVR_GN_SETMASK 0x1F<<HW_MIXMICINVR_GN_BITPOS
                             8755 ; 394  |#define HW_MIXMICINVR_P20DB_SETMASK 1<<HW_MIXMICINVR_P20DB_BITPOS
                             8756 ; 395  |#define HW_MIXMICINVR_MUTE_SETMASK 1<<HW_MIXMICINVR_MUTE_BITPOS
                             8757 ; 396  |
                             8758 ; 397  |#define HW_MIXMICINVR_GN_CLRMASK ~(WORD)HW_MIXMICINVR_GN_SETMASK
                             8759 ; 398  |#define HW_MIXMICINVR_P20DB_CLRMASK ~(WORD)HW_MIXMICINVR_P20DB_SETMASK
                             8760 ; 399  |#define HW_MIXMICINVR_MUTE_CLRMASK ~(WORD)HW_MIXMICINVR_MUTE_SETMASK
                             8761 ; 400  |
                             8762 ; 401  |#define HW_MIXMICINVR_GN_PLUS_12P0_SETMASK 0
                             8763 ; 402  |#define HW_MIXMICINVR_GN_PLUS_10P5_SETMASK 1
                             8764 ; 403  |#define HW_MIXMICINVR_GN_PLUS_09P0_SETMASK 2
                             8765 ; 404  |#define HW_MIXMICINVR_GN_PLUS_07P5_SETMASK 3
                             8766 ; 405  |#define HW_MIXMICINVR_GN_PLUS_06P0_SETMASK 4
                             8767 ; 406  |#define HW_MIXMICINVR_GN_PLUS_04P5_SETMASK 5
                             8768 ; 407  |#define HW_MIXMICINVR_GN_PLUS_03P0_SETMASK 6
                             8769 ; 408  |#define HW_MIXMICINVR_GN_PLUS_01P5_SETMASK 7
                             8770 ; 409  |#define HW_MIXMICINVR_GN_ZERO_SETMASK 8
                             8771 ; 410  |#define HW_MIXMICINVR_GN_MINUS_01P5_SETMASK 9
                             8772 ; 411  |#define HW_MIXMICINVR_GN_MINUS_03P0_SETMASK 10
                             8773 ; 412  |#define HW_MIXMICINVR_GN_MINUS_04P5_SETMASK 11
                             8774 ; 413  |#define HW_MIXMICINVR_GN_MINUS_06P0_SETMASK 12
                             8775 ; 414  |#define HW_MIXMICINVR_GN_MINUS_07P5_SETMASK 13
                             8776 ; 415  |#define HW_MIXMICINVR_GN_MINUS_09P0_SETMASK 14
                             8777 ; 416  |#define HW_MIXMICINVR_GN_MINUS_10P5_SETMASK 15
                             8778 ; 417  |#define HW_MIXMICINVR_GN_MINUS_12P0_SETMASK 16
                             8779 ; 418  |#define HW_MIXMICINVR_GN_MINUS_13P5_SETMASK 17
                             8780 ; 419  |#define HW_MIXMICINVR_GN_MINUS_15P0_SETMASK 18
                             8781 ; 420  |#define HW_MIXMICINVR_GN_MINUS_16P5_SETMASK 19
                             8782 ; 421  |#define HW_MIXMICINVR_GN_MINUS_18P0_SETMASK 20
                             8783 ; 422  |#define HW_MIXMICINVR_GN_MINUS_19P5_SETMASK 21
                             8784 ; 423  |#define HW_MIXMICINVR_GN_MINUS_21P0_SETMASK 22
                             8785 ; 424  |#define HW_MIXMICINVR_GN_MINUS_22P5_SETMASK 23
                             8786 ; 425  |#define HW_MIXMICINVR_GN_MINUS_24P0_SETMASK 24
                             8787 ; 426  |#define HW_MIXMICINVR_GN_MINUS_25P5_SETMASK 25
                             8788 ; 427  |#define HW_MIXMICINVR_GN_MINUS_27P0_SETMASK 26
                             8789 ; 428  |#define HW_MIXMICINVR_GN_MINUS_28P5_SETMASK 27
                             8790 ; 429  |#define HW_MIXMICINVR_GN_MINUS_30P0_SETMASK 28
                             8791 ; 430  |#define HW_MIXMICINVR_GN_MINUS_31P5_SETMASK 29
                             8792 ; 431  |#define HW_MIXMICINVR_GN_MINUS_33P0_SETMASK 30
                             8793 ; 432  |#define HW_MIXMICINVR_GN_MINUS_34P5_SETMASK 31
                             8794 ; 433  |
                             8795 ; 434  |typedef union               
                             8796 ; 435  |{
                             8797 ; 436  |    struct {
                             8798 ; 437  |        int GN          : HW_MIXMICINVR_GN_WIDTH;
                             8799 ; 438  |        int RSVD1       : HW_MIXMICINVR_RSVD1_WIDTH;
                             8800 ; 439  |        int P20DB       : HW_MIXMICINVR_P20DB_WIDTH;
                             8801 ; 440  |        int RSVD2       : HW_MIXMICINVR_RSVD2_WIDTH;
                             8802 ; 441  |        int MUTE        : HW_MIXMICINVR_MUTE_WIDTH;
                             8803 ; 442  |        int RSVD3       : HW_MIXMICINVR_RSVD3_WIDTH;
                             8804 ; 443  |    } B;
                             8805 ; 444  |    int I;
                             8806 ; 445  |    unsigned int U;
                             8807 ; 446  |} mix_micinvr_type;
                             8808 ; 447  |#define HW_MIXMICINVR (*(volatile mix_micinvr_type _X*) (HW_CODEC_BASEADDR+5))
                             8809 ; 448  |
                             8810 ; 449  |
                             8811 ; 450  |
                             8812 ; 451  |
                             8813 ; 452  |/////////////////////////////////////////////////////////////////////////////////
                             8814 ; 453  |//   Mixer Line1 In Volume Register (HW_MIXLINE1INVR) Bit Definitions
                             8815 ; 454  |#define HW_MIXLINE1INVR_GR_BITPOS 0
                             8816 ; 455  |#define HW_MIXLINE1INVR_GL_BITPOS 8
                             8817 ; 456  |#define HW_MIXLINE1INVR_MUTE_BITPOS 15
                             8818 ; 457  |
                             8819 ; 458  |#define HW_MIXLINE1INVR_GR_WIDTH 5
                             8820 ; 459  |#define HW_MIXLINE1INVR_RSVD1_WIDTH 3
                             8821 ; 460  |#define HW_MIXLINE1INVR_GL_WIDTH 5
                             8822 ; 461  |#define HW_MIXLINE1INVR_RSVD2_WIDTH 2
                             8823 ; 462  |#define HW_MIXLINE1INVR_MUTE_WIDTH 1
                             8824 ; 463  |#define HW_MIXLINE1INVR_RSVD3_WIDTH 8
                             8825 ; 464  |
                             8826 ; 465  |#define HW_MIXLINE1INVR_GR_SETMASK 0x1F<<HW_MIXLINE1INVR_GR_BITPOS
                             8827 ; 466  |#define HW_MIXLINE1INVR_GL_SETMASK 0x1F<<HW_MIXLINE1INVR_GL_BITPOS
                             8828 ; 467  |#define HW_MIXLINE1INVR_MUTE_SETMASK 1<<HW_MIXLINE1INVR_MUTE_BITPOS
                             8829 ; 468  |
                             8830 ; 469  |#define HW_MIXLINE1INVR_GR_CLRMASK ~(WORD)HW_MIXLINE1INVR_GR_SETMASK
                             8831 ; 470  |#define HW_MIXLINE1INVR_GL_CLRMASK ~(WORD)HW_MIXLINE1INVR_GL_SETMASK
                             8832 ; 471  |#define HW_MIXLINE1INVR_MUTE_CLRMASK ~(WORD)HW_MIXLINE1INVR_MUTE_SETMASK
                             8833 ; 472  |
                             8834 ; 473  |typedef union               
                             8835 ; 474  |{
                             8836 ; 475  |    struct {
                             8837 ; 476  |        int GR          : HW_MIXLINE1INVR_GR_WIDTH;
                             8838 ; 477  |        int RSVD1       : HW_MIXLINE1INVR_RSVD1_WIDTH;
                             8839 ; 478  |        int GL          : HW_MIXLINE1INVR_GL_WIDTH;
                             8840 ; 479  |        int RSVD2       : HW_MIXLINE1INVR_RSVD2_WIDTH;
                             8841 ; 480  |        int MUTE        : HW_MIXLINE1INVR_MUTE_WIDTH;
                             8842 ; 481  |        int RSVD3       : HW_MIXLINE1INVR_RSVD3_WIDTH;
                             8843 ; 482  |    } B;
                             8844 ; 483  |    int I;
                             8845 ; 484  |    unsigned int U;
                             8846 ; 485  |} mix_line1invr_type;
                             8847 ; 486  |#define HW_MIXLINE1INVR (*(volatile mix_line1invr_type _X*) (HW_CODEC_BASEADDR+6))
                             8848 ; 487  |
                             8849 ; 488  |
                             8850 ; 489  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  36

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8851 ; 490  |/////////////////////////////////////////////////////////////////////////////////
                             8852 ; 491  |//   Mixer Line2 In Volume Register (HW_MIXLINE2INVR) Bit Definitions
                             8853 ; 492  |#define HW_MIXLINE2INVR_GR_BITPOS 0
                             8854 ; 493  |#define HW_MIXLINE2INVR_GL_BITPOS 8
                             8855 ; 494  |#define HW_MIXLINE2INVR_MUTE_BITPOS 15
                             8856 ; 495  |
                             8857 ; 496  |#define HW_MIXLINE2INVR_GR_WIDTH 5
                             8858 ; 497  |#define HW_MIXLINE2INVR_RSVD1_WIDTH 3
                             8859 ; 498  |#define HW_MIXLINE2INVR_GL_WIDTH 5
                             8860 ; 499  |#define HW_MIXLINE2INVR_RSVD2_WIDTH 2
                             8861 ; 500  |#define HW_MIXLINE2INVR_MUTE_WIDTH 1
                             8862 ; 501  |#define HW_MIXLINE2INVR_RSVD3_WIDTH 8
                             8863 ; 502  |
                             8864 ; 503  |
                             8865 ; 504  |#define HW_MIXLINE2INVR_GR_SETMASK 0x1F<<HW_MIXLINE2INVR_GR_BITPOS
                             8866 ; 505  |#define HW_MIXLINE2INVR_GL_SETMASK 0x1F<<HW_MIXLINE2INVR_GL_BITPOS
                             8867 ; 506  |#define HW_MIXLINE2INVR_MUTE_SETMASK 1<<HW_MIXLINE2INVR_MUTE_BITPOS
                             8868 ; 507  |
                             8869 ; 508  |#define HW_MIXLINE2INVR_GR_CLRMASK ~(WORD)HW_MIXLINE2INVR_GR_SETMASK
                             8870 ; 509  |#define HW_MIXLINE2INVR_GL_CLRMASK ~(WORD)HW_MIXLINE2INVR_GL_SETMASK
                             8871 ; 510  |#define HW_MIXLINE2INVR_MUTE_CLRMASK ~(WORD)HW_MIXLINE2INVR_MUTE_SETMASK
                             8872 ; 511  |
                             8873 ; 512  |typedef union               
                             8874 ; 513  |{
                             8875 ; 514  |    struct {
                             8876 ; 515  |        int GR          : HW_MIXLINE2INVR_GR_WIDTH;
                             8877 ; 516  |        int RSVD1       : HW_MIXLINE2INVR_RSVD1_WIDTH;
                             8878 ; 517  |        int GL          : HW_MIXLINE2INVR_GL_WIDTH;
                             8879 ; 518  |        int RSVD2       : HW_MIXLINE2INVR_RSVD2_WIDTH;
                             8880 ; 519  |        int MUTE        : HW_MIXLINE2INVR_MUTE_WIDTH;
                             8881 ; 520  |        int RSVD3       : HW_MIXLINE2INVR_RSVD3_WIDTH;
                             8882 ; 521  |    } B;
                             8883 ; 522  |    int I;
                             8884 ; 523  |    unsigned int U;
                             8885 ; 524  |} mix_line2invr_type;
                             8886 ; 525  |#define HW_MIXLINE2INVR (*(volatile mix_line2invr_type _X*) (HW_CODEC_BASEADDR+7))
                             8887 ; 526  |
                             8888 ; 527  |
                             8889 ; 528  |
                             8890 ; 529  |/////////////////////////////////////////////////////////////////////////////////
                             8891 ; 530  |//   Mixer DAC In Volume Register (HW_MIXDACINVR) Bit Definitions
                             8892 ; 531  |#define HW_MIXDACINVR_MR_BITPOS 0
                             8893 ; 532  |#define HW_MIXDACINVR_ML_BITPOS 8
                             8894 ; 533  |#define HW_MIXDACINVR_MUTE_BITPOS 15
                             8895 ; 534  |
                             8896 ; 535  |#define HW_MIXDACINVR_MR_WIDTH (5)
                             8897 ; 536  |#define HW_MIXDACINVR_ML_WIDTH (5)
                             8898 ; 537  |#define HW_MIXDACINVR_MUTE_WIDTH (1)
                             8899 ; 538  |
                             8900 ; 539  |#define HW_MIXDACINVR_MR_SETMASK 0x1F<<HW_MIXDACINVR_MR_BITPOS
                             8901 ; 540  |#define HW_MIXDACINVR_ML_SETMASK 0x1F<<HW_MIXDACINVR_ML_BITPOS
                             8902 ; 541  |#define HW_MIXDACINVR_MUTE_SETMASK 1<<HW_MIXDACINVR_MUTE_BITPOS
                             8903 ; 542  |
                             8904 ; 543  |#define HW_MIXDACINVR_MR_CLRMASK ~(WORD)HW_MIXDACINVR_MR_SETMASK
                             8905 ; 544  |#define HW_MIXDACINVR_ML_CLRMASK ~(WORD)HW_MIXDACINVR_ML_SETMASK
                             8906 ; 545  |#define HW_MIXDACINVR_MUTE_CLRMASK ~(WORD)HW_MIXDACINVR_MUTE_SETMASK
                             8907 ; 546  |
                             8908 ; 547  |typedef union               
                             8909 ; 548  |{
                             8910 ; 549  |    struct {
                             8911 ; 550  |        int MR   : HW_MIXDACINVR_MR_WIDTH;
                             8912 ; 551  |        int ML   : HW_MIXDACINVR_ML_WIDTH;
                             8913 ; 552  |        int MUTE : HW_MIXDACINVR_MUTE_WIDTH;
                             8914 ; 553  |    } B;
                             8915 ; 554  |    int I;
                             8916 ; 555  |    unsigned int U;
                             8917 ; 556  |} mix_dacinvr_type;
                             8918 ; 557  |#define HW_MIXDACINVR (*(volatile mix_dacinvr_type _X*) (HW_CODEC_BASEADDR+8))
                             8919 ; 558  |
                             8920 ; 559  |
                             8921 ; 560  |/////////////////////////////////////////////////////////////////////////////////
                             8922 ; 561  |//   Mixer Record Select Register (HW_MIXRECSELR) Bit Definitions
                             8923 ; 562  |#define HW_MIXRECSELR_SR_BITPOS 0
                             8924 ; 563  |#define HW_MIXRECSELR_SL_BITPOS 8
                             8925 ; 564  |#define HW_MIXRECSELR_X_BITPOS 11
                             8926 ; 565  |
                             8927 ; 566  |#define HW_MIXRECSELR_SR_WIDTH 3
                             8928 ; 567  |#define HW_MIXRECSELR_RSVD1_WIDTH 5
                             8929 ; 568  |#define HW_MIXRECSELR_SL_WIDTH 3
                             8930 ; 569  |#define HW_MIXRECSELR_X_WIDTH 1
                             8931 ; 570  |#define HW_MIXRECSELR_RSVD2_WIDTH 12
                             8932 ; 571  |
                             8933 ; 572  |#define HW_MIXRECSELR_SR_SETMASK 7<<HW_MIXRECSELR_SR_BITPOS
                             8934 ; 573  |#define HW_MIXRECSELR_SL_SETMASK 7<<HW_MIXRECSELR_SL_BITPOS
                             8935 ; 574  |#define HW_MIXRECSELR_X_SETMASK 1<<HW_MIXRECSELR_X_BITPOS
                             8936 ; 575  |
                             8937 ; 576  |#define HW_MIXRECSELR_SR_MIC_SETMASK 0<<HW_MIXRECSELR_SR_BITPOS
                             8938 ; 577  |#define HW_MIXRECSELR_SR_LINEIN2_SETMASK 3<<HW_MIXRECSELR_SR_BITPOS
                             8939 ; 578  |#define HW_MIXRECSELR_SR_LINEIN1_SETMASK 4<<HW_MIXRECSELR_SR_BITPOS
                             8940 ; 579  |#define HW_MIXRECSELR_SR_MIX_SETMASK 5<<HW_MIXRECSELR_SR_BITPOS
                             8941 ; 580  |
                             8942 ; 581  |#define HW_MIXRECSELR_SL_MIC_SETMASK 0<<HW_MIXRECSELR_SL_BITPOS
                             8943 ; 582  |#define HW_MIXRECSELR_SL_LINEIN2_SETMASK 3<<HW_MIXRECSELR_SL_BITPOS
                             8944 ; 583  |#define HW_MIXRECSELR_SL_LINEIN1_SETMASK 4<<HW_MIXRECSELR_SL_BITPOS
                             8945 ; 584  |#define HW_MIXRECSELR_SL_MIX_SETMASK 5<<HW_MIXRECSELR_SL_BITPOS
                             8946 ; 585  |
                             8947 ; 586  |#define HW_MIXRECSELR_SR_CLRMASK ~(WORD)HW_MIXRECSELR_SR_SETMASK
                             8948 ; 587  |#define HW_MIXRECSELR_SL_CLRMASK ~(WORD)HW_MIXRECSELR_SL_SETMASK
                             8949 ; 588  |#define HW_MIXRECSELR_SR_SL_CLRMASK ~(WORD)(HW_MIXRECSELR_SR_SETMASK|HW_MIXRECSELR_SL_SETMASK)
                             8950 ; 589  |#define HW_MIXRECSELR_X_CLRMASK ~(WORD)HW_MIXRECSELR_X_SETMASK
                             8951 ; 590  |
                             8952 ; 591  |typedef union               
                             8953 ; 592  |{
                             8954 ; 593  |    struct {
                             8955 ; 594  |        int SR          : HW_MIXRECSELR_SR_WIDTH;
                             8956 ; 595  |        int RSVD1       : HW_MIXRECSELR_RSVD1_WIDTH;
                             8957 ; 596  |        int SL          : HW_MIXRECSELR_SL_WIDTH;
                             8958 ; 597  |        int X           : HW_MIXRECSELR_X_WIDTH;
                             8959 ; 598  |        int RSVD2       : HW_MIXRECSELR_RSVD2_WIDTH;
                             8960 ; 599  |    } B;
                             8961 ; 600  |    int I;
                             8962 ; 601  |    unsigned int U;
                             8963 ; 602  |} mix_recselr_type;
                             8964 ; 603  |#define HW_MIXRECSELR (*(volatile mix_recselr_type _X*) (HW_CODEC_BASEADDR+9))
                             8965 ; 604  |
                             8966 ; 605  |
                             8967 ; 606  |
                             8968 ; 607  |/////////////////////////////////////////////////////////////////////////////////
                             8969 ; 608  |//   Mixer ADC In Gain Register (HW_MIXADCGAINR) Bit Definitions
                             8970 ; 609  |#define HW_MIXADCGAINR_GR_BITPOS 0
                             8971 ; 610  |#define HW_MIXADCGAINR_GL_BITPOS 8
                             8972 ; 611  |#define HW_MIXADCGAINR_MUTE_BITPOS 15
                             8973 ; 612  |
                             8974 ; 613  |#define HW_MIXADCGAINR_GR_WIDTH 4
                             8975 ; 614  |#define HW_MIXADCGAINR_RSVD1_WIDTH 4
                             8976 ; 615  |#define HW_MIXADCGAINR_GL_WIDTH 4
                             8977 ; 616  |#define HW_MIXADCGAINR_RSVD2_WIDTH 3
                             8978 ; 617  |#define HW_MIXADCGAINR_MUTE_WIDTH 1
                             8979 ; 618  |#define HW_MIXADCGAINR_RSVD3_WIDTH 8
                             8980 ; 619  |
                             8981 ; 620  |#define HW_MIXADCGAINR_GR_SETMASK 0x1F<<HW_MIXADCGAINR_GR_BITPOS
                             8982 ; 621  |#define HW_MIXADCGAINR_GL_SETMASK 0x1F<<HW_MIXADCGAINR_GL_BITPOS
                             8983 ; 622  |#define HW_MIXADCGAINR_MUTE_SETMASK 1<<HW_MIXADCGAINR_MUTE_BITPOS
                             8984 ; 623  |
                             8985 ; 624  |#define HW_MIXADCGAINR_GR_CLRMASK ~(WORD)HW_MIXADCGAINR_GR_SETMASK
                             8986 ; 625  |#define HW_MIXADCGAINR_GL_CLRMASK ~(WORD)HW_MIXADCGAINR_GL_SETMASK
                             8987 ; 626  |#define HW_MIXADCGAINR_MUTE_CLRMASK ~(WORD)HW_MIXADCGAINR_MUTE_SETMASK
                             8988 ; 627  |
                             8989 ; 628  |#define HW_MIXADCGAINR_GL_00P0_SETMASK 0<<HW_MIXADCGAINR_GL_BITPOS
                             8990 ; 629  |#define HW_MIXADCGAINR_GL_01P5_SETMASK 1<<HW_MIXADCGAINR_GL_BITPOS
                             8991 ; 630  |#define HW_MIXADCGAINR_GL_03P0_SETMASK 2<<HW_MIXADCGAINR_GL_BITPOS
                             8992 ; 631  |#define HW_MIXADCGAINR_GL_04P5_SETMASK 3<<HW_MIXADCGAINR_GL_BITPOS
                             8993 ; 632  |#define HW_MIXADCGAINR_GL_06P0_SETMASK 4<<HW_MIXADCGAINR_GL_BITPOS
                             8994 ; 633  |#define HW_MIXADCGAINR_GL_07P5_SETMASK 5<<HW_MIXADCGAINR_GL_BITPOS
                             8995 ; 634  |#define HW_MIXADCGAINR_GL_09P0_SETMASK 6<<HW_MIXADCGAINR_GL_BITPOS
                             8996 ; 635  |#define HW_MIXADCGAINR_GL_10P5_SETMASK 7<<HW_MIXADCGAINR_GL_BITPOS
                             8997 ; 636  |#define HW_MIXADCGAINR_GL_12P0_SETMASK 8<<HW_MIXADCGAINR_GL_BITPOS
                             8998 ; 637  |#define HW_MIXADCGAINR_GL_13P5_SETMASK 9<<HW_MIXADCGAINR_GL_BITPOS
                             8999 ; 638  |#define HW_MIXADCGAINR_GL_15P0_SETMASK 10<<HW_MIXADCGAINR_GL_BITPOS
                             9000 ; 639  |#define HW_MIXADCGAINR_GL_16P5_SETMASK 11<<HW_MIXADCGAINR_GL_BITPOS
                             9001 ; 640  |#define HW_MIXADCGAINR_GL_18P0_SETMASK 12<<HW_MIXADCGAINR_GL_BITPOS
                             9002 ; 641  |#define HW_MIXADCGAINR_GL_19P5_SETMASK 13<<HW_MIXADCGAINR_GL_BITPOS
                             9003 ; 642  |#define HW_MIXADCGAINR_GL_21P0_SETMASK 14<<HW_MIXADCGAINR_GL_BITPOS
                             9004 ; 643  |#define HW_MIXADCGAINR_GL_22P5_SETMASK 15<<HW_MIXADCGAINR_GL_BITPOS
                             9005 ; 644  |
                             9006 ; 645  |#define HW_MIXADCGAINR_GR_00P0_SETMASK 0
                             9007 ; 646  |#define HW_MIXADCGAINR_GR_01P5_SETMASK 1
                             9008 ; 647  |#define HW_MIXADCGAINR_GR_03P0_SETMASK 2
                             9009 ; 648  |#define HW_MIXADCGAINR_GR_04P5_SETMASK 3
                             9010 ; 649  |#define HW_MIXADCGAINR_GR_06P0_SETMASK 4
                             9011 ; 650  |#define HW_MIXADCGAINR_GR_07P5_SETMASK 5
                             9012 ; 651  |#define HW_MIXADCGAINR_GR_09P0_SETMASK 6
                             9013 ; 652  |#define HW_MIXADCGAINR_GR_10P5_SETMASK 7
                             9014 ; 653  |#define HW_MIXADCGAINR_GR_12P0_SETMASK 8
                             9015 ; 654  |#define HW_MIXADCGAINR_GR_13P5_SETMASK 9
                             9016 ; 655  |#define HW_MIXADCGAINR_GR_15P0_SETMASK 10
                             9017 ; 656  |#define HW_MIXADCGAINR_GR_16P5_SETMASK 11
                             9018 ; 657  |#define HW_MIXADCGAINR_GR_18P0_SETMASK 12
                             9019 ; 658  |#define HW_MIXADCGAINR_GR_19P5_SETMASK 13
                             9020 ; 659  |#define HW_MIXADCGAINR_GR_21P0_SETMASK 14
                             9021 ; 660  |#define HW_MIXADCGAINR_GR_22P5_SETMASK 15
                             9022 ; 661  |
                             9023 ; 662  |typedef union               
                             9024 ; 663  |{
                             9025 ; 664  |    struct {
                             9026 ; 665  |        int GR          : HW_MIXADCGAINR_GR_WIDTH;
                             9027 ; 666  |        int RSVD1       : HW_MIXADCGAINR_RSVD1_WIDTH;
                             9028 ; 667  |        int GL          : HW_MIXADCGAINR_GL_WIDTH;
                             9029 ; 668  |        int RSVD2       : HW_MIXADCGAINR_RSVD2_WIDTH;
                             9030 ; 669  |        int MUTE        : HW_MIXADCGAINR_MUTE_WIDTH;
                             9031 ; 670  |        int RSVD3       : HW_MIXADCGAINR_RSVD3_WIDTH;
                             9032 ; 671  |    } B;
                             9033 ; 672  |    int I;
                             9034 ; 673  |    unsigned int U;
                             9035 ; 674  |} mix_adcgainr_type;
                             9036 ; 675  |#define HW_MIXADCGAINR (*(volatile mix_adcgainr_type _X*) (HW_CODEC_BASEADDR+10))
                             9037 ; 676  |
                             9038 ; 677  |
                             9039 ; 678  |
                             9040 ; 679  |/////////////////////////////////////////////////////////////////////////////////
                             9041 ; 680  |//   Mixer Power Down Register (HW_MIXPWRDNR) Bit Definitions
                             9042 ; 681  |#define HW_MIXPWRDNR_PR0_BITPOS 9
                             9043 ; 682  |#define HW_MIXPWRDNR_PR1_BITPOS 10
                             9044 ; 683  |#define HW_MIXPWRDNR_PR2_BITPOS 11
                             9045 ; 684  |
                             9046 ; 685  |#define HW_MIXPWRDNR_PR0_WIDTH (1)
                             9047 ; 686  |#define HW_MIXPWRDNR_PR1_WIDTH (1)
                             9048 ; 687  |#define HW_MIXPWRDNR_PR2_WIDTH (1)
                             9049 ; 688  |#define HW_MIXPWRDNR_RSVD_WIDTH (12)
                             9050 ; 689  |
                             9051 ; 690  |#define HW_MIXPWRDNR_PR_SETMASK 7<<HW_MIXPWRDNR_PR0_BITPOS
                             9052 ; 691  |
                             9053 ; 692  |#define HW_MIXPWRDNR_PR_CLRMASK ~(WORD)HW_MIXPWRDNR_PR_SETMASK
                             9054 ; 693  |
                             9055 ; 694  |typedef union               
                             9056 ; 695  |{
                             9057 ; 696  |    struct {
                             9058 ; 697  |                int                     : 9;
                             9059 ; 698  |       int PR0          : HW_MIXPWRDNR_PR0_WIDTH;
                             9060 ; 699  |       int PR1          : HW_MIXPWRDNR_PR1_WIDTH;
                             9061 ; 700  |       int PR2          : HW_MIXPWRDNR_PR2_WIDTH;
                             9062 ; 701  |       int RSVD         : HW_MIXPWRDNR_RSVD_WIDTH;
                             9063 ; 702  |    } B;
                             9064 ; 703  |    int I;
                             9065 ; 704  |    unsigned int U;
                             9066 ; 705  |} mix_pwrdnr_type;
                             9067 ; 706  |#define HW_MIXPWRDNR (*(volatile mix_pwrdnr_type _X*) (HW_CODEC_BASEADDR+11))
                             9068 ; 707  |
                             9069 ; 708  |
                             9070 ; 709  |/////////////////////////////////////////////////////////////////////////////////
                             9071 ; 710  |
                             9072 ; 711  |//  Mixer Test Register (HW_MIX_TEST) Bit Definitions
                             9073 ; 712  |
                             9074 ; 713  |#define HW_MIX_TEST_DAC_CHOP_CLK_WIDTH (2)
                             9075 ; 714  |
                             9076 ; 715  |#define HW_MIX_TEST_RSVD0_WIDTH (2)
                             9077 ; 716  |
                             9078 ; 717  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH (1)
                             9079 ; 718  |
                             9080 ; 719  |#define HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH (1)
                             9081 ; 720  |
                             9082 ; 721  |#define HW_MIX_TEST_RSVD1_WIDTH (2)
                             9083 ; 722  |
                             9084 ; 723  |#define HW_MIX_TEST_TMP_CFG_WIDTH (4)
                             9085 ; 724  |
                             9086 ; 725  |#define HW_MIX_TEST_TMPPWD_WIDTH (1)
                             9087 ; 726  |
                             9088 ; 727  |#define HW_MIX_TEST_RSVD2_WIDTH (11)
                             9089 ; 728  |
                             9090 ; 729  |
                             9091 ; 730  |
                             9092 ; 731  |#define HW_MIX_TEST_DAC_CHOP_CLK_BITPOS (0)
                             9093 ; 732  |
                             9094 ; 733  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_BITPOS (4)
                             9095 ; 734  |
                             9096 ; 735  |#define HW_MIX_TEST_DAC_MORE_AMP_I_BITPOS (5)
                             9097 ; 736  |
                             9098 ; 737  |#define HW_MIX_TEST_TMP_CFG_BITPOS (8)
                             9099 ; 738  |
                             9100 ; 739  |#define HW_MIX_TEST_TMPPWD_BITPOS (12)
                             9101 ; 740  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  37

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9102 ; 741  |
                             9103 ; 742  |
                             9104 ; 743  |#define HW_MIX_TEST_DAC_CHOP_CLK_SETMASK (((1<<HW_MIX_TEST_DAC_CHOP_CLK_WIDTH)-1)<<HW_MIX_TEST_DAC_CHOP_CLK_BITPOS)        
                             9105 ; 744  |
                             9106 ; 745  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_SETMASK (((1<<HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH)-1)<<HW_MIX_TEST_DAC_DISABLE_RTZ_BITPOS)        
                             9107 ; 746  |
                             9108 ; 747  |#define HW_MIX_TEST_DAC_MORE_AMP_I_SETMASK (((1<<HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH)-1)<<HW_MIX_TEST_DAC_MORE_AMP_I_BITPOS) 
                             9109 ; 748  |
                             9110 ; 749  |#define HW_MIX_TEST_TMP_CFG_SETMASK (((1<<HW_MIX_TEST_TMP_CFG_WIDTH)-1)<<HW_MIX_TEST_TMP_CFG_BITPOS) 
                             9111 ; 750  |
                             9112 ; 751  |#define HW_MIX_TEST_TMPPWD_SETMASK (((1<<HW_MIX_TEST_TMPPWD_WIDTH)-1)<<HW_MIX_TEST_TMPPWD_BITPOS) 
                             9113 ; 752  |
                             9114 ; 753  |
                             9115 ; 754  |#define HW_MIX_TEST_DAC_CHOP_CLK_CLRMASK (~(WORD)HW_MIX_TEST_DAC_CHOP_CLK_SETMASK)     
                             9116 ; 755  |
                             9117 ; 756  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_CLRMASK (~(WORD)HW_MIX_TEST_DAC_DISABLE_RTZ_SETMASK)     
                             9118 ; 757  |
                             9119 ; 758  |#define HW_MIX_TEST_DAC_MORE_AMP_I_CLRMASK (~(WORD)HW_MIX_TEST_DAC_MORE_AMP_I_SETMASK) 
                             9120 ; 759  |
                             9121 ; 760  |#define HW_MIX_TEST_TMP_CFG_CLRMASK (~(WORD)HW_MIX_TEST_TMP_CFG_SETMASK) 
                             9122 ; 761  |
                             9123 ; 762  |#define HW_MIX_TEST_TMPPWD_CLRMASK (~(WORD)HW_MIX_TEST_TMPPWD_SETMASK) 
                             9124 ; 763  |
                             9125 ; 764  |
                             9126 ; 765  |typedef union               
                             9127 ; 766  |{
                             9128 ; 767  |    struct {
                             9129 ; 768  |        int DAC_CHOP_CLK                   : HW_MIX_TEST_DAC_CHOP_CLK_WIDTH;
                             9130 ; 769  |        int RSVD0                          : HW_MIX_TEST_RSVD0_WIDTH;
                             9131 ; 770  |        int DAC_DISABLE_RTZ                : HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH;
                             9132 ; 771  |        int DAC_MORE_AMP_I                 : HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH;
                             9133 ; 772  |        int RSVD1                          : HW_MIX_TEST_RSVD1_WIDTH;
                             9134 ; 773  |        int TMP_CFG                        : HW_MIX_TEST_TMP_CFG_WIDTH;
                             9135 ; 774  |        int TMPPWD                         : HW_MIX_TEST_TMPPWD_WIDTH;
                             9136 ; 775  |        int RSVD2                          : HW_MIX_TEST_RSVD2_WIDTH;
                             9137 ; 776  |    } B;
                             9138 ; 777  |    int I;
                             9139 ; 778  |    unsigned int U;
                             9140 ; 779  |} mix_test_type;
                             9141 ; 780  |#define HW_MIX_TEST      (*(volatile mix_test_type _X*) (HW_CODEC_BASEADDR+28))    /* Analog Persistent Config Register */
                             9142 ; 781  |
                             9143 ; 782  |
                             9144 ; 783  |/////////////////////////////////////////////////////////////////////////////////
                             9145 ; 784  |//   Reference Control Register (HW_REF_CTRL) Bit Definitions
                             9146 ; 785  |#define HW_REF_CTRL_DACVBGVAL_BITPOS 0
                             9147 ; 786  |#define HW_REF_CTRL_ADJDAC_BITPOS 4
                             9148 ; 787  |#define HW_REF_CTRL_VAGVAL_BITPOS 5
                             9149 ; 788  |#define HW_REF_CTRL_ADJV_BITPOS 9
                             9150 ; 789  |#define HW_REF_CTRL_ADCREFV_BITPOS 10
                             9151 ; 790  |#define HW_REF_CTRL_ADJADC_BITPOS 14
                             9152 ; 791  |#define HW_REF_CTRL_PWRDWNS_BITPOS 15
                             9153 ; 792  |#define HW_REF_CTRL_BIASC_BITPOS 16
                             9154 ; 793  |#define HW_REF_CTRL_LWREF_BITPOS 18
                             9155 ; 794  |#define HW_REF_CTRL_LOW_PWR_BITPOS 19 
                             9156 ; 795  |
                             9157 ; 796  |#define HW_REF_CTRL_DACVBGVAL_WIDTH (4)
                             9158 ; 797  |#define HW_REF_CTRL_ADJDAC_WIDTH (1)
                             9159 ; 798  |#define HW_REF_CTRL_VAGVAL_WIDTH (4)
                             9160 ; 799  |#define HW_REF_CTRL_ADJV_WIDTH (1)
                             9161 ; 800  |#define HW_REF_CTRL_ADCREFV_WIDTH (4)
                             9162 ; 801  |#define HW_REF_CTRL_ADJADC_WIDTH (1)
                             9163 ; 802  |#define HW_REF_CTRL_PWRDWNS_WIDTH (1)
                             9164 ; 803  |#define HW_REF_CTRL_BIASC_WIDTH (2)
                             9165 ; 804  |#define HW_REF_CTRL_LWREF_WIDTH (1)
                             9166 ; 805  |#define HW_REF_CTRL_LOW_PWR_WIDTH (1) 
                             9167 ; 806  |#define HW_REF_CTRL_RSVD_WIDTH (4)
                             9168 ; 807  |
                             9169 ; 808  |#define HW_REF_CTRL_DACVBGVAL_SETMASK (((1<<HW_REF_CTRL_DACVBGVAL_WIDTH)-1)<<HW_REF_CTRL_DACVBGVAL_BITPOS)
                             9170 ; 809  |#define HW_REF_CTRL_ADJDAC_SETMASK (((1<<HW_REF_CTRL_ADJDAC_WIDTH)-1)<<HW_REF_CTRL_ADJDAC_BITPOS)
                             9171 ; 810  |#define HW_REF_CTRL_VAGVAL_SETMASK (((1<<HW_REF_CTRL_VAGVAL_WIDTH)-1)<<HW_REF_CTRL_VAGVAL_BITPOS)
                             9172 ; 811  |#define HW_REF_CTRL_ADJV_SETMASK (((1<<HW_REF_CTRL_ADJV_WIDTH)-1)<<HW_REF_CTRL_ADJV_BITPOS)
                             9173 ; 812  |#define HW_REF_CTRL_ADCREFV_SETMASK (((1<<HW_REF_CTRL_ADCREFV_WIDTH)-1)<<HW_REF_CTRL_ADCREFV_BITPOS)
                             9174 ; 813  |#define HW_REF_CTRL_ADJADC_SETMASK (((1<<HW_REF_CTRL_ADJADC_WIDTH)-1)<<HW_REF_CTRL_ADJADC_BITPOS)
                             9175 ; 814  |#define HW_REF_CTRL_PWRDWNS_SETMASK (((1<<HW_REF_CTRL_PWRDWNS_WIDTH)-1)<<HW_REF_CTRL_PWRDWNS_BITPOS)
                             9176 ; 815  |#define HW_REF_CTRL_BIASC_SETMASK (((1<<HW_REF_CTRL_BIASC_WIDTH)-1)<<HW_REF_CTRL_BIASC_BITPOS)
                             9177 ; 816  |#define HW_REF_CTRL_LWREF_SETMASK (((1<<HW_REF_CTRL_LWREF_WIDTH)-1)<<HW_REF_CTRL_LWREF_BITPOS)
                             9178 ; 817  |#define HW_REF_CTRL_LOW_PWR_SETMASK (((1<<HW_REF_CTRL_LOW_PWR_WIDTH)-1)<<HW_REF_CTRL_LOW_PWR_BITPOS)
                             9179 ; 818  |
                             9180 ; 819  |#define HW_REF_CTRL_DACVBGVAL_CLRMASK ~(WORD)HW_REF_CTRL_DACVBGVAL_SETMASK
                             9181 ; 820  |#define HW_REF_CTRL_ADJDAC_CLRMASK ~(WORD)HW_REF_CTRL_ADJDAC_SETMASK
                             9182 ; 821  |#define HW_REF_CTRL_VAGVAL_CLRMASK ~(WORD)HW_REF_CTRL_VAGVAL_SETMASK
                             9183 ; 822  |#define HW_REF_CTRL_ADJV_CLRMASK ~(WORD)HW_REF_CTRL_ADJV_SETMASK
                             9184 ; 823  |#define HW_REF_CTRL_ADCREFV_CLRMASK ~(WORD)HW_REF_CTRL_ADCREFV_SETMASK
                             9185 ; 824  |#define HW_REF_CTRL_ADJADC_CLRMASK ~(WORD)HW_REF_CTRL_ADJADC_SETMASK
                             9186 ; 825  |#define HW_REF_CTRL_PWRDWNS_CLRMASK ~(WORD)HW_REF_CTRL_PWRDWNS_SETMASK
                             9187 ; 826  |#define HW_REF_CTRL_BIASC_CLRMASK ~(WORD)HW_REF_CTRL_BIASC_SETMASK
                             9188 ; 827  |#define HW_REF_CTRL_LWREF_CLRMASK ~(WORD)HW_REF_CTRL_LWREF_SETMASK
                             9189 ; 828  |#define HW_REF_CTRL_LOW_PWR_CLRMASK ~(WORD)HW_REF_CTRL_LOW_PWR_SETMASK
                             9190 ; 829  |
                             9191 ; 830  |typedef union               
                             9192 ; 831  |{
                             9193 ; 832  |    struct {
                             9194 ; 833  |        int DACVBGVAL      : HW_REF_CTRL_DACVBGVAL_WIDTH;
                             9195 ; 834  |        int ADJDAC                 : HW_REF_CTRL_ADJDAC_WIDTH;
                             9196 ; 835  |        int VAGVAL                 : HW_REF_CTRL_VAGVAL_WIDTH;
                             9197 ; 836  |        int ADJV                   : HW_REF_CTRL_ADJV_WIDTH;
                             9198 ; 837  |        int ADCREFV       : HW_REF_CTRL_ADCREFV_WIDTH;
                             9199 ; 838  |        int ADJADC                 : HW_REF_CTRL_ADJADC_WIDTH;
                             9200 ; 839  |        int PWRDWNS       : HW_REF_CTRL_PWRDWNS_WIDTH;
                             9201 ; 840  |        int BIASC         : HW_REF_CTRL_BIASC_WIDTH;
                             9202 ; 841  |        int LWREF         : HW_REF_CTRL_LWREF_WIDTH;
                             9203 ; 842  |        int LOW_PWR       : HW_REF_CTRL_LOW_PWR_WIDTH;
                             9204 ; 843  |        int RSVD               : HW_REF_CTRL_RSVD_WIDTH;
                             9205 ; 844  |    } B;
                             9206 ; 845  |    int I;
                             9207 ; 846  |    unsigned int U;
                             9208 ; 847  |} ref_ctrl_type;
                             9209 ; 848  |#define HW_REF_CTRL (*(volatile ref_ctrl_type _X*) (HW_CODEC_BASEADDR+25))
                             9210 ; 849  |
                             9211 ; 850  |
                             9212 ; 851  |
                             9213 ; 852  |/////////////////////////////////////////////////////////////////////////////////
                             9214 ; 853  |/////////////////////////////////////////////////////////////////////////////////
                             9215 ; 854  |/////////////////////////////////////////////////////////////////////////////////
                             9216 ; 855  |//////  DAC Registers
                             9217 ; 856  |/////////////////////////////////////////////////////////////////////////////////
                             9218 ; 857  |/////////////////////////////////////////////////////////////////////////////////
                             9219 ; 858  |/////////////////////////////////////////////////////////////////////////////////
                             9220 ; 859  |#define HW_DAC_BASEADDR 0xF800
                             9221 ; 860  |
                             9222 ; 861  |
                             9223 ; 862  |
                             9224 ; 863  |/////////////////////////////////////////////////////////////////////////////////
                             9225 ; 864  |//  DAC Control Status Register (HW_DACCSR) Bit Definitions
                             9226 ; 865  |#define HW_DACCSR_TXEN_BITPOS 0
                             9227 ; 866  |#define HW_DACCSR_TXIEN_BITPOS 1
                             9228 ; 867  |#define HW_DACCSR_TXI_BITPOS 2
                             9229 ; 868  |#define HW_DACCSR_TXEXC_BITPOS 3
                             9230 ; 869  |#define HW_DACCSR_LPBK_BITPOS 4
                             9231 ; 870  |#define HW_DACCSR_DMASEL_BITPOS 5
                             9232 ; 871  |#define HW_DACCSR_DAC_HIPPOP_EN_BITPOS 7
                             9233 ; 872  |#define HW_DACCSR_LVUP_BITPOS 8
                             9234 ; 873  |#define HW_DACCSR_RVUP_BITPOS 9
                             9235 ; 874  |#define HW_DACCSR_VUP_BITPOS 10
                             9236 ; 875  |#define HW_DACCSR_RSRVD_BITPOS 11
                             9237 ; 876  |#define HW_DACCSR_CLKGT_BITPOS 23
                             9238 ; 877  |
                             9239 ; 878  |#define HW_DACCSR_TXEN_WIDTH (1)
                             9240 ; 879  |#define HW_DACCSR_TXIEN_WIDTH (1)
                             9241 ; 880  |#define HW_DACCSR_TXI_WIDTH (1)
                             9242 ; 881  |#define HW_DACCSR_TXEXC_WIDTH (1)
                             9243 ; 882  |#define HW_DACCSR_LPBK_WIDTH (1)
                             9244 ; 883  |#define HW_DACCSR_DMASEL_WIDTH (2)
                             9245 ; 884  |#define HW_DACCSR_DAC_HIPPOP_EN_WIDTH (1)
                             9246 ; 885  |#define HW_DACCSR_LVUP_WIDTH (1)
                             9247 ; 886  |#define HW_DACCSR_RVUP_WIDTH (1)
                             9248 ; 887  |#define HW_DACCSR_VUP_WIDTH (1)
                             9249 ; 888  |#define HW_DACCSR_RSRVD_WIDTH (12)
                             9250 ; 889  |#define HW_DACCSR_CLKGT_WIDTH (1)
                             9251 ; 890  |
                             9252 ; 891  |#define HW_DACCSR_TXEN_SETMASK 1<<HW_DACCSR_TXEN_BITPOS
                             9253 ; 892  |#define HW_DACCSR_TXIEN_SETMASK 1<<HW_DACCSR_TXIEN_BITPOS
                             9254 ; 893  |#define HW_DACCSR_TXI_SETMASK 1<<HW_DACCSR_TXI_BITPOS
                             9255 ; 894  |#define HW_DACCSR_TXEXC_SETMASK 1<<HW_DACCSR_TXEXC_BITPOS
                             9256 ; 895  |#define HW_DACCSR_LPBK_SETMASK 1<<HW_DACCSR_LPBK_BITPOS
                             9257 ; 896  |#define HW_DACCSR_DMASEL_P_SETMASK ((2)<<(HW_DACCSR_DMASEL_BITPOS))
                             9258 ; 897  |#define HW_DACCSR_DMASEL_Y_SETMASK (1<<(HW_DACCSR_DMASEL_BITPOS))
                             9259 ; 898  |//         DMASEL_X has no asm setmask since X config value is 00 binary.
                             9260 ; 899  |#define HW_DACCSR_DAC_HIPPOP_EN_SETMASK (1<<HW_DACCSR_DAC_HIPPOP_EN_BITPOS)
                             9261 ; 900  |#define HW_DACCSR_LVUP_SETMASK (1<<HW_DACCSR_LVUP_BITPOS)
                             9262 ; 901  |#define HW_DACCSR_RVUP_SETMASK (1<<HW_DACCSR_RVUP_BITPOS)
                             9263 ; 902  |#define HW_DACCSR_VUP_SETMASK (1<<HW_DACCSR_VUP_BITPOS)
                             9264 ; 903  |#define HW_DACCSR_CLKGT_SETMASK (1<<HW_DACCSR_CLKGT_BITPOS)
                             9265 ; 904  |
                             9266 ; 905  |#define HW_DACCSR_TXEN_CLRMASK ~(WORD)HW_DACCSR_TXEN_SETMASK
                             9267 ; 906  |#define HW_DACCSR_TXIEN_CLRMASK ~(WORD)HW_DACCSR_TXIEN_SETMASK
                             9268 ; 907  |#define HW_DACCSR_TXI_CLRMASK ~(WORD)HW_DACCSR_TXI_SETMASK
                             9269 ; 908  |#define HW_DACCSR_TXEXC_CLRMASK ~(WORD)HW_DACCSR_TXEXC_SETMASK
                             9270 ; 909  |#define HW_DACCSR_LPBK_CLRMASK ~(WORD)HW_DACCSR_LPBK_SETMASK
                             9271 ; 910  |// No asm clrmask for 2 bit bitfield DMASEL
                             9272 ; 911  |#define HW_DACCSR_DAC_HIPPOP_EN_CLRMASK ~(WORD)HW_DACCSR_DAC_HIPPOP_EN_SETMASK
                             9273 ; 912  |#define HW_DACCSR_LVUP_CLRMASK ~(WORD)HW_DACCSR_LVUP_SETMASK
                             9274 ; 913  |#define HW_DACCSR_RVUP_CLRMASK ~(WORD)HW_DACCSR_RVUP_SETMASK
                             9275 ; 914  |#define HW_DACCSR_VUP_CLRMASK ~(WORD)HW_DACCSR_VUP_SETMASK
                             9276 ; 915  |#define HW_DACCSR_CLKGT_CLRMASK ~(WORD)HW_DACCSR_CLKGT_SETMASK 
                             9277 ; 916  |
                             9278 ; 917  |
                             9279 ; 918  |typedef union               
                             9280 ; 919  |{
                             9281 ; 920  |    struct {
                             9282 ; 921  |        int TXEN                        : HW_DACCSR_TXEN_WIDTH;
                             9283 ; 922  |        int TXIEN                       : HW_DACCSR_TXIEN_WIDTH;
                             9284 ; 923  |        int TXI                         : HW_DACCSR_TXI_WIDTH;
                             9285 ; 924  |        int TXEXC                       : HW_DACCSR_TXEXC_WIDTH;
                             9286 ; 925  |        int LPBK                        : HW_DACCSR_LPBK_WIDTH;
                             9287 ; 926  |        int DMASEL                      : HW_DACCSR_DMASEL_WIDTH;
                             9288 ; 927  |             #define HW_DACCSR_DMASEL_X_BITFIELD_VAL    0
                             9289 ; 928  |             #define HW_DACCSR_DMASEL_Y_BITFIELD_VAL    1
                             9290 ; 929  |             #define HW_DACCSR_DMASEL_P_BITFIELD_VAL    2       
                             9291 ; 930  |        int DAC_HIPPOP_EN               : HW_DACCSR_DAC_HIPPOP_EN_WIDTH;
                             9292 ; 931  |        int LVUP                        : HW_DACCSR_LVUP_WIDTH;
                             9293 ; 932  |        int RVUP                        : HW_DACCSR_RVUP_WIDTH;
                             9294 ; 933  |        int VUP                         : HW_DACCSR_VUP_WIDTH;
                             9295 ; 934  |        int RSVD                        : HW_DACCSR_RSRVD_WIDTH;
                             9296 ; 935  |        int CLKGT                       : HW_DACCSR_CLKGT_WIDTH;
                             9297 ; 936  |    } B;
                             9298 ; 937  |    int I;
                             9299 ; 938  |    unsigned int U;
                             9300 ; 939  |} dac_csr_type;
                             9301 ; 940  |#define HW_DACCSR      (*(volatile dac_csr_type _X*) (HW_DAC_BASEADDR))
                             9302 ; 941  |
                             9303 ; 942  |
                             9304 ; 943  |
                             9305 ; 944  |/////////////////////////////////////////////////////////////////////////////////
                             9306 ; 945  |//  DAC Sample Rate Register (HW_DACSRR) Bit Definitions
                             9307 ; 946  |#define HW_DACSRR_SR_BITPOS 0
                             9308 ; 947  |
                             9309 ; 948  |#define HW_DACSRR_SR_WIDTH (23)
                             9310 ; 949  |#define HW_DACSRR_RSVD_WIDTH (1)
                             9311 ; 950  |
                             9312 ; 951  |//HW_DACSRR_SR_SETMASK                    equ     $FFFFFF<<HW_DACSRR_SR_BITPOS
                             9313 ; 952  |#define HW_DACSRR_SR_SETMASK (((1<<HW_DACSRR_SR_WIDTH)-1)<<HW_DACSRR_SR_BITPOS)        
                             9314 ; 953  |
                             9315 ; 954  |#define HW_DACSRR_SR_CLRMASK ~(WORD)HW_DACSRR_SR_SETMASK
                             9316 ; 955  |
                             9317 ; 956  |typedef union               
                             9318 ; 957  |{
                             9319 ; 958  |    struct {
                             9320 ; 959  |        int SR                          : HW_DACSRR_SR_WIDTH;
                             9321 ; 960  |        int RSVD                        : HW_DACSRR_RSVD_WIDTH;
                             9322 ; 961  |    } B;
                             9323 ; 962  |    int I;
                             9324 ; 963  |    unsigned int U;
                             9325 ; 964  |} dac_srr_type;
                             9326 ; 965  |#define HW_DACSRR      (*(volatile dac_srr_type _X*) (HW_DAC_BASEADDR+1))
                             9327 ; 966  |
                             9328 ; 967  |
                             9329 ; 968  |
                             9330 ; 969  |/////////////////////////////////////////////////////////////////////////////////
                             9331 ; 970  |//  DAC Word Count Register (HW_DACWCR) Bit Definitions
                             9332 ; 971  |#define HW_DACWCR_WCR_BITPOS 0
                             9333 ; 972  |
                             9334 ; 973  |#define HW_DACWCR_WCR_WIDTH (10)
                             9335 ; 974  |#define HW_DACWCR_RSVD_WIDTH (12)
                             9336 ; 975  |
                             9337 ; 976  |//HW_DACWCR_WCR_SETMASK                   equ     $3FF<<HW_DACWCR_WCR_BITPOS
                             9338 ; 977  |#define HW_DACWCR_WCR_SETMASK (((1<<HW_DACWCR_WCR_WIDTH)-1)<<HW_DACWCR_WCR_BITPOS)        
                             9339 ; 978  |
                             9340 ; 979  |#define HW_DACWCR_WCR_CLRMASK ~(WORD)HW_DACWCR_WCR_SETMASK
                             9341 ; 980  |
                             9342 ; 981  |typedef union               
                             9343 ; 982  |{
                             9344 ; 983  |    struct {
                             9345 ; 984  |        int WCR                         : HW_DACWCR_WCR_WIDTH;
                             9346 ; 985  |        int RSVD                        : HW_DACWCR_RSVD_WIDTH;
                             9347 ; 986  |    } B;
                             9348 ; 987  |    int I;
                             9349 ; 988  |    unsigned int U;
                             9350 ; 989  |} dac_wcr_type;
                             9351 ; 990  |#define HW_DACWCR      (*(volatile dac_wcr_type _X*) (HW_DAC_BASEADDR+2))
                             9352 ; 991  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  38

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9353 ; 992  |
                             9354 ; 993  |
                             9355 ; 994  |/////////////////////////////////////////////////////////////////////////////////
                             9356 ; 995  |//  DAC Current Position Register (HW_DACCPR) Bit Definitions
                             9357 ; 996  |#define HW_DACCPR_CPR_BITPOS 0
                             9358 ; 997  |
                             9359 ; 998  |#define HW_DACCPR_CPR_WIDTH (10)
                             9360 ; 999  |#define HW_DACCPR_RSVD_WIDTH (14)
                             9361 ; 1000 |
                             9362 ; 1001 |//HW_DACCPR_CPR_SETMASK                   equ     $3FF<<HW_DACCPR_CPR_BITPOS
                             9363 ; 1002 |#define HW_DACCPR_CPR_SETMASK (((1<<HW_DACCPR_CPR_WIDTH)-1)<<HW_DACCPR_CPR_BITPOS)        
                             9364 ; 1003 |
                             9365 ; 1004 |#define HW_DACCPR_CPR_CLRMASK ~(WORD)HW_DACCPR_CPR_SETMASK
                             9366 ; 1005 |
                             9367 ; 1006 |typedef union               
                             9368 ; 1007 |{
                             9369 ; 1008 |    struct {
                             9370 ; 1009 |        int CPR                         : HW_DACCPR_CPR_WIDTH;
                             9371 ; 1010 |        int RSVD                        : HW_DACCPR_RSVD_WIDTH;
                             9372 ; 1011 |    } B;
                             9373 ; 1012 |    int I;
                             9374 ; 1013 |    unsigned int U;
                             9375 ; 1014 |} dac_cpr_type;
                             9376 ; 1015 |#define HW_DACCPR      (*(volatile dac_cpr_type _X*) (HW_DAC_BASEADDR+3))
                             9377 ; 1016 |
                             9378 ; 1017 |
                             9379 ; 1018 |
                             9380 ; 1019 |/////////////////////////////////////////////////////////////////////////////////
                             9381 ; 1020 |//  DAC Modulo Register (HW_DACMR) Bit Definitions
                             9382 ; 1021 |#define HW_DACMR_MR_BITPOS 0
                             9383 ; 1022 |#define HW_DACMR_MR_WIDTH (10)
                             9384 ; 1023 |#define HW_DACMR_RSVD_WIDTH (14)
                             9385 ; 1024 |
                             9386 ; 1025 |//HW_DACMR_MR_SETMASK                     equ     $3FF<<HW_DACMR_MR_BITPOS
                             9387 ; 1026 |#define HW_DACMR_MR_SETMASK (((1<<HW_DACMR_MR_WIDTH)-1)<<HW_DACMR_MR_BITPOS)        
                             9388 ; 1027 |
                             9389 ; 1028 |#define HW_DACMR_MR_CLRMASK ~(WORD)HW_DACMR_MR_SETMASK
                             9390 ; 1029 |
                             9391 ; 1030 |typedef union               
                             9392 ; 1031 |{
                             9393 ; 1032 |    struct {
                             9394 ; 1033 |        int MR                         : HW_DACMR_MR_WIDTH;
                             9395 ; 1034 |        int RSVD                       : HW_DACMR_RSVD_WIDTH;
                             9396 ; 1035 |    } B;
                             9397 ; 1036 |    int I;
                             9398 ; 1037 |    unsigned int U;
                             9399 ; 1038 |} dac_mr_type;
                             9400 ; 1039 |#define HW_DACMR      (*(volatile dac_mr_type _X*) (HW_DAC_BASEADDR+4))
                             9401 ; 1040 |
                             9402 ; 1041 |
                             9403 ; 1042 |
                             9404 ; 1043 |/////////////////////////////////////////////////////////////////////////////////
                             9405 ; 1044 |//   DAC Base Address Register (HW_DACBAR) Bit Definitions
                             9406 ; 1045 |#define HW_DACBAR_BAR_BITPOS 0
                             9407 ; 1046 |#define HW_DACBAR_BAR_WIDTH (16)
                             9408 ; 1047 |#define HW_DACBAR_RSVD_WIDTH (8)
                             9409 ; 1048 |
                             9410 ; 1049 |//HW_DACBAR_BAR_SETMASK                   equ     $FFFF<<HW_DACBAR_BAR_BITPOS
                             9411 ; 1050 |#define HW_DACBAR_BAR_SETMASK (((1<<HW_DACBAR_BAR_WIDTH)-1)<<HW_DACBAR_BAR_BITPOS)        
                             9412 ; 1051 |
                             9413 ; 1052 |#define HW_DACBAR_BAR_CLRMASK ~(WORD)HW_DACBAR_BAR_SETMASK
                             9414 ; 1053 |
                             9415 ; 1054 |typedef union               
                             9416 ; 1055 |{
                             9417 ; 1056 |    struct {
                             9418 ; 1057 |        int BAR                        : HW_DACBAR_BAR_WIDTH;
                             9419 ; 1058 |        int RSVD                       : HW_DACBAR_RSVD_WIDTH;
                             9420 ; 1059 |    } B;
                             9421 ; 1060 |    int I;
                             9422 ; 1061 |    unsigned int U;
                             9423 ; 1062 |} dac_bar_type;
                             9424 ; 1063 |#define HW_DACBAR      (*(volatile dac_bar_type _X*) (HW_DAC_BASEADDR+5))
                             9425 ; 1064 |
                             9426 ; 1065 |
                             9427 ; 1066 |
                             9428 ; 1067 |/////////////////////////////////////////////////////////////////////////////////
                             9429 ; 1068 |//  DAC Interrupt Control Register (HW_DACICR) Bit Definitions
                             9430 ; 1069 |#define HW_DACICR_IPT_BITPOS 0
                             9431 ; 1070 |
                             9432 ; 1071 |#define HW_DACICR_IPT_WIDTH (10)
                             9433 ; 1072 |#define HW_DACICR_RSVD_WIDTH (12)
                             9434 ; 1073 |
                             9435 ; 1074 |#define HW_DACICR_IPT_SETMASK (((1<<HW_DACICR_IPT_WIDTH)-1)<<HW_DACICR_IPT_BITPOS)        
                             9436 ; 1075 |
                             9437 ; 1076 |#define HW_DACICR_IPT_CLRMASK ~(WORD)HW_DACICR_IPT_SETMASK
                             9438 ; 1077 |
                             9439 ; 1078 |typedef union               
                             9440 ; 1079 |{
                             9441 ; 1080 |    struct {
                             9442 ; 1081 |        int IPT                         : HW_DACICR_IPT_WIDTH;
                             9443 ; 1082 |        int RSVD                        : HW_DACICR_RSVD_WIDTH;
                             9444 ; 1083 |    } B;
                             9445 ; 1084 |    int I;
                             9446 ; 1085 |    unsigned int U;
                             9447 ; 1086 |} dac_icr_type;
                             9448 ; 1087 |#define HW_DACICR      (*(volatile dac_icr_type _X*) (HW_DAC_BASEADDR+6))
                             9449 ; 1088 |
                             9450 ; 1089 |
                             9451 ; 1090 |
                             9452 ; 1091 |
                             9453 ; 1092 |
                             9454 ; 1093 |/////////////////////////////////////////////////////////////////////////////////
                             9455 ; 1094 |/////////////////////////////////////////////////////////////////////////////////
                             9456 ; 1095 |/////////////////////////////////////////////////////////////////////////////////
                             9457 ; 1096 |//////  ADC Registers
                             9458 ; 1097 |/////////////////////////////////////////////////////////////////////////////////
                             9459 ; 1098 |/////////////////////////////////////////////////////////////////////////////////
                             9460 ; 1099 |/////////////////////////////////////////////////////////////////////////////////
                             9461 ; 1100 |#define HW_ADC_BASEADDR 0xFB00
                             9462 ; 1101 |
                             9463 ; 1102 |
                             9464 ; 1103 |
                             9465 ; 1104 |/////////////////////////////////////////////////////////////////////////////////
                             9466 ; 1105 |//  ADC Control Status Register (HW_ADCCSR) Bit Definitions
                             9467 ; 1106 |#define HW_ADCCSR_TXEN_BITPOS 0
                             9468 ; 1107 |#define HW_ADCCSR_TXIEN_BITPOS 1
                             9469 ; 1108 |#define HW_ADCCSR_TXI_BITPOS 2
                             9470 ; 1109 |#define HW_ADCCSR_TXEXC_BITPOS 3
                             9471 ; 1110 |#define HW_ADCCSR_LPBK_BITPOS 4
                             9472 ; 1111 |#define HW_ADCCSR_DMASEL_BITPOS 5
                             9473 ; 1112 |#define HW_ADCCSR_LPFMODE_BITPOS 8
                             9474 ; 1113 |#define HW_ADCCSR_CLKGT_BITPOS 23
                             9475 ; 1114 |
                             9476 ; 1115 |#define HW_ADCCSR_TXEN_WIDTH (1)
                             9477 ; 1116 |#define HW_ADCCSR_TXIEN_WIDTH (1)
                             9478 ; 1117 |#define HW_ADCCSR_TXI_WIDTH (1)
                             9479 ; 1118 |#define HW_ADCCSR_TXEXC_WIDTH (1)
                             9480 ; 1119 |#define HW_ADCCSR_LPBK_WIDTH (1)
                             9481 ; 1120 |#define HW_ADCCSR_DMASEL_WIDTH (2)
                             9482 ; 1121 |#define HW_ADCCSR_RSVD1_WIDTH (1)
                             9483 ; 1122 |#define HW_ADCCSR_LPFMODE_WIDTH (4)
                             9484 ; 1123 |#define HW_ADCCSR_RSVD2_WIDTH (11)
                             9485 ; 1124 |#define HW_ADCCSR_CLKGT_WIDTH (1)
                             9486 ; 1125 |
                             9487 ; 1126 |#define HW_ADCCSR_TXEN_SETMASK 1<<HW_ADCCSR_TXEN_BITPOS
                             9488 ; 1127 |#define HW_ADCCSR_TXIEN_SETMASK 1<<HW_ADCCSR_TXIEN_BITPOS
                             9489 ; 1128 |#define HW_ADCCSR_TXI_SETMASK 1<<HW_ADCCSR_TXI_BITPOS
                             9490 ; 1129 |#define HW_ADCCSR_TXEXC_SETMASK 1<<HW_ADCCSR_TXEXC_BITPOS
                             9491 ; 1130 |#define HW_ADCCSR_LPBK_SETMASK 1<<HW_ADCCSR_LPBK_BITPOS
                             9492 ; 1131 |#define HW_ADCCSR_DMASEL_SETMASK (((1<<HW_ADCCSR_DMASEL_WIDTH)-1)<<HW_ADCCSR_DMASEL_BITPOS)        
                             9493 ; 1132 |#define HW_ADCCSR_LPFMODE_SETMASK (((1<<HW_ADCCSR_LPFMODE_WIDTH)-1)<<HW_ADCCSR_LPFMODE_BITPOS)        
                             9494 ; 1133 |#define HW_ADCCSR_CLKGT_SETMASK 1<<HW_ADCCSR_CLKGT_BITPOS
                             9495 ; 1134 |
                             9496 ; 1135 |#define HW_ADCCSR_TXEN_CLRMASK ~(WORD)HW_ADCCSR_TXEN_SETMASK
                             9497 ; 1136 |#define HW_ADCCSR_TXIEN_CLRMASK ~(WORD)HW_ADCCSR_TXIEN_SETMASK
                             9498 ; 1137 |#define HW_ADCCSR_TXI_CLRMASK ~(WORD)HW_ADCCSR_TXI_SETMASK
                             9499 ; 1138 |#define HW_ADCCSR_TXEXC_CLRMASK ~(WORD)HW_ADCCSR_TXEXC_SETMASK
                             9500 ; 1139 |#define HW_ADCCSR_LPBK_CLRMASK ~(WORD)HW_ADCCSR_LPBK_SETMASK
                             9501 ; 1140 |#define HW_ADCCSR_DMASEL_CLRMASK ~(WORD)HW_ADCCSR_DMASEL_SETMASK
                             9502 ; 1141 |#define HW_ADCCSR_LPFMODE_CLRMASK ~(WORD)HW_ADCCSR_LPFMODE_SETMASK
                             9503 ; 1142 |#define HW_ADCCSR_CLKGT_CLRMASK ~(WORD)HW_ADCCSR_CLKGT_SETMASK
                             9504 ; 1143 |
                             9505 ; 1144 |typedef union               
                             9506 ; 1145 |{
                             9507 ; 1146 |    struct {
                             9508 ; 1147 |        int TXEN                        : HW_ADCCSR_TXEN_WIDTH;
                             9509 ; 1148 |        int TXIEN                       : HW_ADCCSR_TXIEN_WIDTH;
                             9510 ; 1149 |        int TXI                         : HW_ADCCSR_TXI_WIDTH;
                             9511 ; 1150 |        int TXEXC                       : HW_ADCCSR_TXEXC_WIDTH;
                             9512 ; 1151 |        int LPBK                        : HW_ADCCSR_LPBK_WIDTH;
                             9513 ; 1152 |        int RSVD1                       : HW_ADCCSR_RSVD1_WIDTH;
                             9514 ; 1153 |        int DMASEL                      : HW_ADCCSR_DMASEL_WIDTH;
                             9515 ; 1154 |        int LPFMODE                     : HW_ADCCSR_LPFMODE_WIDTH;
                             9516 ; 1155 |        int RSVD2                       : HW_ADCCSR_RSVD2_WIDTH;
                             9517 ; 1156 |        int CLKGT                       : HW_ADCCSR_CLKGT_WIDTH;
                             9518 ; 1157 |    } B;
                             9519 ; 1158 |    int I;
                             9520 ; 1159 |    unsigned int U;
                             9521 ; 1160 |} adc_csr_type;
                             9522 ; 1161 |#define HW_ADCCSR (*(volatile adc_csr_type _X*) (HW_ADC_BASEADDR+0))
                             9523 ; 1162 |
                             9524 ; 1163 |
                             9525 ; 1164 |/////////////////////////////////////////////////////////////////////////////////
                             9526 ; 1165 |//  ADC Word Count Register (HW_ADCWCR) Bit Definitions
                             9527 ; 1166 |#define HW_ADCWCR_WCR_BITPOS 0
                             9528 ; 1167 |
                             9529 ; 1168 |#define HW_ADCWCR_WCR_WIDTH (10)
                             9530 ; 1169 |#define HW_ADCWCR_RSVD_WIDTH (14)
                             9531 ; 1170 |
                             9532 ; 1171 |#define HW_ADCWCR_WCR_SETMASK (((1<<HW_ADCWCR_WCR_WIDTH)-1)<<HW_ADCWCR_WCR_BITPOS)        
                             9533 ; 1172 |
                             9534 ; 1173 |#define HW_ADCWCR_WCR_CLRMASK ~(WORD)HW_ADCWCR_WCR_SETMASK
                             9535 ; 1174 |
                             9536 ; 1175 |typedef union               
                             9537 ; 1176 |{
                             9538 ; 1177 |    struct {
                             9539 ; 1178 |        int WCR                         : HW_ADCWCR_WCR_WIDTH;
                             9540 ; 1179 |        int RSVD                        : HW_ADCWCR_RSVD_WIDTH;
                             9541 ; 1180 |    } B;
                             9542 ; 1181 |    int I;
                             9543 ; 1182 |    unsigned int U;
                             9544 ; 1183 |} adc_wcr_type;
                             9545 ; 1184 |#define HW_ADCWCR (*(volatile adc_wcr_type _X*) (HW_ADC_BASEADDR+2))
                             9546 ; 1185 |
                             9547 ; 1186 |
                             9548 ; 1187 |
                             9549 ; 1188 |/////////////////////////////////////////////////////////////////////////////////
                             9550 ; 1189 |//   ADC Base Address Register (HW_ADCBAR) Bit Definitions
                             9551 ; 1190 |#define HW_ADCBAR_BAR_BITPOS 0
                             9552 ; 1191 |#define HW_ADCBAR_BAR_WIDTH (16)
                             9553 ; 1192 |#define HW_ADCBAR_RSVD_WIDTH (8)
                             9554 ; 1193 |
                             9555 ; 1194 |//HW_ADCBAR_BAR_SETMASK                   equ     $FFFF<<HW_ADCBAR_BAR_BITPOS
                             9556 ; 1195 |#define HW_ADCBAR_BAR_SETMASK (((1<<HW_ADCBAR_BAR_WIDTH)-1)<<HW_ADCBAR_BAR_BITPOS)        
                             9557 ; 1196 |
                             9558 ; 1197 |#define HW_ADCBAR_BAR_CLRMASK ~(WORD)HW_ADCBAR_BAR_SETMASK
                             9559 ; 1198 |
                             9560 ; 1199 |typedef union               
                             9561 ; 1200 |{
                             9562 ; 1201 |    struct {
                             9563 ; 1202 |        int BAR                        : HW_ADCBAR_BAR_WIDTH;
                             9564 ; 1203 |        int RSVD                       : HW_ADCBAR_RSVD_WIDTH;
                             9565 ; 1204 |    } B;
                             9566 ; 1205 |    int I;
                             9567 ; 1206 |    unsigned int U;
                             9568 ; 1207 |} adc_bar_type;
                             9569 ; 1208 |#define HW_ADCBAR (*(volatile adc_bar_type _X*) (HW_ADC_BASEADDR+5))
                             9570 ; 1209 |
                             9571 ; 1210 |
                             9572 ; 1211 |
                             9573 ; 1212 |
                             9574 ; 1213 |
                             9575 ; 1214 |/////////////////////////////////////////////////////////////////////////////////
                             9576 ; 1215 |//  DAC Current Position Register (HW_ADCCPR) Bit Definitions
                             9577 ; 1216 |#define HW_ADCCPR_CPR_BITPOS 0
                             9578 ; 1217 |
                             9579 ; 1218 |#define HW_ADCCPR_CPR_WIDTH (10)
                             9580 ; 1219 |#define HW_ADCCPR_RSVD_WIDTH (14)
                             9581 ; 1220 |
                             9582 ; 1221 |#define HW_ADCCPR_CPR_SETMASK (((1<<HW_ADCCPR_CPR_WIDTH)-1)<<HW_ADCCPR_CPR_BITPOS)        
                             9583 ; 1222 |
                             9584 ; 1223 |#define HW_ADCCPR_CPR_CLRMASK ~(WORD)HW_ADCCPR_CPR_SETMASK
                             9585 ; 1224 |
                             9586 ; 1225 |typedef union               
                             9587 ; 1226 |{
                             9588 ; 1227 |    struct {
                             9589 ; 1228 |        int CPR                         : HW_ADCCPR_CPR_WIDTH;
                             9590 ; 1229 |        int RSVD                        : HW_ADCCPR_RSVD_WIDTH;
                             9591 ; 1230 |    } B;
                             9592 ; 1231 |    int I;
                             9593 ; 1232 |    unsigned int U;
                             9594 ; 1233 |} adc_cpr_type;
                             9595 ; 1234 |#define HW_ADCCPR (*(volatile adc_cpr_type _X*) (HW_ADC_BASEADDR+3))
                             9596 ; 1235 |
                             9597 ; 1236 |
                             9598 ; 1237 |/////////////////////////////////////////////////////////////////////////////////
                             9599 ; 1238 |//  ADC Modulo Register (HW_ADCMR) Bit Definitions
                             9600 ; 1239 |#define HW_ADCMR_MR_BITPOS 0
                             9601 ; 1240 |#define HW_ADCMR_MR_WIDTH (10)
                             9602 ; 1241 |#define HW_ADCMR_RSVD_WIDTH (14)
                             9603 ; 1242 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  39

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9604 ; 1243 |//HW_ADCMR_MR_SETMASK                     equ     $3FF<<HW_ADCMR_MR_BITPOS
                             9605 ; 1244 |#define HW_ADCMR_MR_SETMASK (((1<<HW_ADCMR_MR_WIDTH)-1)<<HW_ADCMR_MR_BITPOS)        
                             9606 ; 1245 |
                             9607 ; 1246 |#define HW_ADCMR_MR_CLRMASK ~(WORD)HW_ADCMR_MR_SETMASK
                             9608 ; 1247 |
                             9609 ; 1248 |typedef union               
                             9610 ; 1249 |{
                             9611 ; 1250 |    struct {
                             9612 ; 1251 |        int MR                         : HW_ADCMR_MR_WIDTH;
                             9613 ; 1252 |        int RSVD                       : HW_ADCMR_RSVD_WIDTH;
                             9614 ; 1253 |    } B;
                             9615 ; 1254 |    int I;
                             9616 ; 1255 |    unsigned int U;
                             9617 ; 1256 |} adc_mr_type;
                             9618 ; 1257 |#define HW_ADCMR (*(volatile adc_mr_type _X*) (HW_ADC_BASEADDR+4))
                             9619 ; 1258 |
                             9620 ; 1259 |/////////////////////////////////////////////////////////////////////////////////
                             9621 ; 1260 |//  ADC Sample Rate Register (HW_ADCSRR) Bit Definitions
                             9622 ; 1261 |#define HW_ADCSRR_SR_BITPOS 0
                             9623 ; 1262 |
                             9624 ; 1263 |#define HW_ADCSRR_SR_WIDTH (23)
                             9625 ; 1264 |#define HW_ADCSRR_RSVD_WIDTH (1)
                             9626 ; 1265 |
                             9627 ; 1266 |//HW_ADCSRR_SR_SETMASK                    equ     $FFFFFF<<HW_ADCSRR_SR_BITPOS
                             9628 ; 1267 |#define HW_ADCSRR_SR_SETMASK (((1<<HW_ADCSRR_SR_WIDTH)-1)<<HW_ADCSRR_SR_BITPOS)        
                             9629 ; 1268 |
                             9630 ; 1269 |#define HW_ADCSRR_SR_CLRMASK ~(WORD)HW_ADCSRR_SR_SETMASK
                             9631 ; 1270 |
                             9632 ; 1271 |typedef union               
                             9633 ; 1272 |{
                             9634 ; 1273 |    struct {
                             9635 ; 1274 |        int SR                          : HW_ADCSRR_SR_WIDTH;
                             9636 ; 1275 |        int RSVD                        : HW_ADCSRR_RSVD_WIDTH;
                             9637 ; 1276 |    } B;
                             9638 ; 1277 |    int I;
                             9639 ; 1278 |    unsigned int U;
                             9640 ; 1279 |} adc_srr_type;
                             9641 ; 1280 |#define HW_ADCSRR (*(volatile adc_srr_type _X*) (HW_ADC_BASEADDR+1))
                             9642 ; 1281 |
                             9643 ; 1282 |/////////////////////////////////////////////////////////////////////////////////
                             9644 ; 1283 |//  ADC Interrupt Control Register (HW_ADCICR) Bit Definitions
                             9645 ; 1284 |#define HW_ADCICR_IPT_BITPOS 0
                             9646 ; 1285 |
                             9647 ; 1286 |#define HW_ADCICR_IPT_WIDTH (10)
                             9648 ; 1287 |#define HW_ADCICR_RSVD_WIDTH (12)
                             9649 ; 1288 |
                             9650 ; 1289 |#define HW_ADCICR_IPT_SETMASK (((1<<HW_ADCICR_IPT_WIDTH)-1)<<HW_ADCICR_IPT_BITPOS)        
                             9651 ; 1290 |
                             9652 ; 1291 |#define HW_ADCICR_IPT_CLRMASK ~(WORD)HW_ADCICR_IPT_SETMASK
                             9653 ; 1292 |
                             9654 ; 1293 |typedef union               
                             9655 ; 1294 |{
                             9656 ; 1295 |    struct {
                             9657 ; 1296 |        int IPT                         : HW_ADCICR_IPT_WIDTH;
                             9658 ; 1297 |        int RSVD                        : HW_ADCICR_RSVD_WIDTH;
                             9659 ; 1298 |    } B;
                             9660 ; 1299 |    int I;
                             9661 ; 1300 |    unsigned int U;
                             9662 ; 1301 |} adc_icr_type;
                             9663 ; 1302 |#define HW_ADCICR (*(volatile adc_icr_type _X*) (HW_ADC_BASEADDR+6))
                             9664 ; 1303 |
                             9665 ; 1304 |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *******************************
                             9666 ; 1305 |// The following defines were added to match regs3410.inc definition to build SDK2XXX code without needing 
                             9667 ; 1306 |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                             9668 ; 1307 |
                             9669 ; 1308 |#define HW_MIXTBR_PW_ADC_RIGHT_CH_BITPOS 16
                             9670 ; 1309 |
                             9671 ; 1310 |#define HW_MIXLINE1INVR_GN_ZERO_SETMASK 0x808
                             9672 ; 1311 |
                             9673 ; 1312 |#endif
                             9674 ; 1313 |
                             9675 
                             9677 
                             9678 ; 20   |#include "regsdcdc.h"
                             9679 
                             9681 
                             9682 ; 1    |#if !(defined(regsdcdcinc))
                             9683 ; 2    |
                             9684 ; 3    |#define regssysteminc 1
                             9685 ; 4    |
                             9686 ; 5    |
                             9687 ; 6    |
                             9688 ; 7    |#include "types.h"
                             9689 
                             9691 
                             9692 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             9693 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             9694 ; 3    |//
                             9695 ; 4    |// Filename: types.h
                             9696 ; 5    |// Description: Standard data types
                             9697 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             9698 ; 7    |
                             9699 ; 8    |#ifndef _TYPES_H
                             9700 ; 9    |#define _TYPES_H
                             9701 ; 10   |
                             9702 ; 11   |// TODO:  move this outta here!
                             9703 ; 12   |#if !defined(NOERROR)
                             9704 ; 13   |#define NOERROR 0
                             9705 ; 14   |#define SUCCESS 0
                             9706 ; 15   |#endif 
                             9707 ; 16   |#if !defined(SUCCESS)
                             9708 ; 17   |#define SUCCESS  0
                             9709 ; 18   |#endif
                             9710 ; 19   |#if !defined(ERROR)
                             9711 ; 20   |#define ERROR   -1
                             9712 ; 21   |#endif
                             9713 ; 22   |#if !defined(FALSE)
                             9714 ; 23   |#define FALSE 0
                             9715 ; 24   |#endif
                             9716 ; 25   |#if !defined(TRUE)
                             9717 ; 26   |#define TRUE  1
                             9718 ; 27   |#endif
                             9719 ; 28   |
                             9720 ; 29   |#if !defined(NULL)
                             9721 ; 30   |#define NULL 0
                             9722 ; 31   |#endif
                             9723 ; 32   |
                             9724 ; 33   |#define MAX_INT     0x7FFFFF
                             9725 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             9726 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             9727 ; 36   |#define MAX_ULONG   (-1) 
                             9728 ; 37   |
                             9729 ; 38   |#define WORD_SIZE   24              // word size in bits
                             9730 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             9731 ; 40   |
                             9732 ; 41   |
                             9733 ; 42   |#define BYTE    unsigned char       // btVarName
                             9734 ; 43   |#define CHAR    signed char         // cVarName
                             9735 ; 44   |#define USHORT  unsigned short      // usVarName
                             9736 ; 45   |#define SHORT   unsigned short      // sVarName
                             9737 ; 46   |#define WORD    unsigned int        // wVarName
                             9738 ; 47   |#define INT     signed int          // iVarName
                             9739 ; 48   |#define DWORD   unsigned long       // dwVarName
                             9740 ; 49   |#define LONG    signed long         // lVarName
                             9741 ; 50   |#define BOOL    unsigned int        // bVarName
                             9742 ; 51   |#define FRACT   _fract              // frVarName
                             9743 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             9744 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             9745 ; 54   |#define FLOAT   float               // fVarName
                             9746 ; 55   |#define DBL     double              // dVarName
                             9747 ; 56   |#define ENUM    enum                // eVarName
                             9748 ; 57   |#define CMX     _complex            // cmxVarName
                             9749 ; 58   |typedef WORD UCS3;                   // 
                             9750 ; 59   |
                             9751 ; 60   |#define UINT16  unsigned short
                             9752 ; 61   |#define UINT8   unsigned char   
                             9753 ; 62   |#define UINT32  unsigned long
                             9754 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             9755 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             9756 ; 65   |#define WCHAR   UINT16
                             9757 ; 66   |
                             9758 ; 67   |//UINT128 is 16 bytes or 6 words
                             9759 ; 68   |typedef struct UINT128_3500 {   
                             9760 ; 69   |    int val[6];     
                             9761 ; 70   |} UINT128_3500;
                             9762 ; 71   |
                             9763 ; 72   |#define UINT128   UINT128_3500
                             9764 ; 73   |
                             9765 ; 74   |// Little endian word packed byte strings:   
                             9766 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9767 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9768 ; 77   |// Little endian word packed byte strings:   
                             9769 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9770 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9771 ; 80   |
                             9772 ; 81   |// Declare Memory Spaces To Use When Coding
                             9773 ; 82   |// A. Sector Buffers
                             9774 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             9775 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             9776 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             9777 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             9778 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             9779 ; 88   |// B. Media DDI Memory
                             9780 ; 89   |#define MEDIA_DDI_MEM _Y
                             9781 ; 90   |
                             9782 ; 91   |
                             9783 ; 92   |
                             9784 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             9785 ; 94   |// Examples of circular pointers:
                             9786 ; 95   |//    INT CIRC cpiVarName
                             9787 ; 96   |//    DWORD CIRC cpdwVarName
                             9788 ; 97   |
                             9789 ; 98   |#define RETCODE INT                 // rcVarName
                             9790 ; 99   |
                             9791 ; 100  |// generic bitfield structure
                             9792 ; 101  |struct Bitfield {
                             9793 ; 102  |    unsigned int B0  :1;
                             9794 ; 103  |    unsigned int B1  :1;
                             9795 ; 104  |    unsigned int B2  :1;
                             9796 ; 105  |    unsigned int B3  :1;
                             9797 ; 106  |    unsigned int B4  :1;
                             9798 ; 107  |    unsigned int B5  :1;
                             9799 ; 108  |    unsigned int B6  :1;
                             9800 ; 109  |    unsigned int B7  :1;
                             9801 ; 110  |    unsigned int B8  :1;
                             9802 ; 111  |    unsigned int B9  :1;
                             9803 ; 112  |    unsigned int B10 :1;
                             9804 ; 113  |    unsigned int B11 :1;
                             9805 ; 114  |    unsigned int B12 :1;
                             9806 ; 115  |    unsigned int B13 :1;
                             9807 ; 116  |    unsigned int B14 :1;
                             9808 ; 117  |    unsigned int B15 :1;
                             9809 ; 118  |    unsigned int B16 :1;
                             9810 ; 119  |    unsigned int B17 :1;
                             9811 ; 120  |    unsigned int B18 :1;
                             9812 ; 121  |    unsigned int B19 :1;
                             9813 ; 122  |    unsigned int B20 :1;
                             9814 ; 123  |    unsigned int B21 :1;
                             9815 ; 124  |    unsigned int B22 :1;
                             9816 ; 125  |    unsigned int B23 :1;
                             9817 ; 126  |};
                             9818 ; 127  |
                             9819 ; 128  |union BitInt {
                             9820 ; 129  |        struct Bitfield B;
                             9821 ; 130  |        int        I;
                             9822 ; 131  |};
                             9823 ; 132  |
                             9824 ; 133  |#define MAX_MSG_LENGTH 10
                             9825 ; 134  |struct CMessage
                             9826 ; 135  |{
                             9827 ; 136  |        unsigned int m_uLength;
                             9828 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             9829 ; 138  |};
                             9830 ; 139  |
                             9831 ; 140  |typedef struct {
                             9832 ; 141  |    WORD m_wLength;
                             9833 ; 142  |    WORD m_wMessage;
                             9834 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             9835 ; 144  |} Message;
                             9836 ; 145  |
                             9837 ; 146  |struct MessageQueueDescriptor
                             9838 ; 147  |{
                             9839 ; 148  |        int *m_pBase;
                             9840 ; 149  |        int m_iModulo;
                             9841 ; 150  |        int m_iSize;
                             9842 ; 151  |        int *m_pHead;
                             9843 ; 152  |        int *m_pTail;
                             9844 ; 153  |};
                             9845 ; 154  |
                             9846 ; 155  |struct ModuleEntry
                             9847 ; 156  |{
                             9848 ; 157  |    int m_iSignaledEventMask;
                             9849 ; 158  |    int m_iWaitEventMask;
                             9850 ; 159  |    int m_iResourceOfCode;
                             9851 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             9852 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                             9853 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             9854 ; 163  |    int m_uTimeOutHigh;
                             9855 ; 164  |    int m_uTimeOutLow;
                             9856 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             9857 ; 166  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  40

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9858 ; 167  |
                             9859 ; 168  |union WaitMask{
                             9860 ; 169  |    struct B{
                             9861 ; 170  |        unsigned int m_bNone     :1;
                             9862 ; 171  |        unsigned int m_bMessage  :1;
                             9863 ; 172  |        unsigned int m_bTimer    :1;
                             9864 ; 173  |        unsigned int m_bButton   :1;
                             9865 ; 174  |    } B;
                             9866 ; 175  |    int I;
                             9867 ; 176  |} ;
                             9868 ; 177  |
                             9869 ; 178  |
                             9870 ; 179  |struct Button {
                             9871 ; 180  |        WORD wButtonEvent;
                             9872 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             9873 ; 182  |};
                             9874 ; 183  |
                             9875 ; 184  |struct Message {
                             9876 ; 185  |        WORD wMsgLength;
                             9877 ; 186  |        WORD wMsgCommand;
                             9878 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             9879 ; 188  |};
                             9880 ; 189  |
                             9881 ; 190  |union EventTypes {
                             9882 ; 191  |        struct CMessage msg;
                             9883 ; 192  |        struct Button Button ;
                             9884 ; 193  |        struct Message Message;
                             9885 ; 194  |};
                             9886 ; 195  |
                             9887 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             9888 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             9889 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             9890 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             9891 ; 200  |
                             9892 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             9893 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             9894 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             9895 ; 204  |
                             9896 ; 205  |#if DEBUG
                             9897 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             9898 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             9899 ; 208  |#else 
                             9900 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                             9901 ; 210  |#define DebugBuildAssert(x)    
                             9902 ; 211  |#endif
                             9903 ; 212  |
                             9904 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             9905 ; 214  |//  #pragma asm
                             9906 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             9907 ; 216  |//  #pragma endasm
                             9908 ; 217  |
                             9909 ; 218  |
                             9910 ; 219  |#ifdef COLOR_262K
                             9911 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                             9912 ; 221  |#elif defined(COLOR_65K)
                             9913 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                             9914 ; 223  |#else
                             9915 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                             9916 ; 225  |#endif
                             9917 ; 226  |    
                             9918 ; 227  |#endif // #ifndef _TYPES_H
                             9919 
                             9921 
                             9922 ; 8    |
                             9923 ; 9    |
                             9924 ; 10   |
                             9925 ; 11   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9926 ; 12   |
                             9927 ; 13   |//   SYSTEM STMP Registers 
                             9928 ; 14   |//      Last Edited 2.19.2003 M. May
                             9929 ; 15   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9930 ; 16   |
                             9931 ; 17   |#define HW_DCDC_BASEADDR (0xFA0C)
                             9932 ; 18   |
                             9933 ; 19   |
                             9934 ; 20   |
                             9935 ; 21   |
                             9936 ; 22   |
                             9937 ; 23   |
                             9938 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                             9939 ; 25   |
                             9940 ; 26   |//  DcDc#1 Control Register (HW_DCDC1_CTRL0) Bit Definitions
                             9941 ; 27   |
                             9942 ; 28   |#define HW_DCDC1_CTRL0_PLEVBU_WIDTH (5)
                             9943 ; 29   |#define HW_DCDC1_CTRL0_RSVD0_WIDTH (3)
                             9944 ; 30   |#define HW_DCDC1_CTRL0_PLEVBO_WIDTH (5)
                             9945 ; 31   |#define HW_DCDC1_CTRL0_RSVD1_WIDTH (3)
                             9946 ; 32   |#define HW_DCDC1_CTRL0_NLEV_WIDTH (5)
                             9947 ; 33   |
                             9948 ; 34   |#define HW_DCDC1_CTRL0_RSVD2_WIDTH (3)
                             9949 ; 35   |
                             9950 ; 36   |
                             9951 ; 37   |
                             9952 ; 38   |#define HW_DCDC1_CTRL0_PLEVBU_BITPOS (0)
                             9953 ; 39   |#define HW_DCDC1_CTRL0_PLEVBO_BITPOS (8)
                             9954 ; 40   |#define HW_DCDC1_CTRL0_NLEV_BITPOS (16)
                             9955 ; 41   |
                             9956 ; 42   |
                             9957 ; 43   |
                             9958 ; 44   |#define HW_DCDC1_CTRL0_PLEVBU_SETMASK (((1<<HW_DCDC1_CTRL0_PLEVBU_WIDTH)-1)<<HW_DCDC1_CTRL0_PLEVBU_BITPOS)        
                             9959 ; 45   |#define HW_DCDC1_CTRL0_PLEVBO_SETMASK (((1<<HW_DCDC1_CTRL0_PLEVBO_WIDTH)-1)<<HW_DCDC1_CTRL0_PLEVBO_BITPOS) 
                             9960 ; 46   |#define HW_DCDC1_CTRL0_NLEV_SETMASK (((1<<HW_DCDC1_CTRL0_NLEV_WIDTH)-1)<<HW_DCDC1_CTRL0_NLEV_BITPOS)  
                             9961 ; 47   |
                             9962 ; 48   |
                             9963 ; 49   |
                             9964 ; 50   |#define HW_DCDC1_CTRL0_PLEVBU_CLRMASK (~(WORD)HW_DCDC1_CTRL0_PLEVBU_SETMASK)     
                             9965 ; 51   |#define HW_DCDC1_CTRL0_PLEVBO_CLRMASK (~(WORD)HW_DCDC1_CTRL0_PLEVBO_SETMASK) 
                             9966 ; 52   |#define HW_DCDC1_CTRL0_NLEV_CLRMASK (~(WORD)HW_DCDC1_CTRL0_NLEV_SETMASK)  
                             9967 ; 53   |
                             9968 ; 54   |
                             9969 ; 55   |
                             9970 ; 56   |
                             9971 ; 57   |
                             9972 ; 58   |typedef union               
                             9973 ; 59   |{
                             9974 ; 60   |    struct {
                             9975 ; 61   |        unsigned int PLEVBU           : HW_DCDC1_CTRL0_PLEVBU_WIDTH;
                             9976 ; 62   |        unsigned int RSVD0            : HW_DCDC1_CTRL0_RSVD0_WIDTH;
                             9977 ; 63   |        unsigned int PLEVBO           : HW_DCDC1_CTRL0_PLEVBO_WIDTH;
                             9978 ; 64   |        unsigned int RSVD1            : HW_DCDC1_CTRL0_RSVD1_WIDTH;
                             9979 ; 65   |        unsigned int NLEV             : HW_DCDC1_CTRL0_NLEV_WIDTH;
                             9980 ; 66   |        unsigned int RSVD2            : HW_DCDC1_CTRL0_RSVD2_WIDTH;
                             9981 ; 67   |    } B;
                             9982 ; 68   |    unsigned int I;
                             9983 ; 69   |} dcdc1_ctrl0_type;
                             9984 ; 70   |#define HW_DCDC1_CTRL0      (*(volatile dcdc1_ctrl0_type _X*) (HW_DCDC_BASEADDR))    /* DcDc#1 Limit Level Register */
                             9985 ; 71   |
                             9986 ; 72   |
                             9987 ; 73   |
                             9988 ; 74   |
                             9989 ; 75   |/////////////////////////////////////////////////////////////////////////////////
                             9990 ; 76   |
                             9991 ; 77   |//  DCDc#1 Control Register1 (HW_DCDC1_CTRL1) Bit Definitions
                             9992 ; 78   |
                             9993 ; 79   |#define HW_DCDC1_CTRL1_C_WIDTH (4)
                             9994 ; 80   |#define HW_DCDC1_CTRL1_R_WIDTH (4)
                             9995 ; 81   |#define HW_DCDC1_CTRL1_FFOR_WIDTH (3)
                             9996 ; 82   |#define HW_DCDC1_CTRL1_RSVD0_WIDTH (1)
                             9997 ; 83   |#define HW_DCDC1_CTRL1_PFMCTRL_WIDTH (12)
                             9998 ; 84   |
                             9999 ; 85   |
                            10000 ; 86   |
                            10001 ; 87   |#define HW_DCDC1_CTRL1_C_BITPOS (0)
                            10002 ; 88   |#define HW_DCDC1_CTRL1_R_BITPOS (4)
                            10003 ; 89   |#define HW_DCDC1_CTRL1_FFOR_BITPOS (8)
                            10004 ; 90   |#define HW_DCDC1_CTRL1_PFMCTRL_BITPOS (12) 
                            10005 ; 91   |
                            10006 ; 92   |#define HW_DCDC1_CTRL1_C_SETMASK (((1<<HW_DCDC1_CTRL1_C_WIDTH)-1)<<HW_DCDC1_CTRL1_C_BITPOS)        
                            10007 ; 93   |#define HW_DCDC1_CTRL1_R_SETMASK (((1<<HW_DCDC1_CTRL1_R_WIDTH)-1)<<HW_DCDC1_CTRL1_R_BITPOS) 
                            10008 ; 94   |#define HW_DCDC1_CTRL1_FFOR_SETMASK (((1<<HW_DCDC1_CTRL1_FFOR_WIDTH)-1)<<HW_DCDC1_CTRL1_FFOR_BITPOS)  
                            10009 ; 95   |#define HW_DCDC1_CTRL1_PFMCTRL_SETMASK (((1<<HW_DCDC1_CTRL1_PFMCTRL_WIDTH)-1)<<HW_DCDC1_CTRL1_PFMCTRL_BITPOS)   
                            10010 ; 96   |
                            10011 ; 97   |#define HW_DCDC1_CTRL1_C_CLRMASK (~(WORD)HW_DCDC1_CTRL1_C_SETMASK)     
                            10012 ; 98   |#define HW_DCDC1_CTRL1_R_CLRMASK (~(WORD)HW_DCDC1_CTRL1_R_SETMASK) 
                            10013 ; 99   |#define HW_DCDC1_CTRL1_FFOR_CLRMASK (~(WORD)HW_DCDC1_CTRL1_FFOR_SETMASK)  
                            10014 ; 100  |#define HW_DCDC1_CTRL1_PFMCTRL_CLRMASK (~(WORD)HW_DCDC1_CTRL1_PFMCTRL_SETMASK)  
                            10015 ; 101  |
                            10016 ; 102  |
                            10017 ; 103  |typedef union               
                            10018 ; 104  |{
                            10019 ; 105  |    struct {
                            10020 ; 106  |        unsigned int C       : HW_DCDC1_CTRL1_C_WIDTH;
                            10021 ; 107  |        unsigned int R                : HW_DCDC1_CTRL1_R_WIDTH;
                            10022 ; 108  |        unsigned int FFOR             : HW_DCDC1_CTRL1_FFOR_WIDTH;
                            10023 ; 109  |        unsigned int RSVD0            : HW_DCDC1_CTRL1_RSVD0_WIDTH;
                            10024 ; 110  |        unsigned int PFMCTRL          : HW_DCDC1_CTRL1_FFOR_WIDTH;
                            10025 ; 111  |    } B;
                            10026 ; 112  |    unsigned int I;
                            10027 ; 113  |} dcdc1_ctrl1_type;
                            10028 ; 114  |#define HW_DCDC1_CTRL1      (*(volatile dcdc1_ctrl1_type _X*) (HW_DCDC_BASEADDR+1))    /* DcDc#1 Ctrl #1 Register */
                            10029 ; 115  |
                            10030 ; 116  |
                            10031 ; 117  |
                            10032 ; 118  |
                            10033 ; 119  |/////////////////////////////////////////////////////////////////////////////////
                            10034 ; 120  |
                            10035 ; 121  |//  DcDc VDDIO Register (HW_DCDC_VDDIO) Bit Definitions
                            10036 ; 122  |
                            10037 ; 123  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH (5)
                            10038 ; 124  |#define HW_DCDC_VDDIO_RSVD0_WIDTH (3)
                            10039 ; 125  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH (5)
                            10040 ; 126  |#define HW_DCDC_VDDIO_RSVD1_WIDTH (3)
                            10041 ; 127  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH (1)
                            10042 ; 128  |#define HW_DCDC_VDDIO_RSVD2_WIDTH (3)
                            10043 ; 129  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH (1)
                            10044 ; 130  |#define HW_DCDC_VDDIO_OK_WIDTH (1)
                            10045 ; 131  |#define HW_DCDC_VDDIO_RSVD3_WIDTH (2)
                            10046 ; 132  |
                            10047 ; 133  |
                            10048 ; 134  |
                            10049 ; 135  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_BITPOS (0)
                            10050 ; 136  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_BITPOS (8)
                            10051 ; 137  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_BITPOS (16)
                            10052 ; 138  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_BITPOS (20)
                            10053 ; 139  |#define HW_DCDC_VDDIO_OK_BITPOS (21)
                            10054 ; 140  |
                            10055 ; 141  |
                            10056 ; 142  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH)-1)<<HW_DCDC_VDDIO_VOLTAGE_LEVEL_BITPOS)        
                            10057 ; 143  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH)-1)<<HW_DCDC_VDDIO_BROWNOUT_LEVEL_BITPOS) 
                            10058 ; 144  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH)-1)<<HW_DCDC_VDDIO_BROWNOUT_ENABLE_BITPOS)  
                            10059 ; 145  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH)-1)<<HW_DCDC_VDDIO_BROWNOUT_STATUS_BITPOS)  
                            10060 ; 146  |
                            10061 ; 147  |
                            10062 ; 148  |
                            10063 ; 149  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDIO_VOLTAGE_LEVEL_SETMASK)     
                            10064 ; 150  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_LEVEL_SETMASK) 
                            10065 ; 151  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_ENABLE_SETMASK)  
                            10066 ; 152  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_STATUS_SETMASK)  
                            10067 ; 153  |
                            10068 ; 154  |
                            10069 ; 155  |typedef union               
                            10070 ; 156  |{
                            10071 ; 157  |    struct {
                            10072 ; 158  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH;
                            10073 ; 159  |        unsigned int RSVD0            : HW_DCDC_VDDIO_RSVD0_WIDTH;
                            10074 ; 160  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH;
                            10075 ; 161  |        unsigned int RSVD1            : HW_DCDC_VDDIO_RSVD1_WIDTH;
                            10076 ; 162  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH;
                            10077 ; 163  |        unsigned int RSVD2            : HW_DCDC_VDDIO_RSVD2_WIDTH;
                            10078 ; 164  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH;
                            10079 ; 165  |                 unsigned int VDDIO_OK        : HW_DCDC_VDDIO_OK_WIDTH;
                            10080 ; 166  |        unsigned int RSVD3            : HW_DCDC_VDDIO_RSVD3_WIDTH;
                            10081 ; 167  |    } B;
                            10082 ; 168  |    unsigned int I;
                            10083 ; 169  |} dcdc_vddio_type;
                            10084 ; 170  |#define HW_DCDC_VDDIO      (*(volatile dcdc_vddio_type _X*) (HW_DCDC_BASEADDR+2))    /* DcDc VDDIO Register */
                            10085 ; 171  |
                            10086 ; 172  |
                            10087 ; 173  |
                            10088 ; 174  |/////////////////////////////////////////////////////////////////////////////////
                            10089 ; 175  |//  DcDc VDDD Register (HW_DCDC_VDDD) Bit Definitions
                            10090 ; 176  |
                            10091 ; 177  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH (5)
                            10092 ; 178  |#define HW_DCDC_VDDD_RSVD0_WIDTH (3)
                            10093 ; 179  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH (5)
                            10094 ; 180  |#define HW_DCDC_VDDD_RSVD1_WIDTH (3)
                            10095 ; 181  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH (1)
                            10096 ; 182  |#define HW_DCDC_VDDD_RSVD2_WIDTH (3)
                            10097 ; 183  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH (1)
                            10098 ; 184  |#define HW_DCDC_VDDD_OK_WIDTH (1)
                            10099 ; 185  |#define HW_DCDC_VDDD_RSVD3_WIDTH (2)
                            10100 ; 186  |
                            10101 ; 187  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS (0)
                            10102 ; 188  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_BITPOS (8)
                            10103 ; 189  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_BITPOS (16)
                            10104 ; 190  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_BITPOS (20)
                            10105 ; 191  |#define HW_DCDC_VDDD_OK_BITPOS (21)
                            10106 ; 192  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH)-1)<<HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS)        
                            10107 ; 193  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH)-1)<<HW_DCDC_VDDD_BROWNOUT_LEVEL_BITPOS) 
                            10108 ; 194  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH)-1)<<HW_DCDC_VDDD_BROWNOUT_ENABLE_BITPOS)  
                            10109 ; 195  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH)-1)<<HW_DCDC_VDDD_BROWNOUT_STATUS_BITPOS)  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  41

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10110 ; 196  |
                            10111 ; 197  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK)     
                            10112 ; 198  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_LEVEL_SETMASK) 
                            10113 ; 199  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_ENABLE_SETMASK)  
                            10114 ; 200  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_STATUS_SETMASK)  
                            10115 ; 201  |
                            10116 ; 202  |typedef union               
                            10117 ; 203  |{
                            10118 ; 204  |    struct {
                            10119 ; 205  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH;
                            10120 ; 206  |        unsigned int RSVD0            : HW_DCDC_VDDD_RSVD0_WIDTH;
                            10121 ; 207  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH;
                            10122 ; 208  |        unsigned int RSVD1            : HW_DCDC_VDDD_RSVD1_WIDTH;
                            10123 ; 209  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH;
                            10124 ; 210  |        unsigned int RSVD2            : HW_DCDC_VDDD_RSVD2_WIDTH;
                            10125 ; 211  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH;
                            10126 ; 212  |                 unsigned int VDD_OK           : HW_DCDC_VDDD_OK_WIDTH;
                            10127 ; 213  |        unsigned int RSVD3            : HW_DCDC_VDDD_RSVD3_WIDTH;
                            10128 ; 214  |    } B;
                            10129 ; 215  |   unsigned int I;
                            10130 ; 216  |        unsigned U;
                            10131 ; 217  |} dcdc_vddd_type;
                            10132 ; 218  |#define HW_DCDC_VDDD      (*(volatile dcdc_vddd_type _X*) (HW_DCDC_BASEADDR+3))    /* DcDc VDDD Register */
                            10133 ; 219  |
                            10134 ; 220  |
                            10135 ; 221  |
                            10136 ; 222  |
                            10137 ; 223  |/////////////////////////////////////////////////////////////////////////////////
                            10138 ; 224  |
                            10139 ; 225  |//  DcDc Vdda Register (HW_DCDC_VDDA) Bit Definitions
                            10140 ; 226  |
                            10141 ; 227  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH (5)
                            10142 ; 228  |#define HW_DCDC_VDDA_RSVD0_WIDTH (3)
                            10143 ; 229  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH (5)
                            10144 ; 230  |#define HW_DCDC_VDDA_RSVD1_WIDTH (3)
                            10145 ; 231  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH (1)
                            10146 ; 232  |#define HW_DCDC_VDDA_RSVD2_WIDTH (3)
                            10147 ; 233  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH (1)
                            10148 ; 234  |#define HW_DCDC_VDDA_OK_WIDTH (1)
                            10149 ; 235  |#define HW_DCDC_VDDA_RSVD3_WIDTH (2)
                            10150 ; 236  |
                            10151 ; 237  |
                            10152 ; 238  |
                            10153 ; 239  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_BITPOS (0)
                            10154 ; 240  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_BITPOS (8)
                            10155 ; 241  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_BITPOS (16)
                            10156 ; 242  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_BITPOS (20)
                            10157 ; 243  |#define HW_DCDC_VDDA_OK_BITPOS (21)
                            10158 ; 244  |
                            10159 ; 245  |
                            10160 ; 246  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH)-1)<<HW_DCDC_VDDA_VOLTAGE_LEVEL_BITPOS)        
                            10161 ; 247  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH)-1)<<HW_DCDC_VDDA_BROWNOUT_LEVEL_BITPOS) 
                            10162 ; 248  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH)-1)<<HW_DCDC_VDDA_BROWNOUT_ENABLE_BITPOS)  
                            10163 ; 249  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH)-1)<<HW_DCDC_VDDA_BROWNOUT_STATUS_BITPOS)  
                            10164 ; 250  |
                            10165 ; 251  |
                            10166 ; 252  |
                            10167 ; 253  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDA_VOLTAGE_LEVEL_SETMASK)     
                            10168 ; 254  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_LEVEL_SETMASK) 
                            10169 ; 255  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_ENABLE_SETMASK)  
                            10170 ; 256  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_STATUS_SETMASK)  
                            10171 ; 257  |
                            10172 ; 258  |
                            10173 ; 259  |typedef union               
                            10174 ; 260  |{
                            10175 ; 261  |    struct {
                            10176 ; 262  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH;
                            10177 ; 263  |        unsigned int RSVD0            : HW_DCDC_VDDA_RSVD0_WIDTH;
                            10178 ; 264  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH;
                            10179 ; 265  |        unsigned int RSVD1            : HW_DCDC_VDDA_RSVD1_WIDTH;
                            10180 ; 266  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH;
                            10181 ; 267  |        unsigned int RSVD2            : HW_DCDC_VDDA_RSVD2_WIDTH;
                            10182 ; 268  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH;
                            10183 ; 269  |             unsigned int VDDA_OK          : HW_DCDC_VDDA_OK_WIDTH;
                            10184 ; 270  |        unsigned int RSVD3            : HW_DCDC_VDDA_RSVD3_WIDTH;
                            10185 ; 271  |    } B;
                            10186 ; 272  |    unsigned int I;
                            10187 ; 273  |} dcdc_vdda_type;
                            10188 ; 274  |#define HW_DCDC_VDDA      (*(volatile dcdc_vdda_type _X*) (HW_DCDC_BASEADDR+4))    /* DcDc VDDA Register */
                            10189 ; 275  |
                            10190 ; 276  |
                            10191 ; 277  |
                            10192 ; 278  |
                            10193 ; 279  |/////////////////////////////////////////////////////////////////////////////////
                            10194 ; 280  |
                            10195 ; 281  |//  DcDc#2 Control Register 0 (HW_DCDC2_CTRL0) Bit Definitions
                            10196 ; 282  |
                            10197 ; 283  |#define HW_DCDC2_CTRL0_PLEVBU_WIDTH (5)
                            10198 ; 284  |#define HW_DCDC2_CTRL0_RSVD0_WIDTH (3)
                            10199 ; 285  |#define HW_DCDC2_CTRL0_PLEVBO_WIDTH (5)
                            10200 ; 286  |#define HW_DCDC2_CTRL0_RSVD1_WIDTH (3)
                            10201 ; 287  |#define HW_DCDC2_CTRL0_NLEV_WIDTH (5)
                            10202 ; 288  |#define HW_DCDC2_CTRL0_RSVD2_WIDTH (3)
                            10203 ; 289  |
                            10204 ; 290  |
                            10205 ; 291  |
                            10206 ; 292  |#define HW_DCDC2_CTRL0_PLEVBU_BITPOS (0)
                            10207 ; 293  |#define HW_DCDC2_CTRL0_PLEVBO_BITPOS (8)
                            10208 ; 294  |#define HW_DCDC2_CTRL0_NLEV_BITPOS (16)
                            10209 ; 295  |
                            10210 ; 296  |#define HW_DCDC2_CTRL0_PLEVBU_SETMASK (((1<<HW_DCDC2_CTRL0_PLEVBU_WIDTH)-1)<<HW_DCDC2_CTRL0_PLEVBU_BITPOS)        
                            10211 ; 297  |#define HW_DCDC2_CTRL0_PLEVBO_SETMASK (((1<<HW_DCDC2_CTRL0_PLEVBO_WIDTH)-1)<<HW_DCDC2_CTRL0_PLEVBO_BITPOS) 
                            10212 ; 298  |#define HW_DCDC2_CTRL0_NLEV_SETMASK (((1<<HW_DCDC2_CTRL0_NLEV_WIDTH)-1)<<HW_DCDC2_CTRL0_NLEV_BITPOS)  
                            10213 ; 299  |
                            10214 ; 300  |#define HW_DCDC2_CTRL0_PLEVBU_CLRMASK (~(WORD)HW_DCDC2_CTRL0_PLEVBU_SETMASK)     
                            10215 ; 301  |#define HW_DCDC2_CTRL0_PLEVBO_CLRMASK (~(WORD)HW_DCDC2_CTRL0_PLEVBO_SETMASK) 
                            10216 ; 302  |#define HW_DCDC2_CTRL0_NLEV_CLRMASK (~(WORD)HW_DCDC2_CTRL0_NLEV_SETMASK)  
                            10217 ; 303  |
                            10218 ; 304  |
                            10219 ; 305  |typedef union               
                            10220 ; 306  |{
                            10221 ; 307  |    struct {
                            10222 ; 308  |        unsigned int PLEVBU           : HW_DCDC2_CTRL0_PLEVBU_WIDTH;
                            10223 ; 309  |        unsigned int RSVD0            : HW_DCDC2_CTRL0_RSVD0_WIDTH;
                            10224 ; 310  |        unsigned int PLEVBO           : HW_DCDC2_CTRL0_PLEVBO_WIDTH;
                            10225 ; 311  |        unsigned int RSVD1            : HW_DCDC2_CTRL0_RSVD1_WIDTH;
                            10226 ; 312  |        unsigned int NLEV             : HW_DCDC2_CTRL0_NLEV_WIDTH;
                            10227 ; 313  |        unsigned int RSVD2            : HW_DCDC2_CTRL0_RSVD2_WIDTH;
                            10228 ; 314  |    } B;
                            10229 ; 315  |    unsigned int I;
                            10230 ; 316  |} dcdc2_ctrl0_type; 
                            10231 ; 317  |#define HW_DCDC2_CTRL0      (*(volatile dcdc2_ctrl0_type _X*) (HW_DCDC_BASEADDR+5))    /* DcDc#2 Limit Level Register */
                            10232 ; 318  |
                            10233 ; 319  |
                            10234 ; 320  |
                            10235 ; 321  |
                            10236 ; 322  |/////////////////////////////////////////////////////////////////////////////////
                            10237 ; 323  |
                            10238 ; 324  |//  DcDc#2 Control Register #1 (HW_DCDC2_CTRL1) Bit Definitions
                            10239 ; 325  |
                            10240 ; 326  |#define HW_DCDC2_CTRL1_C_WIDTH (4)
                            10241 ; 327  |#define HW_DCDC2_CTRL1_R_WIDTH (4)
                            10242 ; 328  |#define HW_DCDC2_CTRL1_FFOR_WIDTH (3)
                            10243 ; 329  |#define HW_DCDC2_CTRL1_RSVD0_WIDTH (1)
                            10244 ; 330  |#define HW_DCDC2_CTRL1_PFMCTRL_WIDTH (12)
                            10245 ; 331  |
                            10246 ; 332  |
                            10247 ; 333  |#define HW_DCDC2_CTRL1_C_BITPOS (0)
                            10248 ; 334  |#define HW_DCDC2_CTRL1_R_BITPOS (4)
                            10249 ; 335  |#define HW_DCDC2_CTRL1_FFOR_BITPOS (8)
                            10250 ; 336  |#define HW_DCDC2_CTRL1_PFMCTRL_BITPOS (12)
                            10251 ; 337  |
                            10252 ; 338  |
                            10253 ; 339  |
                            10254 ; 340  |#define HW_DCDC2_CTRL1_C_SETMASK (((1<<HW_DCDC2_CTRL1_C_WIDTH)-1)<<HW_DCDC2_CTRL1_C_BITPOS)        
                            10255 ; 341  |#define HW_DCDC2_CTRL1_R_SETMASK (((1<<HW_DCDC2_CTRL1_R_WIDTH)-1)<<HW_DCDC2_CTRL1_R_BITPOS) 
                            10256 ; 342  |#define HW_DCDC2_CTRL1_FFOR_SETMASK (((1<<HW_DCDC2_CTRL1_FFOR_WIDTH)-1)<<HW_DCDC2_CTRL1_FFOR_BITPOS)  
                            10257 ; 343  |#define HW_DCDC2_CTRL1_PFMCTRL_SETMASK (((1<<HW_DCDC2_CTRL1_PFMCTRL_WIDTH)-1)<<HW_DCDC2_CTRL1_PFMCTRL_BITPOS)  
                            10258 ; 344  |
                            10259 ; 345  |
                            10260 ; 346  |
                            10261 ; 347  |#define HW_DCDC2_CTRL1_C_CLRMASK (~(WORD)HW_DCDC2_CTRL1_C_SETMASK)     
                            10262 ; 348  |#define HW_DCDC2_CTRL1_R_CLRMASK (~(WORD)HW_DCDC2_CTRL1_R_SETMASK) 
                            10263 ; 349  |#define HW_DCDC2_CTRL1_FFOR_CLRMASK (~(WORD)HW_DCDC2_CTRL1_FFOR_SETMASK)  
                            10264 ; 350  |#define HW_DCDC2_CTRL1_PFMCTRL_CLRMASK (~(WORD)HW_DCDC2_CTRL1_PFMCTRL_SETMASK)  
                            10265 ; 351  |
                            10266 ; 352  |
                            10267 ; 353  |typedef union               
                            10268 ; 354  |{
                            10269 ; 355  |    struct {
                            10270 ; 356  |        unsigned int C                : HW_DCDC2_CTRL1_C_WIDTH;
                            10271 ; 357  |        unsigned int R                : HW_DCDC2_CTRL1_R_WIDTH;
                            10272 ; 358  |        unsigned int FFOR             : HW_DCDC2_CTRL1_FFOR_WIDTH;
                            10273 ; 359  |        unsigned int RSVD0            : HW_DCDC2_CTRL1_RSVD0_WIDTH;
                            10274 ; 360  |        unsigned int PFMCTRL          : HW_DCDC2_CTRL1_FFOR_WIDTH;
                            10275 ; 361  |    } B;
                            10276 ; 362  |    unsigned int I;
                            10277 ; 363  |} dcdc2_ctrl1_type;
                            10278 ; 364  |#define HW_DCDC2_CTRL1      (*(volatile dcdc2_ctrl1_type _X*) (HW_DCDC_BASEADDR+6))    /* DcDc#2 Ctrl Register #1 */
                            10279 ; 365  |
                            10280 ; 366  |
                            10281 ; 367  |
                            10282 ; 368  |
                            10283 ; 369  |/////////////////////////////////////////////////////////////////////////////////
                            10284 ; 370  |
                            10285 ; 371  |//  Speed Monitoring Register (HW_SPEED) Bit Definitions
                            10286 ; 372  |
                            10287 ; 373  |#define HW_SPEED_OSC1_PWRUP_WIDTH (1)
                            10288 ; 374  |#define HW_SPEED_OSC1_START_COUNT_WIDTH (1)
                            10289 ; 375  |#define HW_SPEED_RSVD0_WIDTH (2)
                            10290 ; 376  |#define HW_SPEED_RINGOSC1_WIDTH (7)
                            10291 ; 377  |#define HW_SPEED_RSVD1_WIDTH (1)
                            10292 ; 378  |#define HW_SPEED_OSC2_PWRUP_WIDTH (1)
                            10293 ; 379  |#define HW_SPEED_OSC2_START_COUNT_WIDTH (1)
                            10294 ; 380  |#define HW_SPEED_RSVD2_WIDTH (2)
                            10295 ; 381  |#define HW_SPEED_RINGOSC2_WIDTH (7)
                            10296 ; 382  |#define HW_SPEED_RSVD3_WIDTH (1)
                            10297 ; 383  |
                            10298 ; 384  |
                            10299 ; 385  |
                            10300 ; 386  |#define HW_SPEED_OSC1_PWRUP_BITPOS (0)
                            10301 ; 387  |#define HW_SPEED_OSC1_START_COUNT_BITPOS (1)
                            10302 ; 388  |#define HW_SPEED_RINGOSC1_BITPOS (4)
                            10303 ; 389  |#define HW_SPEED_OSC2_PWRUP_BITPOS (12)
                            10304 ; 390  |#define HW_SPEED_OSC2_START_COUNT_BITPOS (13)
                            10305 ; 391  |#define HW_SPEED_RINGOSC2_BITPOS (16)
                            10306 ; 392  |
                            10307 ; 393  |
                            10308 ; 394  |#define HW_SPEED_OSC1_PWRUP_SETMASK (((1<<HW_SPEED_OSC1_PWRUP_WIDTH)-1)<<HW_SPEED_OSC1_PWRUP_BITPOS)        
                            10309 ; 395  |#define HW_SPEED_OSC1_START_COUNT_SETMASK (((1<<HW_SPEED_OSC1_START_COUNT_WIDTH)-1)<<HW_SPEED_OSC1_START_COUNT_BITPOS)        
                            10310 ; 396  |#define HW_SPEED_RINGOSC1_SETMASK (((1<<HW_SPEED_RINGOSC1_WIDTH)-1)<<HW_SPEED_RINGOSC1_BITPOS) 
                            10311 ; 397  |#define HW_SPEED_OSC2_PWRUP_SETMASK (((1<<HW_SPEED_OSC2_PWRUP_WIDTH)-1)<<HW_SPEED_OSC2_PWRUP_BITPOS)        
                            10312 ; 398  |
                            10313 ; 399  |#define HW_SPEED_OSC2_START_COUNT_SETMASK (((1<<HW_SPEED_OSC2_START_COUNT_WIDTH)-1)<<HW_SPEED_OSC2_START_COUNT_BITPOS)        
                            10314 ; 400  |#define HW_SPEED_RINGOSC2_SETMASK (((1<<HW_SPEED_RINGOSC2_WIDTH)-1)<<HW_SPEED_RINGOSC2_BITPOS) 
                            10315 ; 401  |
                            10316 ; 402  |
                            10317 ; 403  |
                            10318 ; 404  |#define HW_SPEED_OSC1_PWRUP_CLRMASK (~(WORD)HW_SPEED_OSC1_PWRUP_SETMASK)     
                            10319 ; 405  |#define HW_SPEED_OSC1_START_COUNT_CLRMASK (~(WORD)HW_SPEED_OSC1_START_COUNT_SETMASK)     
                            10320 ; 406  |#define HW_SPEED_RINGOSC1_CLRMASK (~(WORD)HW_SPEED_RINGOSC1_SETMASK) 
                            10321 ; 407  |#define HW_SPEED_OSC2_PWRUP_CLRMASK (~(WORD)HW_SPEED_OSC2_PWRUP_SETMASK)   
                            10322 ; 408  |#define HW_SPEED_OSC2_START_COUNT_CLRMASK (~(WORD)HW_SPEED_OSC2_START_COUNT_SETMASK)     
                            10323 ; 409  |#define HW_SPEED_RINGOSC2_CLRMASK (~(WORD)HW_SPEED_RINGOSC2_SETMASK) 
                            10324 ; 410  |
                            10325 ; 411  |
                            10326 ; 412  |typedef union               
                            10327 ; 413  |{
                            10328 ; 414  |    struct {
                            10329 ; 415  |        unsigned int OSC1_PWRUP          : HW_SPEED_OSC1_PWRUP_WIDTH;
                            10330 ; 416  |        unsigned int OSC1_START_COUNT    : HW_SPEED_OSC1_START_COUNT_WIDTH;
                            10331 ; 417  |        unsigned int RSVD0               : HW_SPEED_RSVD0_WIDTH;
                            10332 ; 418  |        unsigned int RINGOSC1            : HW_SPEED_RINGOSC1_WIDTH;
                            10333 ; 419  |        unsigned int RSVD1               : HW_SPEED_RSVD1_WIDTH;
                            10334 ; 420  |        unsigned int OSC2_PWRUP          : HW_SPEED_OSC2_PWRUP_WIDTH;
                            10335 ; 421  |        unsigned int OSC2_START_COUNT    : HW_SPEED_OSC2_START_COUNT_WIDTH;
                            10336 ; 422  |        unsigned int RSVD2               : HW_SPEED_RSVD2_WIDTH;
                            10337 ; 423  |        unsigned int RINGOSC2            : HW_SPEED_RINGOSC2_WIDTH;
                            10338 ; 424  |        unsigned int RSVD3               : HW_SPEED_RSVD3_WIDTH;
                            10339 ; 425  |    } B;
                            10340 ; 426  |    unsigned int I;
                            10341 ; 427  |} speed_type;
                            10342 ; 428  |#define HW_SPEED      (*(volatile speed_type _X*) (HW_DCDC_BASEADDR+7))    /* Speed Measurement Register */
                            10343 ; 429  |
                            10344 ; 430  |
                            10345 ; 431  |
                            10346 ; 432  |
                            10347 ; 433  |
                            10348 ; 434  |
                            10349 ; 435  |
                            10350 ; 436  |// DC DC Test Bit Register (HW_DCDCTBR) Definitions
                            10351 ; 437  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH 4
                            10352 ; 438  |#define HW_DCDC_TBR_DCDC1_DIS_5BIT_WIDTH 1
                            10353 ; 439  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH 1
                            10354 ; 440  |#define HW_DCDC_TBR_DCDC1_CLK4X_WIDTH 1
                            10355 ; 441  |#define HW_DCDC_TBR_DCDC1_CLK2X_WIDTH 1
                            10356 ; 442  |#define HW_DCDC_TBR_DCDC1_NOZERO_WIDTH 1
                            10357 ; 443  |#define HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_WIDTH 1
                            10358 ; 444  |#define HW_DCDC_TBR_DCDC1_PFM_WIDTH 1
                            10359 ; 445  |#define HW_DCDC_TBR_DCDC1_STOPCLK_WIDTH 1
                            10360 ; 446  |#define HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_WIDTH 1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  42

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10361 ; 447  |#define HW_DCDC_TBR_DCDC_ANA_LESSI_WIDTH 1
                            10362 ; 448  |#define HW_DCDC_TBR_DCDC_MORE_CAP_WIDTH 1
                            10363 ; 449  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH 1
                            10364 ; 450  |#define HW_DCDC_TBR_DCDC1_NEW_SCHEME_WIDTH 1
                            10365 ; 451  |#define HW_DCDC_TBR_DCDC1_HALF_FETS_WIDTH 1
                            10366 ; 452  |#define HW_DCDC_TBR_DCDC2_DIS_5BIT_WIDTH 1
                            10367 ; 453  |#define HW_DCDC_TBR_DCDC2_CLK4X_WIDTH 1
                            10368 ; 454  |#define HW_DCDC_TBR_DCDC2_CLK2X_WIDTH 1
                            10369 ; 455  |#define HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_WIDTH 1
                            10370 ; 456  |#define HW_DCDC_TBR_DCDC2_PFM_WIDTH 1
                            10371 ; 457  |#define HW_DCDC_TBR_DCDC2_STOPCLK_WIDTH 1
                            10372 ; 458  |
                            10373 ; 459  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS (0)
                            10374 ; 460  |#define HW_DCDC_TBR_DCDC1_DIS_5BIT_BITPOS (4)
                            10375 ; 461  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_BITPOS (5)
                            10376 ; 462  |#define HW_DCDC_TBR_DCDC1_CLK4X_BITPOS (6)
                            10377 ; 463  |#define HW_DCDC_TBR_DCDC1_CLK2X_BITPOS (7)
                            10378 ; 464  |#define HW_DCDC_TBR_DCDC1_NOZERO_BITPOS (8)
                            10379 ; 465  |#define HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_BITPOS (9)
                            10380 ; 466  |#define HW_DCDC_TBR_DCDC1_PFM_BITPOS (10)
                            10381 ; 467  |#define HW_DCDC_TBR_DCDC1_STOPCLK_BITPOS (11)
                            10382 ; 468  |#define HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_BITPOS (12)
                            10383 ; 469  |#define HW_DCDC_TBR_DCDC_ANA_LESSI_BITPOS (13)
                            10384 ; 470  |#define HW_DCDC_TBR_DCDC_MORE_CAP_BITPOS (14)
                            10385 ; 471  |#define HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS (15)
                            10386 ; 472  |#define HW_DCDC_TBR_DCDC1_NEW_SCHEME_BITPOS (16)
                            10387 ; 473  |#define HW_DCDC_TBR_DCDC1_HALF_FETS_BITPOS (17)
                            10388 ; 474  |#define HW_DCDC_TBR_DCDC2_DIS_5BIT_BITPOS (18)
                            10389 ; 475  |#define HW_DCDC_TBR_DCDC2_CLK4X_BITPOS (19)
                            10390 ; 476  |#define HW_DCDC_TBR_DCDC2_CLK2X_BITPOS (20)
                            10391 ; 477  |#define HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_BITPOS (21)
                            10392 ; 478  |#define HW_DCDC_TBR_DCDC2_PFM_BITPOS (22)
                            10393 ; 479  |#define HW_DCDC_TBR_DCDC2_STOPCLK_BITPOS (23)
                            10394 ; 480  |
                            10395 ; 481  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK (((1<<HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH)-1)<<HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS)
                            10396 ; 482  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK (((1<<HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH)-1)<<HW_DCDC_TBR_DCDC1_BAT_ADJ_BITPOS)
                            10397 ; 483  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMASK (((1<<HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH)-1)<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)
                            10398 ; 484  |
                            10399 ; 485  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK)
                            10400 ; 486  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK)
                            10401 ; 487  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMASK)
                            10402 ; 488  |
                            10403 ; 489  |// Defines for What needs to change to be able to use a higher Core voltage and when the change should happen
                            10404 ; 490  |#define HW_DCDC_VDDD_CHANGE_TBR_CUTOFF_VALUE ((18<<HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS)&HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK)
                            10405 ; 491  |#define HW_DCDC_TBR_VDDD_HI_VALUE ((1<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)&HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMASK)
                            10406 ; 492  |#define HW_DCDC_TBR_VDDD_LO_VALUE (((1<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)&HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMASK)+((2<<HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS)&HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK)+((1<<HW_DCDC_TBR_DC
                                  DC1_BAT_ADJ_BITPOS)&HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK))
                            10407 ; 493  |
                            10408 ; 494  |typedef union               
                            10409 ; 495  |{
                            10410 ; 496  |    struct {
                            10411 ; 497  |        unsigned int DCDC1_ADJ_TN               : HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH;
                            10412 ; 498  |        unsigned int DCDC1_DIS_5BIT             : HW_DCDC_TBR_DCDC1_DIS_5BIT_WIDTH;
                            10413 ; 499  |        unsigned int DCDC1_BAT_ADJ              : HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH;
                            10414 ; 500  |        unsigned int DCDC1_CLK4X                : HW_DCDC_TBR_DCDC1_CLK4X_WIDTH;
                            10415 ; 501  |        unsigned int DCDC1_CLK2X                : HW_DCDC_TBR_DCDC1_CLK2X_WIDTH;
                            10416 ; 502  |        unsigned int DCDC1_NOZERO               : HW_DCDC_TBR_DCDC1_NOZERO_WIDTH;
                            10417 ; 503  |        unsigned int DCDC1_VDD5V_ACTIVE         : HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_WIDTH;
                            10418 ; 504  |        unsigned int DCDC1_PFM                  : HW_DCDC_TBR_DCDC1_PFM_WIDTH;
                            10419 ; 505  |        unsigned int DCDC1_STOPCLK              : HW_DCDC_TBR_DCDC1_STOPCLK_WIDTH;
                            10420 ; 506  |        unsigned int PWRUP_VDDIO_BRNOUT         : HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_WIDTH;
                            10421 ; 507  |        unsigned int DCDC_ANA_LESSI             : HW_DCDC_TBR_DCDC_ANA_LESSI_WIDTH;
                            10422 ; 508  |        unsigned int DCDC_MORE_CAP              : HW_DCDC_TBR_DCDC_MORE_CAP_WIDTH;
                            10423 ; 509  |        unsigned int DCDC_ANA_BGR_BIAS          : HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH;
                            10424 ; 510  |        unsigned int DCDC1_NEW_SCHEME           : HW_DCDC_TBR_DCDC1_NEW_SCHEME_WIDTH;
                            10425 ; 511  |        unsigned int DCDC1_HALF_FETS            : HW_DCDC_TBR_DCDC1_HALF_FETS_WIDTH;
                            10426 ; 512  |        unsigned int DCDC2_DIS_5BIT             : HW_DCDC_TBR_DCDC2_DIS_5BIT_WIDTH;
                            10427 ; 513  |        unsigned int DCDC2_CLK4X                : HW_DCDC_TBR_DCDC2_CLK4X_WIDTH;
                            10428 ; 514  |        unsigned int DCDC2_CLK2X                : HW_DCDC_TBR_DCDC2_CLK2X_WIDTH;
                            10429 ; 515  |        unsigned int DCDC2_VDD5V_ACTIVE         : HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_WIDTH;
                            10430 ; 516  |        unsigned int DCDC2_PFM                  : HW_DCDC_TBR_DCDC2_PFM_WIDTH;
                            10431 ; 517  |        unsigned int DCDC2_STOPCLK              : HW_DCDC_TBR_DCDC2_STOPCLK_WIDTH;
                            10432 ; 518  |    } B;
                            10433 ; 519  |    unsigned int I;
                            10434 ; 520  |} usb_dcdctbr_type;
                            10435 ; 521  |#define HW_DCDC_TBR                     (*(volatile usb_dcdctbr_type _X*) (HW_DCDC_BASEADDR+8))    /* Analog test bit register*/
                            10436 ; 522  |
                            10437 ; 523  |
                            10438 ; 524  |/////////////////////////////////////////////////////////////////////////////////
                            10439 ; 525  |
                            10440 ; 526  |//  Analog Persistent Config (HW_VDD5V_PWR_CHARGE) Bit Definitions
                            10441 ; 527  |
                            10442 ; 528  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH (6)
                            10443 ; 529  |#define HW_VDD5V_PWR_CHARGE_RSVD0_WIDTH (2)
                            10444 ; 530  |#define HW_VDD5V_PWR_CHARGE_PWD_WIDTH (1)
                            10445 ; 531  |#define HW_VDD5V_PWR_CHARGE_RES_WIDTH (1)
                            10446 ; 532  |#define HW_VDD5V_PWR_CHARGE_NIMH_WIDTH (1)
                            10447 ; 533  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH (1)
                            10448 ; 534  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH (1)
                            10449 ; 535  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WIDTH (1)
                            10450 ; 536  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH (1)
                            10451 ; 537  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH (1)
                            10452 ; 538  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH (1)
                            10453 ; 539  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH (1)
                            10454 ; 540  |#define HW_VDD5V_PWR_CHARGE_RSVD1_WIDTH (2)
                            10455 ; 541  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH (1)
                            10456 ; 542  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_WIDTH (2)
                            10457 ; 543  |#define HW_VDD5V_PWR_CHARGE_RSVD2_WIDTH (3)
                            10458 ; 544  |
                            10459 ; 545  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_BITPOS (0)
                            10460 ; 546  |#define HW_VDD5V_PWR_CHARGE_PWD_BITPOS (8)
                            10461 ; 547  |#define HW_VDD5V_PWR_CHARGE_RES_BITPOS (9)
                            10462 ; 548  |#define HW_VDD5V_PWR_CHARGE_NIMH_BITPOS (10)
                            10463 ; 549  |
                            10464 ; 550  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_BITPOS (11)
                            10465 ; 551  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_BITPOS (12)
                            10466 ; 552  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_BITPOS (13)
                            10467 ; 553  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_BITPOS (14)
                            10468 ; 554  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_BITPOS (15)
                            10469 ; 555  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_BITPOS (16)
                            10470 ; 556  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_BITPOS (17)
                            10471 ; 557  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_BITPOS (20)
                            10472 ; 558  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_BITPOS (21)
                            10473 ; 559  |
                            10474 ; 560  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_BATT_CURRENT_BITPOS)        
                            10475 ; 561  |#define HW_VDD5V_PWR_CHARGE_PWD_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_PWD_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_PWD_BITPOS)        
                            10476 ; 562  |#define HW_VDD5V_PWR_CHARGE_RES_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_RES_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_RES_BITPOS) 
                            10477 ; 563  |#define HW_VDD5V_PWR_CHARGE_NIMH_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_NIMH_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_NIMH_BITPOS) 
                            10478 ; 564  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_LI_TYPE_BITPOS) 
                            10479 ; 565  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_BITPOS)        
                            10480 ; 566  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_BITPOS)        
                            10481 ; 567  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_DCANA_LP_BITPOS) 
                            10482 ; 568  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_TEST_USBREGS_BITPOS) 
                            10483 ; 569  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_DRV_BATT_BITPOS) 
                            10484 ; 570  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_BITPOS) 
                            10485 ; 571  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_BITPOS) 
                            10486 ; 572  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_BATT_INFO_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_BATT_INFO_BITPOS) 
                            10487 ; 573  |
                            10488 ; 574  |
                            10489 ; 575  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_BATT_CURRENT_SETMASK)     
                            10490 ; 576  |#define HW_VDD5V_PWR_CHARGE_PWD_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_PWD_SETMASK)     
                            10491 ; 577  |#define HW_VDD5V_PWR_CHARGE_RES_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_RES_SETMASK) 
                            10492 ; 578  |#define HW_VDD5V_PWR_CHARGE_NIMH_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_NIMH_SETMASK) 
                            10493 ; 579  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_LI_TYPE_SETMASK) 
                            10494 ; 580  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_SETMASK)     
                            10495 ; 581  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_SETMASK)     
                            10496 ; 582  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DCANA_LP_SETMASK) 
                            10497 ; 583  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_TEST_USBREGS_SETMASK) 
                            10498 ; 584  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DRV_BATT_SETMASK) 
                            10499 ; 585  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_SETMASK) 
                            10500 ; 586  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_SETMASK) 
                            10501 ; 587  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_BATT_INFO_SETMASK) 
                            10502 ; 588  |
                            10503 ; 589  |typedef union               
                            10504 ; 590  |{
                            10505 ; 591  |    struct {
                            10506 ; 592  |        unsigned int BATT_CURRENT               : HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH;
                            10507 ; 593  |        unsigned int RSVD0                      : HW_VDD5V_PWR_CHARGE_RSVD0_WIDTH;
                            10508 ; 594  |        unsigned int PWD                        : HW_VDD5V_PWR_CHARGE_PWD_WIDTH;
                            10509 ; 595  |        unsigned int RES                        : HW_VDD5V_PWR_CHARGE_RES_WIDTH;
                            10510 ; 596  |        unsigned int NIMH                       : HW_VDD5V_PWR_CHARGE_NIMH_WIDTH;
                            10511 ; 597  |        unsigned int LI_TYPE                    : HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH;
                            10512 ; 598  |        unsigned int DISABLE_ILIMIT             : HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH;
                            10513 ; 599  |        unsigned int PWDN_ON_IOBRNOUT           : HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WIDTH;
                            10514 ; 600  |        unsigned int DCANA_LP                   : HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH;
                            10515 ; 601  |        unsigned int TEST_USBREGS               : HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH;
                            10516 ; 602  |        unsigned int DRV_BATT                   : HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH;
                            10517 ; 603  |        unsigned int SWCHRG_BAT                 : HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH;
                            10518 ; 604  |        unsigned int RSVD1                      : HW_VDD5V_PWR_CHARGE_RSVD1_WIDTH;
                            10519 ; 605  |        unsigned int VDD5V_PRESENT              : HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH;
                            10520 ; 606  |        unsigned int RSVD2                      : HW_VDD5V_PWR_CHARGE_RSVD2_WIDTH;
                            10521 ; 607  |    } B;
                            10522 ; 608  |    unsigned int I;
                            10523 ; 609  |} usb_pwr_charge_type;
                            10524 ; 610  |#define HW_VDD5V_PWR_CHARGE      (*(volatile usb_pwr_charge_type _X*) (HW_DCDC_BASEADDR+17))    /* Analog Persistent Config Register */
                            10525 ; 611  |
                            10526 ; 612  |#define HW_DCDC_PERSIST_AUTO_RESTART_STAT_WIDTH 1
                            10527 ; 613  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_WIDTH 1
                            10528 ; 614  |#define HW_DCDC_PERSIST_UPDATE_WIDTH 1
                            10529 ; 615  |#define HW_DCDC_PERSIST_AUTO_RESTART_WIDTH 1
                            10530 ; 616  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_WIDTH 1
                            10531 ; 617  |#define HW_DCDC_PERSIST_LOW_BATT_TYPE_WIDTH 1
                            10532 ; 618  |#define HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_WIDTH 1
                            10533 ; 619  |#define HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_WIDTH 1
                            10534 ; 620  |#define HW_DCDC_PERSIST_XTAL_TRIM1_WIDTH 1
                            10535 ; 621  |#define HW_DCDC_PERSIST_XTAL_TRIM0_WIDTH 1
                            10536 ; 622  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_WIDTH 1
                            10537 ; 623  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_WIDTH 1
                            10538 ; 624  |#define HW_DCDC_PERSIST_XTAL_TRM_ENABLE_WIDTH 1
                            10539 ; 625  |#define HW_DCDC_PERSIST_RSRVD_WIDTH 2
                            10540 ; 626  |
                            10541 ; 627  |#define HW_DCDC_PERSIST_AUTO_RESTART_STAT_BITPOS 12
                            10542 ; 628  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_BITPOS 11
                            10543 ; 629  |#define HW_DCDC_PERSIST_UPDATE_BITPOS 10
                            10544 ; 630  |#define HW_DCDC_PERSIST_AUTO_RESTART_BITPOS 9
                            10545 ; 631  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_BITPOS 8 
                            10546 ; 632  |#define HW_DCDC_PERSIST_LOW_BATT_TYPE_BITPOS 7
                            10547 ; 633  |#define HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_BITPOS 6
                            10548 ; 634  |#define HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_BITPOS 5
                            10549 ; 635  |#define HW_DCDC_PERSIST_XTAL_TRIM1_BITPOS 4
                            10550 ; 636  |#define HW_DCDC_PERSIST_XTAL_TRIM0_BITPOS 3
                            10551 ; 637  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_BITPOS 2
                            10552 ; 638  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_BITPOS 1
                            10553 ; 639  |#define HW_DCDC_PERSIST_XTAL_TRM_ENABLE_BITPOS 0
                            10554 ; 640  |
                            10555 ; 641  |typedef union               
                            10556 ; 642  |{
                            10557 ; 643  |    struct {       
                            10558 ; 644  |       int XTAL_TRM_ENABLE             : HW_DCDC_PERSIST_XTAL_TRM_ENABLE_WIDTH;
                            10559 ; 645  |       int XTAL_BIAS_DOWN0             : HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_WIDTH;
                            10560 ; 646  |       int XTAL_BIAS_DOWN1             : HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_WIDTH;
                            10561 ; 647  |       int XTAL_TRIM0                  : HW_DCDC_PERSIST_XTAL_TRIM0_WIDTH;
                            10562 ; 648  |       int XTAL_TRIM1                  : HW_DCDC_PERSIST_XTAL_TRIM1_WIDTH;
                            10563 ; 649  |       int SLEEP_XTAL_ENABLE           : HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_WIDTH;
                            10564 ; 650  |       int LOW_BATTERY_ENABLE          : HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_WIDTH;
                            10565 ; 651  |       int LOW_BATT_TYPE               : HW_DCDC_PERSIST_LOW_BATT_TYPE_WIDTH;
                            10566 ; 652  |       int DELAY_5V_AUTO_RESTART       : HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_WIDTH;
                            10567 ; 653  |       int AUTO_RESTART                : HW_DCDC_PERSIST_AUTO_RESTART_WIDTH;
                            10568 ; 654  |       int UPDATE                      : HW_DCDC_PERSIST_UPDATE_WIDTH;
                            10569 ; 655  |       int DELAY_5V_AUTO_RESTART_STAT  : HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_WIDTH;
                            10570 ; 656  |       int AUTO_RESTART_STAT           : HW_DCDC_PERSIST_AUTO_RESTART_STAT_WIDTH;
                            10571 ; 657  |       int RSRVD                       : HW_DCDC_PERSIST_RSRVD_WIDTH;
                            10572 ; 658  |    } B;
                            10573 ; 659  |    int I;
                            10574 ; 660  |} usb_dcdcpersist_type;
                            10575 ; 661  |#define HW_DCDC_PERSIST                (*(volatile usb_dcdcpersist_type _X*) (HW_DCDC_BASEADDR+15))    /* Analog test bit register*/
                            10576 ; 662  |
                            10577 ; 663  |
                            10578 ; 664  |
                            10579 ; 665  |#endif
                            10580 ; 666  |
                            10581 ; 667  |
                            10582 ; 668  |
                            10583 
                            10585 
                            10586 ; 21   |#include "regsemc.h"
                            10587 
                            10589 
                            10590 ; 1    |#if !(defined(__REGS_EMC_INC))
                            10591 ; 2    |#define __REGS_EMC_INC 1
                            10592 ; 3    |
                            10593 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                            10594 ; 5    |//   Module base addresses
                            10595 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                            10596 ; 7    |#define HW_EMC_BASEADDR 0xF000
                            10597 ; 8    |
                            10598 ; 9    |/////////////////////////////////////////////////////////////////////////////////
                            10599 ; 10   |//  EMC Registers
                            10600 ; 11   |/////////////////////////////////////////////////////////////////////////////////
                            10601 ; 12   |
                            10602 ; 13   |
                            10603 ; 14   |/////////////////////////////////////////////////////////////////////////////////
                            10604 ; 15   |//  Flash Control Register (HW_FLCR) Bit Definitions
                            10605 ; 16   |
                            10606 ; 17   |typedef union               /*Flash Control Register*/
                            10607 ; 18   |{
                            10608 ; 19   |    struct
                            10609 ; 20   |    {
                            10610 ; 21   |    int KICK        :1;
                            10611 ; 22   |    int RW          :1;
                            10612 ; 23   |    int TCIE        :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  43

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10613 ; 24   |    int IRQP        :1;
                            10614 ; 25   |    unsigned MMD    :2;
                            10615 ; 26   |    unsigned NB     :11;
                            10616 ; 27   |    unsigned RSVD   :4;
                            10617 ; 28   |    int SRST        :1;
                            10618 ; 29   |    } B;
                            10619 ; 30   |    int I;
                            10620 ; 31   |} flcr_type;
                            10621 ; 32   |
                            10622 ; 33   |#define HW_FLCR_KICK_BITPOS 0
                            10623 ; 34   |#define HW_FLCR_RW_BITPOS 1
                            10624 ; 35   |#define HW_FLCR_TCIE_BITPOS 2
                            10625 ; 36   |#define HW_FLCR_IRQP_BITPOS 3
                            10626 ; 37   |#define HW_FLCR_MMD_BITPOS 4
                            10627 ; 38   |#define HW_FLCR_NB_BITPOS 6
                            10628 ; 39   |#define HW_FLCR_SRST_BITPOS 21
                            10629 ; 40   |
                            10630 ; 41   |#define HW_FLCR_KICK_SETMASK 1<<HW_FLCR_KICK_BITPOS
                            10631 ; 42   |#define HW_FLCR_RW_SETMASK 1<<HW_FLCR_RW_BITPOS
                            10632 ; 43   |#define HW_FLCR_READ_KICK_SETMASK HW_FLCR_KICK_SETMASK|HW_FLCR_RW_SETMASK
                            10633 ; 44   |#define HW_FLCR_WRITE_KICK_SETMASK HW_FLCR_KICK_SETMASK
                            10634 ; 45   |#define HW_FLCR_TCIE_SETMASK 1<<HW_FLCR_TCIE_BITPOS
                            10635 ; 46   |#define HW_FLCR_IRQP_SETMASK 1<<HW_FLCR_IRQP_BITPOS
                            10636 ; 47   |#define HW_FLCR_MMD_SETMASK 3<<HW_FLCR_MMD_BITPOS
                            10637 ; 48   |#define HW_FLCR_NB_SETMASK 0x7FF<<HW_FLCR_NB_BITPOS
                            10638 ; 49   |#define HW_FLCR_SRST_SETMASK 1<<HW_FLCR_SRST_BITPOS
                            10639 ; 50   |
                            10640 ; 51   |#define HW_FLCR_KICK_CLRMASK ~(WORD)HW_FLCR_KICK_SETMASK
                            10641 ; 52   |#define HW_FLCR_RW_CLRMASK ~(WORD)HW_FLCR_RW_SETMASK
                            10642 ; 53   |#define HW_FLCR_TCIE_CLRMASK ~(WORD)HW_FLCR_TCIE_SETMASK
                            10643 ; 54   |#define HW_FLCR_IRQP_CLRMASK ~(WORD)HW_FLCR_IRQP_SETMASK
                            10644 ; 55   |#define HW_FLCR_MMD_CLRMASK ~(WORD)HW_FLCR_MMD_SETMASK
                            10645 ; 56   |#define HW_FLCR_NB_CLRMASK ~(WORD)HW_FLCR_NB_SETMASK
                            10646 ; 57   |#define HW_FLCR_SRST_CLRMASK ~(WORD)HW_FLCR_SRST_SETMASK
                            10647 ; 58   |
                            10648 ; 59   |
                            10649 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            10650 ; 61   |//  Flash Start Address Low Register (HW_FLSALR) Bit Definitions
                            10651 ; 62   |
                            10652 ; 63   |typedef union           /* Flash Start Address Low*/
                            10653 ; 64   |{
                            10654 ; 65   |    struct
                            10655 ; 66   |    {
                            10656 ; 67   |    unsigned XA     : 24;
                            10657 ; 68   |    } B;
                            10658 ; 69   |    int I;
                            10659 ; 70   |} flsalr_type;
                            10660 ; 71   |
                            10661 ; 72   |#define HW_FLSALR_XA_BITPOS 0
                            10662 ; 73   |
                            10663 ; 74   |#define HW_FLSALR_XA_SETMASK 0xFFFFFF<<HW_FLSALR_XA_BITPOS
                            10664 ; 75   |
                            10665 ; 76   |#define HW_FLSALR_XA_CLRMASK ~(WORD)HW_FLSALR_XA_SETMASK
                            10666 ; 77   |
                            10667 ; 78   |
                            10668 ; 79   |/////////////////////////////////////////////////////////////////////////////////
                            10669 ; 80   |//  Flash Start Address High Register (HW_FLSAHR) Bit Definitions
                            10670 ; 81   |
                            10671 ; 82   |typedef union           /* Flash Start Address High*/
                            10672 ; 83   |{
                            10673 ; 84   |    struct
                            10674 ; 85   |    {
                            10675 ; 86   |    unsigned XA     :8;
                            10676 ; 87   |    unsigned DA     :16;
                            10677 ; 88   |    } B;
                            10678 ; 89   |    int I;
                            10679 ; 90   |} flsahr_type;
                            10680 ; 91   |
                            10681 ; 92   |#define HW_FLSAHR_XA_BITPOS 0
                            10682 ; 93   |
                            10683 ; 94   |#define HW_FLSAHR_XA_SETMASK 0xFFFFFF<<HW_FLSAHR_XA_BITPOS
                            10684 ; 95   |
                            10685 ; 96   |#define HW_FLSAHR_XA_CLRMASK ~(WORD)HW_FLSAHR_XA_SETMASK
                            10686 ; 97   |
                            10687 ; 98   |
                            10688 ; 99   |/////////////////////////////////////////////////////////////////////////////////
                            10689 ; 100  |//  EMC Flash CompactFlash Control Register (HW_FLCFCR) Bit Definitions
                            10690 ; 101  |
                            10691 ; 102  |typedef union           /* Flash CompactFlash Control Register*/
                            10692 ; 103  |{
                            10693 ; 104  |    struct
                            10694 ; 105  |    {
                            10695 ; 106  |        int WP          :1;
                            10696 ; 107  |        int CDP         :1;
                            10697 ; 108  |        unsigned SM     :2;
                            10698 ; 109  |        int XATTR       :1;
                            10699 ; 110  |        int CRST        :1;
                            10700 ; 111  |        int XWT         :1;
                            10701 ; 112  |        int RI          :1;
                            10702 ; 113  |        int IFCE        :1;
                            10703 ; 114  |        int ISCE        :1;
                            10704 ; 115  |        int INCE        :1;
                            10705 ; 116  |        int IFCS        :1;
                            10706 ; 117  |        int ISCS        :1;
                            10707 ; 118  |        int INCS        :1;
                            10708 ; 119  |        unsigned CFAI   :2;
                            10709 ; 120  |        int XDDI        :1;
                            10710 ; 121  |        unsigned CS     :2;
                            10711 ; 122  |        int CRE         :1;
                            10712 ; 123  |        unsigned VS     :2;
                            10713 ; 124  |        int DASP        :1;
                            10714 ; 125  |        int MODE16      :1; 
                            10715 ; 126  |    } B;
                            10716 ; 127  |    int I;
                            10717 ; 128  |} flcfcr_type;
                            10718 ; 129  |
                            10719 ; 130  |#define HW_FLCFCR_WP_BITPOS 0
                            10720 ; 131  |#define HW_FLCFCR_CDP_BITPOS 1
                            10721 ; 132  |#define HW_FLCFCR_SM_BITPOS 2
                            10722 ; 133  |#define HW_FLCFCR_XATTR_BITPOS 4
                            10723 ; 134  |#define HW_FLCFCR_CRST_BITPOS 5
                            10724 ; 135  |#define HW_FLCFCR_XWT_BITPOS 6
                            10725 ; 136  |#define HW_FLCFCR_RI_BITPOS 7
                            10726 ; 137  |#define HW_FLCFCR_IFCE_BITPOS 8
                            10727 ; 138  |#define HW_FLCFCR_ISCE_BITPOS 9
                            10728 ; 139  |#define HW_FLCFCR_INCE_BITPOS 10
                            10729 ; 140  |#define HW_FLCFCR_IFCS_BITPOS 11
                            10730 ; 141  |#define HW_FLCFCR_ISCS_BITPOS 12
                            10731 ; 142  |#define HW_FLCFCR_INCS_BITPOS 13
                            10732 ; 143  |#define HW_FLCFCR_CFAI_BITPOS 14
                            10733 ; 144  |#define HW_FLCFCR_XDDI_BITPOS 16
                            10734 ; 145  |#define HW_FLCFCR_CS_BITPOS 17
                            10735 ; 146  |#define HW_FLCFCR_CRE_BITPOS 19
                            10736 ; 147  |#define HW_FLCFCR_VS_BITPOS 20
                            10737 ; 148  |#define HW_FLCFCR_DASP_BITPOS 22
                            10738 ; 149  |
                            10739 ; 150  |#define HW_FLCFCR_WP_SETMASK 1<<HW_FLCFCR_WP_BITPOS
                            10740 ; 151  |#define HW_FLCFCR_CDP_SETMASK 1<<HW_FLCFCR_CDP_BITPOS
                            10741 ; 152  |#define HW_FLCFCR_SM_SETMASK 3<<HW_FLCFCR_SM_BITPOS
                            10742 ; 153  |#define HW_FLCFCR_XATTR_SETMASK 1<<HW_FLCFCR_XATTR_BITPOS
                            10743 ; 154  |#define HW_FLCFCR_CRST_SETMASK 1<<HW_FLCFCR_CRST_BITPOS
                            10744 ; 155  |#define HW_FLCFCR_XWT_SETMASK 1<<HW_FLCFCR_XWT_BITPOS
                            10745 ; 156  |#define HW_FLCFCR_RI_SETMASK 1<<HW_FLCFCR_RI_BITPOS
                            10746 ; 157  |#define HW_FLCFCR_IFCE_SETMASK 1<<HW_FLCFCR_IFCE_BITPOS
                            10747 ; 158  |#define HW_FLCFCR_ISCE_SETMASK 1<<HW_FLCFCR_ISCE_BITPOS
                            10748 ; 159  |#define HW_FLCFCR_INCE_SETMASK 1<<HW_FLCFCR_INCE_BITPOS
                            10749 ; 160  |#define HW_FLCFCR_IFCS_SETMASK 1<<HW_FLCFCR_IFCS_BITPOS
                            10750 ; 161  |#define HW_FLCFCR_ISCS_SETMASK 1<<HW_FLCFCR_ISCS_BITPOS
                            10751 ; 162  |#define HW_FLCFCR_INCS_SETMASK 1<<HW_FLCFCR_INCS_BITPOS
                            10752 ; 163  |#define HW_FLCFCR_CFAI_SETMASK 3<<HW_FLCFCR_CFAI_BITPOS
                            10753 ; 164  |#define HW_FLCFCR_XDDI_SETMASK 1<<HW_FLCFCR_XDDI_BITPOS
                            10754 ; 165  |#define HW_FLCFCR_CS_SETMASK 3<<HW_FLCFCR_CS_BITPOS
                            10755 ; 166  |#define HW_FLCFCR_CRE_SETMASK 1<<HW_FLCFCR_CRE_BITPOS
                            10756 ; 167  |#define HW_FLCFCR_VS_SETMASK 3<<HW_FLCFCR_VS_BITPOS
                            10757 ; 168  |#define HW_FLCFCR_DASP_SETMASK 1<<HW_FLCFCR_DASP_BITPOS
                            10758 ; 169  |
                            10759 ; 170  |#define HW_FLCFCR_WP_CLRMASK ~(WORD)HW_FLCFCR_WP_SETMASK
                            10760 ; 171  |#define HW_FLCFCR_CDP_CLRMASK ~(WORD)HW_FLCFCR_CDP_SETMASK
                            10761 ; 172  |#define HW_FLCFCR_SM_CLRMASK ~(WORD)HW_FLCFCR_SM_SETMASK
                            10762 ; 173  |#define HW_FLCFCR_XATTR_CLRMASK ~(WORD)HW_FLCFCR_XATTR_SETMASK
                            10763 ; 174  |#define HW_FLCFCR_CRST_CLRMASK ~(WORD)HW_FLCFCR_CRST_SETMASK
                            10764 ; 175  |#define HW_FLCFCR_XWT_CLRMASK ~(WORD)HW_FLCFCR_XWT_SETMASK
                            10765 ; 176  |#define HW_FLCFCR_RI_CLRMASK ~(WORD)HW_FLCFCR_RI_SETMASK
                            10766 ; 177  |#define HW_FLCFCR_IFCE_CLRMASK ~(WORD)HW_FLCFCR_IFCE_SETMASK
                            10767 ; 178  |#define HW_FLCFCR_ISCE_CLRMASK ~(WORD)HW_FLCFCR_ISCE_SETMASK
                            10768 ; 179  |#define HW_FLCFCR_INCE_CLRMASK ~(WORD)HW_FLCFCR_INCE_SETMASK
                            10769 ; 180  |#define HW_FLCFCR_IFCS_CLRMASK ~(WORD)HW_FLCFCR_IFCS_SETMASK
                            10770 ; 181  |#define HW_FLCFCR_ISCS_CLRMASK ~(WORD)HW_FLCFCR_ISCS_SETMASK
                            10771 ; 182  |#define HW_FLCFCR_INCS_CLRMASK ~(WORD)HW_FLCFCR_INCS_SETMASK
                            10772 ; 183  |#define HW_FLCFCR_CFAI_CLRMASK ~(WORD)HW_FLCFCR_CFAI_SETMASK
                            10773 ; 184  |#define HW_FLCFCR_XDDI_CLRMASK ~(WORD)HW_FLCFCR_XDDI_SETMASK
                            10774 ; 185  |#define HW_FLCFCR_CS_CLRMASK ~(WORD)HW_FLCFCR_CS_SETMASK
                            10775 ; 186  |#define HW_FLCFCR_CRE_CLRMASK ~(WORD)HW_FLCFCR_CRE_SETMASK
                            10776 ; 187  |#define HW_FLCFCR_VS_CLRMASK ~(WORD)HW_FLCFCR_VS_SETMASK
                            10777 ; 188  |#define HW_FLCFCR_DASP_CLRMASK ~(WORD)HW_FLCFCR_DASP_SETMASK
                            10778 ; 189  |
                            10779 ; 190  |
                            10780 ; 191  |/////////////////////////////////////////////////////////////////////////////////
                            10781 ; 192  |//  EMC Flash Compact Flash Timer1 Register (HW_FLCFTMR1R) Bit Definitions
                            10782 ; 193  |
                            10783 ; 194  |typedef union           /* Flash CompactFlash Timer1 Register*/
                            10784 ; 195  |{
                            10785 ; 196  |    struct
                            10786 ; 197  |    {
                            10787 ; 198  |        unsigned TRWSU  :5;
                            10788 ; 199  |        unsigned TRPW   :7;
                            10789 ; 200  |        unsigned TWPW   :7;
                            10790 ; 201  |        unsigned TRWH   :5;
                            10791 ; 202  |    } B;
                            10792 ; 203  |    int I;
                            10793 ; 204  |} flcftmr1r_type;
                            10794 ; 205  |
                            10795 ; 206  |#define HW_FLCFTMR1R_TRWSU_BITPOS 0
                            10796 ; 207  |#define HW_FLCFTMR1R_TRPW_BITPOS 5
                            10797 ; 208  |#define HW_FLCFTMR1R_TWPW_BITPOS 12
                            10798 ; 209  |#define HW_FLCFTMR1R_TRWH_BITPOS 19
                            10799 ; 210  |
                            10800 ; 211  |#define HW_FLCFTMR1R_TRWSU_SETMASK 0x1F<<HW_FLCFTMR1R_TRWSU_BITPOS
                            10801 ; 212  |#define HW_FLCFTMR1R_TRPW_SETMASK 0x7F<<HW_FLCFTMR1R_TRPW_BITPOS
                            10802 ; 213  |#define HW_FLCFTMR1R_TWPW_SETMASK 0x7F<<HW_FLCFTMR1R_TWPW_BITPOS
                            10803 ; 214  |#define HW_FLCFTMR1R_TRWH_SETMASK 0x1F<<HW_FLCFTMR1R_TRWH_BITPOS
                            10804 ; 215  |
                            10805 ; 216  |#define HW_FLCFTMR1R_TRWSU_CLRMASK ~(WORD)HW_FLCFTMR1R_TRWSU_SETMASK
                            10806 ; 217  |#define HW_FLCFTMR1R_TRPW_CLRMASK ~(WORD)HW_FLCFTMR1R_TRPW_SETMASK
                            10807 ; 218  |#define HW_FLCFTMR1R_TWPW_CLRMASK ~(WORD)HW_FLCFTMR1R_TWPW_SETMASK
                            10808 ; 219  |#define HW_FLCFTMR1R_TRWH_CLRMASK ~(WORD)HW_FLCFTMR1R_TRWH_SETMASK
                            10809 ; 220  |
                            10810 ; 221  |
                            10811 ; 222  |/////////////////////////////////////////////////////////////////////////////////
                            10812 ; 223  |//  EMC Flash Compact Flash Timer1 Register (HW_FLCFTMR2R) Bit Definitions
                            10813 ; 224  |
                            10814 ; 225  |typedef union           /* Flash CompactFlash Timer2 Register*/
                            10815 ; 226  |{
                            10816 ; 227  |    struct
                            10817 ; 228  |    {
                            10818 ; 229  |        unsigned TWW    :4;
                            10819 ; 230  |        unsigned TWTO   :10;
                            10820 ; 231  |        unsigned THW    :5; 
                            10821 ; 232  |        unsigned TRAQ   :5;
                            10822 ; 233  |    } B;
                            10823 ; 234  |    int I;
                            10824 ; 235  |} flcftmr2r_type;
                            10825 ; 236  |
                            10826 ; 237  |#define HW_FLCFTMR2R_TWW_BITPOS 0
                            10827 ; 238  |#define HW_FLCFTMR2R_TWTO_BITPOS 4
                            10828 ; 239  |#define HW_FLCFTMR2R_THW_BITPOS 14
                            10829 ; 240  |#define HW_FLCFTMR2R_TRAQ_BITPOS 19
                            10830 ; 241  |
                            10831 ; 242  |#define HW_FLCFTMR2R_TWW_SETMASK 0xF<<HW_FLCFTMR2R_TWW_BITPOS
                            10832 ; 243  |#define HW_FLCFTMR2R_TWTO_SETMASK 0x3FF<<HW_FLCFTMR2R_TWTO_BITPOS
                            10833 ; 244  |#define HW_FLCFTMR2R_THW_SETMASK 0x1F<<HW_FLCFTMR2R_THW_BITPOS
                            10834 ; 245  |#define HW_FLCFTMR2R_TRAQ_SETMASK 0x1F<<HW_FLCFTMR2R_TRAQ_BITPOS
                            10835 ; 246  |
                            10836 ; 247  |#define HW_FLCFTMR2R_TWW_CLRMASK ~(WORD)HW_FLCFTMR2R_TWW_SETMASK
                            10837 ; 248  |#define HW_FLCFTMR2R_TWTO_CLRMASK ~(WORD)HW_FLCFTMR2R_TWTO_SETMASK
                            10838 ; 249  |#define HW_FLCFTMR2R_THW_CLRMASK ~(WORD)HW_FLCFTMR2R_THW_SETMASK
                            10839 ; 250  |#define HW_FLCFTMR2R_TRAQ_CLRMASK ~(WORD)HW_FLCFTMR2R_TRAQ_SETMASK
                            10840 ; 251  |
                            10841 ; 252  |
                            10842 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            10843 ; 254  |//  EMC Flash SmartMedia Control Register (HW_FLSMCR) Bit Definitions
                            10844 ; 255  |
                            10845 ; 256  |typedef union           /* Flash SmartMedia Control Register*/
                            10846 ; 257  |{
                            10847 ; 258  |    struct
                            10848 ; 259  |    {
                            10849 ; 260  |        unsigned CS     :2;
                            10850 ; 261  |        int SE          :1;
                            10851 ; 262  |        int WP          :1;
                            10852 ; 263  |        int SIZE        :1;
                            10853 ; 264  |        int ICMD        :8;
                            10854 ; 265  |        int TOIE        :1;
                            10855 ; 266  |        int BPIE        :1;
                            10856 ; 267  |        int TOIRQ       :1;
                            10857 ; 268  |        int BPIRQ       :1;
                            10858 ; 269  |    } B;
                            10859 ; 270  |    int I;
                            10860 ; 271  |} flsmcr_type;
                            10861 ; 272  |
                            10862 ; 273  |#define HW_FLSMCR_CS_BITPOS 0
                            10863 ; 274  |#define HW_FLSMCR_SE_BITPOS 2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  44

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10864 ; 275  |#define HW_FLSMCR_WP_BITPOS 3
                            10865 ; 276  |#define HW_FLSMCR_SIZE_BITPOS 4
                            10866 ; 277  |#define HW_FLSMCR_ICMD_BITPOS 5
                            10867 ; 278  |#define HW_FLSMCR_TOIE_BITPOS 13
                            10868 ; 279  |#define HW_FLSMCR_BPIE_BITPOS 14
                            10869 ; 280  |#define HW_FLSMCR_TOIRQ_BITPOS 15
                            10870 ; 281  |#define HW_FLSMCR_BPIRQ_BITPOS 16
                            10871 ; 282  |
                            10872 ; 283  |#define HW_FLSMCR_CS_SETMASK 1<<HW_FLSMCR_CS_BITPOS
                            10873 ; 284  |#define HW_FLSMCR_SE_SETMASK 1<<HW_FLSMCR_SE_BITPOS
                            10874 ; 285  |#define HW_FLSMCR_WP_SETMASK 1<<HW_FLSMCR_WP_BITPOS
                            10875 ; 286  |#define HW_FLSMCR_SIZE_SETMASK 1<<HW_FLSMCR_SIZE_BITPOS
                            10876 ; 287  |#define HW_FLSMCR_ICMD_SETMASK (0xFF)<<HW_FLSMCR_ICMD_BITPOS
                            10877 ; 288  |#define HW_FLSMCR_TOIE_SETMASK 1<<HW_FLSMCR_TOIE_BITPOS
                            10878 ; 289  |#define HW_FLSMCR_BPIE_SETMASK 1<<HW_FLSMCR_BPIE_BITPOS
                            10879 ; 290  |#define HW_FLSMCR_TOIRQ_SETMASK 1<<HW_FLSMCR_TOIRQ_BITPOS
                            10880 ; 291  |#define HW_FLSMCR_BPIRQ_SETMASK 1<<HW_FLSMCR_BPIRQ_BITPOS
                            10881 ; 292  |
                            10882 ; 293  |#define HW_FLSMCR_SE_ASSERT_SETMASK 0x000000
                            10883 ; 294  |#define HW_FLSMCR_SE_DEASSERT_SETMASK 0x000004
                            10884 ; 295  |#define HW_FLSMCR_WP_ASSERT_SETMASK 0x000000
                            10885 ; 296  |#define HW_FLSMCR_WP_DEASSERT_SETMASK 0x000008
                            10886 ; 297  |#define HW_FLSMCR_SIZE_SMALL_SETMASK 0x000000
                            10887 ; 298  |#define HW_FLSMCR_SIZE_LARGE_SETMASK 0x000010
                            10888 ; 299  |#define HW_FLSMCR_ICMD_RESET_SETMASK 0x001FE0
                            10889 ; 300  |#define HW_FLSMCR_ICMD_READ_STATUS_SETMASK 0x000E00
                            10890 ; 301  |#define HW_FLSMCR_ICMD_BLOCK_ERASE_SETMASK 0x000C00
                            10891 ; 302  |#define HW_FLSMCR_ICMD_ERASE_SETMASK 0x001A00
                            10892 ; 303  |#define HW_FLSMCR_ICMD_RP_FIRST_SETMASK 0x000000
                            10893 ; 304  |#define HW_FLSMCR_ICMD_RP_SECOND_SETMASK 0x000020
                            10894 ; 305  |#define HW_FLSMCR_ICMD_RP_SPARE_SETMASK 0x000A00
                            10895 ; 306  |#define HW_FLSMCR_ICMD_READ_ID_SETMASK 0x001200
                            10896 ; 307  |
                            10897 ; 308  |#define HW_FLSMCR_CS_CLRMASK ~(WORD)HW_FLSMCR_CS_SETMASK
                            10898 ; 309  |#define HW_FLSMCR_SE_CLRMASK ~(WORD)HW_FLSMCR_SE_SETMASK
                            10899 ; 310  |#define HW_FLSMCR_WP_CLRMASK ~(WORD)HW_FLSMCR_WP_SETMASK
                            10900 ; 311  |#define HW_FLSMCR_SIZE_CLRMASK ~(WORD)HW_FLSMCR_SIZE_SETMASK
                            10901 ; 312  |#define HW_FLSMCR_ICMD_CLRMASK ~(WORD)HW_FLSMCR_ICMD_SETMASK
                            10902 ; 313  |#define HW_FLSMCR_TOIE_CLRMASK ~(WORD)HW_FLSMCR_TOIE_SETMASK
                            10903 ; 314  |#define HW_FLSMCR_BPIE_CLRMASK ~(WORD)HW_FLSMCR_BPIE_SETMASK
                            10904 ; 315  |#define HW_FLSMCR_TOIRQ_CLRMASK ~(WORD)HW_FLSMCR_TOIRQ_SETMASK
                            10905 ; 316  |#define HW_FLSMCR_BPIRQ_CLRMASK ~(WORD)HW_FLSMCR_BPIRQ_SETMASK
                            10906 ; 317  |
                            10907 ; 318  |
                            10908 ; 319  |/////////////////////////////////////////////////////////////////////////////////
                            10909 ; 320  |//  EMC Flash SmartMedia Timer1 Register (HW_FLSMTMR1R) Bit Definitions
                            10910 ; 321  |
                            10911 ; 322  |typedef union           /* Flash SmartMedia Timer1 Register*/
                            10912 ; 323  |{
                            10913 ; 324  |    struct
                            10914 ; 325  |    {
                            10915 ; 326  |        unsigned TRWSU  :5;
                            10916 ; 327  |        unsigned TRPW   :6;
                            10917 ; 328  |        unsigned TWPW   :6;
                            10918 ; 329  |        unsigned TRWH   :5;
                            10919 ; 330  |    } B;
                            10920 ; 331  |    int I;
                            10921 ; 332  |} flsmtmr1r_type;
                            10922 ; 333  |
                            10923 ; 334  |#define HW_FLSMTMR1R_TRWSU_BITPOS 0
                            10924 ; 335  |#define HW_FLSMTMR1R_TRPW_BITPOS 5
                            10925 ; 336  |#define HW_FLSMTMR1R_TWPW_BITPOS 11
                            10926 ; 337  |#define HW_FLSMTMR1R_TRWH_BITPOS 17
                            10927 ; 338  |
                            10928 ; 339  |#define HW_FLSMTMR1R_TRWSU_SETMASK 0x1F<<HW_FLSMTMR1R_TRWSU_BITPOS
                            10929 ; 340  |#define HW_FLSMTMR1R_TRPW_SETMASK 0x3F<<HW_FLSMTMR1R_TRPW_BITPOS
                            10930 ; 341  |#define HW_FLSMTMR1R_TWPW_SETMASK 0x3F<<HW_FLSMTMR1R_TWPW_BITPOS
                            10931 ; 342  |#define HW_FLSMTMR1R_TRWH_SETMASK 0x1F<<HW_FLSMTMR1R_TRWH_BITPOS
                            10932 ; 343  |
                            10933 ; 344  |#define HW_FLSMTMR1R_TRWSU_CLRMASK ~(WORD)HW_FLSMTMR1R_TRWSU_SETMASK
                            10934 ; 345  |#define HW_FLSMTMR1R_TRPW_CLRMASK ~(WORD)HW_FLSMTMR1R_TRPW_SETMASK
                            10935 ; 346  |#define HW_FLSMTMR1R_TWPW_CLRMASK ~(WORD)HW_FLSMTMR1R_TWPW_SETMASK
                            10936 ; 347  |#define HW_FLSMTMR1R_TRWH_CLRMASK ~(WORD)HW_FLSMTMR1R_TRWH_SETMASK
                            10937 ; 348  |
                            10938 ; 349  |
                            10939 ; 350  |/////////////////////////////////////////////////////////////////////////////////
                            10940 ; 351  |//  EMC Flash SmartMedia Timer2 Register (HW_FLSMTMR2R) Bit Definitions
                            10941 ; 352  |
                            10942 ; 353  |typedef union           /* Flash SmartMedia Timer2 Register*/
                            10943 ; 354  |{
                            10944 ; 355  |    struct
                            10945 ; 356  |    {
                            10946 ; 357  |        unsigned TWT    :6;
                            10947 ; 358  |        unsigned TWTO   :18;
                            10948 ; 359  |    } B;
                            10949 ; 360  |    int I;
                            10950 ; 361  |} flsmtmr2r_type;
                            10951 ; 362  |
                            10952 ; 363  |#define HW_FLSMTMR2R_TWT_BITPOS 0
                            10953 ; 364  |#define HW_FLSMTMR2R_TWTO_BITPOS 6
                            10954 ; 365  |
                            10955 ; 366  |#define HW_FLSMTMR2R_TWT_SETMASK 0x3F<<HW_FLSMTMR2R_TWT_BITPOS
                            10956 ; 367  |#define HW_FLSMTMR2R_TWTO_SETMASK 0x3FF<<HW_FLSMTMR2R_TWTO_BITPOS
                            10957 ; 368  |
                            10958 ; 369  |#define HW_FLSMTMR2R_TWT_CLRMASK ~(WORD)HW_FLSMTMR2R_TWT_SETMASK
                            10959 ; 370  |#define HW_FLSMTMR2R_TWTO_CLRMASK ~(WORD)HW_FLSMTMR2R_TWTO_SETMASK
                            10960 ; 371  |
                            10961 ; 372  |/*//////////////////////////////////////////////////////////////////////////////
                            10962 ; 373  |  //  EMC Flash Control Status Register2 (HW_FLCR2) Bit Definitions     */
                            10963 ; 374  |typedef union 
                            10964 ; 375  |{
                            10965 ; 376  |  struct
                            10966 ; 377  |  {
                            10967 ; 378  |    unsigned ASEL     :2;        /* Memory Select */
                            10968 ; 379  |    unsigned RA       :1;        /* Right Align word into 24bit memory for True IDE  xfers */
                            10969 ; 380  |    unsigned LA       :1;        /* Left  Align word into 24bit memory for True IDE  xfers */
                            10970 ; 381  |    unsigned NEGDMA   :1;        /* Inverts data from Flash to memory */
                            10971 ; 382  |    unsigned NEGFL    :1;        /* Inverts data from memory to Flash */
                            10972 ; 383  |    unsigned CLKOFF   :1;        /* Power down - turns clk off */
                            10973 ; 384  |    int PAD0          :17;    
                            10974 ; 385  |  } B;
                            10975 ; 386  |  int I;
                            10976 ; 387  |} flcr2_type;
                            10977 ; 388  |
                            10978 ; 389  |/////////////////////////////////////////////////////////////////////////////////
                            10979 ; 390  |//  EMC Flash SmartMedia Status Register (HW_FLSMSR) Bit Definitions
                            10980 ; 391  |#define HW_FLSMSR_RDY_BITPOS 0
                            10981 ; 392  |#define HW_FLSMSR_BUSY_BITPOS 7
                            10982 ; 393  |
                            10983 ; 394  |#define HW_FLCR      (*(volatile flcr_type      _X*) (HW_EMC_BASEADDR))    /* EMC Flash Control Register */
                            10984 ; 395  |#define HW_FLSALR    (*(volatile flsalr_type    _X*) (HW_EMC_BASEADDR+1))  /* EMC Flash Start Address Low Register */
                            10985 ; 396  |#define HW_FLSAHR    (*(volatile flsahr_type    _X*) (HW_EMC_BASEADDR+2))  /* EMC Flash Start Address High Register */
                            10986 ; 397  |#define HW_FLSSMPR   (*(volatile flssmpr_type   _X*) (HW_EMC_BASEADDR+3))  /*  */
                            10987 ; 398  |#define HW_FLCR2     (*(volatile flcr2_type     _X*) (HW_EMC_BASEADDR+4))  /* EMC Flash Control Register2 */
                            10988 ; 399  |#define HW_FLCFCR    (*(volatile flcfcr_type    _X*) (HW_EMC_BASEADDR+8))  /* EMC Flash CompactFlash Control Register*/
                            10989 ; 400  |#define HW_FLCFTMR1R (*(volatile flcftmr1r_type _X*) (HW_EMC_BASEADDR+9))  /* EMC Flash Compact Flash Timer1 Register*/
                            10990 ; 401  |#define HW_FLCFTMR2R (*(volatile flcftmr2r_type _X*) (HW_EMC_BASEADDR+10)) /* EMC Flash Compact Flash Timer2 Register*/
                            10991 ; 402  |#define HW_FLSMCR    (*(volatile flsmcr_type    _X*) (HW_EMC_BASEADDR+16)) /* EMC Flash SmartMedia Control Register*/
                            10992 ; 403  |#define HW_FLSMTMR1R (*(volatile flsmtmr1r_type _X*) (HW_EMC_BASEADDR+17)) /* EMC Flash SmartMedia Timer1 Register*/
                            10993 ; 404  |#define HW_FLSMTMR2R (*(volatile flsmtmr2r_type _X*) (HW_EMC_BASEADDR+18)) /* EMC Flash SmartMedia Timer2 Register*/
                            10994 ; 405  |#define HW_FLSMSR    (*(volatile flssmsr_type   _X*) (HW_EMC_BASEADDR+19)) /*  */
                            10995 ; 406  |
                            10996 ; 407  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *******************************
                            10997 ; 408  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code without needing 
                            10998 ; 409  |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                            10999 ; 410  |
                            11000 ; 411  |#define HW_FLC2R HW_EMC_BASEADDR+4
                            11001 ; 412  |
                            11002 ; 413  |#endif
                            11003 ; 414  |
                            11004 
                            11006 
                            11007 ; 22   |#include "regsgpio.h"
                            11008 
                            11010 
                            11011 ; 1    |#if !(defined(__REGS_GPIO_INC))
                            11012 ; 2    |#define __REGS_GPIO_INC 1
                            11013 ; 3    |
                            11014 ; 4    |#include "types.h"
                            11015 
                            11017 
                            11018 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            11019 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            11020 ; 3    |//
                            11021 ; 4    |// Filename: types.h
                            11022 ; 5    |// Description: Standard data types
                            11023 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            11024 ; 7    |
                            11025 ; 8    |#ifndef _TYPES_H
                            11026 ; 9    |#define _TYPES_H
                            11027 ; 10   |
                            11028 ; 11   |// TODO:  move this outta here!
                            11029 ; 12   |#if !defined(NOERROR)
                            11030 ; 13   |#define NOERROR 0
                            11031 ; 14   |#define SUCCESS 0
                            11032 ; 15   |#endif 
                            11033 ; 16   |#if !defined(SUCCESS)
                            11034 ; 17   |#define SUCCESS  0
                            11035 ; 18   |#endif
                            11036 ; 19   |#if !defined(ERROR)
                            11037 ; 20   |#define ERROR   -1
                            11038 ; 21   |#endif
                            11039 ; 22   |#if !defined(FALSE)
                            11040 ; 23   |#define FALSE 0
                            11041 ; 24   |#endif
                            11042 ; 25   |#if !defined(TRUE)
                            11043 ; 26   |#define TRUE  1
                            11044 ; 27   |#endif
                            11045 ; 28   |
                            11046 ; 29   |#if !defined(NULL)
                            11047 ; 30   |#define NULL 0
                            11048 ; 31   |#endif
                            11049 ; 32   |
                            11050 ; 33   |#define MAX_INT     0x7FFFFF
                            11051 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            11052 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            11053 ; 36   |#define MAX_ULONG   (-1) 
                            11054 ; 37   |
                            11055 ; 38   |#define WORD_SIZE   24              // word size in bits
                            11056 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            11057 ; 40   |
                            11058 ; 41   |
                            11059 ; 42   |#define BYTE    unsigned char       // btVarName
                            11060 ; 43   |#define CHAR    signed char         // cVarName
                            11061 ; 44   |#define USHORT  unsigned short      // usVarName
                            11062 ; 45   |#define SHORT   unsigned short      // sVarName
                            11063 ; 46   |#define WORD    unsigned int        // wVarName
                            11064 ; 47   |#define INT     signed int          // iVarName
                            11065 ; 48   |#define DWORD   unsigned long       // dwVarName
                            11066 ; 49   |#define LONG    signed long         // lVarName
                            11067 ; 50   |#define BOOL    unsigned int        // bVarName
                            11068 ; 51   |#define FRACT   _fract              // frVarName
                            11069 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            11070 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            11071 ; 54   |#define FLOAT   float               // fVarName
                            11072 ; 55   |#define DBL     double              // dVarName
                            11073 ; 56   |#define ENUM    enum                // eVarName
                            11074 ; 57   |#define CMX     _complex            // cmxVarName
                            11075 ; 58   |typedef WORD UCS3;                   // 
                            11076 ; 59   |
                            11077 ; 60   |#define UINT16  unsigned short
                            11078 ; 61   |#define UINT8   unsigned char   
                            11079 ; 62   |#define UINT32  unsigned long
                            11080 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            11081 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            11082 ; 65   |#define WCHAR   UINT16
                            11083 ; 66   |
                            11084 ; 67   |//UINT128 is 16 bytes or 6 words
                            11085 ; 68   |typedef struct UINT128_3500 {   
                            11086 ; 69   |    int val[6];     
                            11087 ; 70   |} UINT128_3500;
                            11088 ; 71   |
                            11089 ; 72   |#define UINT128   UINT128_3500
                            11090 ; 73   |
                            11091 ; 74   |// Little endian word packed byte strings:   
                            11092 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11093 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11094 ; 77   |// Little endian word packed byte strings:   
                            11095 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11096 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11097 ; 80   |
                            11098 ; 81   |// Declare Memory Spaces To Use When Coding
                            11099 ; 82   |// A. Sector Buffers
                            11100 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            11101 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            11102 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            11103 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            11104 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            11105 ; 88   |// B. Media DDI Memory
                            11106 ; 89   |#define MEDIA_DDI_MEM _Y
                            11107 ; 90   |
                            11108 ; 91   |
                            11109 ; 92   |
                            11110 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            11111 ; 94   |// Examples of circular pointers:
                            11112 ; 95   |//    INT CIRC cpiVarName
                            11113 ; 96   |//    DWORD CIRC cpdwVarName
                            11114 ; 97   |
                            11115 ; 98   |#define RETCODE INT                 // rcVarName
                            11116 ; 99   |
                            11117 ; 100  |// generic bitfield structure
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  45

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11118 ; 101  |struct Bitfield {
                            11119 ; 102  |    unsigned int B0  :1;
                            11120 ; 103  |    unsigned int B1  :1;
                            11121 ; 104  |    unsigned int B2  :1;
                            11122 ; 105  |    unsigned int B3  :1;
                            11123 ; 106  |    unsigned int B4  :1;
                            11124 ; 107  |    unsigned int B5  :1;
                            11125 ; 108  |    unsigned int B6  :1;
                            11126 ; 109  |    unsigned int B7  :1;
                            11127 ; 110  |    unsigned int B8  :1;
                            11128 ; 111  |    unsigned int B9  :1;
                            11129 ; 112  |    unsigned int B10 :1;
                            11130 ; 113  |    unsigned int B11 :1;
                            11131 ; 114  |    unsigned int B12 :1;
                            11132 ; 115  |    unsigned int B13 :1;
                            11133 ; 116  |    unsigned int B14 :1;
                            11134 ; 117  |    unsigned int B15 :1;
                            11135 ; 118  |    unsigned int B16 :1;
                            11136 ; 119  |    unsigned int B17 :1;
                            11137 ; 120  |    unsigned int B18 :1;
                            11138 ; 121  |    unsigned int B19 :1;
                            11139 ; 122  |    unsigned int B20 :1;
                            11140 ; 123  |    unsigned int B21 :1;
                            11141 ; 124  |    unsigned int B22 :1;
                            11142 ; 125  |    unsigned int B23 :1;
                            11143 ; 126  |};
                            11144 ; 127  |
                            11145 ; 128  |union BitInt {
                            11146 ; 129  |        struct Bitfield B;
                            11147 ; 130  |        int        I;
                            11148 ; 131  |};
                            11149 ; 132  |
                            11150 ; 133  |#define MAX_MSG_LENGTH 10
                            11151 ; 134  |struct CMessage
                            11152 ; 135  |{
                            11153 ; 136  |        unsigned int m_uLength;
                            11154 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            11155 ; 138  |};
                            11156 ; 139  |
                            11157 ; 140  |typedef struct {
                            11158 ; 141  |    WORD m_wLength;
                            11159 ; 142  |    WORD m_wMessage;
                            11160 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            11161 ; 144  |} Message;
                            11162 ; 145  |
                            11163 ; 146  |struct MessageQueueDescriptor
                            11164 ; 147  |{
                            11165 ; 148  |        int *m_pBase;
                            11166 ; 149  |        int m_iModulo;
                            11167 ; 150  |        int m_iSize;
                            11168 ; 151  |        int *m_pHead;
                            11169 ; 152  |        int *m_pTail;
                            11170 ; 153  |};
                            11171 ; 154  |
                            11172 ; 155  |struct ModuleEntry
                            11173 ; 156  |{
                            11174 ; 157  |    int m_iSignaledEventMask;
                            11175 ; 158  |    int m_iWaitEventMask;
                            11176 ; 159  |    int m_iResourceOfCode;
                            11177 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            11178 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            11179 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            11180 ; 163  |    int m_uTimeOutHigh;
                            11181 ; 164  |    int m_uTimeOutLow;
                            11182 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            11183 ; 166  |};
                            11184 ; 167  |
                            11185 ; 168  |union WaitMask{
                            11186 ; 169  |    struct B{
                            11187 ; 170  |        unsigned int m_bNone     :1;
                            11188 ; 171  |        unsigned int m_bMessage  :1;
                            11189 ; 172  |        unsigned int m_bTimer    :1;
                            11190 ; 173  |        unsigned int m_bButton   :1;
                            11191 ; 174  |    } B;
                            11192 ; 175  |    int I;
                            11193 ; 176  |} ;
                            11194 ; 177  |
                            11195 ; 178  |
                            11196 ; 179  |struct Button {
                            11197 ; 180  |        WORD wButtonEvent;
                            11198 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            11199 ; 182  |};
                            11200 ; 183  |
                            11201 ; 184  |struct Message {
                            11202 ; 185  |        WORD wMsgLength;
                            11203 ; 186  |        WORD wMsgCommand;
                            11204 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            11205 ; 188  |};
                            11206 ; 189  |
                            11207 ; 190  |union EventTypes {
                            11208 ; 191  |        struct CMessage msg;
                            11209 ; 192  |        struct Button Button ;
                            11210 ; 193  |        struct Message Message;
                            11211 ; 194  |};
                            11212 ; 195  |
                            11213 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            11214 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            11215 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            11216 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            11217 ; 200  |
                            11218 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            11219 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            11220 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            11221 ; 204  |
                            11222 ; 205  |#if DEBUG
                            11223 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            11224 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            11225 ; 208  |#else 
                            11226 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            11227 ; 210  |#define DebugBuildAssert(x)    
                            11228 ; 211  |#endif
                            11229 ; 212  |
                            11230 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            11231 ; 214  |//  #pragma asm
                            11232 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            11233 ; 216  |//  #pragma endasm
                            11234 ; 217  |
                            11235 ; 218  |
                            11236 ; 219  |#ifdef COLOR_262K
                            11237 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            11238 ; 221  |#elif defined(COLOR_65K)
                            11239 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            11240 ; 223  |#else
                            11241 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            11242 ; 225  |#endif
                            11243 ; 226  |    
                            11244 ; 227  |#endif // #ifndef _TYPES_H
                            11245 
                            11247 
                            11248 ; 5    |
                            11249 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                            11250 ; 7    |//  Interrupt Collector Registers
                            11251 ; 8    |/////////////////////////////////////////////////////////////////////////////////
                            11252 ; 9    |
                            11253 ; 10   |#define HW_GPIO_BASEADDR 0xF400
                            11254 ; 11   |
                            11255 ; 12   |#define HW_GPB0_BASEADDR HW_GPIO_BASEADDR
                            11256 ; 13   |#define HW_GPB1_BASEADDR HW_GPIO_BASEADDR+0x10
                            11257 ; 14   |#define HW_GPB2_BASEADDR HW_GPIO_BASEADDR+0x20
                            11258 ; 15   |#define HW_GPB3_BASEADDR HW_GPIO_BASEADDR+0x30
                            11259 ; 16   |
                            11260 ; 17   |#define HW_GPB0_BLOCKNUM 0
                            11261 ; 18   |#define HW_GPB1_BLOCKNUM 1
                            11262 ; 19   |#define HW_GPB2_BLOCKNUM 2
                            11263 ; 20   |#define HW_GPB3_BLOCKNUM 3
                            11264 ; 21   |
                            11265 ; 22   |#define HW_GPB_GPENR 0
                            11266 ; 23   |#define HW_GPB_GPDOR 1
                            11267 ; 24   |#define HW_GPB_GPDIR 2
                            11268 ; 25   |#define HW_GPB_GPDOER 3
                            11269 ; 26   |#define HW_GPB_GPIPENR 4
                            11270 ; 27   |#define HW_GPB_GPIENR 5
                            11271 ; 28   |#define HW_GPB_GPILVLR 6
                            11272 ; 29   |#define HW_GPB_GPIPOLR 7
                            11273 ; 30   |#define HW_GPB_GPISTATR 8
                            11274 ; 31   |#define HW_GPB_GPPWR 9
                            11275 ; 32   |#define HW_GPB_GP8MA 10
                            11276 ; 33   |
                            11277 ; 34   |
                            11278 ; 35   |
                            11279 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            11280 ; 37   |//  GPIO Register Bit Positions
                            11281 ; 38   |typedef union               /* GPIO Pin Register Bank 0 */
                            11282 ; 39   |{
                            11283 ; 40   |    struct Bitfield B;      // Bitfield is generic structure B0 - B23 in types.h
                            11284 ; 41   |    unsigned int I;
                            11285 ; 42   |    unsigned int U;
                            11286 ; 43   |} gpr_type;
                            11287 ; 44   |
                            11288 ; 45   |#define HW_GP_B0_BITPOS 0
                            11289 ; 46   |#define HW_GP_B1_BITPOS 1
                            11290 ; 47   |#define HW_GP_B2_BITPOS 2
                            11291 ; 48   |#define HW_GP_B3_BITPOS 3
                            11292 ; 49   |#define HW_GP_B4_BITPOS 4
                            11293 ; 50   |#define HW_GP_B5_BITPOS 5
                            11294 ; 51   |#define HW_GP_B6_BITPOS 6
                            11295 ; 52   |#define HW_GP_B7_BITPOS 7
                            11296 ; 53   |#define HW_GP_B8_BITPOS 8
                            11297 ; 54   |#define HW_GP_B9_BITPOS 9
                            11298 ; 55   |#define HW_GP_B10_BITPOS 10
                            11299 ; 56   |#define HW_GP_B11_BITPOS 11
                            11300 ; 57   |#define HW_GP_B12_BITPOS 12
                            11301 ; 58   |#define HW_GP_B13_BITPOS 13
                            11302 ; 59   |#define HW_GP_B14_BITPOS 14
                            11303 ; 60   |#define HW_GP_B15_BITPOS 15
                            11304 ; 61   |#define HW_GP_B16_BITPOS 16
                            11305 ; 62   |#define HW_GP_B17_BITPOS 17
                            11306 ; 63   |#define HW_GP_B18_BITPOS 18
                            11307 ; 64   |#define HW_GP_B19_BITPOS 19
                            11308 ; 65   |#define HW_GP_B20_BITPOS 20
                            11309 ; 66   |#define HW_GP_B21_BITPOS 21
                            11310 ; 67   |#define HW_GP_B22_BITPOS 22
                            11311 ; 68   |#define HW_GP_B23_BITPOS 23
                            11312 ; 69   |
                            11313 ; 70   |#define HW_GP_B0_SETMASK (1<<HW_GP_B0_BITPOS)
                            11314 ; 71   |#define HW_GP_B1_SETMASK (1<<HW_GP_B1_BITPOS)
                            11315 ; 72   |#define HW_GP_B2_SETMASK (1<<HW_GP_B2_BITPOS)
                            11316 ; 73   |#define HW_GP_B3_SETMASK (1<<HW_GP_B3_BITPOS)
                            11317 ; 74   |#define HW_GP_B4_SETMASK (1<<HW_GP_B4_BITPOS)
                            11318 ; 75   |#define HW_GP_B5_SETMASK (1<<HW_GP_B5_BITPOS)
                            11319 ; 76   |#define HW_GP_B6_SETMASK (1<<HW_GP_B6_BITPOS)
                            11320 ; 77   |#define HW_GP_B7_SETMASK (1<<HW_GP_B7_BITPOS)
                            11321 ; 78   |#define HW_GP_B8_SETMASK (1<<HW_GP_B8_BITPOS)
                            11322 ; 79   |#define HW_GP_B9_SETMASK (1<<HW_GP_B9_BITPOS)
                            11323 ; 80   |#define HW_GP_B10_SETMASK (1<<HW_GP_B10_BITPOS)
                            11324 ; 81   |#define HW_GP_B11_SETMASK (1<<HW_GP_B11_BITPOS)
                            11325 ; 82   |#define HW_GP_B12_SETMASK (1<<HW_GP_B12_BITPOS)
                            11326 ; 83   |#define HW_GP_B13_SETMASK (1<<HW_GP_B13_BITPOS)
                            11327 ; 84   |#define HW_GP_B14_SETMASK (1<<HW_GP_B14_BITPOS)
                            11328 ; 85   |#define HW_GP_B15_SETMASK (1<<HW_GP_B15_BITPOS)
                            11329 ; 86   |#define HW_GP_B16_SETMASK (1<<HW_GP_B16_BITPOS)
                            11330 ; 87   |#define HW_GP_B17_SETMASK (1<<HW_GP_B17_BITPOS)
                            11331 ; 88   |#define HW_GP_B18_SETMASK (1<<HW_GP_B18_BITPOS)
                            11332 ; 89   |#define HW_GP_B19_SETMASK (1<<HW_GP_B19_BITPOS)
                            11333 ; 90   |#define HW_GP_B20_SETMASK (1<<HW_GP_B20_BITPOS)
                            11334 ; 91   |#define HW_GP_B21_SETMASK (1<<HW_GP_B21_BITPOS)
                            11335 ; 92   |#define HW_GP_B22_SETMASK (1<<HW_GP_B22_BITPOS)
                            11336 ; 93   |#define HW_GP_B23_SETMASK (1<<HW_GP_B23_BITPOS)
                            11337 ; 94   |
                            11338 ; 95   |#define HW_GP_B0_CLRMASK (~(WORD)HW_GP_B0_SETMASK)
                            11339 ; 96   |#define HW_GP_B1_CLRMASK (~(WORD)HW_GP_B1_SETMASK)
                            11340 ; 97   |#define HW_GP_B2_CLRMASK (~(WORD)HW_GP_B2_SETMASK)
                            11341 ; 98   |#define HW_GP_B3_CLRMASK (~(WORD)HW_GP_B3_SETMASK)
                            11342 ; 99   |#define HW_GP_B4_CLRMASK (~(WORD)HW_GP_B4_SETMASK)
                            11343 ; 100  |#define HW_GP_B5_CLRMASK (~(WORD)HW_GP_B5_SETMASK)
                            11344 ; 101  |#define HW_GP_B6_CLRMASK (~(WORD)HW_GP_B6_SETMASK)
                            11345 ; 102  |#define HW_GP_B7_CLRMASK (~(WORD)HW_GP_B7_SETMASK)
                            11346 ; 103  |#define HW_GP_B8_CLRMASK (~(WORD)HW_GP_B8_SETMASK)
                            11347 ; 104  |#define HW_GP_B9_CLRMASK (~(WORD)HW_GP_B9_SETMASK)
                            11348 ; 105  |#define HW_GP_B10_CLRMASK (~(WORD)HW_GP_B10_SETMASK)
                            11349 ; 106  |#define HW_GP_B11_CLRMASK (~(WORD)HW_GP_B11_SETMASK)
                            11350 ; 107  |#define HW_GP_B12_CLRMASK (~(WORD)HW_GP_B12_SETMASK)
                            11351 ; 108  |#define HW_GP_B13_CLRMASK (~(WORD)HW_GP_B13_SETMASK)
                            11352 ; 109  |#define HW_GP_B14_CLRMASK (~(WORD)HW_GP_B14_SETMASK)
                            11353 ; 110  |#define HW_GP_B15_CLRMASK (~(WORD)HW_GP_B15_SETMASK)
                            11354 ; 111  |#define HW_GP_B16_CLRMASK (~(WORD)HW_GP_B16_SETMASK)
                            11355 ; 112  |#define HW_GP_B17_CLRMASK (~(WORD)HW_GP_B17_SETMASK)
                            11356 ; 113  |#define HW_GP_B18_CLRMASK (~(WORD)HW_GP_B18_SETMASK)
                            11357 ; 114  |#define HW_GP_B19_CLRMASK (~(WORD)HW_GP_B19_SETMASK)
                            11358 ; 115  |#define HW_GP_B20_CLRMASK (~(WORD)HW_GP_B20_SETMASK)
                            11359 ; 116  |#define HW_GP_B21_CLRMASK (~(WORD)HW_GP_B21_SETMASK)
                            11360 ; 117  |#define HW_GP_B22_CLRMASK (~(WORD)HW_GP_B22_SETMASK)
                            11361 ; 118  |#define HW_GP_B23_CLRMASK (~(WORD)HW_GP_B23_SETMASK)
                            11362 ; 119  |
                            11363 ; 120  |/////////////////////////////////////////////////////////////////////////////////
                            11364 ; 121  |//  GPIO 8mA Register Bit Positions
                            11365 ; 122  |#define HW_GP8MA_B7_B0_BITPOS 0
                            11366 ; 123  |#define HW_GP8MA_B15_B8_BITPOS 1
                            11367 ; 124  |#define HW_GP8MA_B23_B16_BITPOS 2
                            11368 ; 125  |#define HW_GP8MA_CLK_GATE_BITPOS 23
                            11369 ; 126  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  46

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11370 ; 127  |
                            11371 ; 128  |/////////////////////////////////////////////////////////////////////////////////
                            11372 ; 129  |//  Logical GPIO numbers
                            11373 ; 130  |#define HW_GPIO_000 0
                            11374 ; 131  |#define HW_GPIO_001 1
                            11375 ; 132  |#define HW_GPIO_002 2
                            11376 ; 133  |#define HW_GPIO_003 3
                            11377 ; 134  |#define HW_GPIO_004 4
                            11378 ; 135  |#define HW_GPIO_005 5
                            11379 ; 136  |#define HW_GPIO_006 6
                            11380 ; 137  |#define HW_GPIO_007 7
                            11381 ; 138  |#define HW_GPIO_008 8
                            11382 ; 139  |#define HW_GPIO_009 9
                            11383 ; 140  |#define HW_GPIO_010 10
                            11384 ; 141  |#define HW_GPIO_011 11
                            11385 ; 142  |#define HW_GPIO_012 12
                            11386 ; 143  |#define HW_GPIO_013 13
                            11387 ; 144  |#define HW_GPIO_014 14
                            11388 ; 145  |#define HW_GPIO_015 15
                            11389 ; 146  |#define HW_GPIO_016 16
                            11390 ; 147  |#define HW_GPIO_017 17
                            11391 ; 148  |#define HW_GPIO_018 18
                            11392 ; 149  |#define HW_GPIO_019 19
                            11393 ; 150  |#define HW_GPIO_020 20
                            11394 ; 151  |#define HW_GPIO_021 21
                            11395 ; 152  |#define HW_GPIO_022 22
                            11396 ; 153  |#define HW_GPIO_023 23
                            11397 ; 154  |#define HW_GPIO_024 24
                            11398 ; 155  |#define HW_GPIO_025 25
                            11399 ; 156  |#define HW_GPIO_026 26
                            11400 ; 157  |#define HW_GPIO_027 27
                            11401 ; 158  |#define HW_GPIO_028 28
                            11402 ; 159  |#define HW_GPIO_029 29
                            11403 ; 160  |#define HW_GPIO_030 30
                            11404 ; 161  |#define HW_GPIO_031 31
                            11405 ; 162  |#define HW_GPIO_032 32
                            11406 ; 163  |#define HW_GPIO_033 33
                            11407 ; 164  |#define HW_GPIO_034 34
                            11408 ; 165  |#define HW_GPIO_035 35
                            11409 ; 166  |#define HW_GPIO_036 36
                            11410 ; 167  |#define HW_GPIO_037 37
                            11411 ; 168  |#define HW_GPIO_038 38
                            11412 ; 169  |#define HW_GPIO_039 39
                            11413 ; 170  |#define HW_GPIO_040 40
                            11414 ; 171  |#define HW_GPIO_041 41
                            11415 ; 172  |#define HW_GPIO_042 42
                            11416 ; 173  |#define HW_GPIO_043 43
                            11417 ; 174  |#define HW_GPIO_044 44
                            11418 ; 175  |#define HW_GPIO_045 45
                            11419 ; 176  |#define HW_GPIO_046 46
                            11420 ; 177  |#define HW_GPIO_047 47
                            11421 ; 178  |#define HW_GPIO_048 48
                            11422 ; 179  |#define HW_GPIO_049 49
                            11423 ; 180  |#define HW_GPIO_050 50
                            11424 ; 181  |#define HW_GPIO_051 51
                            11425 ; 182  |#define HW_GPIO_052 52
                            11426 ; 183  |#define HW_GPIO_053 53
                            11427 ; 184  |#define HW_GPIO_054 54
                            11428 ; 185  |#define HW_GPIO_055 55
                            11429 ; 186  |#define HW_GPIO_056 56
                            11430 ; 187  |#define HW_GPIO_057 57
                            11431 ; 188  |#define HW_GPIO_058 58
                            11432 ; 189  |#define HW_GPIO_059 59
                            11433 ; 190  |#define HW_GPIO_060 60
                            11434 ; 191  |#define HW_GPIO_061 61
                            11435 ; 192  |#define HW_GPIO_062 62
                            11436 ; 193  |#define HW_GPIO_063 63
                            11437 ; 194  |#define HW_GPIO_064 64
                            11438 ; 195  |#define HW_GPIO_065 65
                            11439 ; 196  |#define HW_GPIO_066 66
                            11440 ; 197  |#define HW_GPIO_067 67
                            11441 ; 198  |#define HW_GPIO_068 68
                            11442 ; 199  |#define HW_GPIO_069 69
                            11443 ; 200  |#define HW_GPIO_070 70
                            11444 ; 201  |#define HW_GPIO_071 71
                            11445 ; 202  |#define HW_GPIO_072 72
                            11446 ; 203  |#define HW_GPIO_073 73
                            11447 ; 204  |#define HW_GPIO_074 74
                            11448 ; 205  |#define HW_GPIO_075 75
                            11449 ; 206  |#define HW_GPIO_076 76
                            11450 ; 207  |#define HW_GPIO_077 77
                            11451 ; 208  |#define HW_GPIO_078 78
                            11452 ; 209  |#define HW_GPIO_079 79
                            11453 ; 210  |#define HW_GPIO_080 80
                            11454 ; 211  |#define HW_GPIO_081 81
                            11455 ; 212  |#define HW_GPIO_082 82
                            11456 ; 213  |#define HW_GPIO_083 83
                            11457 ; 214  |#define HW_GPIO_084 84
                            11458 ; 215  |#define HW_GPIO_085 85
                            11459 ; 216  |#define HW_GPIO_086 86
                            11460 ; 217  |#define HW_GPIO_087 87
                            11461 ; 218  |#define HW_GPIO_088 88
                            11462 ; 219  |#define HW_GPIO_089 89
                            11463 ; 220  |#define HW_GPIO_090 90
                            11464 ; 221  |#define HW_GPIO_091 91
                            11465 ; 222  |#define HW_GPIO_092 92
                            11466 ; 223  |#define HW_GPIO_093 93
                            11467 ; 224  |#define HW_GPIO_094 94
                            11468 ; 225  |#define HW_GPIO_095 95
                            11469 ; 226  |#define HW_GPIO_LAST HW_GPIO_095
                            11470 ; 227  |
                            11471 ; 228  |#define HW_GP0ENR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPENR))  /* GPIO 0 Enable Register   */
                            11472 ; 229  |#define HW_GP0DOR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOR)) /* GPIO 0 Data Out Register */
                            11473 ; 230  |#define HW_GP0DIR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDIR)) /* GPIO 0 Dait In Register  */
                            11474 ; 231  |#define HW_GP0DOER     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOER)) /* GPIO 0 Dait Out Enable Register  */
                            11475 ; 232  |#define HW_GP0IPENR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPENR)) /* GPIO 0 Interrupt Pin Enable Register */
                            11476 ; 233  |#define HW_GP0IENR     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIENR)) /* GPIO 0 Interrupt Enable Register */
                            11477 ; 234  |#define HW_GP0ILVLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPILVLR)) /* GPIO 0 Interrupt Level Register  */
                            11478 ; 235  |#define HW_GP0IPOLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPOLR)) /* GPIO 0 Interrupt Polarity Register   */
                            11479 ; 236  |#define HW_GP0ISTATR   (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPISTATR)) /* GPIO 0 Interrupt Status Register */
                            11480 ; 237  |#define HW_GP0PWR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPPWR)) /* GPIO 0 Power Register */
                            11481 ; 238  |#define HW_GP08MA      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GP8MA)) 
                            11482 ; 239  |#define HW_GP1ENR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPENR))     /* GPIO 1 Enable Register   */
                            11483 ; 240  |#define HW_GP1DOR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOR)) /* GPIO 1 Data Out Register */
                            11484 ; 241  |#define HW_GP1DIR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDIR)) /* GPIO 1 Dait In Register  */
                            11485 ; 242  |#define HW_GP1DOER     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOER)) /* GPIO 1 Dait Out Enable Register  */
                            11486 ; 243  |#define HW_GP1IPENR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPENR)) /* GPIO 1 Interrupt Pin Enable Register */
                            11487 ; 244  |#define HW_GP1IENR     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIENR)) /* GPIO 1 Interrupt Enable Register */
                            11488 ; 245  |#define HW_GP1ILVLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPILVLR)) /* GPIO 1 Interrupt Level Register  */
                            11489 ; 246  |#define HW_GP1IPOLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPOLR)) /* GPIO 1 Interrupt Polarity Register   */
                            11490 ; 247  |#define HW_GP1ISTATR   (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPISTATR)) /* GPIO 1 Interrupt Status Register */
                            11491 ; 248  |#define HW_GP1PWR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPPWR)) /* GPIO 0 Power Register */
                            11492 ; 249  |#define HW_GP18MA      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GP8MA)) 
                            11493 ; 250  |#define HW_GP2ENR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPENR))     /* GPIO 2 Enable Register   */
                            11494 ; 251  |#define HW_GP2DOR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOR)) /* GPIO 2 Data Out Register */
                            11495 ; 252  |#define HW_GP2DIR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDIR)) /* GPIO 2 Dait In Register  */
                            11496 ; 253  |#define HW_GP2DOER     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOER)) /* GPIO 2 Dait Out Enable Register  */
                            11497 ; 254  |#define HW_GP2IPENR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPENR)) /* GPIO 2 Interrupt Pin Enable Register */
                            11498 ; 255  |#define HW_GP2IENR     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIENR)) /* GPIO 2 Interrupt Enable Register */
                            11499 ; 256  |#define HW_GP2ILVLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPILVLR)) /* GPIO 2 Interrupt Level Register  */
                            11500 ; 257  |#define HW_GP2IPOLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPOLR)) /* GPIO 2 Interrupt Polarity Register   */
                            11501 ; 258  |#define HW_GP2ISTATR   (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPISTATR)) /* GPIO 2 Interrupt Status Register */
                            11502 ; 259  |#define HW_GP2PWR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPPWR)) /* GPIO 0 Power Register */
                            11503 ; 260  |#define HW_GP28MA      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GP8MA)) 
                            11504 ; 261  |#define HW_GP3ENR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPENR))     /* GPIO 2 Enable Register   */
                            11505 ; 262  |#define HW_GP3DOR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOR)) /* GPIO 2 Data Out Register */
                            11506 ; 263  |#define HW_GP3DIR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDIR)) /* GPIO 2 Dait In Register  */
                            11507 ; 264  |#define HW_GP3DOER     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOER)) /* GPIO 2 Dait Out Enable Register  */
                            11508 ; 265  |#define HW_GP3IPENR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPENR)) /* GPIO 2 Interrupt Pin Enable Register */
                            11509 ; 266  |#define HW_GP3IENR     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIENR)) /* GPIO 2 Interrupt Enable Register */
                            11510 ; 267  |#define HW_GP3ILVLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPILVLR)) /* GPIO 2 Interrupt Level Register  */
                            11511 ; 268  |#define HW_GP3IPOLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPOLR)) /* GPIO 2 Interrupt Polarity Register   */
                            11512 ; 269  |#define HW_GP3ISTATR   (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPISTATR)) /* GPIO 2 Interrupt Status Register */
                            11513 ; 270  |#define HW_GP3PWR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPPWR)) /* GPIO 0 Power Register */
                            11514 ; 271  |#define HW_GP38MA      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GP8MA)) 
                            11515 ; 272  |
                            11516 ; 273  |#endif
                            11517 ; 274  |
                            11518 
                            11520 
                            11521 ; 23   |#include "regsi2c.h"
                            11522 
                            11524 
                            11525 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            11526 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                            11527 ; 3    |// Filename: regsI2C.inc
                            11528 ; 4    |// Description: Register definitions for GPFLASH interface
                            11529 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            11530 ; 6    |// The following naming conventions are followed in this file.
                            11531 ; 7    |// All registers are named using the format...
                            11532 ; 8    |//     HW_<module>_<regname>
                            11533 ; 9    |// where <module> is the module name which can be any of the following...
                            11534 ; 10   |//     USB20
                            11535 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            11536 ; 12   |// module name includes a number starting from 0 for the first instance of
                            11537 ; 13   |// that module)
                            11538 ; 14   |// <regname> is the specific register within that module
                            11539 ; 15   |// We also define the following...
                            11540 ; 16   |//     HW_<module>_<regname>_BITPOS
                            11541 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            11542 ; 18   |//     HW_<module>_<regname>_SETMASK
                            11543 ; 19   |// which does something else, and
                            11544 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            11545 ; 21   |// which does something else.
                            11546 ; 22   |// Other rules
                            11547 ; 23   |//     All caps
                            11548 ; 24   |//     Numeric identifiers start at 0
                            11549 ; 25   |#if !(defined(regsi2cinc))
                            11550 ; 26   |#define regsi2cinc 1
                            11551 ; 27   |
                            11552 ; 28   |#include "types.h"
                            11553 
                            11555 
                            11556 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            11557 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            11558 ; 3    |//
                            11559 ; 4    |// Filename: types.h
                            11560 ; 5    |// Description: Standard data types
                            11561 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            11562 ; 7    |
                            11563 ; 8    |#ifndef _TYPES_H
                            11564 ; 9    |#define _TYPES_H
                            11565 ; 10   |
                            11566 ; 11   |// TODO:  move this outta here!
                            11567 ; 12   |#if !defined(NOERROR)
                            11568 ; 13   |#define NOERROR 0
                            11569 ; 14   |#define SUCCESS 0
                            11570 ; 15   |#endif 
                            11571 ; 16   |#if !defined(SUCCESS)
                            11572 ; 17   |#define SUCCESS  0
                            11573 ; 18   |#endif
                            11574 ; 19   |#if !defined(ERROR)
                            11575 ; 20   |#define ERROR   -1
                            11576 ; 21   |#endif
                            11577 ; 22   |#if !defined(FALSE)
                            11578 ; 23   |#define FALSE 0
                            11579 ; 24   |#endif
                            11580 ; 25   |#if !defined(TRUE)
                            11581 ; 26   |#define TRUE  1
                            11582 ; 27   |#endif
                            11583 ; 28   |
                            11584 ; 29   |#if !defined(NULL)
                            11585 ; 30   |#define NULL 0
                            11586 ; 31   |#endif
                            11587 ; 32   |
                            11588 ; 33   |#define MAX_INT     0x7FFFFF
                            11589 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            11590 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            11591 ; 36   |#define MAX_ULONG   (-1) 
                            11592 ; 37   |
                            11593 ; 38   |#define WORD_SIZE   24              // word size in bits
                            11594 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            11595 ; 40   |
                            11596 ; 41   |
                            11597 ; 42   |#define BYTE    unsigned char       // btVarName
                            11598 ; 43   |#define CHAR    signed char         // cVarName
                            11599 ; 44   |#define USHORT  unsigned short      // usVarName
                            11600 ; 45   |#define SHORT   unsigned short      // sVarName
                            11601 ; 46   |#define WORD    unsigned int        // wVarName
                            11602 ; 47   |#define INT     signed int          // iVarName
                            11603 ; 48   |#define DWORD   unsigned long       // dwVarName
                            11604 ; 49   |#define LONG    signed long         // lVarName
                            11605 ; 50   |#define BOOL    unsigned int        // bVarName
                            11606 ; 51   |#define FRACT   _fract              // frVarName
                            11607 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            11608 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            11609 ; 54   |#define FLOAT   float               // fVarName
                            11610 ; 55   |#define DBL     double              // dVarName
                            11611 ; 56   |#define ENUM    enum                // eVarName
                            11612 ; 57   |#define CMX     _complex            // cmxVarName
                            11613 ; 58   |typedef WORD UCS3;                   // 
                            11614 ; 59   |
                            11615 ; 60   |#define UINT16  unsigned short
                            11616 ; 61   |#define UINT8   unsigned char   
                            11617 ; 62   |#define UINT32  unsigned long
                            11618 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            11619 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            11620 ; 65   |#define WCHAR   UINT16
                            11621 ; 66   |
                            11622 ; 67   |//UINT128 is 16 bytes or 6 words
                            11623 ; 68   |typedef struct UINT128_3500 {   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  47

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11624 ; 69   |    int val[6];     
                            11625 ; 70   |} UINT128_3500;
                            11626 ; 71   |
                            11627 ; 72   |#define UINT128   UINT128_3500
                            11628 ; 73   |
                            11629 ; 74   |// Little endian word packed byte strings:   
                            11630 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11631 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11632 ; 77   |// Little endian word packed byte strings:   
                            11633 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11634 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11635 ; 80   |
                            11636 ; 81   |// Declare Memory Spaces To Use When Coding
                            11637 ; 82   |// A. Sector Buffers
                            11638 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            11639 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            11640 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            11641 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            11642 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            11643 ; 88   |// B. Media DDI Memory
                            11644 ; 89   |#define MEDIA_DDI_MEM _Y
                            11645 ; 90   |
                            11646 ; 91   |
                            11647 ; 92   |
                            11648 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            11649 ; 94   |// Examples of circular pointers:
                            11650 ; 95   |//    INT CIRC cpiVarName
                            11651 ; 96   |//    DWORD CIRC cpdwVarName
                            11652 ; 97   |
                            11653 ; 98   |#define RETCODE INT                 // rcVarName
                            11654 ; 99   |
                            11655 ; 100  |// generic bitfield structure
                            11656 ; 101  |struct Bitfield {
                            11657 ; 102  |    unsigned int B0  :1;
                            11658 ; 103  |    unsigned int B1  :1;
                            11659 ; 104  |    unsigned int B2  :1;
                            11660 ; 105  |    unsigned int B3  :1;
                            11661 ; 106  |    unsigned int B4  :1;
                            11662 ; 107  |    unsigned int B5  :1;
                            11663 ; 108  |    unsigned int B6  :1;
                            11664 ; 109  |    unsigned int B7  :1;
                            11665 ; 110  |    unsigned int B8  :1;
                            11666 ; 111  |    unsigned int B9  :1;
                            11667 ; 112  |    unsigned int B10 :1;
                            11668 ; 113  |    unsigned int B11 :1;
                            11669 ; 114  |    unsigned int B12 :1;
                            11670 ; 115  |    unsigned int B13 :1;
                            11671 ; 116  |    unsigned int B14 :1;
                            11672 ; 117  |    unsigned int B15 :1;
                            11673 ; 118  |    unsigned int B16 :1;
                            11674 ; 119  |    unsigned int B17 :1;
                            11675 ; 120  |    unsigned int B18 :1;
                            11676 ; 121  |    unsigned int B19 :1;
                            11677 ; 122  |    unsigned int B20 :1;
                            11678 ; 123  |    unsigned int B21 :1;
                            11679 ; 124  |    unsigned int B22 :1;
                            11680 ; 125  |    unsigned int B23 :1;
                            11681 ; 126  |};
                            11682 ; 127  |
                            11683 ; 128  |union BitInt {
                            11684 ; 129  |        struct Bitfield B;
                            11685 ; 130  |        int        I;
                            11686 ; 131  |};
                            11687 ; 132  |
                            11688 ; 133  |#define MAX_MSG_LENGTH 10
                            11689 ; 134  |struct CMessage
                            11690 ; 135  |{
                            11691 ; 136  |        unsigned int m_uLength;
                            11692 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            11693 ; 138  |};
                            11694 ; 139  |
                            11695 ; 140  |typedef struct {
                            11696 ; 141  |    WORD m_wLength;
                            11697 ; 142  |    WORD m_wMessage;
                            11698 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            11699 ; 144  |} Message;
                            11700 ; 145  |
                            11701 ; 146  |struct MessageQueueDescriptor
                            11702 ; 147  |{
                            11703 ; 148  |        int *m_pBase;
                            11704 ; 149  |        int m_iModulo;
                            11705 ; 150  |        int m_iSize;
                            11706 ; 151  |        int *m_pHead;
                            11707 ; 152  |        int *m_pTail;
                            11708 ; 153  |};
                            11709 ; 154  |
                            11710 ; 155  |struct ModuleEntry
                            11711 ; 156  |{
                            11712 ; 157  |    int m_iSignaledEventMask;
                            11713 ; 158  |    int m_iWaitEventMask;
                            11714 ; 159  |    int m_iResourceOfCode;
                            11715 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            11716 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            11717 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            11718 ; 163  |    int m_uTimeOutHigh;
                            11719 ; 164  |    int m_uTimeOutLow;
                            11720 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            11721 ; 166  |};
                            11722 ; 167  |
                            11723 ; 168  |union WaitMask{
                            11724 ; 169  |    struct B{
                            11725 ; 170  |        unsigned int m_bNone     :1;
                            11726 ; 171  |        unsigned int m_bMessage  :1;
                            11727 ; 172  |        unsigned int m_bTimer    :1;
                            11728 ; 173  |        unsigned int m_bButton   :1;
                            11729 ; 174  |    } B;
                            11730 ; 175  |    int I;
                            11731 ; 176  |} ;
                            11732 ; 177  |
                            11733 ; 178  |
                            11734 ; 179  |struct Button {
                            11735 ; 180  |        WORD wButtonEvent;
                            11736 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            11737 ; 182  |};
                            11738 ; 183  |
                            11739 ; 184  |struct Message {
                            11740 ; 185  |        WORD wMsgLength;
                            11741 ; 186  |        WORD wMsgCommand;
                            11742 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            11743 ; 188  |};
                            11744 ; 189  |
                            11745 ; 190  |union EventTypes {
                            11746 ; 191  |        struct CMessage msg;
                            11747 ; 192  |        struct Button Button ;
                            11748 ; 193  |        struct Message Message;
                            11749 ; 194  |};
                            11750 ; 195  |
                            11751 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            11752 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            11753 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            11754 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            11755 ; 200  |
                            11756 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            11757 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            11758 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            11759 ; 204  |
                            11760 ; 205  |#if DEBUG
                            11761 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            11762 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            11763 ; 208  |#else 
                            11764 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            11765 ; 210  |#define DebugBuildAssert(x)    
                            11766 ; 211  |#endif
                            11767 ; 212  |
                            11768 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            11769 ; 214  |//  #pragma asm
                            11770 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            11771 ; 216  |//  #pragma endasm
                            11772 ; 217  |
                            11773 ; 218  |
                            11774 ; 219  |#ifdef COLOR_262K
                            11775 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            11776 ; 221  |#elif defined(COLOR_65K)
                            11777 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            11778 ; 223  |#else
                            11779 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            11780 ; 225  |#endif
                            11781 ; 226  |    
                            11782 ; 227  |#endif // #ifndef _TYPES_H
                            11783 
                            11785 
                            11786 ; 29   |
                            11787 ; 30   |/////////////////////////////////////////////////////////////////////////////////
                            11788 ; 31   |////   I2C STMP Registers
                            11789 ; 32   |/////////////////////////////////////////////////////////////////////////////////
                            11790 ; 33   |
                            11791 ; 34   |#define HW_I2C_BASEADDR (0xFFE5)
                            11792 ; 35   |
                            11793 ; 36   |
                            11794 ; 37   |/////////////////////////////////////////////////////////////////////////////////
                            11795 ; 38   |////  I2C Clock Divider Register (HW_I2CDIV) Bit Definitions
                            11796 ; 39   |
                            11797 ; 40   |#define HW_I2CDIV_FACT_BITPOS (1)
                            11798 ; 41   |
                            11799 ; 42   |#define HW_I2CDIV_FACT_SETMASK (0xFF<<HW_I2CDIV_FACT_BITPOS)
                            11800 ; 43   |
                            11801 ; 44   |#define HW_I2CDIV_FACT_CLRMASK (~(WORD)HW_I2CDIV_FACT_SETMASK)
                            11802 ; 45   |
                            11803 ; 46   |typedef union               /* I2C Clock Divider Register */
                            11804 ; 47   |{
                            11805 ; 48   |    struct {
                            11806 ; 49   |        int                :1; 
                            11807 ; 50   |        unsigned FACT      :8;
                            11808 ; 51   |    } B;
                            11809 ; 52   |    int I;
                            11810 ; 53   |    unsigned U;
                            11811 ; 54   |} i2cdivr_type;
                            11812 ; 55   |#define HW_I2CDIV (*(volatile i2cdivr_type _X*) (HW_I2C_BASEADDR))       /* I2C Divfact Registers        */
                            11813 ; 56   |
                            11814 ; 57   |
                            11815 ; 58   |/////////////////////////////////////////////////////////////////////////////////
                            11816 ; 59   |////  I2C Data Register (HW_I2CDAT) Bit Definitions
                            11817 ; 60   |
                            11818 ; 61   |#define HW_I2CDAT_DATA_BITPOS (0)
                            11819 ; 62   |
                            11820 ; 63   |#define HW_I2CDAT_DATA_SETMASK (0xFFFFFF)
                            11821 ; 64   |
                            11822 ; 65   |#define HW_I2CDAT_DATA_CLRMASK (~(WORD)HW_I2CDAT_DATA_SETMASK)
                            11823 ; 66   |
                            11824 ; 67   |typedef union               /* I2C Data Register */
                            11825 ; 68   |{
                            11826 ; 69   |    struct {
                            11827 ; 70   |         unsigned DATA :24; 
                            11828 ; 71   |    } B;
                            11829 ; 72   |    int I;
                            11830 ; 73   |    unsigned U;
                            11831 ; 74   |} i2cdatr_type;
                            11832 ; 75   |#define HW_I2CDAT (*(volatile i2cdatr_type _X*) (HW_I2C_BASEADDR+1)) /* I2C Data Registers (I2CDAT)      */
                            11833 ; 76   |
                            11834 ; 77   |
                            11835 ; 78   |/////////////////////////////////////////////////////////////////////////////////
                            11836 ; 79   |////  I2C Control Status Register (HW_I2CCSR) Bit Definitions
                            11837 ; 80   |#define HW_I2CCSR_I2C_EN_BITPOS (0)
                            11838 ; 81   |#define HW_I2CCSR_RIE_BITPOS (1)
                            11839 ; 82   |#define HW_I2CCSR_BUSY_BITPOS (2)
                            11840 ; 83   |#define HW_I2CCSR_ARB_LOST_BITPOS (3)
                            11841 ; 84   |#define HW_I2CCSR_TIE_BITPOS (4)
                            11842 ; 85   |#define HW_I2CCSR_MODE_BITPOS (5)
                            11843 ; 86   |#define HW_I2CCSR_RDR_BITPOS (6)
                            11844 ; 87   |#define HW_I2CCSR_TDE_BITPOS (7)
                            11845 ; 88   |#define HW_I2CCSR_RWN_BITPOS (8)
                            11846 ; 89   |#define HW_I2CCSR_WL_BITPOS (9)
                            11847 ; 90   |#define HW_I2CCSR_WL0_BITPOS (9)
                            11848 ; 91   |#define HW_I2CCSR_WL1_BITPOS (10)
                            11849 ; 92   |#define HW_I2CCSR_TREQ_BITPOS (11)
                            11850 ; 93   |#define HW_I2CCSR_ROFL_BITPOS (12)
                            11851 ; 94   |#define HW_I2CCSR_TUFL_BITPOS (13)
                            11852 ; 95   |#define HW_I2CCSR_ACKF_BITPOS (14)
                            11853 ; 96   |#define HW_I2CCSR_B_CNT_BITPOS (15)
                            11854 ; 97   |#define HW_I2CCSR_B_CNT0_BITPOS (15)
                            11855 ; 98   |#define HW_I2CCSR_B_CNT1_BITPOS (16)
                            11856 ; 99   |#define HW_I2CCSR_L_WORD_BITPOS (17)
                            11857 ; 100  |#define HW_I2CCSR_SUBA_BITPOS (18)
                            11858 ; 101  |#define HW_I2CCSR_ROFLCL_BITPOS (19)
                            11859 ; 102  |#define HW_I2CCSR_TUFLCL_BITPOS (20)
                            11860 ; 103  |#define HW_I2CCSR_ONEBYTE_BITPOS (21)
                            11861 ; 104  |
                            11862 ; 105  |#define HW_I2CCSR_I2C_EN_SETMASK (1<<HW_I2CCSR_I2C_EN_BITPOS)
                            11863 ; 106  |#define HW_I2CCSR_RIE_SETMASK (1<<HW_I2CCSR_RIE_BITPOS)
                            11864 ; 107  |#define HW_I2CCSR_BUSY_SETMASK (1<<HW_I2CCSR_BUSY_BITPOS)
                            11865 ; 108  |#define HW_I2CCSR_ARB_LOST_SETMASK (1<<HW_I2CCSR_ARB_LOST_BITPOS)
                            11866 ; 109  |#define HW_I2CCSR_TIE_SETMASK (1<<HW_I2CCSR_TIE_BITPOS)
                            11867 ; 110  |#define HW_I2CCSR_MODE_SETMASK (1<<HW_I2CCSR_MODE_BITPOS)
                            11868 ; 111  |#define HW_I2CCSR_RDR_SETMASK (1<<HW_I2CCSR_RDR_BITPOS)
                            11869 ; 112  |#define HW_I2CCSR_TDE_SETMASK (1<<HW_I2CCSR_TDE_BITPOS)
                            11870 ; 113  |#define HW_I2CCSR_RWN_SETMASK (1<<HW_I2CCSR_RWN_BITPOS)
                            11871 ; 114  |#define HW_I2CCSR_WL_SETMASK (3<<HW_I2CCSR_WL_BITPOS)
                            11872 ; 115  |#define HW_I2CCSR_WL0_SETMASK (1<<HW_I2CCSR_WL0_BITPOS)
                            11873 ; 116  |#define HW_I2CCSR_WL1_SETMASK (1<<HW_I2CCSR_WL1_BITPOS)
                            11874 ; 117  |#define HW_I2CCSR_TREQ_SETMASK (1<<HW_I2CCSR_TREQ_BITPOS)
                            11875 ; 118  |#define HW_I2CCSR_ROFL_SETMASK (1<<HW_I2CCSR_ROFL_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  48

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11876 ; 119  |#define HW_I2CCSR_TUFL_SETMASK (1<<HW_I2CCSR_TUFL_BITPOS)
                            11877 ; 120  |#define HW_I2CCSR_ACKF_SETMASK (1<<HW_I2CCSR_ACKF_BITPOS)
                            11878 ; 121  |#define HW_I2CCSR_B_CNT_SETMASK (3<<HW_I2CCSR_B_CNT_BITPOS)
                            11879 ; 122  |#define HW_I2CCSR_B_CNT0_SETMASK (1<<HW_I2CCSR_B_CNT0_BITPOS)
                            11880 ; 123  |#define HW_I2CCSR_B_CNT1_SETMASK (1<<HW_I2CCSR_B_CNT1_BITPOS)
                            11881 ; 124  |#define HW_I2CCSR_L_WORD_SETMASK (1<<HW_I2CCSR_L_WORD_BITPOS)
                            11882 ; 125  |#define HW_I2CCSR_SUBA_SETMASK (1<<HW_I2CCSR_SUBA_BITPOS)
                            11883 ; 126  |#define HW_I2CCSR_ROFLCL_SETMASK (1<<HW_I2CCSR_ROFLCL_BITPOS)
                            11884 ; 127  |#define HW_I2CCSR_TUFLCL_SETMASK (1<<HW_I2CCSR_TUFLCL_BITPOS)
                            11885 ; 128  |#define HW_I2CCSR_ONEBYTE_SETMASK (1<<HW_I2CCSR_ONEBYTE_BITPOS)
                            11886 ; 129  |
                            11887 ; 130  |#define HW_I2CCSR_I2C_EN_CLRMASK (~(WORD)HW_I2CCSR_I2C_EN_SETMASK)
                            11888 ; 131  |#define HW_I2CCSR_RIE_CLRMASK (~(WORD)HW_I2CCSR_RIE_SETMASK)
                            11889 ; 132  |#define HW_I2CCSR_BUSY_CLRMASK (~(WORD)HW_I2CCSR_BUSY_SETMASK)
                            11890 ; 133  |#define HW_I2CCSR_ARB_LOST_CLRMASK (~(WORD)HW_I2CCSR_ARB_LOST_SETMASK)
                            11891 ; 134  |#define HW_I2CCSR_TIE_CLRMASK (~(WORD)HW_I2CCSR_TIE_SETMASK)
                            11892 ; 135  |#define HW_I2CCSR_MODE_CLRMASK (~(WORD)HW_I2CCSR_MODE_SETMASK)
                            11893 ; 136  |#define HW_I2CCSR_RDR_CLRMASK (~(WORD)HW_I2CCSR_RDR_SETMASK)
                            11894 ; 137  |#define HW_I2CCSR_TDE_CLRMASK (~(WORD)HW_I2CCSR_TDE_SETMASK)
                            11895 ; 138  |#define HW_I2CCSR_RWN_CLRMASK (~(WORD)HW_I2CCSR_RWN_SETMASK)
                            11896 ; 139  |#define HW_I2CCSR_WL_CLRMASK (~(WORD)HW_I2CCSR_WL_SETMASK)
                            11897 ; 140  |#define HW_I2CCSR_WL0_CLRMASK (~(WORD)HW_I2CCSR_WL0_SETMASK)
                            11898 ; 141  |#define HW_I2CCSR_WL1_CLRMASK (~(WORD)HW_I2CCSR_WL1_SETMASK)
                            11899 ; 142  |#define HW_I2CCSR_TREQ_CLRMASK (~(WORD)HW_I2CCSR_TREQ_SETMASK)
                            11900 ; 143  |#define HW_I2CCSR_ROFL_CLRMASK (~(WORD)HW_I2CCSR_ROFL_SETMASK)
                            11901 ; 144  |#define HW_I2CCSR_TUFL_CLRMASK (~(WORD)HW_I2CCSR_TUFL_SETMASK)
                            11902 ; 145  |#define HW_I2CCSR_ACKF_CLRMASK (~(WORD)HW_I2CCSR_ACKF_SETMASK)
                            11903 ; 146  |#define HW_I2CCSR_B_CNT_CLRMASK (~(WORD)HW_I2CCSR_B_CNT_SETMASK)
                            11904 ; 147  |#define HW_I2CCSR_B_CNT0_CLRMASK (~(WORD)HW_I2CCSR_B_CNT0_SETMASK)
                            11905 ; 148  |#define HW_I2CCSR_B_CNT1_CLRMASK (~(WORD)HW_I2CCSR_B_CNT1_SETMASK)
                            11906 ; 149  |#define HW_I2CCSR_L_WORD_CLRMASK (~(WORD)HW_I2CCSR_L_WORD_SETMASK)
                            11907 ; 150  |#define HW_I2CCSR_SUBA_CLRMASK (~(WORD)HW_I2CCSR_SUBA_SETMASK)
                            11908 ; 151  |#define HW_I2CCSR_ROFLCL_CLRMASK (~(WORD)HW_I2CCSR_ROFLCL_SETMASK)
                            11909 ; 152  |#define HW_I2CCSR_TUFLCL_CLRMASK (~(WORD)HW_I2CCSR_TUFLCL_SETMASK)
                            11910 ; 153  |#define HW_I2CCSR_ONEBYTE_CLRMASK (~(WORD)HW_I2CCSR_ONEBYTE_SETMASK)
                            11911 ; 154  |
                            11912 ; 155  |typedef union               /* I2C Control Register         */
                            11913 ; 156  |{
                            11914 ; 157  |    struct {
                            11915 ; 158  |        int I2C_EN      :1; /* Peripheral Enable            */
                            11916 ; 159  |        int RIE         :1; /* Receiver Interrupt Enable        */
                            11917 ; 160  |        int BUSY        :1; /* I2C Bus Busy             */
                            11918 ; 161  |        int ARBLOST     :1; /* Aritration lost          */
                            11919 ; 162  |        int TIE         :1; /* Transmitter Interrupt Enable     */
                            11920 ; 163  |        int MODE        :1; /* Operating Mode Bit           */
                            11921 ; 164  |        int RDR         :1; /* Receiver Data Ready          */
                            11922 ; 165  |       int TDE         :1; /* Transmitter Data Empty       */
                            11923 ; 166  |       int RWN         :1; /* Read/Not Write           */
                            11924 ; 167  |       unsigned WL     :2; /* Word Length              */
                            11925 ; 168  |        int TREQ        :1; /* DSP Transmit Request         */
                            11926 ; 169  |        int ROFL        :1; /* Receiver Overflow            */
                            11927 ; 170  |        int TUFL        :1; /* Transmitter Underflow        */
                            11928 ; 171  |        int ACKF        :1; /* Acknowledge Failure          */
                            11929 ; 172  |        unsigned BCNT   :2; /* Byte Count               */
                            11930 ; 173  |        int LWORD       :1; /* Last Word                */
                            11931 ; 174  |        int SUBA        :1; /* Sub Address              */
                            11932 ; 175  |        int ROFLCL      :1; /* Receiver Overflow Clear      */
                            11933 ; 176  |        int TUFLCL      :1; /* Transmitter Underflow Clear      */
                            11934 ; 177  |        int ONEBYTE     :1; /* Special One Data Byte Transmission Mode */
                            11935 ; 178  |    } B;
                            11936 ; 179  |    int I;
                            11937 ; 180  |    unsigned U;
                            11938 ; 181  |} i2ccsr_type;
                            11939 ; 182  |#define HW_I2CCSR (*(volatile i2ccsr_type _X*) (HW_I2C_BASEADDR+2)) /* I2C Control/Status Register (I2CCSR) */
                            11940 ; 183  |
                            11941 ; 184  |#endif
                            11942 
                            11944 
                            11945 ; 24   |#include "regsi2s.h"
                            11946 
                            11948 
                            11949 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            11950 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                            11951 ; 3    |// Filename: regsi2s.inc
                            11952 ; 4    |// Description: Register definitions for I2S interface
                            11953 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            11954 ; 6    |// The following naming conventions are followed in this file.
                            11955 ; 7    |// All registers are named using the format...
                            11956 ; 8    |//     HW_<module>_<regname>
                            11957 ; 9    |// where <module> is the module name which can be any of the following...
                            11958 ; 10   |//     USB20
                            11959 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            11960 ; 12   |// module name includes a number starting from 0 for the first instance of
                            11961 ; 13   |// that module)
                            11962 ; 14   |// <regname> is the specific register within that module
                            11963 ; 15   |// We also define the following...
                            11964 ; 16   |//     HW_<module>_<regname>_BITPOS
                            11965 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            11966 ; 18   |//     HW_<module>_<regname>_SETMASK
                            11967 ; 19   |// which does something else, and
                            11968 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            11969 ; 21   |// which does something else.
                            11970 ; 22   |// Other rules
                            11971 ; 23   |//     All caps
                            11972 ; 24   |//     Numeric identifiers start at 0
                            11973 ; 25   |#if !(defined(regsi2sinc))
                            11974 ; 26   |#define regsi2sinc 1
                            11975 ; 27   |
                            11976 ; 28   |#include "types.h"
                            11977 
                            11979 
                            11980 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            11981 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            11982 ; 3    |//
                            11983 ; 4    |// Filename: types.h
                            11984 ; 5    |// Description: Standard data types
                            11985 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            11986 ; 7    |
                            11987 ; 8    |#ifndef _TYPES_H
                            11988 ; 9    |#define _TYPES_H
                            11989 ; 10   |
                            11990 ; 11   |// TODO:  move this outta here!
                            11991 ; 12   |#if !defined(NOERROR)
                            11992 ; 13   |#define NOERROR 0
                            11993 ; 14   |#define SUCCESS 0
                            11994 ; 15   |#endif 
                            11995 ; 16   |#if !defined(SUCCESS)
                            11996 ; 17   |#define SUCCESS  0
                            11997 ; 18   |#endif
                            11998 ; 19   |#if !defined(ERROR)
                            11999 ; 20   |#define ERROR   -1
                            12000 ; 21   |#endif
                            12001 ; 22   |#if !defined(FALSE)
                            12002 ; 23   |#define FALSE 0
                            12003 ; 24   |#endif
                            12004 ; 25   |#if !defined(TRUE)
                            12005 ; 26   |#define TRUE  1
                            12006 ; 27   |#endif
                            12007 ; 28   |
                            12008 ; 29   |#if !defined(NULL)
                            12009 ; 30   |#define NULL 0
                            12010 ; 31   |#endif
                            12011 ; 32   |
                            12012 ; 33   |#define MAX_INT     0x7FFFFF
                            12013 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            12014 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            12015 ; 36   |#define MAX_ULONG   (-1) 
                            12016 ; 37   |
                            12017 ; 38   |#define WORD_SIZE   24              // word size in bits
                            12018 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            12019 ; 40   |
                            12020 ; 41   |
                            12021 ; 42   |#define BYTE    unsigned char       // btVarName
                            12022 ; 43   |#define CHAR    signed char         // cVarName
                            12023 ; 44   |#define USHORT  unsigned short      // usVarName
                            12024 ; 45   |#define SHORT   unsigned short      // sVarName
                            12025 ; 46   |#define WORD    unsigned int        // wVarName
                            12026 ; 47   |#define INT     signed int          // iVarName
                            12027 ; 48   |#define DWORD   unsigned long       // dwVarName
                            12028 ; 49   |#define LONG    signed long         // lVarName
                            12029 ; 50   |#define BOOL    unsigned int        // bVarName
                            12030 ; 51   |#define FRACT   _fract              // frVarName
                            12031 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            12032 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            12033 ; 54   |#define FLOAT   float               // fVarName
                            12034 ; 55   |#define DBL     double              // dVarName
                            12035 ; 56   |#define ENUM    enum                // eVarName
                            12036 ; 57   |#define CMX     _complex            // cmxVarName
                            12037 ; 58   |typedef WORD UCS3;                   // 
                            12038 ; 59   |
                            12039 ; 60   |#define UINT16  unsigned short
                            12040 ; 61   |#define UINT8   unsigned char   
                            12041 ; 62   |#define UINT32  unsigned long
                            12042 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            12043 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            12044 ; 65   |#define WCHAR   UINT16
                            12045 ; 66   |
                            12046 ; 67   |//UINT128 is 16 bytes or 6 words
                            12047 ; 68   |typedef struct UINT128_3500 {   
                            12048 ; 69   |    int val[6];     
                            12049 ; 70   |} UINT128_3500;
                            12050 ; 71   |
                            12051 ; 72   |#define UINT128   UINT128_3500
                            12052 ; 73   |
                            12053 ; 74   |// Little endian word packed byte strings:   
                            12054 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12055 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12056 ; 77   |// Little endian word packed byte strings:   
                            12057 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12058 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12059 ; 80   |
                            12060 ; 81   |// Declare Memory Spaces To Use When Coding
                            12061 ; 82   |// A. Sector Buffers
                            12062 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            12063 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            12064 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            12065 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            12066 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            12067 ; 88   |// B. Media DDI Memory
                            12068 ; 89   |#define MEDIA_DDI_MEM _Y
                            12069 ; 90   |
                            12070 ; 91   |
                            12071 ; 92   |
                            12072 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            12073 ; 94   |// Examples of circular pointers:
                            12074 ; 95   |//    INT CIRC cpiVarName
                            12075 ; 96   |//    DWORD CIRC cpdwVarName
                            12076 ; 97   |
                            12077 ; 98   |#define RETCODE INT                 // rcVarName
                            12078 ; 99   |
                            12079 ; 100  |// generic bitfield structure
                            12080 ; 101  |struct Bitfield {
                            12081 ; 102  |    unsigned int B0  :1;
                            12082 ; 103  |    unsigned int B1  :1;
                            12083 ; 104  |    unsigned int B2  :1;
                            12084 ; 105  |    unsigned int B3  :1;
                            12085 ; 106  |    unsigned int B4  :1;
                            12086 ; 107  |    unsigned int B5  :1;
                            12087 ; 108  |    unsigned int B6  :1;
                            12088 ; 109  |    unsigned int B7  :1;
                            12089 ; 110  |    unsigned int B8  :1;
                            12090 ; 111  |    unsigned int B9  :1;
                            12091 ; 112  |    unsigned int B10 :1;
                            12092 ; 113  |    unsigned int B11 :1;
                            12093 ; 114  |    unsigned int B12 :1;
                            12094 ; 115  |    unsigned int B13 :1;
                            12095 ; 116  |    unsigned int B14 :1;
                            12096 ; 117  |    unsigned int B15 :1;
                            12097 ; 118  |    unsigned int B16 :1;
                            12098 ; 119  |    unsigned int B17 :1;
                            12099 ; 120  |    unsigned int B18 :1;
                            12100 ; 121  |    unsigned int B19 :1;
                            12101 ; 122  |    unsigned int B20 :1;
                            12102 ; 123  |    unsigned int B21 :1;
                            12103 ; 124  |    unsigned int B22 :1;
                            12104 ; 125  |    unsigned int B23 :1;
                            12105 ; 126  |};
                            12106 ; 127  |
                            12107 ; 128  |union BitInt {
                            12108 ; 129  |        struct Bitfield B;
                            12109 ; 130  |        int        I;
                            12110 ; 131  |};
                            12111 ; 132  |
                            12112 ; 133  |#define MAX_MSG_LENGTH 10
                            12113 ; 134  |struct CMessage
                            12114 ; 135  |{
                            12115 ; 136  |        unsigned int m_uLength;
                            12116 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            12117 ; 138  |};
                            12118 ; 139  |
                            12119 ; 140  |typedef struct {
                            12120 ; 141  |    WORD m_wLength;
                            12121 ; 142  |    WORD m_wMessage;
                            12122 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            12123 ; 144  |} Message;
                            12124 ; 145  |
                            12125 ; 146  |struct MessageQueueDescriptor
                            12126 ; 147  |{
                            12127 ; 148  |        int *m_pBase;
                            12128 ; 149  |        int m_iModulo;
                            12129 ; 150  |        int m_iSize;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  49

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12130 ; 151  |        int *m_pHead;
                            12131 ; 152  |        int *m_pTail;
                            12132 ; 153  |};
                            12133 ; 154  |
                            12134 ; 155  |struct ModuleEntry
                            12135 ; 156  |{
                            12136 ; 157  |    int m_iSignaledEventMask;
                            12137 ; 158  |    int m_iWaitEventMask;
                            12138 ; 159  |    int m_iResourceOfCode;
                            12139 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            12140 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            12141 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            12142 ; 163  |    int m_uTimeOutHigh;
                            12143 ; 164  |    int m_uTimeOutLow;
                            12144 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            12145 ; 166  |};
                            12146 ; 167  |
                            12147 ; 168  |union WaitMask{
                            12148 ; 169  |    struct B{
                            12149 ; 170  |        unsigned int m_bNone     :1;
                            12150 ; 171  |        unsigned int m_bMessage  :1;
                            12151 ; 172  |        unsigned int m_bTimer    :1;
                            12152 ; 173  |        unsigned int m_bButton   :1;
                            12153 ; 174  |    } B;
                            12154 ; 175  |    int I;
                            12155 ; 176  |} ;
                            12156 ; 177  |
                            12157 ; 178  |
                            12158 ; 179  |struct Button {
                            12159 ; 180  |        WORD wButtonEvent;
                            12160 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            12161 ; 182  |};
                            12162 ; 183  |
                            12163 ; 184  |struct Message {
                            12164 ; 185  |        WORD wMsgLength;
                            12165 ; 186  |        WORD wMsgCommand;
                            12166 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            12167 ; 188  |};
                            12168 ; 189  |
                            12169 ; 190  |union EventTypes {
                            12170 ; 191  |        struct CMessage msg;
                            12171 ; 192  |        struct Button Button ;
                            12172 ; 193  |        struct Message Message;
                            12173 ; 194  |};
                            12174 ; 195  |
                            12175 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            12176 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            12177 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            12178 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            12179 ; 200  |
                            12180 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            12181 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            12182 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            12183 ; 204  |
                            12184 ; 205  |#if DEBUG
                            12185 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            12186 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            12187 ; 208  |#else 
                            12188 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            12189 ; 210  |#define DebugBuildAssert(x)    
                            12190 ; 211  |#endif
                            12191 ; 212  |
                            12192 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            12193 ; 214  |//  #pragma asm
                            12194 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            12195 ; 216  |//  #pragma endasm
                            12196 ; 217  |
                            12197 ; 218  |
                            12198 ; 219  |#ifdef COLOR_262K
                            12199 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            12200 ; 221  |#elif defined(COLOR_65K)
                            12201 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            12202 ; 223  |#else
                            12203 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            12204 ; 225  |#endif
                            12205 ; 226  |    
                            12206 ; 227  |#endif // #ifndef _TYPES_H
                            12207 
                            12209 
                            12210 ; 29   |
                            12211 ; 30   |///////////////////////////////////////////////////////////////////////////////////
                            12212 ; 31   |////  I2S Registers (SAI)
                            12213 ; 32   |///////////////////////////////////////////////////////////////////////////////////
                            12214 ; 33   |
                            12215 ; 34   |
                            12216 ; 35   |#define HW_SAI_BASEADDR (0xFFF0)
                            12217 ; 36   |
                            12218 ; 37   |
                            12219 ; 38   |
                            12220 ; 39   |
                            12221 ; 40   |#define HW_SAIRCSR_REN0_BITPOS (0)
                            12222 ; 41   |#define HW_SAIRCSR_REN1_BITPOS (1)
                            12223 ; 42   |#define HW_SAIRCSR_REN2_BITPOS (2)
                            12224 ; 43   |#define HW_SAIRCSR_RMME_BITPOS (3)
                            12225 ; 44   |#define HW_SAIRCSR_RSVD0_BITPOS (4)
                            12226 ; 45   |#define HW_SAIRCSR_RWL_BITPOS (5)
                            12227 ; 46   |#define HW_SAIRCSR_RDIR_BITPOS (7)
                            12228 ; 47   |#define HW_SAIRCSR_RLRS_BITPOS (8)
                            12229 ; 48   |#define HW_SAIRCSR_RCKP_BITPOS (9)
                            12230 ; 49   |#define HW_SAIRCSR_RREL_BITPOS (10)
                            12231 ; 50   |#define HW_SAIRCSR_RDWJ_BITPOS (11)
                            12232 ; 51   |#define HW_SAIRCSR_RXIE_BITPOS (12)
                            12233 ; 52   |#define HW_SAIRCSR_RSVD1_BITPOS (13)
                            12234 ; 53   |#define HW_SAIRCSR_ROFL_BITPOS (14)
                            12235 ; 54   |#define HW_SAIRCSR_RDR_BITPOS (15)
                            12236 ; 55   |#define HW_SAIRCSR_ROFCL_BITPOS (16)
                            12237 ; 56   |#define HW_SAIRCSR_RSVD2_BITPOS (17)
                            12238 ; 57   |
                            12239 ; 58   |
                            12240 ; 59   |#define HW_SAIRCSR_REN0_WIDTH (1)
                            12241 ; 60   |#define HW_SAIRCSR_REN1_WIDTH (1)
                            12242 ; 61   |#define HW_SAIRCSR_REN2_WIDTH (1)
                            12243 ; 62   |#define HW_SAIRCSR_RMME_WIDTH (1)
                            12244 ; 63   |#define HW_SAIRCSR_RSVD0_WIDTH (1)
                            12245 ; 64   |#define HW_SAIRCSR_RWL_WIDTH (2)
                            12246 ; 65   |#define HW_SAIRCSR_RDIR_WIDTH (1)
                            12247 ; 66   |#define HW_SAIRCSR_RLRS_WIDTH (1)
                            12248 ; 67   |#define HW_SAIRCSR_RCKP_WIDTH (1)
                            12249 ; 68   |#define HW_SAIRCSR_RREL_WIDTH (1)
                            12250 ; 69   |#define HW_SAIRCSR_RDWJ_WIDTH (1)
                            12251 ; 70   |#define HW_SAIRCSR_RXIE_WIDTH (1)
                            12252 ; 71   |#define HW_SAIRCSR_RSVD1_WIDTH (1)
                            12253 ; 72   |#define HW_SAIRCSR_ROFL_WIDTH (1)
                            12254 ; 73   |#define HW_SAIRCSR_RDR_WIDTH (1)
                            12255 ; 74   |#define HW_SAIRCSR_ROFCL_WIDTH (1)
                            12256 ; 75   |#define HW_SAIRCSR_RSVD2_WIDTH (7)
                            12257 ; 76   |
                            12258 ; 77   |
                            12259 ; 78   |#define HW_SAIRCSR_REN0_SETMASK (((1<HW_SAIRCSR_REN0_WIDTH)-1)<<HW_SAIRCSR_REN0_BITPOS)
                            12260 ; 79   |#define HW_SAIRCSR_REN1_SETMASK (((1<HW_SAIRCSR_REN1_WIDTH)-1)<<HW_SAIRCSR_REN1_BITPOS)
                            12261 ; 80   |#define HW_SAIRCSR_REN2_SETMASK (((1<HW_SAIRCSR_REN2_WIDTH)-1)<<HW_SAIRCSR_REN2_BITPOS)
                            12262 ; 81   |#define HW_SAIRCSR_RMME_SETMASK (((1<HW_SAIRCSR_RMME_WIDTH)-1)<<HW_SAIRCSR_RMME_BITPOS)
                            12263 ; 82   |#define HW_SAIRCSR_RSVD0_SETMASK (((1<HW_SAIRCSR_RSVD0_WIDTH)-1)<<HW_SAIRCSR_RSVD0_BITPOS)
                            12264 ; 83   |#define HW_SAIRCSR_RWL_SETMASK (((1<HW_SAIRCSR_RWL_WIDTH)-1)<<HW_SAIRCSR_RWL_BITPOS)
                            12265 ; 84   |#define HW_SAIRCSR_RDIR_SETMASK (((1<HW_SAIRCSR_RDIR_WIDTH)-1)<<HW_SAIRCSR_RDIR_BITPOS)
                            12266 ; 85   |#define HW_SAIRCSR_RLRS_SETMASK (((1<HW_SAIRCSR_RLRS_WIDTH)-1)<<HW_SAIRCSR_RLRS_BITPOS)
                            12267 ; 86   |#define HW_SAIRCSR_RCKP_SETMASK (((1<HW_SAIRCSR_RCKP_WIDTH)-1)<<HW_SAIRCSR_RCKP_BITPOS)
                            12268 ; 87   |#define HW_SAIRCSR_RREL_SETMASK (((1<HW_SAIRCSR_RREL_WIDTH)-1)<<HW_SAIRCSR_RREL_BITPOS)
                            12269 ; 88   |#define HW_SAIRCSR_RDWJ_SETMASK (((1<HW_SAIRCSR_RDWJ_WIDTH)-1)<<HW_SAIRCSR_RDWJ_BITPOS)
                            12270 ; 89   |#define HW_SAIRCSR_RXIE_SETMASK (((1<HW_SAIRCSR_RXIE_WIDTH)-1)<<HW_SAIRCSR_RXIE_BITPOS)
                            12271 ; 90   |#define HW_SAIRCSR_RSVD1_SETMASK (((1<HW_SAIRCSR_RSVD1_WIDTH)-1)<<HW_SAIRCSR_RSVD1_BITPOS)
                            12272 ; 91   |#define HW_SAIRCSR_ROFL_SETMASK (((1<HW_SAIRCSR_ROFL_WIDTH)-1)<<HW_SAIRCSR_ROFL_BITPOS)
                            12273 ; 92   |#define HW_SAIRCSR_RDR_SETMASK (((1<HW_SAIRCSR_RDR_WIDTH)-1)<<HW_SAIRCSR_RDR_BITPOS)
                            12274 ; 93   |#define HW_SAIRCSR_ROFCL_SETMASK (((1<HW_SAIRCSR_ROFCL_WIDTH)-1)<<HW_SAIRCSR_ROFCL_BITPOS)
                            12275 ; 94   |#define HW_SAIRCSR_RSVD2_SETMASK (((1<HW_SAIRCSR_RSVD2_WIDTH)-1)<<HW_SAIRCSR_RSVD2_BITPOS)
                            12276 ; 95   |
                            12277 ; 96   |
                            12278 ; 97   |#define HW_SAIRCSR_REN0_CLRMASK (~(WORD)HW_SAIRCSR_REN0_SETMASK)
                            12279 ; 98   |#define HW_SAIRCSR_REN1_CLRMASK (~(WORD)HW_SAIRCSR_REN1_SETMASK)
                            12280 ; 99   |#define HW_SAIRCSR_REN2_CLRMASK (~(WORD)HW_SAIRCSR_REN2_SETMASK)
                            12281 ; 100  |#define HW_SAIRCSR_RMME_CLRMASK (~(WORD)HW_SAIRCSR_RMME_SETMASK)
                            12282 ; 101  |#define HW_SAIRCSR_RSVD0_CLRMASK (~(WORD)HW_SAIRCSR_RSVD0_SETMASK)
                            12283 ; 102  |#define HW_SAIRCSR_RWL_CLRMASK (~(WORD)HW_SAIRCSR_RWL_SETMASK)
                            12284 ; 103  |#define HW_SAIRCSR_RDIR_CLRMASK (~(WORD)HW_SAIRCSR_RDIR_SETMASK)
                            12285 ; 104  |#define HW_SAIRCSR_RLRS_CLRMASK (~(WORD)HW_SAIRCSR_RLRS_SETMASK)
                            12286 ; 105  |#define HW_SAIRCSR_RCKP_CLRMASK (~(WORD)HW_SAIRCSR_RCKP_SETMASK)
                            12287 ; 106  |#define HW_SAIRCSR_RREL_CLRMASK (~(WORD)HW_SAIRCSR_RREL_SETMASK)
                            12288 ; 107  |#define HW_SAIRCSR_RDWJ_CLRMASK (~(WORD)HW_SAIRCSR_RDWJ_SETMASK)
                            12289 ; 108  |#define HW_SAIRCSR_RXIE_CLRMASK (~(WORD)HW_SAIRCSR_RXIE_SETMASK)
                            12290 ; 109  |#define HW_SAIRCSR_RSVD1_CLRMASK (~(WORD)HW_SAIRCSR_RSVD1_SETMASK)
                            12291 ; 110  |#define HW_SAIRCSR_ROFL_CLRMASK (~(WORD)HW_SAIRCSR_ROFL_SETMASK)
                            12292 ; 111  |#define HW_SAIRCSR_RDR_CLRMASK (~(WORD)HW_SAIRCSR_RDR_SETMASK)
                            12293 ; 112  |#define HW_SAIRCSR_ROFCL_CLRMASK (~(WORD)HW_SAIRCSR_ROFCL_SETMASK)
                            12294 ; 113  |#define HW_SAIRCSR_RSVD2_CLRMASK (~(WORD)HW_SAIRCSR_RSVD2_SETMASK)
                            12295 ; 114  |
                            12296 ; 115  |typedef union
                            12297 ; 116  |{
                            12298 ; 117  |    struct {
                            12299 ; 118  |        int REN0        :HW_SAIRCSR_REN0_WIDTH;        // Receiver 0 enable
                            12300 ; 119  |        int REN1        :HW_SAIRCSR_REN1_WIDTH;        // Receiver 1 enable
                            12301 ; 120  |        int REN2        :HW_SAIRCSR_REN2_WIDTH;        // Receiver 2 enable
                            12302 ; 121  |        int RMME        :HW_SAIRCSR_RMME_WIDTH;        // Receiver master mode enable
                            12303 ; 122  |        int RSVD0       :HW_SAIRCSR_RSVD0_WIDTH;       // Reserved
                            12304 ; 123  |        unsigned RWL    :HW_SAIRCSR_RWL_WIDTH;         // Receiver word length control
                            12305 ; 124  |        int RDIR        :HW_SAIRCSR_RDIR_WIDTH;        // Receiver data shift direction 
                            12306 ; 125  |        int RLRS        :HW_SAIRCSR_RLRS_WIDTH;        // Receiver left right select
                            12307 ; 126  |        int RCKP        :HW_SAIRCSR_RCKP_WIDTH;        // Receiver clock polarity
                            12308 ; 127  |        int RREL        :HW_SAIRCSR_RREL_WIDTH;        // Receiver relative timing
                            12309 ; 128  |        int RDWJ        :HW_SAIRCSR_RDWJ_WIDTH;        // Receiver data word justification
                            12310 ; 129  |        int RXIE        :HW_SAIRCSR_RXIE_WIDTH;        // Receiver interrupt enable
                            12311 ; 130  |        int RSVD1       :HW_SAIRCSR_RSVD1_WIDTH;       // Reserved
                            12312 ; 131  |        int ROFL        :HW_SAIRCSR_ROFL_WIDTH;        // Receiver data overflow
                            12313 ; 132  |        int RDR         :HW_SAIRCSR_RDR_WIDTH;         // Receiver data ready flag
                            12314 ; 133  |        int ROFCL       :HW_SAIRCSR_ROFCL_WIDTH;       // Receiver data overflow clear
                            12315 ; 134  |        unsigned RSVD2  :HW_SAIRCSR_RSVD2_WIDTH;       // Reserved
                            12316 ; 135  |    } B;
                            12317 ; 136  |    int I;
                            12318 ; 137  |    unsigned U;
                            12319 ; 138  |} saircsr_type;
                            12320 ; 139  |
                            12321 ; 140  |#define HW_SAIRCSR (*(volatile saircsr_type _X*) (HW_SAI_BASEADDR))       /* I2S Receive CSR         */
                            12322 ; 141  |
                            12323 ; 142  |typedef union
                            12324 ; 143  |{
                            12325 ; 144  |    struct {
                            12326 ; 145  |        unsigned SAI :24;
                            12327 ; 146  |    } B;
                            12328 ; 147  |    int I;
                            12329 ; 148  |    unsigned U;
                            12330 ; 149  |} saixr_type;
                            12331 ; 150  |
                            12332 ; 151  |#define HW_SAIRX0R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+1))       /* I2S Received data reg 0 */
                            12333 ; 152  |#define HW_SAIRX1R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+2))       /* I2S Received data reg 1 */
                            12334 ; 153  |#define HW_SAIRX2R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+3))       /* I2S Received data reg 2 */
                            12335 ; 154  |
                            12336 ; 155  |
                            12337 ; 156  |#define HW_SAITCSR_TEN0_BITPOS (0)
                            12338 ; 157  |#define HW_SAITCSR_TEN1_BITPOS (1)
                            12339 ; 158  |#define HW_SAITCSR_TEN2_BITPOS (2)
                            12340 ; 159  |#define HW_SAITCSR_TMME_BITPOS (3)
                            12341 ; 160  |#define HW_SAITCSR_RSVD0_BITPOS (4)
                            12342 ; 161  |#define HW_SAITCSR_TWL_BITPOS (5)
                            12343 ; 162  |#define HW_SAITCSR_TDIR_BITPOS (7)
                            12344 ; 163  |#define HW_SAITCSR_TLRS_BITPOS (8)
                            12345 ; 164  |#define HW_SAITCSR_TCKP_BITPOS (9)
                            12346 ; 165  |#define HW_SAITCSR_TREL_BITPOS (10)
                            12347 ; 166  |#define HW_SAITCSR_TDWE_BITPOS (11)
                            12348 ; 167  |#define HW_SAITCSR_TXIE_BITPOS (12)
                            12349 ; 168  |#define HW_SAITCSR_RSVD1_BITPOS (13)
                            12350 ; 169  |#define HW_SAITCSR_TUFL_BITPOS (14)
                            12351 ; 170  |#define HW_SAITCSR_TDE_BITPOS (15)
                            12352 ; 171  |#define HW_SAITCSR_TUFCL_BITPOS (16)
                            12353 ; 172  |#define HW_SAITCSR_RSVD2_BITPOS (17)
                            12354 ; 173  |
                            12355 ; 174  |
                            12356 ; 175  |#define HW_SAITCSR_TEN0_WIDTH (1)
                            12357 ; 176  |#define HW_SAITCSR_TEN1_WIDTH (1)
                            12358 ; 177  |#define HW_SAITCSR_TEN2_WIDTH (1)
                            12359 ; 178  |#define HW_SAITCSR_TMME_WIDTH (1)
                            12360 ; 179  |#define HW_SAITCSR_RSVD0_WIDTH (1)
                            12361 ; 180  |#define HW_SAITCSR_TWL_WIDTH (2)
                            12362 ; 181  |#define HW_SAITCSR_TDIR_WIDTH (1)
                            12363 ; 182  |#define HW_SAITCSR_TLRS_WIDTH (1)
                            12364 ; 183  |#define HW_SAITCSR_TCKP_WIDTH (1)
                            12365 ; 184  |#define HW_SAITCSR_TREL_WIDTH (1)
                            12366 ; 185  |#define HW_SAITCSR_TDWE_WIDTH (1)
                            12367 ; 186  |#define HW_SAITCSR_TXIE_WIDTH (1)
                            12368 ; 187  |#define HW_SAITCSR_RSVD1_WIDTH (1)
                            12369 ; 188  |#define HW_SAITCSR_TUFL_WIDTH (1)
                            12370 ; 189  |#define HW_SAITCSR_TDE_WIDTH (1)
                            12371 ; 190  |#define HW_SAITCSR_TUFCL_WIDTH (1)
                            12372 ; 191  |#define HW_SAITCSR_RSVD2_WIDTH (7)
                            12373 ; 192  |
                            12374 ; 193  |
                            12375 ; 194  |#define HW_SAITCSR_TEN0_SETMASK (((1<HW_SAITCSR_TEN0_WIDTH)-1)<<HW_SAITCSR_TEN0_BITPOS)
                            12376 ; 195  |#define HW_SAITCSR_TEN1_SETMASK (((1<HW_SAITCSR_TEN1_WIDTH)-1)<<HW_SAITCSR_TEN1_BITPOS)
                            12377 ; 196  |#define HW_SAITCSR_TEN2_SETMASK (((1<HW_SAITCSR_TEN2_WIDTH)-1)<<HW_SAITCSR_TEN2_BITPOS)
                            12378 ; 197  |#define HW_SAITCSR_TMME_SETMASK (((1<HW_SAITCSR_TMME_WIDTH)-1)<<HW_SAITCSR_TMME_BITPOS)
                            12379 ; 198  |#define HW_SAITCSR_RSVD0_SETMASK (((1<HW_SAITCSR_RSVD0_WIDTH)-1)<<HW_SAITCSR_RSVD0_BITPOS)
                            12380 ; 199  |#define HW_SAITCSR_TWL_SETMASK (((1<HW_SAITCSR_TWL_WIDTH)-1)<<HW_SAITCSR_TWL_BITPOS)
                            12381 ; 200  |#define HW_SAITCSR_TDIR_SETMASK (((1<HW_SAITCSR_TDIR_WIDTH)-1)<<HW_SAITCSR_TDIR_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  50

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12382 ; 201  |#define HW_SAITCSR_TLRS_SETMASK (((1<HW_SAITCSR_TLRS_WIDTH)-1)<<HW_SAITCSR_TLRS_BITPOS)
                            12383 ; 202  |#define HW_SAITCSR_TCKP_SETMASK (((1<HW_SAITCSR_TCKP_WIDTH)-1)<<HW_SAITCSR_TCKP_BITPOS)
                            12384 ; 203  |#define HW_SAITCSR_TREL_SETMASK (((1<HW_SAITCSR_TREL_WIDTH)-1)<<HW_SAITCSR_TREL_BITPOS)
                            12385 ; 204  |#define HW_SAITCSR_TDWE_SETMASK (((1<HW_SAITCSR_TDWE_WIDTH)-1)<<HW_SAITCSR_TDWE_BITPOS)
                            12386 ; 205  |#define HW_SAITCSR_TXIE_SETMASK (((1<HW_SAITCSR_TXIE_WIDTH)-1)<<HW_SAITCSR_TXIE_BITPOS)
                            12387 ; 206  |#define HW_SAITCSR_RSVD1_SETMASK (((1<HW_SAITCSR_RSVD1_WIDTH)-1)<<HW_SAITCSR_RSVD1_BITPOS)
                            12388 ; 207  |#define HW_SAITCSR_TUFL_SETMASK (((1<HW_SAITCSR_TUFL_WIDTH)-1)<<HW_SAITCSR_TUFL_BITPOS)
                            12389 ; 208  |#define HW_SAITCSR_TDE_SETMASK (((1<HW_SAITCSR_TDE_WIDTH)-1)<<HW_SAITCSR_TDE_BITPOS)
                            12390 ; 209  |#define HW_SAITCSR_TUFCL_SETMASK (((1<HW_SAITCSR_TUFCL_WIDTH)-1)<<HW_SAITCSR_TUFCL_BITPOS)
                            12391 ; 210  |#define HW_SAITCSR_RSVD2_SETMASK (((1<HW_SAITCSR_RSVD2_WIDTH)-1)<<HW_SAITCSR_RSVD2_BITPOS)
                            12392 ; 211  |
                            12393 ; 212  |
                            12394 ; 213  |#define HW_SAITCSR_TEN0_CLRMASK (~(WORD)HW_SAITCSR_TEN0_SETMASK)
                            12395 ; 214  |#define HW_SAITCSR_TEN1_CLRMASK (~(WORD)HW_SAITCSR_TEN1_SETMASK)
                            12396 ; 215  |#define HW_SAITCSR_TEN2_CLRMASK (~(WORD)HW_SAITCSR_TEN2_SETMASK)
                            12397 ; 216  |#define HW_SAITCSR_TMME_CLRMASK (~(WORD)HW_SAITCSR_TMME_SETMASK)
                            12398 ; 217  |#define HW_SAITCSR_RSVD0_CLRMASK (~(WORD)HW_SAITCSR_RSVD0_SETMASK)
                            12399 ; 218  |#define HW_SAITCSR_TWL_CLRMASK (~(WORD)HW_SAITCSR_TWL_SETMASK)
                            12400 ; 219  |#define HW_SAITCSR_TDIR_CLRMASK (~(WORD)HW_SAITCSR_TDIR_SETMASK)
                            12401 ; 220  |#define HW_SAITCSR_TLRS_CLRMASK (~(WORD)HW_SAITCSR_TLRS_SETMASK)
                            12402 ; 221  |#define HW_SAITCSR_TCKP_CLRMASK (~(WORD)HW_SAITCSR_TCKP_SETMASK)
                            12403 ; 222  |#define HW_SAITCSR_TREL_CLRMASK (~(WORD)HW_SAITCSR_TREL_SETMASK)
                            12404 ; 223  |#define HW_SAITCSR_TDWE_CLRMASK (~(WORD)HW_SAITCSR_TDWE_SETMASK)
                            12405 ; 224  |#define HW_SAITCSR_TXIE_CLRMASK (~(WORD)HW_SAITCSR_TXIE_SETMASK)
                            12406 ; 225  |#define HW_SAITCSR_RSVD1_CLRMASK (~(WORD)HW_SAITCSR_RSVD1_SETMASK)
                            12407 ; 226  |#define HW_SAITCSR_TUFL_CLRMASK (~(WORD)HW_SAITCSR_TUFL_SETMASK)
                            12408 ; 227  |#define HW_SAITCSR_TDE_CLRMASK (~(WORD)HW_SAITCSR_TDE_SETMASK)
                            12409 ; 228  |#define HW_SAITCSR_TUFCL_CLRMASK (~(WORD)HW_SAITCSR_TUFCL_SETMASK)
                            12410 ; 229  |#define HW_SAITCSR_RSVD2_CLRMASK (~(WORD)HW_SAITCSR_RSVD2_SETMASK)
                            12411 ; 230  |
                            12412 ; 231  |
                            12413 ; 232  |typedef union
                            12414 ; 233  |{
                            12415 ; 234  |    struct {
                            12416 ; 235  |        int TEN0       :HW_SAITCSR_TEN0_WIDTH;         // Transmitter 0 enable
                            12417 ; 236  |        int TEN1       :HW_SAITCSR_TEN1_WIDTH;         // Transmitter 1 enable
                            12418 ; 237  |        int TEN2       :HW_SAITCSR_TEN2_WIDTH;         // Transmitter 2 enable
                            12419 ; 238  |        int TMME       :HW_SAITCSR_TMME_WIDTH;         // Transmitter master mode enable
                            12420 ; 239  |        int RSVD0      :HW_SAITCSR_RSVD0_WIDTH;        // Reserved
                            12421 ; 240  |        unsigned TWL   :HW_SAITCSR_TWL_WIDTH;          // Transmitter word length control
                            12422 ; 241  |        int TDIR       :HW_SAITCSR_TDIR_WIDTH;         // Transmitter data shift direction 
                            12423 ; 242  |        int TLRS       :HW_SAITCSR_TLRS_WIDTH;         // Transmitter left right select
                            12424 ; 243  |        int TCKP       :HW_SAITCSR_TCKP_WIDTH;         // Transmitter clock polarity
                            12425 ; 244  |        int TREL       :HW_SAITCSR_TREL_WIDTH;         // Transmitter relative timing
                            12426 ; 245  |        int TDWE       :HW_SAITCSR_TDWE_WIDTH;         // Transmitter data word justification
                            12427 ; 246  |        int TXIE       :HW_SAITCSR_TXIE_WIDTH;         // Transmitter interrupt enable
                            12428 ; 247  |        int RSVD1      :HW_SAITCSR_RSVD1_WIDTH;        // Reserved
                            12429 ; 248  |        int TUFL       :HW_SAITCSR_TUFL_WIDTH;         // Transmitter data overflow
                            12430 ; 249  |        int TDE        :HW_SAITCSR_TDE_WIDTH;          // Transmitter data ready flag
                            12431 ; 250  |        int TUFCL      :HW_SAITCSR_TUFCL_WIDTH;        // Transmitter data overflow clear
                            12432 ; 251  |        unsigned RSVD2 :HW_SAITCSR_RSVD2_WIDTH;        // Reserved
                            12433 ; 252  |    } B;
                            12434 ; 253  |    int I;
                            12435 ; 254  |    unsigned U;
                            12436 ; 255  |} saitcsr_type;
                            12437 ; 256  |
                            12438 ; 257  |#define HW_SAITCSR (*(volatile saitcsr_type _X*) (HW_SAI_BASEADDR+5)) /* I2S Transmit CSR      */
                            12439 ; 258  |
                            12440 ; 259  |#define HW_SAITX0R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+6))       /* I2S Transmit data reg 0 */
                            12441 ; 260  |#define HW_SAITX1R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+7))       /* I2S Transmit data reg 1 */
                            12442 ; 261  |#define HW_SAITX2R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+8))       /* I2S Transmit data reg 2 */
                            12443 ; 262  |
                            12444 ; 263  |#endif
                            12445 
                            12447 
                            12448 ; 25   |#include "regsicoll.h"
                            12449 
                            12451 
                            12452 ; 1    |#if !defined(__REGS_ICOLL_INC)
                            12453 ; 2    |#define __REGS_ICOLL_INC 1
                            12454 ; 3    |
                            12455 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                            12456 ; 5    |//  Interrupt Collector Registers
                            12457 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                            12458 ; 7    |
                            12459 ; 8    |#define HW_ICOLL_BASEADDR 0xF300
                            12460 ; 9    |
                            12461 ; 10   |
                            12462 ; 11   |
                            12463 ; 12   |/////////////////////////////////////////////////////////////////////////////////
                            12464 ; 13   |//  Interrupt Collector 0 Enable Register (HW_ICLENABLE0R) Bit Positions
                            12465 ; 14   |
                            12466 ; 15   |typedef union
                            12467 ; 16   |{
                            12468 ; 17   |    struct {
                            12469 ; 18   |        int SEN0        :1;
                            12470 ; 19   |        int SEN1        :1;
                            12471 ; 20   |        int SEN2        :1;
                            12472 ; 21   |        int SEN3        :1;
                            12473 ; 22   |        int SEN4        :1;
                            12474 ; 23   |        int SEN5        :1;
                            12475 ; 24   |        int SEN6        :1;
                            12476 ; 25   |        int SEN7        :1;
                            12477 ; 26   |        int SEN8        :1;
                            12478 ; 27   |        int SEN9        :1;
                            12479 ; 28   |        int SEN10       :1;
                            12480 ; 29   |        int SEN11       :1;
                            12481 ; 30   |        int SEN12       :1;
                            12482 ; 31   |        int SEN13       :1;
                            12483 ; 32   |        int SEN14       :1;
                            12484 ; 33   |        int SEN15       :1;
                            12485 ; 34   |        int SEN16       :1;
                            12486 ; 35   |        int SEN17       :1;
                            12487 ; 36   |        int SEN18       :1;
                            12488 ; 37   |        int SEN19       :1;
                            12489 ; 38   |        int SEN20       :1;
                            12490 ; 39   |        int SEN21       :1;
                            12491 ; 40   |        int SEN22       :1;
                            12492 ; 41   |        int SEN23       :1;
                            12493 ; 42   |    } B;
                            12494 ; 43   |    int I;
                            12495 ; 44   |} iclenable0_type;
                            12496 ; 45   |#define HW_ICLENABLE0R  (*(volatile iclenable0_type _X*) (HW_ICOLL_BASEADDR)) /* Interrupt Priority Register Core   */
                            12497 ; 46   |
                            12498 ; 47   |
                            12499 ; 48   |#define HW_ICLENABLE0R_SEN0_BITPOS 0
                            12500 ; 49   |#define HW_ICLENABLE0R_SEN1_BITPOS 1
                            12501 ; 50   |#define HW_ICLENABLE0R_SEN2_BITPOS 2
                            12502 ; 51   |#define HW_ICLENABLE0R_SEN3_BITPOS 3
                            12503 ; 52   |#define HW_ICLENABLE0R_SEN4_BITPOS 4
                            12504 ; 53   |#define HW_ICLENABLE0R_SEN5_BITPOS 5
                            12505 ; 54   |#define HW_ICLENABLE0R_SEN6_BITPOS 6
                            12506 ; 55   |#define HW_ICLENABLE0R_SEN7_BITPOS 7
                            12507 ; 56   |#define HW_ICLENABLE0R_SEN8_BITPOS 8
                            12508 ; 57   |#define HW_ICLENABLE0R_SEN9_BITPOS 9
                            12509 ; 58   |#define HW_ICLENABLE0R_SEN10_BITPOS 10
                            12510 ; 59   |#define HW_ICLENABLE0R_SEN11_BITPOS 11
                            12511 ; 60   |#define HW_ICLENABLE0R_SEN12_BITPOS 12
                            12512 ; 61   |#define HW_ICLENABLE0R_SEN13_BITPOS 13
                            12513 ; 62   |#define HW_ICLENABLE0R_SEN14_BITPOS 14
                            12514 ; 63   |#define HW_ICLENABLE0R_SEN15_BITPOS 15
                            12515 ; 64   |#define HW_ICLENABLE0R_SEN16_BITPOS 16
                            12516 ; 65   |#define HW_ICLENABLE0R_SEN17_BITPOS 17
                            12517 ; 66   |#define HW_ICLENABLE0R_SEN18_BITPOS 18
                            12518 ; 67   |#define HW_ICLENABLE0R_SEN19_BITPOS 19
                            12519 ; 68   |#define HW_ICLENABLE0R_SEN20_BITPOS 20
                            12520 ; 69   |#define HW_ICLENABLE0R_SEN21_BITPOS 21
                            12521 ; 70   |#define HW_ICLENABLE0R_SEN22_BITPOS 22
                            12522 ; 71   |#define HW_ICLENABLE0R_SEN23_BITPOS 23
                            12523 ; 72   |
                            12524 ; 73   |#define HW_ICLENABLE0R_SEN0_SETMASK 1<<HW_ICLENABLE0R_SEN0_BITPOS
                            12525 ; 74   |#define HW_ICLENABLE0R_SEN1_SETMASK 1<<HW_ICLENABLE0R_SEN1_BITPOS
                            12526 ; 75   |#define HW_ICLENABLE0R_SEN2_SETMASK 1<<HW_ICLENABLE0R_SEN2_BITPOS
                            12527 ; 76   |#define HW_ICLENABLE0R_SEN3_SETMASK 1<<HW_ICLENABLE0R_SEN3_BITPOS
                            12528 ; 77   |#define HW_ICLENABLE0R_SEN4_SETMASK 1<<HW_ICLENABLE0R_SEN4_BITPOS
                            12529 ; 78   |#define HW_ICLENABLE0R_SEN5_SETMASK 1<<HW_ICLENABLE0R_SEN5_BITPOS
                            12530 ; 79   |#define HW_ICLENABLE0R_SEN6_SETMASK 1<<HW_ICLENABLE0R_SEN6_BITPOS
                            12531 ; 80   |#define HW_ICLENABLE0R_SEN7_SETMASK 1<<HW_ICLENABLE0R_SEN7_BITPOS
                            12532 ; 81   |#define HW_ICLENABLE0R_SEN8_SETMASK 1<<HW_ICLENABLE0R_SEN8_BITPOS
                            12533 ; 82   |#define HW_ICLENABLE0R_SEN9_SETMASK 1<<HW_ICLENABLE0R_SEN9_BITPOS
                            12534 ; 83   |#define HW_ICLENABLE0R_SEN10_SETMASK 1<<HW_ICLENABLE0R_SEN10_BITPOS
                            12535 ; 84   |#define HW_ICLENABLE0R_SEN11_SETMASK 1<<HW_ICLENABLE0R_SEN11_BITPOS
                            12536 ; 85   |#define HW_ICLENABLE0R_SEN12_SETMASK 1<<HW_ICLENABLE0R_SEN12_BITPOS
                            12537 ; 86   |#define HW_ICLENABLE0R_SEN13_SETMASK 1<<HW_ICLENABLE0R_SEN13_BITPOS
                            12538 ; 87   |#define HW_ICLENABLE0R_SEN14_SETMASK 1<<HW_ICLENABLE0R_SEN14_BITPOS
                            12539 ; 88   |#define HW_ICLENABLE0R_SEN15_SETMASK 1<<HW_ICLENABLE0R_SEN15_BITPOS
                            12540 ; 89   |#define HW_ICLENABLE0R_SEN16_SETMASK 1<<HW_ICLENABLE0R_SEN16_BITPOS
                            12541 ; 90   |#define HW_ICLENABLE0R_SEN17_SETMASK 1<<HW_ICLENABLE0R_SEN17_BITPOS
                            12542 ; 91   |#define HW_ICLENABLE0R_SEN18_SETMASK 1<<HW_ICLENABLE0R_SEN18_BITPOS
                            12543 ; 92   |#define HW_ICLENABLE0R_SEN19_SETMASK 1<<HW_ICLENABLE0R_SEN19_BITPOS
                            12544 ; 93   |#define HW_ICLENABLE0R_SEN20_SETMASK 1<<HW_ICLENABLE0R_SEN20_BITPOS
                            12545 ; 94   |#define HW_ICLENABLE0R_SEN21_SETMASK 1<<HW_ICLENABLE0R_SEN21_BITPOS
                            12546 ; 95   |#define HW_ICLENABLE0R_SEN22_SETMASK 1<<HW_ICLENABLE0R_SEN22_BITPOS
                            12547 ; 96   |#define HW_ICLENABLE0R_SEN23_SETMASK 1<<HW_ICLENABLE0R_SEN23_BITPOS
                            12548 ; 97   |
                            12549 ; 98   |#define HW_ICLENABLE0R_SEN0_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN0_SETMASK
                            12550 ; 99   |#define HW_ICLENABLE0R_SEN1_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN1_SETMASK
                            12551 ; 100  |#define HW_ICLENABLE0R_SEN2_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN2_SETMASK
                            12552 ; 101  |#define HW_ICLENABLE0R_SEN3_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN3_SETMASK
                            12553 ; 102  |#define HW_ICLENABLE0R_SEN4_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN4_SETMASK
                            12554 ; 103  |#define HW_ICLENABLE0R_SEN5_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN5_SETMASK
                            12555 ; 104  |#define HW_ICLENABLE0R_SEN6_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN6_SETMASK
                            12556 ; 105  |#define HW_ICLENABLE0R_SEN7_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN7_SETMASK
                            12557 ; 106  |#define HW_ICLENABLE0R_SEN8_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN8_SETMASK
                            12558 ; 107  |#define HW_ICLENABLE0R_SEN9_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN9_SETMASK
                            12559 ; 108  |#define HW_ICLENABLE0R_SEN10_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN10_SETMASK
                            12560 ; 109  |#define HW_ICLENABLE0R_SEN11_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN11_SETMASK
                            12561 ; 110  |#define HW_ICLENABLE0R_SEN12_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN12_SETMASK
                            12562 ; 111  |#define HW_ICLENABLE0R_SEN13_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN13_SETMASK
                            12563 ; 112  |#define HW_ICLENABLE0R_SEN14_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN14_SETMASK
                            12564 ; 113  |#define HW_ICLENABLE0R_SEN15_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN15_SETMASK
                            12565 ; 114  |#define HW_ICLENABLE0R_SEN16_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN16_SETMASK
                            12566 ; 115  |#define HW_ICLENABLE0R_SEN17_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN17_SETMASK
                            12567 ; 116  |#define HW_ICLENABLE0R_SEN18_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN18_SETMASK
                            12568 ; 117  |#define HW_ICLENABLE0R_SEN19_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN19_SETMASK
                            12569 ; 118  |#define HW_ICLENABLE0R_SEN20_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN20_SETMASK
                            12570 ; 119  |#define HW_ICLENABLE0R_SEN21_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN21_SETMASK
                            12571 ; 120  |#define HW_ICLENABLE0R_SEN22_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN22_SETMASK
                            12572 ; 121  |#define HW_ICLENABLE0R_SEN23_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN23_SETMASK
                            12573 ; 122  |
                            12574 ; 123  |
                            12575 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                            12576 ; 125  |//  Interrupt Collector 1 Enable Register (HW_ICLENABLE1R) Bit Positions
                            12577 ; 126  |typedef union
                            12578 ; 127  |{
                            12579 ; 128  |    struct {
                            12580 ; 129  |        
                            12581 ; 130  |        int SEN24       :1;
                            12582 ; 131  |        int SEN25       :1;
                            12583 ; 132  |        int SEN26       :1;
                            12584 ; 133  |        int SEN27       :1;
                            12585 ; 134  |        int SEN28       :1;
                            12586 ; 135  |        int SEN29       :1;
                            12587 ; 136  |        int SEN30       :1;
                            12588 ; 137  |        int SEN31       :1;
                            12589 ; 138  |        int SEN32       :1;
                            12590 ; 139  |        int SEN33       :1;
                            12591 ; 140  |    } B;
                            12592 ; 141  |    int I;
                            12593 ; 142  |} iclenable1_type;
                            12594 ; 143  |
                            12595 ; 144  |#define HW_ICLENABLE1R  (*(volatile iclenable1_type _X*) (HW_ICOLL_BASEADDR+1)) /* Interrupt Priority Register Core    */
                            12596 ; 145  |
                            12597 ; 146  |#define HW_ICLENABLE1R_SEN24_BITPOS 0
                            12598 ; 147  |#define HW_ICLENABLE1R_SEN25_BITPOS 1
                            12599 ; 148  |#define HW_ICLENABLE1R_SEN26_BITPOS 2
                            12600 ; 149  |#define HW_ICLENABLE1R_SEN27_BITPOS 3
                            12601 ; 150  |#define HW_ICLENABLE1R_SEN28_BITPOS 4
                            12602 ; 151  |#define HW_ICLENABLE1R_SEN29_BITPOS 5
                            12603 ; 152  |#define HW_ICLENABLE1R_SEN30_BITPOS 6
                            12604 ; 153  |#define HW_ICLENABLE1R_SEN31_BITPOS 7
                            12605 ; 154  |#define HW_ICLENABLE1R_SEN32_BITPOS 8
                            12606 ; 155  |#define HW_ICLENABLE1R_SEN33_BITPOS 9
                            12607 ; 156  |
                            12608 ; 157  |#define HW_ICLENABLE1R_SEN24_SETMASK 1<<HW_ICLENABLE1R_SEN24_BITPOS
                            12609 ; 158  |#define HW_ICLENABLE1R_SEN25_SETMASK 1<<HW_ICLENABLE1R_SEN25_BITPOS
                            12610 ; 159  |#define HW_ICLENABLE1R_SEN26_SETMASK 1<<HW_ICLENABLE1R_SEN26_BITPOS
                            12611 ; 160  |#define HW_ICLENABLE1R_SEN27_SETMASK 1<<HW_ICLENABLE1R_SEN27_BITPOS
                            12612 ; 161  |#define HW_ICLENABLE1R_SEN28_SETMASK 1<<HW_ICLENABLE1R_SEN28_BITPOS
                            12613 ; 162  |#define HW_ICLENABLE1R_SEN29_SETMASK 1<<HW_ICLENABLE1R_SEN29_BITPOS
                            12614 ; 163  |#define HW_ICLENABLE1R_SEN30_SETMASK 1<<HW_ICLENABLE1R_SEN30_BITPOS
                            12615 ; 164  |#define HW_ICLENABLE1R_SEN31_SETMASK 1<<HW_ICLENABLE1R_SEN31_BITPOS
                            12616 ; 165  |#define HW_ICLENABLE1R_SEN32_SETMASK 1<<HW_ICLENABLE1R_SEN32_BITPOS
                            12617 ; 166  |#define HW_ICLENABLE1R_SEN33_SETMASK 1<<HW_ICLENABLE1R_SEN33_BITPOS
                            12618 ; 167  |
                            12619 ; 168  |#define HW_ICLENABLE1R_SEN24_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN24_SETMASK
                            12620 ; 169  |#define HW_ICLENABLE1R_SEN25_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN25_SETMASK
                            12621 ; 170  |#define HW_ICLENABLE1R_SEN26_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN26_SETMASK
                            12622 ; 171  |#define HW_ICLENABLE1R_SEN27_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN27_SETMASK
                            12623 ; 172  |#define HW_ICLENABLE1R_SEN28_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN28_SETMASK
                            12624 ; 173  |#define HW_ICLENABLE1R_SEN29_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN29_SETMASK
                            12625 ; 174  |#define HW_ICLENABLE1R_SEN30_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN30_SETMASK
                            12626 ; 175  |#define HW_ICLENABLE1R_SEN31_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN31_SETMASK
                            12627 ; 176  |#define HW_ICLENABLE1R_SEN32_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN32_SETMASK
                            12628 ; 177  |#define HW_ICLENABLE1R_SEN33_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN33_SETMASK
                            12629 ; 178  |
                            12630 ; 179  |
                            12631 ; 180  |/////////////////////////////////////////////////////////////////////////////////
                            12632 ; 181  |//  Interrupt Collector Status 0 Register (HW_ICLSTATUS0R) Bit Positions
                            12633 ; 182  |typedef union
                            12634 ; 183  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  51

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12635 ; 184  |    struct {
                            12636 ; 185  |        int SST0        :1;
                            12637 ; 186  |        int SST1        :1;
                            12638 ; 187  |        int SST2        :1;
                            12639 ; 188  |        int SST3        :1;
                            12640 ; 189  |        int SST4        :1;
                            12641 ; 190  |        int SST5        :1;
                            12642 ; 191  |        int SST6        :1;
                            12643 ; 192  |        int SST7        :1;
                            12644 ; 193  |        int SST8        :1;
                            12645 ; 194  |        int SST9        :1;
                            12646 ; 195  |        int SST10       :1;
                            12647 ; 196  |        int SST11       :1;
                            12648 ; 197  |        int SST12       :1;
                            12649 ; 198  |        int SST13       :1;
                            12650 ; 199  |        int SST14       :1;
                            12651 ; 200  |        int SST15       :1;
                            12652 ; 201  |        int SST16       :1;
                            12653 ; 202  |        int SST17       :1;
                            12654 ; 203  |        int SST18       :1;
                            12655 ; 204  |        int SST19       :1;
                            12656 ; 205  |        int SST20       :1;
                            12657 ; 206  |        int SST21       :1;
                            12658 ; 207  |        int SST22       :1;
                            12659 ; 208  |        int SST23       :1;
                            12660 ; 209  |    } B;
                            12661 ; 210  |    int I;
                            12662 ; 211  |} iclstatus0_type;
                            12663 ; 212  |#define HW_ICLSTATUS0R  (*(volatile iclstatus0_type _X*) (HW_ICOLL_BASEADDR+2)) /* Interrupt Priority Register Core */
                            12664 ; 213  |#define HW_ICLSTATUS0R_SST0_BITPOS 0
                            12665 ; 214  |#define HW_ICLSTATUS0R_SST1_BITPOS 1
                            12666 ; 215  |#define HW_ICLSTATUS0R_SST2_BITPOS 2
                            12667 ; 216  |#define HW_ICLSTATUS0R_SST3_BITPOS 3
                            12668 ; 217  |#define HW_ICLSTATUS0R_SST4_BITPOS 4
                            12669 ; 218  |#define HW_ICLSTATUS0R_SST5_BITPOS 5
                            12670 ; 219  |#define HW_ICLSTATUS0R_SST6_BITPOS 6
                            12671 ; 220  |#define HW_ICLSTATUS0R_SST7_BITPOS 7
                            12672 ; 221  |#define HW_ICLSTATUS0R_SST8_BITPOS 8
                            12673 ; 222  |#define HW_ICLSTATUS0R_SST9_BITPOS 9
                            12674 ; 223  |#define HW_ICLSTATUS0R_SST10_BITPOS 10
                            12675 ; 224  |#define HW_ICLSTATUS0R_SST11_BITPOS 11
                            12676 ; 225  |#define HW_ICLSTATUS0R_SST12_BITPOS 12
                            12677 ; 226  |#define HW_ICLSTATUS0R_SST13_BITPOS 13
                            12678 ; 227  |#define HW_ICLSTATUS0R_SST14_BITPOS 14
                            12679 ; 228  |#define HW_ICLSTATUS0R_SST15_BITPOS 15
                            12680 ; 229  |#define HW_ICLSTATUS0R_SST16_BITPOS 16
                            12681 ; 230  |#define HW_ICLSTATUS0R_SST17_BITPOS 17
                            12682 ; 231  |#define HW_ICLSTATUS0R_SST18_BITPOS 18
                            12683 ; 232  |#define HW_ICLSTATUS0R_SST19_BITPOS 19
                            12684 ; 233  |#define HW_ICLSTATUS0R_SST20_BITPOS 20
                            12685 ; 234  |#define HW_ICLSTATUS0R_SST21_BITPOS 21
                            12686 ; 235  |#define HW_ICLSTATUS0R_SST22_BITPOS 22
                            12687 ; 236  |#define HW_ICLSTATUS0R_SST23_BITPOS 23
                            12688 ; 237  |
                            12689 ; 238  |#define HW_ICLSTATUS0R_SST0_SETMASK 1<<HW_ICLSTATUS0R_SST0_BITPOS
                            12690 ; 239  |#define HW_ICLSTATUS0R_SST1_SETMASK 1<<HW_ICLSTATUS0R_SST1_BITPOS
                            12691 ; 240  |#define HW_ICLSTATUS0R_SST2_SETMASK 1<<HW_ICLSTATUS0R_SST2_BITPOS
                            12692 ; 241  |#define HW_ICLSTATUS0R_SST3_SETMASK 1<<HW_ICLSTATUS0R_SST3_BITPOS
                            12693 ; 242  |#define HW_ICLSTATUS0R_SST4_SETMASK 1<<HW_ICLSTATUS0R_SST4_BITPOS
                            12694 ; 243  |#define HW_ICLSTATUS0R_SST5_SETMASK 1<<HW_ICLSTATUS0R_SST5_BITPOS
                            12695 ; 244  |#define HW_ICLSTATUS0R_SST6_SETMASK 1<<HW_ICLSTATUS0R_SST6_BITPOS
                            12696 ; 245  |#define HW_ICLSTATUS0R_SST7_SETMASK 1<<HW_ICLSTATUS0R_SST7_BITPOS
                            12697 ; 246  |#define HW_ICLSTATUS0R_SST8_SETMASK 1<<HW_ICLSTATUS0R_SST8_BITPOS
                            12698 ; 247  |#define HW_ICLSTATUS0R_SST9_SETMASK 1<<HW_ICLSTATUS0R_SST9_BITPOS
                            12699 ; 248  |#define HW_ICLSTATUS0R_SST10_SETMASK 1<<HW_ICLSTATUS0R_SST10_BITPOS
                            12700 ; 249  |#define HW_ICLSTATUS0R_SST11_SETMASK 1<<HW_ICLSTATUS0R_SST11_BITPOS
                            12701 ; 250  |#define HW_ICLSTATUS0R_SST12_SETMASK 1<<HW_ICLSTATUS0R_SST12_BITPOS
                            12702 ; 251  |#define HW_ICLSTATUS0R_SST13_SETMASK 1<<HW_ICLSTATUS0R_SST13_BITPOS
                            12703 ; 252  |#define HW_ICLSTATUS0R_SST14_SETMASK 1<<HW_ICLSTATUS0R_SST14_BITPOS
                            12704 ; 253  |#define HW_ICLSTATUS0R_SST15_SETMASK 1<<HW_ICLSTATUS0R_SST15_BITPOS
                            12705 ; 254  |#define HW_ICLSTATUS0R_SST16_SETMASK 1<<HW_ICLSTATUS0R_SST16_BITPOS
                            12706 ; 255  |#define HW_ICLSTATUS0R_SST17_SETMASK 1<<HW_ICLSTATUS0R_SST17_BITPOS
                            12707 ; 256  |#define HW_ICLSTATUS0R_SST18_SETMASK 1<<HW_ICLSTATUS0R_SST18_BITPOS
                            12708 ; 257  |#define HW_ICLSTATUS0R_SST19_SETMASK 1<<HW_ICLSTATUS0R_SST19_BITPOS
                            12709 ; 258  |#define HW_ICLSTATUS0R_SST20_SETMASK 1<<HW_ICLSTATUS0R_SST20_BITPOS
                            12710 ; 259  |#define HW_ICLSTATUS0R_SST21_SETMASK 1<<HW_ICLSTATUS0R_SST21_BITPOS
                            12711 ; 260  |#define HW_ICLSTATUS0R_SST22_SETMASK 1<<HW_ICLSTATUS0R_SST22_BITPOS
                            12712 ; 261  |#define HW_ICLSTATUS0R_SST23_SETMASK 1<<HW_ICLSTATUS0R_SST23_BITPOS
                            12713 ; 262  |
                            12714 ; 263  |#define HW_ICLSTATUS0R_SST0_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST0_SETMASK
                            12715 ; 264  |#define HW_ICLSTATUS0R_SST1_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST1_SETMASK
                            12716 ; 265  |#define HW_ICLSTATUS0R_SST2_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST2_SETMASK
                            12717 ; 266  |#define HW_ICLSTATUS0R_SST3_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST3_SETMASK
                            12718 ; 267  |#define HW_ICLSTATUS0R_SST4_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST4_SETMASK
                            12719 ; 268  |#define HW_ICLSTATUS0R_SST5_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST5_SETMASK
                            12720 ; 269  |#define HW_ICLSTATUS0R_SST6_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST6_SETMASK
                            12721 ; 270  |#define HW_ICLSTATUS0R_SST7_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST7_SETMASK
                            12722 ; 271  |#define HW_ICLSTATUS0R_SST8_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST8_SETMASK
                            12723 ; 272  |#define HW_ICLSTATUS0R_SST9_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST9_SETMASK
                            12724 ; 273  |#define HW_ICLSTATUS0R_SST10_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST10_SETMASK
                            12725 ; 274  |#define HW_ICLSTATUS0R_SST11_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST11_SETMASK
                            12726 ; 275  |#define HW_ICLSTATUS0R_SST12_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST12_SETMASK
                            12727 ; 276  |#define HW_ICLSTATUS0R_SST13_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST13_SETMASK
                            12728 ; 277  |#define HW_ICLSTATUS0R_SST14_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST14_SETMASK
                            12729 ; 278  |#define HW_ICLSTATUS0R_SST15_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST15_SETMASK
                            12730 ; 279  |#define HW_ICLSTATUS0R_SST16_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST16_SETMASK
                            12731 ; 280  |#define HW_ICLSTATUS0R_SST17_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST17_SETMASK
                            12732 ; 281  |#define HW_ICLSTATUS0R_SST18_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST18_SETMASK
                            12733 ; 282  |#define HW_ICLSTATUS0R_SST19_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST19_SETMASK
                            12734 ; 283  |#define HW_ICLSTATUS0R_SST20_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST20_SETMASK
                            12735 ; 284  |#define HW_ICLSTATUS0R_SST21_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST21_SETMASK
                            12736 ; 285  |#define HW_ICLSTATUS0R_SST22_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST22_SETMASK
                            12737 ; 286  |#define HW_ICLSTATUS0R_SST23_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST23_SETMASK
                            12738 ; 287  |
                            12739 ; 288  |
                            12740 ; 289  |/////////////////////////////////////////////////////////////////////////////////
                            12741 ; 290  |//  Interrupt Collector Status 1 Register (HW_ICLSTATUS1R) Bit Positions
                            12742 ; 291  |typedef union
                            12743 ; 292  |{
                            12744 ; 293  |    struct {
                            12745 ; 294  |        int SST24       :1;
                            12746 ; 295  |        int SST25       :1;
                            12747 ; 296  |        int SST26       :1;
                            12748 ; 297  |        int SST27       :1;
                            12749 ; 298  |        int SST28       :1;
                            12750 ; 299  |        int SST29       :1;
                            12751 ; 300  |        int SST30       :1;
                            12752 ; 301  |        int SST31       :1;
                            12753 ; 302  |        int SST32       :1;
                            12754 ; 303  |        int SST33       :1;
                            12755 ; 304  |    } B;
                            12756 ; 305  |    int I;
                            12757 ; 306  |} iclstatus1_type;
                            12758 ; 307  |#define HW_ICLSTATUS1R  (*(volatile iclstatus1_type _X*) (HW_ICOLL_BASEADDR+3)) /* Interrupt Priority Register Core */
                            12759 ; 308  |#define HW_ICLSTATUS1R_SST24_BITPOS 0
                            12760 ; 309  |#define HW_ICLSTATUS1R_SST25_BITPOS 1
                            12761 ; 310  |#define HW_ICLSTATUS1R_SST26_BITPOS 2
                            12762 ; 311  |#define HW_ICLSTATUS1R_SST27_BITPOS 3
                            12763 ; 312  |#define HW_ICLSTATUS1R_SST28_BITPOS 4
                            12764 ; 313  |#define HW_ICLSTATUS1R_SST29_BITPOS 5
                            12765 ; 314  |#define HW_ICLSTATUS1R_SST30_BITPOS 6
                            12766 ; 315  |#define HW_ICLSTATUS1R_SST31_BITPOS 7
                            12767 ; 316  |#define HW_ICLSTATUS1R_SST32_BITPOS 8
                            12768 ; 317  |#define HW_ICLSTATUS1R_SST33_BITPOS 9
                            12769 ; 318  |
                            12770 ; 319  |#define HW_ICLSTATUS1R_SST24_SETMASK 1<<HW_ICLSTATUS1R_SST24_BITPOS
                            12771 ; 320  |#define HW_ICLSTATUS1R_SST25_SETMASK 1<<HW_ICLSTATUS1R_SST25_BITPOS
                            12772 ; 321  |#define HW_ICLSTATUS1R_SST26_SETMASK 1<<HW_ICLSTATUS1R_SST26_BITPOS
                            12773 ; 322  |#define HW_ICLSTATUS1R_SST27_SETMASK 1<<HW_ICLSTATUS1R_SST27_BITPOS
                            12774 ; 323  |#define HW_ICLSTATUS1R_SST28_SETMASK 1<<HW_ICLSTATUS1R_SST28_BITPOS
                            12775 ; 324  |#define HW_ICLSTATUS1R_SST29_SETMASK 1<<HW_ICLSTATUS1R_SST29_BITPOS
                            12776 ; 325  |#define HW_ICLSTATUS1R_SST30_SETMASK 1<<HW_ICLSTATUS1R_SST30_BITPOS
                            12777 ; 326  |#define HW_ICLSTATUS1R_SST31_SETMASK 1<<HW_ICLSTATUS1R_SST31_BITPOS
                            12778 ; 327  |#define HW_ICLSTATUS1R_SST32_SETMASK 1<<HW_ICLSTATUS1R_SST32_BITPOS
                            12779 ; 328  |#define HW_ICLSTATUS1R_SST33_SETMASK 1<<HW_ICLSTATUS1R_SST33_BITPOS
                            12780 ; 329  |
                            12781 ; 330  |#define HW_ICLSTATUS1R_SST24_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST24_SETMASK
                            12782 ; 331  |#define HW_ICLSTATUS1R_SST25_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST25_SETMASK
                            12783 ; 332  |#define HW_ICLSTATUS1R_SST26_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST26_SETMASK
                            12784 ; 333  |#define HW_ICLSTATUS1R_SST27_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST27_SETMASK
                            12785 ; 334  |#define HW_ICLSTATUS1R_SST28_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST28_SETMASK
                            12786 ; 335  |#define HW_ICLSTATUS1R_SST29_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST29_SETMASK
                            12787 ; 336  |#define HW_ICLSTATUS1R_SST30_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST30_SETMASK
                            12788 ; 337  |#define HW_ICLSTATUS1R_SST31_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST31_SETMASK
                            12789 ; 338  |#define HW_ICLSTATUS1R_SST32_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST32_SETMASK
                            12790 ; 339  |#define HW_ICLSTATUS1R_SST33_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST33_SETMASK
                            12791 ; 340  |
                            12792 ; 341  |
                            12793 ; 342  |/////////////////////////////////////////////////////////////////////////////////
                            12794 ; 343  |//  Interrupt Collector Priority Defs
                            12795 ; 344  |typedef union
                            12796 ; 345  |{
                            12797 ; 346  |    struct {
                            12798 ; 347  |        unsigned S0P    :3;
                            12799 ; 348  |        unsigned S1P    :3;
                            12800 ; 349  |        unsigned S2P    :3;
                            12801 ; 350  |        unsigned S3P    :3;
                            12802 ; 351  |        unsigned S4P    :3;
                            12803 ; 352  |        unsigned S5P    :3;
                            12804 ; 353  |        unsigned S6P    :3;
                            12805 ; 354  |        unsigned S7P    :3;
                            12806 ; 355  |    } B;
                            12807 ; 356  |    int I;
                            12808 ; 357  |
                            12809 ; 358  |} iclprior0_type;
                            12810 ; 359  |
                            12811 ; 360  |#define HW_ICLPRIOR0R   (*(volatile iclprior0_type _X*) (HW_ICOLL_BASEADDR+4)) /* Interrupt Collector Register 0 Priority   */
                            12812 ; 361  |
                            12813 ; 362  |#define HW_ICLPRIORR_SP_0 0
                            12814 ; 363  |#define HW_ICLPRIORR_SP_1 1
                            12815 ; 364  |#define HW_ICLPRIORR_SP_2 2
                            12816 ; 365  |#define HW_ICLPRIORR_SP_3 3
                            12817 ; 366  |#define HW_ICLPRIORR_SP_4 4
                            12818 ; 367  |#define HW_ICLPRIORR_SP_5 5
                            12819 ; 368  |#define HW_ICLPRIORR_SP_6 6
                            12820 ; 369  |#define HW_ICLPRIORR_SP_7 7
                            12821 ; 370  |
                            12822 ; 371  |
                            12823 ; 372  |/////////////////////////////////////////////////////////////////////////////////
                            12824 ; 373  |//  Interrupt Collector Priority 0 Register (HW_ICLPRIOR0R) Bit Positions
                            12825 ; 374  |#define HW_ICLPRIOR0R_S0P_BITPOS 0
                            12826 ; 375  |#define HW_ICLPRIOR0R_S1P_BITPOS 3
                            12827 ; 376  |#define HW_ICLPRIOR0R_S2P_BITPOS 6
                            12828 ; 377  |#define HW_ICLPRIOR0R_S3P_BITPOS 9
                            12829 ; 378  |#define HW_ICLPRIOR0R_S4P_BITPOS 12
                            12830 ; 379  |#define HW_ICLPRIOR0R_S5P_BITPOS 15
                            12831 ; 380  |#define HW_ICLPRIOR0R_S6P_BITPOS 18
                            12832 ; 381  |#define HW_ICLPRIOR0R_S7P_BITPOS 21
                            12833 ; 382  |
                            12834 ; 383  |#define HW_ICLPRIOR0R_S0P_SETMASK 7<<HW_ICLPRIOR0R_S0P_BITPOS
                            12835 ; 384  |#define HW_ICLPRIOR0R_S1P_SETMASK 7<<HW_ICLPRIOR0R_S1P_BITPOS
                            12836 ; 385  |#define HW_ICLPRIOR0R_S2P_SETMASK 7<<HW_ICLPRIOR0R_S2P_BITPOS
                            12837 ; 386  |#define HW_ICLPRIOR0R_S3P_SETMASK 7<<HW_ICLPRIOR0R_S3P_BITPOS
                            12838 ; 387  |#define HW_ICLPRIOR0R_S4P_SETMASK 7<<HW_ICLPRIOR0R_S4P_BITPOS
                            12839 ; 388  |#define HW_ICLPRIOR0R_S5P_SETMASK 7<<HW_ICLPRIOR0R_S5P_BITPOS
                            12840 ; 389  |#define HW_ICLPRIOR0R_S6P_SETMASK 7<<HW_ICLPRIOR0R_S6P_BITPOS
                            12841 ; 390  |#define HW_ICLPRIOR0R_S7P_SETMASK 7<<HW_ICLPRIOR0R_S7P_BITPOS
                            12842 ; 391  |
                            12843 ; 392  |#define HW_ICLPRIOR0R_S0P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S0P_SETMASK
                            12844 ; 393  |#define HW_ICLPRIOR0R_S1P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S1P_SETMASK
                            12845 ; 394  |#define HW_ICLPRIOR0R_S2P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S2P_SETMASK
                            12846 ; 395  |#define HW_ICLPRIOR0R_S3P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S3P_SETMASK
                            12847 ; 396  |#define HW_ICLPRIOR0R_S4P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S4P_SETMASK
                            12848 ; 397  |#define HW_ICLPRIOR0R_S5P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S5P_SETMASK
                            12849 ; 398  |#define HW_ICLPRIOR0R_S6P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S6P_SETMASK
                            12850 ; 399  |#define HW_ICLPRIOR0R_S7P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S7P_SETMASK
                            12851 ; 400  |
                            12852 ; 401  |
                            12853 ; 402  |/////////////////////////////////////////////////////////////////////////////////
                            12854 ; 403  |//  Interrupt Collector Priority 1 Register (HW_ICLPRIOR1R) Bit Positions
                            12855 ; 404  |typedef union
                            12856 ; 405  |{
                            12857 ; 406  |    struct {
                            12858 ; 407  |        unsigned S8P    :3;
                            12859 ; 408  |        unsigned S9P    :3;
                            12860 ; 409  |        unsigned S10P   :3;
                            12861 ; 410  |        unsigned S11P   :3;
                            12862 ; 411  |        unsigned S12P   :3;
                            12863 ; 412  |        unsigned S13P   :3;
                            12864 ; 413  |        unsigned S14P   :3;
                            12865 ; 414  |        unsigned S15P   :3;
                            12866 ; 415  |    } B;
                            12867 ; 416  |    int I;
                            12868 ; 417  |} iclprior1_type;
                            12869 ; 418  |
                            12870 ; 419  |#define HW_ICLPRIOR1R   (*(volatile iclprior1_type _X*) (HW_ICOLL_BASEADDR+5)) /* Interrupt Collector Register 1 Priority   */
                            12871 ; 420  |
                            12872 ; 421  |#define HW_ICLPRIOR1R_S8P_BITPOS 0
                            12873 ; 422  |#define HW_ICLPRIOR1R_S9P_BITPOS 3
                            12874 ; 423  |#define HW_ICLPRIOR1R_S10P_BITPOS 6
                            12875 ; 424  |#define HW_ICLPRIOR1R_S11P_BITPOS 9
                            12876 ; 425  |#define HW_ICLPRIOR1R_S12P_BITPOS 12
                            12877 ; 426  |#define HW_ICLPRIOR1R_S13P_BITPOS 15
                            12878 ; 427  |#define HW_ICLPRIOR1R_S14P_BITPOS 18
                            12879 ; 428  |#define HW_ICLPRIOR1R_S15P_BITPOS 21
                            12880 ; 429  |
                            12881 ; 430  |#define HW_ICLPRIOR1R_S8P_SETMASK 7<<HW_ICLPRIOR1R_S8P_BITPOS
                            12882 ; 431  |#define HW_ICLPRIOR1R_S9P_SETMASK 7<<HW_ICLPRIOR1R_S9P_BITPOS
                            12883 ; 432  |#define HW_ICLPRIOR1R_S10P_SETMASK 7<<HW_ICLPRIOR1R_S10P_BITPOS
                            12884 ; 433  |#define HW_ICLPRIOR1R_S11P_SETMASK 7<<HW_ICLPRIOR1R_S11P_BITPOS
                            12885 ; 434  |#define HW_ICLPRIOR1R_S12P_SETMASK 7<<HW_ICLPRIOR1R_S12P_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  52

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12886 ; 435  |#define HW_ICLPRIOR1R_S13P_SETMASK 7<<HW_ICLPRIOR1R_S13P_BITPOS
                            12887 ; 436  |#define HW_ICLPRIOR1R_S14P_SETMASK 7<<HW_ICLPRIOR1R_S14P_BITPOS
                            12888 ; 437  |#define HW_ICLPRIOR1R_S15P_SETMASK 7<<HW_ICLPRIOR1R_S15P_BITPOS
                            12889 ; 438  |
                            12890 ; 439  |#define HW_ICLPRIOR1R_S8P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S8P_SETMASK
                            12891 ; 440  |#define HW_ICLPRIOR1R_S9P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S9P_SETMASK
                            12892 ; 441  |#define HW_ICLPRIOR1R_S10P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S10P_SETMASK
                            12893 ; 442  |#define HW_ICLPRIOR1R_S11P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S11P_SETMASK
                            12894 ; 443  |#define HW_ICLPRIOR1R_S12P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S12P_SETMASK
                            12895 ; 444  |#define HW_ICLPRIOR1R_S13P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S13P_SETMASK
                            12896 ; 445  |#define HW_ICLPRIOR1R_S14P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S14P_SETMASK
                            12897 ; 446  |#define HW_ICLPRIOR1R_S15P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S15P_SETMASK
                            12898 ; 447  |
                            12899 ; 448  |
                            12900 ; 449  |/////////////////////////////////////////////////////////////////////////////////
                            12901 ; 450  |//  Interrupt Collector Priority 2 Register (HW_ICLPRI2R) Bit Positions
                            12902 ; 451  |typedef union               /* Interrupt Collector Priority 2 Register      */
                            12903 ; 452  |{
                            12904 ; 453  |    struct {
                            12905 ; 454  |        unsigned S16P   :3;
                            12906 ; 455  |        unsigned S17P   :3;
                            12907 ; 456  |        unsigned S18P   :3;
                            12908 ; 457  |        unsigned S19P   :3;
                            12909 ; 458  |        unsigned S20P   :3;
                            12910 ; 459  |        unsigned S21P   :3;
                            12911 ; 460  |        unsigned S22P   :3;
                            12912 ; 461  |        unsigned S23P   :3;
                            12913 ; 462  |    } B;
                            12914 ; 463  |    int I;
                            12915 ; 464  |} iclprior2_type;
                            12916 ; 465  |#define HW_ICLPRIOR2R   (*(volatile iclprior2_type _X*) (HW_ICOLL_BASEADDR+6)) /* Interrupt Collector Register 2 Priority   */
                            12917 ; 466  |#define HW_ICLPRIOR2R_S16P_BITPOS 0
                            12918 ; 467  |#define HW_ICLPRIOR2R_S17P_BITPOS 3
                            12919 ; 468  |#define HW_ICLPRIOR2R_S18P_BITPOS 6
                            12920 ; 469  |#define HW_ICLPRIOR2R_S19P_BITPOS 9
                            12921 ; 470  |#define HW_ICLPRIOR2R_S20P_BITPOS 12
                            12922 ; 471  |#define HW_ICLPRIOR2R_S21P_BITPOS 15
                            12923 ; 472  |#define HW_ICLPRIOR2R_S22P_BITPOS 18
                            12924 ; 473  |#define HW_ICLPRIOR2R_S23P_BITPOS 21
                            12925 ; 474  |
                            12926 ; 475  |#define HW_ICLPRIOR2R_S16P_SETMASK 7<<HW_ICLPRIOR2R_S16P_BITPOS
                            12927 ; 476  |#define HW_ICLPRIOR2R_S17P_SETMASK 7<<HW_ICLPRIOR2R_S17P_BITPOS
                            12928 ; 477  |#define HW_ICLPRIOR2R_S18P_SETMASK 7<<HW_ICLPRIOR2R_S18P_BITPOS
                            12929 ; 478  |#define HW_ICLPRIOR2R_S19P_SETMASK 7<<HW_ICLPRIOR2R_S19P_BITPOS
                            12930 ; 479  |#define HW_ICLPRIOR2R_S20P_SETMASK 7<<HW_ICLPRIOR2R_S20P_BITPOS
                            12931 ; 480  |#define HW_ICLPRIOR2R_S21P_SETMASK 7<<HW_ICLPRIOR2R_S21P_BITPOS
                            12932 ; 481  |#define HW_ICLPRIOR2R_S22P_SETMASK 7<<HW_ICLPRIOR2R_S22P_BITPOS
                            12933 ; 482  |#define HW_ICLPRIOR2R_S23P_SETMASK 7<<HW_ICLPRIOR2R_S23P_BITPOS
                            12934 ; 483  |
                            12935 ; 484  |#define HW_ICLPRIOR2R_S16P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S16P_SETMASK
                            12936 ; 485  |#define HW_ICLPRIOR2R_S17P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S17P_SETMASK
                            12937 ; 486  |#define HW_ICLPRIOR2R_S18P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S18P_SETMASK
                            12938 ; 487  |#define HW_ICLPRIOR2R_S19P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S19P_SETMASK
                            12939 ; 488  |#define HW_ICLPRIOR2R_S20P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S20P_SETMASK
                            12940 ; 489  |#define HW_ICLPRIOR2R_S21P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S21P_SETMASK
                            12941 ; 490  |#define HW_ICLPRIOR2R_S22P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S22P_SETMASK
                            12942 ; 491  |#define HW_ICLPRIOR2R_S23P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S23P_SETMASK
                            12943 ; 492  |
                            12944 ; 493  |
                            12945 ; 494  |/////////////////////////////////////////////////////////////////////////////////
                            12946 ; 495  |//  Interrupt Collector Priority 3 Register (HW_ICLPRI3R) Bit Positions
                            12947 ; 496  |typedef union               /* Interrupt Collector Priority 3 Register      */
                            12948 ; 497  |{
                            12949 ; 498  |    struct {
                            12950 ; 499  |        unsigned S24P   :3;
                            12951 ; 500  |        unsigned S25P   :3;
                            12952 ; 501  |        unsigned S26P   :3;
                            12953 ; 502  |        unsigned S27P   :3;
                            12954 ; 503  |        unsigned S28P   :3;
                            12955 ; 504  |        unsigned S29P   :3;
                            12956 ; 505  |        unsigned S30P   :3;
                            12957 ; 506  |        unsigned S31P   :3;
                            12958 ; 507  |    } B;
                            12959 ; 508  |    int I;
                            12960 ; 509  |} iclprior3_type;
                            12961 ; 510  |#define HW_ICLPRIOR3R   (*(volatile iclprior3_type _X*) (HW_ICOLL_BASEADDR+7)) /* Interrupt Collector Register 3 Priority   */
                            12962 ; 511  |
                            12963 ; 512  |#define HW_ICLPRIOR3R_S24P_BITPOS 0
                            12964 ; 513  |#define HW_ICLPRIOR3R_S25P_BITPOS 3
                            12965 ; 514  |#define HW_ICLPRIOR3R_S26P_BITPOS 6
                            12966 ; 515  |#define HW_ICLPRIOR3R_S27P_BITPOS 9
                            12967 ; 516  |#define HW_ICLPRIOR3R_S28P_BITPOS 12
                            12968 ; 517  |#define HW_ICLPRIOR3R_S29P_BITPOS 15
                            12969 ; 518  |#define HW_ICLPRIOR3R_S30P_BITPOS 18
                            12970 ; 519  |#define HW_ICLPRIOR3R_S31P_BITPOS 21
                            12971 ; 520  |
                            12972 ; 521  |#define HW_ICLPRIOR3R_S24P_SETMASK 7<<HW_ICLPRIOR3R_S24P_BITPOS
                            12973 ; 522  |#define HW_ICLPRIOR3R_S25P_SETMASK 7<<HW_ICLPRIOR3R_S25P_BITPOS
                            12974 ; 523  |#define HW_ICLPRIOR3R_S26P_SETMASK 7<<HW_ICLPRIOR3R_S26P_BITPOS
                            12975 ; 524  |#define HW_ICLPRIOR3R_S27P_SETMASK 7<<HW_ICLPRIOR3R_S27P_BITPOS
                            12976 ; 525  |#define HW_ICLPRIOR3R_S28P_SETMASK 7<<HW_ICLPRIOR3R_S28P_BITPOS
                            12977 ; 526  |#define HW_ICLPRIOR3R_S29P_SETMASK 7<<HW_ICLPRIOR3R_S29P_BITPOS
                            12978 ; 527  |#define HW_ICLPRIOR3R_S30P_SETMASK 7<<HW_ICLPRIOR3R_S30P_BITPOS
                            12979 ; 528  |#define HW_ICLPRIOR3R_S31P_SETMASK 7<<HW_ICLPRIOR3R_S31P_BITPOS
                            12980 ; 529  |
                            12981 ; 530  |#define HW_ICLPRIOR3R_S24P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S24P_SETMASK
                            12982 ; 531  |#define HW_ICLPRIOR3R_S25P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S25P_SETMASK
                            12983 ; 532  |#define HW_ICLPRIOR3R_S26P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S26P_SETMASK
                            12984 ; 533  |#define HW_ICLPRIOR3R_S27P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S27P_SETMASK
                            12985 ; 534  |#define HW_ICLPRIOR3R_S28P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S28P_SETMASK
                            12986 ; 535  |#define HW_ICLPRIOR3R_S29P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S29P_SETMASK
                            12987 ; 536  |#define HW_ICLPRIOR3R_S30P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S30P_SETMASK
                            12988 ; 537  |#define HW_ICLPRIOR3R_S31P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S31P_SETMASK
                            12989 ; 538  |
                            12990 ; 539  |
                            12991 ; 540  |/////////////////////////////////////////////////////////////////////////////////
                            12992 ; 541  |//  Interrupt Collector Priority 4 Register (HW_ICLPRI4R) Bit Positions
                            12993 ; 542  |typedef union               /* Interrupt Collector Priority 3 Register      */
                            12994 ; 543  |{
                            12995 ; 544  |    struct {
                            12996 ; 545  |        unsigned S32P   :3;
                            12997 ; 546  |        unsigned S33P   :3;
                            12998 ; 547  |    } B;
                            12999 ; 548  |    int I;
                            13000 ; 549  |} iclprior4_type;
                            13001 ; 550  |#define HW_ICLPRIOR4R (*(volatile iclprior4_type _X*) (HW_ICOLL_BASEADDR+17)) /* Interrupt Collector Register 4 Priority   */
                            13002 ; 551  |
                            13003 ; 552  |#define HW_ICLPRIOR4R_S32P_BITPOS 0
                            13004 ; 553  |#define HW_ICLPRIOR4R_S33P_BITPOS 3
                            13005 ; 554  |
                            13006 ; 555  |#define HW_ICLPRIOR4R_S32P_SETMASK 7<<HW_ICLPRIOR4R_S32P_BITPOS
                            13007 ; 556  |#define HW_ICLPRIOR4R_S33P_SETMASK 7<<HW_ICLPRIOR4R_S33P_BITPOS
                            13008 ; 557  |
                            13009 ; 558  |#define HW_ICLPRIOR4R_S32P_CLRMASK ~(WORD)HW_ICLPRIOR4R_S32P_SETMASK
                            13010 ; 559  |#define HW_ICLPRIOR4R_S33P_CLRMASK ~(WORD)HW_ICLPRIOR4R_S33P_SETMASK
                            13011 ; 560  |
                            13012 ; 561  |
                            13013 ; 562  |/////////////////////////////////////////////////////////////////////////////////
                            13014 ; 563  |//  Interrupt Collector Steering 0 Register (HW_ICLSTEER0R) Bit Positions
                            13015 ; 564  |typedef union               /* Interrupt Collector Steering 0 Register      */
                            13016 ; 565  |{
                            13017 ; 566  |    struct {
                            13018 ; 567  |        unsigned S0S    :2;
                            13019 ; 568  |        unsigned S1S    :2;
                            13020 ; 569  |        unsigned S2S    :2;
                            13021 ; 570  |        unsigned S3S    :2;
                            13022 ; 571  |        unsigned S4S    :2;
                            13023 ; 572  |        unsigned S5S    :2;
                            13024 ; 573  |        unsigned S6S    :2;
                            13025 ; 574  |        unsigned S7S    :2;
                            13026 ; 575  |        unsigned S8S    :2;
                            13027 ; 576  |        unsigned S9S    :2;
                            13028 ; 577  |        unsigned S10S   :2;
                            13029 ; 578  |        unsigned S11S   :2;
                            13030 ; 579  |    } B;
                            13031 ; 580  |    int I;
                            13032 ; 581  |} iclsteer0_type;
                            13033 ; 582  |#define HW_ICLSTEER0R   (*(volatile iclsteer0_type _X*) (HW_ICOLL_BASEADDR+8)) /* Interrupt Collector Steering Register 0   */
                            13034 ; 583  |
                            13035 ; 584  |#define HW_ICLSTEER0R_S0P_BITPOS 0
                            13036 ; 585  |#define HW_ICLSTEER0R_S1P_BITPOS 2
                            13037 ; 586  |#define HW_ICLSTEER0R_S2P_BITPOS 4
                            13038 ; 587  |#define HW_ICLSTEER0R_S3P_BITPOS 6
                            13039 ; 588  |#define HW_ICLSTEER0R_S4P_BITPOS 8
                            13040 ; 589  |#define HW_ICLSTEER0R_S5P_BITPOS 10
                            13041 ; 590  |#define HW_ICLSTEER0R_S6P_BITPOS 12
                            13042 ; 591  |#define HW_ICLSTEER0R_S7P_BITPOS 14
                            13043 ; 592  |#define HW_ICLSTEER0R_S8P_BITPOS 16
                            13044 ; 593  |#define HW_ICLSTEER0R_S9P_BITPOS 18
                            13045 ; 594  |#define HW_ICLSTEER0R_S10P_BITPOS 20
                            13046 ; 595  |#define HW_ICLSTEER0R_S11P_BITPOS 22
                            13047 ; 596  |
                            13048 ; 597  |#define HW_ICLSTEER0R_S0P_SETMASK 3<<HW_ICLSTEER0R_S0P_BITPOS
                            13049 ; 598  |#define HW_ICLSTEER0R_S1P_SETMASK 3<<HW_ICLSTEER0R_S1P_BITPOS
                            13050 ; 599  |#define HW_ICLSTEER0R_S2P_SETMASK 3<<HW_ICLSTEER0R_S2P_BITPOS
                            13051 ; 600  |#define HW_ICLSTEER0R_S3P_SETMASK 3<<HW_ICLSTEER0R_S3P_BITPOS
                            13052 ; 601  |#define HW_ICLSTEER0R_S4P_SETMASK 3<<HW_ICLSTEER0R_S4P_BITPOS
                            13053 ; 602  |#define HW_ICLSTEER0R_S5P_SETMASK 3<<HW_ICLSTEER0R_S5P_BITPOS
                            13054 ; 603  |#define HW_ICLSTEER0R_S6P_SETMASK 3<<HW_ICLSTEER0R_S6P_BITPOS
                            13055 ; 604  |#define HW_ICLSTEER0R_S7P_SETMASK 3<<HW_ICLSTEER0R_S7P_BITPOS
                            13056 ; 605  |#define HW_ICLSTEER0R_S8P_SETMASK 3<<HW_ICLSTEER0R_S8P_BITPOS
                            13057 ; 606  |#define HW_ICLSTEER0R_S9P_SETMASK 3<<HW_ICLSTEER0R_S9P_BITPOS
                            13058 ; 607  |#define HW_ICLSTEER0R_S10P_SETMASK 3<<HW_ICLSTEER0R_S10P_BITPOS
                            13059 ; 608  |#define HW_ICLSTEER0R_S11P_SETMASK 3<<HW_ICLSTEER0R_S11P_BITPOS
                            13060 ; 609  |
                            13061 ; 610  |#define HW_ICLSTEER0R_S0P_CLRMASK ~(WORD)HW_ICLSTEER0R_S0P_SETMASK
                            13062 ; 611  |#define HW_ICLSTEER0R_S1P_CLRMASK ~(WORD)HW_ICLSTEER0R_S1P_SETMASK
                            13063 ; 612  |#define HW_ICLSTEER0R_S2P_CLRMASK ~(WORD)HW_ICLSTEER0R_S2P_SETMASK
                            13064 ; 613  |#define HW_ICLSTEER0R_S3P_CLRMASK ~(WORD)HW_ICLSTEER0R_S3P_SETMASK
                            13065 ; 614  |#define HW_ICLSTEER0R_S4P_CLRMASK ~(WORD)HW_ICLSTEER0R_S4P_SETMASK
                            13066 ; 615  |#define HW_ICLSTEER0R_S5P_CLRMASK ~(WORD)HW_ICLSTEER0R_S5P_SETMASK
                            13067 ; 616  |#define HW_ICLSTEER0R_S6P_CLRMASK ~(WORD)HW_ICLSTEER0R_S6P_SETMASK
                            13068 ; 617  |#define HW_ICLSTEER0R_S7P_CLRMASK ~(WORD)HW_ICLSTEER0R_S7P_SETMASK
                            13069 ; 618  |#define HW_ICLSTEER0R_S8P_CLRMASK ~(WORD)HW_ICLSTEER0R_S8P_SETMASK
                            13070 ; 619  |#define HW_ICLSTEER0R_S9P_CLRMASK ~(WORD)HW_ICLSTEER0R_S9P_SETMASK
                            13071 ; 620  |#define HW_ICLSTEER0R_S10P_CLRMASK ~(WORD)HW_ICLSTEER0R_S10P_SETMASK
                            13072 ; 621  |#define HW_ICLSTEER0R_S11P_CLRMASK ~(WORD)HW_ICLSTEER0R_S11P_SETMASK
                            13073 ; 622  |
                            13074 ; 623  |
                            13075 ; 624  |/////////////////////////////////////////////////////////////////////////////////
                            13076 ; 625  |//  Interrupt Collector Steering 1 Register (HW_ICLSTEER1R) Bit Positions
                            13077 ; 626  |typedef union               /* Interrupt Collector Steering 1 Register      */
                            13078 ; 627  |{
                            13079 ; 628  |    struct {
                            13080 ; 629  |        unsigned S12S   :2;
                            13081 ; 630  |        unsigned S13S   :2;
                            13082 ; 631  |        unsigned S14S   :2;
                            13083 ; 632  |        unsigned S15S   :2;
                            13084 ; 633  |        unsigned S16S   :2;
                            13085 ; 634  |        unsigned S17S   :2;
                            13086 ; 635  |        unsigned S18S   :2;
                            13087 ; 636  |        unsigned S19S   :2;
                            13088 ; 637  |        unsigned S20S   :2;
                            13089 ; 638  |        unsigned S21S   :2;
                            13090 ; 639  |        unsigned S22S   :2;
                            13091 ; 640  |        unsigned S23S   :2;
                            13092 ; 641  |    } B;
                            13093 ; 642  |    int I;
                            13094 ; 643  |} iclsteer1_type;
                            13095 ; 644  |#define HW_ICLSTEER1R   (*(volatile iclsteer1_type _X*) (HW_ICOLL_BASEADDR+9)) /* Interrupt Collector Steering Register 1   */
                            13096 ; 645  |#define HW_ICLSTEER1R_S12P_BITPOS 0
                            13097 ; 646  |#define HW_ICLSTEER1R_S13P_BITPOS 2
                            13098 ; 647  |#define HW_ICLSTEER1R_S14P_BITPOS 4
                            13099 ; 648  |#define HW_ICLSTEER1R_S15P_BITPOS 6
                            13100 ; 649  |#define HW_ICLSTEER1R_S16P_BITPOS 8
                            13101 ; 650  |#define HW_ICLSTEER1R_S17P_BITPOS 10
                            13102 ; 651  |#define HW_ICLSTEER1R_S18P_BITPOS 12
                            13103 ; 652  |#define HW_ICLSTEER1R_S19P_BITPOS 14
                            13104 ; 653  |#define HW_ICLSTEER1R_S20P_BITPOS 16
                            13105 ; 654  |#define HW_ICLSTEER1R_S21P_BITPOS 18
                            13106 ; 655  |#define HW_ICLSTEER1R_S22P_BITPOS 20
                            13107 ; 656  |#define HW_ICLSTEER1R_S23P_BITPOS 22
                            13108 ; 657  |
                            13109 ; 658  |#define HW_ICLSTEER1R_S12P_SETMASK 3<<HW_ICLSTEER1R_S12P_BITPOS
                            13110 ; 659  |#define HW_ICLSTEER1R_S13P_SETMASK 3<<HW_ICLSTEER1R_S13P_BITPOS
                            13111 ; 660  |#define HW_ICLSTEER1R_S14P_SETMASK 3<<HW_ICLSTEER1R_S14P_BITPOS
                            13112 ; 661  |#define HW_ICLSTEER1R_S15P_SETMASK 3<<HW_ICLSTEER1R_S15P_BITPOS
                            13113 ; 662  |#define HW_ICLSTEER1R_S16P_SETMASK 3<<HW_ICLSTEER1R_S16P_BITPOS
                            13114 ; 663  |#define HW_ICLSTEER1R_S17P_SETMASK 3<<HW_ICLSTEER1R_S17P_BITPOS
                            13115 ; 664  |#define HW_ICLSTEER1R_S18P_SETMASK 3<<HW_ICLSTEER1R_S18P_BITPOS
                            13116 ; 665  |#define HW_ICLSTEER1R_S19P_SETMASK 3<<HW_ICLSTEER1R_S19P_BITPOS
                            13117 ; 666  |#define HW_ICLSTEER1R_S20P_SETMASK 3<<HW_ICLSTEER1R_S20P_BITPOS
                            13118 ; 667  |#define HW_ICLSTEER1R_S21P_SETMASK 3<<HW_ICLSTEER1R_S21P_BITPOS
                            13119 ; 668  |#define HW_ICLSTEER1R_S22P_SETMASK 3<<HW_ICLSTEER1R_S22P_BITPOS
                            13120 ; 669  |#define HW_ICLSTEER1R_S23P_SETMASK 3<<HW_ICLSTEER1R_S23P_BITPOS
                            13121 ; 670  |
                            13122 ; 671  |#define HW_ICLSTEER1R_S12P_CLRMASK ~(WORD)HW_ICLSTEER1R_S12P_SETMASK
                            13123 ; 672  |#define HW_ICLSTEER1R_S13P_CLRMASK ~(WORD)HW_ICLSTEER1R_S13P_SETMASK
                            13124 ; 673  |#define HW_ICLSTEER1R_S14P_CLRMASK ~(WORD)HW_ICLSTEER1R_S14P_SETMASK
                            13125 ; 674  |#define HW_ICLSTEER1R_S15P_CLRMASK ~(WORD)HW_ICLSTEER1R_S15P_SETMASK
                            13126 ; 675  |#define HW_ICLSTEER1R_S16P_CLRMASK ~(WORD)HW_ICLSTEER1R_S16P_SETMASK
                            13127 ; 676  |#define HW_ICLSTEER1R_S17P_CLRMASK ~(WORD)HW_ICLSTEER1R_S17P_SETMASK
                            13128 ; 677  |#define HW_ICLSTEER1R_S18P_CLRMASK ~(WORD)HW_ICLSTEER1R_S18P_SETMASK
                            13129 ; 678  |#define HW_ICLSTEER1R_S19P_CLRMASK ~(WORD)HW_ICLSTEER1R_S19P_SETMASK
                            13130 ; 679  |#define HW_ICLSTEER1R_S20P_CLRMASK ~(WORD)HW_ICLSTEER1R_S20P_SETMASK
                            13131 ; 680  |#define HW_ICLSTEER1R_S21P_CLRMASK ~(WORD)HW_ICLSTEER1R_S21P_SETMASK
                            13132 ; 681  |#define HW_ICLSTEER1R_S22P_CLRMASK ~(WORD)HW_ICLSTEER1R_S22P_SETMASK
                            13133 ; 682  |#define HW_ICLSTEER1R_S23P_CLRMASK ~(WORD)HW_ICLSTEER1R_S23P_SETMASK
                            13134 ; 683  |
                            13135 ; 684  |
                            13136 ; 685  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  53

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13137 ; 686  |//  Interrupt Collector Steering 2 Register (HW_ICLSTEER2R) Bit Positions
                            13138 ; 687  |typedef union               /* Interrupt Collector Steering 2 Register      */
                            13139 ; 688  |{
                            13140 ; 689  |    struct {
                            13141 ; 690  |        unsigned S24S   :2;
                            13142 ; 691  |        unsigned S25S   :2;
                            13143 ; 692  |        unsigned S26S   :2;
                            13144 ; 693  |        unsigned S27S   :2;
                            13145 ; 694  |        unsigned S28S   :2;
                            13146 ; 695  |        unsigned S29S   :2;
                            13147 ; 696  |        unsigned S30S   :2;
                            13148 ; 697  |        unsigned S31S   :2;
                            13149 ; 698  |        unsigned S32S   :2;
                            13150 ; 699  |        unsigned S33S   :2;
                            13151 ; 700  |    } B;
                            13152 ; 701  |    int I;
                            13153 ; 702  |} iclsteer2_type;
                            13154 ; 703  |#define HW_ICLSTEER2R   (*(volatile iclsteer2_type _X*) (HW_ICOLL_BASEADDR+10)) /* Interrupt Collector Steering Register 2  */
                            13155 ; 704  |
                            13156 ; 705  |#define HW_ICLSTEER2R_S24P_BITPOS 0
                            13157 ; 706  |#define HW_ICLSTEER2R_S25P_BITPOS 2
                            13158 ; 707  |#define HW_ICLSTEER2R_S26P_BITPOS 4
                            13159 ; 708  |#define HW_ICLSTEER2R_S27P_BITPOS 6
                            13160 ; 709  |#define HW_ICLSTEER2R_S28P_BITPOS 8
                            13161 ; 710  |#define HW_ICLSTEER2R_S29P_BITPOS 10
                            13162 ; 711  |#define HW_ICLSTEER2R_S30P_BITPOS 12
                            13163 ; 712  |#define HW_ICLSTEER2R_S31P_BITPOS 14
                            13164 ; 713  |#define HW_ICLSTEER2R_S32P_BITPOS 16
                            13165 ; 714  |#define HW_ICLSTEER2R_S33P_BITPOS 18
                            13166 ; 715  |
                            13167 ; 716  |#define HW_ICLSTEER2R_S24P_SETMASK 3<<HW_ICLSTEER2R_S24P_BITPOS
                            13168 ; 717  |#define HW_ICLSTEER2R_S25P_SETMASK 3<<HW_ICLSTEER2R_S25P_BITPOS
                            13169 ; 718  |#define HW_ICLSTEER2R_S26P_SETMASK 3<<HW_ICLSTEER2R_S26P_BITPOS
                            13170 ; 719  |#define HW_ICLSTEER2R_S27P_SETMASK 3<<HW_ICLSTEER2R_S27P_BITPOS
                            13171 ; 720  |#define HW_ICLSTEER2R_S28P_SETMASK 3<<HW_ICLSTEER2R_S28P_BITPOS
                            13172 ; 721  |#define HW_ICLSTEER2R_S29P_SETMASK 3<<HW_ICLSTEER2R_S29P_BITPOS
                            13173 ; 722  |#define HW_ICLSTEER2R_S30P_SETMASK 3<<HW_ICLSTEER2R_S30P_BITPOS
                            13174 ; 723  |#define HW_ICLSTEER2R_S31P_SETMASK 3<<HW_ICLSTEER2R_S31P_BITPOS
                            13175 ; 724  |#define HW_ICLSTEER2R_S32P_SETMASK 3<<HW_ICLSTEER2R_S32P_BITPOS
                            13176 ; 725  |#define HW_ICLSTEER2R_S33P_SETMASK 3<<HW_ICLSTEER2R_S33P_BITPOS
                            13177 ; 726  |
                            13178 ; 727  |#define HW_ICLSTEER2R_S24P_CLRMASK ~(WORD)HW_ICLSTEER2R_S24P_SETMASK
                            13179 ; 728  |#define HW_ICLSTEER2R_S25P_CLRMASK ~(WORD)HW_ICLSTEER2R_S25P_SETMASK
                            13180 ; 729  |#define HW_ICLSTEER2R_S26P_CLRMASK ~(WORD)HW_ICLSTEER2R_S26P_SETMASK
                            13181 ; 730  |#define HW_ICLSTEER2R_S27P_CLRMASK ~(WORD)HW_ICLSTEER2R_S27P_SETMASK
                            13182 ; 731  |#define HW_ICLSTEER2R_S28P_CLRMASK ~(WORD)HW_ICLSTEER2R_S28P_SETMASK
                            13183 ; 732  |#define HW_ICLSTEER2R_S29P_CLRMASK ~(WORD)HW_ICLSTEER2R_S29P_SETMASK
                            13184 ; 733  |#define HW_ICLSTEER2R_S30P_CLRMASK ~(WORD)HW_ICLSTEER2R_S30P_SETMASK
                            13185 ; 734  |#define HW_ICLSTEER2R_S31P_CLRMASK ~(WORD)HW_ICLSTEER2R_S31P_SETMASK
                            13186 ; 735  |#define HW_ICLSTEER2R_S32P_CLRMASK ~(WORD)HW_ICLSTEER2R_S32P_SETMASK
                            13187 ; 736  |#define HW_ICLSTEER2R_S33P_CLRMASK ~(WORD)HW_ICLSTEER2R_S33P_SETMASK
                            13188 ; 737  |
                            13189 ; 738  |
                            13190 ; 739  |/////////////////////////////////////////////////////////////////////////////////
                            13191 ; 740  |//  Interrupt Collector Debug Force 0 Register (HW_ICLFORCE0R) Bit Positions
                            13192 ; 741  |typedef union               /* Interrupt Collector Debug Force 0 Register       */
                            13193 ; 742  |{
                            13194 ; 743  |    struct {
                            13195 ; 744  |        int S0FV        :1;
                            13196 ; 745  |        int S1FV        :1;
                            13197 ; 746  |        int S2FV        :1;
                            13198 ; 747  |        int S3FV        :1;
                            13199 ; 748  |        int S4FV        :1;
                            13200 ; 749  |        int S5FV        :1;
                            13201 ; 750  |        int S6FV        :1;
                            13202 ; 751  |        int S7FV        :1;
                            13203 ; 752  |        int S8FV        :1;
                            13204 ; 753  |        int S9FV        :1;
                            13205 ; 754  |        int S10FV       :1;
                            13206 ; 755  |        int S11FV       :1;
                            13207 ; 756  |        int S12FV       :1;
                            13208 ; 757  |        int S13FV       :1;
                            13209 ; 758  |        int S14FV       :1;
                            13210 ; 759  |        int S15FV       :1;
                            13211 ; 760  |        int S16FV       :1;
                            13212 ; 761  |        int S17FV       :1;
                            13213 ; 762  |        int S18FV       :1;
                            13214 ; 763  |        int S19FV       :1;
                            13215 ; 764  |        int S20FV       :1;
                            13216 ; 765  |        int S21FV       :1;
                            13217 ; 766  |        int S22FV       :1;
                            13218 ; 767  |        int S23FV       :1;
                            13219 ; 768  |    } B;
                            13220 ; 769  |    int I;
                            13221 ; 770  |} iclforce0_type;
                            13222 ; 771  |#define HW_ICLFORCE0R   (*(volatile iclforce0_type _X*) (HW_ICOLL_BASEADDR+11)) /* Interrupt Collector Debug Force Register 0   */
                            13223 ; 772  |#define HW_ICLFORCE0R_S0FV_BITPOS 0
                            13224 ; 773  |#define HW_ICLFORCE0R_S1FV_BITPOS 1
                            13225 ; 774  |#define HW_ICLFORCE0R_S2FV_BITPOS 2
                            13226 ; 775  |#define HW_ICLFORCE0R_S3FV_BITPOS 3
                            13227 ; 776  |#define HW_ICLFORCE0R_S4FV_BITPOS 4
                            13228 ; 777  |#define HW_ICLFORCE0R_S5FV_BITPOS 5
                            13229 ; 778  |#define HW_ICLFORCE0R_S6FV_BITPOS 6
                            13230 ; 779  |#define HW_ICLFORCE0R_S7FV_BITPOS 7
                            13231 ; 780  |#define HW_ICLFORCE0R_S8FV_BITPOS 8
                            13232 ; 781  |#define HW_ICLFORCE0R_S9FV_BITPOS 9
                            13233 ; 782  |#define HW_ICLFORCE0R_S10FV_BITPOS 10
                            13234 ; 783  |#define HW_ICLFORCE0R_S11FV_BITPOS 11
                            13235 ; 784  |#define HW_ICLFORCE0R_S12FV_BITPOS 12
                            13236 ; 785  |#define HW_ICLFORCE0R_S13FV_BITPOS 13
                            13237 ; 786  |#define HW_ICLFORCE0R_S14FV_BITPOS 14
                            13238 ; 787  |#define HW_ICLFORCE0R_S15FV_BITPOS 15
                            13239 ; 788  |#define HW_ICLFORCE0R_S16FV_BITPOS 16
                            13240 ; 789  |#define HW_ICLFORCE0R_S17FV_BITPOS 17
                            13241 ; 790  |#define HW_ICLFORCE0R_S18FV_BITPOS 18
                            13242 ; 791  |#define HW_ICLFORCE0R_S19FV_BITPOS 19
                            13243 ; 792  |#define HW_ICLFORCE0R_S20FV_BITPOS 20
                            13244 ; 793  |#define HW_ICLFORCE0R_S21FV_BITPOS 21
                            13245 ; 794  |#define HW_ICLFORCE0R_S22FV_BITPOS 22
                            13246 ; 795  |#define HW_ICLFORCE0R_S23FV_BITPOS 23
                            13247 ; 796  |
                            13248 ; 797  |#define HW_ICLFORCE0R_S0FV_SETMASK 1<<HW_ICLFORCE0R_S0FV_BITPOS
                            13249 ; 798  |#define HW_ICLFORCE0R_S1FV_SETMASK 1<<HW_ICLFORCE0R_S1FV_BITPOS
                            13250 ; 799  |#define HW_ICLFORCE0R_S2FV_SETMASK 1<<HW_ICLFORCE0R_S2FV_BITPOS
                            13251 ; 800  |#define HW_ICLFORCE0R_S3FV_SETMASK 1<<HW_ICLFORCE0R_S3FV_BITPOS
                            13252 ; 801  |#define HW_ICLFORCE0R_S4FV_SETMASK 1<<HW_ICLFORCE0R_S4FV_BITPOS
                            13253 ; 802  |#define HW_ICLFORCE0R_S5FV_SETMASK 1<<HW_ICLFORCE0R_S5FV_BITPOS
                            13254 ; 803  |#define HW_ICLFORCE0R_S6FV_SETMASK 1<<HW_ICLFORCE0R_S6FV_BITPOS
                            13255 ; 804  |#define HW_ICLFORCE0R_S7FV_SETMASK 1<<HW_ICLFORCE0R_S7FV_BITPOS
                            13256 ; 805  |#define HW_ICLFORCE0R_S8FV_SETMASK 1<<HW_ICLFORCE0R_S8FV_BITPOS
                            13257 ; 806  |#define HW_ICLFORCE0R_S9FV_SETMASK 1<<HW_ICLFORCE0R_S9FV_BITPOS
                            13258 ; 807  |#define HW_ICLFORCE0R_S10FV_SETMASK 1<<HW_ICLFORCE0R_S10FV_BITPOS
                            13259 ; 808  |#define HW_ICLFORCE0R_S11FV_SETMASK 1<<HW_ICLFORCE0R_S11FV_BITPOS
                            13260 ; 809  |#define HW_ICLFORCE0R_S12FV_SETMASK 1<<HW_ICLFORCE0R_S12FV_BITPOS
                            13261 ; 810  |#define HW_ICLFORCE0R_S13FV_SETMASK 1<<HW_ICLFORCE0R_S13FV_BITPOS
                            13262 ; 811  |#define HW_ICLFORCE0R_S14FV_SETMASK 1<<HW_ICLFORCE0R_S14FV_BITPOS
                            13263 ; 812  |#define HW_ICLFORCE0R_S15FV_SETMASK 1<<HW_ICLFORCE0R_S15FV_BITPOS
                            13264 ; 813  |#define HW_ICLFORCE0R_S16FV_SETMASK 1<<HW_ICLFORCE0R_S16FV_BITPOS
                            13265 ; 814  |#define HW_ICLFORCE0R_S17FV_SETMASK 1<<HW_ICLFORCE0R_S17FV_BITPOS
                            13266 ; 815  |#define HW_ICLFORCE0R_S18FV_SETMASK 1<<HW_ICLFORCE0R_S18FV_BITPOS
                            13267 ; 816  |#define HW_ICLFORCE0R_S19FV_SETMASK 1<<HW_ICLFORCE0R_S19FV_BITPOS
                            13268 ; 817  |#define HW_ICLFORCE0R_S20FV_SETMASK 1<<HW_ICLFORCE0R_S20FV_BITPOS
                            13269 ; 818  |#define HW_ICLFORCE0R_S21FV_SETMASK 1<<HW_ICLFORCE0R_S21FV_BITPOS
                            13270 ; 819  |#define HW_ICLFORCE0R_S22FV_SETMASK 1<<HW_ICLFORCE0R_S22FV_BITPOS
                            13271 ; 820  |#define HW_ICLFORCE0R_S23FV_SETMASK 1<<HW_ICLFORCE0R_S23FV_BITPOS
                            13272 ; 821  |
                            13273 ; 822  |#define HW_ICLFORCE0R_S0FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S0FV_SETMASK
                            13274 ; 823  |#define HW_ICLFORCE0R_S1FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S1FV_SETMASK
                            13275 ; 824  |#define HW_ICLFORCE0R_S2FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S2FV_SETMASK
                            13276 ; 825  |#define HW_ICLFORCE0R_S3FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S3FV_SETMASK
                            13277 ; 826  |#define HW_ICLFORCE0R_S4FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S4FV_SETMASK
                            13278 ; 827  |#define HW_ICLFORCE0R_S5FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S5FV_SETMASK
                            13279 ; 828  |#define HW_ICLFORCE0R_S6FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S6FV_SETMASK
                            13280 ; 829  |#define HW_ICLFORCE0R_S7FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S7FV_SETMASK
                            13281 ; 830  |#define HW_ICLFORCE0R_S8FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S8FV_SETMASK
                            13282 ; 831  |#define HW_ICLFORCE0R_S9FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S9FV_SETMASK
                            13283 ; 832  |#define HW_ICLFORCE0R_S10FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S10FV_SETMASK
                            13284 ; 833  |#define HW_ICLFORCE0R_S11FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S11FV_SETMASK
                            13285 ; 834  |#define HW_ICLFORCE0R_S12FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S12FV_SETMASK
                            13286 ; 835  |#define HW_ICLFORCE0R_S13FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S13FV_SETMASK
                            13287 ; 836  |#define HW_ICLFORCE0R_S14FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S14FV_SETMASK
                            13288 ; 837  |#define HW_ICLFORCE0R_S15FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S15FV_SETMASK
                            13289 ; 838  |#define HW_ICLFORCE0R_S16FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S16FV_SETMASK
                            13290 ; 839  |#define HW_ICLFORCE0R_S17FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S17FV_SETMASK
                            13291 ; 840  |#define HW_ICLFORCE0R_S18FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S18FV_SETMASK
                            13292 ; 841  |#define HW_ICLFORCE0R_S19FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S19FV_SETMASK
                            13293 ; 842  |#define HW_ICLFORCE0R_S20FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S20FV_SETMASK
                            13294 ; 843  |#define HW_ICLFORCE0R_S21FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S21FV_SETMASK
                            13295 ; 844  |#define HW_ICLFORCE0R_S22FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S22FV_SETMASK
                            13296 ; 845  |#define HW_ICLFORCE0R_S23FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S23FV_SETMASK
                            13297 ; 846  |
                            13298 ; 847  |
                            13299 ; 848  |/////////////////////////////////////////////////////////////////////////////////
                            13300 ; 849  |//  Interrupt Collector Debug Force 1 Register (HW_ICLFORCE1R) Bit Positions
                            13301 ; 850  |typedef union               /* Interrupt Debug Force 1 Register     */
                            13302 ; 851  |{
                            13303 ; 852  |    struct {
                            13304 ; 853  |        int S24FV       :1;
                            13305 ; 854  |        int S25FV       :1;
                            13306 ; 855  |        int S26FV       :1;
                            13307 ; 856  |        int S27FV       :1;
                            13308 ; 857  |        int S28FV       :1;
                            13309 ; 858  |        int S29FV       :1;
                            13310 ; 859  |        int S30FV       :1;
                            13311 ; 860  |        int S31FV       :1;
                            13312 ; 861  |        int S32FV       :1;
                            13313 ; 862  |        int S33FV       :1;
                            13314 ; 863  |    } B;
                            13315 ; 864  |    int I;
                            13316 ; 865  |} iclforce1_type;
                            13317 ; 866  |#define HW_ICLFORCE1R   (*(volatile iclforce1_type _X*) (HW_ICOLL_BASEADDR+12)) /* Interrupt Collector Debug Force Register 1   */
                            13318 ; 867  |
                            13319 ; 868  |#define HW_ICLFORCE1R_S24FV_BITPOS 0
                            13320 ; 869  |#define HW_ICLFORCE1R_S25FV_BITPOS 1
                            13321 ; 870  |#define HW_ICLFORCE1R_S26FV_BITPOS 2
                            13322 ; 871  |#define HW_ICLFORCE1R_S27FV_BITPOS 3
                            13323 ; 872  |#define HW_ICLFORCE1R_S28FV_BITPOS 4
                            13324 ; 873  |#define HW_ICLFORCE1R_S29FV_BITPOS 5
                            13325 ; 874  |#define HW_ICLFORCE1R_S30FV_BITPOS 6
                            13326 ; 875  |#define HW_ICLFORCE1R_S31FV_BITPOS 7
                            13327 ; 876  |#define HW_ICLFORCE1R_S32FV_BITPOS 8
                            13328 ; 877  |#define HW_ICLFORCE1R_S33FV_BITPOS 9
                            13329 ; 878  |
                            13330 ; 879  |#define HW_ICLFORCE1R_S24FV_SETMASK 1<<HW_ICLFORCE1R_S24FV_BITPOS
                            13331 ; 880  |#define HW_ICLFORCE1R_S25FV_SETMASK 1<<HW_ICLFORCE1R_S25FV_BITPOS
                            13332 ; 881  |#define HW_ICLFORCE1R_S26FV_SETMASK 1<<HW_ICLFORCE1R_S26FV_BITPOS
                            13333 ; 882  |#define HW_ICLFORCE1R_S27FV_SETMASK 1<<HW_ICLFORCE1R_S27FV_BITPOS
                            13334 ; 883  |#define HW_ICLFORCE1R_S28FV_SETMASK 1<<HW_ICLFORCE1R_S28FV_BITPOS
                            13335 ; 884  |#define HW_ICLFORCE1R_S29FV_SETMASK 1<<HW_ICLFORCE1R_S29FV_BITPOS
                            13336 ; 885  |#define HW_ICLFORCE1R_S30FV_SETMASK 1<<HW_ICLFORCE1R_S30FV_BITPOS
                            13337 ; 886  |#define HW_ICLFORCE1R_S31FV_SETMASK 1<<HW_ICLFORCE1R_S31FV_BITPOS
                            13338 ; 887  |#define HW_ICLFORCE1R_S32FV_SETMASK 1<<HW_ICLFORCE1R_S32FV_BITPOS
                            13339 ; 888  |#define HW_ICLFORCE1R_S33FV_SETMASK 1<<HW_ICLFORCE1R_S33FV_BITPOS
                            13340 ; 889  |
                            13341 ; 890  |#define HW_ICLFORCE1R_S24FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S24FV_SETMASK
                            13342 ; 891  |#define HW_ICLFORCE1R_S25FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S25FV_SETMASK
                            13343 ; 892  |#define HW_ICLFORCE1R_S26FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S26FV_SETMASK
                            13344 ; 893  |#define HW_ICLFORCE1R_S27FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S27FV_SETMASK
                            13345 ; 894  |#define HW_ICLFORCE1R_S28FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S28FV_SETMASK
                            13346 ; 895  |#define HW_ICLFORCE1R_S29FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S29FV_SETMASK
                            13347 ; 896  |#define HW_ICLFORCE1R_S30FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S30FV_SETMASK
                            13348 ; 897  |#define HW_ICLFORCE1R_S31FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S31FV_SETMASK
                            13349 ; 898  |#define HW_ICLFORCE1R_S32FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S32FV_SETMASK
                            13350 ; 899  |#define HW_ICLFORCE1R_S33FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S33FV_SETMASK
                            13351 ; 900  |
                            13352 ; 901  |
                            13353 ; 902  |/////////////////////////////////////////////////////////////////////////////////
                            13354 ; 903  |//  Interrupt Collector Force Enable 0 Register (HW_ICLFENABLE0R) Bit Positions
                            13355 ; 904  |typedef union               /* Interrupt Collector Force Enable 0 Register      */
                            13356 ; 905  |{
                            13357 ; 906  |    struct {
                            13358 ; 907  |        int S0FE        :1;
                            13359 ; 908  |        int S1FE        :1;
                            13360 ; 909  |        int S2FE        :1;
                            13361 ; 910  |        int S3FE        :1;
                            13362 ; 911  |        int S4FE        :1;
                            13363 ; 912  |        int S5FE        :1;
                            13364 ; 913  |        int S6FE        :1;
                            13365 ; 914  |        int S7FE        :1;
                            13366 ; 915  |        int S8FE        :1;
                            13367 ; 916  |        int S9FE        :1;
                            13368 ; 917  |        int S10FE       :1;
                            13369 ; 918  |        int S11FE       :1;
                            13370 ; 919  |        int S12FE       :1;
                            13371 ; 920  |        int S13FE       :1;
                            13372 ; 921  |        int S14FE       :1;
                            13373 ; 922  |        int S15FE       :1;
                            13374 ; 923  |        int S16FE       :1;
                            13375 ; 924  |        int S17FE       :1;
                            13376 ; 925  |        int S18FE       :1;
                            13377 ; 926  |        int S19FE       :1;
                            13378 ; 927  |        int S20FE       :1;
                            13379 ; 928  |        int S21FE       :1;
                            13380 ; 929  |        int S22FE       :1;
                            13381 ; 930  |        int S23FE       :1;
                            13382 ; 931  |    } B;
                            13383 ; 932  |    int I;
                            13384 ; 933  |} iclfenable0_type;
                            13385 ; 934  |#define HW_ICLFENABLE0R (*(volatile iclfenable0_type _X*) (HW_ICOLL_BASEADDR+13)) /* Interrupt Collector Force Enable Register 0    */
                            13386 ; 935  |
                            13387 ; 936  |#define HW_ICLFENABLE0R_S0FE_BITPOS 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  54

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13388 ; 937  |#define HW_ICLFENABLE0R_S1FE_BITPOS 1
                            13389 ; 938  |#define HW_ICLFENABLE0R_S2FE_BITPOS 2
                            13390 ; 939  |#define HW_ICLFENABLE0R_S3FE_BITPOS 3
                            13391 ; 940  |#define HW_ICLFENABLE0R_S4FE_BITPOS 4
                            13392 ; 941  |#define HW_ICLFENABLE0R_S5FE_BITPOS 5
                            13393 ; 942  |#define HW_ICLFENABLE0R_S6FE_BITPOS 6
                            13394 ; 943  |#define HW_ICLFENABLE0R_S7FE_BITPOS 7
                            13395 ; 944  |#define HW_ICLFENABLE0R_S8FE_BITPOS 8
                            13396 ; 945  |#define HW_ICLFENABLE0R_S9FE_BITPOS 9
                            13397 ; 946  |#define HW_ICLFENABLE0R_S10FE_BITPOS 10
                            13398 ; 947  |#define HW_ICLFENABLE0R_S11FE_BITPOS 11
                            13399 ; 948  |#define HW_ICLFENABLE0R_S12FE_BITPOS 12
                            13400 ; 949  |#define HW_ICLFENABLE0R_S13FE_BITPOS 13
                            13401 ; 950  |#define HW_ICLFENABLE0R_S14FE_BITPOS 14
                            13402 ; 951  |#define HW_ICLFENABLE0R_S15FE_BITPOS 15
                            13403 ; 952  |#define HW_ICLFENABLE0R_S16FE_BITPOS 16
                            13404 ; 953  |#define HW_ICLFENABLE0R_S17FE_BITPOS 17
                            13405 ; 954  |#define HW_ICLFENABLE0R_S18FE_BITPOS 18
                            13406 ; 955  |#define HW_ICLFENABLE0R_S19FE_BITPOS 19
                            13407 ; 956  |#define HW_ICLFENABLE0R_S20FE_BITPOS 20
                            13408 ; 957  |#define HW_ICLFENABLE0R_S21FE_BITPOS 21
                            13409 ; 958  |#define HW_ICLFENABLE0R_S22FE_BITPOS 22
                            13410 ; 959  |#define HW_ICLFENABLE0R_S23FE_BITPOS 23
                            13411 ; 960  |
                            13412 ; 961  |#define HW_ICLFENABLE0R_S0FE_SETMASK 1<<HW_ICLFENABLE0R_S0FE_BITPOS
                            13413 ; 962  |#define HW_ICLFENABLE0R_S1FE_SETMASK 1<<HW_ICLFENABLE0R_S1FE_BITPOS
                            13414 ; 963  |#define HW_ICLFENABLE0R_S2FE_SETMASK 1<<HW_ICLFENABLE0R_S2FE_BITPOS
                            13415 ; 964  |#define HW_ICLFENABLE0R_S3FE_SETMASK 1<<HW_ICLFENABLE0R_S3FE_BITPOS
                            13416 ; 965  |#define HW_ICLFENABLE0R_S4FE_SETMASK 1<<HW_ICLFENABLE0R_S4FE_BITPOS
                            13417 ; 966  |#define HW_ICLFENABLE0R_S5FE_SETMASK 1<<HW_ICLFENABLE0R_S5FE_BITPOS
                            13418 ; 967  |#define HW_ICLFENABLE0R_S6FE_SETMASK 1<<HW_ICLFENABLE0R_S6FE_BITPOS
                            13419 ; 968  |#define HW_ICLFENABLE0R_S7FE_SETMASK 1<<HW_ICLFENABLE0R_S7FE_BITPOS
                            13420 ; 969  |#define HW_ICLFENABLE0R_S8FE_SETMASK 1<<HW_ICLFENABLE0R_S8FE_BITPOS
                            13421 ; 970  |#define HW_ICLFENABLE0R_S9FE_SETMASK 1<<HW_ICLFENABLE0R_S9FE_BITPOS
                            13422 ; 971  |#define HW_ICLFENABLE0R_S10FE_SETMASK 1<<HW_ICLFENABLE0R_S10FE_BITPOS
                            13423 ; 972  |#define HW_ICLFENABLE0R_S11FE_SETMASK 1<<HW_ICLFENABLE0R_S11FE_BITPOS
                            13424 ; 973  |#define HW_ICLFENABLE0R_S12FE_SETMASK 1<<HW_ICLFENABLE0R_S12FE_BITPOS
                            13425 ; 974  |#define HW_ICLFENABLE0R_S13FE_SETMASK 1<<HW_ICLFENABLE0R_S13FE_BITPOS
                            13426 ; 975  |#define HW_ICLFENABLE0R_S14FE_SETMASK 1<<HW_ICLFENABLE0R_S14FE_BITPOS
                            13427 ; 976  |#define HW_ICLFENABLE0R_S15FE_SETMASK 1<<HW_ICLFENABLE0R_S15FE_BITPOS
                            13428 ; 977  |#define HW_ICLFENABLE0R_S16FE_SETMASK 1<<HW_ICLFENABLE0R_S16FE_BITPOS
                            13429 ; 978  |#define HW_ICLFENABLE0R_S17FE_SETMASK 1<<HW_ICLFENABLE0R_S17FE_BITPOS
                            13430 ; 979  |#define HW_ICLFENABLE0R_S18FE_SETMASK 1<<HW_ICLFENABLE0R_S18FE_BITPOS
                            13431 ; 980  |#define HW_ICLFENABLE0R_S19FE_SETMASK 1<<HW_ICLFENABLE0R_S19FE_BITPOS
                            13432 ; 981  |#define HW_ICLFENABLE0R_S20FE_SETMASK 1<<HW_ICLFENABLE0R_S20FE_BITPOS
                            13433 ; 982  |#define HW_ICLFENABLE0R_S21FE_SETMASK 1<<HW_ICLFENABLE0R_S21FE_BITPOS
                            13434 ; 983  |#define HW_ICLFENABLE0R_S22FE_SETMASK 1<<HW_ICLFENABLE0R_S22FE_BITPOS
                            13435 ; 984  |#define HW_ICLFENABLE0R_S23FE_SETMASK 1<<HW_ICLFENABLE0R_S23FE_BITPOS
                            13436 ; 985  |
                            13437 ; 986  |#define HW_ICLFENABLE0R_S0FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S0FE_SETMASK
                            13438 ; 987  |#define HW_ICLFENABLE0R_S1FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S1FE_SETMASK
                            13439 ; 988  |#define HW_ICLFENABLE0R_S2FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S2FE_SETMASK
                            13440 ; 989  |#define HW_ICLFENABLE0R_S3FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S3FE_SETMASK
                            13441 ; 990  |#define HW_ICLFENABLE0R_S4FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S4FE_SETMASK
                            13442 ; 991  |#define HW_ICLFENABLE0R_S5FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S5FE_SETMASK
                            13443 ; 992  |#define HW_ICLFENABLE0R_S6FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S6FE_SETMASK
                            13444 ; 993  |#define HW_ICLFENABLE0R_S7FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S7FE_SETMASK
                            13445 ; 994  |#define HW_ICLFENABLE0R_S8FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S8FE_SETMASK
                            13446 ; 995  |#define HW_ICLFENABLE0R_S9FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S9FE_SETMASK
                            13447 ; 996  |#define HW_ICLFENABLE0R_S10FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S10FE_SETMASK
                            13448 ; 997  |#define HW_ICLFENABLE0R_S11FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S11FE_SETMASK
                            13449 ; 998  |#define HW_ICLFENABLE0R_S12FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S12FE_SETMASK
                            13450 ; 999  |#define HW_ICLFENABLE0R_S13FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S13FE_SETMASK
                            13451 ; 1000 |#define HW_ICLFENABLE0R_S14FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S14FE_SETMASK
                            13452 ; 1001 |#define HW_ICLFENABLE0R_S15FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S15FE_SETMASK
                            13453 ; 1002 |#define HW_ICLFENABLE0R_S16FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S16FE_SETMASK
                            13454 ; 1003 |#define HW_ICLFENABLE0R_S17FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S17FE_SETMASK
                            13455 ; 1004 |#define HW_ICLFENABLE0R_S18FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S18FE_SETMASK
                            13456 ; 1005 |#define HW_ICLFENABLE0R_S19FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S19FE_SETMASK
                            13457 ; 1006 |#define HW_ICLFENABLE0R_S20FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S20FE_SETMASK
                            13458 ; 1007 |#define HW_ICLFENABLE0R_S21FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S21FE_SETMASK
                            13459 ; 1008 |#define HW_ICLFENABLE0R_S22FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S22FE_SETMASK
                            13460 ; 1009 |#define HW_ICLFENABLE0R_S23FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S23FE_SETMASK
                            13461 ; 1010 |
                            13462 ; 1011 |
                            13463 ; 1012 |/////////////////////////////////////////////////////////////////////////////////
                            13464 ; 1013 |//  Interrupt Collector Force Enable 1 Register (HW_ICLFENABLE1R) Bit Positions
                            13465 ; 1014 |typedef union               /* Interrupt Collector Force Enable 1 Register      */
                            13466 ; 1015 |{
                            13467 ; 1016 |    struct {
                            13468 ; 1017 |        int S24FE       :1;
                            13469 ; 1018 |        int S25FE       :1;
                            13470 ; 1019 |        int S26FE       :1;
                            13471 ; 1020 |        int S27FE       :1;
                            13472 ; 1021 |        int S28FE       :1;
                            13473 ; 1022 |        int S29FE       :1;
                            13474 ; 1023 |        int S30FE       :1;
                            13475 ; 1024 |        int S31FE       :1;
                            13476 ; 1025 |        int S32FE       :1;
                            13477 ; 1026 |        int S33FE       :1;
                            13478 ; 1027 |    } B;
                            13479 ; 1028 |    int I;
                            13480 ; 1029 |} iclfenable1_type;
                            13481 ; 1030 |#define HW_ICLFENABLE1R (*(volatile iclfenable1_type _X*) (HW_ICOLL_BASEADDR+14)) /* Interrupt Collector Force Enable Register 1    */
                            13482 ; 1031 |#define HW_ICLFENABLE1R_S24FE_BITPOS 0
                            13483 ; 1032 |#define HW_ICLFENABLE1R_S25FE_BITPOS 1
                            13484 ; 1033 |#define HW_ICLFENABLE1R_S26FE_BITPOS 2
                            13485 ; 1034 |#define HW_ICLFENABLE1R_S27FE_BITPOS 3
                            13486 ; 1035 |#define HW_ICLFENABLE1R_S28FE_BITPOS 4
                            13487 ; 1036 |#define HW_ICLFENABLE1R_S29FE_BITPOS 5
                            13488 ; 1037 |#define HW_ICLFENABLE1R_S30FE_BITPOS 6
                            13489 ; 1038 |#define HW_ICLFENABLE1R_S31FE_BITPOS 7
                            13490 ; 1039 |#define HW_ICLFENABLE1R_S32FE_BITPOS 8
                            13491 ; 1040 |#define HW_ICLFENABLE1R_S33FE_BITPOS 9
                            13492 ; 1041 |
                            13493 ; 1042 |#define HW_ICLFENABLE1R_S24FE_SETMASK 1<<HW_ICLFENABLE1R_S24FE_BITPOS
                            13494 ; 1043 |#define HW_ICLFENABLE1R_S25FE_SETMASK 1<<HW_ICLFENABLE1R_S25FE_BITPOS
                            13495 ; 1044 |#define HW_ICLFENABLE1R_S26FE_SETMASK 1<<HW_ICLFENABLE1R_S26FE_BITPOS
                            13496 ; 1045 |#define HW_ICLFENABLE1R_S27FE_SETMASK 1<<HW_ICLFENABLE1R_S27FE_BITPOS
                            13497 ; 1046 |#define HW_ICLFENABLE1R_S28FE_SETMASK 1<<HW_ICLFENABLE1R_S28FE_BITPOS
                            13498 ; 1047 |#define HW_ICLFENABLE1R_S29FE_SETMASK 1<<HW_ICLFENABLE1R_S29FE_BITPOS
                            13499 ; 1048 |#define HW_ICLFENABLE1R_S30FE_SETMASK 1<<HW_ICLFENABLE1R_S30FE_BITPOS
                            13500 ; 1049 |#define HW_ICLFENABLE1R_S31FE_SETMASK 1<<HW_ICLFENABLE1R_S31FE_BITPOS
                            13501 ; 1050 |#define HW_ICLFENABLE1R_S32FE_SETMASK 1<<HW_ICLFENABLE1R_S32FE_BITPOS
                            13502 ; 1051 |#define HW_ICLFENABLE1R_S33FE_SETMASK 1<<HW_ICLFENABLE1R_S33FE_BITPOS
                            13503 ; 1052 |
                            13504 ; 1053 |#define HW_ICLFENABLE1R_S24FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S24FE_SETMASK
                            13505 ; 1054 |#define HW_ICLFENABLE1R_S25FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S25FE_SETMASK
                            13506 ; 1055 |#define HW_ICLFENABLE1R_S26FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S26FE_SETMASK
                            13507 ; 1056 |#define HW_ICLFENABLE1R_S27FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S27FE_SETMASK
                            13508 ; 1057 |#define HW_ICLFENABLE1R_S28FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S28FE_SETMASK
                            13509 ; 1058 |#define HW_ICLFENABLE1R_S29FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S29FE_SETMASK
                            13510 ; 1059 |#define HW_ICLFENABLE1R_S30FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S30FE_SETMASK
                            13511 ; 1060 |#define HW_ICLFENABLE1R_S31FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S31FE_SETMASK
                            13512 ; 1061 |#define HW_ICLFENABLE1R_S32FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S32FE_SETMASK
                            13513 ; 1062 |#define HW_ICLFENABLE1R_S33FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S33FE_SETMASK
                            13514 ; 1063 |
                            13515 ; 1064 |
                            13516 ; 1065 |/////////////////////////////////////////////////////////////////////////////////
                            13517 ; 1066 |//  Interrupt Collector Observation Register 0 Register (HW_ICLOBSVZ0R) Bit Positions
                            13518 ; 1067 |typedef union               /* Interrupt Collector Observation Register 0       */
                            13519 ; 1068 |{
                            13520 ; 1069 |    struct {
                            13521 ; 1070 |        unsigned RQ     :7;
                            13522 ; 1071 |        unsigned IVA    :7;
                            13523 ; 1072 |        unsigned IVB    :7;
                            13524 ; 1073 |    } B;
                            13525 ; 1074 |    int I;
                            13526 ; 1075 |} iclobsvz0_type;
                            13527 ; 1076 |#define HW_ICLOBSVZ0R   (*(volatile iclobsvz0_type _X*) (HW_ICOLL_BASEADDR+15)) /* Interrupt Collector Observation Register 0   */
                            13528 ; 1077 |
                            13529 ; 1078 |#define HW_ICLOBSVZ0R_RQ_BITPOS 0
                            13530 ; 1079 |#define HW_ICLOBSVZ0R_IVA_BITPOS 7
                            13531 ; 1080 |#define HW_ICLOBSVZ0R_IVB_BITPOS 14
                            13532 ; 1081 |
                            13533 ; 1082 |#define HW_ICLOBSVZ0R_RQ_SETMASK 0x3F<<HW_ICLOBSVZ0R_RQ_BITPOS
                            13534 ; 1083 |#define HW_ICLOBSVZ0R_IVA_SETMASK 0x3F<<HW_ICLOBSVZ0R_IVA_BITPOS
                            13535 ; 1084 |#define HW_ICLOBSVZ0R_IVB_SETMASK 0x3F<<HW_ICLOBSVZ0R_IVB_BITPOS
                            13536 ; 1085 |
                            13537 ; 1086 |#define HW_ICLOBSVZ0R_RQ_CLRMASK ~(WORD)HW_ICLOBSVZ0R_RQ_SETMASK
                            13538 ; 1087 |#define HW_ICLOBSVZ0R_IVA_CLRMASK ~(WORD)HW_ICLOBSVZ0R_IVA_SETMASK
                            13539 ; 1088 |#define HW_ICLOBSVZ0R_IVB_CLRMASK ~(WORD)HW_ICLOBSVZ0R_IVB_SETMASK
                            13540 ; 1089 |
                            13541 ; 1090 |
                            13542 ; 1091 |/////////////////////////////////////////////////////////////////////////////////
                            13543 ; 1092 |//  Interrupt Collector Observation Register 1 Register (HW_ICL1BSVZ0R) Bit Positions
                            13544 ; 1093 |#define HW_ICL1BSVZ0R_IVC_BITPOS 0
                            13545 ; 1094 |#define HW_ICL1BSVZ0R_IVD_BITPOS 7
                            13546 ; 1095 |
                            13547 ; 1096 |#define HW_ICL1BSVZ0R_IVC_SETMASK 0x3F<<HW_ICL1BSVZ0R_IVC_BITPOS
                            13548 ; 1097 |#define HW_ICL1BSVZ0R_IVD_SETMASK 0x3F<<HW_ICL1BSVZ0R_IVD_BITPOS
                            13549 ; 1098 |
                            13550 ; 1099 |#define HW_ICL1BSVZ0R_IVC_CLRMASK ~(WORD)HW_ICL1BSVZ0R_IVC_SETMASK
                            13551 ; 1100 |#define HW_ICL1BSVZ0R_IVD_CLRMASK ~(WORD)HW_ICL1BSVZ0R_IVD_SETMASK
                            13552 ; 1101 |
                            13553 ; 1102 |
                            13554 ; 1103 |
                            13555 ; 1104 |
                            13556 ; 1105 |/////////////////////////////////////////////////////////////////////////////////
                            13557 ; 1106 |//  Interrupt Vectors
                            13558 ; 1107 |/////////////////////////////////////////////////////////////////////////////////
                            13559 ; 1108 |// Reset Vector
                            13560 ; 1109 |#define HW_IVECRESET 0x0000           
                            13561 ; 1110 |// Stack Error
                            13562 ; 1111 |#define HW_IVECSTERR 0x0002           
                            13563 ; 1112 |// Trace
                            13564 ; 1113 |#define HW_IVECTRAC 0x0004           
                            13565 ; 1114 |// SWI
                            13566 ; 1115 |#define HW_IVECSWI 0x0006           
                            13567 ; 1116 |// ~IRQA
                            13568 ; 1117 |#define HW_IVECIRQA 0x0008           
                            13569 ; 1118 |// ~IRQB - BROWNOUT
                            13570 ; 1119 |#define HW_IVECIRQB 0x000A           
                            13571 ; 1120 |// Fatal Error
                            13572 ; 1121 |#define HW_IVECERROR 0x000C           
                            13573 ; 1122 |// SPI
                            13574 ; 1123 |#define HW_IVECSPI 0x000E           
                            13575 ; 1124 |// I2S TX Data Empty
                            13576 ; 1125 |#define HW_IVECI2STXDE 0x0010           
                            13577 ; 1126 |// I2S TX Underflow
                            13578 ; 1127 |#define HW_IVECI2STXUF 0x0012           
                            13579 ; 1128 |// I2S RX Data Full
                            13580 ; 1129 |#define HW_IVECI2SRXDF 0x0014           
                            13581 ; 1130 |// I2S RX Overflow
                            13582 ; 1131 |#define HW_IVECI2SRXOF 0x0016           
                            13583 ; 1132 |//                                       equ     $0018           ; Error, nothing vectors here
                            13584 ; 1133 |//                                       equ     $001A           ; Error, nothing vectors here
                            13585 ; 1134 |//                                       equ     $001C           ; Error, nothing vectors here
                            13586 ; 1135 |//                                       equ     $001E           ; Non-Maskable Interrupt
                            13587 ; 1136 |// GPIO1
                            13588 ; 1137 |#define HW_IVECGPIO1 0x0020           
                            13589 ; 1138 |// GPIO2
                            13590 ; 1139 |#define HW_IVECGPIO2 0x0022           
                            13591 ; 1140 |// GPIO0
                            13592 ; 1141 |#define HW_IVECGPIO0 0x0024           
                            13593 ; 1142 |// TIMER0
                            13594 ; 1143 |#define HW_IVECTIMER0 0x0026           
                            13595 ; 1144 |// TIMER1
                            13596 ; 1145 |#define HW_IVECTIMER1 0x0028           
                            13597 ; 1146 |// TIMER2
                            13598 ; 1147 |#define HW_IVECTIMER2 0x002A           
                            13599 ; 1148 |//                                       equ     $002C           ; Error, nothing vectors here
                            13600 ; 1149 |//                                       equ     $002E           ; Error, nothing vectors here
                            13601 ; 1150 |// I2C RX Data Ready
                            13602 ; 1151 |#define HW_IVECI2CRXDR 0x0030           
                            13603 ; 1152 |// I2C RX Overflow
                            13604 ; 1153 |#define HW_IVECI2CRXOF 0x0032           
                            13605 ; 1154 |// I2C TX Data Empty
                            13606 ; 1155 |#define HW_IVECI2CTXDE 0x0034           
                            13607 ; 1156 |// I2C TX Underflow
                            13608 ; 1157 |#define HW_IVECI2CTXUF 0x0036           
                            13609 ; 1158 |// Illegal Instruction
                            13610 ; 1159 |#define HW_IVECILI 0x0038           
                            13611 ; 1160 |//                                       equ     $003A           ; Error, nothing vectors here
                            13612 ; 1161 |// DAC Empty ISR (DAC Request to Fill Buffer)
                            13613 ; 1162 |#define HW_IVECDACE 0x003C           
                            13614 ; 1163 |// DAC Underflow ISR
                            13615 ; 1164 |#define HW_IVECDACUF 0x003E           
                            13616 ; 1165 |//                                       equ     $0040           ; Error, nothing vectors here
                            13617 ; 1166 |// ADC Full ISR
                            13618 ; 1167 |#define HW_IVECADCF 0x0042           
                            13619 ; 1168 |// ADC Overflow ISR
                            13620 ; 1169 |#define HW_IVECADCOF 0x0044           
                            13621 ; 1170 |//                                       equ     $0046           ; Error, nothing vectors here
                            13622 ; 1171 |// TIMER3
                            13623 ; 1172 |#define HW_IVECTIMER3 0x0048           
                            13624 ; 1173 |// GPIO3
                            13625 ; 1174 |#define HW_IVECGPIO3 0x004A           
                            13626 ; 1175 |// SDRAM
                            13627 ; 1176 |#define HW_IVECSDRAM 0x004C           
                            13628 ; 1177 |//                                       equ     $004E           ; Error, nothing vectors here
                            13629 ; 1178 |// 5 volt power connected
                            13630 ; 1179 |#define HW_IVECVDD5VCONN 0x0050           
                            13631 ; 1180 |// USB Controller
                            13632 ; 1181 |#define HW_IVECUSBCTLR 0x0052           
                            13633 ; 1182 |// USB Wakeup 
                            13634 ; 1183 |#define HW_IVECUSBWAKEUP 0x0054           
                            13635 ; 1184 |// 5 volt power disconnected
                            13636 ; 1185 |#define HW_IVECVDD5VDISC 0x0056           
                            13637 ; 1186 |// enhanced SPI
                            13638 ; 1187 |#define HW_IVECESPI 0x0058           
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  55

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13639 ; 1188 |// filter coprocessor
                            13640 ; 1189 |#define HW_IVECFILCO 0x005A           
                            13641 ; 1190 |// low res ADC #1
                            13642 ; 1191 |#define HW_IVECLRADC1 0x005C           
                            13643 ; 1192 |// real time clock alarm
                            13644 ; 1193 |#define HW_IVECRTCALARM 0x005E           
                            13645 ; 1194 |// low res ADC #2
                            13646 ; 1195 |#define HW_IVECLRADC2 0x0060           
                            13647 ; 1196 |// flash hardware ECC
                            13648 ; 1197 |#define HW_IVECHWECC 0x0062           
                            13649 ; 1198 |//                                       equ     $0064           ; Error, nothing vectors here
                            13650 ; 1199 |// CDSYNC Interrupt
                            13651 ; 1200 |#define HW_IVECCDSYNC 0x0066           
                            13652 ; 1201 |// CDSYNC Exception
                            13653 ; 1202 |#define HW_IVECCDSYNCEX 0x0068           
                            13654 ; 1203 |// RS
                            13655 ; 1204 |#define HW_IVECRS 0x006A           
                            13656 ; 1205 |//                                       equ     $006C           ; Error, nothing vectors here
                            13657 ; 1206 |// Flash Done ISR
                            13658 ; 1207 |#define HW_IVECFD 0x006E           
                            13659 ; 1208 |// CompactFlash ISR
                            13660 ; 1209 |#define HW_IVECCF 0x0070           
                            13661 ; 1210 |// SmartMedia Timeout ISR
                            13662 ; 1211 |#define HW_IVECSMTO 0x0072           
                            13663 ; 1212 |// SmartMedia Invalid Programming
                            13664 ; 1213 |#define HW_IVECSMIP 0x0074           
                            13665 ; 1214 |// CompactFlash No Card ISR
                            13666 ; 1215 |#define HW_IVECCFNC 0x0076           
                            13667 ; 1216 |// CompactFlash Status Change ISR
                            13668 ; 1217 |#define HW_IVECCFSC 0x0078           
                            13669 ; 1218 |//                                       equ     $007A           ; Error, nothing vectors here
                            13670 ; 1219 |//                                       equ     $007C           ; Error, nothing vectors here
                            13671 ; 1220 |// CDI
                            13672 ; 1221 |#define HW_IVECCDI 0x007E           
                            13673 ; 1222 |
                            13674 ; 1223 |/////////////////////////////////////////////////////////////////////////////////
                            13675 ; 1224 |//  Interrupt Vectors
                            13676 ; 1225 |/////////////////////////////////////////////////////////////////////////////////
                            13677 ; 1226 |// macro to allow setting vectors from C. Hex const below is jsr opcode.
                            13678 ; 1227 |#define VECTOR(address,isr) \ 
                            13679 ; 1228 |    (*(volatile int _P *)(address))=0x0BF080; \ 
                            13680 ; 1229 |    (*(volatile int _P *)(address+1))=(isr)
                            13681 ; 1230 |
                            13682 ; 1231 |
                            13683 ; 1232 |/////////////////////////////////////////////////////////////////////////////////
                            13684 ; 1233 |//  Interrupt Priority Register (HW_IPR) Bit Positions
                            13685 ; 1234 |#define HW_IPR_IRQA_BITPOS 0
                            13686 ; 1235 |#define HW_IPR_IRQA_ET_BITPOS 2
                            13687 ; 1236 |#define HW_IPR_IRQB_BITPOS 3
                            13688 ; 1237 |#define HW_IPR_IRQB_ET_BITPOS 5
                            13689 ; 1238 |#define HW_IPR_L0P_BITPOS 10
                            13690 ; 1239 |#define HW_IPR_L1P_BITPOS 12
                            13691 ; 1240 |#define HW_IPR_L2P_BITPOS 14
                            13692 ; 1241 |#define HW_IPR_L3P_BITPOS 16
                            13693 ; 1242 |#define HW_IPR_L4P_BITPOS 18
                            13694 ; 1243 |#define HW_IPR_L5P_BITPOS 20
                            13695 ; 1244 |#define HW_IPR_L6P_BITPOS 22
                            13696 ; 1245 |
                            13697 ; 1246 |// Interrupt Disabled
                            13698 ; 1247 |#define HW_IPR_LP_0_SETMASK 0   
                            13699 ; 1248 |// Interrupt Priority Level 0
                            13700 ; 1249 |#define HW_IPR_LP_1_SETMASK 1   
                            13701 ; 1250 |// Interrupt Priority Level 1
                            13702 ; 1251 |#define HW_IPR_LP_2_SETMASK 2   
                            13703 ; 1252 |// Interrupt Priority Level 2
                            13704 ; 1253 |#define HW_IPR_LP_3_SETMASK 3   
                            13705 ; 1254 |
                            13706 ; 1255 |#define HW_IPR_IRQA_SETMASK 3<<HW_IPR_IRQA_BITPOS
                            13707 ; 1256 |#define HW_IPR_IRQA_ET_SETMASK 1<<HW_IPR_IRQA_ET_BITPOS
                            13708 ; 1257 |#define HW_IPR_IRQB_SETMASK 3<<HW_IPR_IRQB_BITPOS
                            13709 ; 1258 |#define HW_IPR_IRQB_ET_SETMASK 1<<HW_IPR_IRQB_ET_BITPOS
                            13710 ; 1259 |#define HW_IPR_L0P_SETMASK 3<<HW_IPR_L0P_BITPOS
                            13711 ; 1260 |#define HW_IPR_L1P_SETMASK 3<<HW_IPR_L1P_BITPOS
                            13712 ; 1261 |#define HW_IPR_L2P_SETMASK 3<<HW_IPR_L2P_BITPOS
                            13713 ; 1262 |#define HW_IPR_L3P_SETMASK 3<<HW_IPR_L3P_BITPOS
                            13714 ; 1263 |#define HW_IPR_L4P_SETMASK 3<<HW_IPR_L4P_BITPOS
                            13715 ; 1264 |#define HW_IPR_L5P_SETMASK 3<<HW_IPR_L5P_BITPOS
                            13716 ; 1265 |#define HW_IPR_L6P_SETMASK 3<<HW_IPR_L6P_BITPOS
                            13717 ; 1266 |
                            13718 ; 1267 |#define HW_IPR_IRQA_CLRMASK ~(WORD)HW_IPR_IRQA_SETMASK
                            13719 ; 1268 |#define HW_IPR_IRQA_ET_CLRMASK ~(WORD)HW_IPR_IRQA_ET_SETMASK
                            13720 ; 1269 |#define HW_IPR_IRQB_CLRMASK ~(WORD)HW_IPR_IRQB_SETMASK
                            13721 ; 1270 |#define HW_IPR_IRQB_ET_CLRMASK ~(WORD)HW_IPR_IRQB_ET_SETMASK
                            13722 ; 1271 |#define HW_IPR_L0P_CLRMASK ~(WORD)HW_IPR_L0P_SETMASK
                            13723 ; 1272 |#define HW_IPR_L1P_CLRMASK ~(WORD)HW_IPR_L1P_SETMASK
                            13724 ; 1273 |#define HW_IPR_L2P_CLRMASK ~(WORD)HW_IPR_L2P_SETMASK
                            13725 ; 1274 |#define HW_IPR_L3P_CLRMASK ~(WORD)HW_IPR_L3P_SETMASK
                            13726 ; 1275 |#define HW_IPR_L4P_CLRMASK ~(WORD)HW_IPR_L4P_SETMASK
                            13727 ; 1276 |#define HW_IPR_L5P_CLRMASK ~(WORD)HW_IPR_L5P_SETMASK
                            13728 ; 1277 |#define HW_IPR_L6P_CLRMASK ~(WORD)HW_IPR_L6P_SETMASK
                            13729 ; 1278 |
                            13730 ; 1279 |// Interrupt Priority register
                            13731 ; 1280 |typedef union               
                            13732 ; 1281 |{
                            13733 ; 1282 |    struct {
                            13734 ; 1283 |        unsigned int IRQAP  :2; /* IRQ A Priority: 00 disable, 01 10 11 enable  */
                            13735 ; 1284 |        unsigned int IRQAT  :1; /* IRQ A Type: 0 level, 1 negative edge         */
                            13736 ; 1285 |        unsigned int IRQBP  :2; /* IRQ B Priority: 00 disable, 01 10 11 enable  */
                            13737 ; 1286 |        unsigned int IRQBT  :1; /* IRQ B Type: 0 level, 1 negative edge.        */
                            13738 ; 1287 |        int                 :4; /* Reserved */
                            13739 ; 1288 |        unsigned int L0P    :2; /* Interrupt Priority for priority 0 (SAI)      */
                            13740 ; 1289 |        unsigned int L1P    :2; /* Interrupt Priority for priority 1 (IColl)    */
                            13741 ; 1290 |        unsigned int L2P    :2; /* Interrupt Priority for priority 2 (IColl)    */
                            13742 ; 1291 |        unsigned int L3P    :2; /* Interrupt Priority for priority 3 (IColl)    */
                            13743 ; 1292 |        unsigned int L4P    :2; /* Interrupt Priority for priority 4 (I2C)      */
                            13744 ; 1293 |        unsigned int L5P    :2; /* Interrupt Priority for priority 5 (SPI)      */
                            13745 ; 1294 |        unsigned int L6P    :2; /* Interrupt Priority for priority 6 (IColl)    */
                            13746 ; 1295 |    } B;
                            13747 ; 1296 |
                            13748 ; 1297 |    int I;
                            13749 ; 1298 |
                            13750 ; 1299 |} ipr_type;
                            13751 ; 1300 |#define HW_IPR         (*(volatile ipr_type _X*) 0x00FFFF)
                            13752 ; 1301 |
                            13753 ; 1302 |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *******************************
                            13754 ; 1303 |// The following defines were added to match regs3410.inc definition to build SDK2XXX code without needing 
                            13755 ; 1304 |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                            13756 ; 1305 |
                            13757 ; 1306 |#define HW_IPR_L1P0_BITPOS 12
                            13758 ; 1307 |#define HW_IPR_L2P0_BITPOS 14
                            13759 ; 1308 |#define HW_IPR_L3P0_BITPOS 16
                            13760 ; 1309 |#define HW_IPR_L6P0_BITPOS 22
                            13761 ; 1310 |
                            13762 ; 1311 |/////////////////////////////////////////////////////////////////////////////////
                            13763 ; 1312 |//  Interrupt Collector Steering 0 Register (HW_ICLSTEER0R) Bit Positions
                            13764 ; 1313 |#define HW_ICLSTEERR_SS_1 0
                            13765 ; 1314 |#define HW_ICLSTEERR_SS_2 1
                            13766 ; 1315 |#define HW_ICLSTEERR_SS_3 2
                            13767 ; 1316 |#define HW_ICLSTEERR_SS_6 3
                            13768 ; 1317 |
                            13769 ; 1318 |#endif
                            13770 ; 1319 |
                            13771 
                            13773 
                            13774 ; 26   |#include "regslradc.h"
                            13775 
                            13777 
                            13778 ; 1    |#if !(defined(regslradcinc))
                            13779 ; 2    |
                            13780 ; 3    |#define regslradcinc 1
                            13781 ; 4    |
                            13782 ; 5    |#include "types.h"
                            13783 
                            13785 
                            13786 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            13787 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            13788 ; 3    |//
                            13789 ; 4    |// Filename: types.h
                            13790 ; 5    |// Description: Standard data types
                            13791 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            13792 ; 7    |
                            13793 ; 8    |#ifndef _TYPES_H
                            13794 ; 9    |#define _TYPES_H
                            13795 ; 10   |
                            13796 ; 11   |// TODO:  move this outta here!
                            13797 ; 12   |#if !defined(NOERROR)
                            13798 ; 13   |#define NOERROR 0
                            13799 ; 14   |#define SUCCESS 0
                            13800 ; 15   |#endif 
                            13801 ; 16   |#if !defined(SUCCESS)
                            13802 ; 17   |#define SUCCESS  0
                            13803 ; 18   |#endif
                            13804 ; 19   |#if !defined(ERROR)
                            13805 ; 20   |#define ERROR   -1
                            13806 ; 21   |#endif
                            13807 ; 22   |#if !defined(FALSE)
                            13808 ; 23   |#define FALSE 0
                            13809 ; 24   |#endif
                            13810 ; 25   |#if !defined(TRUE)
                            13811 ; 26   |#define TRUE  1
                            13812 ; 27   |#endif
                            13813 ; 28   |
                            13814 ; 29   |#if !defined(NULL)
                            13815 ; 30   |#define NULL 0
                            13816 ; 31   |#endif
                            13817 ; 32   |
                            13818 ; 33   |#define MAX_INT     0x7FFFFF
                            13819 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            13820 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            13821 ; 36   |#define MAX_ULONG   (-1) 
                            13822 ; 37   |
                            13823 ; 38   |#define WORD_SIZE   24              // word size in bits
                            13824 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            13825 ; 40   |
                            13826 ; 41   |
                            13827 ; 42   |#define BYTE    unsigned char       // btVarName
                            13828 ; 43   |#define CHAR    signed char         // cVarName
                            13829 ; 44   |#define USHORT  unsigned short      // usVarName
                            13830 ; 45   |#define SHORT   unsigned short      // sVarName
                            13831 ; 46   |#define WORD    unsigned int        // wVarName
                            13832 ; 47   |#define INT     signed int          // iVarName
                            13833 ; 48   |#define DWORD   unsigned long       // dwVarName
                            13834 ; 49   |#define LONG    signed long         // lVarName
                            13835 ; 50   |#define BOOL    unsigned int        // bVarName
                            13836 ; 51   |#define FRACT   _fract              // frVarName
                            13837 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            13838 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            13839 ; 54   |#define FLOAT   float               // fVarName
                            13840 ; 55   |#define DBL     double              // dVarName
                            13841 ; 56   |#define ENUM    enum                // eVarName
                            13842 ; 57   |#define CMX     _complex            // cmxVarName
                            13843 ; 58   |typedef WORD UCS3;                   // 
                            13844 ; 59   |
                            13845 ; 60   |#define UINT16  unsigned short
                            13846 ; 61   |#define UINT8   unsigned char   
                            13847 ; 62   |#define UINT32  unsigned long
                            13848 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            13849 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            13850 ; 65   |#define WCHAR   UINT16
                            13851 ; 66   |
                            13852 ; 67   |//UINT128 is 16 bytes or 6 words
                            13853 ; 68   |typedef struct UINT128_3500 {   
                            13854 ; 69   |    int val[6];     
                            13855 ; 70   |} UINT128_3500;
                            13856 ; 71   |
                            13857 ; 72   |#define UINT128   UINT128_3500
                            13858 ; 73   |
                            13859 ; 74   |// Little endian word packed byte strings:   
                            13860 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            13861 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            13862 ; 77   |// Little endian word packed byte strings:   
                            13863 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            13864 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            13865 ; 80   |
                            13866 ; 81   |// Declare Memory Spaces To Use When Coding
                            13867 ; 82   |// A. Sector Buffers
                            13868 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            13869 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            13870 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            13871 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            13872 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            13873 ; 88   |// B. Media DDI Memory
                            13874 ; 89   |#define MEDIA_DDI_MEM _Y
                            13875 ; 90   |
                            13876 ; 91   |
                            13877 ; 92   |
                            13878 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            13879 ; 94   |// Examples of circular pointers:
                            13880 ; 95   |//    INT CIRC cpiVarName
                            13881 ; 96   |//    DWORD CIRC cpdwVarName
                            13882 ; 97   |
                            13883 ; 98   |#define RETCODE INT                 // rcVarName
                            13884 ; 99   |
                            13885 ; 100  |// generic bitfield structure
                            13886 ; 101  |struct Bitfield {
                            13887 ; 102  |    unsigned int B0  :1;
                            13888 ; 103  |    unsigned int B1  :1;
                            13889 ; 104  |    unsigned int B2  :1;
                            13890 ; 105  |    unsigned int B3  :1;
                            13891 ; 106  |    unsigned int B4  :1;
                            13892 ; 107  |    unsigned int B5  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  56

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13893 ; 108  |    unsigned int B6  :1;
                            13894 ; 109  |    unsigned int B7  :1;
                            13895 ; 110  |    unsigned int B8  :1;
                            13896 ; 111  |    unsigned int B9  :1;
                            13897 ; 112  |    unsigned int B10 :1;
                            13898 ; 113  |    unsigned int B11 :1;
                            13899 ; 114  |    unsigned int B12 :1;
                            13900 ; 115  |    unsigned int B13 :1;
                            13901 ; 116  |    unsigned int B14 :1;
                            13902 ; 117  |    unsigned int B15 :1;
                            13903 ; 118  |    unsigned int B16 :1;
                            13904 ; 119  |    unsigned int B17 :1;
                            13905 ; 120  |    unsigned int B18 :1;
                            13906 ; 121  |    unsigned int B19 :1;
                            13907 ; 122  |    unsigned int B20 :1;
                            13908 ; 123  |    unsigned int B21 :1;
                            13909 ; 124  |    unsigned int B22 :1;
                            13910 ; 125  |    unsigned int B23 :1;
                            13911 ; 126  |};
                            13912 ; 127  |
                            13913 ; 128  |union BitInt {
                            13914 ; 129  |        struct Bitfield B;
                            13915 ; 130  |        int        I;
                            13916 ; 131  |};
                            13917 ; 132  |
                            13918 ; 133  |#define MAX_MSG_LENGTH 10
                            13919 ; 134  |struct CMessage
                            13920 ; 135  |{
                            13921 ; 136  |        unsigned int m_uLength;
                            13922 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            13923 ; 138  |};
                            13924 ; 139  |
                            13925 ; 140  |typedef struct {
                            13926 ; 141  |    WORD m_wLength;
                            13927 ; 142  |    WORD m_wMessage;
                            13928 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            13929 ; 144  |} Message;
                            13930 ; 145  |
                            13931 ; 146  |struct MessageQueueDescriptor
                            13932 ; 147  |{
                            13933 ; 148  |        int *m_pBase;
                            13934 ; 149  |        int m_iModulo;
                            13935 ; 150  |        int m_iSize;
                            13936 ; 151  |        int *m_pHead;
                            13937 ; 152  |        int *m_pTail;
                            13938 ; 153  |};
                            13939 ; 154  |
                            13940 ; 155  |struct ModuleEntry
                            13941 ; 156  |{
                            13942 ; 157  |    int m_iSignaledEventMask;
                            13943 ; 158  |    int m_iWaitEventMask;
                            13944 ; 159  |    int m_iResourceOfCode;
                            13945 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            13946 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            13947 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            13948 ; 163  |    int m_uTimeOutHigh;
                            13949 ; 164  |    int m_uTimeOutLow;
                            13950 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            13951 ; 166  |};
                            13952 ; 167  |
                            13953 ; 168  |union WaitMask{
                            13954 ; 169  |    struct B{
                            13955 ; 170  |        unsigned int m_bNone     :1;
                            13956 ; 171  |        unsigned int m_bMessage  :1;
                            13957 ; 172  |        unsigned int m_bTimer    :1;
                            13958 ; 173  |        unsigned int m_bButton   :1;
                            13959 ; 174  |    } B;
                            13960 ; 175  |    int I;
                            13961 ; 176  |} ;
                            13962 ; 177  |
                            13963 ; 178  |
                            13964 ; 179  |struct Button {
                            13965 ; 180  |        WORD wButtonEvent;
                            13966 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            13967 ; 182  |};
                            13968 ; 183  |
                            13969 ; 184  |struct Message {
                            13970 ; 185  |        WORD wMsgLength;
                            13971 ; 186  |        WORD wMsgCommand;
                            13972 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            13973 ; 188  |};
                            13974 ; 189  |
                            13975 ; 190  |union EventTypes {
                            13976 ; 191  |        struct CMessage msg;
                            13977 ; 192  |        struct Button Button ;
                            13978 ; 193  |        struct Message Message;
                            13979 ; 194  |};
                            13980 ; 195  |
                            13981 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            13982 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            13983 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            13984 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            13985 ; 200  |
                            13986 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            13987 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            13988 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            13989 ; 204  |
                            13990 ; 205  |#if DEBUG
                            13991 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            13992 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            13993 ; 208  |#else 
                            13994 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            13995 ; 210  |#define DebugBuildAssert(x)    
                            13996 ; 211  |#endif
                            13997 ; 212  |
                            13998 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            13999 ; 214  |//  #pragma asm
                            14000 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            14001 ; 216  |//  #pragma endasm
                            14002 ; 217  |
                            14003 ; 218  |
                            14004 ; 219  |#ifdef COLOR_262K
                            14005 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            14006 ; 221  |#elif defined(COLOR_65K)
                            14007 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            14008 ; 223  |#else
                            14009 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            14010 ; 225  |#endif
                            14011 ; 226  |    
                            14012 ; 227  |#endif // #ifndef _TYPES_H
                            14013 
                            14015 
                            14016 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14017 ; 7    |
                            14018 ; 8    |//   SYSTEM STMP Registers 
                            14019 ; 9    |//  Last Edited 6.26.2003 M. Henson
                            14020 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14021 ; 11   |
                            14022 ; 12   |#define HW_LRADC_BASEADDR (0xFA20)
                            14023 ; 13   |
                            14024 ; 14   |
                            14025 ; 15   |
                            14026 ; 16   |/////////////////////////////////////////////////////////////////////////////////
                            14027 ; 17   |//  Battery LRADC Control Register (HW_BATT_CTRL) Bit Definitions
                            14028 ; 18   |#define HW_BATT_CTRL_INPUT_OFFSET_WIDTH (7)
                            14029 ; 19   |#define HW_BATT_CTRL_RSVD0_WIDTH (1)
                            14030 ; 20   |#define HW_BATT_CTRL_HALF_CMP_PWR_WIDTH (1)
                            14031 ; 21   |#define HW_BATT_CTRL_INPUT_DIV2_WIDTH (1)
                            14032 ; 22   |#define HW_BATT_CTRL_CLEAR_WIDTH (1)
                            14033 ; 23   |#define HW_BATT_CTRL_PWD_WIDTH (1)
                            14034 ; 24   |#define HW_BATT_CTRL_CLK_DIV_WIDTH (2)
                            14035 ; 25   |#define HW_BATT_CTRL_RSVD1_WIDTH (2)
                            14036 ; 26   |#define HW_BATT_CTRL_REF_VAL_WIDTH (2)
                            14037 ; 27   |#define HW_BATT_CTRL_RSVD2_WIDTH (2)
                            14038 ; 28   |#define HW_BATT_CTRL_IRQ_EN_EVENT0_WIDTH (1)
                            14039 ; 29   |#define HW_BATT_CTRL_IRQ_EN_EVENT1_WIDTH (1)
                            14040 ; 30   |#define HW_BATT_CTRL_POLARITY_EVENT0_WIDTH (1)
                            14041 ; 31   |#define HW_BATT_CTRL_POLARITY_EVENT1_WIDTH (1)
                            14042 ; 32   |
                            14043 ; 33   |#define HW_BATT_CTRL_INPUT_OFFSET_BITPOS (0)
                            14044 ; 34   |#define HW_BATT_CTRL_HALF_CMP_PWR_BITPOS (8)
                            14045 ; 35   |#define HW_BATT_CTRL_INPUT_DIV2_BITPOS (9)
                            14046 ; 36   |#define HW_BATT_CTRL_CLEAR_BITPOS (10)
                            14047 ; 37   |#define HW_BATT_CTRL_PWD_BITPOS (11)
                            14048 ; 38   |#define HW_BATT_CTRL_CLK_DIV_BITPOS (12)
                            14049 ; 39   |#define HW_BATT_CTRL_REF_VAL_BITPOS (16)
                            14050 ; 40   |
                            14051 ; 41   |#define HW_BATT_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_BATT_CTRL_INPUT_OFFSET_WIDTH)-1)<<HW_BATT_CTRL_INPUT_OFFSET_BITPOS)        
                            14052 ; 42   |#define HW_BATT_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_BATT_CTRL_HALF_CMP_PWR_WIDTH)-1)<<HW_BATT_CTRL_HALF_CMP_PWR_BITPOS)        
                            14053 ; 43   |#define HW_BATT_CTRL_INPUT_DIV2_SETMASK (((1<<HW_BATT_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_BATT_CTRL_INPUT_DIV2_BITPOS) 
                            14054 ; 44   |#define HW_BATT_CTRL_CLEAR_SETMASK (((1<<HW_BATT_CTRL_CLEAR_WIDTH)-1)<<HW_BATT_CTRL_CLEAR_BITPOS) 
                            14055 ; 45   |#define HW_BATT_CTRL_PWD_SETMASK (((1<<HW_BATT_CTRL_PWD_WIDTH)-1)<<HW_BATT_CTRL_PWD_BITPOS) 
                            14056 ; 46   |#define HW_BATT_CTRL_CLK_DIV_SETMASK (((1<<HW_BATT_CTRL_CLK_DIV_WIDTH)-1)<<HW_BATT_CTRL_CLK_DIV_BITPOS)        
                            14057 ; 47   |#define HW_BATT_CTRL_REF_VAL_SETMASK (((1<<HW_BATT_CTRL_REF_VAL_WIDTH)-1)<<HW_BATT_CTRL_REF_VAL_BITPOS)        
                            14058 ; 48   |
                            14059 ; 49   |#define HW_BATT_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_OFFSET_SETMASK)     
                            14060 ; 50   |#define HW_BATT_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_BATT_CTRL_HALF_CMP_PWR_SETMASK)     
                            14061 ; 51   |#define HW_BATT_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_DIV2_SETMASK) 
                            14062 ; 52   |#define HW_BATT_CTRL_CLEAR_CLRMASK (~(WORD)HW_BATT_CTRL_CLEAR_SETMASK) 
                            14063 ; 53   |#define HW_BATT_CTRL_PWD_CLRMASK (~(WORD)HW_BATT_CTRL_PWD_SETMASK) 
                            14064 ; 54   |#define HW_BATT_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_BATT_CTRL_CLK_DIV_SETMASK)     
                            14065 ; 55   |#define HW_BATT_CTRL_REF_VAL_CLRMASK (~(WORD)HW_BATT_CTRL_REF_VAL_SETMASK)
                            14066 ; 56   |
                            14067 ; 57   |typedef union               
                            14068 ; 58   |{
                            14069 ; 59   |    struct {
                            14070 ; 60   |        unsigned int INPUT_OFFSET                 : HW_BATT_CTRL_INPUT_OFFSET_WIDTH;
                            14071 ; 61   |        unsigned int RSVD0                        : HW_BATT_CTRL_RSVD0_WIDTH;
                            14072 ; 62   |        unsigned int HALF_CMP_PWR                 : HW_BATT_CTRL_HALF_CMP_PWR_WIDTH;
                            14073 ; 63   |        unsigned int INPUT_DIV2                   : HW_BATT_CTRL_INPUT_DIV2_WIDTH;
                            14074 ; 64   |        unsigned int CLEAR                        : HW_BATT_CTRL_CLEAR_WIDTH;
                            14075 ; 65   |        unsigned int PWD                          : HW_BATT_CTRL_PWD_WIDTH;
                            14076 ; 66   |        unsigned int CLK_DIV                      : HW_BATT_CTRL_CLK_DIV_WIDTH;
                            14077 ; 67   |        unsigned int RSVD1                        : HW_BATT_CTRL_RSVD1_WIDTH;
                            14078 ; 68   |        unsigned int REF_VAL                      : HW_BATT_CTRL_REF_VAL_WIDTH;
                            14079 ; 69   |        unsigned int RSVD2                        : HW_BATT_CTRL_RSVD2_WIDTH;
                            14080 ; 70   |                 unsigned int IRQ_EN_EVENT0                               : HW_BATT_CTRL_IRQ_EN_EVENT0_WIDTH;
                            14081 ; 71   |                 unsigned int IRQ_EN_EVENT1                               : HW_BATT_CTRL_IRQ_EN_EVENT1_WIDTH;
                            14082 ; 72   |             unsigned int POLARITY_EVENT0              : HW_BATT_CTRL_POLARITY_EVENT0_WIDTH;
                            14083 ; 73   |                 unsigned int POLARITY_EVENT1              : HW_BATT_CTRL_POLARITY_EVENT1_WIDTH;
                            14084 ; 74   |    } B;
                            14085 ; 75   |   unsigned int I;
                            14086 ; 76   |        unsigned int U;
                            14087 ; 77   |} lradc_ctrl_type;
                            14088 ; 78   |#define HW_BATT_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR))    /* Battery LRADC Control Register */
                            14089 ; 79   |
                            14090 ; 80   |
                            14091 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                            14092 ; 82   |//  Battery LRADC Threshold Register (HW_BATT_THRSH) Bit Definitions
                            14093 ; 83   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH (9)
                            14094 ; 84   |#define HW_BATT_THRSH_RSVD0_WIDTH (3)
                            14095 ; 85   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH (9)
                            14096 ; 86   |#define HW_BATT_THRSH_RSVD1_WIDTH (3)
                            14097 ; 87   |
                            14098 ; 88   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS (0)
                            14099 ; 89   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS (12)
                            14100 ; 90   |
                            14101 ; 91   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH)-1)<<HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS)        
                            14102 ; 92   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH)-1)<<HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS)        
                            14103 ; 93   |
                            14104 ; 94   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT0_SETMASK)     
                            14105 ; 95   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT1_SETMASK)     
                            14106 ; 96   |
                            14107 ; 97   |
                            14108 ; 98   |typedef union               
                            14109 ; 99   |{
                            14110 ; 100  |    struct {
                            14111 ; 101  |        unsigned int THRESHOLD_EVENT0   : HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH;
                            14112 ; 102  |        unsigned int RSVD0                  : HW_BATT_THRSH_RSVD0_WIDTH;
                            14113 ; 103  |        unsigned int THRESHOLD_EVENT1   : HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH;
                            14114 ; 104  |        unsigned int RSVD1              : HW_BATT_THRSH_RSVD1_WIDTH;
                            14115 ; 105  |    } B;
                            14116 ; 106  |    unsigned int I;
                            14117 ; 107  |} lradc_thrsh_type;
                            14118 ; 108  |#define HW_BATT_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+1))    /* Battery LRADC Threshold Register */
                            14119 ; 109  |
                            14120 ; 110  |
                            14121 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            14122 ; 112  |//  Battery LRADC Result Register (HW_BATT_RESULT) Bit Definitions
                            14123 ; 113  |#define HW_BATT_RESULT_EQ_EVENT1_WIDTH (1)
                            14124 ; 114  |#define HW_BATT_RESULT_EQ_EVENT0_WIDTH (1)
                            14125 ; 115  |#define HW_BATT_RESULT_GT_EVENT1_WIDTH (1)
                            14126 ; 116  |#define HW_BATT_RESULT_GT_EVENT0_WIDTH (1)
                            14127 ; 117  |#define HW_BATT_RESULT_LT_EVENT1_WIDTH (1)
                            14128 ; 118  |#define HW_BATT_RESULT_LT_EVENT0_WIDTH (1)
                            14129 ; 119  |#define HW_BATT_RESULT_RSVD0_WIDTH (2)
                            14130 ; 120  |#define HW_BATT_RESULT_DATA_OUT_WIDTH (9)
                            14131 ; 121  |#define HW_BATT_RESULT_RSVD1_WIDTH (3)
                            14132 ; 122  |#define HW_BATT_RESULT_IRQ_EVENT0_WIDTH (1)
                            14133 ; 123  |#define HW_BATT_RESULT_IRQ_EVENT1_WIDTH (1)
                            14134 ; 124  |#define HW_BATT_RESULT_RSVD2_WIDTH (2)
                            14135 ; 125  |
                            14136 ; 126  |#define HW_BATT_RESULT_EQ_EVENT1_BITPOS (0)
                            14137 ; 127  |#define HW_BATT_RESULT_EQ_EVENT0_BITPOS (1)
                            14138 ; 128  |#define HW_BATT_RESULT_GT_EVENT1_BITPOS (2)
                            14139 ; 129  |#define HW_BATT_RESULT_GT_EVENT0_BITPOS (3)
                            14140 ; 130  |#define HW_BATT_RESULT_LT_EVENT1_BITPOS (4)
                            14141 ; 131  |#define HW_BATT_RESULT_LT_EVENT0_BITPOS (5)
                            14142 ; 132  |#define HW_BATT_RESULT_RSVD0_BITPOS (6)
                            14143 ; 133  |#define HW_BATT_RESULT_DATA_OUT_BITPOS (8)
                            14144 ; 134  |#define HW_BATT_RESULT_RSVD1_BITPOS (17)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  57

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14145 ; 135  |#define HW_BATT_RESULT_IRQ_EVENT0_BITPOS (20)
                            14146 ; 136  |#define HW_BATT_RESULT_IRQ_EVENT1_BITPOS (21)
                            14147 ; 137  |#define HW_BATT_RESULT_RSVD2_BITPOS (22)
                            14148 ; 138  |
                            14149 ; 139  |
                            14150 ; 140  |
                            14151 ; 141  |#define HW_BATT_RESULT_EQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_BATT_RESULT_EQ_EVENT1_BITPOS)
                            14152 ; 142  |#define HW_BATT_RESULT_EQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_BATT_RESULT_EQ_EVENT0_BITPOS)
                            14153 ; 143  |#define HW_BATT_RESULT_GT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT1_WIDTH)-1)<<HW_BATT_RESULT_GT_EVENT1_BITPOS)
                            14154 ; 144  |#define HW_BATT_RESULT_GT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT0_WIDTH)-1)<<HW_BATT_RESULT_GT_EVENT0_BITPOS)
                            14155 ; 145  |#define HW_BATT_RESULT_LT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT1_WIDTH)-1)<<HW_BATT_RESULT_LT_EVENT1_BITPOS)
                            14156 ; 146  |#define HW_BATT_RESULT_LT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT0_WIDTH)-1)<<HW_BATT_RESULT_LT_EVENT0_BITPOS)
                            14157 ; 147  |#define HW_BATT_RESULT_RSVD0_SETMASK (((1<<HW_BATT_RESULT_RSVD0_WIDTH)-1)<<HW_BATT_RESULT_RSVD0_BITPOS)
                            14158 ; 148  |#define HW_BATT_RESULT_DATA_OUT_SETMASK (((1<<HW_BATT_RESULT_DATA_OUT_WIDTH)-1)<<HW_BATT_RESULT_DATA_OUT_BITPOS)
                            14159 ; 149  |#define HW_BATT_RESULT_RSVD1_SETMASK (((1<<HW_BATT_RESULT_RSVD1_WIDTH)-1)<<HW_BATT_RESULT_RSVD1_BITPOS)
                            14160 ; 150  |#define HW_BATT_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT0_WIDTH)-1)<<HW_BATT_RESULT_IRQ_EVENT0_BITPOS)
                            14161 ; 151  |#define HW_BATT_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT1_WIDTH)-1)<<HW_BATT_RESULT_IRQ_EVENT1_BITPOS)
                            14162 ; 152  |#define HW_BATT_RESULT_RSVD2_SETMASK (((1<<HW_BATT_RESULT_RSVD2_WIDTH)-1)<<HW_BATT_RESULT_RSVD2_BITPOS)
                            14163 ; 153  |
                            14164 ; 154  |
                            14165 ; 155  |#define HW_BATT_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT1_SETMASK)
                            14166 ; 156  |#define HW_BATT_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT0_SETMASK)
                            14167 ; 157  |#define HW_BATT_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT1_SETMASK)
                            14168 ; 158  |#define HW_BATT_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT0_SETMASK)
                            14169 ; 159  |#define HW_BATT_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT1_SETMASK)
                            14170 ; 160  |#define HW_BATT_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT0_SETMASK)
                            14171 ; 161  |#define HW_BATT_RESULT_RSVD0_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD0_SETMASK)
                            14172 ; 162  |#define HW_BATT_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_BATT_RESULT_DATA_OUT_SETMASK)
                            14173 ; 163  |#define HW_BATT_RESULT_RSVD1_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD1_SETMASK)
                            14174 ; 164  |#define HW_BATT_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT0_SETMASK)
                            14175 ; 165  |#define HW_BATT_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT1_SETMASK)
                            14176 ; 166  |#define HW_BATT_RESULT_RSVD2_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD2_SETMASK)
                            14177 ; 167  |
                            14178 ; 168  |typedef union               
                            14179 ; 169  |{
                            14180 ; 170  |    struct {
                            14181 ; 171  |        unsigned int EQ_EVENT1                  : HW_BATT_RESULT_EQ_EVENT1_WIDTH;
                            14182 ; 172  |        unsigned int EQ_EVENT0                  : HW_BATT_RESULT_EQ_EVENT0_WIDTH;
                            14183 ; 173  |        unsigned int GT_EVENT1                  : HW_BATT_RESULT_GT_EVENT1_WIDTH;
                            14184 ; 174  |        unsigned int GT_EVENT0                  : HW_BATT_RESULT_GT_EVENT0_WIDTH;
                            14185 ; 175  |        unsigned int LT_EVENT1                  : HW_BATT_RESULT_LT_EVENT1_WIDTH;
                            14186 ; 176  |        unsigned int LT_EVENT0                  : HW_BATT_RESULT_LT_EVENT0_WIDTH;
                            14187 ; 177  |        unsigned int RSVD0                     : HW_BATT_RESULT_RSVD0_WIDTH;
                            14188 ; 178  |        unsigned int DATA_OUT                  : HW_BATT_RESULT_DATA_OUT_WIDTH;
                            14189 ; 179  |        unsigned int RSVD1                     : HW_BATT_RESULT_RSVD1_WIDTH;
                            14190 ; 180  |                 unsigned int IRQ_EVENT0                                : HW_BATT_RESULT_IRQ_EVENT0_WIDTH;
                            14191 ; 181  |                 unsigned int IRQ_EVENT1                                : HW_BATT_RESULT_IRQ_EVENT1_WIDTH;                      
                            14192 ; 182  |                 unsigned int RSVD2                                         : HW_BATT_RESULT_RSVD2_WIDTH;
                            14193 ; 183  |    } B;
                            14194 ; 184  |    unsigned int I;
                            14195 ; 185  |} lradc_result_type;
                            14196 ; 186  |#define HW_BATT_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+2))    /* Battery LRADC Result Register */
                            14197 ; 187  |
                            14198 ; 188  |
                            14199 ; 189  |
                            14200 ; 190  |/////////////////////////////////////////////////////////////////////////////////
                            14201 ; 191  |//  LRADC1 Control Register (HW_LRADC1_CTRL) Bit Definitions
                            14202 ; 192  |#define HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH (7)
                            14203 ; 193  |#define HW_LRADC1_CTRL_RSVD0_WIDTH (1)
                            14204 ; 194  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH (1)
                            14205 ; 195  |#define HW_LRADC1_CTRL_INPUT_DIV2_WIDTH (1)
                            14206 ; 196  |#define HW_LRADC1_CTRL_CLEAR_WIDTH (1)
                            14207 ; 197  |#define HW_LRADC1_CTRL_PWD_WIDTH (1)
                            14208 ; 198  |#define HW_LRADC1_CTRL_CLK_DIV_WIDTH (2)
                            14209 ; 199  |#define HW_LRADC1_CTRL_RSVD1_WIDTH (2)
                            14210 ; 200  |#define HW_LRADC1_CTRL_REF_VAL_WIDTH (2)
                            14211 ; 201  |#define HW_LRADC1_CTRL_RSVD2_WIDTH (6)
                            14212 ; 202  |
                            14213 ; 203  |#define HW_LRADC1_CTRL_INPUT_OFFSET_BITPOS (0)
                            14214 ; 204  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_BITPOS (8)
                            14215 ; 205  |#define HW_LRADC1_CTRL_INPUT_DIV2_BITPOS (9)
                            14216 ; 206  |#define HW_LRADC1_CTRL_CLEAR_BITPOS (10)
                            14217 ; 207  |#define HW_LRADC1_CTRL_PWD_BITPOS (11)
                            14218 ; 208  |#define HW_LRADC1_CTRL_CLK_DIV_BITPOS (12)
                            14219 ; 209  |#define HW_LRADC1_CTRL_REF_VAL_BITPOS (16)
                            14220 ; 210  |
                            14221 ; 211  |#define HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH)-1)<<HW_LRADC1_CTRL_INPUT_OFFSET_BITPOS)        
                            14222 ; 212  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH)-1)<<HW_LRADC1_CTRL_HALF_CMP_PWR_BITPOS)        
                            14223 ; 213  |#define HW_LRADC1_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_LRADC1_CTRL_INPUT_DIV2_BITPOS) 
                            14224 ; 214  |#define HW_LRADC1_CTRL_CLEAR_SETMASK (((1<<HW_LRADC1_CTRL_CLEAR_WIDTH)-1)<<HW_LRADC1_CTRL_CLEAR_BITPOS) 
                            14225 ; 215  |#define HW_LRADC1_CTRL_PWD_SETMASK (((1<<HW_LRADC1_CTRL_PWD_WIDTH)-1)<<HW_LRADC1_CTRL_PWD_BITPOS) 
                            14226 ; 216  |#define HW_LRADC1_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC1_CTRL_CLK_DIV_WIDTH)-1)<<HW_LRADC1_CTRL_CLK_DIV_BITPOS)        
                            14227 ; 217  |#define HW_LRADC1_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC1_CTRL_REF_VAL_WIDTH)-1)<<HW_LRADC1_CTRL_REF_VAL_BITPOS)        
                            14228 ; 218  |
                            14229 ; 219  |#define HW_LRADC1_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK)     
                            14230 ; 220  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK)     
                            14231 ; 221  |#define HW_LRADC1_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_DIV2_SETMASK) 
                            14232 ; 222  |#define HW_LRADC1_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLEAR_SETMASK) 
                            14233 ; 223  |#define HW_LRADC1_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC1_CTRL_PWD_SETMASK) 
                            14234 ; 224  |#define HW_LRADC1_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLK_DIV_SETMASK)     
                            14235 ; 225  |#define HW_LRADC1_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC1_CTRL_REF_VAL_SETMASK)     
                            14236 ; 226  |
                            14237 ; 227  |#define HW_LRADC1_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+3))    /* LRADC1 Control Register */
                            14238 ; 228  |
                            14239 ; 229  |
                            14240 ; 230  |
                            14241 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                            14242 ; 232  |//  LRADC1 Threshold Register (HW_LRADC1_THRSH) Bit Definitions
                            14243 ; 233  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH (9)
                            14244 ; 234  |#define HW_LRADC1_THRSH_RSVD0_WIDTH (3)
                            14245 ; 235  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH (9)
                            14246 ; 236  |#define HW_LRADC1_THRSH_RSVD1_WIDTH (3)
                            14247 ; 237  |
                            14248 ; 238  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS (0)
                            14249 ; 239  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS (12)
                            14250 ; 240  |
                            14251 ; 241  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH)-1)<<HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS)        
                            14252 ; 242  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH)-1)<<HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS)        
                            14253 ; 243  |
                            14254 ; 244  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MIN_THRESHOLD_SETMASK)     
                            14255 ; 245  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MAX_THRESHOLD_SETMASK)     
                            14256 ; 246  |
                            14257 ; 247  |#define HW_LRADC1_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+4))    /* LRADC1 Threshold Register */
                            14258 ; 248  |
                            14259 ; 249  |/////////////////////////////////////////////////////////////////////////////////
                            14260 ; 250  |//  LRADC1 Result Register (HW_LRADC1_RESULT) Bit Definitions
                            14261 ; 251  |#define HW_LRADC1_RESULT_EQ_EVENT1_WIDTH (1)
                            14262 ; 252  |#define HW_LRADC1_RESULT_EQ_EVENT0_WIDTH (1)
                            14263 ; 253  |#define HW_LRADC1_RESULT_GT_EVENT1_WIDTH (1)
                            14264 ; 254  |#define HW_LRADC1_RESULT_GT_EVENT0_WIDTH (1)
                            14265 ; 255  |#define HW_LRADC1_RESULT_LT_EVENT1_WIDTH (1)
                            14266 ; 256  |#define HW_LRADC1_RESULT_LT_EVENT0_WIDTH (1)
                            14267 ; 257  |#define HW_LRADC1_RESULT_RSVD0_WIDTH (2)
                            14268 ; 258  |#define HW_LRADC1_RESULT_DATA_OUT_WIDTH (9)
                            14269 ; 259  |#define HW_LRADC1_RESULT_RSVD1_WIDTH (3)
                            14270 ; 260  |#define HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH (1)
                            14271 ; 261  |#define HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH (1)
                            14272 ; 262  |#define HW_LRADC1_RESULT_RSVD2_WIDTH (2)
                            14273 ; 263  |
                            14274 ; 264  |#define HW_LRADC1_RESULT_EQ_EVENT1_BITPOS (0)
                            14275 ; 265  |#define HW_LRADC1_RESULT_EQ_EVENT0_BITPOS (1)
                            14276 ; 266  |#define HW_LRADC1_RESULT_GT_EVENT1_BITPOS (2)
                            14277 ; 267  |#define HW_LRADC1_RESULT_GT_EVENT0_BITPOS (3)
                            14278 ; 268  |#define HW_LRADC1_RESULT_LT_EVENT1_BITPOS (4)
                            14279 ; 269  |#define HW_LRADC1_RESULT_LT_EVENT0_BITPOS (5)
                            14280 ; 270  |#define HW_LRADC1_RESULT_RSVD0_BITPOS (6)
                            14281 ; 271  |#define HW_LRADC1_RESULT_DATA_OUT_BITPOS (8)
                            14282 ; 272  |#define HW_LRADC1_RESULT_RSVD1_BITPOS (17)
                            14283 ; 273  |#define HW_LRADC1_RESULT_IRQ_EVENT0_BITPOS (20)
                            14284 ; 274  |#define HW_LRADC1_RESULT_IRQ_EVENT1_BITPOS (21)
                            14285 ; 275  |#define HW_LRADC1_RESULT_RSVD2_BITPOS (22)
                            14286 ; 276  |
                            14287 ; 277  |#define HW_LRADC1_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_LRADC1_RESULT_EQ_EVENT1_BITPOS)
                            14288 ; 278  |#define HW_LRADC1_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_LRADC1_RESULT_EQ_EVENT0_BITPOS)
                            14289 ; 279  |#define HW_LRADC1_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT1_WIDTH)-1)<<HW_LRADC1_RESULT_GT_EVENT1_BITPOS)
                            14290 ; 280  |#define HW_LRADC1_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT0_WIDTH)-1)<<HW_LRADC1_RESULT_GT_EVENT0_BITPOS)
                            14291 ; 281  |#define HW_LRADC1_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT1_WIDTH)-1)<<HW_LRADC1_RESULT_LT_EVENT1_BITPOS)
                            14292 ; 282  |#define HW_LRADC1_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT0_WIDTH)-1)<<HW_LRADC1_RESULT_LT_EVENT0_BITPOS)
                            14293 ; 283  |#define HW_LRADC1_RESULT_RSVD0_SETMASK (((1<<HW_LRADC1_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC1_RESULT_RSVD0_BITPOS)
                            14294 ; 284  |#define HW_LRADC1_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC1_RESULT_DATA_OUT_WIDTH)-1)<<HW_LRADC1_RESULT_DATA_OUT_BITPOS)
                            14295 ; 285  |#define HW_LRADC1_RESULT_RSVD1_SETMASK (((1<<HW_LRADC1_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC1_RESULT_RSVD1_BITPOS)
                            14296 ; 286  |#define HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH)-1)<<HW_LRADC1_RESULT_IRQ_EVENT0_BITPOS)
                            14297 ; 287  |#define HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH)-1)<<HW_LRADC1_RESULT_IRQ_EVENT1_BITPOS)
                            14298 ; 288  |#define HW_LRADC1_RESULT_RSVD2_SETMASK (((1<<HW_LRADC1_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC1_RESULT_RSVD2_BITPOS)
                            14299 ; 289  |
                            14300 ; 290  |
                            14301 ; 291  |#define HW_LRADC1_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT1_SETMASK)
                            14302 ; 292  |#define HW_LRADC1_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT0_SETMASK)
                            14303 ; 293  |#define HW_LRADC1_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT1_SETMASK)
                            14304 ; 294  |#define HW_LRADC1_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT0_SETMASK)
                            14305 ; 295  |#define HW_LRADC1_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT1_SETMASK)
                            14306 ; 296  |#define HW_LRADC1_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT0_SETMASK)
                            14307 ; 297  |#define HW_LRADC1_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD0_SETMASK)
                            14308 ; 298  |#define HW_LRADC1_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC1_RESULT_DATA_OUT_SETMASK)
                            14309 ; 299  |#define HW_LRADC1_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD1_SETMASK)
                            14310 ; 300  |#define HW_LRADC1_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK)
                            14311 ; 301  |#define HW_LRADC1_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK)
                            14312 ; 302  |#define HW_LRADC1_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD2_SETMASK)
                            14313 ; 303  |
                            14314 ; 304  |#define HW_LRADC1_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+5))    /* LRADC1 Result Register */
                            14315 ; 305  |
                            14316 ; 306  |/////////////////////////////////////////////////////////////////////////////////
                            14317 ; 307  |//  LRADC2_CTRL Control Register (HW_LRADC2_CTRL_CTRL) Bit Definitions
                            14318 ; 308  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WIDTH (7)
                            14319 ; 309  |#define HW_LRADC2_CTRL_CTRL_RSVD0_WIDTH (1)
                            14320 ; 310  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WIDTH (1)
                            14321 ; 311  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH (1)
                            14322 ; 312  |#define HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH (1)
                            14323 ; 313  |#define HW_LRADC2_CTRL_CTRL_PWD_WIDTH (1)
                            14324 ; 314  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH (2)
                            14325 ; 315  |#define HW_LRADC2_CTRL_CTRL_RSVD1_WIDTH (2)
                            14326 ; 316  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH (2)
                            14327 ; 317  |#define HW_LRADC2_CTRL_CTRL_RSVD2_WIDTH (6)
                            14328 ; 318  |
                            14329 ; 319  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS (0)
                            14330 ; 320  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS (8)
                            14331 ; 321  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS (9)
                            14332 ; 322  |#define HW_LRADC2_CTRL_CTRL_CLEAR_BITPOS (10)
                            14333 ; 323  |#define HW_LRADC2_CTRL_CTRL_PWD_BITPOS (11)
                            14334 ; 324  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS (12)
                            14335 ; 325  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_BITPOS (16)
                            14336 ; 326  |
                            14337 ; 327  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS)        
                            14338 ; 328  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS)        
                            14339 ; 329  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS) 
                            14340 ; 330  |#define HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_CLEAR_BITPOS) 
                            14341 ; 331  |#define HW_LRADC2_CTRL_CTRL_PWD_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_PWD_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_PWD_BITPOS) 
                            14342 ; 332  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS)        
                            14343 ; 333  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_REF_VAL_BITPOS)        
                            14344 ; 334  |
                            14345 ; 335  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_SETMASK)     
                            14346 ; 336  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_SETMASK)     
                            14347 ; 337  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETMASK) 
                            14348 ; 338  |#define HW_LRADC2_CTRL_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK) 
                            14349 ; 339  |#define HW_LRADC2_CTRL_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_PWD_SETMASK) 
                            14350 ; 340  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK)     
                            14351 ; 341  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK)     
                            14352 ; 342  |
                            14353 ; 343  |
                            14354 ; 344  |#define HW_LRADC2_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+6))    /* LRADC2_CTRL Control Register */
                            14355 ; 345  |
                            14356 ; 346  |
                            14357 ; 347  |
                            14358 ; 348  |/////////////////////////////////////////////////////////////////////////////////
                            14359 ; 349  |//  LRADC2 Threshold Register (HW_LRADC2_THRSH) Bit Definitions
                            14360 ; 350  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH (9)
                            14361 ; 351  |#define HW_LRADC2_THRSH_RSVD0_WIDTH (3)
                            14362 ; 352  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH (9)
                            14363 ; 353  |#define HW_LRADC2_THRSH_RSVD1_WIDTH (3)
                            14364 ; 354  |
                            14365 ; 355  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS (0)
                            14366 ; 356  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS (12)
                            14367 ; 357  |
                            14368 ; 358  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH)-1)<<HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS)        
                            14369 ; 359  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH)-1)<<HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS)        
                            14370 ; 360  |
                            14371 ; 361  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MIN_THRESHOLD_SETMASK)     
                            14372 ; 362  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MAX_THRESHOLD_SETMASK)     
                            14373 ; 363  |
                            14374 ; 364  |#define HW_LRADC2_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+7))    /* LRADC2 Threshold Register */
                            14375 ; 365  |
                            14376 ; 366  |
                            14377 ; 367  |
                            14378 ; 368  |/////////////////////////////////////////////////////////////////////////////////
                            14379 ; 369  |//  LRADC2 Result Register (HW_LRADC2_RESULT) Bit Definitions
                            14380 ; 370  |#define HW_LRADC2_RESULT_EQ_EVENT1_WIDTH (1)
                            14381 ; 371  |#define HW_LRADC2_RESULT_EQ_EVENT0_WIDTH (1)
                            14382 ; 372  |#define HW_LRADC2_RESULT_GT_EVENT1_WIDTH (1)
                            14383 ; 373  |#define HW_LRADC2_RESULT_GT_EVENT0_WIDTH (1)
                            14384 ; 374  |#define HW_LRADC2_RESULT_LT_EVENT1_WIDTH (1)
                            14385 ; 375  |#define HW_LRADC2_RESULT_LT_EVENT0_WIDTH (1)
                            14386 ; 376  |#define HW_LRADC2_RESULT_RSVD0_WIDTH (2)
                            14387 ; 377  |#define HW_LRADC2_RESULT_DATA_OUT_WIDTH (9)
                            14388 ; 378  |#define HW_LRADC2_RESULT_RSVD1_WIDTH (3)
                            14389 ; 379  |#define HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH (1)
                            14390 ; 380  |#define HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH (1)
                            14391 ; 381  |#define HW_LRADC2_RESULT_RSVD2_WIDTH (2)
                            14392 ; 382  |
                            14393 ; 383  |#define HW_LRADC2_RESULT_EQ_EVENT1_BITPOS (0)
                            14394 ; 384  |#define HW_LRADC2_RESULT_EQ_EVENT0_BITPOS (1)
                            14395 ; 385  |#define HW_LRADC2_RESULT_GT_EVENT1_BITPOS (2)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  58

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14396 ; 386  |#define HW_LRADC2_RESULT_GT_EVENT0_BITPOS (3)
                            14397 ; 387  |#define HW_LRADC2_RESULT_LT_EVENT1_BITPOS (4)
                            14398 ; 388  |#define HW_LRADC2_RESULT_LT_EVENT0_BITPOS (5)
                            14399 ; 389  |#define HW_LRADC2_RESULT_RSVD0_BITPOS (6)
                            14400 ; 390  |#define HW_LRADC2_RESULT_DATA_OUT_BITPOS (8)
                            14401 ; 391  |#define HW_LRADC2_RESULT_RSVD1_BITPOS (17)
                            14402 ; 392  |#define HW_LRADC2_RESULT_IRQ_EVENT0_BITPOS (20)
                            14403 ; 393  |#define HW_LRADC2_RESULT_IRQ_EVENT1_BITPOS (21)
                            14404 ; 394  |#define HW_LRADC2_RESULT_RSVD2_BITPOS (22)
                            14405 ; 395  |
                            14406 ; 396  |#define HW_LRADC2_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_LRADC2_RESULT_EQ_EVENT1_BITPOS)
                            14407 ; 397  |#define HW_LRADC2_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_LRADC2_RESULT_EQ_EVENT0_BITPOS)
                            14408 ; 398  |#define HW_LRADC2_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT1_WIDTH)-1)<<HW_LRADC2_RESULT_GT_EVENT1_BITPOS)
                            14409 ; 399  |#define HW_LRADC2_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT0_WIDTH)-1)<<HW_LRADC2_RESULT_GT_EVENT0_BITPOS)
                            14410 ; 400  |#define HW_LRADC2_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT1_WIDTH)-1)<<HW_LRADC2_RESULT_LT_EVENT1_BITPOS)
                            14411 ; 401  |#define HW_LRADC2_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT0_WIDTH)-1)<<HW_LRADC2_RESULT_LT_EVENT0_BITPOS)
                            14412 ; 402  |#define HW_LRADC2_RESULT_RSVD0_SETMASK (((1<<HW_LRADC2_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC2_RESULT_RSVD0_BITPOS)
                            14413 ; 403  |#define HW_LRADC2_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC2_RESULT_DATA_OUT_WIDTH)-1)<<HW_LRADC2_RESULT_DATA_OUT_BITPOS)
                            14414 ; 404  |#define HW_LRADC2_RESULT_RSVD1_SETMASK (((1<<HW_LRADC2_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC2_RESULT_RSVD1_BITPOS)
                            14415 ; 405  |#define HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH)-1)<<HW_LRADC2_RESULT_IRQ_EVENT0_BITPOS)
                            14416 ; 406  |#define HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH)-1)<<HW_LRADC2_RESULT_IRQ_EVENT1_BITPOS)
                            14417 ; 407  |#define HW_LRADC2_RESULT_RSVD2_SETMASK (((1<<HW_LRADC2_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC2_RESULT_RSVD2_BITPOS)
                            14418 ; 408  |
                            14419 ; 409  |#define HW_LRADC2_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT1_SETMASK)
                            14420 ; 410  |#define HW_LRADC2_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT0_SETMASK)
                            14421 ; 411  |#define HW_LRADC2_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT1_SETMASK)
                            14422 ; 412  |#define HW_LRADC2_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT0_SETMASK)
                            14423 ; 413  |#define HW_LRADC2_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT1_SETMASK)
                            14424 ; 414  |#define HW_LRADC2_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT0_SETMASK)
                            14425 ; 415  |#define HW_LRADC2_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD0_SETMASK)
                            14426 ; 416  |#define HW_LRADC2_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC2_RESULT_DATA_OUT_SETMASK)
                            14427 ; 417  |#define HW_LRADC2_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD1_SETMASK)
                            14428 ; 418  |#define HW_LRADC2_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK)
                            14429 ; 419  |#define HW_LRADC2_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK)
                            14430 ; 420  |#define HW_LRADC2_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD2_SETMASK)
                            14431 ; 421  |
                            14432 ; 422  |#define HW_LRADC2_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+8))    /* LRADC2 Result Register */
                            14433 ; 423  |#define HW_LRADC_REF_0_SETMASK                  0x0<<HW_BATT_CTRL_REF_VAL_BITPOS
                            14434 ; 424  |#define HW_LRADC_REF_1_SETMASK                  0x1<<HW_BATT_CTRL_REF_VAL_BITPOS
                            14435 ; 425  |#define HW_LRADC_REF_2_SETMASK                  0x2<<HW_BATT_CTRL_REF_VAL_BITPOS
                            14436 ; 426  |#define HW_LRADC_REF_3_SETMASK                  0x3<<HW_BATT_CTRL_REF_VAL_BITPOS
                            14437 ; 427  |#define HW_LRADC_REF_4_SETMASK                  HW_LRADC_REF_0_SETMASK|HW_BATT_CTRL_INPUT_DIV2_SETMASK
                            14438 ; 428  |#define HW_LRADC_REF_5_SETMASK                  HW_LRADC_REF_1_SETMASK|HW_BATT_CTRL_INPUT_DIV2_SETMASK
                            14439 ; 429  |#define HW_LRADC_REF_6_SETMASK                  HW_LRADC_REF_2_SETMASK|HW_BATT_CTRL_INPUT_DIV2_SETMASK
                            14440 ; 430  |#define HW_LRADC_REF_7_SETMASK                  HW_LRADC_REF_3_SETMASK|HW_BATT_CTRL_INPUT_DIV2_SETMASK
                            14441 ; 431  |#define HW_LRADC_RES_REF_0                              80
                            14442 ; 432  |#define HW_LRADC_RES_REF_1                              77
                            14443 ; 433  |#define HW_LRADC_RES_REF_2                              100
                            14444 ; 434  |#define HW_LRADC_RES_REF_3                              129
                            14445 ; 435  |#define HW_LRADC_RES_REF_4                              160
                            14446 ; 436  |#define HW_LRADC_RES_REF_5                              154
                            14447 ; 437  |#define HW_LRADC_RES_REF_6                              200
                            14448 ; 438  |#define HW_LRADC_RES_REF_7                              258
                            14449 ; 439  |#define LRADC_HALF_POWER_SETMASK                HW_BATT_CTRL_HALF_CMP_PWR_SETMASK          
                            14450 ; 440  |// Translate the generic API enumerations into more meaningful labels for the implementation
                            14451 ; 441  |#define REF_2700MV                      HW_LRADC_REF_0_SETMASK
                            14452 ; 442  |#define REF_2600MV              HW_LRADC_REF_1_SETMASK
                            14453 ; 443  |#define REF_2560MV              HW_LRADC_REF_2_SETMASK
                            14454 ; 444  |#define REF_VDDIO               HW_LRADC_REF_3_SETMASK
                            14455 ; 445  |#define REF_5400MV              HW_LRADC_REF_4_SETMASK
                            14456 ; 446  |#define REF_5200MV              HW_LRADC_REF_5_SETMASK
                            14457 ; 447  |#define REF_5120MV              HW_LRADC_REF_6_SETMASK
                            14458 ; 448  |#define REF_VDDIOx2             HW_LRADC_REF_7_SETMASK
                            14459 ; 449  |#define RES_REF_2700MV  HW_LRADC_RES_REF_0
                            14460 ; 450  |#define RES_REF_2600MV  HW_LRADC_RES_REF_1
                            14461 ; 451  |#define RES_REF_2560MV  HW_LRADC_RES_REF_2
                            14462 ; 452  |#define RES_REF_VDDIO   HW_LRADC_RES_REF_3
                            14463 ; 453  |#define RES_REF_5400MV  HW_LRADC_RES_REF_4
                            14464 ; 454  |#define RES_REF_5200MV  HW_LRADC_RES_REF_5
                            14465 ; 455  |#define RES_REF_5120MV  HW_LRADC_RES_REF_6
                            14466 ; 456  |#define RES_REF_VDDIOx2         HW_LRADC_RES_REF_7
                            14467 ; 457  |
                            14468 ; 458  |//Needed by button.asm
                            14469 ; 459  |#define LOW_RES_ADC_BATT_READ_MASK 0x01FF00
                            14470 ; 460  |#define LOW_RES_ADC_AUX_READ_MASK 0x01FF00
                            14471 ; 461  |#define LOW_RES_ADC_AUX2_READ_MASK 0x01FF00
                            14472 ; 462  |
                            14473 ; 463  |#define HW_LRADC_CTRL_AUXADC_SETMASK 3<<HW_BATT_CTRL_REF_VAL_BITPOS
                            14474 ; 464  |
                            14475 ; 465  |#endif
                            14476 ; 466  |
                            14477 ; 467  |
                            14478 
                            14480 
                            14481 ; 27   |#include "regspwm.h"
                            14482 
                            14484 
                            14485 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            14486 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
                            14487 ; 3    |// Filename: regspwm.inc
                            14488 ; 4    |// Description: Register definitions for PWM interface
                            14489 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            14490 ; 6    |// The following naming conventions are followed in this file.
                            14491 ; 7    |// All registers are named using the format...
                            14492 ; 8    |//     HW_<module>_<regname>
                            14493 ; 9    |// where <module> is the module name which can be any of the following...
                            14494 ; 10   |//     USB20
                            14495 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            14496 ; 12   |// module name includes a number starting from 0 for the first instance of
                            14497 ; 13   |// that module)
                            14498 ; 14   |// <regname> is the specific register within that module
                            14499 ; 15   |// We also define the following...
                            14500 ; 16   |//     HW_<module>_<regname>_BITPOS
                            14501 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            14502 ; 18   |//     HW_<module>_<regname>_SETMASK
                            14503 ; 19   |// which does something else, and
                            14504 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            14505 ; 21   |// which does something else.
                            14506 ; 22   |// Other rules
                            14507 ; 23   |//     All caps
                            14508 ; 24   |//     Numeric identifiers start at 0
                            14509 ; 25   |#if !(defined(regspwminc))
                            14510 ; 26   |#define regspwminc 1
                            14511 ; 27   |
                            14512 ; 28   |#include "types.h"
                            14513 
                            14515 
                            14516 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            14517 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            14518 ; 3    |//
                            14519 ; 4    |// Filename: types.h
                            14520 ; 5    |// Description: Standard data types
                            14521 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            14522 ; 7    |
                            14523 ; 8    |#ifndef _TYPES_H
                            14524 ; 9    |#define _TYPES_H
                            14525 ; 10   |
                            14526 ; 11   |// TODO:  move this outta here!
                            14527 ; 12   |#if !defined(NOERROR)
                            14528 ; 13   |#define NOERROR 0
                            14529 ; 14   |#define SUCCESS 0
                            14530 ; 15   |#endif 
                            14531 ; 16   |#if !defined(SUCCESS)
                            14532 ; 17   |#define SUCCESS  0
                            14533 ; 18   |#endif
                            14534 ; 19   |#if !defined(ERROR)
                            14535 ; 20   |#define ERROR   -1
                            14536 ; 21   |#endif
                            14537 ; 22   |#if !defined(FALSE)
                            14538 ; 23   |#define FALSE 0
                            14539 ; 24   |#endif
                            14540 ; 25   |#if !defined(TRUE)
                            14541 ; 26   |#define TRUE  1
                            14542 ; 27   |#endif
                            14543 ; 28   |
                            14544 ; 29   |#if !defined(NULL)
                            14545 ; 30   |#define NULL 0
                            14546 ; 31   |#endif
                            14547 ; 32   |
                            14548 ; 33   |#define MAX_INT     0x7FFFFF
                            14549 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            14550 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            14551 ; 36   |#define MAX_ULONG   (-1) 
                            14552 ; 37   |
                            14553 ; 38   |#define WORD_SIZE   24              // word size in bits
                            14554 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            14555 ; 40   |
                            14556 ; 41   |
                            14557 ; 42   |#define BYTE    unsigned char       // btVarName
                            14558 ; 43   |#define CHAR    signed char         // cVarName
                            14559 ; 44   |#define USHORT  unsigned short      // usVarName
                            14560 ; 45   |#define SHORT   unsigned short      // sVarName
                            14561 ; 46   |#define WORD    unsigned int        // wVarName
                            14562 ; 47   |#define INT     signed int          // iVarName
                            14563 ; 48   |#define DWORD   unsigned long       // dwVarName
                            14564 ; 49   |#define LONG    signed long         // lVarName
                            14565 ; 50   |#define BOOL    unsigned int        // bVarName
                            14566 ; 51   |#define FRACT   _fract              // frVarName
                            14567 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            14568 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            14569 ; 54   |#define FLOAT   float               // fVarName
                            14570 ; 55   |#define DBL     double              // dVarName
                            14571 ; 56   |#define ENUM    enum                // eVarName
                            14572 ; 57   |#define CMX     _complex            // cmxVarName
                            14573 ; 58   |typedef WORD UCS3;                   // 
                            14574 ; 59   |
                            14575 ; 60   |#define UINT16  unsigned short
                            14576 ; 61   |#define UINT8   unsigned char   
                            14577 ; 62   |#define UINT32  unsigned long
                            14578 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            14579 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            14580 ; 65   |#define WCHAR   UINT16
                            14581 ; 66   |
                            14582 ; 67   |//UINT128 is 16 bytes or 6 words
                            14583 ; 68   |typedef struct UINT128_3500 {   
                            14584 ; 69   |    int val[6];     
                            14585 ; 70   |} UINT128_3500;
                            14586 ; 71   |
                            14587 ; 72   |#define UINT128   UINT128_3500
                            14588 ; 73   |
                            14589 ; 74   |// Little endian word packed byte strings:   
                            14590 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14591 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14592 ; 77   |// Little endian word packed byte strings:   
                            14593 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14594 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14595 ; 80   |
                            14596 ; 81   |// Declare Memory Spaces To Use When Coding
                            14597 ; 82   |// A. Sector Buffers
                            14598 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            14599 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            14600 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            14601 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            14602 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            14603 ; 88   |// B. Media DDI Memory
                            14604 ; 89   |#define MEDIA_DDI_MEM _Y
                            14605 ; 90   |
                            14606 ; 91   |
                            14607 ; 92   |
                            14608 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            14609 ; 94   |// Examples of circular pointers:
                            14610 ; 95   |//    INT CIRC cpiVarName
                            14611 ; 96   |//    DWORD CIRC cpdwVarName
                            14612 ; 97   |
                            14613 ; 98   |#define RETCODE INT                 // rcVarName
                            14614 ; 99   |
                            14615 ; 100  |// generic bitfield structure
                            14616 ; 101  |struct Bitfield {
                            14617 ; 102  |    unsigned int B0  :1;
                            14618 ; 103  |    unsigned int B1  :1;
                            14619 ; 104  |    unsigned int B2  :1;
                            14620 ; 105  |    unsigned int B3  :1;
                            14621 ; 106  |    unsigned int B4  :1;
                            14622 ; 107  |    unsigned int B5  :1;
                            14623 ; 108  |    unsigned int B6  :1;
                            14624 ; 109  |    unsigned int B7  :1;
                            14625 ; 110  |    unsigned int B8  :1;
                            14626 ; 111  |    unsigned int B9  :1;
                            14627 ; 112  |    unsigned int B10 :1;
                            14628 ; 113  |    unsigned int B11 :1;
                            14629 ; 114  |    unsigned int B12 :1;
                            14630 ; 115  |    unsigned int B13 :1;
                            14631 ; 116  |    unsigned int B14 :1;
                            14632 ; 117  |    unsigned int B15 :1;
                            14633 ; 118  |    unsigned int B16 :1;
                            14634 ; 119  |    unsigned int B17 :1;
                            14635 ; 120  |    unsigned int B18 :1;
                            14636 ; 121  |    unsigned int B19 :1;
                            14637 ; 122  |    unsigned int B20 :1;
                            14638 ; 123  |    unsigned int B21 :1;
                            14639 ; 124  |    unsigned int B22 :1;
                            14640 ; 125  |    unsigned int B23 :1;
                            14641 ; 126  |};
                            14642 ; 127  |
                            14643 ; 128  |union BitInt {
                            14644 ; 129  |        struct Bitfield B;
                            14645 ; 130  |        int        I;
                            14646 ; 131  |};
                            14647 ; 132  |
                            14648 ; 133  |#define MAX_MSG_LENGTH 10
                            14649 ; 134  |struct CMessage
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  59

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14650 ; 135  |{
                            14651 ; 136  |        unsigned int m_uLength;
                            14652 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            14653 ; 138  |};
                            14654 ; 139  |
                            14655 ; 140  |typedef struct {
                            14656 ; 141  |    WORD m_wLength;
                            14657 ; 142  |    WORD m_wMessage;
                            14658 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            14659 ; 144  |} Message;
                            14660 ; 145  |
                            14661 ; 146  |struct MessageQueueDescriptor
                            14662 ; 147  |{
                            14663 ; 148  |        int *m_pBase;
                            14664 ; 149  |        int m_iModulo;
                            14665 ; 150  |        int m_iSize;
                            14666 ; 151  |        int *m_pHead;
                            14667 ; 152  |        int *m_pTail;
                            14668 ; 153  |};
                            14669 ; 154  |
                            14670 ; 155  |struct ModuleEntry
                            14671 ; 156  |{
                            14672 ; 157  |    int m_iSignaledEventMask;
                            14673 ; 158  |    int m_iWaitEventMask;
                            14674 ; 159  |    int m_iResourceOfCode;
                            14675 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            14676 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            14677 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            14678 ; 163  |    int m_uTimeOutHigh;
                            14679 ; 164  |    int m_uTimeOutLow;
                            14680 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            14681 ; 166  |};
                            14682 ; 167  |
                            14683 ; 168  |union WaitMask{
                            14684 ; 169  |    struct B{
                            14685 ; 170  |        unsigned int m_bNone     :1;
                            14686 ; 171  |        unsigned int m_bMessage  :1;
                            14687 ; 172  |        unsigned int m_bTimer    :1;
                            14688 ; 173  |        unsigned int m_bButton   :1;
                            14689 ; 174  |    } B;
                            14690 ; 175  |    int I;
                            14691 ; 176  |} ;
                            14692 ; 177  |
                            14693 ; 178  |
                            14694 ; 179  |struct Button {
                            14695 ; 180  |        WORD wButtonEvent;
                            14696 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            14697 ; 182  |};
                            14698 ; 183  |
                            14699 ; 184  |struct Message {
                            14700 ; 185  |        WORD wMsgLength;
                            14701 ; 186  |        WORD wMsgCommand;
                            14702 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            14703 ; 188  |};
                            14704 ; 189  |
                            14705 ; 190  |union EventTypes {
                            14706 ; 191  |        struct CMessage msg;
                            14707 ; 192  |        struct Button Button ;
                            14708 ; 193  |        struct Message Message;
                            14709 ; 194  |};
                            14710 ; 195  |
                            14711 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            14712 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            14713 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            14714 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            14715 ; 200  |
                            14716 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            14717 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            14718 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            14719 ; 204  |
                            14720 ; 205  |#if DEBUG
                            14721 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            14722 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            14723 ; 208  |#else 
                            14724 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            14725 ; 210  |#define DebugBuildAssert(x)    
                            14726 ; 211  |#endif
                            14727 ; 212  |
                            14728 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            14729 ; 214  |//  #pragma asm
                            14730 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            14731 ; 216  |//  #pragma endasm
                            14732 ; 217  |
                            14733 ; 218  |
                            14734 ; 219  |#ifdef COLOR_262K
                            14735 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            14736 ; 221  |#elif defined(COLOR_65K)
                            14737 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            14738 ; 223  |#else
                            14739 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            14740 ; 225  |#endif
                            14741 ; 226  |    
                            14742 ; 227  |#endif // #ifndef _TYPES_H
                            14743 
                            14745 
                            14746 ; 29   |
                            14747 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14748 ; 31   |//   Pulse Width Modulator STMP Registers 
                            14749 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14750 ; 33   |#define HW_PWM_BASEADDR (0xFA31)
                            14751 ; 34   |
                            14752 ; 35   |
                            14753 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            14754 ; 37   |//  PWM CSR register (HW_PWM_CSR) Bit Definitions
                            14755 ; 38   |#define HW_PWM_CSR_PWM0_EN_BITPOS (0)
                            14756 ; 39   |#define HW_PWM_CSR_PWM1_EN_BITPOS (1) 
                            14757 ; 40   |#define HW_PWM_CSR_PWM2_EN_BITPOS (2)
                            14758 ; 41   |#define HW_PWM_CSR_PWM3_EN_BITPOS (3)
                            14759 ; 42   |#define HW_PWM_CSR_CDIV_BITPOS (8)
                            14760 ; 43   |#define HW_PWM_CSR_MSTR_EN_BITPOS (23)
                            14761 ; 44   |
                            14762 ; 45   |#define HW_PWM_CSR_PWM0_EN_WIDTH (1)
                            14763 ; 46   |#define HW_PWM_CSR_PWM1_EN_WIDTH (1) 
                            14764 ; 47   |#define HW_PWM_CSR_PWM2_EN_WIDTH (1)
                            14765 ; 48   |#define HW_PWM_CSR_PWM3_EN_WIDTH (1)
                            14766 ; 49   |#define HW_PWM_CSR_CDIV_WIDTH (2)
                            14767 ; 50   |#define HW_PWM_CSR_MSTR_EN_WIDTH (1)
                            14768 ; 51   |
                            14769 ; 52   |#define HW_PWM_CSR_PWM0_EN_SETMASK (((1<<HW_PWM_CSR_PWM0_EN_WIDTH)-1)<<HW_PWM_CSR_PWM0_EN_BITPOS)
                            14770 ; 53   |#define HW_PWM_CSR_PWM1_EN_SETMASK (((1<<HW_PWM_CSR_PWM1_EN_WIDTH)-1)<<HW_PWM_CSR_PWM1_EN_BITPOS)
                            14771 ; 54   |#define HW_PWM_CSR_PWM2_EN_SETMASK (((1<<HW_PWM_CSR_PWM2_EN_WIDTH)-1)<<HW_PWM_CSR_PWM2_EN_BITPOS)
                            14772 ; 55   |#define HW_PWM_CSR_PWM3_EN_SETMASK (((1<<HW_PWM_CSR_PWM3_EN_WIDTH)-1)<<HW_PWM_CSR_PWM3_EN_BITPOS)
                            14773 ; 56   |#define HW_PWM_CSR_CDIV_SETMASK (((1<<HW_PWM_CSR_CDIV_WIDTH)-1)<<HW_PWM_CSR_CDIV_BITPOS)
                            14774 ; 57   |#define HW_PWM_CSR_MSTR_EN_SETMASK (((1<<HW_PWM_CSR_MSTR_EN_WIDTH)-1)<<HW_PWM_CSR_MSTR_EN_BITPOS)
                            14775 ; 58   |
                            14776 ; 59   |#define HW_PWM_CSR_PWM0_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM0_EN_SETMASK)
                            14777 ; 60   |#define HW_PWM_CSR_PWM1_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM1_EN_SETMASK)
                            14778 ; 61   |#define HW_PWM_CSR_PWM2_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM2_EN_SETMASK)
                            14779 ; 62   |#define HW_PWM_CSR_PWM3_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM3_EN_SETMASK)
                            14780 ; 63   |#define HW_PWM_CSR_CDIV_CLRMASK (~(WORD)HW_PWM_CSR_CDIV_SETMASK)   
                            14781 ; 64   |#define HW_PWM_CSR_MSTR_EN_CLRMASK (~(WORD)HW_PWM_CSR_MSTR_EN_SETMASK)
                            14782 ; 65   |
                            14783 ; 66   |typedef union               
                            14784 ; 67   |{
                            14785 ; 68   |    struct {
                            14786 ; 69   |        int PWM0_EN                    :1;
                            14787 ; 70   |        int PWM1_EN                    :1;
                            14788 ; 71   |        int PWM2_EN                    :1;
                            14789 ; 72   |        int PWM3_EN                    :1;
                            14790 ; 73   |        int RSVD0                      :4;
                            14791 ; 74   |        int CDIV                       :2;
                            14792 ; 75   |        int RSVD1                      :13;
                            14793 ; 76   |        int MSTR_EN                    :1;
                            14794 ; 77   |    } B;
                            14795 ; 78   |    int I;
                            14796 ; 79   |} pwmcsr_type;
                            14797 ; 80   |#define HW_PWM_CSR        (*(volatile pwmcsr_type _X*) (HW_PWM_BASEADDR))  /* PWM Control Status Register */
                            14798 ; 81   |
                            14799 ; 82   |/////////////////////////////////////////////////////////////////////////////////
                            14800 ; 83   |//  PWM CHANNEL 0 A  (HW_PWM_CH0AR) Bit Definitions
                            14801 ; 84   |#define HW_PWM_CH0AR_ACTIVE_BITPOS (0)
                            14802 ; 85   |#define HW_PWM_CH0AR_INACTIVE_BITPOS (12)
                            14803 ; 86   |
                            14804 ; 87   |#define HW_PWM_CH0AR_ACTIVE_WIDTH (12)
                            14805 ; 88   |#define HW_PWM_CH0AR_INACTIVE_WIDTH (12)
                            14806 ; 89   |
                            14807 ; 90   |#define HW_PWM_CH0AR_ACTIVE_SETMASK (((1<<HW_PWM_CH0AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH0AR_ACTIVE_BITPOS)
                            14808 ; 91   |#define HW_PWM_CH0AR_INACTIVE_SETMASK (((1<<HW_PWM_CH0AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH0AR_INACTIVE_BITPOS)
                            14809 ; 92   |
                            14810 ; 93   |#define HW_PWM_CH0AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH0AR_ACTIVE_SETMASK)
                            14811 ; 94   |#define HW_PWM_CH0AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH0AR_INACTIVE_SETMASK)
                            14812 ; 95   |
                            14813 ; 96   |/////////////////////////////////////////////////////////////////////////////////
                            14814 ; 97   |//  PWM CHANNEL 0 B  (HW_PWM_CH0BR) Bit Definitions
                            14815 ; 98   |#define HW_PWM_CH0BR_ACTIVE_BITPOS (0)
                            14816 ; 99   |#define HW_PWM_CH0BR_INACTIVE_BITPOS (12)
                            14817 ; 100  |
                            14818 ; 101  |#define HW_PWM_CH0BR_ACTIVE_WIDTH (12)
                            14819 ; 102  |#define HW_PWM_CH0BR_INACTIVE_WIDTH (12)
                            14820 ; 103  |
                            14821 ; 104  |#define HW_PWM_CH0BR_ACTIVE_SETMASK (((1<<HW_PWM_CH0BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH0BR_ACTIVE_BITPOS)
                            14822 ; 105  |#define HW_PWM_CH0BR_INACTIVE_SETMASK (((1<<HW_PWM_CH0BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH0BR_INACTIVE_BITPOS)
                            14823 ; 106  |
                            14824 ; 107  |#define HW_PWM_CH0BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH0BR_ACTIVE_SETMASK)
                            14825 ; 108  |#define HW_PWM_CH0BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH0BR_INACTIVE_SETMASK)
                            14826 ; 109  |
                            14827 ; 110  |/////////////////////////////////////////////////////////////////////////////////
                            14828 ; 111  |//  PWM CHANNEL 1 A  (HW_PWM_CH1AR) Bit Definitions
                            14829 ; 112  |#define HW_PWM_CH1AR_ACTIVE_BITPOS (0)
                            14830 ; 113  |#define HW_PWM_CH1AR_INACTIVE_BITPOS (12)
                            14831 ; 114  |
                            14832 ; 115  |#define HW_PWM_CH1AR_ACTIVE_WIDTH (12)
                            14833 ; 116  |#define HW_PWM_CH1AR_INACTIVE_WIDTH (12)
                            14834 ; 117  |
                            14835 ; 118  |#define HW_PWM_CH1AR_ACTIVE_SETMASK (((1<<HW_PWM_CH1AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH1AR_ACTIVE_BITPOS)
                            14836 ; 119  |#define HW_PWM_CH1AR_INACTIVE_SETMASK (((1<<HW_PWM_CH1AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH1AR_INACTIVE_BITPOS)
                            14837 ; 120  |
                            14838 ; 121  |#define HW_PWM_CH1AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH1AR_ACTIVE_SETMASK)
                            14839 ; 122  |#define HW_PWM_CH1AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH1AR_INACTIVE_SETMASK)
                            14840 ; 123  |
                            14841 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                            14842 ; 125  |//  PWM CHANNEL 1 B  (HW_PWM_CH1BR) Bit Definitions
                            14843 ; 126  |#define HW_PWM_CH1BR_ACTIVE_BITPOS (0)
                            14844 ; 127  |#define HW_PWM_CH1BR_INACTIVE_BITPOS (12)
                            14845 ; 128  |
                            14846 ; 129  |#define HW_PWM_CH1BR_ACTIVE_WIDTH (12)
                            14847 ; 130  |#define HW_PWM_CH1BR_INACTIVE_WIDTH (12)
                            14848 ; 131  |
                            14849 ; 132  |#define HW_PWM_CH1BR_ACTIVE_SETMASK (((1<<HW_PWM_CH1BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH1BR_ACTIVE_BITPOS)
                            14850 ; 133  |#define HW_PWM_CH1BR_INACTIVE_SETMASK (((1<<HW_PWM_CH1BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH1BR_INACTIVE_BITPOS)
                            14851 ; 134  |
                            14852 ; 135  |#define HW_PWM_CH1BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH1BR_ACTIVE_SETMASK)
                            14853 ; 136  |#define HW_PWM_CH1BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH1BR_INACTIVE_SETMASK)
                            14854 ; 137  |
                            14855 ; 138  |/////////////////////////////////////////////////////////////////////////////////
                            14856 ; 139  |//  PWM CHANNEL 2 A  (HW_PWM_CH2AR) Bit Definitions
                            14857 ; 140  |#define HW_PWM_CH2AR_ACTIVE_BITPOS (0)
                            14858 ; 141  |#define HW_PWM_CH2AR_INACTIVE_BITPOS (12)
                            14859 ; 142  |
                            14860 ; 143  |#define HW_PWM_CH2AR_ACTIVE_WIDTH (12)
                            14861 ; 144  |#define HW_PWM_CH2AR_INACTIVE_WIDTH (12)
                            14862 ; 145  |
                            14863 ; 146  |#define HW_PWM_CH2AR_ACTIVE_SETMASK (((1<<HW_PWM_CH2AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH2AR_ACTIVE_BITPOS)
                            14864 ; 147  |#define HW_PWM_CH2AR_INACTIVE_SETMASK (((1<<HW_PWM_CH2AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH2AR_INACTIVE_BITPOS)
                            14865 ; 148  |
                            14866 ; 149  |#define HW_PWM_CH2AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH2AR_ACTIVE_SETMASK)
                            14867 ; 150  |#define HW_PWM_CH2AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH2AR_INACTIVE_SETMASK)
                            14868 ; 151  |
                            14869 ; 152  |/////////////////////////////////////////////////////////////////////////////////
                            14870 ; 153  |//  PWM CHANNEL 2 B  (HW_PWM_CH2BR) Bit Definitions
                            14871 ; 154  |#define HW_PWM_CH2BR_ACTIVE_BITPOS (0)
                            14872 ; 155  |#define HW_PWM_CH2BR_INACTIVE_BITPOS (12)
                            14873 ; 156  |
                            14874 ; 157  |#define HW_PWM_CH2BR_ACTIVE_WIDTH (12)
                            14875 ; 158  |#define HW_PWM_CH2BR_INACTIVE_WIDTH (12)
                            14876 ; 159  |
                            14877 ; 160  |#define HW_PWM_CH2BR_ACTIVE_SETMASK (((1<<HW_PWM_CH2BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH2BR_ACTIVE_BITPOS)
                            14878 ; 161  |#define HW_PWM_CH2BR_INACTIVE_SETMASK (((1<<HW_PWM_CH2BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH2BR_INACTIVE_BITPOS)
                            14879 ; 162  |
                            14880 ; 163  |#define HW_PWM_CH2BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH2BR_ACTIVE_SETMASK)
                            14881 ; 164  |#define HW_PWM_CH2BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH2BR_INACTIVE_SETMASK)
                            14882 ; 165  |
                            14883 ; 166  |/////////////////////////////////////////////////////////////////////////////////
                            14884 ; 167  |//  PWM CHANNEL 3 A  (HW_PWM_CH3AR) Bit Definitions
                            14885 ; 168  |#define HW_PWM_CH3AR_ACTIVE_BITPOS (0)
                            14886 ; 169  |#define HW_PWM_CH3AR_INACTIVE_BITPOS (12)
                            14887 ; 170  |
                            14888 ; 171  |#define HW_PWM_CH3AR_ACTIVE_WIDTH (12)
                            14889 ; 172  |#define HW_PWM_CH3AR_INACTIVE_WIDTH (12)
                            14890 ; 173  |
                            14891 ; 174  |#define HW_PWM_CH3AR_ACTIVE_SETMASK (((1<<HW_PWM_CH3AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH3AR_ACTIVE_BITPOS)
                            14892 ; 175  |#define HW_PWM_CH3AR_INACTIVE_SETMASK (((1<<HW_PWM_CH3AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH3AR_INACTIVE_BITPOS)
                            14893 ; 176  |
                            14894 ; 177  |#define HW_PWM_CH3AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH3AR_ACTIVE_SETMASK)
                            14895 ; 178  |#define HW_PWM_CH3AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH3AR_INACTIVE_SETMASK)
                            14896 ; 179  |
                            14897 ; 180  |/////////////////////////////////////////////////////////////////////////////////
                            14898 ; 181  |//  PWM CHANNEL 3 B  (HW_PWM_CH3BR) Bit Definitions
                            14899 ; 182  |#define HW_PWM_CH3BR_ACTIVE_BITPOS (0)
                            14900 ; 183  |#define HW_PWM_CH3BR_INACTIVE_BITPOS (12)
                            14901 ; 184  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  60

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14902 ; 185  |#define HW_PWM_CH3BR_ACTIVE_WIDTH (12)
                            14903 ; 186  |#define HW_PWM_CH3BR_INACTIVE_WIDTH (12)
                            14904 ; 187  |
                            14905 ; 188  |#define HW_PWM_CH3BR_ACTIVE_SETMASK (((1<<HW_PWM_CH3BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH3BR_ACTIVE_BITPOS)
                            14906 ; 189  |#define HW_PWM_CH3BR_INACTIVE_SETMASK (((1<<HW_PWM_CH3BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH3BR_INACTIVE_BITPOS)
                            14907 ; 190  |
                            14908 ; 191  |#define HW_PWM_CH3BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH3BR_ACTIVE_SETMASK)
                            14909 ; 192  |#define HW_PWM_CH3BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH3BR_INACTIVE_SETMASK)
                            14910 ; 193  |
                            14911 ; 194  |typedef union               
                            14912 ; 195  |{
                            14913 ; 196  |    struct {
                            14914 ; 197  |       int ACTIVE                    :12;
                            14915 ; 198  |       int INACTIVE                  :12;
                            14916 ; 199  |    } B;
                            14917 ; 200  |    int I;
                            14918 ; 201  |} pwmchan_type;
                            14919 ; 202  |#define HW_PWM_CH0AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+1))  /* PWM Channel 0 A Register */
                            14920 ; 203  |#define HW_PWM_CH0BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+2))  /* PWM Channel 0 B Register */
                            14921 ; 204  |#define HW_PWM_CH1AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+3))  /* PWM Channel 1 A Register */
                            14922 ; 205  |#define HW_PWM_CH1BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+4))  /* PWM Channel 1 B Register */
                            14923 ; 206  |#define HW_PWM_CH2AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+5))  /* PWM Channel 2 A Register */
                            14924 ; 207  |#define HW_PWM_CH2BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+6))  /* PWM Channel 2 B Register */
                            14925 ; 208  |#define HW_PWM_CH3AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+7))  /* PWM Channel 3 A Register */
                            14926 ; 209  |#define HW_PWM_CH3BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+8))  /* PWM Channel 3 B Register */
                            14927 ; 210  |
                            14928 ; 211  |#endif
                            14929 ; 212  |
                            14930 ; 213  |
                            14931 ; 214  |
                            14932 ; 215  |
                            14933 
                            14935 
                            14936 ; 28   |#include "regsrevision.h"
                            14937 
                            14939 
                            14940 ; 1    |#if !(defined(__HW_REVR))
                            14941 ; 2    |#define __HW_REVR 1
                            14942 ; 3    |
                            14943 ; 4    |
                            14944 ; 5    |#define HW_GLUE_BASEADDR 0xFA00
                            14945 ; 6    |
                            14946 ; 7    |#define HW_REVR_RMN_BITPOS (0)
                            14947 ; 8    |#define HW_REVR_DCDCMODE_BITPOS (5)
                            14948 ; 9    |#define HW_REVR_RMJ_BITPOS (8)
                            14949 ; 10   |
                            14950 ; 11   |#define HW_REVR_RMN_WIDTH (5)
                            14951 ; 12   |#define HW_REVR_DCDCMODE_WIDTH (3)
                            14952 ; 13   |
                            14953 ; 14   |#define HW_REVR_DCDCMODE_SETMASK (((1<<HW_REVR_DCDCMODE_WIDTH)-1)<<HW_REVR_DCDCMODE_BITPOS)
                            14954 ; 15   |
                            14955 ; 16   |#define HW_REVR_DCDCMODE_CLRMASK (~(WORD)HW_REVR_DCDCMODE_SETMASK)
                            14956 ; 17   |
                            14957 ; 18   |
                            14958 ; 19   |/////////////////////////////////////////////////////////////////////////////////
                            14959 ; 20   |//  Revision Register (HW_REVR) bitfields and values. (read only)
                            14960 ; 21   |//  June15 2004: C struct updated to be correct: 
                            14961 ; 22   |//   Added DCDCMODE bitfield. Removed RMP bitfield. Reduced size of RMN bitfield to 5 bits.
                            14962 ; 23   |typedef union               
                            14963 ; 24   |{
                            14964 ; 25   |    struct {
                            14965 ; 26   |        unsigned RMN    :5;     //Minor Revision
                            14966 ; 27   |        unsigned DCDCMODE : 3;  //DCDC mode field function depends on DCDC mode pin strapping
                            14967 ; 28   |           #define DCDCMODE_7_CONVERTER1_2CH_BOOST_CONVERTER2_OFF      7
                            14968 ; 29   |           #define DCDCMODE_6_RESERVED                                 6
                            14969 ; 30   |           #define DCDCMODE_5_CONVERTER1_3CH_BOOST_CONVERTER2_OFF      5
                            14970 ; 31   |           #define DCDCMODE_4_RESERVED                                 4
                            14971 ; 32   |           #define DCDCMODE_3_CONVERTER1_1CH_BUCK_CONVERTER2_OFF       3
                            14972 ; 33   |           #define DCDCMODE_2_CONVERTER1_OFF_CONVERTER2_OFF            2
                            14973 ; 34   |           #define DCDCMODE_1_CONVERTER1_1CH_BUCK_CONVERTER2_1CH_BOOST 1
                            14974 ; 35   |           #define DCDCMODE_0_CONVERTER1_1CH_BUCK_CONVERTER2_1CH_BUCK  0
                            14975 ; 36   |           #define DCDCMODE_X_BUCK_MASKED_SETMASK 0x4
                            14976 ; 37   |        unsigned RMJ    :16;    //Major Revision
                            14977 ; 38   |    } B;
                            14978 ; 39   |
                            14979 ; 40   |    int I;
                            14980 ; 41   |
                            14981 ; 42   |} revr_type;
                            14982 ; 43   |#define HW_REVR (*(volatile revr_type _X*) (HW_GLUE_BASEADDR+2))
                            14983 ; 44   |
                            14984 ; 45   |#define HW_REVR_DCDCMODE_B0_BITPOS 5
                            14985 ; 46   |#define HW_REVR_DCDCMODE_B1_BITPOS 6
                            14986 ; 47   |#define HW_REVR_DCDCMODE_B2_BITPOS 7
                            14987 ; 48   |
                            14988 ; 49   |#define HW_REVR_DCDCMODE_BUCK_MASK_POS HW_REVR_DCDCMODE_B2_BITPOS
                            14989 ; 50   |// 3 bit bitfield: (HW_REVR_DCDCMODE_B2_BITPOS|HW_REVR_DCDCMODE_B1_BITPOS|HW_REVR_DCDCMODE_B0_BITPOS)
                            14990 ; 51   |#define HW_REVR_DCDC_MODE_SETMASK 0x0000E0
                            14991 ; 52   |#define HW_REVR_RMN_SETMASK 0xFF<<HW_REVR_RMN_BITPOS
                            14992 ; 53   |#define HW_REVR_RMJ_SETMASK 0xFFFF<<HW_REVR_RMJ_BITPOS
                            14993 ; 54   |
                            14994 ; 55   |#define HW_REVR_RMN_CLRMASK ~(WORD)HW_REVR_RMN_SETMASK
                            14995 ; 56   |#define HW_REVR_RMJ_CLRMASK ~(WORD)HW_REVR_RMJ_SETMASK
                            14996 ; 57   |
                            14997 ; 58   |#endif //!@def(__HW_REVR)
                            14998 ; 59   |
                            14999 
                            15001 
                            15002 ; 29   |#include "regsrtc.h"
                            15003 
                            15005 
                            15006 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            15007 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            15008 ; 3    |// Filename: regsrtc.inc
                            15009 ; 4    |// Description: Register definitions for RTC interface
                            15010 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            15011 ; 6    |// The following naming conventions are followed in this file.
                            15012 ; 7    |// All registers are named using the format...
                            15013 ; 8    |//     HW_<module>_<regname>
                            15014 ; 9    |// where <module> is the module name which can be any of the following...
                            15015 ; 10   |//     USB20
                            15016 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            15017 ; 12   |// module name includes a number starting from 0 for the first instance of
                            15018 ; 13   |// that module)
                            15019 ; 14   |// <regname> is the specific register within that module
                            15020 ; 15   |// We also define the following...
                            15021 ; 16   |//     HW_<module>_<regname>_BITPOS
                            15022 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            15023 ; 18   |//     HW_<module>_<regname>_SETMASK
                            15024 ; 19   |// which does something else, and
                            15025 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            15026 ; 21   |// which does something else.
                            15027 ; 22   |// Other rules
                            15028 ; 23   |//     All caps
                            15029 ; 24   |//     Numeric identifiers start at 0
                            15030 ; 25   |#if !(defined(regsrtcinc))
                            15031 ; 26   |#define regsrtcinc 1
                            15032 ; 27   |
                            15033 ; 28   |#include "types.h"
                            15034 
                            15036 
                            15037 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            15038 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            15039 ; 3    |//
                            15040 ; 4    |// Filename: types.h
                            15041 ; 5    |// Description: Standard data types
                            15042 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            15043 ; 7    |
                            15044 ; 8    |#ifndef _TYPES_H
                            15045 ; 9    |#define _TYPES_H
                            15046 ; 10   |
                            15047 ; 11   |// TODO:  move this outta here!
                            15048 ; 12   |#if !defined(NOERROR)
                            15049 ; 13   |#define NOERROR 0
                            15050 ; 14   |#define SUCCESS 0
                            15051 ; 15   |#endif 
                            15052 ; 16   |#if !defined(SUCCESS)
                            15053 ; 17   |#define SUCCESS  0
                            15054 ; 18   |#endif
                            15055 ; 19   |#if !defined(ERROR)
                            15056 ; 20   |#define ERROR   -1
                            15057 ; 21   |#endif
                            15058 ; 22   |#if !defined(FALSE)
                            15059 ; 23   |#define FALSE 0
                            15060 ; 24   |#endif
                            15061 ; 25   |#if !defined(TRUE)
                            15062 ; 26   |#define TRUE  1
                            15063 ; 27   |#endif
                            15064 ; 28   |
                            15065 ; 29   |#if !defined(NULL)
                            15066 ; 30   |#define NULL 0
                            15067 ; 31   |#endif
                            15068 ; 32   |
                            15069 ; 33   |#define MAX_INT     0x7FFFFF
                            15070 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            15071 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            15072 ; 36   |#define MAX_ULONG   (-1) 
                            15073 ; 37   |
                            15074 ; 38   |#define WORD_SIZE   24              // word size in bits
                            15075 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            15076 ; 40   |
                            15077 ; 41   |
                            15078 ; 42   |#define BYTE    unsigned char       // btVarName
                            15079 ; 43   |#define CHAR    signed char         // cVarName
                            15080 ; 44   |#define USHORT  unsigned short      // usVarName
                            15081 ; 45   |#define SHORT   unsigned short      // sVarName
                            15082 ; 46   |#define WORD    unsigned int        // wVarName
                            15083 ; 47   |#define INT     signed int          // iVarName
                            15084 ; 48   |#define DWORD   unsigned long       // dwVarName
                            15085 ; 49   |#define LONG    signed long         // lVarName
                            15086 ; 50   |#define BOOL    unsigned int        // bVarName
                            15087 ; 51   |#define FRACT   _fract              // frVarName
                            15088 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            15089 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            15090 ; 54   |#define FLOAT   float               // fVarName
                            15091 ; 55   |#define DBL     double              // dVarName
                            15092 ; 56   |#define ENUM    enum                // eVarName
                            15093 ; 57   |#define CMX     _complex            // cmxVarName
                            15094 ; 58   |typedef WORD UCS3;                   // 
                            15095 ; 59   |
                            15096 ; 60   |#define UINT16  unsigned short
                            15097 ; 61   |#define UINT8   unsigned char   
                            15098 ; 62   |#define UINT32  unsigned long
                            15099 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            15100 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            15101 ; 65   |#define WCHAR   UINT16
                            15102 ; 66   |
                            15103 ; 67   |//UINT128 is 16 bytes or 6 words
                            15104 ; 68   |typedef struct UINT128_3500 {   
                            15105 ; 69   |    int val[6];     
                            15106 ; 70   |} UINT128_3500;
                            15107 ; 71   |
                            15108 ; 72   |#define UINT128   UINT128_3500
                            15109 ; 73   |
                            15110 ; 74   |// Little endian word packed byte strings:   
                            15111 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15112 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15113 ; 77   |// Little endian word packed byte strings:   
                            15114 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15115 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15116 ; 80   |
                            15117 ; 81   |// Declare Memory Spaces To Use When Coding
                            15118 ; 82   |// A. Sector Buffers
                            15119 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            15120 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            15121 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            15122 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            15123 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            15124 ; 88   |// B. Media DDI Memory
                            15125 ; 89   |#define MEDIA_DDI_MEM _Y
                            15126 ; 90   |
                            15127 ; 91   |
                            15128 ; 92   |
                            15129 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            15130 ; 94   |// Examples of circular pointers:
                            15131 ; 95   |//    INT CIRC cpiVarName
                            15132 ; 96   |//    DWORD CIRC cpdwVarName
                            15133 ; 97   |
                            15134 ; 98   |#define RETCODE INT                 // rcVarName
                            15135 ; 99   |
                            15136 ; 100  |// generic bitfield structure
                            15137 ; 101  |struct Bitfield {
                            15138 ; 102  |    unsigned int B0  :1;
                            15139 ; 103  |    unsigned int B1  :1;
                            15140 ; 104  |    unsigned int B2  :1;
                            15141 ; 105  |    unsigned int B3  :1;
                            15142 ; 106  |    unsigned int B4  :1;
                            15143 ; 107  |    unsigned int B5  :1;
                            15144 ; 108  |    unsigned int B6  :1;
                            15145 ; 109  |    unsigned int B7  :1;
                            15146 ; 110  |    unsigned int B8  :1;
                            15147 ; 111  |    unsigned int B9  :1;
                            15148 ; 112  |    unsigned int B10 :1;
                            15149 ; 113  |    unsigned int B11 :1;
                            15150 ; 114  |    unsigned int B12 :1;
                            15151 ; 115  |    unsigned int B13 :1;
                            15152 ; 116  |    unsigned int B14 :1;
                            15153 ; 117  |    unsigned int B15 :1;
                            15154 ; 118  |    unsigned int B16 :1;
                            15155 ; 119  |    unsigned int B17 :1;
                            15156 ; 120  |    unsigned int B18 :1;
                            15157 ; 121  |    unsigned int B19 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  61

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15158 ; 122  |    unsigned int B20 :1;
                            15159 ; 123  |    unsigned int B21 :1;
                            15160 ; 124  |    unsigned int B22 :1;
                            15161 ; 125  |    unsigned int B23 :1;
                            15162 ; 126  |};
                            15163 ; 127  |
                            15164 ; 128  |union BitInt {
                            15165 ; 129  |        struct Bitfield B;
                            15166 ; 130  |        int        I;
                            15167 ; 131  |};
                            15168 ; 132  |
                            15169 ; 133  |#define MAX_MSG_LENGTH 10
                            15170 ; 134  |struct CMessage
                            15171 ; 135  |{
                            15172 ; 136  |        unsigned int m_uLength;
                            15173 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            15174 ; 138  |};
                            15175 ; 139  |
                            15176 ; 140  |typedef struct {
                            15177 ; 141  |    WORD m_wLength;
                            15178 ; 142  |    WORD m_wMessage;
                            15179 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            15180 ; 144  |} Message;
                            15181 ; 145  |
                            15182 ; 146  |struct MessageQueueDescriptor
                            15183 ; 147  |{
                            15184 ; 148  |        int *m_pBase;
                            15185 ; 149  |        int m_iModulo;
                            15186 ; 150  |        int m_iSize;
                            15187 ; 151  |        int *m_pHead;
                            15188 ; 152  |        int *m_pTail;
                            15189 ; 153  |};
                            15190 ; 154  |
                            15191 ; 155  |struct ModuleEntry
                            15192 ; 156  |{
                            15193 ; 157  |    int m_iSignaledEventMask;
                            15194 ; 158  |    int m_iWaitEventMask;
                            15195 ; 159  |    int m_iResourceOfCode;
                            15196 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            15197 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            15198 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            15199 ; 163  |    int m_uTimeOutHigh;
                            15200 ; 164  |    int m_uTimeOutLow;
                            15201 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            15202 ; 166  |};
                            15203 ; 167  |
                            15204 ; 168  |union WaitMask{
                            15205 ; 169  |    struct B{
                            15206 ; 170  |        unsigned int m_bNone     :1;
                            15207 ; 171  |        unsigned int m_bMessage  :1;
                            15208 ; 172  |        unsigned int m_bTimer    :1;
                            15209 ; 173  |        unsigned int m_bButton   :1;
                            15210 ; 174  |    } B;
                            15211 ; 175  |    int I;
                            15212 ; 176  |} ;
                            15213 ; 177  |
                            15214 ; 178  |
                            15215 ; 179  |struct Button {
                            15216 ; 180  |        WORD wButtonEvent;
                            15217 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            15218 ; 182  |};
                            15219 ; 183  |
                            15220 ; 184  |struct Message {
                            15221 ; 185  |        WORD wMsgLength;
                            15222 ; 186  |        WORD wMsgCommand;
                            15223 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            15224 ; 188  |};
                            15225 ; 189  |
                            15226 ; 190  |union EventTypes {
                            15227 ; 191  |        struct CMessage msg;
                            15228 ; 192  |        struct Button Button ;
                            15229 ; 193  |        struct Message Message;
                            15230 ; 194  |};
                            15231 ; 195  |
                            15232 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            15233 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            15234 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            15235 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            15236 ; 200  |
                            15237 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            15238 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            15239 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            15240 ; 204  |
                            15241 ; 205  |#if DEBUG
                            15242 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            15243 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            15244 ; 208  |#else 
                            15245 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            15246 ; 210  |#define DebugBuildAssert(x)    
                            15247 ; 211  |#endif
                            15248 ; 212  |
                            15249 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            15250 ; 214  |//  #pragma asm
                            15251 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            15252 ; 216  |//  #pragma endasm
                            15253 ; 217  |
                            15254 ; 218  |
                            15255 ; 219  |#ifdef COLOR_262K
                            15256 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            15257 ; 221  |#elif defined(COLOR_65K)
                            15258 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            15259 ; 223  |#else
                            15260 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            15261 ; 225  |#endif
                            15262 ; 226  |    
                            15263 ; 227  |#endif // #ifndef _TYPES_H
                            15264 
                            15266 
                            15267 ; 29   |
                            15268 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15269 ; 31   |
                            15270 ; 32   |//   RTC STMP Registers 
                            15271 ; 33   |//   Edited 2/26/2002 J. Ferrara
                            15272 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15273 ; 35   |
                            15274 ; 36   |#define HW_RTC_BASEADDR (0xF500)
                            15275 ; 37   |
                            15276 ; 38   |
                            15277 ; 39   |
                            15278 ; 40   |
                            15279 ; 41   |
                            15280 ; 42   |/////////////////////////////////////////////////////////////////////////////////
                            15281 ; 43   |
                            15282 ; 44   |////  RTC Control Status Register (HW_RTC_CSR) Bit Definitions
                            15283 ; 45   |
                            15284 ; 46   |#define HW_RTC_CSR_ALARMINTEN_BITPOS (0)
                            15285 ; 47   |#define HW_RTC_CSR_ALARMINT_BITPOS (1)
                            15286 ; 48   |#define HW_RTC_CSR_WATCHDOGEN_BITPOS (2)
                            15287 ; 49   |#define HW_RTC_CSR_RSVD0_BITPOS (3)
                            15288 ; 50   |#define HW_RTC_CSR_STALEREGS_BITPOS (4)
                            15289 ; 51   |#define HW_RTC_CSR_RSVD1_BITPOS (9)
                            15290 ; 52   |#define HW_RTC_CSR_NEWREGS_BITPOS (12)
                            15291 ; 53   |#define HW_RTC_CSR_NEWREGS_XTALDIV_BITPOS (12)
                            15292 ; 54   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_BITPOS (13)
                            15293 ; 55   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS (14)
                            15294 ; 56   |#define HW_RTC_CSR_NEWREGS_PERSIST0_BITPOS (15)
                            15295 ; 57   |#define HW_RTC_CSR_NEWREGS_PERSIST1_BITPOS (16)
                            15296 ; 58   |#define HW_RTC_CSR_RSVD2_BITPOS (17)
                            15297 ; 59   |#define HW_RTC_CSR_FORCE_BITPOS (20)
                            15298 ; 60   |#define HW_RTC_CSR_RSVD3_BITPOS (21)
                            15299 ; 61   |#define HW_RTC_CSR_SFTRST_BITPOS (23)                                                                           
                            15300 ; 62   |#define HW_RTC_CSR_ALARMINTEN_WIDTH (1)
                            15301 ; 63   |#define HW_RTC_CSR_ALARMINT_WIDTH (1)
                            15302 ; 64   |#define HW_RTC_CSR_WATCHDOGEN_WIDTH (1)
                            15303 ; 65   |#define HW_RTC_CSR_RSVD0_WIDTH (1)
                            15304 ; 66   |#define HW_RTC_CSR_STALEREGS_WIDTH (5)
                            15305 ; 67   |#define HW_RTC_CSR_RSVD1_WIDTH (3)
                            15306 ; 68   |#define HW_RTC_CSR_NEWREGS_WIDTH (5)
                            15307 ; 69   |#define HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH (1)
                            15308 ; 70   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH (1)
                            15309 ; 71   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH (1)
                            15310 ; 72   |#define HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH (1)
                            15311 ; 73   |#define HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH (1)
                            15312 ; 74   |#define HW_RTC_CSR_RSVD2_WIDTH (3)
                            15313 ; 75   |#define HW_RTC_CSR_FORCE_WIDTH (1)
                            15314 ; 76   |#define HW_RTC_CSR_RSVD3_WIDTH (2)
                            15315 ; 77   |#define HW_RTC_CSR_SFTRST_WIDTH (1)
                            15316 ; 78   |
                            15317 ; 79   |#define HW_RTC_CSR_ALARMINT_SETMASK (((1<<HW_RTC_CSR_ALARMINT_WIDTH)-1)<<HW_RTC_CSR_ALARMINT_BITPOS) 
                            15318 ; 80   |#define HW_RTC_CSR_ALARMINTEN_SETMASK (((1<<HW_RTC_CSR_ALARMINTEN_WIDTH)-1)<<HW_RTC_CSR_ALARMINTEN_BITPOS) 
                            15319 ; 81   |#define HW_RTC_CSR_WATCHDOGEN_SETMASK (((1<<HW_RTC_CSR_WATCHDOGEN_WIDTH)-1)<<HW_RTC_CSR_WATCHDOGEN_BITPOS) 
                            15320 ; 82   |#define HW_RTC_CSR_RSVD0_SETMASK (((1<<HW_RTC_CSR_RSVD0_WIDTH)-1)<<HW_RTC_CSR_RSVD0_BITPOS) 
                            15321 ; 83   |#define HW_RTC_CSR_STALEREGS_SETMASK (((1<<HW_RTC_CSR_STALEREGS_WIDTH)-1)<<HW_RTC_CSR_STALEREGS_BITPOS) 
                            15322 ; 84   |#define HW_RTC_CSR_RSVD1_SETMASK (((1<<HW_RTC_CSR_RSVD1_WIDTH)-1)<<HW_RTC_CSR_RSVD1_BITPOS) 
                            15323 ; 85   |#define HW_RTC_CSR_NEWREGS_SETMASK (((1<<HW_RTC_CSR_NEWREGS_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_BITPOS) 
                            15324 ; 86   |#define HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK (((1<<HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_XTALDIV_BITPOS)   
                            15325 ; 87   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_MSCOUNT_BITPOS)
                            15326 ; 88   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS)
                            15327 ; 89   |#define HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_PERSIST0_BITPOS)
                            15328 ; 90   |#define HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_PERSIST1_BITPOS)
                            15329 ; 91   |#define HW_RTC_CSR_RSVD2_SETMASK (((1<<HW_RTC_CSR_RSVD2_WIDTH)-1)<<HW_RTC_CSR_RSVD2_BITPOS) 
                            15330 ; 92   |#define HW_RTC_CSR_FORCE_SETMASK (((1<<HW_RTC_CSR_FORCE_WIDTH)-1)<<HW_RTC_CSR_FORCE_BITPOS) 
                            15331 ; 93   |#define HW_RTC_CSR_RSVD3_SETMASK (((1<<HW_RTC_CSR_RSVD3_WIDTH)-1)<<HW_RTC_CSR_RSVD3_BITPOS) 
                            15332 ; 94   |#define HW_RTC_CSR_SFTRST_SETMASK (((1<<HW_RTC_CSR_SFTRST_WIDTH)-1)<<HW_RTC_CSR_SFTRST_BITPOS) 
                            15333 ; 95   |
                            15334 ; 96   |#define HW_RTC_CSR_ALARMINTEN_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINTEN_SETMASK)
                            15335 ; 97   |#define HW_RTC_CSR_ALARMINT_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINT_SETMASK)
                            15336 ; 98   |#define HW_RTC_CSR_WATCHDOGEN_CLRMASK (~(WORD)HW_RTC_CSR_WATCHDOGEN_SETMASK)
                            15337 ; 99   |#define HW_RTC_CSR_RSVD0_CLRMASK (~(WORD)HW_RTC_CSR_RSVD0_SETMASK)
                            15338 ; 100  |#define HW_RTC_CSR_STALEREGS_CLRMASK (~(WORD)HW_RTC_CSR_STALEREGS_SETMASK)
                            15339 ; 101  |#define HW_RTC_CSR_RSVD1_CLRMASK (~(WORD)HW_RTC_CSR_RSVD1_SETMASK)
                            15340 ; 102  |#define HW_RTC_CSR_NEWREGS_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_SETMASK)
                            15341 ; 103  |#define HW_RTC_CSR_NEWREGS_XTALDIV_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK)   
                            15342 ; 104  |#define HW_RTC_CSR_NEWREGS_MSCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK)
                            15343 ; 105  |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK)
                            15344 ; 106  |#define HW_RTC_CSR_NEWREGS_PERSIST0_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK)
                            15345 ; 107  |#define HW_RTC_CSR_NEWREGS_PERSIST1_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK)
                            15346 ; 108  |
                            15347 ; 109  |#define HW_RTC_CSR_RSVD2_CLRMASK (~(WORD)HW_RTC_CSR_RSVD2_SETMASK)
                            15348 ; 110  |#define HW_RTC_CSR_FORCE_CLRMASK (~(WORD)HW_RTC_CSR_FORCE_SETMASK)
                            15349 ; 111  |#define HW_RTC_CSR_RSVD3_CLRMASK (~(WORD)HW_RTC_CSR_RSVD3_SETMASK)
                            15350 ; 112  |#define HW_RTC_CSR_SFTRST_CLRMASK (~(WORD)HW_RTC_CSR_SFTRST_SETMASK)
                            15351 ; 113  |
                            15352 ; 114  |
                            15353 ; 115  |typedef union               
                            15354 ; 116  |{
                            15355 ; 117  |    struct {
                            15356 ; 118  |         int ALARMINTEN         : HW_RTC_CSR_ALARMINTEN_WIDTH;
                            15357 ; 119  |         int ALARMINT           : HW_RTC_CSR_ALARMINT_WIDTH;
                            15358 ; 120  |         int WATCHDOGEN         : HW_RTC_CSR_WATCHDOGEN_WIDTH;
                            15359 ; 121  |         int RSVD0              : HW_RTC_CSR_RSVD0_WIDTH;
                            15360 ; 122  |         unsigned int STALEREGS : HW_RTC_CSR_STALEREGS_WIDTH;
                            15361 ; 123  |         int RSVD1              : HW_RTC_CSR_RSVD1_WIDTH;
                            15362 ; 124  |         unsigned int NEWREGS   : HW_RTC_CSR_NEWREGS_WIDTH;
                            15363 ; 125  |         int RSVD2              : HW_RTC_CSR_RSVD2_WIDTH;
                            15364 ; 126  |         int FORCE             : HW_RTC_CSR_FORCE_WIDTH;
                            15365 ; 127  |         int RSVD3              : HW_RTC_CSR_RSVD3_WIDTH;
                            15366 ; 128  |         unsigned int SFTRST    : HW_RTC_CSR_SFTRST_WIDTH;
                            15367 ; 129  |    } B;
                            15368 ; 130  |    int I;
                            15369 ; 131  |    unsigned int U;
                            15370 ; 132  |} rtc_csr_type;
                            15371 ; 133  |#define HW_RTC_CSR      (*(volatile rtc_csr_type _X*) (HW_RTC_BASEADDR+0))    /* RTC Control / Status Register */
                            15372 ; 134  |
                            15373 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                            15374 ; 136  |
                            15375 ; 137  |//  RTC Milliseconds Register0 (HW_RTC_MSECONDS0) Bit Definitions
                            15376 ; 138  |
                            15377 ; 139  |#define HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS (0)
                            15378 ; 140  |
                            15379 ; 141  |#define HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH (24)
                            15380 ; 142  |
                            15381 ; 143  |#define HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK (((1<<HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH)-1)<<HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS) 
                            15382 ; 144  |
                            15383 ; 145  |#define HW_RTC_MSECONDS0_MSECONDSLOW_CLRMASK (~(WORD)HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK)
                            15384 ; 146  |
                            15385 ; 147  |typedef union               
                            15386 ; 148  |{
                            15387 ; 149  |    struct {
                            15388 ; 150  |         int MSECONDSLOW        : HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH;
                            15389 ; 151  |    } B;
                            15390 ; 152  |    int I;
                            15391 ; 153  |    unsigned int U;
                            15392 ; 154  |} rtc_mseconds0_type;
                            15393 ; 155  |#define HW_RTC_MSECONDS0      (*(volatile rtc_mseconds0_type _X*) (HW_RTC_BASEADDR+1))    /* RTC MSECONDS Lower Word Register */
                            15394 ; 156  |#define HW_RTCLOWR            HW_RTC_MSECONDS0
                            15395 ; 157  |/////////////////////////////////////////////////////////////////////////////////
                            15396 ; 158  |
                            15397 ; 159  |//  RTC Milliseconds Register1 (HW_RTC_MSECONDS1) Bit Definitions
                            15398 ; 160  |
                            15399 ; 161  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS (0)
                            15400 ; 162  |
                            15401 ; 163  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH (24)
                            15402 ; 164  |
                            15403 ; 165  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_SETMASK (((1<<HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH)-1)<<HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS) 
                            15404 ; 166  |
                            15405 ; 167  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_CLRMASK (~(WORD)HW_RTC_MSECONDS1_MSECONDSHIGH_SETMASK)
                            15406 ; 168  |
                            15407 ; 169  |typedef union               
                            15408 ; 170  |{
                            15409 ; 171  |    struct {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  62

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15410 ; 172  |         int MSECONDSHIGH       : HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH;
                            15411 ; 173  |    } B;
                            15412 ; 174  |    int I;
                            15413 ; 175  |    unsigned int U;
                            15414 ; 176  |} rtc_mseconds1_type;
                            15415 ; 177  |#define HW_RTC_MSECONDS1      (*(volatile rtc_mseconds1_type _X*) (HW_RTC_BASEADDR+2))    /* RTC MSECONDS Upper Word Register */
                            15416 ; 178  |#define HW_RTCUPR             HW_RTC_MSECONDS1
                            15417 ; 179  |
                            15418 ; 180  |#define HW_RTC_LOWER_OFFSET 1
                            15419 ; 181  |#define HW_RTC_UP_OFFSET 2
                            15420 ; 182  |
                            15421 ; 183  |
                            15422 ; 184  |/////////////////////////////////////////////////////////////////////////////////
                            15423 ; 185  |
                            15424 ; 186  |//  RTC Watchdog Count (HW_RTC_WATCHDOG) Bit Definitions
                            15425 ; 187  |
                            15426 ; 188  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_BITPOS (0)
                            15427 ; 189  |
                            15428 ; 190  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH (24)
                            15429 ; 191  |
                            15430 ; 192  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK (((1<<HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH)-1)<<HW_RTC_WATCHDOG_TIMEOUTCNT_BITPOS) 
                            15431 ; 193  |
                            15432 ; 194  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_CLRMASK (~(WORD)HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK)
                            15433 ; 195  |
                            15434 ; 196  |typedef union               
                            15435 ; 197  |{
                            15436 ; 198  |    struct {
                            15437 ; 199  |         int TIMEOUTCNT         : HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH;
                            15438 ; 200  |    } B;
                            15439 ; 201  |    int I;
                            15440 ; 202  |    unsigned int U;
                            15441 ; 203  |} rtc_watchdog_type;
                            15442 ; 204  |#define HW_RTC_WATCHDOG     (*(volatile rtc_watchdog_type _X*) (HW_RTC_BASEADDR+3))    /* RTC Watchdog Timeout Register */
                            15443 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                            15444 ; 206  |
                            15445 ; 207  |//  RTC Alarm Register0 (HW_RTC_ALARM0) Bit Definitions
                            15446 ; 208  |
                            15447 ; 209  |#define HW_RTC_ALARM0_ALARMLOW_BITPOS (0)
                            15448 ; 210  |
                            15449 ; 211  |#define HW_RTC_ALARM0_ALARMLOW_WIDTH (24)
                            15450 ; 212  |
                            15451 ; 213  |#define HW_RTC_ALARM0_ALARMLOW_SETMASK (((1<<HW_RTC_ALARM0_ALARMLOW_WIDTH)-1)<<HW_RTC_ALARM0_ALARMLOW_BITPOS) 
                            15452 ; 214  |
                            15453 ; 215  |#define HW_RTC_ALARM0_ALARMLOW_CLRMASK (~(WORD)HW_RTC_ALARM0_ALARMLOW_SETMASK)
                            15454 ; 216  |
                            15455 ; 217  |typedef union               
                            15456 ; 218  |{
                            15457 ; 219  |    struct {
                            15458 ; 220  |         int ALARMLOW   : HW_RTC_ALARM0_ALARMLOW_WIDTH;
                            15459 ; 221  |    } B;
                            15460 ; 222  |    int I;
                            15461 ; 223  |    unsigned int U;
                            15462 ; 224  |} rtc_alarm0_type;
                            15463 ; 225  |#define HW_RTC_ALARM0      (*(volatile rtc_alarm0_type _X*) (HW_RTC_BASEADDR+4))    /* RTC ALARM Lower Word Register */
                            15464 ; 226  |/////////////////////////////////////////////////////////////////////////////////
                            15465 ; 227  |
                            15466 ; 228  |//  RTC Alarm Register1 (HW_RTC_ALARM1) Bit Definitions
                            15467 ; 229  |
                            15468 ; 230  |#define HW_RTC_ALARM1_ALARMHIGH_BITPOS (0)
                            15469 ; 231  |
                            15470 ; 232  |#define HW_RTC_ALARM1_ALARMHIGH_WIDTH (24)
                            15471 ; 233  |
                            15472 ; 234  |#define HW_RTC_ALARM1_ALARMHIGH_SETMASK (((1<<HW_RTC_ALARM1_ALARMHIGH_WIDTH)-1)<<HW_RTC_ALARM1_ALARMHIGH_BITPOS) 
                            15473 ; 235  |
                            15474 ; 236  |#define HW_RTC_ALARM1_ALARMHIGH_CLRMASK (~(WORD)HW_RTC_ALARM1_ALARMHIGH_SETMASK)
                            15475 ; 237  |
                            15476 ; 238  |typedef union               
                            15477 ; 239  |{
                            15478 ; 240  |    struct {
                            15479 ; 241  |         int ALARMHIGH  : HW_RTC_ALARM1_ALARMHIGH_WIDTH;
                            15480 ; 242  |    } B;
                            15481 ; 243  |    int I;
                            15482 ; 244  |    unsigned int U;
                            15483 ; 245  |} rtc_alarm1_type;
                            15484 ; 246  |#define HW_RTC_ALARM1      (*(volatile rtc_alarm1_type _X*) (HW_RTC_BASEADDR+5))    /* RTC ALARM Upper Word Register */
                            15485 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                            15486 ; 248  |
                            15487 ; 249  |//  RTC Xtal-Clock Divide Register (HW_RTC_XTALDIVIDE) Bit Definitions
                            15488 ; 250  |
                            15489 ; 251  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_BITPOS (0)
                            15490 ; 252  |#define HW_RTC_XTALDIVIDE_RSVD0_BITPOS (16)
                            15491 ; 253  |
                            15492 ; 254  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH (16)
                            15493 ; 255  |#define HW_RTC_XTALDIVIDE_RSVD0_WIDTH (8)
                            15494 ; 256  |
                            15495 ; 257  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK (((1<<HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH)-1)<<HW_RTC_XTALDIVIDE_DIVCOUNT_BITPOS) 
                            15496 ; 258  |#define HW_RTC_XTALDIVIDE_RSVD0_SETMASK (((1<<HW_RTC_XTALDIVIDE_RSVD0_BITPOS)-1)<<HW_RTC_XTALDIVIDE_RSVD0_BITPOS) 
                            15497 ; 259  |
                            15498 ; 260  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK)
                            15499 ; 261  |#define HW_RTC_XTALDIVIDE_RSVD0_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_RSVD0_SETMASK)
                            15500 ; 262  |
                            15501 ; 263  |typedef union               
                            15502 ; 264  |{
                            15503 ; 265  |    struct {
                            15504 ; 266  |         int DIVCOUNT   : HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH;
                            15505 ; 267  |         int RSVD0      : HW_RTC_XTALDIVIDE_RSVD0_WIDTH;
                            15506 ; 268  |    } B;
                            15507 ; 269  |    int I;
                            15508 ; 270  |    unsigned int U;
                            15509 ; 271  |} rtc_xtaldivide_type;
                            15510 ; 272  |#define HW_RTC_XTALDIVIDE   (*(volatile rtc_xtaldivide_type _X*) (HW_RTC_BASEADDR+6))  /* RTC Xtal-clock Pre-Divider Word Register */
                            15511 ; 273  |/////////////////////////////////////////////////////////////////////////////////
                            15512 ; 274  |
                            15513 ; 275  |//  RTC PERSISTENT Register0 (HW_RTC_PERSISTENT0) Bit Definitions
                            15514 ; 276  |
                            15515 ; 277  |#define HW_RTC_PERSISTENT0_ALARMEN_BITPOS (0)
                            15516 ; 278  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS (1)
                            15517 ; 279  |#define HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS (2)
                            15518 ; 280  |#define HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS (3)
                            15519 ; 281  |#define HW_RTC_PERSISTENT0_RSVD0_BITPOS (4)
                            15520 ; 282  |
                            15521 ; 283  |#define HW_RTC_PERSISTENT0_ALARMEN_WIDTH (1)
                            15522 ; 284  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH (1)
                            15523 ; 285  |#define HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH (1)
                            15524 ; 286  |#define HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH (1)
                            15525 ; 287  |#define HW_RTC_PERSISTENT0_RSVD0_WIDTH (21)
                            15526 ; 288  |
                            15527 ; 289  |#define HW_RTC_PERSISTENT0_ALARMEN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMEN_WIDTH)-1)<<HW_RTC_PERSISTENT0_ALARMEN_BITPOS) 
                            15528 ; 290  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH)-1)<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS)
                            15529 ; 291  |#define HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH)-1)<<HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS) 
                            15530 ; 292  |#define HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK (((1<<HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH)-1)<<HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS) 
                            15531 ; 293  |#define HW_RTC_PERSISTENT0_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT0_RSVD0_WIDTH)-1)<<HW_RTC_PERSISTENT0_RSVD0_BITPOS) 
                            15532 ; 294  |
                            15533 ; 295  |#define HW_RTC_PERSISTENT0_ALARMEN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMEN_SETMASK)
                            15534 ; 296  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_EN_SETMASK)
                            15535 ; 297  |#define HW_RTC_PERSISTENT0_ALARMWAKE_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK)
                            15536 ; 298  |#define HW_RTC_PERSISTENT0_XTALPDOWN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK)
                            15537 ; 299  |#define HW_RTC_PERSISTENT0_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_RSVD0_SETMASK)
                            15538 ; 300  |
                            15539 ; 301  |typedef union               
                            15540 ; 302  |{
                            15541 ; 303  |   struct {
                            15542 ; 304  |      int ALARMEN   : HW_RTC_PERSISTENT0_ALARMEN_WIDTH;
                            15543 ; 305  |           int ALARMWAKE_EN  :  HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH;
                            15544 ; 306  |      int ALARMWAKE : HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH;
                            15545 ; 307  |      int XTALPDOWN : HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH;
                            15546 ; 308  |      int RSVD0     : HW_RTC_PERSISTENT0_RSVD0_WIDTH;
                            15547 ; 309  |   } B;
                            15548 ; 310  |    int I;
                            15549 ; 311  |    unsigned int U;
                            15550 ; 312  |} rtc_PERSISTENT0_type;
                            15551 ; 313  |#define HW_RTC_PERSISTENT0   (*(volatile rtc_PERSISTENT0_type _X*) (HW_RTC_BASEADDR+7))  /* RTC PERSISTENT Register0 */
                            15552 ; 314  |
                            15553 ; 315  |/////////////////////////////////////////////////////////////////////////////////
                            15554 ; 316  |
                            15555 ; 317  |//  RTC PERSISTENT Register1 (HW_RTC_PERSISTENT1) Bit Definitions
                            15556 ; 318  |
                            15557 ; 319  |#define HW_RTC_PERSISTENT1_RSVD0_BITPOS (0)
                            15558 ; 320  |
                            15559 ; 321  |#define HW_RTC_PERSISTENT1_RSVD0_WIDTH (24)
                            15560 ; 322  |
                            15561 ; 323  |#define HW_RTC_PERSISTENT1_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT1_RSVD0_WIDTH)-1)<<HW_RTC_PERSISTENT1_RSVD0_BITPOS) 
                            15562 ; 324  |
                            15563 ; 325  |#define HW_RTC_PERSISTENT1_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT1_RSVD0_SETMASK)
                            15564 ; 326  |
                            15565 ; 327  |
                            15566 ; 328  |typedef union               
                            15567 ; 329  |{
                            15568 ; 330  |    struct {
                            15569 ; 331  |         int RSVD0      : HW_RTC_PERSISTENT1_RSVD0_WIDTH;
                            15570 ; 332  |    } B;
                            15571 ; 333  |    int I;
                            15572 ; 334  |    unsigned int U;
                            15573 ; 335  |} rtc_PERSISTENT1_type;
                            15574 ; 336  |#define HW_RTC_PERSISTENT1   (*(volatile rtc_PERSISTENT1_type _X*) (HW_RTC_BASEADDR+8))  /* RTC PERSISTENT Register1 */
                            15575 ; 337  |
                            15576 ; 338  |
                            15577 ; 339  |#endif
                            15578 ; 340  |
                            15579 ; 341  |
                            15580 ; 342  |
                            15581 ; 343  |
                            15582 ; 344  |
                            15583 ; 345  |
                            15584 ; 346  |
                            15585 ; 347  |
                            15586 ; 348  |
                            15587 ; 349  |
                            15588 ; 350  |
                            15589 ; 351  |
                            15590 ; 352  |
                            15591 ; 353  |
                            15592 
                            15594 
                            15595 ; 30   |#include "regsspare.h"
                            15596 
                            15598 
                            15599 ; 1    |#if !(defined(RESGSSPARE_INC))
                            15600 ; 2    |#define RESGSSPARE_INC 1
                            15601 ; 3    |
                            15602 ; 4    |#define HW_SPARER_BASEADDR (0xFA16)
                            15603 ; 5    |
                            15604 ; 6    |
                            15605 ; 7    |#define HW_SPARER_I2SS_BITPOS 0
                            15606 ; 8    |#define HW_SPARER_USB_SELECT_BITPOS 1
                            15607 ; 9    |#define HW_SPARER_USB_PLUGIN_BITPOS 8
                            15608 ; 10   |#define HW_SPARER_PSWITCH_BITPOS 9
                            15609 ; 11   |
                            15610 ; 12   |#define HW_SPARER_I2SS_SETMASK 1<<HW_SPARER_I2SS_BITPOS
                            15611 ; 13   |#define HW_SPARER_USB_SELECT_SETMASK 1<<HW_SPARER_USB_SELECT_BITPOS
                            15612 ; 14   |
                            15613 ; 15   |#define HW_SPARER_I2SS_CLRMASK ~(WORD)HW_SPARER_I2SS_SETMASK
                            15614 ; 16   |#define HW_SPARER_USB_SELECT_CLRMASK ~(WORD)HW_SPARER_USB_SELECT_SETMASK
                            15615 ; 17   |
                            15616 ; 18   |
                            15617 ; 19   |
                            15618 ; 20   |typedef union               
                            15619 ; 21   |{
                            15620 ; 22   |    struct {
                            15621 ; 23   |        int      I2SS       :1;     
                            15622 ; 24   |        int      USBSELECT  :1;     
                            15623 ; 25   |        unsigned            :6;
                            15624 ; 26   |        int      USBPLUGIN  :1;     
                            15625 ; 27   |        int      PSWITCH    :1;     
                            15626 ; 28   |    } B;
                            15627 ; 29   |
                            15628 ; 30   |    int I;
                            15629 ; 31   |
                            15630 ; 32   |} spare_type;
                            15631 ; 33   |#define HW_SPARER      (*(volatile spare_type _X*) (HW_SPARER_BASEADDR))
                            15632 ; 34   |
                            15633 ; 35   |
                            15634 ; 36   |
                            15635 ; 37   |#endif
                            15636 
                            15638 
                            15639 ; 31   |#include "regsspi.h"
                            15640 
                            15642 
                            15643 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15644 ; 2    |//;; Copyright(C) SigmaTel, Inc. 2002-2003
                            15645 ; 3    |//;; Filename    : regsspi.inc
                            15646 ; 4    |//;; Description : Register definitions for SPI interface
                            15647 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15648 ; 6    |
                            15649 ; 7    |/////////////////////////////////////////////////////////////////////////////////
                            15650 ; 8    |// The following naming conventions are followed in this file.
                            15651 ; 9    |// All registers are named using the format...
                            15652 ; 10   |//     HW_<module>_<regname>
                            15653 ; 11   |// where <module> is the module name which can be any of the following...
                            15654 ; 12   |//     USB20
                            15655 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            15656 ; 14   |// module name includes a number starting from 0 for the first instance of
                            15657 ; 15   |// that module)
                            15658 ; 16   |// <regname> is the specific register within that module
                            15659 ; 17   |// We also define the following...
                            15660 ; 18   |//     HW_<module>_<regname>_BITPOS
                            15661 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            15662 ; 20   |//     HW_<module>_<regname>_SETMASK
                            15663 ; 21   |// which does something else, and
                            15664 ; 22   |//     HW_<module>_<regname>_CLRMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  63

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15665 ; 23   |// which does something else.
                            15666 ; 24   |// Other rules
                            15667 ; 25   |//     All caps
                            15668 ; 26   |//     Numeric identifiers start at 0
                            15669 ; 27   |#if !(defined(regsspiinc))
                            15670 ; 28   |#define regsspiinc 1
                            15671 ; 29   |
                            15672 ; 30   |#include "types.h"
                            15673 
                            15675 
                            15676 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            15677 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            15678 ; 3    |//
                            15679 ; 4    |// Filename: types.h
                            15680 ; 5    |// Description: Standard data types
                            15681 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            15682 ; 7    |
                            15683 ; 8    |#ifndef _TYPES_H
                            15684 ; 9    |#define _TYPES_H
                            15685 ; 10   |
                            15686 ; 11   |// TODO:  move this outta here!
                            15687 ; 12   |#if !defined(NOERROR)
                            15688 ; 13   |#define NOERROR 0
                            15689 ; 14   |#define SUCCESS 0
                            15690 ; 15   |#endif 
                            15691 ; 16   |#if !defined(SUCCESS)
                            15692 ; 17   |#define SUCCESS  0
                            15693 ; 18   |#endif
                            15694 ; 19   |#if !defined(ERROR)
                            15695 ; 20   |#define ERROR   -1
                            15696 ; 21   |#endif
                            15697 ; 22   |#if !defined(FALSE)
                            15698 ; 23   |#define FALSE 0
                            15699 ; 24   |#endif
                            15700 ; 25   |#if !defined(TRUE)
                            15701 ; 26   |#define TRUE  1
                            15702 ; 27   |#endif
                            15703 ; 28   |
                            15704 ; 29   |#if !defined(NULL)
                            15705 ; 30   |#define NULL 0
                            15706 ; 31   |#endif
                            15707 ; 32   |
                            15708 ; 33   |#define MAX_INT     0x7FFFFF
                            15709 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            15710 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            15711 ; 36   |#define MAX_ULONG   (-1) 
                            15712 ; 37   |
                            15713 ; 38   |#define WORD_SIZE   24              // word size in bits
                            15714 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            15715 ; 40   |
                            15716 ; 41   |
                            15717 ; 42   |#define BYTE    unsigned char       // btVarName
                            15718 ; 43   |#define CHAR    signed char         // cVarName
                            15719 ; 44   |#define USHORT  unsigned short      // usVarName
                            15720 ; 45   |#define SHORT   unsigned short      // sVarName
                            15721 ; 46   |#define WORD    unsigned int        // wVarName
                            15722 ; 47   |#define INT     signed int          // iVarName
                            15723 ; 48   |#define DWORD   unsigned long       // dwVarName
                            15724 ; 49   |#define LONG    signed long         // lVarName
                            15725 ; 50   |#define BOOL    unsigned int        // bVarName
                            15726 ; 51   |#define FRACT   _fract              // frVarName
                            15727 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            15728 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            15729 ; 54   |#define FLOAT   float               // fVarName
                            15730 ; 55   |#define DBL     double              // dVarName
                            15731 ; 56   |#define ENUM    enum                // eVarName
                            15732 ; 57   |#define CMX     _complex            // cmxVarName
                            15733 ; 58   |typedef WORD UCS3;                   // 
                            15734 ; 59   |
                            15735 ; 60   |#define UINT16  unsigned short
                            15736 ; 61   |#define UINT8   unsigned char   
                            15737 ; 62   |#define UINT32  unsigned long
                            15738 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            15739 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            15740 ; 65   |#define WCHAR   UINT16
                            15741 ; 66   |
                            15742 ; 67   |//UINT128 is 16 bytes or 6 words
                            15743 ; 68   |typedef struct UINT128_3500 {   
                            15744 ; 69   |    int val[6];     
                            15745 ; 70   |} UINT128_3500;
                            15746 ; 71   |
                            15747 ; 72   |#define UINT128   UINT128_3500
                            15748 ; 73   |
                            15749 ; 74   |// Little endian word packed byte strings:   
                            15750 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15751 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15752 ; 77   |// Little endian word packed byte strings:   
                            15753 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15754 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15755 ; 80   |
                            15756 ; 81   |// Declare Memory Spaces To Use When Coding
                            15757 ; 82   |// A. Sector Buffers
                            15758 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            15759 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            15760 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            15761 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            15762 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            15763 ; 88   |// B. Media DDI Memory
                            15764 ; 89   |#define MEDIA_DDI_MEM _Y
                            15765 ; 90   |
                            15766 ; 91   |
                            15767 ; 92   |
                            15768 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            15769 ; 94   |// Examples of circular pointers:
                            15770 ; 95   |//    INT CIRC cpiVarName
                            15771 ; 96   |//    DWORD CIRC cpdwVarName
                            15772 ; 97   |
                            15773 ; 98   |#define RETCODE INT                 // rcVarName
                            15774 ; 99   |
                            15775 ; 100  |// generic bitfield structure
                            15776 ; 101  |struct Bitfield {
                            15777 ; 102  |    unsigned int B0  :1;
                            15778 ; 103  |    unsigned int B1  :1;
                            15779 ; 104  |    unsigned int B2  :1;
                            15780 ; 105  |    unsigned int B3  :1;
                            15781 ; 106  |    unsigned int B4  :1;
                            15782 ; 107  |    unsigned int B5  :1;
                            15783 ; 108  |    unsigned int B6  :1;
                            15784 ; 109  |    unsigned int B7  :1;
                            15785 ; 110  |    unsigned int B8  :1;
                            15786 ; 111  |    unsigned int B9  :1;
                            15787 ; 112  |    unsigned int B10 :1;
                            15788 ; 113  |    unsigned int B11 :1;
                            15789 ; 114  |    unsigned int B12 :1;
                            15790 ; 115  |    unsigned int B13 :1;
                            15791 ; 116  |    unsigned int B14 :1;
                            15792 ; 117  |    unsigned int B15 :1;
                            15793 ; 118  |    unsigned int B16 :1;
                            15794 ; 119  |    unsigned int B17 :1;
                            15795 ; 120  |    unsigned int B18 :1;
                            15796 ; 121  |    unsigned int B19 :1;
                            15797 ; 122  |    unsigned int B20 :1;
                            15798 ; 123  |    unsigned int B21 :1;
                            15799 ; 124  |    unsigned int B22 :1;
                            15800 ; 125  |    unsigned int B23 :1;
                            15801 ; 126  |};
                            15802 ; 127  |
                            15803 ; 128  |union BitInt {
                            15804 ; 129  |        struct Bitfield B;
                            15805 ; 130  |        int        I;
                            15806 ; 131  |};
                            15807 ; 132  |
                            15808 ; 133  |#define MAX_MSG_LENGTH 10
                            15809 ; 134  |struct CMessage
                            15810 ; 135  |{
                            15811 ; 136  |        unsigned int m_uLength;
                            15812 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            15813 ; 138  |};
                            15814 ; 139  |
                            15815 ; 140  |typedef struct {
                            15816 ; 141  |    WORD m_wLength;
                            15817 ; 142  |    WORD m_wMessage;
                            15818 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            15819 ; 144  |} Message;
                            15820 ; 145  |
                            15821 ; 146  |struct MessageQueueDescriptor
                            15822 ; 147  |{
                            15823 ; 148  |        int *m_pBase;
                            15824 ; 149  |        int m_iModulo;
                            15825 ; 150  |        int m_iSize;
                            15826 ; 151  |        int *m_pHead;
                            15827 ; 152  |        int *m_pTail;
                            15828 ; 153  |};
                            15829 ; 154  |
                            15830 ; 155  |struct ModuleEntry
                            15831 ; 156  |{
                            15832 ; 157  |    int m_iSignaledEventMask;
                            15833 ; 158  |    int m_iWaitEventMask;
                            15834 ; 159  |    int m_iResourceOfCode;
                            15835 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            15836 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            15837 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            15838 ; 163  |    int m_uTimeOutHigh;
                            15839 ; 164  |    int m_uTimeOutLow;
                            15840 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            15841 ; 166  |};
                            15842 ; 167  |
                            15843 ; 168  |union WaitMask{
                            15844 ; 169  |    struct B{
                            15845 ; 170  |        unsigned int m_bNone     :1;
                            15846 ; 171  |        unsigned int m_bMessage  :1;
                            15847 ; 172  |        unsigned int m_bTimer    :1;
                            15848 ; 173  |        unsigned int m_bButton   :1;
                            15849 ; 174  |    } B;
                            15850 ; 175  |    int I;
                            15851 ; 176  |} ;
                            15852 ; 177  |
                            15853 ; 178  |
                            15854 ; 179  |struct Button {
                            15855 ; 180  |        WORD wButtonEvent;
                            15856 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            15857 ; 182  |};
                            15858 ; 183  |
                            15859 ; 184  |struct Message {
                            15860 ; 185  |        WORD wMsgLength;
                            15861 ; 186  |        WORD wMsgCommand;
                            15862 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            15863 ; 188  |};
                            15864 ; 189  |
                            15865 ; 190  |union EventTypes {
                            15866 ; 191  |        struct CMessage msg;
                            15867 ; 192  |        struct Button Button ;
                            15868 ; 193  |        struct Message Message;
                            15869 ; 194  |};
                            15870 ; 195  |
                            15871 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            15872 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            15873 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            15874 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            15875 ; 200  |
                            15876 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            15877 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            15878 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            15879 ; 204  |
                            15880 ; 205  |#if DEBUG
                            15881 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            15882 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            15883 ; 208  |#else 
                            15884 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            15885 ; 210  |#define DebugBuildAssert(x)    
                            15886 ; 211  |#endif
                            15887 ; 212  |
                            15888 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            15889 ; 214  |//  #pragma asm
                            15890 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            15891 ; 216  |//  #pragma endasm
                            15892 ; 217  |
                            15893 ; 218  |
                            15894 ; 219  |#ifdef COLOR_262K
                            15895 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            15896 ; 221  |#elif defined(COLOR_65K)
                            15897 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            15898 ; 223  |#else
                            15899 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            15900 ; 225  |#endif
                            15901 ; 226  |    
                            15902 ; 227  |#endif // #ifndef _TYPES_H
                            15903 
                            15905 
                            15906 ; 31   |
                            15907 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15908 ; 33   |
                            15909 ; 34   |//   SPI STMP3500 Registers 
                            15910 ; 35   |//   Last Updated 7.7.2003 Dave Dyches
                            15911 ; 36   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15912 ; 37   |
                            15913 ; 38   |#define HW_SPI_BASEADDR (0xFFF9)
                            15914 ; 39   |
                            15915 ; 40   |
                            15916 ; 41   |
                            15917 ; 42   |// /////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  64

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15918 ; 43   |// //  SPI Control/Status Register Bit Definitions
                            15919 ; 44   |#define HW_SPCSR_SPE_BITPOS (0)
                            15920 ; 45   |#define HW_SPCSR_MSTR_BITPOS (1)
                            15921 ; 46   |#define HW_SPCSR_SPIE_BITPOS (2)
                            15922 ; 47   |#define HW_SPCSR_CPOL_BITPOS (3)
                            15923 ; 48   |#define HW_SPCSR_CPHA_BITPOS (4)
                            15924 ; 49   |#define HW_SPCSR_SPIF_BITPOS (5)
                            15925 ; 50   |#define HW_SPCSR_WCOL_BITPOS (6)
                            15926 ; 51   |#define HW_SPCSR_MODF_BITPOS (7)
                            15927 ; 52   |#define HW_SPCSR_DIV_BITPOS (8)
                            15928 ; 53   |#define HW_SPCSR_RSVD_BITPOS (16)
                            15929 ; 54   |
                            15930 ; 55   |#define HW_SPCSR_SPE_WIDTH (1)
                            15931 ; 56   |#define HW_SPCSR_MSTR_WIDTH (1)
                            15932 ; 57   |#define HW_SPCSR_SPIE_WIDTH (1)
                            15933 ; 58   |#define HW_SPCSR_CPOL_WIDTH (1)
                            15934 ; 59   |#define HW_SPCSR_CPHA_WIDTH (1)
                            15935 ; 60   |#define HW_SPCSR_SPIF_WIDTH (1)
                            15936 ; 61   |#define HW_SPCSR_WCOL_WIDTH (1)
                            15937 ; 62   |#define HW_SPCSR_MODF_WIDTH (1)
                            15938 ; 63   |#define HW_SPCSR_DIV_WIDTH (8)
                            15939 ; 64   |#define HW_SPCSR_RSVD_WIDTH (8)
                            15940 ; 65   |
                            15941 ; 66   |#define HW_SPCSR_SPE_SETMASK (((1<<HW_SPCSR_SPE_WIDTH)-1)<<HW_SPCSR_SPE_BITPOS)
                            15942 ; 67   |#define HW_SPCSR_MSTR_SETMASK (((1<<HW_SPCSR_MSTR_WIDTH)-1)<<HW_SPCSR_MSTR_BITPOS)
                            15943 ; 68   |#define HW_SPCSR_SPIE_SETMASK (((1<<HW_SPCSR_SPIE_WIDTH)-1)<<HW_SPCSR_SPIE_BITPOS)
                            15944 ; 69   |#define HW_SPCSR_CPOL_SETMASK (((1<<HW_SPCSR_CPOL_WIDTH)-1)<<HW_SPCSR_CPOL_BITPOS)
                            15945 ; 70   |#define HW_SPCSR_CPHA_SETMASK (((1<<HW_SPCSR_CPHA_WIDTH)-1)<<HW_SPCSR_CPHA_BITPOS)
                            15946 ; 71   |#define HW_SPCSR_SPIF_SETMASK (((1<<HW_SPCSR_SPIF_WIDTH)-1)<<HW_SPCSR_SPIF_BITPOS)
                            15947 ; 72   |#define HW_SPCSR_WCOL_SETMASK (((1<<HW_SPCSR_WCOL_WIDTH)-1)<<HW_SPCSR_WCOL_BITPOS)
                            15948 ; 73   |#define HW_SPCSR_MODF_SETMASK (((1<<HW_SPCSR_MODF_WIDTH)-1)<<HW_SPCSR_MODF_BITPOS)
                            15949 ; 74   |#define HW_SPCSR_DIV_SETMASK (((1<<HW_SPCSR_DIV_WIDTH)-1)<<HW_SPCSR_DIV_BITPOS)
                            15950 ; 75   |#define HW_SPCSR_RSVD_SETMASK (((1<<HW_SPCSR_RSVD_WIDTH)-1)<<HW_SPCSR_RSVD_BITPOS)
                            15951 ; 76   |
                            15952 ; 77   |#define HW_SPCSR_SPE_CLRMASK (~(WORD)HW_SPCSR_SPE_SETMASK)
                            15953 ; 78   |#define HW_SPCSR_MSTR_CLRMASK (~(WORD)HW_SPCSR_MSTR_SETMASK)
                            15954 ; 79   |#define HW_SPCSR_SPIE_CLRMASK (~(WORD)HW_SPCSR_SPIE_SETMASK)
                            15955 ; 80   |#define HW_SPCSR_CPOL_CLRMASK (~(WORD)HW_SPCSR_CPOL_SETMASK)
                            15956 ; 81   |#define HW_SPCSR_CPHA_CLRMASK (~(WORD)HW_SPCSR_CPHA_SETMASK)
                            15957 ; 82   |#define HW_SPCSR_SPIF_CLRMASK (~(WORD)HW_SPCSR_SPIF_SETMASK)
                            15958 ; 83   |#define HW_SPCSR_WCOL_CLRMASK (~(WORD)HW_SPCSR_WCOL_SETMASK)
                            15959 ; 84   |#define HW_SPCSR_MODF_CLRMASK (~(WORD)HW_SPCSR_MODF_SETMASK)
                            15960 ; 85   |#define HW_SPCSR_DIV_CLRMASK (~(WORD)HW_SPCSR_DIV_SETMASK)
                            15961 ; 86   |#define HW_SPCSR_RSVD_CLRMASK (~(WORD)HW_SPCSR_RSVD_SETMASK)
                            15962 ; 87   |
                            15963 ; 88   |typedef union               
                            15964 ; 89   |{
                            15965 ; 90   |    struct {
                            15966 ; 91   |        int SPE                 : HW_SPCSR_SPE_WIDTH;    
                            15967 ; 92   |        int MSTR                : HW_SPCSR_MSTR_WIDTH;
                            15968 ; 93   |        int SPIE                    : HW_SPCSR_SPIE_WIDTH;
                            15969 ; 94   |        int CPOL                : HW_SPCSR_CPOL_WIDTH;
                            15970 ; 95   |        int CPHA                : HW_SPCSR_CPHA_WIDTH;
                            15971 ; 96   |        int SPIF                : HW_SPCSR_SPIF_WIDTH;
                            15972 ; 97   |        int WCOL                    : HW_SPCSR_WCOL_WIDTH;
                            15973 ; 98   |        int MODF                : HW_SPCSR_MODF_WIDTH;
                            15974 ; 99   |        int DIV                 : HW_SPCSR_DIV_WIDTH;
                            15975 ; 100  |    } B;
                            15976 ; 101  |
                            15977 ; 102  |    int I;
                            15978 ; 103  |    unsigned int U;
                            15979 ; 104  |} spcsr_type;
                            15980 ; 105  |#define HW_SPCSR      (*(volatile spcsr_type _X*) (HW_SPI_BASEADDR))    /* SPI Control / Status Register */
                            15981 ; 106  |
                            15982 ; 107  |// /////////////////////////////////////////////
                            15983 ; 108  |// //  SPI Data Register Bit Definitions
                            15984 ; 109  |#define HW_SPDR_SPIDATA_BITPOS (0)
                            15985 ; 110  |#define HW_SPDR_RSVD_BITPOS (8)
                            15986 ; 111  |
                            15987 ; 112  |#define HW_SPDR_SPIDATA_WIDTH (8)
                            15988 ; 113  |#define HW_SPDR_RSVD_WIDTH (16)
                            15989 ; 114  |
                            15990 ; 115  |#define HW_SPDR_SPIDATA_SETMASK (((1<<HW_SPDR_SPIDATA_WIDTH)-1)<<HW_SPDR_SPIDATA_BITPOS)
                            15991 ; 116  |#define HW_SPDR_RSVD_SETMASK (((1<<HW_SPDR_RSVD_WIDTH)-1)<<HW_SPDR_RSVD_BITPOS)
                            15992 ; 117  |
                            15993 ; 118  |#define HW_SPDR_SPIDATA_CLRMASK (~(WORD)HW_SPDR_SPIDATA_SETMASK) 
                            15994 ; 119  |#define HW_SPDR_RSVD_CLRMASK (~(WORD)HW_SPDR_RSVD_SETMASK)
                            15995 ; 120  |
                            15996 ; 121  |typedef union               
                            15997 ; 122  |{
                            15998 ; 123  |    struct {
                            15999 ; 124  |        int SPIDATA                     : HW_SPDR_SPIDATA_WIDTH;
                            16000 ; 125  |    } B;
                            16001 ; 126  |
                            16002 ; 127  |    int I;
                            16003 ; 128  |    unsigned int U;
                            16004 ; 129  |} spdr_type;
                            16005 ; 130  |#define HW_SPDR      (*(volatile spdr_type _X*) (HW_SPI_BASEADDR+1))    /* SPI Data Register */
                            16006 ; 131  |
                            16007 ; 132  |
                            16008 ; 133  |#endif
                            16009 ; 134  |
                            16010 ; 135  |
                            16011 
                            16013 
                            16014 ; 32   |#include "regsswizzle.h"
                            16015 
                            16017 
                            16018 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16019 ; 2    |//;; Copyright(C) SigmaTel, Inc. 2002-2003
                            16020 ; 3    |//;; Filename    : regsswizzle.inc
                            16021 ; 4    |//;; Description : Register definitions for Swizzle interface
                            16022 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16023 ; 6    |
                            16024 ; 7    |/////////////////////////////////////////////////////////////////////////////////
                            16025 ; 8    |// The following naming conventions are followed in this file.
                            16026 ; 9    |// All registers are named using the format...
                            16027 ; 10   |//     HW_<module>_<regname>
                            16028 ; 11   |// where <module> is the module name which can be any of the following...
                            16029 ; 12   |//     USB20
                            16030 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            16031 ; 14   |// module name includes a number starting from 0 for the first instance of
                            16032 ; 15   |// that module)
                            16033 ; 16   |// <regname> is the specific register within that module
                            16034 ; 17   |// We also define the following...
                            16035 ; 18   |//     HW_<module>_<regname>_BITPOS
                            16036 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            16037 ; 20   |//     HW_<module>_<regname>_SETMASK
                            16038 ; 21   |// which does something else, and
                            16039 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            16040 ; 23   |// which does something else.
                            16041 ; 24   |// Other rules
                            16042 ; 25   |//     All caps
                            16043 ; 26   |//     Numeric identifiers start at 0
                            16044 ; 27   |#if !(defined(regsswizzleinc))
                            16045 ; 28   |#define regsswizzleinc 1
                            16046 ; 29   |
                            16047 ; 30   |#include "types.h"
                            16048 
                            16050 
                            16051 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            16052 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            16053 ; 3    |//
                            16054 ; 4    |// Filename: types.h
                            16055 ; 5    |// Description: Standard data types
                            16056 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            16057 ; 7    |
                            16058 ; 8    |#ifndef _TYPES_H
                            16059 ; 9    |#define _TYPES_H
                            16060 ; 10   |
                            16061 ; 11   |// TODO:  move this outta here!
                            16062 ; 12   |#if !defined(NOERROR)
                            16063 ; 13   |#define NOERROR 0
                            16064 ; 14   |#define SUCCESS 0
                            16065 ; 15   |#endif 
                            16066 ; 16   |#if !defined(SUCCESS)
                            16067 ; 17   |#define SUCCESS  0
                            16068 ; 18   |#endif
                            16069 ; 19   |#if !defined(ERROR)
                            16070 ; 20   |#define ERROR   -1
                            16071 ; 21   |#endif
                            16072 ; 22   |#if !defined(FALSE)
                            16073 ; 23   |#define FALSE 0
                            16074 ; 24   |#endif
                            16075 ; 25   |#if !defined(TRUE)
                            16076 ; 26   |#define TRUE  1
                            16077 ; 27   |#endif
                            16078 ; 28   |
                            16079 ; 29   |#if !defined(NULL)
                            16080 ; 30   |#define NULL 0
                            16081 ; 31   |#endif
                            16082 ; 32   |
                            16083 ; 33   |#define MAX_INT     0x7FFFFF
                            16084 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            16085 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            16086 ; 36   |#define MAX_ULONG   (-1) 
                            16087 ; 37   |
                            16088 ; 38   |#define WORD_SIZE   24              // word size in bits
                            16089 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            16090 ; 40   |
                            16091 ; 41   |
                            16092 ; 42   |#define BYTE    unsigned char       // btVarName
                            16093 ; 43   |#define CHAR    signed char         // cVarName
                            16094 ; 44   |#define USHORT  unsigned short      // usVarName
                            16095 ; 45   |#define SHORT   unsigned short      // sVarName
                            16096 ; 46   |#define WORD    unsigned int        // wVarName
                            16097 ; 47   |#define INT     signed int          // iVarName
                            16098 ; 48   |#define DWORD   unsigned long       // dwVarName
                            16099 ; 49   |#define LONG    signed long         // lVarName
                            16100 ; 50   |#define BOOL    unsigned int        // bVarName
                            16101 ; 51   |#define FRACT   _fract              // frVarName
                            16102 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            16103 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            16104 ; 54   |#define FLOAT   float               // fVarName
                            16105 ; 55   |#define DBL     double              // dVarName
                            16106 ; 56   |#define ENUM    enum                // eVarName
                            16107 ; 57   |#define CMX     _complex            // cmxVarName
                            16108 ; 58   |typedef WORD UCS3;                   // 
                            16109 ; 59   |
                            16110 ; 60   |#define UINT16  unsigned short
                            16111 ; 61   |#define UINT8   unsigned char   
                            16112 ; 62   |#define UINT32  unsigned long
                            16113 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            16114 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            16115 ; 65   |#define WCHAR   UINT16
                            16116 ; 66   |
                            16117 ; 67   |//UINT128 is 16 bytes or 6 words
                            16118 ; 68   |typedef struct UINT128_3500 {   
                            16119 ; 69   |    int val[6];     
                            16120 ; 70   |} UINT128_3500;
                            16121 ; 71   |
                            16122 ; 72   |#define UINT128   UINT128_3500
                            16123 ; 73   |
                            16124 ; 74   |// Little endian word packed byte strings:   
                            16125 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16126 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16127 ; 77   |// Little endian word packed byte strings:   
                            16128 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16129 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16130 ; 80   |
                            16131 ; 81   |// Declare Memory Spaces To Use When Coding
                            16132 ; 82   |// A. Sector Buffers
                            16133 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            16134 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            16135 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            16136 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            16137 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            16138 ; 88   |// B. Media DDI Memory
                            16139 ; 89   |#define MEDIA_DDI_MEM _Y
                            16140 ; 90   |
                            16141 ; 91   |
                            16142 ; 92   |
                            16143 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            16144 ; 94   |// Examples of circular pointers:
                            16145 ; 95   |//    INT CIRC cpiVarName
                            16146 ; 96   |//    DWORD CIRC cpdwVarName
                            16147 ; 97   |
                            16148 ; 98   |#define RETCODE INT                 // rcVarName
                            16149 ; 99   |
                            16150 ; 100  |// generic bitfield structure
                            16151 ; 101  |struct Bitfield {
                            16152 ; 102  |    unsigned int B0  :1;
                            16153 ; 103  |    unsigned int B1  :1;
                            16154 ; 104  |    unsigned int B2  :1;
                            16155 ; 105  |    unsigned int B3  :1;
                            16156 ; 106  |    unsigned int B4  :1;
                            16157 ; 107  |    unsigned int B5  :1;
                            16158 ; 108  |    unsigned int B6  :1;
                            16159 ; 109  |    unsigned int B7  :1;
                            16160 ; 110  |    unsigned int B8  :1;
                            16161 ; 111  |    unsigned int B9  :1;
                            16162 ; 112  |    unsigned int B10 :1;
                            16163 ; 113  |    unsigned int B11 :1;
                            16164 ; 114  |    unsigned int B12 :1;
                            16165 ; 115  |    unsigned int B13 :1;
                            16166 ; 116  |    unsigned int B14 :1;
                            16167 ; 117  |    unsigned int B15 :1;
                            16168 ; 118  |    unsigned int B16 :1;
                            16169 ; 119  |    unsigned int B17 :1;
                            16170 ; 120  |    unsigned int B18 :1;
                            16171 ; 121  |    unsigned int B19 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  65

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16172 ; 122  |    unsigned int B20 :1;
                            16173 ; 123  |    unsigned int B21 :1;
                            16174 ; 124  |    unsigned int B22 :1;
                            16175 ; 125  |    unsigned int B23 :1;
                            16176 ; 126  |};
                            16177 ; 127  |
                            16178 ; 128  |union BitInt {
                            16179 ; 129  |        struct Bitfield B;
                            16180 ; 130  |        int        I;
                            16181 ; 131  |};
                            16182 ; 132  |
                            16183 ; 133  |#define MAX_MSG_LENGTH 10
                            16184 ; 134  |struct CMessage
                            16185 ; 135  |{
                            16186 ; 136  |        unsigned int m_uLength;
                            16187 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            16188 ; 138  |};
                            16189 ; 139  |
                            16190 ; 140  |typedef struct {
                            16191 ; 141  |    WORD m_wLength;
                            16192 ; 142  |    WORD m_wMessage;
                            16193 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            16194 ; 144  |} Message;
                            16195 ; 145  |
                            16196 ; 146  |struct MessageQueueDescriptor
                            16197 ; 147  |{
                            16198 ; 148  |        int *m_pBase;
                            16199 ; 149  |        int m_iModulo;
                            16200 ; 150  |        int m_iSize;
                            16201 ; 151  |        int *m_pHead;
                            16202 ; 152  |        int *m_pTail;
                            16203 ; 153  |};
                            16204 ; 154  |
                            16205 ; 155  |struct ModuleEntry
                            16206 ; 156  |{
                            16207 ; 157  |    int m_iSignaledEventMask;
                            16208 ; 158  |    int m_iWaitEventMask;
                            16209 ; 159  |    int m_iResourceOfCode;
                            16210 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            16211 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            16212 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            16213 ; 163  |    int m_uTimeOutHigh;
                            16214 ; 164  |    int m_uTimeOutLow;
                            16215 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            16216 ; 166  |};
                            16217 ; 167  |
                            16218 ; 168  |union WaitMask{
                            16219 ; 169  |    struct B{
                            16220 ; 170  |        unsigned int m_bNone     :1;
                            16221 ; 171  |        unsigned int m_bMessage  :1;
                            16222 ; 172  |        unsigned int m_bTimer    :1;
                            16223 ; 173  |        unsigned int m_bButton   :1;
                            16224 ; 174  |    } B;
                            16225 ; 175  |    int I;
                            16226 ; 176  |} ;
                            16227 ; 177  |
                            16228 ; 178  |
                            16229 ; 179  |struct Button {
                            16230 ; 180  |        WORD wButtonEvent;
                            16231 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            16232 ; 182  |};
                            16233 ; 183  |
                            16234 ; 184  |struct Message {
                            16235 ; 185  |        WORD wMsgLength;
                            16236 ; 186  |        WORD wMsgCommand;
                            16237 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            16238 ; 188  |};
                            16239 ; 189  |
                            16240 ; 190  |union EventTypes {
                            16241 ; 191  |        struct CMessage msg;
                            16242 ; 192  |        struct Button Button ;
                            16243 ; 193  |        struct Message Message;
                            16244 ; 194  |};
                            16245 ; 195  |
                            16246 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            16247 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            16248 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            16249 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            16250 ; 200  |
                            16251 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            16252 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            16253 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            16254 ; 204  |
                            16255 ; 205  |#if DEBUG
                            16256 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            16257 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            16258 ; 208  |#else 
                            16259 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            16260 ; 210  |#define DebugBuildAssert(x)    
                            16261 ; 211  |#endif
                            16262 ; 212  |
                            16263 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            16264 ; 214  |//  #pragma asm
                            16265 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            16266 ; 216  |//  #pragma endasm
                            16267 ; 217  |
                            16268 ; 218  |
                            16269 ; 219  |#ifdef COLOR_262K
                            16270 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            16271 ; 221  |#elif defined(COLOR_65K)
                            16272 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            16273 ; 223  |#else
                            16274 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            16275 ; 225  |#endif
                            16276 ; 226  |    
                            16277 ; 227  |#endif // #ifndef _TYPES_H
                            16278 
                            16280 
                            16281 ; 31   |
                            16282 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16283 ; 33   |
                            16284 ; 34   |//   SWIZZLE STMP3500 Registers 
                            16285 ; 35   |//   Last Updated 7.11.2003 Dave Dyches
                            16286 ; 36   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16287 ; 37   |
                            16288 ; 38   |
                            16289 ; 39   |
                            16290 ; 40   |
                            16291 ; 41   |
                            16292 ; 42   |#define HW_SWIZZLE_BASEADDR 0xF380
                            16293 ; 43   |
                            16294 ; 44   |
                            16295 ; 45   |
                            16296 ; 46   |////  Swizzle CSR1 (HW_SWIZZLECSR1) Bit Definitions
                            16297 ; 47   |#define HW_SWIZZLECSR1_EN_BITPOS (0)
                            16298 ; 48   |#define HW_SWIZZLECSR1_LA_BITPOS (1)
                            16299 ; 49   |#define HW_SWIZZLECSR1_LNR_BITPOS (2)
                            16300 ; 50   |#define HW_SWIZZLECSR1_SIGN_BITPOS (3)
                            16301 ; 51   |#define HW_SWIZZLECSR1_SHIFT_BITPOS (4)
                            16302 ; 52   |#define HW_SWIZZLECSR1_MEM_BITPOS (8)
                            16303 ; 53   |#define HW_SWIZZLECSR1_CLK_OFF_BITPOS (9)
                            16304 ; 54   |#define HW_SWIZZLECSR1_NEWADD_BITPOS (10)
                            16305 ; 55   |#define HW_SWIZZLECSR1_RSVD_BITPOS (11)
                            16306 ; 56   |
                            16307 ; 57   |#define HW_SWIZZLECSR1_EN_WIDTH (1)
                            16308 ; 58   |#define HW_SWIZZLECSR1_LA_WIDTH (1)
                            16309 ; 59   |#define HW_SWIZZLECSR1_LNR_WIDTH (1)
                            16310 ; 60   |#define HW_SWIZZLECSR1_SIGN_WIDTH (1)
                            16311 ; 61   |#define HW_SWIZZLECSR1_SHIFT_WIDTH (4)
                            16312 ; 62   |#define HW_SWIZZLECSR1_MEM_WIDTH (1)
                            16313 ; 63   |#define HW_SWIZZLECSR1_CLK_OFF_WIDTH (1)
                            16314 ; 64   |#define HW_SWIZZLECSR1_NEWADD_WIDTH (1)
                            16315 ; 65   |#define HW_SWIZZLECSR1_RSVD_WIDTH (13)
                            16316 ; 66   |
                            16317 ; 67   |#define HW_SWIZZLECSR1_EN_SETMASK (((1<HW_SWIZZLECSR1_EN_WIDTH)-1)<<HW_SWIZZLECSR1_EN_BITPOS)
                            16318 ; 68   |#define HW_SWIZZLECSR1_LA_SETMASK (((1<HW_SWIZZLECSR1_LA_WIDTH)-1)<<HW_SWIZZLECSR1_LA_BITPOS)
                            16319 ; 69   |#define HW_SWIZZLECSR1_LNR_SETMASK (((1<HW_SWIZZLECSR1_LNR_WIDTH)-1)<<HW_SWIZZLECSR1_LNR_BITPOS)
                            16320 ; 70   |#define HW_SWIZZLECSR1_SIGN_SETMASK (((1<HW_SWIZZLECSR1_SIGN_WIDTH)-1)<<HW_SWIZZLECSR1_SIGN_BITPOS)
                            16321 ; 71   |#define HW_SWIZZLECSR1_SHIFT_SETMASK (((1<HW_SWIZZLECSR1_SHIFT_WIDTH)-1)<<HW_SWIZZLECSR1_SHIFT_BITPOS)
                            16322 ; 72   |#define HW_SWIZZLECSR1_MEM_SETMASK (((1<HW_SWIZZLECSR1_MEM_WIDTH)-1)<<HW_SWIZZLECSR1_MEM_BITPOS)
                            16323 ; 73   |#define HW_SWIZZLECSR1_CLK_OFF_SETMASK (((1<HW_SWIZZLECSR1_CLK_OFF_WIDTH)-1)<<HW_SWIZZLECSR1_CLK_OFF_BITPOS)
                            16324 ; 74   |#define HW_SWIZZLECSR1_NEWADD_SETMASK (((1<HW_SWIZZLECSR1_NEWADD_WIDTH)-1)<<HW_SWIZZLECSR1_NEWADD_BITPOS)
                            16325 ; 75   |#define HW_SWIZZLECSR1_RSVD_SETMASK (((1<HW_SWIZZLECSR1_RSVD_WIDTH)-1)<<HW_SWIZZLECSR1_RSVD_BITPOS)
                            16326 ; 76   |
                            16327 ; 77   |#define HW_SWIZZLECSR1_EN_CLRMASK (~(WORD)HW_SWIZZLECSR1_EN_SETMASK)
                            16328 ; 78   |#define HW_SWIZZLECSR1_LA_CLRMASK (~(WORD)HW_SWIZZLECSR1_LA_SETMASK)
                            16329 ; 79   |#define HW_SWIZZLECSR1_LNR_CLRMASK (~(WORD)HW_SWIZZLECSR1_LNR_SETMASK)
                            16330 ; 80   |#define HW_SWIZZLECSR1_SIGN_CLRMASK (~(WORD)HW_SWIZZLECSR1_SIGN_SETMASK)
                            16331 ; 81   |#define HW_SWIZZLECSR1_SHIFT_CLRMASK (~(WORD)HW_SWIZZLECSR1_SHIFT_SETMASK)
                            16332 ; 82   |#define HW_SWIZZLECSR1_MEM_CLRMASK (~(WORD)HW_SWIZZLECSR1_MEM_SETMASK)
                            16333 ; 83   |#define HW_SWIZZLECSR1_CLK_OFF_CLRMASK (~(WORD)HW_SWIZZLECSR1_CLK_OFF_SETMASK)
                            16334 ; 84   |#define HW_SWIZZLECSR1_NEWADD_CLRMASK (~(WORD)HW_SWIZZLECSR1_NEWADD_SETMASK)
                            16335 ; 85   |#define HW_SWIZZLECSR1_RSVD_CLRMASK (~(WORD)HW_SWIZZLECSR1_RSVD_SETMASK)
                            16336 ; 86   |
                            16337 ; 87   |////////////////////////////////////////////////////////////////////////////////
                            16338 ; 88   |//  Bit Manipulation Unit Registers
                            16339 ; 89   |////////////////////////////////////////////////////////////////////////////////
                            16340 ; 90   |typedef union
                            16341 ; 91   |{
                            16342 ; 92   |    struct
                            16343 ; 93   |    {
                            16344 ; 94   |    int EN      :1;     /* Swizzle Enable                           */
                            16345 ; 95   |    int LA      :1;     /* Left Align Data                          */
                            16346 ; 96   |    int LNR     :1;     /* Left Barrel Shift                        */
                            16347 ; 97   |    int SIGN    :1;     /* Sign Extend Data                         */
                            16348 ; 98   |    unsigned SHIFT :4;          /* Number of positions to shift (0 to 23)   */
                            16349 ; 99   |    int MEM     :1;     /* Manipulate in Memory (not in registers)  */
                            16350 ; 100  |    int CLK_OFF :1;     /* Gate the Clock, Power Off                */
                            16351 ; 101  |    int NEWADD  :1;     /* Place the data into a new location       */     
                            16352 ; 102  |    } B;
                            16353 ; 103  |    int I;
                            16354 ; 104  |    unsigned U;
                            16355 ; 105  |} swizzlecsr1_type;
                            16356 ; 106  |////////////////////////////////////////////////////////////////////////////////
                            16357 ; 107  |#define HW_SWIZZLECS1R (*(volatile swizzlecsr1_type _X*) (HW_SWIZZLE_BASEADDR))       /* Swizzle Control & Status Register 1 */
                            16358 ; 108  |
                            16359 ; 109  |////  Swizzle CSR2 (HW_SWIZZLECSR2) Bit Definitions
                            16360 ; 110  |#define HW_SWIZZLECSR2_KICK_BITPOS (0)
                            16361 ; 111  |#define HW_SWIZZLECSR2_SASEL_BITPOS (1)
                            16362 ; 112  |#define HW_SWIZZLECSR2_DESASEL_BITPOS (3)
                            16363 ; 113  |#define HW_SWIZZLECSR2_BIGE_BITPOS (5)
                            16364 ; 114  |#define HW_SWIZZLECSR2_BITREV_BITPOS (6)
                            16365 ; 115  |#define HW_SWIZZLECSR2_PLSB_BITPOS (7)
                            16366 ; 116  |#define HW_SWIZZLECSR2_PISB_OFF_BITPOS (8)
                            16367 ; 117  |#define HW_SWIZZLECSR2_PMSB_BITPOS (9)
                            16368 ; 118  |#define HW_SWIZZLECSR2_P16L_BITPOS (10)
                            16369 ; 119  |#define HW_SWIZZLECSR2_P16I_BITPOS (11)
                            16370 ; 120  |#define HW_SWIZZLECSR2_BS_EN_BITPOS (12)
                            16371 ; 121  |#define HW_SWIZZLECSR2_SBYTEDEST_BITPOS (13)
                            16372 ; 122  |#define HW_SWIZZLECSR2_UNKICK_BITPOS (15)
                            16373 ; 123  |#define HW_SWIZZLECSR2_RSVD_BITPOS (16)
                            16374 ; 124  |
                            16375 ; 125  |#define HW_SWIZZLECSR2_KICK_WIDTH (1)
                            16376 ; 126  |#define HW_SWIZZLECSR2_SASEL_WIDTH (2)
                            16377 ; 127  |#define HW_SWIZZLECSR2_DESASEL_WIDTH (2)
                            16378 ; 128  |#define HW_SWIZZLECSR2_BIGE_WIDTH (1)
                            16379 ; 129  |#define HW_SWIZZLECSR2_BITREV_WIDTH (1)
                            16380 ; 130  |#define HW_SWIZZLECSR2_PLSB_WIDTH (1)
                            16381 ; 131  |#define HW_SWIZZLECSR2_PMSB_WIDTH (1)
                            16382 ; 132  |#define HW_SWIZZLECSR2_P16L_WIDTH (1)
                            16383 ; 133  |#define HW_SWIZZLECSR2_P16I_WIDTH (1)
                            16384 ; 134  |#define HW_SWIZZLECSR2_BS_EN_WIDTH (1)
                            16385 ; 135  |#define HW_SWIZZLECSR2_SBYTEDEST_WIDTH (2)
                            16386 ; 136  |#define HW_SWIZZLECSR2_UNKICK_WIDTH (1)
                            16387 ; 137  |#define HW_SWIZZLECSR2_RSVD_WIDTH (8)
                            16388 ; 138  |
                            16389 ; 139  |#define HW_SWIZZLECSR2_KICK_SETMASK (((1<HW_SWIZZLECSR2_KICK_WIDTH)-1)<<HW_SWIZZLECSR2_KICK_BITPOS)
                            16390 ; 140  |#define HW_SWIZZLECSR2_SASEL_SETMASK (((1<HW_SWIZZLECSR2_SASEL_WIDTH)-1)<<HW_SWIZZLECSR2_SASEL_BITPOS)
                            16391 ; 141  |#define HW_SWIZZLECSR2_DESASEL_SETMASK (((1<HW_SWIZZLECSR2_DESASEL_WIDTH)-1)<<HW_SWIZZLECSR2_DESASEL_BITPOS)
                            16392 ; 142  |#define HW_SWIZZLECSR2_BIGE_SETMASK (((1<HW_SWIZZLECSR2_BIGE_WIDTH)-1)<<HW_SWIZZLECSR2_BIGE_BITPOS)
                            16393 ; 143  |#define HW_SWIZZLECSR2_BITREV_SETMASK (((1<HW_SWIZZLECSR2_BITREV_WIDTH)-1)<<HW_SWIZZLECSR2_BITREV_BITPOS)
                            16394 ; 144  |#define HW_SWIZZLECSR2_PLSB_SETMASK (((1<HW_SWIZZLECSR2_PLSB_WIDTH)-1)<<HW_SWIZZLECSR2_PLSB_BITPOS)
                            16395 ; 145  |#define HW_SWIZZLECSR2_PMSB_SETMASK (((1<HW_SWIZZLECSR2_PMSB_WIDTH)-1)<<HW_SWIZZLECSR2_PMSB_BITPOS)
                            16396 ; 146  |#define HW_SWIZZLECSR2_P16L_SETMASK (((1<HW_SWIZZLECSR2_P16L_WIDTH)-1)<<HW_SWIZZLECSR2_P16L_BITPOS)
                            16397 ; 147  |#define HW_SWIZZLECSR2_P16I_SETMASK (((1<HW_SWIZZLECSR2_P16I_WIDTH)-1)<<HW_SWIZZLECSR2_P16I_BITPOS)
                            16398 ; 148  |#define HW_SWIZZLECSR2_BS_EN_SETMASK (((1<HW_SWIZZLECSR2_BS_EN_WIDTH)-1)<<HW_SWIZZLECSR2_BS_EN_BITPOS)
                            16399 ; 149  |#define HW_SWIZZLECSR2_SBYTEDEST_SETMASK (((1<HW_SWIZZLECSR2_SBYTEDEST_WIDTH)-1)<<HW_SWIZZLECSR2_SBYTEDEST_BITPOS)
                            16400 ; 150  |#define HW_SWIZZLECSR2_UNKICK_SETMASK (((1<HW_SWIZZLECSR2_UNKICK_WIDTH)-1)<<HW_SWIZZLECSR2_UNKICK_BITPOS)
                            16401 ; 151  |#define HW_SWIZZLECSR2_RSVD_SETMASK (((1<HW_SWIZZLECSR2_RSVD_WIDTH)-1)<<HW_SWIZZLECSR2_RSVD_BITPOS)
                            16402 ; 152  |
                            16403 ; 153  |#define HW_SWIZZLECSR2_KICK_CLRMASK (~(WORD)HW_SWIZZLECSR2_KICK_SETMASK)
                            16404 ; 154  |#define HW_SWIZZLECSR2_SASEL_CLRMASK (~(WORD)HW_SWIZZLECSR2_SASEL_SETMASK)
                            16405 ; 155  |#define HW_SWIZZLECSR2_DESASEL_CLRMASK (~(WORD)HW_SWIZZLECSR2_DESASEL_SETMASK)
                            16406 ; 156  |#define HW_SWIZZLECSR2_BIGE_CLRMASK (~(WORD)HW_SWIZZLECSR2_BIGE_SETMASK)
                            16407 ; 157  |#define HW_SWIZZLECSR2_BITREV_CLRMASK (~(WORD)HW_SWIZZLECSR2_BITREV_SETMASK)
                            16408 ; 158  |#define HW_SWIZZLECSR2_PLSB_CLRMASK (~(WORD)HW_SWIZZLECSR2_PLSB_SETMASK)
                            16409 ; 159  |#define HW_SWIZZLECSR2_PMSB_CLRMASK (~(WORD)HW_SWIZZLECSR2_PMSB_SETMASK)
                            16410 ; 160  |#define HW_SWIZZLECSR2_P16L_CLRMASK (~(WORD)HW_SWIZZLECSR2_P16L_SETMASK)
                            16411 ; 161  |#define HW_SWIZZLECSR2_P16I_CLRMASK (~(WORD)HW_SWIZZLECSR2_P16I_SETMASK)
                            16412 ; 162  |#define HW_SWIZZLECSR2_BS_EN_CLRMASK (~(WORD)HW_SWIZZLECSR2_BS_EN_SETMASK)
                            16413 ; 163  |#define HW_SWIZZLECSR2_SBYTEDEST_CLRMASK (~(WORD)HW_SWIZZLECSR2_SBYTEDEST_SETMASK)
                            16414 ; 164  |#define HW_SWIZZLECSR2_UNKICK_CLRMASK (~(WORD)HW_SWIZZLECSR2_UNKICK_SETMASK)
                            16415 ; 165  |#define HW_SWIZZLECSR2_RSVD_CLRMASK (~(WORD)HW_SWIZZLECSR2_RSVD_SETMASK)
                            16416 ; 166  |
                            16417 ; 167  |///////////////////////////////////////////////////////////////////////////////
                            16418 ; 168  |typedef union
                            16419 ; 169  |{
                            16420 ; 170  |    struct
                            16421 ; 171  |    {
                            16422 ; 172  |    int KICK    :1;         /* Start transfer                      */
                            16423 ; 173  |    unsigned SASEL :2;              /* Source memory Select                */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  66

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16424 ; 174  |    unsigned DESASEL :2;                    /* Destination memory Select           */
                            16425 ; 175  |    int BIGE        :1;             /* Big Endian Enable                   */
                            16426 ; 176  |    int BITREV      :1;     /* Bit reverse the data                */
                            16427 ; 177  |    int PLSB        :1;             /* Pass Least Significant Byte         */
                            16428 ; 178  |    int PISB        :1;     /* Pass Intermediate Byte              */
                            16429 ; 179  |    int PMSB        :1;     /* Pass Most Significant Byte          */
                            16430 ; 180  |    int P16L        :1;     /* Pass Least Significant word         */
                            16431 ; 181  |    int P16I        :1;     /* Pass Intermediate significant word  */
                            16432 ; 182  |    int BS_EN       :1;     /* Barrel Shift Enable                 */
                            16433 ; 183  |    unsigned SBYTE  :2;                     /* Start byte                          */
                            16434 ; 184  |    int UNKICK      :1;     /* Halt transfer                       */  
                            16435 ; 185  |    } B;
                            16436 ; 186  |    unsigned int I;
                            16437 ; 187  |    unsigned int U;
                            16438 ; 188  |} swizzlecsr2_type;
                            16439 ; 189  |///////////////////////////////////////////////////////////////////////////////
                            16440 ; 190  |#define HW_SWIZZLECS2R (*(volatile swizzlecsr2_type _X*) (HW_SWIZZLE_BASEADDR+1))     /* Swizzle Control & Status Register 2 */
                            16441 ; 191  |
                            16442 ; 192  |////  Swizzle SIZER (HW_SWIZZLESIZER) Bit Definitions
                            16443 ; 193  |#define HW_SWIZZLESIZER_SIZE_BITPOS (0)
                            16444 ; 194  |#define HW_SWIZZLESIZER_NEW_SHIFT_BITPOS (16)
                            16445 ; 195  |#define HW_SWIZZLESIZER_RSVD_BITPOS (21)
                            16446 ; 196  |
                            16447 ; 197  |#define HW_SWIZZLESIZER_SIZE_WIDTH (16)
                            16448 ; 198  |#define HW_SWIZZLESIZER_NEW_SHIFT_WIDTH (5)
                            16449 ; 199  |#define HW_SWIZZLESIZER_RSVD_WIDTH (3)
                            16450 ; 200  |
                            16451 ; 201  |#define HW_SWIZZLESIZER_SIZE_SETMASK (((1<HW_SWIZZLESIZER_SIZE_WIDTH)-1)<<HW_SWIZZLESIZER_SIZE_BITPOS)
                            16452 ; 202  |#define HW_SWIZZLESIZER_NEW_SHIFT_SETMASK (((1<HW_SWIZZLESIZER_NEW_SHIFT_WIDTH)-1)<<HW_SWIZZLESIZER_NEW_SHIFT_BITPOS)
                            16453 ; 203  |#define HW_SWIZZLESIZER_RSVD_SETMASK (((1<HW_SWIZZLESIZER_RSVD_WIDTH)-1)<<HW_SWIZZLESIZER_RSVD_BITPOS)
                            16454 ; 204  |
                            16455 ; 205  |#define HW_SWIZZLESIZER_SIZE_CLRMASK (~(WORD)HW_SWIZZLESIZER_SIZE_SETMASK)
                            16456 ; 206  |#define HW_SWIZZLESIZER_NEW_SHIFT_CLRMASK (~(WORD)HW_SWIZZLESIZER_NEW_SHIFT_SETMASK)
                            16457 ; 207  |#define HW_SWIZZLESIZER_RSVD_CLRMASK (~(WORD)HW_SWIZZLESIZER_RSVD_SETMASK)
                            16458 ; 208  |
                            16459 ; 209  |///////////////////////////////////////////////////////////////////////////////
                            16460 ; 210  |typedef union
                            16461 ; 211  |{
                            16462 ; 212  |    struct
                            16463 ; 213  |    {
                            16464 ; 214  |    unsigned SIZE      :16;        /* Number of memory words to manipulate */
                            16465 ; 215  |    unsigned NEW_SHIFT :5;         /* Source memory Select                 */
                            16466 ; 216  |    } B;
                            16467 ; 217  |    int I;
                            16468 ; 218  |    unsigned U;
                            16469 ; 219  |} swizzlesizer_type;
                            16470 ; 220  |///////////////////////////////////////////////////////////////////////////////
                            16471 ; 221  |#define HW_SWIZZLESIZER (*(volatile swizzlesizer_type _X*) (HW_SWIZZLE_BASEADDR+2))        /* Swizzle Transfer Size Register */
                            16472 ; 222  |#define HW_SWIZZLESOURCER (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+3))      /* Swizzle Source Address Register */
                            16473 ; 223  |#define HW_SWIZZLEDATA1R (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+4))       /* Swizzle Data1 Register */
                            16474 ; 224  |#define HW_SWIZZLEDATA2R (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+5))       /* Swizzle Data2 Register */
                            16475 ; 225  |#define HW_SWIZZLEDESTADDRR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+6))    /* Swizzle Destination Address Register */
                            16476 ; 226  |#define HW_SWIZZLEBIGENDIANR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+7))   /* Swizzle Big Endian Register */
                            16477 ; 227  |#define HW_SWIZZLEBITREVR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+8))      /* Swizzle BITREV Register */
                            16478 ; 228  |#define HW_SWIZZLEPASSLSBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+9))     /* Swizzle Pass Least Significant Byte Register */
                            16479 ; 229  |#define HW_SWIZZLEPASSISBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+10))    /* Swizzle Pass Intermediate Byte Register */
                            16480 ; 230  |#define HW_SWIZZLEPASSMSBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+11))    /* Swizzle Pass Most Significant Byte Register */
                            16481 ; 231  |#define HW_SWIZZLEPASSLSWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+12))    /* Swizzle Pass Least Significant Word Register */
                            16482 ; 232  |#define HW_SWIZZLEPASSISWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+13))    /* Swizzle Pass Intermediate Significant Word Register */
                            16483 ; 233  |#define HW_SWIZZLEPASSMSWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+14))    /* Swizzle Pass Most Significant Word Register */
                            16484 ; 234  |#define HW_SWIZZLEBARRELR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+15))    /* Swizzle Barrel Shift Register */
                            16485 ; 235  |#define HW_SWIZZLEDIV3LR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+16))    /* Swizzle Divide By 3 Lower Register */
                            16486 ; 236  |
                            16487 ; 237  |
                            16488 ; 238  |////  Swizzle DIV3UR (HW_SWIZZLEDIV3UR) Bit Definitions
                            16489 ; 239  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_BITPOS (0)
                            16490 ; 240  |#define HW_SWIZZLEDIV3UR_RSVD0_BITPOS (8)
                            16491 ; 241  |#define HW_SWIZZLEDIV3UR_REMAINDER_BITPOS (20)
                            16492 ; 242  |#define HW_SWIZZLEDIV3UR_RSVD1_BITPOS (22)
                            16493 ; 243  |
                            16494 ; 244  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_WIDTH (8)
                            16495 ; 245  |#define HW_SWIZZLEDIV3UR_RSVD0_WIDTH (12)
                            16496 ; 246  |#define HW_SWIZZLEDIV3UR_REMAINDER_WIDTH (2)
                            16497 ; 247  |#define HW_SWIZZLEDIV3UR_RSVD1_WIDTH (2)
                            16498 ; 248  |
                            16499 ; 249  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_SETMASK (((1<HW_SWIZZLEDIV3UR_DIV3_UPPER_WIDTH)-1)<<HW_SWIZZLEDIV3UR_DIV3_UPPER_BITPOS)
                            16500 ; 250  |#define HW_SWIZZLEDIV3UR_RSVD0_SETMASK (((1<HW_SWIZZLEDIV3UR_RSVD0_WIDTH)-1)<<HW_SWIZZLEDIV3UR_RSVD0_BITPOS)
                            16501 ; 251  |#define HW_SWIZZLEDIV3UR_REMAINDER_SETMASK (((1<HW_SWIZZLEDIV3UR_REMAINDER_WIDTH)-1)<<HW_SWIZZLEDIV3UR_REMAINDER_BITPOS)
                            16502 ; 252  |#define HW_SWIZZLEDIV3UR_RSVD1_SETMASK (((1<HW_SWIZZLEDIV3UR_RSVD1_WIDTH)-1)<<HW_SWIZZLEDIV3UR_RSVD1_BITPOS)
                            16503 ; 253  |
                            16504 ; 254  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_DIV3_UPPER_SETMASK)
                            16505 ; 255  |#define HW_SWIZZLEDIV3UR_RSVD0_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_RSVD0_SETMASK)
                            16506 ; 256  |#define HW_SWIZZLEDIV3UR_REMAINDER_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_REMAINDER_SETMASK)
                            16507 ; 257  |#define HW_SWIZZLEDIV3UR_RSVD1_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_RSVD1_SETMASK)
                            16508 ; 258  |
                            16509 ; 259  |///////////////////////////////////////////////////////////////////////////////
                            16510 ; 260  |typedef union
                            16511 ; 261  |{
                            16512 ; 262  |    struct
                            16513 ; 263  |    {
                            16514 ; 264  |    unsigned DIV3_UPPER    :8;     /* Number of memory words to manipulate */
                            16515 ; 265  |    unsigned RSVD0         :12;         /* Source memory Select                 */
                            16516 ; 266  |    unsigned REMAINDER     :2;         /* Source memory Select                 */
                            16517 ; 267  |    } B;
                            16518 ; 268  |    int I;
                            16519 ; 269  |    unsigned U;
                            16520 ; 270  |} swizzlediv3ur_type;
                            16521 ; 271  |///////////////////////////////////////////////////////////////////////////////
                            16522 ; 272  |#define HW_SWIZZLEDIV3UR (*(volatile swizzlediv3ur_type _X*) (HW_SWIZZLE_BASEADDR+17))    /* Swizzle Divide By 3 Upper Register */
                            16523 ; 273  |
                            16524 ; 274  |#endif
                            16525 ; 275  |
                            16526 
                            16528 
                            16529 ; 33   |#include "regssdram.h"
                            16530 
                            16532 
                            16533 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16534 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2003
                            16535 ; 3    |//;  File        : regssdram.inc
                            16536 ; 4    |//;  Description : Mixed Signal IP Register definition
                            16537 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16538 ; 6    |
                            16539 ; 7    |// The following naming conventions are followed in this file.
                            16540 ; 8    |// All registers are named using the format...
                            16541 ; 9    |//     HW_<module>_<regname>
                            16542 ; 10   |// where <module> is the module name which can be any of the following...
                            16543 ; 11   |//     SYSTEM
                            16544 ; 12   |// (Note that when there is more than one copy of a particular module, the
                            16545 ; 13   |// module name includes a number starting from 0 for the first instance of
                            16546 ; 14   |// that module)
                            16547 ; 15   |// <regname> is the specific register within that module
                            16548 ; 16   |// We also define the following...
                            16549 ; 17   |//     HW_<module>_<regname>_BITPOS
                            16550 ; 18   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            16551 ; 19   |//     HW_<module>_<regname>_SETMASK
                            16552 ; 20   |// which does something else, and
                            16553 ; 21   |//     HW_<module>_<regname>_CLRMASK
                            16554 ; 22   |// which does something else.
                            16555 ; 23   |// Other rules
                            16556 ; 24   |//     All caps
                            16557 ; 25   |//     Numeric identifiers start at 0
                            16558 ; 26   |
                            16559 ; 27   |#if !(defined(regssdraminc))
                            16560 ; 28   |#define regssdraminc 1
                            16561 ; 29   |
                            16562 ; 30   |#include "types.h"
                            16563 
                            16565 
                            16566 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            16567 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            16568 ; 3    |//
                            16569 ; 4    |// Filename: types.h
                            16570 ; 5    |// Description: Standard data types
                            16571 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            16572 ; 7    |
                            16573 ; 8    |#ifndef _TYPES_H
                            16574 ; 9    |#define _TYPES_H
                            16575 ; 10   |
                            16576 ; 11   |// TODO:  move this outta here!
                            16577 ; 12   |#if !defined(NOERROR)
                            16578 ; 13   |#define NOERROR 0
                            16579 ; 14   |#define SUCCESS 0
                            16580 ; 15   |#endif 
                            16581 ; 16   |#if !defined(SUCCESS)
                            16582 ; 17   |#define SUCCESS  0
                            16583 ; 18   |#endif
                            16584 ; 19   |#if !defined(ERROR)
                            16585 ; 20   |#define ERROR   -1
                            16586 ; 21   |#endif
                            16587 ; 22   |#if !defined(FALSE)
                            16588 ; 23   |#define FALSE 0
                            16589 ; 24   |#endif
                            16590 ; 25   |#if !defined(TRUE)
                            16591 ; 26   |#define TRUE  1
                            16592 ; 27   |#endif
                            16593 ; 28   |
                            16594 ; 29   |#if !defined(NULL)
                            16595 ; 30   |#define NULL 0
                            16596 ; 31   |#endif
                            16597 ; 32   |
                            16598 ; 33   |#define MAX_INT     0x7FFFFF
                            16599 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            16600 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            16601 ; 36   |#define MAX_ULONG   (-1) 
                            16602 ; 37   |
                            16603 ; 38   |#define WORD_SIZE   24              // word size in bits
                            16604 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            16605 ; 40   |
                            16606 ; 41   |
                            16607 ; 42   |#define BYTE    unsigned char       // btVarName
                            16608 ; 43   |#define CHAR    signed char         // cVarName
                            16609 ; 44   |#define USHORT  unsigned short      // usVarName
                            16610 ; 45   |#define SHORT   unsigned short      // sVarName
                            16611 ; 46   |#define WORD    unsigned int        // wVarName
                            16612 ; 47   |#define INT     signed int          // iVarName
                            16613 ; 48   |#define DWORD   unsigned long       // dwVarName
                            16614 ; 49   |#define LONG    signed long         // lVarName
                            16615 ; 50   |#define BOOL    unsigned int        // bVarName
                            16616 ; 51   |#define FRACT   _fract              // frVarName
                            16617 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            16618 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            16619 ; 54   |#define FLOAT   float               // fVarName
                            16620 ; 55   |#define DBL     double              // dVarName
                            16621 ; 56   |#define ENUM    enum                // eVarName
                            16622 ; 57   |#define CMX     _complex            // cmxVarName
                            16623 ; 58   |typedef WORD UCS3;                   // 
                            16624 ; 59   |
                            16625 ; 60   |#define UINT16  unsigned short
                            16626 ; 61   |#define UINT8   unsigned char   
                            16627 ; 62   |#define UINT32  unsigned long
                            16628 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            16629 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            16630 ; 65   |#define WCHAR   UINT16
                            16631 ; 66   |
                            16632 ; 67   |//UINT128 is 16 bytes or 6 words
                            16633 ; 68   |typedef struct UINT128_3500 {   
                            16634 ; 69   |    int val[6];     
                            16635 ; 70   |} UINT128_3500;
                            16636 ; 71   |
                            16637 ; 72   |#define UINT128   UINT128_3500
                            16638 ; 73   |
                            16639 ; 74   |// Little endian word packed byte strings:   
                            16640 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16641 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16642 ; 77   |// Little endian word packed byte strings:   
                            16643 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16644 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16645 ; 80   |
                            16646 ; 81   |// Declare Memory Spaces To Use When Coding
                            16647 ; 82   |// A. Sector Buffers
                            16648 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            16649 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            16650 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            16651 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            16652 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            16653 ; 88   |// B. Media DDI Memory
                            16654 ; 89   |#define MEDIA_DDI_MEM _Y
                            16655 ; 90   |
                            16656 ; 91   |
                            16657 ; 92   |
                            16658 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            16659 ; 94   |// Examples of circular pointers:
                            16660 ; 95   |//    INT CIRC cpiVarName
                            16661 ; 96   |//    DWORD CIRC cpdwVarName
                            16662 ; 97   |
                            16663 ; 98   |#define RETCODE INT                 // rcVarName
                            16664 ; 99   |
                            16665 ; 100  |// generic bitfield structure
                            16666 ; 101  |struct Bitfield {
                            16667 ; 102  |    unsigned int B0  :1;
                            16668 ; 103  |    unsigned int B1  :1;
                            16669 ; 104  |    unsigned int B2  :1;
                            16670 ; 105  |    unsigned int B3  :1;
                            16671 ; 106  |    unsigned int B4  :1;
                            16672 ; 107  |    unsigned int B5  :1;
                            16673 ; 108  |    unsigned int B6  :1;
                            16674 ; 109  |    unsigned int B7  :1;
                            16675 ; 110  |    unsigned int B8  :1;
                            16676 ; 111  |    unsigned int B9  :1;
                            16677 ; 112  |    unsigned int B10 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  67

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16678 ; 113  |    unsigned int B11 :1;
                            16679 ; 114  |    unsigned int B12 :1;
                            16680 ; 115  |    unsigned int B13 :1;
                            16681 ; 116  |    unsigned int B14 :1;
                            16682 ; 117  |    unsigned int B15 :1;
                            16683 ; 118  |    unsigned int B16 :1;
                            16684 ; 119  |    unsigned int B17 :1;
                            16685 ; 120  |    unsigned int B18 :1;
                            16686 ; 121  |    unsigned int B19 :1;
                            16687 ; 122  |    unsigned int B20 :1;
                            16688 ; 123  |    unsigned int B21 :1;
                            16689 ; 124  |    unsigned int B22 :1;
                            16690 ; 125  |    unsigned int B23 :1;
                            16691 ; 126  |};
                            16692 ; 127  |
                            16693 ; 128  |union BitInt {
                            16694 ; 129  |        struct Bitfield B;
                            16695 ; 130  |        int        I;
                            16696 ; 131  |};
                            16697 ; 132  |
                            16698 ; 133  |#define MAX_MSG_LENGTH 10
                            16699 ; 134  |struct CMessage
                            16700 ; 135  |{
                            16701 ; 136  |        unsigned int m_uLength;
                            16702 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            16703 ; 138  |};
                            16704 ; 139  |
                            16705 ; 140  |typedef struct {
                            16706 ; 141  |    WORD m_wLength;
                            16707 ; 142  |    WORD m_wMessage;
                            16708 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            16709 ; 144  |} Message;
                            16710 ; 145  |
                            16711 ; 146  |struct MessageQueueDescriptor
                            16712 ; 147  |{
                            16713 ; 148  |        int *m_pBase;
                            16714 ; 149  |        int m_iModulo;
                            16715 ; 150  |        int m_iSize;
                            16716 ; 151  |        int *m_pHead;
                            16717 ; 152  |        int *m_pTail;
                            16718 ; 153  |};
                            16719 ; 154  |
                            16720 ; 155  |struct ModuleEntry
                            16721 ; 156  |{
                            16722 ; 157  |    int m_iSignaledEventMask;
                            16723 ; 158  |    int m_iWaitEventMask;
                            16724 ; 159  |    int m_iResourceOfCode;
                            16725 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            16726 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            16727 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            16728 ; 163  |    int m_uTimeOutHigh;
                            16729 ; 164  |    int m_uTimeOutLow;
                            16730 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            16731 ; 166  |};
                            16732 ; 167  |
                            16733 ; 168  |union WaitMask{
                            16734 ; 169  |    struct B{
                            16735 ; 170  |        unsigned int m_bNone     :1;
                            16736 ; 171  |        unsigned int m_bMessage  :1;
                            16737 ; 172  |        unsigned int m_bTimer    :1;
                            16738 ; 173  |        unsigned int m_bButton   :1;
                            16739 ; 174  |    } B;
                            16740 ; 175  |    int I;
                            16741 ; 176  |} ;
                            16742 ; 177  |
                            16743 ; 178  |
                            16744 ; 179  |struct Button {
                            16745 ; 180  |        WORD wButtonEvent;
                            16746 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            16747 ; 182  |};
                            16748 ; 183  |
                            16749 ; 184  |struct Message {
                            16750 ; 185  |        WORD wMsgLength;
                            16751 ; 186  |        WORD wMsgCommand;
                            16752 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            16753 ; 188  |};
                            16754 ; 189  |
                            16755 ; 190  |union EventTypes {
                            16756 ; 191  |        struct CMessage msg;
                            16757 ; 192  |        struct Button Button ;
                            16758 ; 193  |        struct Message Message;
                            16759 ; 194  |};
                            16760 ; 195  |
                            16761 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            16762 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            16763 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            16764 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            16765 ; 200  |
                            16766 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            16767 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            16768 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            16769 ; 204  |
                            16770 ; 205  |#if DEBUG
                            16771 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            16772 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            16773 ; 208  |#else 
                            16774 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            16775 ; 210  |#define DebugBuildAssert(x)    
                            16776 ; 211  |#endif
                            16777 ; 212  |
                            16778 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            16779 ; 214  |//  #pragma asm
                            16780 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            16781 ; 216  |//  #pragma endasm
                            16782 ; 217  |
                            16783 ; 218  |
                            16784 ; 219  |#ifdef COLOR_262K
                            16785 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            16786 ; 221  |#elif defined(COLOR_65K)
                            16787 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            16788 ; 223  |#else
                            16789 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            16790 ; 225  |#endif
                            16791 ; 226  |    
                            16792 ; 227  |#endif // #ifndef _TYPES_H
                            16793 
                            16795 
                            16796 ; 31   |
                            16797 ; 32   |#define HW_SDRAM_BASEADDR 0xF900
                            16798 ; 33   |
                            16799 ; 34   |
                            16800 ; 35   |/////////////////////////////////////////////////////////////////////////////////
                            16801 ; 36   |//  SDRAM CSR (HW_SDRAM_CSR) Bit Definitions
                            16802 ; 37   |#define HW_SDRAM_CSR_SDRAMEN_BITPOS 0
                            16803 ; 38   |#define HW_SDRAM_CSR_IE_BITPOS 1
                            16804 ; 39   |#define HW_SDRAM_CSR_RNW_BITPOS 2
                            16805 ; 40   |#define HW_SDRAM_CSR_KICK_BITPOS 3
                            16806 ; 41   |#define HW_SDRAM_CSR_LM_BITPOS 4
                            16807 ; 42   |#define HW_SDRAM_CSR_ISTAT_BITPOS 5
                            16808 ; 43   |#define HW_SDRAM_CSR_PWDN_BITPOS 6
                            16809 ; 44   |#define HW_SDRAM_CSR_SBYTE_BITPOS 8
                            16810 ; 45   |#define HW_SDRAM_CSR_MEM_BITPOS 10
                            16811 ; 46   |#define HW_SDRAM_CSR_BIGE_BITPOS 12
                            16812 ; 47   |#define HW_SDRAM_CSR_ASIZE_BITPOS 13
                            16813 ; 48   |#define HW_SDRAM_CSR_UKICK_BITPOS 16
                            16814 ; 49   |#define HW_SDRAM_CSR_DIV_BITPOS 17
                            16815 ; 50   |#define HW_SDRAM_CSR_MULTI_BITPOS 21
                            16816 ; 51   |#define HW_SDRAM_CSR_SDRAM_BITPOS 22
                            16817 ; 52   |#define HW_SDRAM_CSR_SIGN_BITPOS 23
                            16818 ; 53   |
                            16819 ; 54   |#define HW_SDRAM_CSR_SDRAMEN_WIDTH 1
                            16820 ; 55   |#define HW_SDRAM_CSR_IE_WIDTH 1
                            16821 ; 56   |#define HW_SDRAM_CSR_RNW_WIDTH 1
                            16822 ; 57   |#define HW_SDRAM_CSR_KICK_WIDTH 1
                            16823 ; 58   |#define HW_SDRAM_CSR_LM_WIDTH 1
                            16824 ; 59   |#define HW_SDRAM_CSR_ISTAT_WIDTH 1
                            16825 ; 60   |#define HW_SDRAM_CSR_PWDN_WIDTH 1
                            16826 ; 61   |#define HW_SDRAM_CSR_SBYTE_WIDTH 2
                            16827 ; 62   |#define HW_SDRAM_CSR_MEM_WIDTH 2
                            16828 ; 63   |#define HW_SDRAM_CSR_BIGE_WIDTH 1
                            16829 ; 64   |#define HW_SDRAM_CSR_ASIZE_WIDTH 3
                            16830 ; 65   |#define HW_SDRAM_CSR_UKICK_WIDTH 1
                            16831 ; 66   |#define HW_SDRAM_CSR_DIV_WIDTH 4
                            16832 ; 67   |#define HW_SDRAM_CSR_MULTI_WIDTH 1
                            16833 ; 68   |#define HW_SDRAM_CSR_SDRAM_WIDTH 1
                            16834 ; 69   |#define HW_SDRAM_CSR_SIGN_WIDTH 1
                            16835 ; 70   |
                            16836 ; 71   |#define HW_SDRAM_CSR_SDRAMEN_SETMASK (((1<<HW_SDRAM_CSR_SDRAMEN_WIDTH)-1)<<HW_SDRAM_CSR_SDRAMEN_BITPOS)
                            16837 ; 72   |#define HW_SDRAM_CSR_IE_SETMASK (((1<<HW_SDRAM_CSR_IE_WIDTH)-1)<<HW_SDRAM_CSR_IE_BITPOS)
                            16838 ; 73   |#define HW_SDRAM_CSR_RNW_SETMASK (((1<<HW_SDRAM_CSR_RNW_WIDTH)-1)<<HW_SDRAM_CSR_RNW_BITPOS)
                            16839 ; 74   |#define HW_SDRAM_CSR_KICK_SETMASK (((1<<HW_SDRAM_CSR_KICK_WIDTH)-1)<<HW_SDRAM_CSR_KICK_BITPOS)
                            16840 ; 75   |#define HW_SDRAM_CSR_LM_SETMASK (((1<<HW_SDRAM_CSR_LM_WIDTH)-1)<<HW_SDRAM_CSR_LM_BITPOS)
                            16841 ; 76   |#define HW_SDRAM_CSR_ISTAT_SETMASK (((1<<HW_SDRAM_CSR_ISTAT_WIDTH)-1)<<HW_SDRAM_CSR_ISTAT_BITPOS)
                            16842 ; 77   |#define HW_SDRAM_CSR_PWDN_SETMASK (((1<<HW_SDRAM_CSR_PWDN_WIDTH)-1)<<HW_SDRAM_CSR_PWDN_BITPOS)
                            16843 ; 78   |#define HW_SDRAM_CSR_SBYTE_SETMASK (((1<<HW_SDRAM_CSR_SBYTE_WIDTH)-1)<<HW_SDRAM_CSR_SBYTE_BITPOS)
                            16844 ; 79   |#define HW_SDRAM_CSR_MEM_SETMASK (((1<<HW_SDRAM_CSR_MEM_WIDTH)-1)<<HW_SDRAM_CSR_MEM_BITPOS)
                            16845 ; 80   |#define HW_SDRAM_CSR_BIGE_SETMASK (((1<<HW_SDRAM_CSR_BIGE_WIDTH)-1)<<HW_SDRAM_CSR_BIGE_BITPOS)
                            16846 ; 81   |#define HW_SDRAM_CSR_ASIZE_SETMASK (((1<<HW_SDRAM_CSR_ASIZE_WIDTH)-1)<<HW_SDRAM_CSR_ASIZE_BITPOS)
                            16847 ; 82   |#define HW_SDRAM_CSR_UKICK_SETMASK (((1<<HW_SDRAM_CSR_UKICK_WIDTH)-1)<<HW_SDRAM_CSR_UKICK_BITPOS)
                            16848 ; 83   |#define HW_SDRAM_CSR_DIV_SETMASK (((1<<HW_SDRAM_CSR_DIV_WIDTH)-1)<<HW_SDRAM_CSR_DIV_BITPOS)
                            16849 ; 84   |#define HW_SDRAM_CSR_MULTI_SETMASK (((1<<HW_SDRAM_CSR_MULTI_WIDTH)-1)<<HW_SDRAM_CSR_MULTI_BITPOS)
                            16850 ; 85   |#define HW_SDRAM_CSR_SDRAM_SETMASK (((1<<HW_SDRAM_CSR_SDRAM_WIDTH)-1)<<HW_SDRAM_CSR_SDRAM_BITPOS)
                            16851 ; 86   |#define HW_SDRAM_CSR_SIGN_SETMASK (((1<<HW_SDRAM_CSR_SIGN_WIDTH)-1)<<HW_SDRAM_CSR_SIGN_BITPOS)
                            16852 ; 87   |
                            16853 ; 88   |#define HW_SDRAM_CSR_SDRAMEN_CLRMASK ~(WORD)HW_SDRAM_CSR_SDRAMEN_SETMASK
                            16854 ; 89   |#define HW_SDRAM_CSR_IE_CLRMASK ~(WORD)HW_SDRAM_CSR_IE_SETMASK
                            16855 ; 90   |#define HW_SDRAM_CSR_RNW_CLRMASK ~(WORD)HW_SDRAM_CSR_RNW_SETMASK
                            16856 ; 91   |#define HW_SDRAM_CSR_KICK_CLRMASK ~(WORD)HW_SDRAM_CSR_KICK_SETMASK
                            16857 ; 92   |#define HW_SDRAM_CSR_LM_CLRMASK ~(WORD)HW_SDRAM_CSR_LM_SETMASK
                            16858 ; 93   |#define HW_SDRAM_CSR_ISTAT_CLRMASK ~(WORD)HW_SDRAM_CSR_ISTAT_SETMASK
                            16859 ; 94   |#define HW_SDRAM_CSR_PWDN_CLRMASK ~(WORD)HW_SDRAM_CSR_PWDN_SETMASK
                            16860 ; 95   |#define HW_SDRAM_CSR_SBYTE_CLRMASK ~(WORD)HW_SDRAM_CSR_SBYTE_SETMASK
                            16861 ; 96   |#define HW_SDRAM_CSR_MEM_CLRMASK ~(WORD)HW_SDRAM_CSR_MEM_SETMASK
                            16862 ; 97   |#define HW_SDRAM_CSR_BIGE_CLRMASK ~(WORD)HW_SDRAM_CSR_BIGE_SETMASK
                            16863 ; 98   |#define HW_SDRAM_CSR_ASIZE_CLRMASK ~(WORD)HW_SDRAM_CSR_ASIZE_SETMASK
                            16864 ; 99   |#define HW_SDRAM_CSR_UKICK_CLRMASK ~(WORD)HW_SDRAM_CSR_UKICK_SETMASK
                            16865 ; 100  |#define HW_SDRAM_CSR_DIV_CLRMASK ~(WORD)HW_SDRAM_CSR_DIV_SETMASK
                            16866 ; 101  |#define HW_SDRAM_CSR_MULTI_CLRMASK ~(WORD)HW_SDRAM_CSR_MULTI_SETMASK
                            16867 ; 102  |#define HW_SDRAM_CSR_SDRAM_CLRMASK ~(WORD)HW_SDRAM_CSR_SDRAM_SETMASK
                            16868 ; 103  |#define HW_SDRAM_CSR_SIGN_CLRMASK ~(WORD)HW_SDRAM_CSR_SIGN_SETMASK
                            16869 ; 104  |
                            16870 ; 105  |typedef union               
                            16871 ; 106  |{
                            16872 ; 107  |    struct {
                            16873 ; 108  |        int SDRAMEN                     :1;
                            16874 ; 109  |        int IE                          :1;
                            16875 ; 110  |        int RNW                         :1;
                            16876 ; 111  |        int KICK                        :1;
                            16877 ; 112  |        int LM                          :1;
                            16878 ; 113  |        int ISTAT                       :1;
                            16879 ; 114  |        int PWDN                        :1;
                            16880 ; 115  |        int RSVD                        :1;
                            16881 ; 116  |        int SBYTE                       :2;
                            16882 ; 117  |        int MEM                         :2;
                            16883 ; 118  |        int BIGE                        :1;
                            16884 ; 119  |        int ASIZE                       :3;
                            16885 ; 120  |        int UKICK                       :1;
                            16886 ; 121  |        int DIV                         :4;
                            16887 ; 122  |        int MULTI                       :1;
                            16888 ; 123  |        int SDRAM                       :1;
                            16889 ; 124  |        int SIGN                        :1;
                            16890 ; 125  |    } B;
                            16891 ; 126  |    int I;
                            16892 ; 127  |} sdramcsr_type;
                            16893 ; 128  |#define HW_SDRAM_CSR (*(volatile sdramcsr_type _X*) (HW_SDRAM_BASEADDR))        
                            16894 ; 129  |#define HW_SDRAM_ADDR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+1))
                            16895 ; 130  |#define HW_SDRAM_ADDR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+2))
                            16896 ; 131  |#define HW_SDRAM_SYSADDR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+3))
                            16897 ; 132  |#define HW_SDRAM_SIZE (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+4))
                            16898 ; 133  |#define HW_SDRAM_BAR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+7))
                            16899 ; 134  |#define HW_SDRAM_MR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+8))
                            16900 ; 135  |#define HW_SDRAM_DBAR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+9))
                            16901 ; 136  |#define HW_SDRAM_DBAR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+10))
                            16902 ; 137  |#define HW_SDRAM_DMR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+11))
                            16903 ; 138  |#define HW_SDRAM_DMR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+12))
                            16904 ; 139  |
                            16905 ; 140  |/////////////////////////////////////////////////////////////////////////////////
                            16906 ; 141  |//  SDRAM Start Address Low Register (HW_SDRAM_ADDR1) Bit Definitions
                            16907 ; 142  |#define HW_SDRAM_ADDR1_XA_BITPOS 0
                            16908 ; 143  |
                            16909 ; 144  |#define HW_SDRAM_ADDR1_XA_SETMASK 0xFFFFFF<<HW_SDRAM_ADDR1_XA_BITPOS
                            16910 ; 145  |
                            16911 ; 146  |#define HW_SDRAM_ADDR1_XA_CLRMASK ~(WORD)HW_SDRAM_ADDR1_XA_SETMASK
                            16912 ; 147  |
                            16913 ; 148  |/////////////////////////////////////////////////////////////////////////////////
                            16914 ; 149  |//  SDRAM Start Address High Register (HW_SDRAM_ADDR2) Bit Definitions
                            16915 ; 150  |#define HW_SDRAM_ADDR2_XA_BITPOS 0
                            16916 ; 151  |
                            16917 ; 152  |#define HW_SDRAM_ADDR2_XA_SETMASK 0x1F<<HW_SDRAM_ADDR2_XA_BITPOS
                            16918 ; 153  |
                            16919 ; 154  |#define HW_SDRAM_ADDR2_XA_CLRMASK ~(WORD)HW_SDRAM_ADDR2_XA_SETMASK
                            16920 ; 155  |
                            16921 ; 156  |/////////////////////////////////////////////////////////////////////////////////
                            16922 ; 157  |//  System Start Address Register (HW_SDRAM_SYSADDR) Bit Definitions
                            16923 ; 158  |#define HW_SDRAM_SYSADDR_XA_BITPOS 0
                            16924 ; 159  |
                            16925 ; 160  |#define HW_SDRAM_SYSADDR_XA_SETMASK 0xFFFF<<HW_SDRAM_SYSADDR_XA_BITPOS
                            16926 ; 161  |
                            16927 ; 162  |#define HW_SDRAM_SYSADDR_XA_CLRMASK ~(WORD)HW_SDRAM_SYSADDR_XA_SETMASK
                            16928 ; 163  |
                            16929 ; 164  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  68

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16930 ; 165  |//  Number of Bytes to be transfered Register (HW_SDRAM_SIZE) Bit Definitions
                            16931 ; 166  |#define HW_SDRAM_SIZE_XA_BITPOS 0
                            16932 ; 167  |
                            16933 ; 168  |#define HW_SDRAM_SIZE_XA_SETMASK 0x3FFFF<<HW_SDRAM_SIZE_XA_BITPOS
                            16934 ; 169  |
                            16935 ; 170  |#define HW_SDRAM_SIZE_XA_CLRMASK ~(WORD)HW_SDRAM_SIZE_XA_SETMASK
                            16936 ; 171  |
                            16937 ; 172  |/////////////////////////////////////////////////////////////////////////////////
                            16938 ; 173  |//  SDRAM Timer1 Register (HW_SDRAM_TIMER1) Bit Definitions
                            16939 ; 174  |#define HW_SDRAM_TIMER1_INIT_BITPOS 0
                            16940 ; 175  |#define HW_SDRAM_TIMER1_TRP_BITPOS 16
                            16941 ; 176  |#define HW_SDRAM_TIMER1_TRFC_BITPOS 20
                            16942 ; 177  |
                            16943 ; 178  |#define HW_SDRAM_TIMER1_INIT_WIDTH 16
                            16944 ; 179  |#define HW_SDRAM_TIMER1_TRP_WIDTH 4
                            16945 ; 180  |#define HW_SDRAM_TIMER1_TRFC_WIDTH 4
                            16946 ; 181  |
                            16947 ; 182  |#define HW_SDRAM_TIMER1_INIT_SETMASK (((1<<HW_SDRAM_TIMER1_INIT_WIDTH)-1)<<HW_SDRAM_TIMER1_INIT_BITPOS)
                            16948 ; 183  |#define HW_SDRAM_TIMER1_TRP_SETMASK (((1<<HW_SDRAM_TIMER1_TRP_WIDTH)-1)<<HW_SDRAM_TIMER1_TRP_BITPOS)
                            16949 ; 184  |#define HW_SDRAM_TIMER1_TRFC_SETMASK (((1<<HW_SDRAM_TIMER1_TRFC_WIDTH)-1)<<HW_SDRAM_TIMER1_TRFC_BITPOS)
                            16950 ; 185  |
                            16951 ; 186  |#define HW_SDRAM_TIMER1_INIT_CLRMASK ~(WORD)HW_SDRAM_TIMER1_INIT_SETMASK
                            16952 ; 187  |#define HW_SDRAM_TIMER1_TRP_CLRMASK ~(WORD)HW_SDRAM_TIMER1_TRP_SETMASK
                            16953 ; 188  |#define HW_SDRAM_TIMER1_TRFC_CLRMASK ~(WORD)HW_SDRAM_TIMER1_TRFC_SETMASK
                            16954 ; 189  |
                            16955 ; 190  |typedef union               
                            16956 ; 191  |{
                            16957 ; 192  |    struct {
                            16958 ; 193  |        int INIT                :16;
                            16959 ; 194  |        int TRP                 :4;
                            16960 ; 195  |        int TRFC                :4;
                            16961 ; 196  |    } B;
                            16962 ; 197  |    int I;
                            16963 ; 198  |} sdramtimer1_type;
                            16964 ; 199  |#define HW_SDRAM_TIMER1 (*(volatile sdramtimer1_type _X*) (HW_SDRAM_BASEADDR+5))
                            16965 ; 200  |
                            16966 ; 201  |/////////////////////////////////////////////////////////////////////////////////
                            16967 ; 202  |//  SDRAM Timer2 Register (HW_SDRAM_TIMER2) Bit Definitions
                            16968 ; 203  |#define HW_SDRAM_TIMER2_TXSR_BITPOS 0
                            16969 ; 204  |#define HW_SDRAM_TIMER2_TREF_BITPOS 4
                            16970 ; 205  |#define HW_SDRAM_TIMER2_TRCD_BITPOS 16
                            16971 ; 206  |
                            16972 ; 207  |#define HW_SDRAM_TIMER2_TXSR_WIDTH 4
                            16973 ; 208  |#define HW_SDRAM_TIMER2_TREF_WIDTH 12
                            16974 ; 209  |#define HW_SDRAM_TIMER2_TRCD_WIDTH 4
                            16975 ; 210  |
                            16976 ; 211  |#define HW_SDRAM_TIMER2_TXSR_SETMASK (((1<<HW_SDRAM_TIMER2_TXSR_WIDTH)-1)<<HW_SDRAM_TIMER2_TXSR_BITPOS)
                            16977 ; 212  |#define HW_SDRAM_TIMER2_TREF_SETMASK (((1<<HW_SDRAM_TIMER2_TREF_WIDTH)-1)<<HW_SDRAM_TIMER2_TREF_BITPOS)
                            16978 ; 213  |#define HW_SDRAM_TIMER2_TRCD_SETMASK (((1<<HW_SDRAM_TIMER2_TRCD_WIDTH)-1)<<HW_SDRAM_TIMER2_TRCD_BITPOS)
                            16979 ; 214  |
                            16980 ; 215  |#define HW_SDRAM_TIMER2_TXSR_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TXSR_SETMASK
                            16981 ; 216  |#define HW_SDRAM_TIMER2_TREF_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TREF_SETMASK
                            16982 ; 217  |#define HW_SDRAM_TIMER2_TRCD_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TRCD_SETMASK
                            16983 ; 218  |
                            16984 ; 219  |typedef union               
                            16985 ; 220  |{
                            16986 ; 221  |    struct {
                            16987 ; 222  |        int TXSR                :4;
                            16988 ; 223  |        int TREF                :12;
                            16989 ; 224  |        int TRCD                :4;
                            16990 ; 225  |        int RSVD                :4; 
                            16991 ; 226  |    } B;
                            16992 ; 227  |    int I;
                            16993 ; 228  |} sdramtimer2_type;
                            16994 ; 229  |#define HW_SDRAM_TIMER2 (*(volatile sdramtimer2_type _X*) (HW_SDRAM_BASEADDR+6))
                            16995 ; 230  |
                            16996 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                            16997 ; 232  |//  System Modulo Base Address Register (HW_SDRAM_BAR) Bit Definitions
                            16998 ; 233  |#define HW_SDRAM_BAR_XA_BITPOS 0
                            16999 ; 234  |
                            17000 ; 235  |#define HW_SDRAM_BAR_XA_SETMASK 0xFFFF<<HW_SDRAM_BAR_XA_BITPOS
                            17001 ; 236  |
                            17002 ; 237  |#define HW_SDRAM_BAR_XA_CLRMASK ~(WORD)HW_SDRAM_BAR_XA_SETMASK
                            17003 ; 238  |
                            17004 ; 239  |/////////////////////////////////////////////////////////////////////////////////
                            17005 ; 240  |//  System Modulo Register (HW_SDRAM_MR) Bit Definitions
                            17006 ; 241  |#define HW_SDRAM_MR_XA_BITPOS 0
                            17007 ; 242  |
                            17008 ; 243  |#define HW_SDRAM_MR_XA_SETMASK 0xFFFF<<HW_SDRAM_MR_XA_BITPOS
                            17009 ; 244  |
                            17010 ; 245  |#define HW_SDRAM_MR_XA_CLRMASK ~(WORD)HW_SDRAM_MR_XA_SETMASK
                            17011 ; 246  |
                            17012 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                            17013 ; 248  |//  SDRAM Mode Register (HW_SDRAM_MODE) Bit Definitions
                            17014 ; 249  |#define HW_SDRAM_MODE_XA_BITPOS 0
                            17015 ; 250  |
                            17016 ; 251  |#define HW_SDRAM_MODE_XA_WIDTH 14
                            17017 ; 252  |
                            17018 ; 253  |#define HW_SDRAM_MODE_XA_SETMASK (((1<<HW_SDRAM_MODE_XA_WIDTH)-1)<<HW_SDRAM_MODE_XA_BITPOS)
                            17019 ; 254  |
                            17020 ; 255  |#define HW_SDRAM_MODE_XA_CLRMASK ~(WORD)HW_SDRAM_MODE_XA_SETMASK
                            17021 ; 256  |
                            17022 ; 257  |typedef union               
                            17023 ; 258  |{
                            17024 ; 259  |    struct {
                            17025 ; 260  |        int VALUE               :14;
                            17026 ; 261  |        int RSVD                :10; 
                            17027 ; 262  |    } B;
                            17028 ; 263  |    int I;
                            17029 ; 264  |} sdrammode_type;
                            17030 ; 265  |#define HW_SDRAM_MODE (*(volatile sdrammode_type _X*) (HW_SDRAM_BASEADDR+14))
                            17031 ; 266  |
                            17032 ; 267  |/////////////////////////////////////////////////////////////////////////////////
                            17033 ; 268  |//  SDRAM Type Register (HW_SDRAM_TYPE) Bit Definitions
                            17034 ; 269  |#define HW_SDRAM_TYPE_COLWIDTH_BITPOS 0
                            17035 ; 270  |#define HW_SDRAM_TYPE_ROWWIDTH_BITPOS 4
                            17036 ; 271  |
                            17037 ; 272  |#define HW_SDRAM_TYPE_COLWIDTH_WIDTH 4
                            17038 ; 273  |#define HW_SDRAM_TYPE_ROWWIDTH_WIDTH 4
                            17039 ; 274  |
                            17040 ; 275  |#define HW_SDRAM_TYPE_COLWIDTH_SETMASK (((1<<HW_SDRAM_TYPE_COLWIDTH_WIDTH)-1)<<HW_SDRAM_TYPE_COLWIDTH_BITPOS)
                            17041 ; 276  |#define HW_SDRAM_TYPE_ROWWIDTH_SETMASK (((1<<HW_SDRAM_TYPE_ROWWIDTH_WIDTH)-1)<<HW_SDRAM_TYPE_ROWWIDTH_BITPOS)
                            17042 ; 277  |
                            17043 ; 278  |#define HW_SDRAM_TYPE_COLWIDTH_CLRMASK (~(WORD)HW_SDRAM_TYPE_COLWIDTH_SETMASK)
                            17044 ; 279  |#define HW_SDRAM_TYPE_ROWWIDTH_CLRMASK (~(WORD)HW_SDRAM_TYPE_ROWWIDTH_SETMASK)
                            17045 ; 280  |
                            17046 ; 281  |typedef union               
                            17047 ; 282  |{
                            17048 ; 283  |    struct {
                            17049 ; 284  |        int COLWIDTH               :4;
                            17050 ; 285  |        int ROWWIDTH               :4; 
                            17051 ; 286  |    } B;
                            17052 ; 287  |    int I;
                            17053 ; 288  |} sdramtype_type;
                            17054 ; 289  |#define HW_SDRAM_TYPE (*(volatile sdramtype_type _X*) (HW_SDRAM_BASEADDR+14))
                            17055 ; 290  |
                            17056 ; 291  |#endif
                            17057 ; 292  |
                            17058 ; 293  |
                            17059 ; 294  |
                            17060 ; 295  |
                            17061 ; 296  |
                            17062 ; 297  |
                            17063 
                            17065 
                            17066 ; 34   |#include "regstb.h"
                            17067 
                            17069 
                            17070 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            17071 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                            17072 ; 3    |// Filename: regstb.inc
                            17073 ; 4    |// Description: Register definitions for Trace Buffer
                            17074 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            17075 ; 6    |// The following naming conventions are followed in this file.
                            17076 ; 7    |// All registers are named using the format...
                            17077 ; 8    |//     HW_<module>_<regname>
                            17078 ; 9    |// where <module> is the module name which can be any of the following...
                            17079 ; 10   |//     USB20
                            17080 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            17081 ; 12   |// module name includes a number starting from 0 for the first instance of
                            17082 ; 13   |// that module)
                            17083 ; 14   |// <regname> is the specific register within that module
                            17084 ; 15   |// We also define the following...
                            17085 ; 16   |//     HW_<module>_<regname>_BITPOS
                            17086 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            17087 ; 18   |//     HW_<module>_<regname>_SETMASK
                            17088 ; 19   |// which does something else, and
                            17089 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            17090 ; 21   |// which does something else.
                            17091 ; 22   |// Other rules
                            17092 ; 23   |//     All caps
                            17093 ; 24   |//     Numeric identifiers start at 0
                            17094 ; 25   |#if !(defined(regstbinc))
                            17095 ; 26   |#define regstbinc 1
                            17096 ; 27   |
                            17097 ; 28   |#include "types.h"
                            17098 
                            17100 
                            17101 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            17102 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            17103 ; 3    |//
                            17104 ; 4    |// Filename: types.h
                            17105 ; 5    |// Description: Standard data types
                            17106 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            17107 ; 7    |
                            17108 ; 8    |#ifndef _TYPES_H
                            17109 ; 9    |#define _TYPES_H
                            17110 ; 10   |
                            17111 ; 11   |// TODO:  move this outta here!
                            17112 ; 12   |#if !defined(NOERROR)
                            17113 ; 13   |#define NOERROR 0
                            17114 ; 14   |#define SUCCESS 0
                            17115 ; 15   |#endif 
                            17116 ; 16   |#if !defined(SUCCESS)
                            17117 ; 17   |#define SUCCESS  0
                            17118 ; 18   |#endif
                            17119 ; 19   |#if !defined(ERROR)
                            17120 ; 20   |#define ERROR   -1
                            17121 ; 21   |#endif
                            17122 ; 22   |#if !defined(FALSE)
                            17123 ; 23   |#define FALSE 0
                            17124 ; 24   |#endif
                            17125 ; 25   |#if !defined(TRUE)
                            17126 ; 26   |#define TRUE  1
                            17127 ; 27   |#endif
                            17128 ; 28   |
                            17129 ; 29   |#if !defined(NULL)
                            17130 ; 30   |#define NULL 0
                            17131 ; 31   |#endif
                            17132 ; 32   |
                            17133 ; 33   |#define MAX_INT     0x7FFFFF
                            17134 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            17135 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            17136 ; 36   |#define MAX_ULONG   (-1) 
                            17137 ; 37   |
                            17138 ; 38   |#define WORD_SIZE   24              // word size in bits
                            17139 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            17140 ; 40   |
                            17141 ; 41   |
                            17142 ; 42   |#define BYTE    unsigned char       // btVarName
                            17143 ; 43   |#define CHAR    signed char         // cVarName
                            17144 ; 44   |#define USHORT  unsigned short      // usVarName
                            17145 ; 45   |#define SHORT   unsigned short      // sVarName
                            17146 ; 46   |#define WORD    unsigned int        // wVarName
                            17147 ; 47   |#define INT     signed int          // iVarName
                            17148 ; 48   |#define DWORD   unsigned long       // dwVarName
                            17149 ; 49   |#define LONG    signed long         // lVarName
                            17150 ; 50   |#define BOOL    unsigned int        // bVarName
                            17151 ; 51   |#define FRACT   _fract              // frVarName
                            17152 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            17153 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            17154 ; 54   |#define FLOAT   float               // fVarName
                            17155 ; 55   |#define DBL     double              // dVarName
                            17156 ; 56   |#define ENUM    enum                // eVarName
                            17157 ; 57   |#define CMX     _complex            // cmxVarName
                            17158 ; 58   |typedef WORD UCS3;                   // 
                            17159 ; 59   |
                            17160 ; 60   |#define UINT16  unsigned short
                            17161 ; 61   |#define UINT8   unsigned char   
                            17162 ; 62   |#define UINT32  unsigned long
                            17163 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            17164 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            17165 ; 65   |#define WCHAR   UINT16
                            17166 ; 66   |
                            17167 ; 67   |//UINT128 is 16 bytes or 6 words
                            17168 ; 68   |typedef struct UINT128_3500 {   
                            17169 ; 69   |    int val[6];     
                            17170 ; 70   |} UINT128_3500;
                            17171 ; 71   |
                            17172 ; 72   |#define UINT128   UINT128_3500
                            17173 ; 73   |
                            17174 ; 74   |// Little endian word packed byte strings:   
                            17175 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17176 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17177 ; 77   |// Little endian word packed byte strings:   
                            17178 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17179 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17180 ; 80   |
                            17181 ; 81   |// Declare Memory Spaces To Use When Coding
                            17182 ; 82   |// A. Sector Buffers
                            17183 ; 83   |#define SECTOR_BUFFER_MEM_X _X
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  69

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17184 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            17185 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            17186 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            17187 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            17188 ; 88   |// B. Media DDI Memory
                            17189 ; 89   |#define MEDIA_DDI_MEM _Y
                            17190 ; 90   |
                            17191 ; 91   |
                            17192 ; 92   |
                            17193 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            17194 ; 94   |// Examples of circular pointers:
                            17195 ; 95   |//    INT CIRC cpiVarName
                            17196 ; 96   |//    DWORD CIRC cpdwVarName
                            17197 ; 97   |
                            17198 ; 98   |#define RETCODE INT                 // rcVarName
                            17199 ; 99   |
                            17200 ; 100  |// generic bitfield structure
                            17201 ; 101  |struct Bitfield {
                            17202 ; 102  |    unsigned int B0  :1;
                            17203 ; 103  |    unsigned int B1  :1;
                            17204 ; 104  |    unsigned int B2  :1;
                            17205 ; 105  |    unsigned int B3  :1;
                            17206 ; 106  |    unsigned int B4  :1;
                            17207 ; 107  |    unsigned int B5  :1;
                            17208 ; 108  |    unsigned int B6  :1;
                            17209 ; 109  |    unsigned int B7  :1;
                            17210 ; 110  |    unsigned int B8  :1;
                            17211 ; 111  |    unsigned int B9  :1;
                            17212 ; 112  |    unsigned int B10 :1;
                            17213 ; 113  |    unsigned int B11 :1;
                            17214 ; 114  |    unsigned int B12 :1;
                            17215 ; 115  |    unsigned int B13 :1;
                            17216 ; 116  |    unsigned int B14 :1;
                            17217 ; 117  |    unsigned int B15 :1;
                            17218 ; 118  |    unsigned int B16 :1;
                            17219 ; 119  |    unsigned int B17 :1;
                            17220 ; 120  |    unsigned int B18 :1;
                            17221 ; 121  |    unsigned int B19 :1;
                            17222 ; 122  |    unsigned int B20 :1;
                            17223 ; 123  |    unsigned int B21 :1;
                            17224 ; 124  |    unsigned int B22 :1;
                            17225 ; 125  |    unsigned int B23 :1;
                            17226 ; 126  |};
                            17227 ; 127  |
                            17228 ; 128  |union BitInt {
                            17229 ; 129  |        struct Bitfield B;
                            17230 ; 130  |        int        I;
                            17231 ; 131  |};
                            17232 ; 132  |
                            17233 ; 133  |#define MAX_MSG_LENGTH 10
                            17234 ; 134  |struct CMessage
                            17235 ; 135  |{
                            17236 ; 136  |        unsigned int m_uLength;
                            17237 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            17238 ; 138  |};
                            17239 ; 139  |
                            17240 ; 140  |typedef struct {
                            17241 ; 141  |    WORD m_wLength;
                            17242 ; 142  |    WORD m_wMessage;
                            17243 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            17244 ; 144  |} Message;
                            17245 ; 145  |
                            17246 ; 146  |struct MessageQueueDescriptor
                            17247 ; 147  |{
                            17248 ; 148  |        int *m_pBase;
                            17249 ; 149  |        int m_iModulo;
                            17250 ; 150  |        int m_iSize;
                            17251 ; 151  |        int *m_pHead;
                            17252 ; 152  |        int *m_pTail;
                            17253 ; 153  |};
                            17254 ; 154  |
                            17255 ; 155  |struct ModuleEntry
                            17256 ; 156  |{
                            17257 ; 157  |    int m_iSignaledEventMask;
                            17258 ; 158  |    int m_iWaitEventMask;
                            17259 ; 159  |    int m_iResourceOfCode;
                            17260 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            17261 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            17262 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            17263 ; 163  |    int m_uTimeOutHigh;
                            17264 ; 164  |    int m_uTimeOutLow;
                            17265 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            17266 ; 166  |};
                            17267 ; 167  |
                            17268 ; 168  |union WaitMask{
                            17269 ; 169  |    struct B{
                            17270 ; 170  |        unsigned int m_bNone     :1;
                            17271 ; 171  |        unsigned int m_bMessage  :1;
                            17272 ; 172  |        unsigned int m_bTimer    :1;
                            17273 ; 173  |        unsigned int m_bButton   :1;
                            17274 ; 174  |    } B;
                            17275 ; 175  |    int I;
                            17276 ; 176  |} ;
                            17277 ; 177  |
                            17278 ; 178  |
                            17279 ; 179  |struct Button {
                            17280 ; 180  |        WORD wButtonEvent;
                            17281 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            17282 ; 182  |};
                            17283 ; 183  |
                            17284 ; 184  |struct Message {
                            17285 ; 185  |        WORD wMsgLength;
                            17286 ; 186  |        WORD wMsgCommand;
                            17287 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            17288 ; 188  |};
                            17289 ; 189  |
                            17290 ; 190  |union EventTypes {
                            17291 ; 191  |        struct CMessage msg;
                            17292 ; 192  |        struct Button Button ;
                            17293 ; 193  |        struct Message Message;
                            17294 ; 194  |};
                            17295 ; 195  |
                            17296 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            17297 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            17298 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            17299 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            17300 ; 200  |
                            17301 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            17302 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            17303 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            17304 ; 204  |
                            17305 ; 205  |#if DEBUG
                            17306 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            17307 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            17308 ; 208  |#else 
                            17309 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            17310 ; 210  |#define DebugBuildAssert(x)    
                            17311 ; 211  |#endif
                            17312 ; 212  |
                            17313 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            17314 ; 214  |//  #pragma asm
                            17315 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            17316 ; 216  |//  #pragma endasm
                            17317 ; 217  |
                            17318 ; 218  |
                            17319 ; 219  |#ifdef COLOR_262K
                            17320 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            17321 ; 221  |#elif defined(COLOR_65K)
                            17322 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            17323 ; 223  |#else
                            17324 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            17325 ; 225  |#endif
                            17326 ; 226  |    
                            17327 ; 227  |#endif // #ifndef _TYPES_H
                            17328 
                            17330 
                            17331 ; 29   |
                            17332 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17333 ; 31   |
                            17334 ; 32   |//   Trace Buffer STMP Registers 
                            17335 ; 33   |//   Last Updated 6.30.2003 D. Baker
                            17336 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17337 ; 35   |
                            17338 ; 36   |#define HW_TB_BASEADDR (0xF080)
                            17339 ; 37   |
                            17340 ; 38   |
                            17341 ; 39   |
                            17342 ; 40   |
                            17343 ; 41   |/////////////////////////////////////////////////////////////////////////////////
                            17344 ; 42   |
                            17345 ; 43   |//  Trace Buffer Configuration Register (HW_TB_CFG) Bit Definitions
                            17346 ; 44   |
                            17347 ; 45   |#define HW_TB_CFG_CLK_ENABLE_BITPOS (0)
                            17348 ; 46   |#define HW_TB_CFG_ENABLE_BITPOS (1)
                            17349 ; 47   |#define HW_TB_CFG_DONE_BITPOS (3)
                            17350 ; 48   |#define HW_TB_CFG_DMA_ASEL_BITPOS (4)
                            17351 ; 49   |#define HW_TB_CFG_TRIG_EVENT_BITPOS (6)
                            17352 ; 50   |
                            17353 ; 51   |#define HW_TB_CFG_CLK_ENABLE_WIDTH (1)
                            17354 ; 52   |#define HW_TB_CFG_ENABLE_WIDTH (1)
                            17355 ; 53   |#define HW_TB_CFG_RSVD1_WIDTH (1)
                            17356 ; 54   |#define HW_TB_CFG_DONE_WIDTH (1)
                            17357 ; 55   |#define HW_TB_CFG_DMA_ASEL_WIDTH (2)
                            17358 ; 56   |#define HW_TB_CFG_TRIG_EVENT_WIDTH (1)
                            17359 ; 57   |#define HW_TB_CFG_RSVD2_WIDTH (17)
                            17360 ; 58   |
                            17361 ; 59   |#define HW_TB_CFG_CLK_ENABLE_SETMASK (((1<<HW_TB_CFG_CLK_ENABLE_WIDTH)-1)<<HW_TB_CFG_CLK_ENABLE_BITPOS) 
                            17362 ; 60   |#define HW_TB_CFG_ENABLE_SETMASK (((1<<HW_TB_CFG_ENABLE_WIDTH)-1)<<HW_TB_CFG_ENABLE_BITPOS) 
                            17363 ; 61   |#define HW_TB_CFG_DONE_SETMASK (((1<<HW_TB_CFG_DONE_WIDTH)-1)<<HW_TB_CFG_DONE_BITPOS) 
                            17364 ; 62   |#define HW_TB_CFG_DMA_ASEL_SETMASK (((1<<HW_TB_CFG_DMA_ASEL_WIDTH)-1)<<HW_TB_CFG_DMA_ASEL_BITPOS) 
                            17365 ; 63   |#define HW_TB_CFG_TRIG_EVENT_SETMASK (((1<<HW_TB_CFG_TRIG_EVENT_WIDTH)-1)<<HW_TB_CFG_TRIG_EVENT_BITPOS) 
                            17366 ; 64   |
                            17367 ; 65   |#define HW_TB_CFG_CLK_ENABLE_CLRMASK (~(WORD)HW_TB_CFG_CLK_ENABLE_SETMASK)
                            17368 ; 66   |#define HW_TB_CFG_ENABLE_CLRMASK (~(WORD)HW_TB_CFG_ENABLE_SETMASK)
                            17369 ; 67   |#define HW_TB_CFG_DONE_CLRMASK (~(WORD)HW_TB_CFG_DONE_SETMASK)
                            17370 ; 68   |#define HW_TB_CFG_DMA_ASEL_CLRMASK (~(WORD)HW_TB_CFG_DMA_ASEL_SETMASK)
                            17371 ; 69   |#define HW_TB_CFG_TRIG_EVENT_CLRMASK (~(WORD)HW_TB_CFG_TRIG_EVENT_SETMASK)
                            17372 ; 70   |
                            17373 ; 71   |typedef union               
                            17374 ; 72   |{
                            17375 ; 73   |    struct {
                            17376 ; 74   |         int CLK_ENABLE      : HW_TB_CFG_CLK_ENABLE_WIDTH;
                            17377 ; 75   |         int ENABLE          : HW_TB_CFG_ENABLE_WIDTH;
                            17378 ; 76   |        int rsvd1           : HW_TB_CFG_RSVD1_WIDTH;
                            17379 ; 77   |         int DONE            : HW_TB_CFG_DONE_WIDTH;
                            17380 ; 78   |         int DMA_ASEL        : HW_TB_CFG_DMA_ASEL_WIDTH;
                            17381 ; 79   |         int TRIG_EVENT      : HW_TB_CFG_TRIG_EVENT_WIDTH;
                            17382 ; 80   |        int rsvd2           : HW_TB_CFG_RSVD2_WIDTH;
                            17383 ; 81   |    } B;
                            17384 ; 82   |    int I;
                            17385 ; 83   |    unsigned int U;
                            17386 ; 84   |} tb_cfg_type;
                            17387 ; 85   |#define HW_TB_CFG      (*(volatile tb_cfg_type _X*) (HW_TB_BASEADDR+0))    /* Trace Buffer Configuration Register */
                            17388 ; 86   |
                            17389 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            17390 ; 88   |
                            17391 ; 89   |//  Trace Buffer Base Address Register (HW_TB_BAR) Bit Definitions
                            17392 ; 90   |
                            17393 ; 91   |#define HW_TB_BAR_ADDRESS_BITPOS (0)
                            17394 ; 92   |
                            17395 ; 93   |#define HW_TB_BAR_ADDRESS_WIDTH (16)        
                            17396 ; 94   |#define HW_TB_BAR_RSVD_WIDTH (8)
                            17397 ; 95   |
                            17398 ; 96   |#define HW_TB_BAR_ADDRESS_SETMASK (((1<<HW_TB_BAR_ADDRESS_WIDTH)-1)<<HW_TB_BAR_ADDRESS_BITPOS) 
                            17399 ; 97   |
                            17400 ; 98   |#define HW_TB_BAR_ADDRESS_CLRMASK (~(WORD)HW_TB_BAR_ADDRESS_SETMASK)
                            17401 ; 99   |
                            17402 ; 100  |typedef union               
                            17403 ; 101  |{
                            17404 ; 102  |    struct {
                            17405 ; 103  |         int ADDRESS      : HW_TB_BAR_ADDRESS_WIDTH;
                            17406 ; 104  |        int reserved     : HW_TB_BAR_RSVD_WIDTH;
                            17407 ; 105  |    } B;
                            17408 ; 106  |    int I;
                            17409 ; 107  |    unsigned int U;
                            17410 ; 108  |} tb_bar_type;
                            17411 ; 109  |#define HW_TB_BAR      (*(volatile tb_bar_type _X*) (HW_TB_BASEADDR+1))    /* Trace Buffer Base Address Register */
                            17412 ; 110  |
                            17413 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            17414 ; 112  |
                            17415 ; 113  |//  Trace Buffer Modulo Register (HW_TB_MOD) Bit Definitions
                            17416 ; 114  |
                            17417 ; 115  |#define HW_TB_MOD_MODULUS_BITPOS (0)
                            17418 ; 116  |
                            17419 ; 117  |#define HW_TB_MOD_MODULUS_WIDTH (14)        
                            17420 ; 118  |#define HW_TB_MOD_RSVD_WIDTH (10)
                            17421 ; 119  |
                            17422 ; 120  |#define HW_TB_MOD_MODULUS_SETMASK (((1<<HW_TB_MOD_MODULUS_WIDTH)-1)<<HW_TB_MOD_MODULUS_BITPOS) 
                            17423 ; 121  |
                            17424 ; 122  |#define HW_TB_MOD_MODULUS_CLRMASK (~(WORD)HW_TB_MOD_MODULUS_SETMASK)
                            17425 ; 123  |
                            17426 ; 124  |typedef union               
                            17427 ; 125  |{
                            17428 ; 126  |    struct {
                            17429 ; 127  |         int MODULUS      : HW_TB_MOD_MODULUS_WIDTH;
                            17430 ; 128  |        int reserved        : HW_TB_MOD_RSVD_WIDTH;
                            17431 ; 129  |    } B;
                            17432 ; 130  |    int I;
                            17433 ; 131  |    unsigned int U;
                            17434 ; 132  |} tb_mod_type;
                            17435 ; 133  |#define HW_TB_MOD      (*(volatile tb_mod_type _X*) (HW_TB_BASEADDR+2))    /* Trace Buffer Modulus Register */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  70

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17436 ; 134  |
                            17437 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                            17438 ; 136  |
                            17439 ; 137  |//  Trace Buffer Current Index Register (HW_TB_CIR) Bit Definitions
                            17440 ; 138  |
                            17441 ; 139  |#define HW_TB_CIR_INDEX_BITPOS (0)
                            17442 ; 140  |
                            17443 ; 141  |#define HW_TB_CIR_INDEX_WIDTH (14)        
                            17444 ; 142  |#define HW_TB_CIR_RSVD_WIDTH (10)
                            17445 ; 143  |
                            17446 ; 144  |#define HW_TB_CIR_INDEX_SETMASK (((1<<HW_TB_CIR_INDEX_WIDTH)-1)<<HW_TB_CIR_INDEX_BITPOS) 
                            17447 ; 145  |
                            17448 ; 146  |#define HW_TB_CIR_INDEX_CLRMASK (~(WORD)HW_TB_CIR_INDEX_SETMASK)
                            17449 ; 147  |
                            17450 ; 148  |typedef union               
                            17451 ; 149  |{
                            17452 ; 150  |    struct {
                            17453 ; 151  |         int INDEX        : HW_TB_CIR_INDEX_WIDTH;
                            17454 ; 152  |        int reserved     : HW_TB_CIR_RSVD_WIDTH;
                            17455 ; 153  |    } B;
                            17456 ; 154  |    int I;
                            17457 ; 155  |    unsigned int U;
                            17458 ; 156  |} tb_cir_type;
                            17459 ; 157  |#define HW_TB_CIR      (*(volatile tb_cir_type _X*) (HW_TB_BASEADDR+3))    /* Trace Buffer Current Index Register */
                            17460 ; 158  |
                            17461 ; 159  |/////////////////////////////////////////////////////////////////////////////////
                            17462 ; 160  |
                            17463 ; 161  |//  Trace Buffer One Byte Code Register (HW_TB_OBC) Bit Definitions
                            17464 ; 162  |
                            17465 ; 163  |#define HW_TB_OBC_CODE_BITPOS (0)
                            17466 ; 164  |
                            17467 ; 165  |#define HW_TB_OBC_CODE_WIDTH (8)        
                            17468 ; 166  |#define HW_TB_OBC_RSVD_WIDTH (16)
                            17469 ; 167  |
                            17470 ; 168  |#define HW_TB_OBC_CODE_SETMASK (((1<<HW_TB_OBC_CODE_WIDTH)-1)<<HW_TB_OBC_CODE_BITPOS) 
                            17471 ; 169  |
                            17472 ; 170  |#define HW_TB_OBC_CODE_CLRMASK (~(WORD)HW_TB_OBC_CODE_SETMASK)
                            17473 ; 171  |
                            17474 ; 172  |typedef union               
                            17475 ; 173  |{
                            17476 ; 174  |    struct {
                            17477 ; 175  |         int CODE        : HW_TB_OBC_CODE_WIDTH;
                            17478 ; 176  |        int reserved    : HW_TB_OBC_RSVD_WIDTH;
                            17479 ; 177  |    } B;
                            17480 ; 178  |    int I;
                            17481 ; 179  |    unsigned int U;
                            17482 ; 180  |} tb_obc_type;
                            17483 ; 181  |#define HW_TB_OBC      (*(volatile tb_obc_type _X*) (HW_TB_BASEADDR+4))    /* Trace Buffer one byte code Register */
                            17484 ; 182  |
                            17485 ; 183  |/////////////////////////////////////////////////////////////////////////////////
                            17486 ; 184  |
                            17487 ; 185  |//  Trace Buffer Trigger Command Register (HW_TB_TCS) Bit Definitions
                            17488 ; 186  |
                            17489 ; 187  |#define HW_TB_TCS_TRG_STYLE_BITPOS (0)
                            17490 ; 188  |#define HW_TB_TCS_CAP_CLASS_BITPOS (1)
                            17491 ; 189  |#define HW_TB_TCS_TRG_CLASS_BITPOS (3)
                            17492 ; 190  |#define HW_TB_TCS_FREEZE_BITPOS (5)
                            17493 ; 191  |
                            17494 ; 192  |#define HW_TB_TCS_TRG_STYLE_WIDTH (1)        
                            17495 ; 193  |#define HW_TB_TCS_CAP_CLASS_WIDTH (2)        
                            17496 ; 194  |#define HW_TB_TCS_TRG_CLASS_WIDTH (2)        
                            17497 ; 195  |#define HW_TB_TCS_FREEZE_WIDTH (1)        
                            17498 ; 196  |#define HW_TB_TCS_RSVD_WIDTH (18)
                            17499 ; 197  |
                            17500 ; 198  |#define HW_TB_TCS_TRG_STYLE_SETMASK (((1<<HW_TB_TCS_TRG_STYLE_WIDTH)-1)<<HW_TB_TCS_TRG_STYLE_BITPOS) 
                            17501 ; 199  |#define HW_TB_TCS_CAP_CLASS_SETMASK (((1<<HW_TB_TCS_CAP_CLASS_WIDTH)-1)<<HW_TB_TCS_CAP_CLASS_BITPOS) 
                            17502 ; 200  |#define HW_TB_TCS_TRG_CLASS_SETMASK (((1<<HW_TB_TCS_TRG_CLASS_WIDTH)-1)<<HW_TB_TCS_TRG_CLASS_BITPOS) 
                            17503 ; 201  |#define HW_TB_TCS_FREEZE_SETMASK (((1<<HW_TB_TCS_FREEZE_WIDTH)-1)<<HW_TB_TCS_FREEZE_BITPOS) 
                            17504 ; 202  |
                            17505 ; 203  |#define HW_TB_TCS_TRG_STYLE_CLRMASK (~(WORD)HW_TB_TCS_TRG_STYLE_SETMASK)
                            17506 ; 204  |#define HW_TB_TCS_CAP_CLASS_CLRMASK (~(WORD)HW_TB_TCS_CAP_CLASS_SETMASK)
                            17507 ; 205  |#define HW_TB_TCS_TRG_CLASS_CLRMASK (~(WORD)HW_TB_TCS_TRG_CLASS_SETMASK)
                            17508 ; 206  |#define HW_TB_TCS_FREEZE_CLRMASK (~(WORD)HW_TB_TCS_FREEZE_SETMASK)
                            17509 ; 207  |
                            17510 ; 208  |typedef union               
                            17511 ; 209  |{
                            17512 ; 210  |    struct {
                            17513 ; 211  |         int TRG_STYLE       : HW_TB_TCS_TRG_STYLE_WIDTH;
                            17514 ; 212  |         int CAP_CLASS       : HW_TB_TCS_CAP_CLASS_WIDTH;
                            17515 ; 213  |         int TRG_CLASS       : HW_TB_TCS_TRG_CLASS_WIDTH;
                            17516 ; 214  |         int FREEZE          : HW_TB_TCS_FREEZE_WIDTH;
                            17517 ; 215  |        int reserved        : HW_TB_TCS_RSVD_WIDTH;
                            17518 ; 216  |    } B;
                            17519 ; 217  |    int I;
                            17520 ; 218  |    unsigned int U;
                            17521 ; 219  |} tb_tcs_type;
                            17522 ; 220  |#define HW_TB_TCS      (*(volatile tb_tcs_type _X*) (HW_TB_BASEADDR+16))    /* Trace Buffer Trigger Command Register */
                            17523 ; 221  |
                            17524 ; 222  |/////////////////////////////////////////////////////////////////////////////////
                            17525 ; 223  |
                            17526 ; 224  |//  Trace Buffer Trigger Value Register (HW_TB_TVR) Bit Definitions
                            17527 ; 225  |
                            17528 ; 226  |#define HW_TB_TVR_MATCH_ADDR_BITPOS (0)
                            17529 ; 227  |
                            17530 ; 228  |#define HW_TB_TVR_MATCH_ADDR_WIDTH (16)        
                            17531 ; 229  |#define HW_TB_TVR_RSVD_WIDTH (8)
                            17532 ; 230  |
                            17533 ; 231  |#define HW_TB_TVR_MATCH_ADDR_SETMASK (((1<<HW_TB_TVR_MATCH_ADDR_WIDTH)-1)<<HW_TB_TVR_MATCH_ADDR_BITPOS) 
                            17534 ; 232  |
                            17535 ; 233  |#define HW_TB_TVR_MATCH_ADDR_CLRMASK (~(WORD)HW_TB_TVR_MATCH_ADDR_SETMASK)
                            17536 ; 234  |
                            17537 ; 235  |typedef union               
                            17538 ; 236  |{
                            17539 ; 237  |    struct {
                            17540 ; 238  |         int MATCH_ADDR      : HW_TB_TVR_MATCH_ADDR_WIDTH;
                            17541 ; 239  |        int reserved        : HW_TB_TVR_RSVD_WIDTH;
                            17542 ; 240  |    } B;
                            17543 ; 241  |    int I;
                            17544 ; 242  |    unsigned int U;
                            17545 ; 243  |} tb_tvr_type;
                            17546 ; 244  |#define HW_TB_TVR      (*(volatile tb_tvr_type _X*) (HW_TB_BASEADDR+24))    /* Trace Buffer Trigger Value Register */
                            17547 ; 245  |
                            17548 ; 246  |
                            17549 ; 247  |
                            17550 ; 248  |#endif
                            17551 ; 249  |
                            17552 ; 250  |
                            17553 ; 251  |
                            17554 ; 252  |
                            17555 ; 253  |
                            17556 ; 254  |
                            17557 ; 255  |
                            17558 ; 256  |
                            17559 ; 257  |
                            17560 ; 258  |
                            17561 ; 259  |
                            17562 ; 260  |
                            17563 ; 261  |
                            17564 ; 262  |
                            17565 ; 263  |
                            17566 ; 264  |
                            17567 ; 265  |
                            17568 
                            17570 
                            17571 ; 35   |#include "regstimer.h"
                            17572 
                            17574 
                            17575 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            17576 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
                            17577 ; 3    |// Filename: regstimer.inc
                            17578 ; 4    |// Description: Register definitions for  Timers interface
                            17579 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            17580 ; 6    |// The following naming conventions are followed in this file.
                            17581 ; 7    |// All registers are named using the format...
                            17582 ; 8    |//     HW_<module>_<regname>
                            17583 ; 9    |// where <module> is the module name which can be any of the following...
                            17584 ; 10   |//     USB20
                            17585 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            17586 ; 12   |// module name includes a number starting from 0 for the first instance of
                            17587 ; 13   |// that module)
                            17588 ; 14   |// <regname> is the specific register within that module
                            17589 ; 15   |// We also define the following...
                            17590 ; 16   |//     HW_<module>_<regname>_BITPOS
                            17591 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            17592 ; 18   |//     HW_<module>_<regname>_SETMASK
                            17593 ; 19   |// which does something else, and
                            17594 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            17595 ; 21   |// which does something else.
                            17596 ; 22   |// Other rules
                            17597 ; 23   |//     All caps
                            17598 ; 24   |//     Numeric identifiers start at 0
                            17599 ; 25   |#if !(defined(regstimerinc))
                            17600 ; 26   |#define regstimerinc 1
                            17601 ; 27   |
                            17602 ; 28   |#include "types.h"
                            17603 
                            17605 
                            17606 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            17607 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            17608 ; 3    |//
                            17609 ; 4    |// Filename: types.h
                            17610 ; 5    |// Description: Standard data types
                            17611 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            17612 ; 7    |
                            17613 ; 8    |#ifndef _TYPES_H
                            17614 ; 9    |#define _TYPES_H
                            17615 ; 10   |
                            17616 ; 11   |// TODO:  move this outta here!
                            17617 ; 12   |#if !defined(NOERROR)
                            17618 ; 13   |#define NOERROR 0
                            17619 ; 14   |#define SUCCESS 0
                            17620 ; 15   |#endif 
                            17621 ; 16   |#if !defined(SUCCESS)
                            17622 ; 17   |#define SUCCESS  0
                            17623 ; 18   |#endif
                            17624 ; 19   |#if !defined(ERROR)
                            17625 ; 20   |#define ERROR   -1
                            17626 ; 21   |#endif
                            17627 ; 22   |#if !defined(FALSE)
                            17628 ; 23   |#define FALSE 0
                            17629 ; 24   |#endif
                            17630 ; 25   |#if !defined(TRUE)
                            17631 ; 26   |#define TRUE  1
                            17632 ; 27   |#endif
                            17633 ; 28   |
                            17634 ; 29   |#if !defined(NULL)
                            17635 ; 30   |#define NULL 0
                            17636 ; 31   |#endif
                            17637 ; 32   |
                            17638 ; 33   |#define MAX_INT     0x7FFFFF
                            17639 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            17640 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            17641 ; 36   |#define MAX_ULONG   (-1) 
                            17642 ; 37   |
                            17643 ; 38   |#define WORD_SIZE   24              // word size in bits
                            17644 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            17645 ; 40   |
                            17646 ; 41   |
                            17647 ; 42   |#define BYTE    unsigned char       // btVarName
                            17648 ; 43   |#define CHAR    signed char         // cVarName
                            17649 ; 44   |#define USHORT  unsigned short      // usVarName
                            17650 ; 45   |#define SHORT   unsigned short      // sVarName
                            17651 ; 46   |#define WORD    unsigned int        // wVarName
                            17652 ; 47   |#define INT     signed int          // iVarName
                            17653 ; 48   |#define DWORD   unsigned long       // dwVarName
                            17654 ; 49   |#define LONG    signed long         // lVarName
                            17655 ; 50   |#define BOOL    unsigned int        // bVarName
                            17656 ; 51   |#define FRACT   _fract              // frVarName
                            17657 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            17658 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            17659 ; 54   |#define FLOAT   float               // fVarName
                            17660 ; 55   |#define DBL     double              // dVarName
                            17661 ; 56   |#define ENUM    enum                // eVarName
                            17662 ; 57   |#define CMX     _complex            // cmxVarName
                            17663 ; 58   |typedef WORD UCS3;                   // 
                            17664 ; 59   |
                            17665 ; 60   |#define UINT16  unsigned short
                            17666 ; 61   |#define UINT8   unsigned char   
                            17667 ; 62   |#define UINT32  unsigned long
                            17668 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            17669 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            17670 ; 65   |#define WCHAR   UINT16
                            17671 ; 66   |
                            17672 ; 67   |//UINT128 is 16 bytes or 6 words
                            17673 ; 68   |typedef struct UINT128_3500 {   
                            17674 ; 69   |    int val[6];     
                            17675 ; 70   |} UINT128_3500;
                            17676 ; 71   |
                            17677 ; 72   |#define UINT128   UINT128_3500
                            17678 ; 73   |
                            17679 ; 74   |// Little endian word packed byte strings:   
                            17680 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17681 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17682 ; 77   |// Little endian word packed byte strings:   
                            17683 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17684 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17685 ; 80   |
                            17686 ; 81   |// Declare Memory Spaces To Use When Coding
                            17687 ; 82   |// A. Sector Buffers
                            17688 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            17689 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  71

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17690 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            17691 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            17692 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            17693 ; 88   |// B. Media DDI Memory
                            17694 ; 89   |#define MEDIA_DDI_MEM _Y
                            17695 ; 90   |
                            17696 ; 91   |
                            17697 ; 92   |
                            17698 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            17699 ; 94   |// Examples of circular pointers:
                            17700 ; 95   |//    INT CIRC cpiVarName
                            17701 ; 96   |//    DWORD CIRC cpdwVarName
                            17702 ; 97   |
                            17703 ; 98   |#define RETCODE INT                 // rcVarName
                            17704 ; 99   |
                            17705 ; 100  |// generic bitfield structure
                            17706 ; 101  |struct Bitfield {
                            17707 ; 102  |    unsigned int B0  :1;
                            17708 ; 103  |    unsigned int B1  :1;
                            17709 ; 104  |    unsigned int B2  :1;
                            17710 ; 105  |    unsigned int B3  :1;
                            17711 ; 106  |    unsigned int B4  :1;
                            17712 ; 107  |    unsigned int B5  :1;
                            17713 ; 108  |    unsigned int B6  :1;
                            17714 ; 109  |    unsigned int B7  :1;
                            17715 ; 110  |    unsigned int B8  :1;
                            17716 ; 111  |    unsigned int B9  :1;
                            17717 ; 112  |    unsigned int B10 :1;
                            17718 ; 113  |    unsigned int B11 :1;
                            17719 ; 114  |    unsigned int B12 :1;
                            17720 ; 115  |    unsigned int B13 :1;
                            17721 ; 116  |    unsigned int B14 :1;
                            17722 ; 117  |    unsigned int B15 :1;
                            17723 ; 118  |    unsigned int B16 :1;
                            17724 ; 119  |    unsigned int B17 :1;
                            17725 ; 120  |    unsigned int B18 :1;
                            17726 ; 121  |    unsigned int B19 :1;
                            17727 ; 122  |    unsigned int B20 :1;
                            17728 ; 123  |    unsigned int B21 :1;
                            17729 ; 124  |    unsigned int B22 :1;
                            17730 ; 125  |    unsigned int B23 :1;
                            17731 ; 126  |};
                            17732 ; 127  |
                            17733 ; 128  |union BitInt {
                            17734 ; 129  |        struct Bitfield B;
                            17735 ; 130  |        int        I;
                            17736 ; 131  |};
                            17737 ; 132  |
                            17738 ; 133  |#define MAX_MSG_LENGTH 10
                            17739 ; 134  |struct CMessage
                            17740 ; 135  |{
                            17741 ; 136  |        unsigned int m_uLength;
                            17742 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            17743 ; 138  |};
                            17744 ; 139  |
                            17745 ; 140  |typedef struct {
                            17746 ; 141  |    WORD m_wLength;
                            17747 ; 142  |    WORD m_wMessage;
                            17748 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            17749 ; 144  |} Message;
                            17750 ; 145  |
                            17751 ; 146  |struct MessageQueueDescriptor
                            17752 ; 147  |{
                            17753 ; 148  |        int *m_pBase;
                            17754 ; 149  |        int m_iModulo;
                            17755 ; 150  |        int m_iSize;
                            17756 ; 151  |        int *m_pHead;
                            17757 ; 152  |        int *m_pTail;
                            17758 ; 153  |};
                            17759 ; 154  |
                            17760 ; 155  |struct ModuleEntry
                            17761 ; 156  |{
                            17762 ; 157  |    int m_iSignaledEventMask;
                            17763 ; 158  |    int m_iWaitEventMask;
                            17764 ; 159  |    int m_iResourceOfCode;
                            17765 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            17766 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            17767 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            17768 ; 163  |    int m_uTimeOutHigh;
                            17769 ; 164  |    int m_uTimeOutLow;
                            17770 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            17771 ; 166  |};
                            17772 ; 167  |
                            17773 ; 168  |union WaitMask{
                            17774 ; 169  |    struct B{
                            17775 ; 170  |        unsigned int m_bNone     :1;
                            17776 ; 171  |        unsigned int m_bMessage  :1;
                            17777 ; 172  |        unsigned int m_bTimer    :1;
                            17778 ; 173  |        unsigned int m_bButton   :1;
                            17779 ; 174  |    } B;
                            17780 ; 175  |    int I;
                            17781 ; 176  |} ;
                            17782 ; 177  |
                            17783 ; 178  |
                            17784 ; 179  |struct Button {
                            17785 ; 180  |        WORD wButtonEvent;
                            17786 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            17787 ; 182  |};
                            17788 ; 183  |
                            17789 ; 184  |struct Message {
                            17790 ; 185  |        WORD wMsgLength;
                            17791 ; 186  |        WORD wMsgCommand;
                            17792 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            17793 ; 188  |};
                            17794 ; 189  |
                            17795 ; 190  |union EventTypes {
                            17796 ; 191  |        struct CMessage msg;
                            17797 ; 192  |        struct Button Button ;
                            17798 ; 193  |        struct Message Message;
                            17799 ; 194  |};
                            17800 ; 195  |
                            17801 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            17802 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            17803 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            17804 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            17805 ; 200  |
                            17806 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            17807 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            17808 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            17809 ; 204  |
                            17810 ; 205  |#if DEBUG
                            17811 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            17812 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            17813 ; 208  |#else 
                            17814 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            17815 ; 210  |#define DebugBuildAssert(x)    
                            17816 ; 211  |#endif
                            17817 ; 212  |
                            17818 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            17819 ; 214  |//  #pragma asm
                            17820 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            17821 ; 216  |//  #pragma endasm
                            17822 ; 217  |
                            17823 ; 218  |
                            17824 ; 219  |#ifdef COLOR_262K
                            17825 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            17826 ; 221  |#elif defined(COLOR_65K)
                            17827 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            17828 ; 223  |#else
                            17829 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            17830 ; 225  |#endif
                            17831 ; 226  |    
                            17832 ; 227  |#endif // #ifndef _TYPES_H
                            17833 
                            17835 
                            17836 ; 29   |
                            17837 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17838 ; 31   |//   TIMER STMP Registers 
                            17839 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17840 ; 33   |#define HW_TMR_BASEADDR (0xF100)
                            17841 ; 34   |
                            17842 ; 35   |#define HW_TMR0_BASEADDR HW_TMR_BASEADDR
                            17843 ; 36   |#define HW_TMR1_BASEADDR HW_TMR_BASEADDR+0x40
                            17844 ; 37   |#define HW_TMR2_BASEADDR HW_TMR_BASEADDR+0x80
                            17845 ; 38   |#define HW_TMR3_BASEADDR HW_TMR_BASEADDR+0xC0
                            17846 ; 39   |
                            17847 ; 40   |#define HW_TIMER_NUMBER_0 0
                            17848 ; 41   |#define HW_TIMER_NUMBER_1 1
                            17849 ; 42   |#define HW_TIMER_NUMBER_2 2
                            17850 ; 43   |#define HW_TIMER_NUMBER_3 3
                            17851 ; 44   |
                            17852 ; 45   |#define HW_TMRCSR 0
                            17853 ; 46   |#define HW_TMRCNTR 1
                            17854 ; 47   |
                            17855 ; 48   |
                            17856 ; 49   |/////////////////////////////////////////////////////////////////////////////////
                            17857 ; 50   |//  TIMER CSR (HW_TMR0CSR) Bit Definitions
                            17858 ; 51   |#define HW_TMR0CSR_TIMER_ENABLE_BITPOS (0)
                            17859 ; 52   |#define HW_TMR0CSR_TIMER_INT_EN_BITPOS (1)
                            17860 ; 53   |#define HW_TMR0CSR_INVERT_BITPOS (2)
                            17861 ; 54   |#define HW_TMR0CSR_TIMER_CONTROL_BITPOS (3)
                            17862 ; 55   |#define HW_TMR0CSR_TIMER_STATUS_BITPOS (7)
                            17863 ; 56   |#define HW_TMR0CSR_TIMER_MODE_BITPOS (8)
                            17864 ; 57   |#define HW_TMR0CSR_CLKGT_BITPOS (23)
                            17865 ; 58   |
                            17866 ; 59   |#define HW_TMR0CSR_TIMER_ENABLE_WIDTH (1)
                            17867 ; 60   |#define HW_TMR0CSR_TIMER_INT_EN_WIDTH (1)
                            17868 ; 61   |#define HW_TMR0CSR_INVERT_WIDTH (1)
                            17869 ; 62   |#define HW_TMR0CSR_TIMER_CONTROL_WIDTH (3)
                            17870 ; 63   |#define HW_TMR0CSR_TIMER_STATUS_WIDTH (1)
                            17871 ; 64   |#define HW_TMR0CSR_TIMER_MODE_WIDTH (2)
                            17872 ; 65   |#define HW_TMR0CSR_CLKGT_WIDTH (1)
                            17873 ; 66   |
                            17874 ; 67   |#define HW_TMR0CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR0CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR0CSR_TIMER_ENABLE_BITPOS)
                            17875 ; 68   |#define HW_TMR0CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR0CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR0CSR_TIMER_INT_EN_BITPOS)
                            17876 ; 69   |#define HW_TMR0CSR_INVERT_SETMASK (((1<<HW_TMR0CSR_INVERT_WIDTH)-1)<<HW_TMR0CSR_INVERT_BITPOS)
                            17877 ; 70   |#define HW_TMR0CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR0CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR0CSR_TIMER_CONTROL_BITPOS)
                            17878 ; 71   |#define HW_TMR0CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR0CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR0CSR_TIMER_STATUS_BITPOS)
                            17879 ; 72   |#define HW_TMR0CSR_TIMER_MODE_SETMASK (((1<<HW_TMR0CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR0CSR_TIMER_MODE_BITPOS)
                            17880 ; 73   |#define HW_TMR0CSR_CLKGT_SETMASK (((1<<HW_TMR0CSR_CLKGT_WIDTH)-1)<<HW_TMR0CSR_CLKGT_BITPOS)
                            17881 ; 74   |
                            17882 ; 75   |#define HW_TMR0CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_ENABLE_SETMASK)
                            17883 ; 76   |#define HW_TMR0CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_INT_EN_SETMASK)
                            17884 ; 77   |#define HW_TMR0CSR_INVERT_CLRMASK (~(WORD)HW_TMR0CSR_INVERT_SETMASK)
                            17885 ; 78   |#define HW_TMR0CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_CONTROL_SETMASK)
                            17886 ; 79   |#define HW_TMR0CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_STATUS_SETMASK)
                            17887 ; 80   |#define HW_TMR0CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_MODE_SETMASK)
                            17888 ; 81   |#define HW_TMR0CSR_CLKGT_CLRMASK (~(WORD)HW_TMR0CSR_CLKGT_SETMASK)
                            17889 ; 82   |
                            17890 ; 83   |/////////////////////////////////////////////////////////////////////////////////
                            17891 ; 84   |//  TIMER CSR (HW_TMR1CSR) Bit Definitions
                            17892 ; 85   |#define HW_TMR1CSR_TIMER_ENABLE_BITPOS (0)
                            17893 ; 86   |#define HW_TMR1CSR_TIMER_INT_EN_BITPOS (1)
                            17894 ; 87   |#define HW_TMR1CSR_INVERT_BITPOS (2)
                            17895 ; 88   |#define HW_TMR1CSR_TIMER_CONTROL_BITPOS (3)
                            17896 ; 89   |#define HW_TMR1CSR_TIMER_STATUS_BITPOS (7)
                            17897 ; 90   |#define HW_TMR1CSR_TIMER_MODE_BITPOS (8)
                            17898 ; 91   |#define HW_TMR1CSR_CLKGT_BITPOS (23)
                            17899 ; 92   |
                            17900 ; 93   |#define HW_TMR1CSR_TIMER_ENABLE_WIDTH (1)
                            17901 ; 94   |#define HW_TMR1CSR_TIMER_INT_EN_WIDTH (1)
                            17902 ; 95   |#define HW_TMR1CSR_INVERT_WIDTH (1)
                            17903 ; 96   |#define HW_TMR1CSR_TIMER_CONTROL_WIDTH (3)
                            17904 ; 97   |#define HW_TMR1CSR_TIMER_STATUS_WIDTH (1)
                            17905 ; 98   |#define HW_TMR1CSR_TIMER_MODE_WIDTH (2)
                            17906 ; 99   |#define HW_TMR1CSR_CLKGT_WIDTH (1)
                            17907 ; 100  |
                            17908 ; 101  |#define HW_TMR1CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR1CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR1CSR_TIMER_ENABLE_BITPOS)
                            17909 ; 102  |#define HW_TMR1CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR1CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR1CSR_TIMER_INT_EN_BITPOS)
                            17910 ; 103  |#define HW_TMR1CSR_INVERT_SETMASK (((1<<HW_TMR1CSR_INVERT_WIDTH)-1)<<HW_TMR1CSR_INVERT_BITPOS)
                            17911 ; 104  |#define HW_TMR1CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR1CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR1CSR_TIMER_CONTROL_BITPOS)
                            17912 ; 105  |#define HW_TMR1CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR1CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR1CSR_TIMER_STATUS_BITPOS)
                            17913 ; 106  |#define HW_TMR1CSR_TIMER_MODE_SETMASK (((1<<HW_TMR1CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR1CSR_TIMER_MODE_BITPOS)
                            17914 ; 107  |#define HW_TMR1CSR_CLKGT_SETMASK (((1<<HW_TMR1CSR_CLKGT_WIDTH)-1)<<HW_TMR1CSR_CLKGT_BITPOS)
                            17915 ; 108  |
                            17916 ; 109  |#define HW_TMR1CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_ENABLE_SETMASK)
                            17917 ; 110  |#define HW_TMR1CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_INT_EN_SETMASK)
                            17918 ; 111  |#define HW_TMR1CSR_INVERT_CLRMASK (~(WORD)HW_TMR1CSR_INVERT_SETMASK)
                            17919 ; 112  |#define HW_TMR1CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_CONTROL_SETMASK)
                            17920 ; 113  |#define HW_TMR1CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_STATUS_SETMASK)
                            17921 ; 114  |#define HW_TMR1CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_MODE_SETMASK)
                            17922 ; 115  |#define HW_TMR1CSR_CLKGT_CLRMASK (~(WORD)HW_TMR1CSR_CLKGT_SETMASK)
                            17923 ; 116  |
                            17924 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                            17925 ; 118  |//  TIMER CSR (HW_TMR2CSR) Bit Definitions
                            17926 ; 119  |#define HW_TMR2CSR_TIMER_ENABLE_BITPOS (0)
                            17927 ; 120  |#define HW_TMR2CSR_TIMER_INT_EN_BITPOS (1)
                            17928 ; 121  |#define HW_TMR2CSR_INVERT_BITPOS (2)
                            17929 ; 122  |#define HW_TMR2CSR_TIMER_CONTROL_BITPOS (3)
                            17930 ; 123  |#define HW_TMR2CSR_TIMER_STATUS_BITPOS (7)
                            17931 ; 124  |#define HW_TMR2CSR_TIMER_MODE_BITPOS (8)
                            17932 ; 125  |#define HW_TMR2CSR_CLKGT_BITPOS (23)
                            17933 ; 126  |
                            17934 ; 127  |#define HW_TMR2CSR_TIMER_ENABLE_WIDTH (1)
                            17935 ; 128  |#define HW_TMR2CSR_TIMER_INT_EN_WIDTH (1)
                            17936 ; 129  |#define HW_TMR2CSR_INVERT_WIDTH (1)
                            17937 ; 130  |#define HW_TMR2CSR_TIMER_CONTROL_WIDTH (3)
                            17938 ; 131  |#define HW_TMR2CSR_TIMER_STATUS_WIDTH (1)
                            17939 ; 132  |#define HW_TMR2CSR_TIMER_MODE_WIDTH (2)
                            17940 ; 133  |#define HW_TMR2CSR_CLKGT_WIDTH (1)
                            17941 ; 134  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  72

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17942 ; 135  |#define HW_TMR2CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR2CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR2CSR_TIMER_ENABLE_BITPOS)
                            17943 ; 136  |#define HW_TMR2CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR2CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR2CSR_TIMER_INT_EN_BITPOS)
                            17944 ; 137  |#define HW_TMR2CSR_INVERT_SETMASK (((1<<HW_TMR2CSR_INVERT_WIDTH)-1)<<HW_TMR2CSR_INVERT_BITPOS)
                            17945 ; 138  |#define HW_TMR2CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR2CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR2CSR_TIMER_CONTROL_BITPOS)
                            17946 ; 139  |#define HW_TMR2CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR2CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR2CSR_TIMER_STATUS_BITPOS)
                            17947 ; 140  |#define HW_TMR2CSR_TIMER_MODE_SETMASK (((1<<HW_TMR2CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR2CSR_TIMER_MODE_BITPOS)
                            17948 ; 141  |#define HW_TMR2CSR_CLKGT_SETMASK (((1<<HW_TMR2CSR_CLKGT_WIDTH)-1)<<HW_TMR2CSR_CLKGT_BITPOS)
                            17949 ; 142  |
                            17950 ; 143  |#define HW_TMR2CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_ENABLE_SETMASK)
                            17951 ; 144  |#define HW_TMR2CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_INT_EN_SETMASK)
                            17952 ; 145  |#define HW_TMR2CSR_INVERT_CLRMASK (~(WORD)HW_TMR2CSR_INVERT_SETMASK)
                            17953 ; 146  |#define HW_TMR2CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_CONTROL_SETMASK)
                            17954 ; 147  |#define HW_TMR2CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_STATUS_SETMASK)
                            17955 ; 148  |#define HW_TMR2CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_MODE_SETMASK)
                            17956 ; 149  |#define HW_TMR2CSR_CLKGT_CLRMASK (~(WORD)HW_TMR2CSR_CLKGT_SETMASK)
                            17957 ; 150  |
                            17958 ; 151  |/////////////////////////////////////////////////////////////////////////////////
                            17959 ; 152  |//  TIMER CSR (HW_TMR3CSR) Bit Definitions
                            17960 ; 153  |#define HW_TMR3CSR_TIMER_ENABLE_BITPOS (0)
                            17961 ; 154  |#define HW_TMR3CSR_TIMER_INT_EN_BITPOS (1)
                            17962 ; 155  |#define HW_TMR3CSR_INVERT_BITPOS (2)
                            17963 ; 156  |#define HW_TMR3CSR_TIMER_CONTROL_BITPOS (3)
                            17964 ; 157  |#define HW_TMR3CSR_TIMER_STATUS_BITPOS (7)
                            17965 ; 158  |#define HW_TMR3CSR_TIMER_MODE_BITPOS (8)
                            17966 ; 159  |#define HW_TMR3CSR_CLKGT_BITPOS (23)
                            17967 ; 160  |
                            17968 ; 161  |#define HW_TMR3CSR_TIMER_ENABLE_WIDTH (1)
                            17969 ; 162  |#define HW_TMR3CSR_TIMER_INT_EN_WIDTH (1)
                            17970 ; 163  |#define HW_TMR3CSR_INVERT_WIDTH (1)
                            17971 ; 164  |#define HW_TMR3CSR_TIMER_CONTROL_WIDTH (3)
                            17972 ; 165  |#define HW_TMR3CSR_TIMER_STATUS_WIDTH (1)
                            17973 ; 166  |#define HW_TMR3CSR_TIMER_MODE_WIDTH (2)
                            17974 ; 167  |#define HW_TMR3CSR_CLKGT_WIDTH (1)
                            17975 ; 168  |
                            17976 ; 169  |#define HW_TMR3CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR3CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR3CSR_TIMER_ENABLE_BITPOS)
                            17977 ; 170  |#define HW_TMR3CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR3CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR3CSR_TIMER_INT_EN_BITPOS)
                            17978 ; 171  |#define HW_TMR3CSR_INVERT_SETMASK (((1<<HW_TMR3CSR_INVERT_WIDTH)-1)<<HW_TMR3CSR_INVERT_BITPOS)
                            17979 ; 172  |#define HW_TMR3CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR3CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR3CSR_TIMER_CONTROL_BITPOS)
                            17980 ; 173  |#define HW_TMR3CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR3CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR3CSR_TIMER_STATUS_BITPOS)
                            17981 ; 174  |#define HW_TMR3CSR_TIMER_MODE_SETMASK (((1<<HW_TMR3CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR3CSR_TIMER_MODE_BITPOS)
                            17982 ; 175  |#define HW_TMR3CSR_CLKGT_SETMASK (((1<<HW_TMR3CSR_CLKGT_WIDTH)-1)<<HW_TMR3CSR_CLKGT_BITPOS)
                            17983 ; 176  |
                            17984 ; 177  |#define HW_TMR3CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_ENABLE_SETMASK)
                            17985 ; 178  |#define HW_TMR3CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_INT_EN_SETMASK)
                            17986 ; 179  |#define HW_TMR3CSR_INVERT_CLRMASK (~(WORD)HW_TMR3CSR_INVERT_SETMASK)
                            17987 ; 180  |#define HW_TMR3CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_CONTROL_SETMASK)
                            17988 ; 181  |#define HW_TMR3CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_STATUS_SETMASK)
                            17989 ; 182  |#define HW_TMR3CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_MODE_SETMASK)
                            17990 ; 183  |#define HW_TMR3CSR_CLKGT_CLRMASK (~(WORD)HW_TMR3CSR_CLKGT_SETMASK)
                            17991 ; 184  |
                            17992 ; 185  |typedef union               
                            17993 ; 186  |{
                            17994 ; 187  |    struct {
                            17995 ; 188  |       int TIMER_ENABLE              :1;
                            17996 ; 189  |       int TIMER_INT_EN              :1;
                            17997 ; 190  |       int INVERT                    :1;
                            17998 ; 191  |       int TIMER_CONTROL             :3;
                            17999 ; 192  |       int RSVD0                     :1;
                            18000 ; 193  |       int TIMER_STATUS              :1;
                            18001 ; 194  |       int TIMER_MODE                :2;
                            18002 ; 195  |       int RSVD1                     :13;
                            18003 ; 196  |       int CLKGT                     :1;
                            18004 ; 197  |    } B;
                            18005 ; 198  |    int I;
                            18006 ; 199  |} timercsr_type;
                            18007 ; 200  |#define HW_TMR0CSR        (*(volatile timercsr_type _X*) (HW_TMR0_BASEADDR+HW_TMRCSR))  /* Timer0 Control Status Register */
                            18008 ; 201  |#define HW_TMR1CSR        (*(volatile timercsr_type _X*) (HW_TMR1_BASEADDR+HW_TMRCSR))  /* Timer1 Control Status Register */
                            18009 ; 202  |#define HW_TMR2CSR        (*(volatile timercsr_type _X*) (HW_TMR2_BASEADDR+HW_TMRCSR))  /* Timer2 Control Status Register */
                            18010 ; 203  |#define HW_TMR3CSR        (*(volatile timercsr_type _X*) (HW_TMR3_BASEADDR+HW_TMRCSR))  /* Timer3 Control Status Register */
                            18011 ; 204  |
                            18012 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                            18013 ; 206  |//  TIMER CNTR register (HW_TMR0CNTR) Bit Definitions
                            18014 ; 207  |#define HW_TMR0CNTR_COUNT_BITPOS 0
                            18015 ; 208  |#define HW_TMR0CNTR_COUNT_WIDTH 24
                            18016 ; 209  |#define HW_TMR0CNTR_COUNT_SETMASK (((1<<HW_TMR0CNTR_COUNT_WIDTH)-1)<<HW_TMR0CNTR_COUNT_BITPOS)
                            18017 ; 210  |#define HW_TMR0CNTR_COUNT_CLRMASK (~(WORD)HW_TMR0CNTR_COUNT_SETMASK)
                            18018 ; 211  |
                            18019 ; 212  |/////////////////////////////////////////////////////////////////////////////////
                            18020 ; 213  |//  TIMER CNTR register (HW_TMR1CNTR) Bit Definitions
                            18021 ; 214  |#define HW_TMR1CNTR_COUNT_BITPOS 0
                            18022 ; 215  |#define HW_TMR1CNTR_COUNT_WIDTH 24
                            18023 ; 216  |#define HW_TMR1CNTR_COUNT_SETMASK (((1<<HW_TMR1CNTR_COUNT_WIDTH)-1)<<HW_TMR1CNTR_COUNT_BITPOS)
                            18024 ; 217  |#define HW_TMR1CNTR_COUNT_CLRMASK (~(WORD)HW_TMR1CNTR_COUNT_SETMASK)
                            18025 ; 218  |
                            18026 ; 219  |/////////////////////////////////////////////////////////////////////////////////
                            18027 ; 220  |//  TIMER CNTR register (HW_TMR2CNTR) Bit Definitions
                            18028 ; 221  |#define HW_TMR2CNTR_COUNT_BITPOS 0
                            18029 ; 222  |#define HW_TMR2CNTR_COUNT_WIDTH 24
                            18030 ; 223  |#define HW_TMR2CNTR_COUNT_SETMASK (((1<<HW_TMR2CNTR_COUNT_WIDTH)-1)<<HW_TMR2CNTR_COUNT_BITPOS)
                            18031 ; 224  |#define HW_TMR2CNTR_COUNT_CLRMASK (~(WORD)HW_TMR2CNTR_COUNT_SETMASK)
                            18032 ; 225  |
                            18033 ; 226  |typedef union               
                            18034 ; 227  |{
                            18035 ; 228  |    struct {
                            18036 ; 229  |       int COUNT                    :24;
                            18037 ; 230  |    } B;
                            18038 ; 231  |    int I;
                            18039 ; 232  |} tmrcntr_type;
                            18040 ; 233  |#define HW_TMR0CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR0_BASEADDR+HW_TMRCNTR))  /* Timer0 Count Register */
                            18041 ; 234  |#define HW_TMR1CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR1_BASEADDR+HW_TMRCNTR))  /* Timer1 Count Register */
                            18042 ; 235  |#define HW_TMR2CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR2_BASEADDR+HW_TMRCNTR))  /* Timer2 Count Register */
                            18043 ; 236  |#define HW_TMR3CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR3_BASEADDR+HW_TMRCNTR))  /* Timer3 Count Register */
                            18044 ; 237  |
                            18045 ; 238  |
                            18046 ; 239  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *******************************
                            18047 ; 240  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code without needing 
                            18048 ; 241  |// to update the actual files. Only the defines needed to build SDK2.400 were added.   
                            18049 ; 242  |#define HW_TIMER_BASEADDR 0xF100
                            18050 ; 243  |
                            18051 ; 244  |#define HW_TIMER0_BASEADDR HW_TIMER_BASEADDR
                            18052 ; 245  |#define HW_TIMER1_BASEADDR HW_TIMER0_BASEADDR+0x40
                            18053 ; 246  |#define HW_TIMER2_BASEADDR HW_TIMER1_BASEADDR+0x40
                            18054 ; 247  |#define HW_TIMER3_BASEADDR HW_TIMER2_BASEADDR+0x40
                            18055 ; 248  |
                            18056 ; 249  |#define HW_TMR0CR HW_TMR0_BASEADDR
                            18057 ; 250  |#define HW_TMR1CR HW_TMR1_BASEADDR
                            18058 ; 251  |#define HW_TMR2CR HW_TMR2_BASEADDR
                            18059 ; 252  |#define HW_TMR3CR HW_TIMER3_BASEADDR
                            18060 ; 253  |
                            18061 ; 254  |// Timer enable
                            18062 ; 255  |#define HW_TMRCR_TE_BITPOS 0   
                            18063 ; 256  |// Timer clock gating control
                            18064 ; 257  |#define HW_TMR3CR_CG_BITPOS 23  
                            18065 ; 258  |#define HW_TMR3CR_CG_SETMASK 1<<HW_TMR3CR_CG_BITPOS
                            18066 ; 259  |#define HW_TMR3CR_CG_CLRMASK ~(WORD)HW_TMR3CR_CG_SETMASK
                            18067 ; 260  |#endif
                            18068 ; 261  |
                            18069 ; 262  |
                            18070 ; 263  |
                            18071 ; 264  |
                            18072 
                            18074 
                            18075 ; 36   |#include "regsusb20.h"
                            18076 
                            18078 
                            18079 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18080 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2003
                            18081 ; 3    |//;  File        : regsusb20ip.inc
                            18082 ; 4    |//;  Description : USB20 IP Register definition
                            18083 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18084 ; 6    |
                            18085 ; 7    |// The following naming conventions are followed in this file.
                            18086 ; 8    |// All registers are named using the format...
                            18087 ; 9    |//     HW_<module>_<regname>
                            18088 ; 10   |// where <module> is the module name which can be any of the following...
                            18089 ; 11   |//     USB20
                            18090 ; 12   |// (Note that when there is more than one copy of a particular module, the
                            18091 ; 13   |// module name includes a number starting from 0 for the first instance of
                            18092 ; 14   |// that module)
                            18093 ; 15   |// <regname> is the specific register within that module
                            18094 ; 16   |// We also define the following...
                            18095 ; 17   |//     HW_<module>_<regname>_BITPOS
                            18096 ; 18   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            18097 ; 19   |//     HW_<module>_<regname>_SETMASK
                            18098 ; 20   |// which does something else, and
                            18099 ; 21   |//     HW_<module>_<regname>_CLRMASK
                            18100 ; 22   |// which does something else.
                            18101 ; 23   |// Other rules
                            18102 ; 24   |//     All caps
                            18103 ; 25   |//     Numeric identifiers start at 0
                            18104 ; 26   |
                            18105 ; 27   |#if !(defined(regsusb20inc))
                            18106 ; 28   |#define regsusb20inc 1
                            18107 ; 29   |
                            18108 ; 30   |#include "types.h"
                            18109 
                            18111 
                            18112 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            18113 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            18114 ; 3    |//
                            18115 ; 4    |// Filename: types.h
                            18116 ; 5    |// Description: Standard data types
                            18117 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            18118 ; 7    |
                            18119 ; 8    |#ifndef _TYPES_H
                            18120 ; 9    |#define _TYPES_H
                            18121 ; 10   |
                            18122 ; 11   |// TODO:  move this outta here!
                            18123 ; 12   |#if !defined(NOERROR)
                            18124 ; 13   |#define NOERROR 0
                            18125 ; 14   |#define SUCCESS 0
                            18126 ; 15   |#endif 
                            18127 ; 16   |#if !defined(SUCCESS)
                            18128 ; 17   |#define SUCCESS  0
                            18129 ; 18   |#endif
                            18130 ; 19   |#if !defined(ERROR)
                            18131 ; 20   |#define ERROR   -1
                            18132 ; 21   |#endif
                            18133 ; 22   |#if !defined(FALSE)
                            18134 ; 23   |#define FALSE 0
                            18135 ; 24   |#endif
                            18136 ; 25   |#if !defined(TRUE)
                            18137 ; 26   |#define TRUE  1
                            18138 ; 27   |#endif
                            18139 ; 28   |
                            18140 ; 29   |#if !defined(NULL)
                            18141 ; 30   |#define NULL 0
                            18142 ; 31   |#endif
                            18143 ; 32   |
                            18144 ; 33   |#define MAX_INT     0x7FFFFF
                            18145 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            18146 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            18147 ; 36   |#define MAX_ULONG   (-1) 
                            18148 ; 37   |
                            18149 ; 38   |#define WORD_SIZE   24              // word size in bits
                            18150 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            18151 ; 40   |
                            18152 ; 41   |
                            18153 ; 42   |#define BYTE    unsigned char       // btVarName
                            18154 ; 43   |#define CHAR    signed char         // cVarName
                            18155 ; 44   |#define USHORT  unsigned short      // usVarName
                            18156 ; 45   |#define SHORT   unsigned short      // sVarName
                            18157 ; 46   |#define WORD    unsigned int        // wVarName
                            18158 ; 47   |#define INT     signed int          // iVarName
                            18159 ; 48   |#define DWORD   unsigned long       // dwVarName
                            18160 ; 49   |#define LONG    signed long         // lVarName
                            18161 ; 50   |#define BOOL    unsigned int        // bVarName
                            18162 ; 51   |#define FRACT   _fract              // frVarName
                            18163 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            18164 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            18165 ; 54   |#define FLOAT   float               // fVarName
                            18166 ; 55   |#define DBL     double              // dVarName
                            18167 ; 56   |#define ENUM    enum                // eVarName
                            18168 ; 57   |#define CMX     _complex            // cmxVarName
                            18169 ; 58   |typedef WORD UCS3;                   // 
                            18170 ; 59   |
                            18171 ; 60   |#define UINT16  unsigned short
                            18172 ; 61   |#define UINT8   unsigned char   
                            18173 ; 62   |#define UINT32  unsigned long
                            18174 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            18175 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            18176 ; 65   |#define WCHAR   UINT16
                            18177 ; 66   |
                            18178 ; 67   |//UINT128 is 16 bytes or 6 words
                            18179 ; 68   |typedef struct UINT128_3500 {   
                            18180 ; 69   |    int val[6];     
                            18181 ; 70   |} UINT128_3500;
                            18182 ; 71   |
                            18183 ; 72   |#define UINT128   UINT128_3500
                            18184 ; 73   |
                            18185 ; 74   |// Little endian word packed byte strings:   
                            18186 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            18187 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            18188 ; 77   |// Little endian word packed byte strings:   
                            18189 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            18190 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            18191 ; 80   |
                            18192 ; 81   |// Declare Memory Spaces To Use When Coding
                            18193 ; 82   |// A. Sector Buffers
                            18194 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            18195 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  73

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18196 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            18197 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            18198 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            18199 ; 88   |// B. Media DDI Memory
                            18200 ; 89   |#define MEDIA_DDI_MEM _Y
                            18201 ; 90   |
                            18202 ; 91   |
                            18203 ; 92   |
                            18204 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            18205 ; 94   |// Examples of circular pointers:
                            18206 ; 95   |//    INT CIRC cpiVarName
                            18207 ; 96   |//    DWORD CIRC cpdwVarName
                            18208 ; 97   |
                            18209 ; 98   |#define RETCODE INT                 // rcVarName
                            18210 ; 99   |
                            18211 ; 100  |// generic bitfield structure
                            18212 ; 101  |struct Bitfield {
                            18213 ; 102  |    unsigned int B0  :1;
                            18214 ; 103  |    unsigned int B1  :1;
                            18215 ; 104  |    unsigned int B2  :1;
                            18216 ; 105  |    unsigned int B3  :1;
                            18217 ; 106  |    unsigned int B4  :1;
                            18218 ; 107  |    unsigned int B5  :1;
                            18219 ; 108  |    unsigned int B6  :1;
                            18220 ; 109  |    unsigned int B7  :1;
                            18221 ; 110  |    unsigned int B8  :1;
                            18222 ; 111  |    unsigned int B9  :1;
                            18223 ; 112  |    unsigned int B10 :1;
                            18224 ; 113  |    unsigned int B11 :1;
                            18225 ; 114  |    unsigned int B12 :1;
                            18226 ; 115  |    unsigned int B13 :1;
                            18227 ; 116  |    unsigned int B14 :1;
                            18228 ; 117  |    unsigned int B15 :1;
                            18229 ; 118  |    unsigned int B16 :1;
                            18230 ; 119  |    unsigned int B17 :1;
                            18231 ; 120  |    unsigned int B18 :1;
                            18232 ; 121  |    unsigned int B19 :1;
                            18233 ; 122  |    unsigned int B20 :1;
                            18234 ; 123  |    unsigned int B21 :1;
                            18235 ; 124  |    unsigned int B22 :1;
                            18236 ; 125  |    unsigned int B23 :1;
                            18237 ; 126  |};
                            18238 ; 127  |
                            18239 ; 128  |union BitInt {
                            18240 ; 129  |        struct Bitfield B;
                            18241 ; 130  |        int        I;
                            18242 ; 131  |};
                            18243 ; 132  |
                            18244 ; 133  |#define MAX_MSG_LENGTH 10
                            18245 ; 134  |struct CMessage
                            18246 ; 135  |{
                            18247 ; 136  |        unsigned int m_uLength;
                            18248 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            18249 ; 138  |};
                            18250 ; 139  |
                            18251 ; 140  |typedef struct {
                            18252 ; 141  |    WORD m_wLength;
                            18253 ; 142  |    WORD m_wMessage;
                            18254 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            18255 ; 144  |} Message;
                            18256 ; 145  |
                            18257 ; 146  |struct MessageQueueDescriptor
                            18258 ; 147  |{
                            18259 ; 148  |        int *m_pBase;
                            18260 ; 149  |        int m_iModulo;
                            18261 ; 150  |        int m_iSize;
                            18262 ; 151  |        int *m_pHead;
                            18263 ; 152  |        int *m_pTail;
                            18264 ; 153  |};
                            18265 ; 154  |
                            18266 ; 155  |struct ModuleEntry
                            18267 ; 156  |{
                            18268 ; 157  |    int m_iSignaledEventMask;
                            18269 ; 158  |    int m_iWaitEventMask;
                            18270 ; 159  |    int m_iResourceOfCode;
                            18271 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            18272 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            18273 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            18274 ; 163  |    int m_uTimeOutHigh;
                            18275 ; 164  |    int m_uTimeOutLow;
                            18276 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            18277 ; 166  |};
                            18278 ; 167  |
                            18279 ; 168  |union WaitMask{
                            18280 ; 169  |    struct B{
                            18281 ; 170  |        unsigned int m_bNone     :1;
                            18282 ; 171  |        unsigned int m_bMessage  :1;
                            18283 ; 172  |        unsigned int m_bTimer    :1;
                            18284 ; 173  |        unsigned int m_bButton   :1;
                            18285 ; 174  |    } B;
                            18286 ; 175  |    int I;
                            18287 ; 176  |} ;
                            18288 ; 177  |
                            18289 ; 178  |
                            18290 ; 179  |struct Button {
                            18291 ; 180  |        WORD wButtonEvent;
                            18292 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            18293 ; 182  |};
                            18294 ; 183  |
                            18295 ; 184  |struct Message {
                            18296 ; 185  |        WORD wMsgLength;
                            18297 ; 186  |        WORD wMsgCommand;
                            18298 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            18299 ; 188  |};
                            18300 ; 189  |
                            18301 ; 190  |union EventTypes {
                            18302 ; 191  |        struct CMessage msg;
                            18303 ; 192  |        struct Button Button ;
                            18304 ; 193  |        struct Message Message;
                            18305 ; 194  |};
                            18306 ; 195  |
                            18307 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            18308 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            18309 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            18310 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            18311 ; 200  |
                            18312 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            18313 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            18314 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            18315 ; 204  |
                            18316 ; 205  |#if DEBUG
                            18317 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            18318 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            18319 ; 208  |#else 
                            18320 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            18321 ; 210  |#define DebugBuildAssert(x)    
                            18322 ; 211  |#endif
                            18323 ; 212  |
                            18324 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            18325 ; 214  |//  #pragma asm
                            18326 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            18327 ; 216  |//  #pragma endasm
                            18328 ; 217  |
                            18329 ; 218  |
                            18330 ; 219  |#ifdef COLOR_262K
                            18331 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            18332 ; 221  |#elif defined(COLOR_65K)
                            18333 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            18334 ; 223  |#else
                            18335 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            18336 ; 225  |#endif
                            18337 ; 226  |    
                            18338 ; 227  |#endif // #ifndef _TYPES_H
                            18339 
                            18341 
                            18342 ; 31   |
                            18343 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18344 ; 33   |//   USB2.0 STMP Registers 
                            18345 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18346 ; 35   |#define HW_USB_BASEADDR (0xF200)
                            18347 ; 36   |
                            18348 ; 37   |
                            18349 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            18350 ; 39   |//  USB Control Status Register (HW_USBCSR) Bit Definitions
                            18351 ; 40   |#define HW_USBCSR_USBEN_BITPOS (0)
                            18352 ; 41   |#define HW_USBCSR_WAKEUPIRQ_BITPOS (1)
                            18353 ; 42   |#define HW_USBCSR_WAKEUPIE_BITPOS (2)
                            18354 ; 43   |#define HW_USBCSR_VBUSCXIRQ_BITPOS (3)
                            18355 ; 44   |#define HW_USBCSR_VBUSCXIE_BITPOS (4)
                            18356 ; 45   |#define HW_USBCSR_VBUSDISCXIRQ_BITPOS (5)
                            18357 ; 46   |#define HW_USBCSR_VBUSDISCXIE_BITPOS (6)
                            18358 ; 47   |#define HW_USBCSR_CLKOFF_BITPOS (7)
                            18359 ; 48   |#define HW_USBCSR_SUSP_BITPOS (8)
                            18360 ; 49   |#define HW_USBCSR_SUSPF_BITPOS (9)
                            18361 ; 50   |#define HW_USBCSR_UTMITST_BITPOS (10)
                            18362 ; 51   |#define HW_USBCSR_UTMI_EXT_BITPOS (11)
                            18363 ; 52   |#define HW_USBCSR_PLUGGEDIN_EN_BITPOS (12)
                            18364 ; 53   |#define HW_USBCSR_PLUGGEDIN_BITPOS (13)
                            18365 ; 54   |#define HW_USBCSR_HOSTDISCONNECT_BITPOS (22)
                            18366 ; 55   |#define HW_USBCSR_VBUSSENSE_BITPOS (23)
                            18367 ; 56   |
                            18368 ; 57   |#define HW_USBCSR_USBEN_SETMASK (1<<HW_USBCSR_USBEN_BITPOS)        
                            18369 ; 58   |#define HW_USBCSR_WAKEUPIRQ_SETMASK (1<<HW_USBCSR_WAKEUPIRQ_BITPOS) 
                            18370 ; 59   |#define HW_USBCSR_WAKEUPIE_SETMASK (1<<HW_USBCSR_WAKEUPIE_BITPOS)  
                            18371 ; 60   |#define HW_USBCSR_VBUSCXIRQ_SETMASK (1<<HW_USBCSR_VBUSCXIRQ_BITPOS)
                            18372 ; 61   |#define HW_USBCSR_VBUSCXIE_SETMASK (1<<HW_USBCSR_VBUSCXIE_BITPOS)
                            18373 ; 62   |#define HW_USBCSR_VBUSDISCXIRQ_SETMASK (1<<HW_USBCSR_VBUSDISCXIRQ_BITPOS)
                            18374 ; 63   |#define HW_USBCSR_VBUSDISCXIE_SETMASK (1<<HW_USBCSR_VBUSDISCXIE_BITPOS)
                            18375 ; 64   |#define HW_USBCSR_CLKOFF_SETMASK (1<<HW_USBCSR_CLKOFF_BITPOS)    
                            18376 ; 65   |#define HW_USBCSR_SUSP_SETMASK (1<<HW_USBCSR_SUSP_BITPOS)      
                            18377 ; 66   |#define HW_USBCSR_SUSPF_SETMASK (1<<HW_USBCSR_SUSPF_BITPOS)     
                            18378 ; 67   |#define HW_USBCSR_UTMITST_SETMASK (1<<HW_USBCSR_UTMITST_BITPOS)   
                            18379 ; 68   |#define HW_USBCSR_UTMI_EXT_SETMASK (1<<HW_USBCSR_UTMI_EXT_BITPOS)
                            18380 ; 69   |#define HW_USBCSR_VBUSSENSE_SETMASK (1<<HW_USBCSR_VBUSSENSE_BITPOS)
                            18381 ; 70   |
                            18382 ; 71   |
                            18383 ; 72   |#define HW_USBCSR_USBEN_CLRMASK (~(WORD)HW_USBCSR_USBEN_SETMASK)     
                            18384 ; 73   |#define HW_USBCSR_WAKEUPIRQ_CLRMASK (~(WORD)HW_USBCSR_WAKEUPIRQ_SETMASK) 
                            18385 ; 74   |#define HW_USBCSR_WAKEUPIE_CLRMASK (~(WORD)HW_USBCSR_WAKEUPIE_SETMASK)  
                            18386 ; 75   |#define HW_USBCSR_VBUSCXIRQ_CLRMASK (~(WORD)HW_USBCSR_VBUSCXIRQ_SETMASK)
                            18387 ; 76   |#define HW_USBCSR_VBUSCXIE_CLRMASK (~(WORD)HW_USBCSR_VBUSCXIE_SETMASK)
                            18388 ; 77   |#define HW_USBCSR_VBUSDISCXIRQ_CLRMASK (~(WORD)HW_USBCSR_VBUSDISCXIRQ_SETMASK)
                            18389 ; 78   |#define HW_USBCSR_VBUSDISCXIE_CLRMASK (~(WORD)HW_USBCSR_VBUSDISCXIE_SETMASK) 
                            18390 ; 79   |#define HW_USBCSR_CLKOFF_CLRMASK (~(WORD)HW_USBCSR_CLKOFF_SETMASK)    
                            18391 ; 80   |#define HW_USBCSR_SUSP_CLRMASK (~(WORD)HW_USBCSR_SUSP_SETMASK)      
                            18392 ; 81   |#define HW_USBCSR_SUSPF_CLRMASK (~(WORD)HW_USBCSR_SUSPF_SETMASK)     
                            18393 ; 82   |#define HW_USBCSR_UTMITST_CLRMASK (~(WORD)HW_USBCSR_UTMITST_SETMASK)   
                            18394 ; 83   |#define HW_USBCSR_UTMI_EXT_CLRMASK (~(WORD)HW_USBCSR_UTMI_EXT_SETMASK) 
                            18395 ; 84   |#define HW_USBCSR_VBUSSENSE_CLRMASK (~(WORD)HW_USBCSR_VBUSSENSE_SETMASK) 
                            18396 ; 85   |
                            18397 ; 86   |typedef union               
                            18398 ; 87   |{
                            18399 ; 88   |    struct {
                            18400 ; 89   |        int USBEN          :1;
                            18401 ; 90   |        int WAKEUPIRQ      :1;
                            18402 ; 91   |        int WAKEUPIE       :1;
                            18403 ; 92   |        int VBUSCXIRQ      :1;
                            18404 ; 93   |        int VBUSCXIE       :1;
                            18405 ; 94   |        int VBUSDISCXIRQ   :1;
                            18406 ; 95   |        int VBUSDISCXIE    :1;
                            18407 ; 96   |        int CLKOFF         :1;
                            18408 ; 97   |        int SUSP           :1;
                            18409 ; 98   |        int SUSPF          :1;
                            18410 ; 99   |        int UTMITST        :1;
                            18411 ; 100  |        int ARCCONNECT     :1;
                            18412 ; 101  |        int PLUGGEDIN_EN   :1;
                            18413 ; 102  |        int PLUGGEDIN      :1;
                            18414 ; 103  |        int                :8;
                            18415 ; 104  |        int HOSTDISCONNECT :1;
                            18416 ; 105  |        int VBUSSENSE      :1;
                            18417 ; 106  |    } B;
                            18418 ; 107  |    int I;
                            18419 ; 108  |} usbcsr_type;
                            18420 ; 109  |#define HW_USBCSR      (*(volatile usbcsr_type _X*) (HW_USB_BASEADDR))    /* USB Control / Status Register */
                            18421 ; 110  |
                            18422 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            18423 ; 112  |//  USB DMA OFFSET register (HW_USBDMAOFF) Bit Definitions
                            18424 ; 113  |#define HW_USBDMAOFF_MEM_BITPOS (16)
                            18425 ; 114  |
                            18426 ; 115  |#define HW_USBDMAOFF_ADD_SETMASK (0x00FFFF)
                            18427 ; 116  |#define HW_USBDMAOFF_MEM_SETMASK (3<<HW_USBDMAOFF_MEM_BITPOS)
                            18428 ; 117  |
                            18429 ; 118  |#define HW_USBDMAOFF_ADD_CLRMASK (~(WORD)HW_USBDMAOFF_ADD_SETMASK)
                            18430 ; 119  |#define HW_USBDMAOFF_MEM_CLRMASK (~(WORD)HW_USBDMAOFF_MEM_SETMASK)
                            18431 ; 120  |
                            18432 ; 121  |typedef union               
                            18433 ; 122  |{
                            18434 ; 123  |    struct {
                            18435 ; 124  |        int ADD            :16;
                            18436 ; 125  |        int MEM            :2;
                            18437 ; 126  |        int                :6;
                            18438 ; 127  |    } B;
                            18439 ; 128  |    int I;
                            18440 ; 129  |} usbdmaoff_type;
                            18441 ; 130  |#define HW_USBDMAOFF      (*(volatile usbdmaoff_type _X*) (HW_USB_BASEADDR+1))    
                            18442 ; 131  |
                            18443 ; 132  |/////////////////////////////////////////////////////////////////////////////////
                            18444 ; 133  |//  USB ARC ACCESS register (HW_USBARCACCESS) Bit Definitions
                            18445 ; 134  |#define HW_USBARCACCESS_RWB_BITPOS (16)
                            18446 ; 135  |#define HW_USBARCACCESS_KICK_BITPOS (23)
                            18447 ; 136  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  74

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18448 ; 137  |#define HW_USBARCACCESS_ADD_SETMASK (0x0001FF)
                            18449 ; 138  |#define HW_USBARCACCESS_RWB_SETMASK (1<<HW_USBARCACCESS_RWB_BITPOS)
                            18450 ; 139  |#define HW_USBARCACCESS_KICK_SETMASK (23<<HW_USBDMAOFF_MEM_BITPOS)
                            18451 ; 140  |
                            18452 ; 141  |#define HW_USBARCACCESS_ADD_CLRMASK (~(WORD)HW_USBARCACCESS_ADD_SETMASK)
                            18453 ; 142  |#define HW_USBARCACCESS_RWB_CLRMASK (~(WORD)HW_USBARCACCESS_RWB_SETMASK) 
                            18454 ; 143  |#define HW_USBARCACCESS_KICK_CLRMASK (~(WORD)HW_USBARCACCESS_KICK_SETMASK)
                            18455 ; 144  |
                            18456 ; 145  |typedef union               
                            18457 ; 146  |{
                            18458 ; 147  |    struct {
                            18459 ; 148  |        int ADD            :9;
                            18460 ; 149  |        int                :7;
                            18461 ; 150  |        int RWB            :1;
                            18462 ; 151  |        int                :14;
                            18463 ; 152  |        int KICK           :1;
                            18464 ; 153  |    } B;
                            18465 ; 154  |    int I;
                            18466 ; 155  |} usbarcaccess_type;
                            18467 ; 156  |#define HW_USBARCACCESS      (*(volatile usbarcaccess_type _X*) (HW_USB_BASEADDR+2))    
                            18468 ; 157  |
                            18469 ; 158  |/////////////////////////////////////////////////////////////////////////////////
                            18470 ; 159  |//  USB ARC DATA LOW register (HW_USBARCDATALOW) Bit Definitions
                            18471 ; 160  |#define HW_USBARCDATALOW_DATA_SETMASK (0x00FFFF)
                            18472 ; 161  |
                            18473 ; 162  |#define HW_USBARCDATALOW_ADD_CLRMASK (~(WORD)HW_USBARCDATALOW_DATA_SETMASK)
                            18474 ; 163  |
                            18475 ; 164  |typedef union               
                            18476 ; 165  |{
                            18477 ; 166  |    struct {
                            18478 ; 167  |        int DATA           :16;
                            18479 ; 168  |        int                :8;
                            18480 ; 169  |    } B;
                            18481 ; 170  |    int I;
                            18482 ; 171  |} usbarcdatalow_type;
                            18483 ; 172  |#define HW_USBARCDATALOW      (*(volatile usbarcdatalow_type _X*) (HW_USB_BASEADDR+3))    
                            18484 ; 173  |
                            18485 ; 174  |/////////////////////////////////////////////////////////////////////////////////
                            18486 ; 175  |//  USB ARC DATA HIGH register (HW_USBARCDATAHIGH) Bit Definitions
                            18487 ; 176  |#define HW_USBARCDATAHIGH_DATA_SETMASK (0x00FFFF)
                            18488 ; 177  |
                            18489 ; 178  |#define HW_USBARCDATAHIGH_ADD_CLRMASK (~(WORD)HW_USBARCDATAHIGH_DATA_SETMASK)
                            18490 ; 179  |
                            18491 ; 180  |typedef union               
                            18492 ; 181  |{
                            18493 ; 182  |    struct {
                            18494 ; 183  |        int DATA           :16;
                            18495 ; 184  |        int                :8;
                            18496 ; 185  |    } B;
                            18497 ; 186  |    int I;
                            18498 ; 187  |} usbarcdatahigh_type;
                            18499 ; 188  |#define HW_USBARCDATAHIGH     (*(volatile usbarcdatahigh_type _X*) (HW_USB_BASEADDR+4))    
                            18500 ; 189  |
                            18501 ; 190  |
                            18502 ; 191  |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18503 ; 192  |//   USB2.0 ARC Registers 
                            18504 ; 193  |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18505 ; 194  |#define HW_ARC_BASE_ADDR (0x0000)
                            18506 ; 195  |
                            18507 ; 196  |#define HW_ARC_HCSPARAMS (HW_ARC_BASE_ADDR+0x104)
                            18508 ; 197  |#define HW_ARC_USBCMD (HW_ARC_BASE_ADDR+0x140)
                            18509 ; 198  |#define HW_ARC_USBSTS (HW_ARC_BASE_ADDR+0x144)
                            18510 ; 199  |#define HW_ARC_USBINTR (HW_ARC_BASE_ADDR+0x148)
                            18511 ; 200  |#define HW_ARC_DEVADDR (HW_ARC_BASE_ADDR+0x154)
                            18512 ; 201  |#define HW_ARC_ENDPTLISTADDR (HW_ARC_BASE_ADDR+0x158)
                            18513 ; 202  |#define HW_ARC_PORTSC1 (HW_ARC_BASE_ADDR+0x184)
                            18514 ; 203  |#define HW_ARC_USBMODE (HW_ARC_BASE_ADDR+0x1a8)
                            18515 ; 204  |#define HW_ARC_ENDPTSETUPSTAT (HW_ARC_BASE_ADDR+0x1ac)
                            18516 ; 205  |#define HW_ARC_ENDPTPRIME (HW_ARC_BASE_ADDR+0x1b0)
                            18517 ; 206  |#define HW_ARC_ENDPTFLUSH (HW_ARC_BASE_ADDR+0x1b4)
                            18518 ; 207  |#define HW_ARC_ENDPTSTATUS (HW_ARC_BASE_ADDR+0x1b8)
                            18519 ; 208  |#define HW_ARC_ENDPTCOMPLETE (HW_ARC_BASE_ADDR+0x1bc)
                            18520 ; 209  |#define HW_ARC_ENDPTCTRL0 (HW_ARC_BASE_ADDR+0x1c0)
                            18521 ; 210  |#define HW_ARC_ENDPTCTRL1 (HW_ARC_BASE_ADDR+0x1c4)
                            18522 ; 211  |#define HW_ARC_ENDPTCTRL2 (HW_ARC_BASE_ADDR+0x1c8)
                            18523 ; 212  |#define HW_ARC_ENDPTCTRL3 (HW_ARC_BASE_ADDR+0x1cc)
                            18524 ; 213  |#define HW_ARC_ENDPTCTRL4 (HW_ARC_BASE_ADDR+0x1d0)
                            18525 ; 214  |#define HW_ARC_ENDPTCTRL5 (HW_ARC_BASE_ADDR+0x1d4)
                            18526 ; 215  |#define HW_ARC_ENDPTCTRL6 (HW_ARC_BASE_ADDR+0x1d8)
                            18527 ; 216  |#define HW_ARC_ENDPTCTRL7 (HW_ARC_BASE_ADDR+0x1dc)
                            18528 ; 217  |#define HW_ARC_ENDPTCTRL8 (HW_ARC_BASE_ADDR+0x1e0)
                            18529 ; 218  |#define HW_ARC_ENDPTCTRL9 (HW_ARC_BASE_ADDR+0x1e4)
                            18530 ; 219  |#define HW_ARC_ENDPTCTRL10 (HW_ARC_BASE_ADDR+0x1e8)
                            18531 ; 220  |#define HW_ARC_ENDPTCTRL11 (HW_ARC_BASE_ADDR+0x1ec)
                            18532 ; 221  |#define HW_ARC_ENDPTCTRL12 (HW_ARC_BASE_ADDR+0x1f0)
                            18533 ; 222  |#define HW_ARC_ENDPTCTRL13 (HW_ARC_BASE_ADDR+0x1f4)
                            18534 ; 223  |#define HW_ARC_ENDPTCTRL14 (HW_ARC_BASE_ADDR+0x1f8)
                            18535 ; 224  |#define HW_ARC_ENDPTCTRL15 (HW_ARC_BASE_ADDR+0x1fc)
                            18536 ; 225  |
                            18537 ; 226  |#define HW_ARC_ENDPTCTRL(n) (HW_ARC_ENDPTCTRL0+((n)*4))    
                            18538 ; 227  |/////////////////////////////////////////////////////////////////////////////////
                            18539 ; 228  |//  USB ARC Register Host Control Structural Parameters (HW_ARC_HCSPARAMS)
                            18540 ; 229  |
                            18541 ; 230  |#define HW_ARC_HCSPARAMS_NPORTS_BITPOS (0)
                            18542 ; 231  |#define HW_ARC_HCSPARAMS_PPC_BITPOS (4)
                            18543 ; 232  |#define HW_ARC_HCSPARAMS_NPCC_BITPOS (8)
                            18544 ; 233  |#define HW_ARC_HCSPARAMS_NCC_BITPOS (12)
                            18545 ; 234  |#define HW_ARC_HCSPARAMS_PI_BITPOS (16)
                            18546 ; 235  |#define HW_ARC_HCSPARAMS_NPTT_BITPOS (20)
                            18547 ; 236  |#define HW_ARC_HCSPARAMS_NTT_BITPOS (24)
                            18548 ; 237  |
                            18549 ; 238  |#define HW_ARC_HCSPARAMS_NPORTS_SETMASK (15<<HW_ARC_HCSPARAMS_NPORTS_BITPOS)
                            18550 ; 239  |#define HW_ARC_HCSPARAMS_PPC_SETMASK (1<<HW_ARC_HCSPARAMS_PPC_BITPOS)        
                            18551 ; 240  |#define HW_ARC_HCSPARAMS_NPCC_SETMASK (15<<HW_ARC_HCSPARAMS_NPCC_BITPOS)  
                            18552 ; 241  |#define HW_ARC_HCSPARAMS_NCC_SETMASK (15<<HW_ARC_HCSPARAMS_NCC_BITPOS)       
                            18553 ; 242  |#define HW_ARC_HCSPARAMS_PI_SETMASK (1<<HW_ARC_HCSPARAMS_PI_BITPOS)     
                            18554 ; 243  |#define HW_ARC_HCSPARAMS_NPTT_SETMASK (15<<HW_ARC_HCSPARAMS_NPTT_BITPOS)  
                            18555 ; 244  |#define HW_ARC_HCSPARAMS_NTT_SETMASK (15<<HW_ARC_HCSPARAMS_NTT_BITPOS)       
                            18556 ; 245  |
                            18557 ; 246  |#define HW_ARC_HCSPARAMS_NPORTS_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPORTS_SETMASK)
                            18558 ; 247  |#define HW_ARC_HCSPARAMS_PPC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_PPC_SETMASK)
                            18559 ; 248  |#define HW_ARC_HCSPARAMS_NPCC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPCC_SETMASK)
                            18560 ; 249  |#define HW_ARC_HCSPARAMS_NCC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NCC_SETMASK)
                            18561 ; 250  |#define HW_ARC_HCSPARAMS_PI_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_PI_SETMASK)  
                            18562 ; 251  |#define HW_ARC_HCSPARAMS_NPTT_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPTT_SETMASK)
                            18563 ; 252  |#define HW_ARC_HCSPARAMS_NTT_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NTT_SETMASK)
                            18564 ; 253  |
                            18565 ; 254  |typedef union               
                            18566 ; 255  |{
                            18567 ; 256  |    struct {
                            18568 ; 257  |        int N_PORTS         :4;
                            18569 ; 258  |        int PPC             :1;
                            18570 ; 259  |        int                 :3;
                            18571 ; 260  |        int N_PCC           :4;
                            18572 ; 261  |        int N_CC            :4;
                            18573 ; 262  |        int PI              :1;
                            18574 ; 263  |        int                 :3;
                            18575 ; 264  |        int N_PTT           :4;
                            18576 ; 265  |        int N_TT            :4;
                            18577 ; 266  |        int                 :20;
                            18578 ; 267  |    } B;
                            18579 ; 268  |    DWORD I;
                            18580 ; 269  |} hcsparams_type;
                            18581 ; 270  |// #define HW_ARC_HCSPARAMS (*(volatile hcsparams_type _X*) (HW_ARC_BASEADDR))    
                            18582 ; 271  |
                            18583 ; 272  |/////////////////////////////////////////////////////////////////////////////////
                            18584 ; 273  |//  USB ARC Register USB Command (HW_ARC_USBCMD)
                            18585 ; 274  |
                            18586 ; 275  |#define HW_ARC_USBCMD_RS_BITPOS (0)
                            18587 ; 276  |#define HW_ARC_USBCMD_RST_BITPOS (1)
                            18588 ; 277  |#define HW_ARC_USBCMD_FS0_BITPOS (2)
                            18589 ; 278  |#define HW_ARC_USBCMD_FS1_BITPOS (3)
                            18590 ; 279  |#define HW_ARC_USBCMD_PSE_BITPOS (4)
                            18591 ; 280  |#define HW_ARC_USBCMD_ASE_BITPOS (5)
                            18592 ; 281  |#define HW_ARC_USBCMD_IAA_BITPOS (6)
                            18593 ; 282  |#define HW_ARC_USBCMD_LR_BITPOS (7)
                            18594 ; 283  |#define HW_ARC_USBCMD_ASP0_BITPOS (8)
                            18595 ; 284  |#define HW_ARC_USBCMD_ASP1_BITPOS (9)
                            18596 ; 285  |#define HW_ARC_USBCMD_ASPE_BITPOS (11)
                            18597 ; 286  |#define HW_ARC_USBCMD_FS2_BITPOS (15)
                            18598 ; 287  |#define HW_ARC_USBCMD_ITC_BITPOS (16)
                            18599 ; 288  |
                            18600 ; 289  |#define HW_ARC_USBCMD_RS_SETMASK (1<<HW_ARC_USBCMD_RS_BITPOS)                
                            18601 ; 290  |#define HW_ARC_USBCMD_RST_SETMASK (1<<HW_ARC_USBCMD_RST_BITPOS)   
                            18602 ; 291  |#define HW_ARC_USBCMD_FS0_SETMASK (1<<HW_ARC_USBCMD_FS0_BITPOS)   
                            18603 ; 292  |#define HW_ARC_USBCMD_FS1_SETMASK (1<<HW_ARC_USBCMD_FS1_BITPOS)   
                            18604 ; 293  |#define HW_ARC_USBCMD_PSE_SETMASK (1<<HW_ARC_USBCMD_PSE_BITPOS)   
                            18605 ; 294  |#define HW_ARC_USBCMD_ASE_SETMASK (1<<HW_ARC_USBCMD_ASE_BITPOS)   
                            18606 ; 295  |#define HW_ARC_USBCMD_IAA_SETMASK (1<<HW_ARC_USBCMD_IAA_BITPOS)   
                            18607 ; 296  |#define HW_ARC_USBCMD_LR_SETMASK (1<<HW_ARC_USBCMD_LR_BITPOS)        
                            18608 ; 297  |#define HW_ARC_USBCMD_ASP0_SETMASK (1<<HW_ARC_USBCMD_ASP0_BITPOS)
                            18609 ; 298  |#define HW_ARC_USBCMD_ASP1_SETMASK (1<<HW_ARC_USBCMD_ASP1_BITPOS)
                            18610 ; 299  |#define HW_ARC_USBCMD_ASPE_SETMASK (1<<HW_ARC_USBCMD_ASPE_BITPOS)
                            18611 ; 300  |#define HW_ARC_USBCMD_FS2_SETMASK (1<<HW_ARC_USBCMD_FS2_BITPOS)    
                            18612 ; 301  |#define HW_ARC_USBCMD_ITC_SETMASK (255<<HW_ARC_USBCMD_ITC_BITPOS)
                            18613 ; 302  |
                            18614 ; 303  |#define HW_ARC_USBCMD_RS_CLRMASK (~(WORD)HW_ARC_USBCMD_RS_SETMASK)     
                            18615 ; 304  |#define HW_ARC_USBCMD_RST_CLRMASK (~(WORD)HW_ARC_USBCMD_RST_SETMASK)    
                            18616 ; 305  |#define HW_ARC_USBCMD_FS0_CLRMASK (~(WORD)HW_ARC_USBCMD_FS0_SETMASK)    
                            18617 ; 306  |#define HW_ARC_USBCMD_FS1_CLRMASK (~(WORD)HW_ARC_USBCMD_FS1_SETMASK)    
                            18618 ; 307  |#define HW_ARC_USBCMD_PSE_CLRMASK (~(WORD)HW_ARC_USBCMD_PSE_SETMASK)    
                            18619 ; 308  |#define HW_ARC_USBCMD_ASE_CLRMASK (~(WORD)HW_ARC_USBCMD_ASE_SETMASK)    
                            18620 ; 309  |#define HW_ARC_USBCMD_IAA_CLRMASK (~(WORD)HW_ARC_USBCMD_IAA_SETMASK)    
                            18621 ; 310  |#define HW_ARC_USBCMD_LR_CLRMASK (~(WORD)HW_ARC_USBCMD_LR_SETMASK) 
                            18622 ; 311  |#define HW_ARC_USBCMD_ASP0_CLRMASK (~(WORD)HW_ARC_USBCMD_ASP0_SETMASK)
                            18623 ; 312  |#define HW_ARC_USBCMD_ASP1_CLRMASK (~(WORD)HW_ARC_USBCMD_ASP1_SETMASK)
                            18624 ; 313  |#define HW_ARC_USBCMD_ASPE_CLRMASK (~(WORD)HW_ARC_USBCMD_ASPE_SETMASK)
                            18625 ; 314  |#define HW_ARC_USBCMD_FS2_CLRMASK (~(WORD)HW_ARC_USBCMD_FS2_SETMASK)    
                            18626 ; 315  |#define HW_ARC_USBCMD_ITC_CLRMASK (~(WORD)HW_ARC_USBCMD_ITC_SETMASK)    
                            18627 ; 316  |
                            18628 ; 317  |typedef union               
                            18629 ; 318  |{
                            18630 ; 319  |    struct {
                            18631 ; 320  |        int RS              :1;
                            18632 ; 321  |        int RST             :1;
                            18633 ; 322  |        int FS0             :1;
                            18634 ; 323  |        int FS1             :1;
                            18635 ; 324  |        int PSE             :1;
                            18636 ; 325  |        int ASE             :1;
                            18637 ; 326  |        int IAA             :1;
                            18638 ; 327  |        int LR              :1;
                            18639 ; 328  |        int ASP0            :1;
                            18640 ; 329  |        int ASP1            :1;
                            18641 ; 330  |        int                 :1;
                            18642 ; 331  |        int ASPE            :1;
                            18643 ; 332  |        int                 :3;
                            18644 ; 333  |        int FS2             :1;
                            18645 ; 334  |        int ITC             :8;
                            18646 ; 335  |        int                 :24;
                            18647 ; 336  |    } B;
                            18648 ; 337  |    DWORD I;
                            18649 ; 338  |} usbcmd_type;
                            18650 ; 339  |//#define HW_ARC_USBCMD ((volatile usbcmd_type _X*) (HW_ARC_BASEADDR+0x140))    
                            18651 ; 340  |
                            18652 ; 341  |/////////////////////////////////////////////////////////////////////////////////
                            18653 ; 342  |//  USB ARC Register USB Status (HW_ARC_USBSTS)
                            18654 ; 343  |
                            18655 ; 344  |#define HW_ARC_USBSTS_UI_BITPOS (0)
                            18656 ; 345  |#define HW_ARC_USBSTS_UEI_BITPOS (1)
                            18657 ; 346  |#define HW_ARC_USBSTS_PCI_BITPOS (2)
                            18658 ; 347  |#define HW_ARC_USBSTS_FRI_BITPOS (3)
                            18659 ; 348  |#define HW_ARC_USBSTS_SEI_BITPOS (4)
                            18660 ; 349  |#define HW_ARC_USBSTS_AAI_BITPOS (5)
                            18661 ; 350  |#define HW_ARC_USBSTS_URI_BITPOS (6)
                            18662 ; 351  |#define HW_ARC_USBSTS_SRI_BITPOS (7)
                            18663 ; 352  |#define HW_ARC_USBSTS_SLI_BITPOS (8)
                            18664 ; 353  |#define HW_ARC_USBSTS_HCH_BITPOS (12)
                            18665 ; 354  |#define HW_ARC_USBSTS_RCL_BITPOS (13)
                            18666 ; 355  |#define HW_ARC_USBSTS_PS_BITPOS (14)
                            18667 ; 356  |#define HW_ARC_USBSTS_AS_BITPOS (15)
                            18668 ; 357  |
                            18669 ; 358  |#define HW_ARC_USBSTS_UI_SETMASK (1<<HW_ARC_USBSTS_UI_BITPOS)    
                            18670 ; 359  |#define HW_ARC_USBSTS_UEI_SETMASK (1<<HW_ARC_USBSTS_UEI_BITPOS)
                            18671 ; 360  |#define HW_ARC_USBSTS_PCI_SETMASK (1<<HW_ARC_USBSTS_PCI_BITPOS)
                            18672 ; 361  |#define HW_ARC_USBSTS_FRI_SETMASK (1<<HW_ARC_USBSTS_FRI_BITPOS)
                            18673 ; 362  |#define HW_ARC_USBSTS_SEI_SETMASK (1<<HW_ARC_USBSTS_SEI_BITPOS)
                            18674 ; 363  |#define HW_ARC_USBSTS_AAI_SETMASK (1<<HW_ARC_USBSTS_AAI_BITPOS)
                            18675 ; 364  |#define HW_ARC_USBSTS_URI_SETMASK (1<<HW_ARC_USBSTS_URI_BITPOS)
                            18676 ; 365  |#define HW_ARC_USBSTS_SRI_SETMASK (1<<HW_ARC_USBSTS_SRI_BITPOS)
                            18677 ; 366  |#define HW_ARC_USBSTS_SLI_SETMASK (1<<HW_ARC_USBSTS_SLI_BITPOS)
                            18678 ; 367  |#define HW_ARC_USBSTS_HCH_SETMASK (1<<HW_ARC_USBSTS_HCH_BITPOS)
                            18679 ; 368  |#define HW_ARC_USBSTS_RCL_SETMASK (1<<HW_ARC_USBSTS_RCL_BITPOS)
                            18680 ; 369  |#define HW_ARC_USBSTS_PS_SETMASK (1<<HW_ARC_USBSTS_PS_BITPOS)    
                            18681 ; 370  |#define HW_ARC_USBSTS_AS_SETMASK (1<<HW_ARC_USBSTS_AS_BITPOS)    
                            18682 ; 371  |
                            18683 ; 372  |#define HW_ARC_USBSTS_UI_CLRMASK (~(WORD)HW_ARC_USBSTS_UI_SETMASK)
                            18684 ; 373  |#define HW_ARC_USBSTS_UEI_CLRMASK (~(WORD)HW_ARC_USBSTS_UEI_SETMASK)
                            18685 ; 374  |#define HW_ARC_USBSTS_PCI_CLRMASK (~(WORD)HW_ARC_USBSTS_PCI_SETMASK)
                            18686 ; 375  |#define HW_ARC_USBSTS_FRI_CLRMASK (~(WORD)HW_ARC_USBSTS_FRI_SETMASK)
                            18687 ; 376  |#define HW_ARC_USBSTS_SEI_CLRMASK (~(WORD)HW_ARC_USBSTS_SEI_SETMASK)
                            18688 ; 377  |#define HW_ARC_USBSTS_AAI_CLRMASK (~(WORD)HW_ARC_USBSTS_AAI_SETMASK)
                            18689 ; 378  |#define HW_ARC_USBSTS_URI_CLRMASK (~(WORD)HW_ARC_USBSTS_URI_SETMASK)
                            18690 ; 379  |#define HW_ARC_USBSTS_SRI_CLRMASK (~(WORD)HW_ARC_USBSTS_SRI_SETMASK)
                            18691 ; 380  |#define HW_ARC_USBSTS_SLI_CLRMASK (~(WORD)HW_ARC_USBSTS_SLI_SETMASK)
                            18692 ; 381  |#define HW_ARC_USBSTS_HCH_CLRMASK (~(WORD)HW_ARC_USBSTS_HCH_SETMASK)
                            18693 ; 382  |#define HW_ARC_USBSTS_RCL_CLRMASK (~(WORD)HW_ARC_USBSTS_RCL_SETMASK)
                            18694 ; 383  |#define HW_ARC_USBSTS_PS_CLRMASK (~(WORD)HW_ARC_USBSTS_PS_SETMASK)
                            18695 ; 384  |#define HW_ARC_USBSTS_AS_CLRMASK (~(WORD)HW_ARC_USBSTS_AS_SETMASK)
                            18696 ; 385  |
                            18697 ; 386  |
                            18698 ; 387  |typedef union               
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  75

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18699 ; 388  |{
                            18700 ; 389  |    struct {
                            18701 ; 390  |        int UI              :1;
                            18702 ; 391  |        int UEI             :1;
                            18703 ; 392  |        int PCI             :1;
                            18704 ; 393  |        int FRI             :1;
                            18705 ; 394  |        int SEI             :1;
                            18706 ; 395  |        int AAI             :1;
                            18707 ; 396  |        int URI             :1;
                            18708 ; 397  |        int STI             :1;
                            18709 ; 398  |        int SLI             :1;
                            18710 ; 399  |        int                 :3;
                            18711 ; 400  |        int HCH             :1;
                            18712 ; 401  |        int RCL             :1;
                            18713 ; 402  |        int PS              :1;
                            18714 ; 403  |        int AS              :1;
                            18715 ; 404  |        int                 :24;
                            18716 ; 405  |    } B;
                            18717 ; 406  |    DWORD I;
                            18718 ; 407  |} usbsts_type;
                            18719 ; 408  |//#define HW_ARC_USBSTS (*(volatile usbsts_type _X*) (HW_ARC_BASEADDR+0x144))    
                            18720 ; 409  |
                            18721 ; 410  |/////////////////////////////////////////////////////////////////////////////////
                            18722 ; 411  |//  USB ARC Register USB Interrupt Enable (HW_ARC_USBINTR)
                            18723 ; 412  |
                            18724 ; 413  |#define HW_ARC_USBINTR_UE_BITPOS (0)
                            18725 ; 414  |#define HW_ARC_USBINTR_UEE_BITPOS (1)
                            18726 ; 415  |#define HW_ARC_USBINTR_PCE_BITPOS (2)
                            18727 ; 416  |#define HW_ARC_USBINTR_FRE_BITPOS (3)
                            18728 ; 417  |#define HW_ARC_USBINTR_SEE_BITPOS (4)
                            18729 ; 418  |#define HW_ARC_USBINTR_AAE_BITPOS (5)
                            18730 ; 419  |#define HW_ARC_USBINTR_URE_BITPOS (6)
                            18731 ; 420  |#define HW_ARC_USBINTR_SRE_BITPOS (7)
                            18732 ; 421  |#define HW_ARC_USBINTR_SLE_BITPOS (8)
                            18733 ; 422  |
                            18734 ; 423  |#define HW_ARC_USBINTR_UE_SETMASK (1<<HW_ARC_USBINTR_UE_BITPOS)   
                            18735 ; 424  |#define HW_ARC_USBINTR_UEE_SETMASK (1<<HW_ARC_USBINTR_UEE_BITPOS)
                            18736 ; 425  |#define HW_ARC_USBINTR_PCE_SETMASK (1<<HW_ARC_USBINTR_PCE_BITPOS)
                            18737 ; 426  |#define HW_ARC_USBINTR_FRE_SETMASK (1<<HW_ARC_USBINTR_FRE_BITPOS)
                            18738 ; 427  |#define HW_ARC_USBINTR_SEE_SETMASK (1<<HW_ARC_USBINTR_SEE_BITPOS)
                            18739 ; 428  |#define HW_ARC_USBINTR_AAE_SETMASK (1<<HW_ARC_USBINTR_AAE_BITPOS)
                            18740 ; 429  |#define HW_ARC_USBINTR_URE_SETMASK (1<<HW_ARC_USBINTR_URE_BITPOS)
                            18741 ; 430  |#define HW_ARC_USBINTR_SRE_SETMASK (1<<HW_ARC_USBINTR_SRE_BITPOS)
                            18742 ; 431  |#define HW_ARC_USBINTR_SLE_SETMASK (1<<HW_ARC_USBINTR_SLE_BITPOS)
                            18743 ; 432  |
                            18744 ; 433  |#define HW_ARC_USBINTR_UE_CLRMASK (~(WORD)HW_ARC_USBINTR_UE_SETMASK)
                            18745 ; 434  |#define HW_ARC_USBINTR_UEE_CLRMASK (~(WORD)HW_ARC_USBINTR_UEE_SETMASK)
                            18746 ; 435  |#define HW_ARC_USBINTR_PCE_CLRMASK (~(WORD)HW_ARC_USBINTR_PCE_SETMASK)
                            18747 ; 436  |#define HW_ARC_USBINTR_FRE_CLRMASK (~(WORD)HW_ARC_USBINTR_FRE_SETMASK)
                            18748 ; 437  |#define HW_ARC_USBINTR_SEE_CLRMASK (~(WORD)HW_ARC_USBINTR_SEE_SETMASK)
                            18749 ; 438  |#define HW_ARC_USBINTR_AAE_CLRMASK (~(WORD)HW_ARC_USBINTR_AAE_SETMASK)
                            18750 ; 439  |#define HW_ARC_USBINTR_URE_CLRMASK (~(WORD)HW_ARC_USBINTR_URE_SETMASK)
                            18751 ; 440  |#define HW_ARC_USBINTR_SRE_CLRMASK (~(WORD)HW_ARC_USBINTR_SRE_SETMASK)
                            18752 ; 441  |#define HW_ARC_USBINTR_SLE_CLRMASK (~(WORD)HW_ARC_USBINTR_SLE_SETMASK)
                            18753 ; 442  |
                            18754 ; 443  |
                            18755 ; 444  |typedef union               
                            18756 ; 445  |{
                            18757 ; 446  |    struct {
                            18758 ; 447  |        int UE              :1;
                            18759 ; 448  |        int UEE             :1;
                            18760 ; 449  |        int PCE             :1;
                            18761 ; 450  |        int FRE             :1;
                            18762 ; 451  |        int SEE             :1;
                            18763 ; 452  |        int AAE             :1;
                            18764 ; 453  |        int URE             :1;
                            18765 ; 454  |        int STE             :1;
                            18766 ; 455  |        int SLE             :1;
                            18767 ; 456  |        int                 :39;
                            18768 ; 457  |    } B;
                            18769 ; 458  |    DWORD I;
                            18770 ; 459  |} usbintr_type;
                            18771 ; 460  |//#define HW_ARC_USBINTR (*(volatile usbintr_type _X*) (HW_ARC_BASEADDR+0x148))    
                            18772 ; 461  |
                            18773 ; 462  |
                            18774 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            18775 ; 464  |//  USB ARC Register USB Device Controller Device Address (HW_ARC_DEVADDR)
                            18776 ; 465  |
                            18777 ; 466  |#define HW_ARC_DEVADDR_ADD_BITPOS (25)
                            18778 ; 467  |
                            18779 ; 468  |#define HW_ARC_DEVADDR_ADD_SETMASK (127<<HW_ARC_DEVADDR_ADD_BITPOS)    
                            18780 ; 469  |
                            18781 ; 470  |#define HW_ARC_DEVEADDR_ADD_CLRMASK (~(WORD)HW_ARC_DEVADDR_ADD_SETMASK)   
                            18782 ; 471  |
                            18783 ; 472  |typedef union               
                            18784 ; 473  |{
                            18785 ; 474  |    struct {
                            18786 ; 475  |        int                 :25;
                            18787 ; 476  |        int ADD             :7;
                            18788 ; 477  |        int                 :16;
                            18789 ; 478  |    } B;
                            18790 ; 479  |    DWORD I;
                            18791 ; 480  |} devaddr_type;
                            18792 ; 481  |//#define HW_ARC_DEVADDR (*(volatile devaddr_type _X*) (HW_ARC_BASEADDR+0x154))    
                            18793 ; 482  |
                            18794 ; 483  |
                            18795 ; 484  |/////////////////////////////////////////////////////////////////////////////////
                            18796 ; 485  |//  USB ARC Register USB Device Controller Endpoint List Address (HW_ARC_ENDPTLISTADDR)
                            18797 ; 486  |
                            18798 ; 487  |#define HW_ARC_ENDPTLISTADDR_ADD_BITPOS (11)
                            18799 ; 488  |
                            18800 ; 489  |#define HW_ARC_ENDPTLISTADDR_ADD_SETMASK (0x400000<<HW_ARC_ENDPTLISTADDR_ADD_BITPOS) 
                            18801 ; 490  |
                            18802 ; 491  |#define HW_ARC_ENDPTLISTADDR_ADD_CLRMASK (~(WORD)HW_ARC_ENDPTLISTADDR_ADD_SETMASK) 
                            18803 ; 492  |
                            18804 ; 493  |typedef union               
                            18805 ; 494  |{
                            18806 ; 495  |    struct {
                            18807 ; 496  |        int                 :10;
                            18808 ; 497  |        int ADD             :22;
                            18809 ; 498  |        int                 :16;
                            18810 ; 499  |    } B;
                            18811 ; 500  |    DWORD I;
                            18812 ; 501  |} endptlistaddr_type;
                            18813 ; 502  |//#define HW_ARC_ENDPTLISTADDR (*(volatile endptlistaddr_type _X*) (HW_ARC_BASEADDR+0x158))    
                            18814 ; 503  |
                            18815 ; 504  |
                            18816 ; 505  |/////////////////////////////////////////////////////////////////////////////////
                            18817 ; 506  |//  USB ARC Register USB Port Status Control 1 (HW_ARC_PORTSC1)
                            18818 ; 507  |
                            18819 ; 508  |#define HW_ARC_PORTSC1_CCS_BITPOS (0)
                            18820 ; 509  |#define HW_ARC_PORTSC1_CSC_BITPOS (1)
                            18821 ; 510  |#define HW_ARC_PORTSC1_PE_BITPOS (2)
                            18822 ; 511  |#define HW_ARC_PORTSC1_PEC_BITPOS (3)
                            18823 ; 512  |#define HW_ARC_PORTSC1_OCA_BITPOS (4)
                            18824 ; 513  |#define HW_ARC_PORTSC1_OCC_BITPOS (5)
                            18825 ; 514  |#define HW_ARC_PORTSC1_FPR_BITPOS (6)
                            18826 ; 515  |#define HW_ARC_PORTSC1_SUSP_BITPOS (7)
                            18827 ; 516  |#define HW_ARC_PORTSC1_PR_BITPOS (8)
                            18828 ; 517  |#define HW_ARC_PORTSC1_HSP_BITPOS (9)
                            18829 ; 518  |#define HW_ARC_PORTSC1_LS_BITPOS (10)
                            18830 ; 519  |#define HW_ARC_PORTSC1_PP_BITPOS (12)
                            18831 ; 520  |#define HW_ARC_PORTSC1_PO_BITPOS (13)
                            18832 ; 521  |#define HW_ARC_PORTSC1_PIC_BITPOS (14)
                            18833 ; 522  |#define HW_ARC_PORTSC1_PTC_BITPOS (16)
                            18834 ; 523  |#define HW_ARC_PORTSC1_WKCN_BITPOS (20)
                            18835 ; 524  |#define HW_ARC_PORTSC1_WKDS_BITPOS (21)
                            18836 ; 525  |#define HW_ARC_PORTSC1_WKOC_BITPOS (22)
                            18837 ; 526  |#define HW_ARC_PORTSC1_PHCD_BITPOS (23)
                            18838 ; 527  |#define HW_ARC_PORTSC1_PFSC_BITPOS (24)
                            18839 ; 528  |#define HW_ARC_PORTSC1_PSPD_BITPOS (26)
                            18840 ; 529  |#define HW_ARC_PORTSC1_PTW_BITPOS (29)
                            18841 ; 530  |#define HW_ARC_PORTSC1_STS_BITPOS (30)
                            18842 ; 531  |#define HW_ARC_PORTSC1_PTS_BITPOS (31)
                            18843 ; 532  |
                            18844 ; 533  |#define HW_ARC_PORTSC1_CCS_SETMASK (1<<HW_ARC_PORTSC1_CCS_BITPOS)  
                            18845 ; 534  |#define HW_ARC_PORTSC1_CSC_SETMASK (1<<HW_ARC_PORTSC1_CSC_BITPOS)  
                            18846 ; 535  |#define HW_ARC_PORTSC1_PE_SETMASK (1<<HW_ARC_PORTSC1_PE_BITPOS)   
                            18847 ; 536  |#define HW_ARC_PORTSC1_PEC_SETMASK (1<<HW_ARC_PORTSC1_PEC_BITPOS)  
                            18848 ; 537  |#define HW_ARC_PORTSC1_OCA_SETMASK (1<<HW_ARC_PORTSC1_OCA_BITPOS)  
                            18849 ; 538  |#define HW_ARC_PORTSC1_OCC_SETMASK (1<<HW_ARC_PORTSC1_OCC_BITPOS)  
                            18850 ; 539  |#define HW_ARC_PORTSC1_FPR_SETMASK (1<<HW_ARC_PORTSC1_FPR_BITPOS)  
                            18851 ; 540  |#define HW_ARC_PORTSC1_SUSP_SETMASK (1<<HW_ARC_PORTSC1_SUSP_BITPOS)
                            18852 ; 541  |#define HW_ARC_PORTSC1_PR_SETMASK (1<<HW_ARC_PORTSC1_PR_BITPOS)   
                            18853 ; 542  |#define HW_ARC_PORTSC1_HSP_SETMASK (1<<HW_ARC_PORTSC1_HSP_BITPOS)  
                            18854 ; 543  |#define HW_ARC_PORTSC1_LS_SETMASK (3<<HW_ARC_PORTSC1_LS_BITPOS)   
                            18855 ; 544  |#define HW_ARC_PORTSC1_PP_SETMASK (1<<HW_ARC_PORTSC1_PP_BITPOS)   
                            18856 ; 545  |#define HW_ARC_PORTSC1_PO_SETMASK (1<<HW_ARC_PORTSC1_PO_BITPOS)   
                            18857 ; 546  |#define HW_ARC_PORTSC1_PIC_SETMASK (3<<HW_ARC_PORTSC1_PIC_BITPOS)  
                            18858 ; 547  |#define HW_ARC_PORTSC1_PTC_SETMASK (15<<HW_ARC_PORTSC1_PTC_BITPOS) 
                            18859 ; 548  |#define HW_ARC_PORTSC1_WKCN_SETMASK (1<<HW_ARC_PORTSC1_WKCN_BITPOS)
                            18860 ; 549  |#define HW_ARC_PORTSC1_WKDS_SETMASK (1<<HW_ARC_PORTSC1_WKDS_BITPOS)
                            18861 ; 550  |#define HW_ARC_PORTSC1_WKOC_SETMASK (1<<HW_ARC_PORTSC1_WKOC_BITPOS)
                            18862 ; 551  |#define HW_ARC_PORTSC1_PHCD_SETMASK (1<<HW_ARC_PORTSC1_PHCD_BITPOS)
                            18863 ; 552  |
                            18864 ; 553  |// We need to equate the following label like this due to a sign extension problem
                            18865 ; 554  |// if equated like so (1<<HW_ARC_PORTSC1_PFSC_SETMASK)
                            18866 ; 555  |#define HW_ARC_PORTSC1_PFSC_SETMASK (0x01000000)
                            18867 ; 556  |
                            18868 ; 557  |#define HW_ARC_PORTSC1_PSPD_SETMASK (3<<HW_ARC_PORTSC1_PSPD_BITPOS)
                            18869 ; 558  |#define HW_ARC_PORTSC1_PTW_SETMASK (1<<HW_ARC_PORTSC1_PTW_BITPOS)  
                            18870 ; 559  |#define HW_ARC_PORTSC1_STS_SETMASK (1<<HW_ARC_PORTSC1_STS_BITPOS)  
                            18871 ; 560  |#define HW_ARC_PORTSC1_PTS_SETMASK (1<<HW_ARC_PORTSC1_PTS_BITPOS)  
                            18872 ; 561  |
                            18873 ; 562  |#define HW_ARC_PORTSC1_CCS_CLRMASK (~(WORD)HW_ARC_PORTSC1_CCS_SETMASK)   
                            18874 ; 563  |#define HW_ARC_PORTSC1_CSC_CLRMASK (~(WORD)HW_ARC_PORTSC1_CSC_SETMASK)   
                            18875 ; 564  |#define HW_ARC_PORTSC1_PE_CLRMASK (~(WORD)HW_ARC_PORTSC1_PE_SETMASK)    
                            18876 ; 565  |#define HW_ARC_PORTSC1_PEC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PEC_SETMASK)   
                            18877 ; 566  |#define HW_ARC_PORTSC1_OCA_CLRMASK (~(WORD)HW_ARC_PORTSC1_OCA_SETMASK)   
                            18878 ; 567  |#define HW_ARC_PORTSC1_OCC_CLRMASK (~(WORD)HW_ARC_PORTSC1_OCC_SETMASK)   
                            18879 ; 568  |#define HW_ARC_PORTSC1_FPR_CLRMASK (~(WORD)HW_ARC_PORTSC1_FPR_SETMASK)   
                            18880 ; 569  |#define HW_ARC_PORTSC1_SUSP_CLRMASK (~(WORD)HW_ARC_PORTSC1_SUSP_SETMASK)
                            18881 ; 570  |#define HW_ARC_PORTSC1_PR_CLRMASK (~(WORD)HW_ARC_PORTSC1_PR_SETMASK)    
                            18882 ; 571  |#define HW_ARC_PORTSC1_HSP_CLRMASK (~(WORD)HW_ARC_PORTSC1_HSP_SETMASK)   
                            18883 ; 572  |#define HW_ARC_PORTSC1_LS_CLRMASK (~(WORD)HW_ARC_PORTSC1_LS_SETMASK)    
                            18884 ; 573  |#define HW_ARC_PORTSC1_PP_CLRMASK (~(WORD)HW_ARC_PORTSC1_PP_SETMASK)    
                            18885 ; 574  |#define HW_ARC_PORTSC1_PO_CLRMASK (~(WORD)HW_ARC_PORTSC1_PO_SETMASK)    
                            18886 ; 575  |#define HW_ARC_PORTSC1_PIC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PIC_SETMASK)   
                            18887 ; 576  |#define HW_ARC_PORTSC1_PTC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTC_SETMASK)   
                            18888 ; 577  |#define HW_ARC_PORTSC1_WKCN_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKCN_SETMASK)
                            18889 ; 578  |#define HW_ARC_PORTSC1_WKDS_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKDS_SETMASK)
                            18890 ; 579  |#define HW_ARC_PORTSC1_WKOC_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKOC_SETMASK)
                            18891 ; 580  |#define HW_ARC_PORTSC1_PHCD_CLRMASK (~(WORD)HW_ARC_PORTSC1_PHCD_SETMASK)
                            18892 ; 581  |#define HW_ARC_PORTSC1_PFSC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PFSC_SETMASK)
                            18893 ; 582  |#define HW_ARC_PORTSC1_PSPD_CLRMASK (~(WORD)HW_ARC_PORTSC1_PSPD_SETMASK)
                            18894 ; 583  |#define HW_ARC_PORTSC1_PTW_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTW_SETMASK)   
                            18895 ; 584  |#define HW_ARC_PORTSC1_STS_CLRMASK (~(WORD)HW_ARC_PORTSC1_STS_SETMASK)   
                            18896 ; 585  |#define HW_ARC_PORTSC1_PTS_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTS_SETMASK)   
                            18897 ; 586  |
                            18898 ; 587  |typedef union               
                            18899 ; 588  |{
                            18900 ; 589  |    struct {
                            18901 ; 590  |        int CCS             :1;
                            18902 ; 591  |        int CSC             :1;
                            18903 ; 592  |        int PE              :1;
                            18904 ; 593  |        int PEC             :1;
                            18905 ; 594  |        int OCA             :1;
                            18906 ; 595  |        int OCC             :1;
                            18907 ; 596  |        int FPR             :1;
                            18908 ; 597  |        int SUSP            :1;
                            18909 ; 598  |        int PR              :1;
                            18910 ; 599  |        int HSP             :1;
                            18911 ; 600  |        int LS              :2;
                            18912 ; 601  |        int PP              :1;
                            18913 ; 602  |        int PO              :1;
                            18914 ; 603  |        int PIC             :2;
                            18915 ; 604  |        int PTC             :4;
                            18916 ; 605  |        int WKCN            :1;
                            18917 ; 606  |        int WKDS            :1;
                            18918 ; 607  |        int WKOC            :1;
                            18919 ; 608  |        int PHCD            :1;
                            18920 ; 609  |        int PFSC            :1;
                            18921 ; 610  |        int                 :1;
                            18922 ; 611  |        int PSPD            :2;
                            18923 ; 612  |        int                 :1;
                            18924 ; 613  |        int PTW             :1;
                            18925 ; 614  |        int STS             :1;
                            18926 ; 615  |        int PTS             :1;
                            18927 ; 616  |        int                 :16;
                            18928 ; 617  |    } B;
                            18929 ; 618  |    DWORD I;
                            18930 ; 619  |} portsc1_type;
                            18931 ; 620  |//#define HW_ARC_PORTSC1 (*(volatile portsc1_type _X*) (HW_ARC_BASEADDR+0x184))    
                            18932 ; 621  |
                            18933 ; 622  |
                            18934 ; 623  |/////////////////////////////////////////////////////////////////////////////////
                            18935 ; 624  |//  USB ARC Register USB Device Mode (HW_ARC_USBMODE)
                            18936 ; 625  |
                            18937 ; 626  |#define HW_ARC_USBMODE_CM_BITPOS (0)
                            18938 ; 627  |#define HW_ARC_USBMODE_ES_BITPOS (2)
                            18939 ; 628  |
                            18940 ; 629  |#define HW_ARC_USBMODE_CM_SETMASK (3<<HW_ARC_USBMODE_CM_BITPOS)   
                            18941 ; 630  |#define HW_ARC_USBMODE_ES_SETMASK (1<<HW_ARC_USBMODE_ES_BITPOS)   
                            18942 ; 631  |
                            18943 ; 632  |#define HW_ARC_USBMODE_CM_CLRMASK (~(WORD)HW_ARC_USBMODE_CM_SETMASK) 
                            18944 ; 633  |#define HW_ARC_USBMODE_ES_CLRMASK (~(WORD)HW_ARC_USBMODE_ES_SETMASK)    
                            18945 ; 634  |
                            18946 ; 635  |typedef union               
                            18947 ; 636  |{
                            18948 ; 637  |    struct {
                            18949 ; 638  |        int CM              :2;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  76

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18950 ; 639  |        int ES              :1;
                            18951 ; 640  |        int                 :46;
                            18952 ; 641  |    } B;
                            18953 ; 642  |    DWORD I;
                            18954 ; 643  |} usbmode_type;
                            18955 ; 644  |//#define HW_ARC_USBMODE (*(volatile usbmode_type _X*) (HW_ARC_BASEADDR+0x1a8))    
                            18956 ; 645  |
                            18957 ; 646  |
                            18958 ; 647  |/////////////////////////////////////////////////////////////////////////////////
                            18959 ; 648  |//  The following endpoint equates are common for the following registers
                            18960 ; 649  |
                            18961 ; 650  |#define ENDPOINT0_BITPOS (0)
                            18962 ; 651  |#define ENDPOINT1_BITPOS (1)
                            18963 ; 652  |#define ENDPOINT2_BITPOS (2)
                            18964 ; 653  |#define ENDPOINT3_BITPOS (3)
                            18965 ; 654  |#define ENDPOINT4_BITPOS (4)
                            18966 ; 655  |#define ENDPOINT5_BITPOS (5)
                            18967 ; 656  |#define ENDPOINT6_BITPOS (6)
                            18968 ; 657  |#define ENDPOINT7_BITPOS (7)
                            18969 ; 658  |#define ENDPOINT8_BITPOS (8)
                            18970 ; 659  |#define ENDPOINT9_BITPOS (9)
                            18971 ; 660  |#define ENDPOINT10_BITPOS (10)
                            18972 ; 661  |#define ENDPOINT11_BITPOS (11)
                            18973 ; 662  |#define ENDPOINT12_BITPOS (12)
                            18974 ; 663  |#define ENDPOINT13_BITPOS (13)
                            18975 ; 664  |#define ENDPOINT14_BITPOS (14)
                            18976 ; 665  |#define ENDPOINT15_BITPOS (15)
                            18977 ; 666  |
                            18978 ; 667  |#define ENDPOINT0_SETMASK (1<<ENDPOINT0_BITPOS)
                            18979 ; 668  |#define ENDPOINT1_SETMASK (1<<ENDPOINT1_BITPOS)
                            18980 ; 669  |#define ENDPOINT2_SETMASK (1<<ENDPOINT2_BITPOS)
                            18981 ; 670  |#define ENDPOINT3_SETMASK (1<<ENDPOINT3_BITPOS)
                            18982 ; 671  |#define ENDPOINT4_SETMASK (1<<ENDPOINT4_BITPOS)
                            18983 ; 672  |#define ENDPOINT5_SETMASK (1<<ENDPOINT5_BITPOS)
                            18984 ; 673  |#define ENDPOINT6_SETMASK (1<<ENDPOINT6_BITPOS)
                            18985 ; 674  |#define ENDPOINT7_SETMASK (1<<ENDPOINT7_BITPOS)
                            18986 ; 675  |#define ENDPOINT8_SETMASK (1<<ENDPOINT8_BITPOS)
                            18987 ; 676  |#define ENDPOINT9_SETMASK (1<<ENDPOINT9_BITPOS)
                            18988 ; 677  |#define ENDPOINT10_SETMASK (1<<ENDPOINT10_BITPOS)
                            18989 ; 678  |#define ENDPOINT11_SETMASK (1<<ENDPOINT11_BITPOS)
                            18990 ; 679  |#define ENDPOINT12_SETMASK (1<<ENDPOINT12_BITPOS)
                            18991 ; 680  |#define ENDPOINT13_SETMASK (1<<ENDPOINT13_BITPOS)
                            18992 ; 681  |#define ENDPOINT14_SETMASK (1<<ENDPOINT14_BITPOS)
                            18993 ; 682  |#define ENDPOINT15_SETMASK (1<<ENDPOINT15_BITPOS)
                            18994 ; 683  |
                            18995 ; 684  |#define ENDPOINT0_CLRMASK (~(WORD)ENDPOINT0_SETMASK)    
                            18996 ; 685  |#define ENDPOINT1_CLRMASK (~(WORD)ENDPOINT1_SETMASK)    
                            18997 ; 686  |#define ENDPOINT2_CLRMASK (~(WORD)ENDPOINT2_SETMASK)    
                            18998 ; 687  |#define ENDPOINT3_CLRMASK (~(WORD)ENDPOINT3_SETMASK)    
                            18999 ; 688  |#define ENDPOINT4_CLRMASK (~(WORD)ENDPOINT4_SETMASK)    
                            19000 ; 689  |#define ENDPOINT5_CLRMASK (~(WORD)ENDPOINT5_SETMASK)    
                            19001 ; 690  |#define ENDPOINT6_CLRMASK (~(WORD)ENDPOINT6_SETMASK)    
                            19002 ; 691  |#define ENDPOINT7_CLRMASK (~(WORD)ENDPOINT7_SETMASK)    
                            19003 ; 692  |#define ENDPOINT8_CLRMASK (~(WORD)ENDPOINT8_SETMASK)    
                            19004 ; 693  |#define ENDPOINT9_CLRMASK (~(WORD)ENDPOINT9_SETMASK)    
                            19005 ; 694  |#define ENDPOINT10_CLRMASK (~(WORD)ENDPOINT10_SETMASK)
                            19006 ; 695  |#define ENDPOINT11_CLRMASK (~(WORD)ENDPOINT11_SETMASK)
                            19007 ; 696  |#define ENDPOINT12_CLRMASK (~(WORD)ENDPOINT12_SETMASK)
                            19008 ; 697  |#define ENDPOINT13_CLRMASK (~(WORD)ENDPOINT13_SETMASK)
                            19009 ; 698  |#define ENDPOINT14_CLRMASK (~(WORD)ENDPOINT14_SETMASK)
                            19010 ; 699  |#define ENDPOINT15_CLRMASK (~(WORD)ENDPOINT15_SETMASK)
                            19011 ; 700  |
                            19012 ; 701  |typedef union               
                            19013 ; 702  |{
                            19014 ; 703  |    struct {
                            19015 ; 704  |        int EP0              :1;
                            19016 ; 705  |        int EP1              :1;
                            19017 ; 706  |        int EP2              :1;
                            19018 ; 707  |        int EP3              :1;
                            19019 ; 708  |        int EP4              :1;
                            19020 ; 709  |        int EP5              :1;
                            19021 ; 710  |        int EP6              :1;
                            19022 ; 711  |        int EP7              :1;
                            19023 ; 712  |        int EP8              :1;
                            19024 ; 713  |        int EP9              :1;
                            19025 ; 714  |        int EP10             :1;
                            19026 ; 715  |        int EP11             :1;
                            19027 ; 716  |        int EP12             :1;
                            19028 ; 717  |        int EP13             :1;
                            19029 ; 718  |        int EP14             :1;
                            19030 ; 719  |        int EP15             :1;
                            19031 ; 720  |        int                  :32;
                            19032 ; 721  |    } B;
                            19033 ; 722  |    DWORD I;
                            19034 ; 723  |} endpsetupstat_type;
                            19035 ; 724  |
                            19036 ; 725  |//#define HW_ARC_ENDPTSETUPSTAT (*(volatile endpsetupstat_type _X*) (HW_ARC_BASEADDR+0x1ac))    
                            19037 ; 726  |
                            19038 ; 727  |typedef union               
                            19039 ; 728  |{
                            19040 ; 729  |    struct {
                            19041 ; 730  |        int EP0              :1;
                            19042 ; 731  |        int EP1              :1;
                            19043 ; 732  |        int EP2              :1;
                            19044 ; 733  |        int EP3              :1;
                            19045 ; 734  |        int EP4              :1;
                            19046 ; 735  |        int EP5              :1;
                            19047 ; 736  |        int EP6              :1;
                            19048 ; 737  |        int EP7              :1;
                            19049 ; 738  |        int EP8              :1;
                            19050 ; 739  |        int EP9              :1;
                            19051 ; 740  |        int EP10             :1;
                            19052 ; 741  |        int EP11             :1;
                            19053 ; 742  |        int EP12             :1;
                            19054 ; 743  |        int EP13             :1;
                            19055 ; 744  |        int EP14             :1;
                            19056 ; 745  |        int EP15             :1;
                            19057 ; 746  |        int                  :8;
                            19058 ; 747  |    } B;
                            19059 ; 748  |    WORD I;
                            19060 ; 749  |} endpt_type;
                            19061 
                            19099 
                            19100 ; 750  |
                            19101 ; 751  |typedef union
                            19102 ; 752  |{
                            19103 ; 753  |   struct {
                            19104 ; 754  |       endpt_type  RX;
                            19105 ; 755  |       endpt_type  TX;
                            19106 ; 756  |   } W;
                            19107 ; 757  |   DWORD DW;
                            19108 ; 758  |} endptrxtx_type;
                            19109 ; 759  |
                            19110 ; 760  |//#define HW_ARC_ENDPTPRIME    (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b0))    
                            19111 ; 761  |//#define HW_ARC_ENDPTFLUSH    (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b4))    
                            19112 ; 762  |//#define HW_ARC_ENDPTSTAT     (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b8))    
                            19113 ; 763  |//#define HW_ARC_ENDPTCOMPLETE (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1bc))    
                            19114 ; 764  |
                            19115 ; 765  |
                            19116 ; 766  |
                            19117 ; 767  |/////////////////////////////////////////////////////////////////////////////////
                            19118 ; 768  |//  USB ARC Register Endpoint control (HW_ARC_ENDPTCTRL)
                            19119 ; 769  |
                            19120 ; 770  |#define HW_ARC_ENDPTCTRL_RXS_BITPOS (0)
                            19121 ; 771  |#define HW_ARC_ENDPTCTRL_RXD_BITPOS (1)
                            19122 ; 772  |#define HW_ARC_ENDPTCTRL_RXT_BITPOS (2)
                            19123 ; 773  |#define HW_ARC_ENDPTCTRL_RXI_BITPOS (5)
                            19124 ; 774  |#define HW_ARC_ENDPTCTRL_RXR_BITPOS (6)
                            19125 ; 775  |#define HW_ARC_ENDPTCTRL_RXE_BITPOS (7)
                            19126 ; 776  |#define HW_ARC_ENDPTCTRL_TXS_BITPOS (16)
                            19127 ; 777  |#define HW_ARC_ENDPTCTRL_TXD_BITPOS (17)
                            19128 ; 778  |#define HW_ARC_ENDPTCTRL_TXT_BITPOS (18)
                            19129 ; 779  |#define HW_ARC_ENDPTCTRL_TXI_BITPOS (21)
                            19130 ; 780  |#define HW_ARC_ENDPTCTRL_TXR_BITPOS (22)
                            19131 ; 781  |#define HW_ARC_ENDPTCTRL_TXE_BITPOS (23)
                            19132 ; 782  |
                            19133 ; 783  |#define HW_ARC_ENDPTCTRL_RXS_SETMASK (1<<HW_ARC_ENDPTCTRL_RXS_BITPOS)
                            19134 ; 784  |#define HW_ARC_ENDPTCTRL_RXD_SETMASK (1<<HW_ARC_ENDPTCTRL_RXD_BITPOS)
                            19135 ; 785  |#define HW_ARC_ENDPTCTRL_RXT_SETMASK (3<<HW_ARC_ENDPTCTRL_RXT_BITPOS)
                            19136 ; 786  |#define HW_ARC_ENDPTCTRL_RXI_SETMASK (1<<HW_ARC_ENDPTCTRL_RXI_BITPOS)
                            19137 ; 787  |#define HW_ARC_ENDPTCTRL_RXR_SETMASK (1<<HW_ARC_ENDPTCTRL_RXR_BITPOS)
                            19138 ; 788  |#define HW_ARC_ENDPTCTRL_RXE_SETMASK (1<<HW_ARC_ENDPTCTRL_RXE_BITPOS)
                            19139 ; 789  |#define HW_ARC_ENDPTCTRL_TXS_SETMASK (1<<HW_ARC_ENDPTCTRL_TXS_BITPOS)
                            19140 ; 790  |#define HW_ARC_ENDPTCTRL_TXD_SETMASK (1<<HW_ARC_ENDPTCTRL_TXD_BITPOS)
                            19141 ; 791  |#define HW_ARC_ENDPTCTRL_TXT_SETMASK (3<<HW_ARC_ENDPTCTRL_TXT_BITPOS)
                            19142 ; 792  |#define HW_ARC_ENDPTCTRL_TXI_SETMASK (1<<HW_ARC_ENDPTCTRL_TXI_BITPOS)
                            19143 ; 793  |#define HW_ARC_ENDPTCTRL_TXR_SETMASK (1<<HW_ARC_ENDPTCTRL_TXR_BITPOS)
                            19144 ; 794  |
                            19145 ; 795  |// We need to equate the following label like this due to a sign extension problem
                            19146 ; 796  |// if equated like so (1<<HW_ARC_ENDPTCTRL_TXE_BITPOS)
                            19147 ; 797  |#define HW_ARC_ENDPTCTRL_TXE_SETMASK (0x00800000)
                            19148 ; 798  |//HW_ARC_ENDPTCTRL_TXE_SETMASK    equ     (1<<HW_ARC_ENDPTCTRL_TXE_BITPOS)
                            19149 ; 799  |
                            19150 ; 800  |#define HW_ARC_ENDPTCTRL_RXS_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXS_SETMASK)
                            19151 ; 801  |#define HW_ARC_ENDPTCTRL_RXD_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXD_SETMASK)
                            19152 ; 802  |#define HW_ARC_ENDPTCTRL_RXT_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXT_SETMASK)
                            19153 ; 803  |#define HW_ARC_ENDPTCTRL_RXI_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXI_SETMASK)
                            19154 ; 804  |#define HW_ARC_ENDPTCTRL_RXR_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXR_SETMASK)
                            19155 ; 805  |#define HW_ARC_ENDPTCTRL_RXE_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXE_SETMASK)
                            19156 ; 806  |#define HW_ARC_ENDPTCTRL_TXS_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXS_SETMASK)
                            19157 ; 807  |#define HW_ARC_ENDPTCTRL_TXD_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXD_SETMASK)
                            19158 ; 808  |#define HW_ARC_ENDPTCTRL_TXT_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXT_SETMASK)
                            19159 ; 809  |#define HW_ARC_ENDPTCTRL_TXI_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXI_SETMASK)
                            19160 ; 810  |#define HW_ARC_ENDPTCTRL_TXR_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXR_SETMASK)
                            19161 ; 811  |#define HW_ARC_ENDPTCTRL_TXE_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXE_SETMASK)
                            19162 ; 812  |
                            19163 ; 813  |
                            19164 ; 814  |typedef union               
                            19165 ; 815  |{
                            19166 ; 816  |    struct {
                            19167 ; 817  |        int RXS             :1;
                            19168 ; 818  |        int RXD             :1;
                            19169 ; 819  |        int RXT             :2;
                            19170 ; 820  |        int                 :1;
                            19171 ; 821  |        int RXI             :1;
                            19172 ; 822  |        int RXR             :1;
                            19173 ; 823  |        int RXE             :1;
                            19174 ; 824  |        int                 :8;
                            19175 ; 825  |        int TXS             :1;
                            19176 ; 826  |        int TXD             :1;
                            19177 ; 827  |        int TXT             :2;
                            19178 ; 828  |        int                 :1;
                            19179 ; 829  |        int TXI             :1;
                            19180 ; 830  |        int TXR             :1;
                            19181 ; 831  |        int TXE             :1;
                            19182 ; 832  |        int                 :24;
                            19183 ; 833  |    } B;
                            19184 ; 834  |    DWORD I;
                            19185 ; 835  |} endptctrl_type;
                            19186 ; 836  |//#define HW_ARC_ENDPTCTRL[n] (*(volatile usbintr_type _X*) (HW_ARC_BASEADDR+0x1c0+((n)*4)))    
                            19187 ; 837  |
                            19188 ; 838  |#endif
                            19189 ; 839  |
                            19190 ; 840  |
                            19191 
                            19193 
                            19194 ; 37   |#include "regsusb20phy.h"
                            19195 
                            19197 
                            19198 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            19199 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2005
                            19200 ; 3    |//;  File        : regsusbphy.inc
                            19201 ; 4    |//;  Description : USB20 PHY Register definition
                            19202 ; 5    |//;  Updated 2.23.2003 By M. Henson
                            19203 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            19204 ; 7    |
                            19205 ; 8    |// The following naming conventions are followed in this file.
                            19206 ; 9    |// All registers are named using the format...
                            19207 ; 10   |//     HW_<module>_<regname>
                            19208 ; 11   |// where <module> is the module name which can be any of the following...
                            19209 ; 12   |//     USB20
                            19210 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            19211 ; 14   |// module name includes a number starting from 0 for the first instance of
                            19212 ; 15   |// that module)
                            19213 ; 16   |// <regname> is the specific register within that module
                            19214 ; 17   |// We also define the following...
                            19215 ; 18   |//     HW_<module>_<regname>_BITPOS
                            19216 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            19217 ; 20   |//     HW_<module>_<regname>_SETMASK
                            19218 ; 21   |// which does something else, and
                            19219 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            19220 ; 23   |// which does something else.
                            19221 ; 24   |// Other rules
                            19222 ; 25   |//     All caps
                            19223 ; 26   |//     Numeric identifiers start at 0
                            19224 ; 27   |
                            19225 ; 28   |#if !(defined(regsusbphyinc))
                            19226 ; 29   |#define regsusbphyinc 1
                            19227 ; 30   |
                            19228 ; 31   |#include "types.h"
                            19229 
                            19231 
                            19232 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            19233 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            19234 ; 3    |//
                            19235 ; 4    |// Filename: types.h
                            19236 ; 5    |// Description: Standard data types
                            19237 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            19238 ; 7    |
                            19239 ; 8    |#ifndef _TYPES_H
                            19240 ; 9    |#define _TYPES_H
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  77

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19241 ; 10   |
                            19242 ; 11   |// TODO:  move this outta here!
                            19243 ; 12   |#if !defined(NOERROR)
                            19244 ; 13   |#define NOERROR 0
                            19245 ; 14   |#define SUCCESS 0
                            19246 ; 15   |#endif 
                            19247 ; 16   |#if !defined(SUCCESS)
                            19248 ; 17   |#define SUCCESS  0
                            19249 ; 18   |#endif
                            19250 ; 19   |#if !defined(ERROR)
                            19251 ; 20   |#define ERROR   -1
                            19252 ; 21   |#endif
                            19253 ; 22   |#if !defined(FALSE)
                            19254 ; 23   |#define FALSE 0
                            19255 ; 24   |#endif
                            19256 ; 25   |#if !defined(TRUE)
                            19257 ; 26   |#define TRUE  1
                            19258 ; 27   |#endif
                            19259 ; 28   |
                            19260 ; 29   |#if !defined(NULL)
                            19261 ; 30   |#define NULL 0
                            19262 ; 31   |#endif
                            19263 ; 32   |
                            19264 ; 33   |#define MAX_INT     0x7FFFFF
                            19265 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            19266 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            19267 ; 36   |#define MAX_ULONG   (-1) 
                            19268 ; 37   |
                            19269 ; 38   |#define WORD_SIZE   24              // word size in bits
                            19270 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            19271 ; 40   |
                            19272 ; 41   |
                            19273 ; 42   |#define BYTE    unsigned char       // btVarName
                            19274 ; 43   |#define CHAR    signed char         // cVarName
                            19275 ; 44   |#define USHORT  unsigned short      // usVarName
                            19276 ; 45   |#define SHORT   unsigned short      // sVarName
                            19277 ; 46   |#define WORD    unsigned int        // wVarName
                            19278 ; 47   |#define INT     signed int          // iVarName
                            19279 ; 48   |#define DWORD   unsigned long       // dwVarName
                            19280 ; 49   |#define LONG    signed long         // lVarName
                            19281 ; 50   |#define BOOL    unsigned int        // bVarName
                            19282 ; 51   |#define FRACT   _fract              // frVarName
                            19283 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            19284 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            19285 ; 54   |#define FLOAT   float               // fVarName
                            19286 ; 55   |#define DBL     double              // dVarName
                            19287 ; 56   |#define ENUM    enum                // eVarName
                            19288 ; 57   |#define CMX     _complex            // cmxVarName
                            19289 ; 58   |typedef WORD UCS3;                   // 
                            19290 ; 59   |
                            19291 ; 60   |#define UINT16  unsigned short
                            19292 ; 61   |#define UINT8   unsigned char   
                            19293 ; 62   |#define UINT32  unsigned long
                            19294 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            19295 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            19296 ; 65   |#define WCHAR   UINT16
                            19297 ; 66   |
                            19298 ; 67   |//UINT128 is 16 bytes or 6 words
                            19299 ; 68   |typedef struct UINT128_3500 {   
                            19300 ; 69   |    int val[6];     
                            19301 ; 70   |} UINT128_3500;
                            19302 ; 71   |
                            19303 ; 72   |#define UINT128   UINT128_3500
                            19304 ; 73   |
                            19305 ; 74   |// Little endian word packed byte strings:   
                            19306 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            19307 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            19308 ; 77   |// Little endian word packed byte strings:   
                            19309 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            19310 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            19311 ; 80   |
                            19312 ; 81   |// Declare Memory Spaces To Use When Coding
                            19313 ; 82   |// A. Sector Buffers
                            19314 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            19315 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            19316 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            19317 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            19318 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            19319 ; 88   |// B. Media DDI Memory
                            19320 ; 89   |#define MEDIA_DDI_MEM _Y
                            19321 ; 90   |
                            19322 ; 91   |
                            19323 ; 92   |
                            19324 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            19325 ; 94   |// Examples of circular pointers:
                            19326 ; 95   |//    INT CIRC cpiVarName
                            19327 ; 96   |//    DWORD CIRC cpdwVarName
                            19328 ; 97   |
                            19329 ; 98   |#define RETCODE INT                 // rcVarName
                            19330 ; 99   |
                            19331 ; 100  |// generic bitfield structure
                            19332 ; 101  |struct Bitfield {
                            19333 ; 102  |    unsigned int B0  :1;
                            19334 ; 103  |    unsigned int B1  :1;
                            19335 ; 104  |    unsigned int B2  :1;
                            19336 ; 105  |    unsigned int B3  :1;
                            19337 ; 106  |    unsigned int B4  :1;
                            19338 ; 107  |    unsigned int B5  :1;
                            19339 ; 108  |    unsigned int B6  :1;
                            19340 ; 109  |    unsigned int B7  :1;
                            19341 ; 110  |    unsigned int B8  :1;
                            19342 ; 111  |    unsigned int B9  :1;
                            19343 ; 112  |    unsigned int B10 :1;
                            19344 ; 113  |    unsigned int B11 :1;
                            19345 ; 114  |    unsigned int B12 :1;
                            19346 ; 115  |    unsigned int B13 :1;
                            19347 ; 116  |    unsigned int B14 :1;
                            19348 ; 117  |    unsigned int B15 :1;
                            19349 ; 118  |    unsigned int B16 :1;
                            19350 ; 119  |    unsigned int B17 :1;
                            19351 ; 120  |    unsigned int B18 :1;
                            19352 ; 121  |    unsigned int B19 :1;
                            19353 ; 122  |    unsigned int B20 :1;
                            19354 ; 123  |    unsigned int B21 :1;
                            19355 ; 124  |    unsigned int B22 :1;
                            19356 ; 125  |    unsigned int B23 :1;
                            19357 ; 126  |};
                            19358 ; 127  |
                            19359 ; 128  |union BitInt {
                            19360 ; 129  |        struct Bitfield B;
                            19361 ; 130  |        int        I;
                            19362 ; 131  |};
                            19363 ; 132  |
                            19364 ; 133  |#define MAX_MSG_LENGTH 10
                            19365 ; 134  |struct CMessage
                            19366 ; 135  |{
                            19367 ; 136  |        unsigned int m_uLength;
                            19368 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            19369 ; 138  |};
                            19370 ; 139  |
                            19371 ; 140  |typedef struct {
                            19372 ; 141  |    WORD m_wLength;
                            19373 ; 142  |    WORD m_wMessage;
                            19374 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            19375 ; 144  |} Message;
                            19376 ; 145  |
                            19377 ; 146  |struct MessageQueueDescriptor
                            19378 ; 147  |{
                            19379 ; 148  |        int *m_pBase;
                            19380 ; 149  |        int m_iModulo;
                            19381 ; 150  |        int m_iSize;
                            19382 ; 151  |        int *m_pHead;
                            19383 ; 152  |        int *m_pTail;
                            19384 ; 153  |};
                            19385 ; 154  |
                            19386 ; 155  |struct ModuleEntry
                            19387 ; 156  |{
                            19388 ; 157  |    int m_iSignaledEventMask;
                            19389 ; 158  |    int m_iWaitEventMask;
                            19390 ; 159  |    int m_iResourceOfCode;
                            19391 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            19392 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            19393 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            19394 ; 163  |    int m_uTimeOutHigh;
                            19395 ; 164  |    int m_uTimeOutLow;
                            19396 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            19397 ; 166  |};
                            19398 ; 167  |
                            19399 ; 168  |union WaitMask{
                            19400 ; 169  |    struct B{
                            19401 ; 170  |        unsigned int m_bNone     :1;
                            19402 ; 171  |        unsigned int m_bMessage  :1;
                            19403 ; 172  |        unsigned int m_bTimer    :1;
                            19404 ; 173  |        unsigned int m_bButton   :1;
                            19405 ; 174  |    } B;
                            19406 ; 175  |    int I;
                            19407 ; 176  |} ;
                            19408 ; 177  |
                            19409 ; 178  |
                            19410 ; 179  |struct Button {
                            19411 ; 180  |        WORD wButtonEvent;
                            19412 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            19413 ; 182  |};
                            19414 ; 183  |
                            19415 ; 184  |struct Message {
                            19416 ; 185  |        WORD wMsgLength;
                            19417 ; 186  |        WORD wMsgCommand;
                            19418 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            19419 ; 188  |};
                            19420 ; 189  |
                            19421 ; 190  |union EventTypes {
                            19422 ; 191  |        struct CMessage msg;
                            19423 ; 192  |        struct Button Button ;
                            19424 ; 193  |        struct Message Message;
                            19425 ; 194  |};
                            19426 ; 195  |
                            19427 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            19428 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            19429 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            19430 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            19431 ; 200  |
                            19432 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            19433 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            19434 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            19435 ; 204  |
                            19436 ; 205  |#if DEBUG
                            19437 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            19438 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            19439 ; 208  |#else 
                            19440 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            19441 ; 210  |#define DebugBuildAssert(x)    
                            19442 ; 211  |#endif
                            19443 ; 212  |
                            19444 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            19445 ; 214  |//  #pragma asm
                            19446 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            19447 ; 216  |//  #pragma endasm
                            19448 ; 217  |
                            19449 ; 218  |
                            19450 ; 219  |#ifdef COLOR_262K
                            19451 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            19452 ; 221  |#elif defined(COLOR_65K)
                            19453 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            19454 ; 223  |#else
                            19455 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            19456 ; 225  |#endif
                            19457 ; 226  |    
                            19458 ; 227  |#endif // #ifndef _TYPES_H
                            19459 
                            19461 
                            19462 ; 32   |
                            19463 ; 33   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            19464 ; 34   |//   USB2.0 PHY STMP Registers 
                            19465 ; 35   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            19466 ; 36   |#define HW_USBPHY_BASEADDR (0xF210)
                            19467 ; 37   |
                            19468 ; 38   |
                            19469 ; 39   |/////////////////////////////////////////////////////////////////////////////////
                            19470 ; 40   |//  USB PHY Powerdown Register (HW_USBPHYPWD) Bit Definitions
                            19471 ; 41   |
                            19472 ; 42   |#define HW_USBPHYPWD_TXDISCON1500_BITPOS (5)
                            19473 ; 43   |#define HW_USBPHYPWD_PLLVCOPWD_BITPOS (6)
                            19474 ; 44   |#define HW_USBPHYPWD_PLLVCPPWD_BITPOS (7)
                            19475 ; 45   |#define HW_USBPHYPWD_TXPWDFS_BITPOS (10)
                            19476 ; 46   |#define HW_USBPHYPWD_TXPWDIBIAS_BITPOS (11)
                            19477 ; 47   |#define HW_USBPHYPWD_TXPWDV2I_BITPOS (12)
                            19478 ; 48   |#define HW_USBPHYPWD_TXPWDVBG_BITPOS (13)
                            19479 ; 49   |#define HW_USBPHYPWD_TXPWDCOMP_BITPOS (14)
                            19480 ; 50   |#define HW_USBPHYPWD_RXPWDDISCONDET_BITPOS (16)
                            19481 ; 51   |#define HW_USBPHYPWD_RXPWDENV_BITPOS (17)
                            19482 ; 52   |#define HW_USBPHYPWD_RXPWD1PT1_BITPOS (18)
                            19483 ; 53   |#define HW_USBPHYPWD_RXPWDDIFF_BITPOS (19)
                            19484 ; 54   |#define HW_USBPHYPWD_RXPWDRX_BITPOS (20)
                            19485 ; 55   |#define HW_USBPHYPWD_PWDIBIAS_BITPOS (22)
                            19486 ; 56   |#define HW_USBPHYPWD_REGRESET_BITPOS (23)
                            19487 ; 57   |
                            19488 ; 58   |#define HW_USBPHYPWD_TXDISCON1500_SETMASK (1<<HW_USBPHYPWD_TXDISCON1500_BITPOS)
                            19489 ; 59   |#define HW_USBPHYPWD_PLLVCOPWD_SETMASK (1<<HW_USBPHYPWD_PLLVCOPWD_BITPOS)
                            19490 ; 60   |#define HW_USBPHYPWD_PLLVCPPWD_SETMASK (1<<HW_USBPHYPWD_PLLVCPPWD_BITPOS)
                            19491 ; 61   |#define HW_USBPHYPWD_TXPWDFS_SETMASK (1<<HW_USBPHYPWD_TXPWDFS_BITPOS)
                            19492 ; 62   |#define HW_USBPHYPWD_TXPWDIBIAS_SETMASK (1<<HW_USBPHYPWD_TXPWDIBIAS_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  78

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19493 ; 63   |#define HW_USBPHYPWD_TXPWDV2I_SETMASK (1<<HW_USBPHYPWD_TXPWDV2I_BITPOS)
                            19494 ; 64   |#define HW_USBPHYPWD_TXPWDVBG_SETMASK (1<<HW_USBPHYPWD_TXPWDVBG_BITPOS)
                            19495 ; 65   |#define HW_USBPHYPWD_TXPWDCOMP_SETMASK (1<<HW_USBPHYPWD_TXPWDCOMP_BITPOS)
                            19496 ; 66   |#define HW_USBPHYPWD_RXPWDDISCONDET_SETMASK (1<<HW_USBPHYPWD_RXPWDDISCONDET_BITPOS)
                            19497 ; 67   |#define HW_USBPHYPWD_RXPWDENV_SETMASK (1<<HW_USBPHYPWD_RXPWDENV_BITPOS)
                            19498 ; 68   |#define HW_USBPHYPWD_RXPWD1PT1_SETMASK (1<<HW_USBPHYPWD_RXPWD1PT1_BITPOS)
                            19499 ; 69   |#define HW_USBPHYPWD_RXPWDDIFF_SETMASK (1<<HW_USBPHYPWD_RXPWDDIFF_BITPOS)
                            19500 ; 70   |#define HW_USBPHYPWD_RXPWDRX_SETMASK (1<<HW_USBPHYPWD_RXPWDRX_BITPOS)
                            19501 ; 71   |#define HW_USBPHYPWD_PWDIBIAS_SETMASK (1<<HW_USBPHYPWD_PWDIBIAS_BITPOS)
                            19502 ; 72   |#define HW_USBPHYPWD_REGRESET_SETMASK (1<<HW_USBPHYPWD_REGRESET_BITPOS)
                            19503 ; 73   |
                            19504 ; 74   |#define HW_USBPHYPWD_TXDISCON1500_CLRMASK (~(WORD)HW_USBPHYPWD_TXDISCON1500_SETMASK)
                            19505 ; 75   |#define HW_USBPHYPWD_PLLVCOPWD_CLRMASK (~(WORD)HW_USBPHYPWD_PLLVCOPWD_SETMASK)
                            19506 ; 76   |#define HW_USBPHYPWD_PLLVCPPWD_CLRMASK (~(WORD)HW_USBPHYPWD_PLLVCPPWD_SETMASK)
                            19507 ; 77   |#define HW_USBPHYPWD_TXPWDFS_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDFS_SETMASK)
                            19508 ; 78   |#define HW_USBPHYPWD_TXPWDIBIAS_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDIBIAS_SETMASK)
                            19509 ; 79   |#define HW_USBPHYPWD_TXPWDV2I_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDV2I_SETMASK)
                            19510 ; 80   |#define HW_USBPHYPWD_TXPWDVBG_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDVBG_SETMASK)
                            19511 ; 81   |#define HW_USBPHYPWD_TXPWDCOMP_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDCOMP_SETMASK)
                            19512 ; 82   |#define HW_USBPHYPWD_RXPWDDISCONDET_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDDISCONDET_SETMASK)
                            19513 ; 83   |#define HW_USBPHYPWD_RXPWDENV_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDENV_SETMASK)
                            19514 ; 84   |#define HW_USBPHYPWD_RXPWD1PT1_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWD1PT1_SETMASK)
                            19515 ; 85   |#define HW_USBPHYPWD_RXPWDDIFF_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDDIFF_SETMASK)
                            19516 ; 86   |#define HW_USBPHYPWD_RXPWDRX_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDRX_SETMASK)
                            19517 ; 87   |#define HW_USBPHYPWD_PWDIBIAS_CLRMASK (~(WORD)HW_USBPHYPWD_PWDIBIAS_SETMASK)
                            19518 ; 88   |#define HW_USBPHYPWD_REGRESET_CLRMASK (~(WORD)HW_USBPHYPWD_REGRESET_SETMASK)
                            19519 ; 89   |
                            19520 ; 90   |typedef union               
                            19521 ; 91   |{
                            19522 ; 92   |    struct {
                            19523 ; 93   |        int RSVD0          :5;
                            19524 ; 94   |        int TXDISCON1500   :1;
                            19525 ; 95   |        int PLLVCOPWD      :1;
                            19526 ; 96   |        int PLLVCPPWD      :1;
                            19527 ; 97   |        int RSVD1          :2;
                            19528 ; 98   |        int TXPWDFS        :1;
                            19529 ; 99   |        int TXPWDIBIAS     :1;
                            19530 ; 100  |        int TXPWDV2I       :1;
                            19531 ; 101  |        int TXPWDVBG       :1;
                            19532 ; 102  |        int TXPWDCOMP      :1;
                            19533 ; 103  |        int RSVD2          :1;
                            19534 ; 104  |        int RXPWDDISCONDET :1;
                            19535 ; 105  |        int RXPWDENV       :1;
                            19536 ; 106  |        int RXPWD1PT1      :1;
                            19537 ; 107  |        int RXPWDDIFF      :1;
                            19538 ; 108  |        int RXPWDRX        :1;
                            19539 ; 109  |        int RSVD3          :1;
                            19540 ; 110  |        int PWDIBIAS       :1;
                            19541 ; 111  |        int REGRESET       :1;
                            19542 ; 112  |    } B;
                            19543 ; 113  |    int I;
                            19544 ; 114  |} usbphypwd_type;
                            19545 ; 115  |#define HW_USBPHYPWD      (*(volatile usbphypwd_type _X*) (HW_USBPHY_BASEADDR))    /* USB PHY Powerdown Register */
                            19546 ; 116  |
                            19547 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                            19548 ; 118  |//  USB PHY Transmit register (HW_USBPHYTX) Bit Definitions
                            19549 ; 119  |#define HW_USBPHYTX_TXCAL1500_BITPOS (0)
                            19550 ; 120  |#define HW_USBPHYTX_TXENCAL1500_BITPOS (5)
                            19551 ; 121  |#define HW_USBPHYTX_TXHSXCVR_BITPOS (6)
                            19552 ; 122  |#define HW_USBPHYTX_TXCALIBRATE_BITPOS (7)
                            19553 ; 123  |#define HW_USBPHYTX_TXCAL45DN_BITPOS (8)
                            19554 ; 124  |#define HW_USBPHYTX_TXENCAL45DN_BITPOS (13)
                            19555 ; 125  |#define HW_USBPHYTX_TXHSTERM_BITPOS (14)
                            19556 ; 126  |#define HW_USBPHYTX_TXSKEW_BITPOS (15)
                            19557 ; 127  |#define HW_USBPHYTX_TXCAL45DP_BITPOS (16)
                            19558 ; 128  |#define HW_USBPHYTX_TXENCAL45DP_BITPOS (21)
                            19559 ; 129  |#define HW_USBPHYTX_TXFSHIZ_BITPOS (22)
                            19560 ; 130  |#define HW_USBPHYTX_TXCOMPOUT_BITPOS (23)
                            19561 ; 131  |
                            19562 ; 132  |#define HW_USBPHYTX_TXCAL1500_WIDTH (4)
                            19563 ; 133  |#define HW_USBPHYTX_TXENCAL1500_WIDTH (1)
                            19564 ; 134  |#define HW_USBPHYTX_TXHSXCVR_WIDTH (1)
                            19565 ; 135  |#define HW_USBPHYTX_TXCALIBRATE_WIDTH (1)
                            19566 ; 136  |#define HW_USBPHYTX_TXCAL45DN_WIDTH (4)
                            19567 ; 137  |#define HW_USBPHYTX_TXENCAL45DN_WIDTH (1)
                            19568 ; 138  |#define HW_USBPHYTX_TXHSTERM_WIDTH (1)
                            19569 ; 139  |#define HW_USBPHYTX_TXSKEW_WIDTH (1)
                            19570 ; 140  |#define HW_USBPHYTX_TXCAL45DP_WIDTH (4)
                            19571 ; 141  |#define HW_USBPHYTX_TXENCAL45DP_WIDTH (1)
                            19572 ; 142  |#define HW_USBPHYTX_TXFSHIZ_WIDTH (1)
                            19573 ; 143  |#define HW_USBPHYTX_TXCOMPOUT_WIDTH (1)
                            19574 ; 144  |
                            19575 ; 145  |#define HW_USBPHYTX_TXCAL1500_SETMASK (((1<<HW_USBPHYTX_TXCAL1500_WIDTH)-1)<<HW_USBPHYTX_TXCAL1500_BITPOS)
                            19576 ; 146  |#define HW_USBPHYTX_TXENCAL1500_SETMASK (((1<<HW_USBPHYTX_TXENCAL1500_WIDTH)-1)<<HW_USBPHYTX_TXENCAL1500_BITPOS)
                            19577 ; 147  |#define HW_USBPHYTX_TXHSXCVR_SETMASK (((1<<HW_USBPHYTX_TXHSXCVR_WIDTH)-1)<<HW_USBPHYTX_TXHSXCVR_BITPOS)
                            19578 ; 148  |#define HW_USBPHYTX_TXCALIBRATE_SETMASK (((1<<HW_USBPHYTX_TXCALIBRATE_WIDTH)-1)<<HW_USBPHYTX_TXCALIBRATE_BITPOS)
                            19579 ; 149  |#define HW_USBPHYTX_TXCAL45DN_SETMASK (((1<<HW_USBPHYTX_TXCAL45DN_WIDTH)-1)<<HW_USBPHYTX_TXCAL45DN_BITPOS)
                            19580 ; 150  |#define HW_USBPHYTX_TXENCAL45DN_SETMASK (((1<<HW_USBPHYTX_TXENCAL45DN_WIDTH)-1)<<HW_USBPHYTX_TXENCAL45DN_BITPOS)
                            19581 ; 151  |#define HW_USBPHYTX_TXHSTERM_SETMASK (((1<<HW_USBPHYTX_TXHSTERM_WIDTH)-1)<<HW_USBPHYTX_TXHSTERM_BITPOS)
                            19582 ; 152  |#define HW_USBPHYTX_TXSKEW_SETMASK (((1<<HW_USBPHYTX_TXSKEW_WIDTH)-1)<<HW_USBPHYTX_TXSKEW_BITPOS)
                            19583 ; 153  |#define HW_USBPHYTX_TXCAL45DP_SETMASK (((1<<HW_USBPHYTX_TXCAL45DP_WIDTH)-1)<<HW_USBPHYTX_TXCAL45DP_BITPOS)
                            19584 ; 154  |#define HW_USBPHYTX_TXENCAL45DP_SETMASK (((1<<HW_USBPHYTX_TXENCAL45DP_WIDTH)-1)<<HW_USBPHYTX_TXENCAL45DP_BITPOS)
                            19585 ; 155  |#define HW_USBPHYTX_TXFSHIZ_SETMASK (((1<<HW_USBPHYTX_TXFSHIZ_WIDTH)-1)<<HW_USBPHYTX_TXFSHIZ_BITPOS)
                            19586 ; 156  |#define HW_USBPHYTX_TXCOMPOUT_SETMASK (((1<<HW_USBPHYTX_TXCOMPOUT_WIDTH)-1)<<HW_USBPHYTX_TXCOMPOUT_BITPOS)
                            19587 ; 157  |
                            19588 ; 158  |#define HW_USBPHYTX_TXCAL1500_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL1500_SETMASK)
                            19589 ; 159  |#define HW_USBPHYTX_TXENCAL1500_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL1500_SETMASK)
                            19590 ; 160  |#define HW_USBPHYTX_TXHSXCVR_CLRMASK (~(WORD)HW_USBPHYTX_TXHSXCVR_SETMASK)
                            19591 ; 161  |#define HW_USBPHYTX_TXCALIBRATE_CLRMASK (~(WORD)HW_USBPHYTX_TXCALIBRATE_SETMASK)
                            19592 ; 162  |#define HW_USBPHYTX_TXCAL45DN_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL45DN_SETMASK)
                            19593 ; 163  |#define HW_USBPHYTX_TXENCAL45DN_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL45DN_SETMASK)
                            19594 ; 164  |#define HW_USBPHYTX_TXHSTERM_CLRMASK (~(WORD)HW_USBPHYTX_TXHSTERM_SETMASK)
                            19595 ; 165  |#define HW_USBPHYTX_TXSKEW_CLRMASK (~(WORD)HW_USBPHYTX_TXSKEW_SETMASK)
                            19596 ; 166  |#define HW_USBPHYTX_TXCAL45DP_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL45DP_SETMASK)
                            19597 ; 167  |#define HW_USBPHYTX_TXENCAL45DP_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL45DP_SETMASK)
                            19598 ; 168  |#define HW_USBPHYTX_TXFSHIZ_CLRMASK (~(WORD)HW_USBPHYTX_TXFSHIZ_SETMASK)
                            19599 ; 169  |#define HW_USBPHYTX_TXCOMPOUT_CLRMASK (~(WORD)HW_USBPHYTX_TXCOMPOUT_SETMASK)
                            19600 ; 170  |
                            19601 ; 171  |typedef union               
                            19602 ; 172  |{
                            19603 ; 173  |    struct {
                            19604 ; 174  |        int TXCAL1500          :4;
                            19605 ; 175  |        int RSVD0              :1;
                            19606 ; 176  |        int TXENCAL1500        :1;
                            19607 ; 177  |        int TXHSXCVR           :1;
                            19608 ; 178  |        int TXCALIBRATE        :1;
                            19609 ; 179  |        int TXCAL45DN          :4;
                            19610 ; 180  |        int RSVD1              :1;
                            19611 ; 181  |        int TXENCAL45DN        :1;
                            19612 ; 182  |        int TXHSTERM           :1;
                            19613 ; 183  |        int TXSKEW             :1;
                            19614 ; 184  |        int TXCAL45DP          :4;
                            19615 ; 185  |        int RSVD2              :1;
                            19616 ; 186  |        int TXENCAL45DP        :1;
                            19617 ; 187  |        int TXFSHIZ            :1;
                            19618 ; 188  |        int TXCOMPOUT          :1;
                            19619 ; 189  |    } B;
                            19620 ; 190  |    int I;
                            19621 ; 191  |} usbphytx_type;
                            19622 ; 192  |#define HW_USBPHYTX      (*(volatile usbphytx_type _X*) (HW_USBPHY_BASEADDR+1))    
                            19623 ; 193  |
                            19624 ; 194  |/////////////////////////////////////////////////////////////////////////////////
                            19625 ; 195  |//  USB PHY PLL register (HW_USBPHYPLL) Bit Definitions
                            19626 ; 196  |#define HW_USBPHYPLL_PLLV2ISEL_BITPOS (0)
                            19627 ; 197  |#define HW_USBPHYPLL_PLLCPDBLIP_BITPOS (5)
                            19628 ; 198  |#define HW_USBPHYPLL_PLLVCOCLK2_BITPOS (6)
                            19629 ; 199  |#define HW_USBPHYPLL_PLLVCOCLK24_BITPOS (7)
                            19630 ; 200  |#define HW_USBPHYPLL_PLLCPNSEL_BITPOS (8)
                            19631 ; 201  |#define HW_USBPHYPLL_PLLCLKDIVSEL_BITPOS (12)
                            19632 ; 202  |#define HW_USBPHYPLL_PLLPFDRST_BITPOS (20)
                            19633 ; 203  |#define HW_USBPHYPLL_PLLCPSHORTLFR_BITPOS (21)
                            19634 ; 204  |#define HW_USBPHYPLL_PLLVCOKSTART_BITPOS (22)
                            19635 ; 205  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_BITPOS (23)
                            19636 ; 206  |
                            19637 ; 207  |#define HW_USBPHYPLL_PLLV2ISEL_WIDTH (4)
                            19638 ; 208  |#define HW_USBPHYPLL_PLLCPDBLIP_WIDTH (1)
                            19639 ; 209  |#define HW_USBPHYPLL_PLLVCOCLK2_WIDTH (1)
                            19640 ; 210  |#define HW_USBPHYPLL_PLLVCOCLK24_WIDTH (1)
                            19641 ; 211  |#define HW_USBPHYPLL_PLLCPNSEL_WIDTH (4)
                            19642 ; 212  |#define HW_USBPHYPLL_PLLCLKDIVSEL_WIDTH (4)
                            19643 ; 213  |#define HW_USBPHYPLL_PLLPFDRST_WIDTH (1)
                            19644 ; 214  |#define HW_USBPHYPLL_PLLCPSHORTLFR_WIDTH (1)
                            19645 ; 215  |#define HW_USBPHYPLL_PLLVCOKSTART_WIDTH (1)
                            19646 ; 216  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_WIDTH (1)
                            19647 ; 217  |
                            19648 ; 218  |#define HW_USBPHYPLL_PLLV2ISEL_SETMASK (((1<<HW_USBPHYPLL_PLLV2ISEL_WIDTH)-1)<<HW_USBPHYPLL_PLLV2ISEL_BITPOS)
                            19649 ; 219  |#define HW_USBPHYPLL_PLLCPDBLIP_SETMASK (((1<<HW_USBPHYPLL_PLLCPDBLIP_WIDTH)-1)<<HW_USBPHYPLL_PLLCPDBLIP_BITPOS)
                            19650 ; 220  |#define HW_USBPHYPLL_PLLVCOCLK2_SETMASK (((1<<HW_USBPHYPLL_PLLVCOCLK2_WIDTH)-1)<<HW_USBPHYPLL_PLLVCOCLK2_BITPOS)
                            19651 ; 221  |#define HW_USBPHYPLL_PLLVCOCLK24_SETMASK (((1<<HW_USBPHYPLL_PLLVCOCLK24_WIDTH)-1)<<HW_USBPHYPLL_PLLVCOCLK24_BITPOS)
                            19652 ; 222  |#define HW_USBPHYPLL_PLLCPNSEL_SETMASK (((1<<HW_USBPHYPLL_PLLCPNSEL_WIDTH)-1)<<HW_USBPHYPLL_PLLCPNSEL_BITPOS)
                            19653 ; 223  |#define HW_USBPHYPLL_PLLCLKDIVSEL_SETMASK (((1<<HW_USBPHYPLL_PLLCLKDIVSEL_WIDTH)-1)<<HW_USBPHYPLL_PLLCLKDIVSEL_BITPOS)
                            19654 ; 224  |#define HW_USBPHYPLL_PLLPFDRST_SETMASK (((1<<HW_USBPHYPLL_PLLPFDRST_WIDTH)-1)<<HW_USBPHYPLL_PLLPFDRST_BITPOS)
                            19655 ; 225  |#define HW_USBPHYPLL_PLLCPSHORTLFR_SETMASK (((1<<HW_USBPHYPLL_PLLCPSHORTLFR_WIDTH)-1)<<HW_USBPHYPLL_PLLCPSHORTLFR_BITPOS)
                            19656 ; 226  |#define HW_USBPHYPLL_PLLVCOKSTART_SETMASK (((1<<HW_USBPHYPLL_PLLVCOKSTART_WIDTH)-1)<<HW_USBPHYPLL_PLLVCOKSTART_BITPOS)
                            19657 ; 227  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_SETMASK (((1<<HW_USBPHYPLL_PLLCLKDIVRSTZ_WIDTH)-1)<<HW_USBPHYPLL_PLLCLKDIVRSTZ_BITPOS)
                            19658 ; 228  |
                            19659 ; 229  |#define HW_USBPHYPLL_PLLV2ISEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLV2ISEL_SETMASK)
                            19660 ; 230  |#define HW_USBPHYPLL_PLLCPDBLIP_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPDBLIP_SETMASK)
                            19661 ; 231  |#define HW_USBPHYPLL_PLLVCOCLK2_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOCLK2_SETMASK)
                            19662 ; 232  |#define HW_USBPHYPLL_PLLVCOCLK24_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOCLK24_SETMASK)
                            19663 ; 233  |#define HW_USBPHYPLL_PLLCPNSEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPNSEL_SETMASK)
                            19664 ; 234  |#define HW_USBPHYPLL_PLLCLKDIVSEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCLKDIVSEL_SETMASK)
                            19665 ; 235  |#define HW_USBPHYPLL_PLLPFDRST_CLRMASK (~(WORD)HW_USBPHYPLL_PLLPFDRST_SETMASK)
                            19666 ; 236  |#define HW_USBPHYPLL_PLLCPSHORTLFR_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPSHORTLFR_SETMASK)
                            19667 ; 237  |#define HW_USBPHYPLL_PLLVCOKSTART_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOKSTART_SETMASK)
                            19668 ; 238  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCLKDIVRSTZ_SETMASK)
                            19669 ; 239  |
                            19670 ; 240  |typedef union               
                            19671 ; 241  |{
                            19672 ; 242  |    struct {
                            19673 ; 243  |        int PLLV2ISEL        :4;
                            19674 ; 244  |        int RSVD0            :1;
                            19675 ; 245  |        int PLLCPDBLIP       :1;
                            19676 ; 246  |        int PLLVCOCLK2       :1;
                            19677 ; 247  |        int PLLVCOCLK24      :1;
                            19678 ; 248  |        int PLLCPNSEL        :4;
                            19679 ; 249  |        int PLLCLKDIVSEL     :4;
                            19680 ; 250  |        int RSVD1            :4;
                            19681 ; 251  |        int PLLPFDRST        :1;
                            19682 ; 252  |        int PLLCPSHORTLFR    :1;
                            19683 ; 253  |        int PLLVCOKSTART     :1;
                            19684 ; 254  |        int PLLCLKDIVRSTZ    :1;
                            19685 ; 255  |    } B;
                            19686 ; 256  |    int I;
                            19687 ; 257  |} usbphypll_type;
                            19688 ; 258  |#define HW_USBPHYPLL      (*(volatile usbphypll_type _X*) (HW_USBPHY_BASEADDR+2))    
                            19689 ; 259  |
                            19690 ; 260  |/////////////////////////////////////////////////////////////////////////////////
                            19691 ; 261  |//  USB PHY PLL register (HW_USBPHYRX) Bit Definitions
                            19692 ; 262  |#define HW_USBRX_ENVADJ_BITPOS (0)
                            19693 ; 263  |#define HW_USBRX_DISCONADJ_BITPOS (4)
                            19694 ; 264  |#define HW_USBRX_DEBUGMODE_BITPOS (8)
                            19695 ; 265  |#define HW_USBRX_PLLLKTIMECTL_BITPOS (12)
                            19696 ; 266  |#define HW_USBRX_PLLCKDIVCTL_BITPOS (16)
                            19697 ; 267  |#define HW_USBRX_HOSTMODETEST_BITPOS (20)
                            19698 ; 268  |#define HW_USBRX_FSCKSOURCESEL_BITPOS (21)
                            19699 ; 269  |#define HW_USBRX_REGRXDBYPASS_BITPOS (22)
                            19700 ; 270  |#define HW_USBRX_PLLLOCKED_BITPOS (23)
                            19701 ; 271  |
                            19702 ; 272  |#define HW_USBRX_ENVADJ_WIDTH (4)
                            19703 ; 273  |#define HW_USBRX_DISCONADJ_WIDTH (4)
                            19704 ; 274  |#define HW_USBRX_DEBUGMODE_WIDTH (4)
                            19705 ; 275  |#define HW_USBRX_PLLLKTIMECTL_WIDTH (4)
                            19706 ; 276  |#define HW_USBRX_PLLCKDIVCTL_WIDTH (4)
                            19707 ; 277  |#define HW_USBRX_HOSTMODETEST_WIDTH (1)
                            19708 ; 278  |#define HW_USBRX_FSCKSOURCESEL_WIDTH (1)
                            19709 ; 279  |#define HW_USBRX_REGRXDBYPASS_WIDTH (1)
                            19710 ; 280  |#define HW_USBRX_PLLLOCKED_WIDTH (1)
                            19711 ; 281  |
                            19712 ; 282  |#define HW_USBRX_ENVADJ_SETMASK (((1<<HW_USBRX_ENVADJ_WIDTH)-1)<<HW_USBRX_ENVADJ_BITPOS)
                            19713 ; 283  |#define HW_USBRX_DISCONADJ_SETMASK (((1<<HW_USBRX_DISCONADJ_WIDTH)-1)<<HW_USBRX_DISCONADJ_BITPOS)
                            19714 ; 284  |#define HW_USBRX_DEBUGMODE_SETMASK (((1<<HW_USBRX_DEBUGMODE_WIDTH)-1)<<HW_USBRX_DEBUGMODE_BITPOS)
                            19715 ; 285  |#define HW_USBRX_PLLLKTIMECTL_SETMASK (((1<<HW_USBRX_PLLLKTIMECTL_WIDTH)-1)<<HW_USBRX_PLLLKTIMECTL_BITPOS)
                            19716 ; 286  |#define HW_USBRX_PLLCKDIVCTL_SETMASK (((1<<HW_USBRX_PLLCKDIVCTL_WIDTH)-1)<<HW_USBRX_PLLCKDIVCTL_BITPOS)
                            19717 ; 287  |// 480 MHz PLL is divided by named number here. Setmask divider field nibble of 7 gives actual divider of 8 and so on. (8 gives 9, 9 gives 10)
                            19718 ; 288  |//              480Mhz/7 =68.57Mhz
                            19719 ; 289  |#define HW_USBPHYRX_PLLDIV_BY_7 0x060000
                            19720 ; 290  |
                            19721 ; 291  |//              480Mhz/8 ~60Mhz
                            19722 ; 292  |#define HW_USBPHYRX_PLLDIV_BY_8 0x070000
                            19723 ; 293  |
                            19724 ; 294  |//              480Mhz/9 =53.3Mhz
                            19725 ; 295  |#define HW_USBPHYRX_PLLDIV_BY_9 0x080000
                            19726 ; 296  |
                            19727 ; 297  |//              480Mhz/10 =48Mhz
                            19728 ; 298  |#define HW_USBPHYRX_PLLDIV_BY_10 0x090000
                            19729 ; 299  |
                            19730 ; 300  |
                            19731 ; 301  |#define HW_USBRX_HOSTMODETEST_SETMASK (((1<<HW_USBRX_HOSTMODETEST_WIDTH)-1)<<HW_USBRX_HOSTMODETEST_BITPOS)
                            19732 ; 302  |#define HW_USBRX_FSCKSOURCESEL_SETMASK (((1<<HW_USBRX_FSCKSOURCESEL_WIDTH)-1)<<HW_USBRX_FSCKSOURCESEL_BITPOS)
                            19733 ; 303  |#define HW_USBRX_REGRXDBYPASS_SETMASK (((1<<HW_USBRX_REGRXDBYPASS_WIDTH)-1)<<HW_USBRX_REGRXDBYPASS_BITPOS)
                            19734 ; 304  |#define HW_USBRX_PLLLOCKED_SETMASK (((1<<HW_USBRX_PLLLOCKED_WIDTH)-1)<<HW_USBRX_PLLLOCKED_BITPOS)
                            19735 ; 305  |
                            19736 ; 306  |#define HW_USBRX_ENVADJ_CLRMASK (~(WORD)HW_USBRX_ENVADJ_SETMASK)
                            19737 ; 307  |#define HW_USBRX_DISCONADJ_CLRMASK (~(WORD)HW_USBRX_DISCONADJ_SETMASK)
                            19738 ; 308  |#define HW_USBRX_DEBUGMODE_CLRMASK (~(WORD)HW_USBRX_DEBUGMODE_SETMASK)
                            19739 ; 309  |#define HW_USBRX_PLLLKTIMECTL_CLRMASK (~(WORD)HW_USBRX_PLLLKTIMECTL_SETMASK)
                            19740 ; 310  |#define HW_USBRX_PLLCKDIVCTL_CLRMASK (~(WORD)HW_USBRX_PLLCKDIVCTL_SETMASK)
                            19741 ; 311  |#define HW_USBRX_HOSTMODETEST_CLRMASK (~(WORD)HW_USBRX_HOSTMODETEST_SETMASK)
                            19742 ; 312  |#define HW_USBRX_FSCKSOURCESEL_CLRMASK (~(WORD)HW_USBRX_FSCKSOURCESEL_SETMASK)
                            19743 ; 313  |#define HW_USBRX_REGRXDBYPASS_CLRMASK (~(WORD)HW_USBRX_REGRXDBYPASS_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  79

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19744 ; 314  |#define HW_USBRX_PLLLOCKED_CLRMASK (~(WORD)HW_USBRX_PLLLOCKED_SETMASK)
                            19745 ; 315  |
                            19746 ; 316  |typedef union               
                            19747 ; 317  |{
                            19748 ; 318  |    struct {
                            19749 ; 319  |     int ENVADJ               :4;
                            19750 ; 320  |     int DISCONADJ            :4;
                            19751 ; 321  |     int DEBUGMODE            :4;
                            19752 ; 322  |     int PLLLKTIMECTL         :4;
                            19753 ; 323  |     int PLLCKDIVCTL          :4;
                            19754 ; 324  |     int HOSTMODETEST         :1;
                            19755 ; 325  |     int FSCKSOURCESEL        :1;
                            19756 ; 326  |     int REGRXDBYPASS         :1;
                            19757 ; 327  |     int PLLLOCKED            :1;
                            19758 ; 328  |    } B;
                            19759 ; 329  |    int I;
                            19760 ; 330  |} usbphyrx_type;
                            19761 ; 331  |#define HW_USBPHYRX      (*(volatile usbphyrx_type _X*) (HW_USBPHY_BASEADDR+3))    
                            19762 ; 332  |
                            19763 ; 333  |#endif
                            19764 ; 334  |
                            19765 
                            19767 
                            19768 ; 38   |
                            19769 ; 39   |
                            19770 ; 40   |#endif // if (!@def(hwequ))
                            19771 ; 41   |
                            19772 
                            19774 
                            19775 ; 12   |#else 
                            19776 ; 13   |//include "regscodec.inc"
                            19777 ; 14   |#endif
                            19778 ; 15   |
                            19779 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            19780 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults ON) & 
                            19781 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm. STMP00012148
                            19782 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal). 
                            19783 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's specs can 
                            19784 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player mode.  
                            19785 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            19786 ; 23   |
                            19787 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            19788 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            19789 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            19790 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define below by defining
                            19791 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            19792 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            19793 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            19794 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot config above- 
                            19795 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down threshholds by maybe 50mV.
                            19796 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed.
                            19797 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            19798 ; 35   |
                            19799 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            19800 ; 37   |// MEDIA DEFINITIONS
                            19801 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            19802 ; 39   |
                            19803 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            19804 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            19805 ; 42   |#if defined(NAND1)
                            19806 ; 43   |#define SM_INTERNAL_CHIPS 1
                            19807 ; 44   |#else 
                            19808 ; 45   |#if defined(NAND2)
                            19809 ; 46   |#define SM_INTERNAL_CHIPS 2
                            19810 ; 47   |#else 
                            19811 ; 48   |#if defined(NAND3)
                            19812 ; 49   |#define SM_INTERNAL_CHIPS 3
                            19813 ; 50   |#else 
                            19814 ; 51   |#if defined(NAND4)
                            19815 ; 52   |#define SM_INTERNAL_CHIPS 4
                            19816 ; 53   |#else 
                            19817 ; 54   |#define SM_INTERNAL_CHIPS 1
                            19818 ; 55   |#endif
                            19819 ; 56   |#endif
                            19820 ; 57   |#endif
                            19821 ; 58   |#endif
                            19822 ; 59   |
                            19823 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            19824 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            19825 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it reads 0.  
                            19826 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            19827 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it reads 1.
                            19828 ; 65   |//*** comment out if active high ****
                            19829 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            19830 ; 67   |
                            19831 ; 68   |#if defined(SMEDIA)
                            19832 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            19833 ; 70   |#define NUM_SM_EXTERNAL 1
                            19834 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            19835 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            19836 ; 73   |#else 
                            19837 ; 74   |#if defined(MMC)
                            19838 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            19839 ; 76   |#define NUM_SM_EXTERNAL 0
                            19840 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            19841 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            19842 ; 79   |#else 
                            19843 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            19844 ; 81   |#define NUM_SM_EXTERNAL 0
                            19845 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            19846 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            19847 ; 84   |#endif
                            19848 ; 85   |#endif
                            19849 ; 86   |
                            19850 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            19851 ; 88   |// Mass Storage Class definitions
                            19852 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            19853 ; 90   |// Set to 0 if Composite Device build is desired.    
                            19854 ; 91   |#define MULTI_LUN_BUILD 1   
                            19855 ; 92   |
                            19856 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            19857 ; 94   |//  SCSI
                            19858 ; 95   |#if (MULTI_LUN_BUILD==0)
                            19859 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            19860 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            19861 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            19862 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            19863 ; 100  |  #else
                            19864 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            19865 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            19866 ; 103  |  #endif
                            19867 ; 104  |#else
                            19868 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            19869 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            19870 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            19871 ; 108  |  #else
                            19872 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            19873 ; 110  |  #endif
                            19874 ; 111  |#endif
                            19875 ; 112  |
                            19876 ; 113  |
                            19877 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            19878 ; 115  |
                            19879 ; 116  |
                            19880 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            19881 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            19882 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            19883 ; 120  |#ifdef MMC
                            19884 ; 121  |#ifdef MTP_BUILD
                            19885 ; 122  |// --------------------
                            19886 ; 123  |// MTP and MMC
                            19887 ; 124  |// --------------------
                            19888 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            19889 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            19890 ; 127  |#else  // ifndef MTP_BUILD
                            19891 ; 128  |#ifdef STMP_BUILD_PLAYER
                            19892 ; 129  |// --------------------
                            19893 ; 130  |// Player and MMC
                            19894 ; 131  |// --------------------
                            19895 ; 132  |#else
                            19896 ; 133  |// --------------------
                            19897 ; 134  |// USBMSC and MMC
                            19898 ; 135  |// --------------------
                            19899 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            19900 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            19901 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            19902 ; 139  |#endif // ifdef MTP_BUILD
                            19903 ; 140  |#else  // ifndef MMC
                            19904 ; 141  |#ifdef MTP_BUILD
                            19905 ; 142  |// --------------------
                            19906 ; 143  |// MTP and NAND only
                            19907 ; 144  |// --------------------
                            19908 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            19909 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            19910 ; 147  |#else  // ifndef MTP_BUILD
                            19911 ; 148  |#ifdef STMP_BUILD_PLAYER
                            19912 ; 149  |// --------------------
                            19913 ; 150  |// Player and NAND only
                            19914 ; 151  |// --------------------
                            19915 ; 152  |#else
                            19916 ; 153  |// --------------------
                            19917 ; 154  |// USBMSC and NAND only
                            19918 ; 155  |// --------------------
                            19919 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            19920 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            19921 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            19922 ; 159  |#endif // ifdef MTP_BUILD
                            19923 ; 160  |#endif // ifdef MMC 
                            19924 ; 161  |
                            19925 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            19926 ; 163  |#if (defined(MTP_BUILD))
                            19927 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            19928 ; 165  |
                            19929 ; 166  |////!
                            19930 ; 167  |////! This varible holds the watchdog count for the store flush.
                            19931 ; 168  |////!
                            19932 ; 169  |///
                            19933 ; 170  |#include <types.h>
                            19934 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            19935 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            19936 ; 173  |#endif
                            19937 ; 174  |
                            19938 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            19939 ; 176  |// These are needed here for Mass Storage Class
                            19940 ; 177  |// Needs to be cleaned up
                            19941 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            19942 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            19943 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            19944 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            19945 ; 182  |
                            19946 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            19947 ; 184  |
                            19948 ; 185  |#endif
                            19949 ; 186  |
                            19950 ; 187  |
                            19951 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            19952 ; 189  |// SmartMedia/NAND defs
                            19953 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            19954 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            19955 ; 192  |
                            19956 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            19957 ; 194  |// Sysloadresources defs
                            19958 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            19959 ; 196  |
                            19960 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            19961 ; 198  |// MMC defs
                            19962 ; 199  |#define MMC_MAX_PARTITIONS 1
                            19963 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            19964 ; 201  |
                            19965 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            19966 ; 203  |// SPI defs
                            19967 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            19968 ; 205  |
                            19969 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            19970 ; 207  |// Global media defs
                            19971 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            19972 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            19973 ; 210  |
                            19974 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            19975 ; 212  |// DO NOT CHANGE THESE!!!
                            19976 ; 213  |#define SM_MAX_PARTITIONS 4
                            19977 ; 214  |#define MAX_HANDLES 2
                            19978 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            19979 ; 216  |
                            19980 ; 217  |
                            19981 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            19982 ; 219  |// Battery LRADC Values 
                            19983 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            19984 ; 221  |// brownout trip point in mV (moved by RS)
                            19985 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            19986 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            19987 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            19988 ; 225  |//     audio recording to media.
                            19989 ; 226  |#define BATT_SAFETY_MARGIN 10
                            19990 ; 227  |
                            19991 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                            19992 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline voltage to do a refresh.
                            19993 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            19994 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            19995 ; 232  |
                            19996 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc presence.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  80

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19997 ; 234  |
                            19998 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            19999 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat check.
                            20000 ; 237  |#if (!defined(CLCD))
                            20001 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            20002 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            20003 ; 240  |#else 
                            20004 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            20005 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            20006 ; 243  |#endif
                            20007 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            20008 ; 245  |
                            20009 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            20010 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIon.
                            20011 ; 248  |// See mp3 encoder overlay.
                            20012 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            20013 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            20014 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            20015 ; 252  |
                            20016 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            20017 ; 254  |// Voice recording filenames
                            20018 ; 255  |// number of digits in filename Vxxx.wav
                            20019 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            20020 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            20021 ; 258  |
                            20022 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            20023 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            20024 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            20025 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            20026 ; 263  |#if defined(DEVICE_3500)
                            20027 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            20028 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            20029 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            20030 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, & demo player)
                            20031 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            20032 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            20033 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            20034 ; 271  |
                            20035 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn when bias not yet ready.
                            20036 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            20037 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevention if you use rec button from outside voice menu.
                            20038 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latency in the record-from-music-menu use-case.
                            20039 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            20040 ; 277  |
                            20041 ; 278  |#else 
                            20042 ; 279  |// STMP3410
                            20043 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            20044 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            20045 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            20046 ; 283  |#endif
                            20047 ; 284  |
                            20048 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            20049 ; 286  |// Number of available soft timers
                            20050 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            20051 ; 288  |#if defined(SYNC_LYRICS)
                            20052 ; 289  |#define SOFT_TIMERS 10
                            20053 ; 290  |#else 
                            20054 ; 291  |#if defined(JPEG_DECODER)
                            20055 ; 292  |#define SOFT_TIMERS 10
                            20056 ; 293  |#else 
                            20057 ; 294  |#define SOFT_TIMERS 9
                            20058 ; 295  |#endif
                            20059 ; 296  |#endif
                            20060 ; 297  |
                            20061 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            20062 ; 299  |//  sizes
                            20063 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            20064 ; 301  |#if defined(MMC)
                            20065 ; 302  |#if defined(USE_PLAYLIST5)
                            20066 ; 303  |#define MENU_STACK_SIZE 1500
                            20067 ; 304  |#else 
                            20068 ; 305  |#define MENU_STACK_SIZE 1250
                            20069 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            20070 ; 307  |#else 
                            20071 ; 308  |#if defined(USE_PLAYLIST5)
                            20072 ; 309  |#define MENU_STACK_SIZE 1500
                            20073 ; 310  |#else 
                            20074 ; 311  |#define MENU_STACK_SIZE 1250
                            20075 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            20076 ; 313  |#endif //if @def('MMC')
                            20077 ; 314  |
                            20078 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 750 else 550 for other builds? TOVERIFY. MYALLOC
                            20079 ; 316  |// 
                            20080 ; 317  |#define STACK_L1_SIZE 750
                            20081 ; 318  |#define STACK_L2_SIZE 100
                            20082 ; 319  |#define STACK_L3_SIZE 160
                            20083 ; 320  |
                            20084 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            20085 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            20086 ; 323  |// is ok with switching code.
                            20087 ; 324  |#if defined(MTP_BUILD)
                            20088 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            20089 ; 326  |#endif
                            20090 ; 327  |
                            20091 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            20092 ; 329  |// maximum number of nested funclets 
                            20093 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            20094 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            20095 ; 332  |
                            20096 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            20097 ; 334  |//    LCD DEFINITIONS
                            20098 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            20099 ; 336  |
                            20100 ; 337  |#define SPACE_CHAR 0x000020          
                            20101 ; 338  |#define ZERO_CHAR 0x000030
                            20102 ; 339  |#define COLON_CHAR 0x00003A
                            20103 ; 340  |#define PERIOD_CHAR 0x00002E
                            20104 ; 341  |
                            20105 ; 342  |#if (defined(S6B33B0A_LCD))
                            20106 ; 343  |#define LCD_X_SIZE 128
                            20107 ; 344  |#define LCD_Y_SIZE 159
                            20108 ; 345  |#endif
                            20109 ; 346  |
                            20110 ; 347  |#if (defined(SED15XX_LCD))
                            20111 ; 348  |#define LCD_X_SIZE 128
                            20112 ; 349  |#define LCD_Y_SIZE 64
                            20113 ; 350  |#endif
                            20114 ; 351  |
                            20115 ; 352  |
                            20116 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            20117 ; 354  |//   Details on Customizing Contrast
                            20118 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            20119 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            20120 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            20121 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            20122 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            20123 ; 360  |//   unless the ezact sequence is remembered.
                            20124 ; 361  |//   To find out what range your player supports: 
                            20125 ; 362  |//   change these equs to full range or comment out (full range is default)
                            20126 ; 363  |//;;;;;;
                            20127 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            20128 ; 365  |// recommended calibration using player -- uncomment 
                            20129 ; 366  |//;;;;;;
                            20130 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            20131 ; 368  |////////////////////////////
                            20132 ; 369  |#if (defined(DEMO_HW))
                            20133 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi LCD (June6'05)
                            20134 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            20135 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            20136 ; 373  |#else 
                            20137 ; 374  |
                            20138 ; 375  |#if (defined(S6B33B0A_LCD))
                            20139 ; 376  |#define LCD_MAX_CONTRAST 210
                            20140 ; 377  |#define LCD_MIN_CONTRAST 160    
                            20141 ; 378  |#endif
                            20142 ; 379  |
                            20143 ; 380  |#if (defined(SED15XX_LCD))
                            20144 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            20145 ; 382  |// Engineering board regs support range [17-37].
                            20146 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            20147 ; 384  |//   One default contrast range [24-42] works for both.
                            20148 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            20149 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            20150 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            20151 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            20152 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            20153 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            20154 ; 391  |
                            20155 ; 392  |#if (defined(NEWSHINGYIH))
                            20156 ; 393  |#define LCD_MAX_CONTRAST 250
                            20157 ; 394  |#define LCD_MIN_CONTRAST 0
                            20158 ; 395  |#else 
                            20159 ; 396  |//-----
                            20160 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            20161 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for both LCDs.
                            20162 ; 399  |#define LCD_MAX_CONTRAST 250
                            20163 ; 400  |#define LCD_MIN_CONTRAST 0
                            20164 ; 401  |
                            20165 ; 402  |//=====
                            20166 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            20167 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this historic ver.
                            20168 ; 405  |//LCD_MAX_CONTRAST equ 42
                            20169 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            20170 ; 407  |
                            20171 ; 408  |#endif
                            20172 ; 409  |#endif
                            20173 ; 410  |
                            20174 ; 411  |#endif
                            20175 ; 412  |
                            20176 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            20177 ; 414  |// The default value of the lcd contrast in % of range
                            20178 ; 415  |//   the default value is used when no settings.dat is available
                            20179 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            20180 ; 417  |
                            20181 ; 418  |#if (defined(S6B33B0A_LCD))
                            20182 ; 419  |// 60% of range is default value
                            20183 ; 420  |#define DEFAULT_CONTRAST 50 
                            20184 ; 421  |#endif
                            20185 ; 422  |
                            20186 ; 423  |#if (defined(SED15XX_LCD))
                            20187 ; 424  |// % of range is default value (was 60%)
                            20188 ; 425  |#define DEFAULT_CONTRAST 50 
                            20189 ; 426  |#endif
                            20190 ; 427  |
                            20191 ; 428  |
                            20192 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            20193 ; 430  |// make lower when doing calibration
                            20194 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            20195 ; 432  |
                            20196 ; 433  |
                            20197 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            20198 ; 435  |// For FFWD and RWND
                            20199 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            20200 ; 437  |#define SECONDS_TO_SKIP 1
                            20201 ; 438  |#define SECONDS_TO_SKIP1 3
                            20202 ; 439  |#define SECONDS_TO_SKIP2 6
                            20203 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            20204 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            20205 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20206 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            20207 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20208 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            20209 ; 446  |
                            20210 ; 447  |// For audible FFW/RWD
                            20211 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            20212 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            20213 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            20214 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            20215 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20216 ; 453  |#define LEVEL1_BOUNDARY 17 
                            20217 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20218 ; 455  |#define LEVEL2_BOUNDARY 33 
                            20219 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20220 ; 457  |#define LEVEL3_BOUNDARY 50 
                            20221 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            20222 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            20223 ; 460  |// Short Song Time, songs too short to play.
                            20224 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            20225 ; 462  |
                            20226 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            20227 ; 464  |// MP3 Sync Values
                            20228 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            20229 ; 466  |// # bytes to look for sync before marking it bad
                            20230 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            20231 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            20232 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            20233 ; 470  |// once we have sync'd, the isr should be called this frequently
                            20234 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            20235 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            20236 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            20237 ; 474  |
                            20238 ; 475  |
                            20239 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            20240 ; 477  |//// Multi-Stage Volume Control Definitions
                            20241 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            20242 ; 479  |//// Use Multi-Stage Volume
                            20243 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            20244 ; 481  |
                            20245 ; 482  |//// Master Volume definitions
                            20246 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            20247 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  81

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20248 ; 485  |
                            20249 ; 486  |//// DAC-Mode definitions
                            20250 ; 487  |//// Adjusts 0dB point
                            20251 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            20252 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            20253 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines above.
                            20254 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            20255 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provides 1.5 dB gain on Stmp34x0; 
                            20256 ; 493  |//                                               Max gain possible: 8 step diff would provide +12dB gain.   
                            20257 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            20258 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            20259 ; 496  |
                            20260 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            20261 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            20262 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                            20263 ; 500  |
                            20264 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not the default
                            20265 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoint.
                            20266 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            20267 ; 504  |
                            20268 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the default
                            20269 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            20270 ; 507  |
                            20271 ; 508  |
                            20272 ; 509  |//// Line In definitions (used for Line-In 1)
                            20273 ; 510  |//// 0dB point of the Line In
                            20274 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            20275 ; 512  |//// Minimum volume of Line In
                            20276 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            20277 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            20278 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            20279 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            20280 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            20281 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS+1)
                            20282 ; 519  |
                            20283 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            20284 ; 521  |//// 0dB point of the Line In
                            20285 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            20286 ; 523  |//// Minimum volume of Line In
                            20287 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            20288 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            20289 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            20290 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            20291 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            20292 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            20293 ; 530  |
                            20294 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            20295 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid deadlock states & recovers. 
                            20296 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            20297 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            20298 ; 535  |
                            20299 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            20300 ; 537  |////
                            20301 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            20302 ; 539  |////
                            20303 ; 540  |///
                            20304 ; 541  |#include <types.h>
                            20305 ; 542  |extern volatile WORD g_wActivityState;
                            20306 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            20307 ; 544  |
                            20308 ; 545  |void _reentrant Init5VSense(void);
                            20309 ; 546  |void _reentrant ServiceDCDC(void);
                            20310 ; 547  |
                            20311 ; 548  |////////////////////////////////////////////////////////////////////////////
                            20312 ; 549  |//// JPEG Thumbnail Mode Setting
                            20313 ; 550  |//// number of column in thumbnail mode
                            20314 ; 551  |#define THUMBNAIL_X 2           
                            20315 ; 552  |//// number of row in  thumbnail mode
                            20316 ; 553  |#define THUMBNAIL_Y 2           
                            20317 ; 554  |//// thumbnail boundary offset x
                            20318 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            20319 ; 556  |//// thumbnail boundary offset y
                            20320 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            20321 ; 558  |
                            20322 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            20323 ; 560  |
                            20324 
                            20326 
                            20327 ; 101  |
                            20328 ; 102  |/*==================================================================================================
                            20329 ; 103  |                                             CONSTANTS
                            20330 ; 104  |==================================================================================================*/
                            20331 ; 105  |/* The bit mask for 2 bits Unicode Flag selection in "uint8 unicode".
                            20332 ; 106  |Variable Represented            Bits used in "uint8 unicode"
                            20333 ; 107  |Artistname                              1:0
                            20334 ; 108  |Albumname                               3:2
                            20335 ; 109  |Genrename                               5:4
                            20336 ; 110  |Songname                                7:6
                            20337 ; 111  |----------------------------------------------------------
                            20338 ; 112  |    Value (2 bits)                      Meanings
                            20339 ; 113  |    0                                   RAW and All ASCII
                            20340 ; 114  |    1                                   Uni-code
                            20341 ; 115  |    2                                   Mixed, non-unicode
                            20342 ; 116  |
                            20343 ; 117  |    3(Genre only)               Genre is ID3v1 spec=>number
                            20344 ; 118  |*/
                            20345 ; 119  |#define BITMASK_ARTIST  (0x03)
                            20346 ; 120  |#define BITMASK_ALBUM   (0x0C)
                            20347 ; 121  |#define BITMASK_GENRE   (0x30)
                            20348 ; 122  |#define BITMASK_SONG    (0xC0)
                            20349 ; 123  |
                            20350 ; 124  |#define BITCHK_ARTIST_ALLASCII  (0x0)
                            20351 ; 125  |#define BITCHK_ALBUM_ALLASCII   (0x0)
                            20352 ; 126  |#define BITCHK_GENRE_ALLASCII   (0x0)
                            20353 ; 127  |#define BITCHK_SONG_ALLASCII    (0x0)
                            20354 ; 128  |
                            20355 ; 129  |#define BITCHK_ARTIST_UNICODE   (0x01)
                            20356 ; 130  |#define BITCHK_ALBUM_UNICODE    (0x04)
                            20357 ; 131  |#define BITCHK_GENRE_UNICODE    (0x10)
                            20358 ; 132  |#define BITCHK_SONG_UNICODE             (0x40)
                            20359 ; 133  |
                            20360 ; 134  |#define BITCHK_ARTIST_MIXCODE   (0x02)
                            20361 ; 135  |#define BITCHK_ALBUM_MIXCODE    (0x08)
                            20362 ; 136  |#define BITCHK_GENRE_MIXCODE    (0x20)
                            20363 ; 137  |#define BITCHK_SONG_MIXCODE             (0x80)
                            20364 ; 138  |
                            20365 ; 139  |#define BITCHK_GENRE_ID3V1              (0x30)
                            20366 ; 140  |
                            20367 ; 141  |#define UNKNOWN_YEAR_CODE               (1)     /* set a very large number */
                            20368 ; 142  |
                            20369 ; 143  |#define INDEX_EOF       0xFFF
                            20370 ; 144  |#ifdef _FOLDER_BROWSE_
                            20371 ; 145  |#define INDEX_ROOT  0xffe
                            20372 ; 146  |#define UNKNOWN_RECORD  0xfff
                            20373 ; 147  |#endif  // _FOLDER_BROWSE_
                            20374 ; 148  |
                            20375 ; 149  |/* Constant for item_type */
                            20376 ; 150  |#define         ITEM_ARTIST                     0
                            20377 ; 151  |#define         ITEM_ALBUM                      1
                            20378 ; 152  |#define         ITEM_GENRE                      2
                            20379 ; 153  |#define         ITEM_TRACK                      3
                            20380 ; 154  |#define         ITEM_YEAR                       4
                            20381 ; 155  |#define         ITEM_SONG_INFO_ARTIST   5
                            20382 ; 156  |#define         ITEM_SONG_INFO_ALBUM    6
                            20383 ; 157  |#define         ITEM_SONG_INFO_GENRE    7
                            20384 ; 158  |#define         ITEM_SONG_INFO_YEAR             9
                            20385 ; 159  |#ifdef _NEWMUSIC_
                            20386 ; 160  |#define         ITEM_1DAY                       10
                            20387 ; 161  |#define         ITEM_1WEEK                      11
                            20388 ; 162  |#define         ITEM_1MONTH                     12
                            20389 ; 163  |#endif
                            20390 ; 164  |#ifdef _AUDIBLE_
                            20391 ; 165  |#define         ITEM_AUDIBLE            13
                            20392 ; 166  |#endif
                            20393 ; 167  |#define         ITEM_ON_THE_GO          14
                            20394 ; 168  |
                            20395 ; 169  |#define         ITEM_VOICE                      15
                            20396 ; 170  |#define         ITEM_FMREC                      16
                            20397 ; 171  |#define         ITEM_PHOTO                      17
                            20398 ; 172  |#ifdef _FOLDER_BROWSE_
                            20399 ; 173  |#define         ITEM_INTERNAL           18
                            20400 ; 174  |#define         ITEM_EXTERNAL       19
                            20401 ; 175  |#endif  // _FOLDER_BROWSE_
                            20402 ; 176  |#define     ITEM_UNKNOWN        0xff
                            20403 ; 177  |
                            20404 ; 178  |/*
                            20405 ; 179  |input parameter for void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            20406 ; 180  |option input.
                            20407 ; 181  |*/
                            20408 ; 182  |#define         ADD_OPTION_MUSIC        (0x00)
                            20409 ; 183  |#define         ADD_OPTION_VOICE        (0x01)
                            20410 ; 184  |#define         ADD_OPTION_AUDIBLE      (0x02)
                            20411 ; 185  |#ifdef _FOLDER_BROWSE_
                            20412 ; 186  |#define     ADD_OPTION_DIR      (0x03)
                            20413 ; 187  |#endif  // _FOLDER_BROWSE_
                            20414 ; 188  |
                            20415 ; 189  |/* Constant for key action */
                            20416 ; 190  |#define         ACTION_OK                               0               /* Press OK button */
                            20417 ; 191  |#define         ACTION_BACK                             1               /* Press BACK button */
                            20418 ; 192  |#define         ACTION_UP                               2               /* Press UP button */
                            20419 ; 193  |#define         ACTION_DOWN                             3               /* Press DOWN button */
                            20420 ; 194  |#define         ACTION_PLAYALL                  4               /* Play All function */
                            20421 ; 195  |#define         ACTION_MENU                             5               /* Back the browsing tree to root */
                            20422 ; 196  |
                            20423 ; 197  |#define     PLAYMODE_CURRENT_PLAYMODE_BITPOS    0
                            20424 ; 198  |#define     PLAYMODE_LAST_PLAYMODE_BITPOS       1
                            20425 ; 199  |#define     PLAYMODE_REPEAT_BITPOS              2
                            20426 ; 200  |#define     PLAYMODE_MEDIA_BITPOS               3
                            20427 ; 201  |
                            20428 ; 202  |#define         NO_SD                                   0
                            20429 ; 203  |#define         HAS_SD                                  1
                            20430 ; 204  |
                            20431 ; 205  |#define         PLAY_NORMAL                             0
                            20432 ; 206  |#define         PLAY_SHUFFLE                    1
                            20433 ; 207  |
                            20434 ; 208  |#define     PLAY_REPEAT_OFF         0
                            20435 ; 209  |#define     PLAY_REPEAT_ON          1
                            20436 ; 210  |
                            20437 ; 211  |#define     PLAY_SELECT_FLASH       0
                            20438 ; 212  |#define     PLAY_SELECT_SD          1
                            20439 ; 213  |
                            20440 ; 214  |#define         SHUFFLE_NEXT_SONG                       0
                            20441 ; 215  |#define         SHUFFLE_PREVIOUS_SONG       1
                            20442 ; 216  |
                            20443 ; 217  |#define         ON_THE_GO_EXIST                 0
                            20444 ; 218  |#define         ON_THE_GO_FULL                  1
                            20445 ; 219  |#define         ON_THE_GO_FREE                  2
                            20446 ; 220  |#define         ON_THE_GO_DEL_PLAYING   3
                            20447 ; 221  |#define         ON_THE_GO_DEL_SMALLER_ID    4
                            20448 ; 222  |
                            20449 ; 223  |#define         REC_VOICE_TYPE                  0
                            20450 ; 224  |#define         REC_FMREC_TYPE                  1
                            20451 ; 225  |#define         REC_PHOTO_TYPE                  2
                            20452 ; 226  |#define         VOICE_FILE_ADD                  0
                            20453 ; 227  |#define         VOICE_FILE_DEL                  1
                            20454 ; 228  |
                            20455 ; 229  |#define         MAX_BROWSE_WINDOW_SIZE  (8)
                            20456 ; 230  |#define         BROWSE_WINDOW_SIZE              (4)
                            20457 ; 231  |/* maximum number of song file, should not be larger than 2048 each for on-board
                            20458 ; 232  |flash or external SD card */
                            20459 ; 233  |#ifdef _SUPPORT_2000_SONGS_
                            20460 ; 234  |#define MAX_NUM_OF_SONG (2000)
                            20461 ; 235  |#else
                            20462 ; 236  |#define MAX_NUM_OF_SONG (1000)
                            20463 ; 237  |#endif // _SUPPORT_2000_SONGS_
                            20464 ; 238  |
                            20465 ; 239  |/* number of byte in one DSP word */
                            20466 ; 240  |#define NUM_OF_BYTE_IN_ONE_WORD (3)
                            20467 ; 241  |#define LEN_OF_NAME_IN_BYTE (120) /* must be an integer multiple of 3 */
                            20468 ; 242  |/* length of file pathname in byte, assuming directory and file in 8.3 format, there
                            20469 ; 243  |are 10 level directory structure */
                            20470 ; 244  |#define LEN_OF_FILEPATH_IN_BYTE (129) /* must be an integer multiple of 3 */
                            20471 ; 245  |#define LEN_OF_LONG_FILENAME_IN_BYTE (129) /* must be an integer multiple of 3 */
                            20472 ; 246  |
                            20473 ; 247  |/* number of list in new music, 1-day, 1-week, 1-month */
                            20474 ; 248  |#define NUM_OF_LIST_IN_NEW_MUSIC (3)
                            20475 ; 249  |/* number of songs in each new music list */
                            20476 ; 250  |#define NUM_OF_SONG_IN_NEW_MUSIC (40)
                            20477 ; 251  |#define NUM_OF_SONG_IN_NEW_MUSIC_DAY (20)
                            20478 ; 252  |#define NUM_OF_SONG_IN_NEW_MUSIC_WEEK (30)
                            20479 ; 253  |#define NUM_OF_SONG_IN_NEW_MUSIC_MONTH (40)
                            20480 ; 254  |/* number of songs in the on-the-fly list */
                            20481 ; 255  |#define NUM_OF_SONG_IN_ON_THE_FLY (30)
                            20482 ; 256  |/* number of files audible list */
                            20483 ; 257  |#define NUM_OF_AUDIBLE_FILE (250)
                            20484 ; 258  |
                            20485 ; 259  |#define MAX_NUM_OF_VOICE (1000)
                            20486 ; 260  |#define LEN_OF_VOICE_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 3 */
                            20487 ; 261  |#define LEN_OF_VOICE_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer multiple of 3 */
                            20488 ; 262  |
                            20489 ; 263  |#define MAX_NUM_OF_FMREC (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            20490 ; 264  |#define MAX_NUM_OF_PHOTO (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            20491 ; 265  |#ifdef _FOLDER_BROWSE_
                            20492 ; 266  |#define MAX_NUM_OF_DIR   (1000)
                            20493 ; 267  |#else
                            20494 ; 268  |#define MAX_NUM_OF_DIR   (1)
                            20495 ; 269  |#endif  // _FOLDER_BROWSE_
                            20496 ; 270  |#define LEN_OF_FMREC_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 3 */
                            20497 ; 271  |#define LEN_OF_FMREC_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer multiple of 3 */
                            20498 ; 272  |
                            20499 ; 273  |#ifndef _MAX_DIR_DEPTH
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  82

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20500 ; 274  |#define _MAX_DIR_DEPTH  8   // referred to "playlist3internal.h"
                            20501 ; 275  |#endif  // _MAX_DIR_DEPTH
                            20502 ; 276  |
                            20503 ; 277  |/*==================================================================================================*/
                            20504 ; 278  |
                            20505 ; 279  |
                            20506 ; 280  |/*==================================================================================================
                            20507 ; 281  |                                               MACROS
                            20508 ; 282  |==================================================================================================*/
                            20509 ; 283  |
                            20510 ; 284  |/*==================================================================================================
                            20511 ; 285  |                                               ENUMS
                            20512 ; 286  |==================================================================================================*/
                            20513 ; 287  |#define NUM_OF_MEDIA                            (2)
                            20514 ; 288  |#define MEDIA_TYPE_FLASH                        (0)
                            20515 ; 289  |#define MEDIA_TYPE_SD                           (1)
                            20516 ; 290  |/*==================================================================================================
                            20517 ; 291  |                                     STRUCTURES AND OTHER TYPEDEFS
                            20518 ; 292  |==================================================================================================*/
                            20519 ; 293  |
                            20520 ; 294  |typedef char    int8;
                            20521 ; 295  |typedef short   int16;
                            20522 ; 296  |typedef int     int24;
                            20523 ; 297  |typedef long    int32;
                            20524 ; 298  |
                            20525 ; 299  |typedef int     intx;
                            20526 ; 300  |
                            20527 ; 301  |typedef unsigned char   uint8;
                            20528 ; 302  |typedef unsigned short  uint16;
                            20529 ; 303  |typedef unsigned int    uint24;
                            20530 ; 304  |typedef unsigned long   uint32;
                            20531 
                            20535 
                            20536 ; 305  |
                            20537 ; 306  |/*
                            20538 ; 307  |Any missing information in the name fields will be filled with Unknown in Unicode format.
                            20539 ; 308  |artist_name[] = Unknown; unicode = 0x01;
                            20540 ; 309  |album_name[] = Unknown; unicode = 0x04;
                            20541 ; 310  |genre_name[] = Unknown; unicode = 0x08;
                            20542 ; 311  |song_name[] = Unknown; unicode = 0x0F;
                            20543 ; 312  |*/
                            20544 ; 313  |/*
                            20545 ; 314  |path_name[] _must_have_data_:
                            20546 ; 315  |path_name[] = (Max. 120 Characters);
                            20547 ; 316  |year range:
                            20548 ; 317  |year = 0x000000-0xFFFFFF;
                            20549 ; 318  |DOCUMENT CONTROL NUMBER : Version : 01.01
                            20550 ; 319  |Unknown track number:
                            20551 ; 320  |track_number = 0x7FFFFF;
                            20552 ; 321  |unicode refer to above #define BITMASK_*
                            20553 ; 322  |*/
                            20554 ; 323  |/*
                            20555 ; 324  |Interface of UI and Music Library
                            20556 ; 325  |1) If file was created in ID3V1 format genre, UI will convert it to Unicode string.
                            20557 ; 326  |
                            20558 ; 327  |2) Music Library expected to reserve 128x7 words RAM for UI mapping table.
                            20559 ; 328  |
                            20560 ; 329  |3) UI to Music Library variable passing length definition:
                            20561 ; 330  |        All ASCII Characters:
                            20562 ; 331  |                Max. Number of Bytes Stored = 120 Bytes
                            20563 ; 332  |                Max. Number of Characters Stored/Display = 40 Characters
                            20564 ; 333  |        Unicode Characters:
                            20565 ; 334  |                Max. Number of Bytes Stored = 120 Bytes
                            20566 ; 335  |                Max. Number of Characters Stored/Display = 40 Characters
                            20567 ; 336  |
                            20568 ; 337  |4) UI input data to Music Library in two formats.
                            20569 ; 338  |        Formats:        1) All ASCII (24 bits data)
                            20570 ; 339  |                                2) Unicode + Mix. Non -Unicode (16 bits data)
                            20571 ; 340  |
                            20572 ; 341  |5) UI calling function:
                            20573 ; 342  |COMP_OPT_REN void ML_AddEntryToLibrary(RAM_SONG_INFO_T *song_info, int16 option);
                            20574 ; 343  |        int16 option definition:
                            20575 ; 344  |                option  = 0 - song_info struct contains a mp3/wma format file.
                            20576 ; 345  |                                = 1 - song_info struct contains a voice format file.
                            20577 ; 346  |                                = 2 - song_info struct contains a audible format file.
                            20578 ; 347  |
                            20579 ; 348  |        i) Only mp3/wma file (option = 0, 2) files will be sorted,
                            20580 ; 349  |        ii) Voice and audible(option = 1) file will be store in a voice_list and audible_list separately.
                            20581 ; 350  |
                            20582 ; 351  |6) Modification Date:
                            20583 ; 352  |        uint24 g_file_time:
                            20584 ; 353  |                YYMMDD: 12 bits - Year, 6 bits - Month, 6 - bits Date
                            20585 ; 354  |*/
                            20586 ; 355  |
                            20587 ; 356  |/* struct to store the song information passed from UI, this struct will be placed in
                            20588 ; 357  |ghdr\musiclib_ghdr.h and included in UI files*/
                            20589 ; 358  |typedef struct _ram_song_info {
                            20590 ; 359  |        uint24 artist_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20591 ; 360  |        uint24 album_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20592 ; 361  |        uint24 genre_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20593 ; 362  |        uint24 song_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20594 ; 363  |        uint24 path_name[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20595 ; 364  |    uint32 g_songFastKey;
                            20596 ; 365  |        uint24 dir_name[LEN_OF_LONG_FILENAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20597 ; 366  |        uint24 year;
                            20598 ; 367  |        uint24 track_number;
                            20599 ; 368  |        uint8 unicode;
                            20600 ; 369  |} RAM_SONG_INFO_T;
                            20601 ; 370  |
                            20602 ; 371  |/* struct to store the group name: artist, album and genre, in the flash */
                            20603 ; 372  |typedef struct _flash_group_name {
                            20604 ; 373  |        uint24 name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20605 ; 374  |        uint8 unicode;
                            20606 ; 375  |} FLASH_GROUP_NAME_T;
                            20607 ; 376  |
                            20608 ; 377  |// struct to store directories information passed from UI
                            20609 ; 378  |#ifdef _FOLDER_BROWSE_
                            20610 ; 379  |typedef struct _ml_DirInfo {
                            20611 ; 380  |        uint24  u8Unicode : 8;
                            20612 ; 381  |        uint24  u12DirDepth : 12;
                            20613 ; 382  |        uint24  u4Added : 4;            
                            20614 ; 383  |        INT     iDirRecord;
                            20615 ; 384  |        DWORD   dwFastKey;
                            20616 ; 385  |        uint24  u24PathName[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20617 ; 386  |} ML_DIRINFO_T;
                            20618 ; 387  |#endif  // _FOLDER_BROWSE_
                            20619 ; 388  |
                            20620 ; 389  |/*==================================================================================================
                            20621 ; 390  |                                 GLOBAL VARIABLE DECLARATIONS
                            20622 ; 391  |==================================================================================================*/
                            20623 ; 392  |extern uint24   IsPlayOnTheGo;
                            20624 
                            20630 
                            20631 ; 393  |extern FLASH_GROUP_NAME_T   browse_item_name[];
                            20632 ; 394  |extern uint24   merge_id_list_flash[];
                            20633 ; 395  |extern uint24   merge_id_list_sd[];
                            20634 ; 396  |extern INT _X   g_iBrowseWindowSize;
                            20635 ; 397  |#ifdef _FOLDER_BROWSE_
                            20636 
                            20649 
                            20650 ; 398  |extern ML_DIRINFO_T g_tDirInfoBuffer[_MAX_DIR_DEPTH];
                            20651 ; 399  |extern uint24       g_u24DirName[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20652 ; 400  |extern uint24       g_u24BrowseNumOfDirInDir[];
                            20653 ; 401  |#endif  // _FOLDER_BROWSE_
                            20654 ; 402  |extern INT _X    *sec_temp_buf_X;
                            20655 ; 403  |extern uint24   playMode;   /* bit 0 = current play mode; bit 1 = last play mode ; bit 2 = repeat on/off(0=off/1=on) */
                            20656 ; 404  |
                            20657 ; 405  |/*==================================================================================================
                            20658 ; 406  |                                        FUNCTION PROTOTYPES
                            20659 ; 407  |==================================================================================================*/
                            20660 ; 408  |
                            20661 ; 409  |///////////////////////////////////////////////////////////////////////
                            20662 ; 410  |//! \brief
                            20663 ; 411  |//!
                            20664 ; 412  |//! \fntype Function
                            20665 ; 413  |//!
                            20666 ; 414  |//! Called by UI, to initialize the parameters before insert any item.
                            20667 ; 415  |//! Call only once before inserting items. Call once for each media.
                            20668 ; 416  |//!
                            20669 ; 417  |//! \param[in]  none
                            20670 ; 418  |//!
                            20671 ; 419  |//! \return
                            20672 ; 420  |//!
                            20673 ; 421  |///////////////////////////////////////////////////////////////////////
                            20674 ; 422  |void ML_InitLibraryParameter(void);
                            20675 ; 423  |
                            20676 ; 424  |///////////////////////////////////////////////////////////////////////
                            20677 ; 425  |//! \brief
                            20678 ; 426  |//!
                            20679 ; 427  |//! \fntype Function
                            20680 ; 428  |//!
                            20681 ; 429  |//! Called by UI, the AddEntryToLibrary is the music library building
                            20682 ; 430  |//! algorithms for the flash-type memory and SD memory by sorting the song information
                            20683 ; 431  |//! by, but not limited to, album, artist, genre, year and track. Called once for each song,
                            20684 ; 432  |//! the song information is recorded in music library.
                            20685 ; 433  |//!
                            20686 ; 434  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            20687 ; 435  |//! \param[in]  RAM_SONG_INFO_T *song_info - Structure to store the song information passed from UI, this structure is defined in ghdr\musiclib_ghdr.h and included in UI files)
                            20688 ; 436  |//! \param[in]  int16 option - option = 0 -- song_info struct contains a mp3, wma or wav format file.
                            20689 ; 437  |//!
                            20690 ; 438  |//! \return
                            20691 ; 439  |//!
                            20692 ; 440  |///////////////////////////////////////////////////////////////////////
                            20693 ; 441  |void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            20694 
                            20708 
                            20709 ; 442  |
                            20710 ; 443  |///////////////////////////////////////////////////////////////////////
                            20711 ; 444  |//! \brief
                            20712 ; 445  |//!
                            20713 ; 446  |//! \fntype Function
                            20714 ; 447  |//!
                            20715 ; 448  |//! \param[in]
                            20716 ; 449  |//!
                            20717 ; 450  |//! \return
                            20718 ; 451  |//!
                            20719 ; 452  |///////////////////////////////////////////////////////////////////////
                            20720 ; 453  |#ifdef _FOLDER_BROWSE_
                            20721 ; 454  |_reentrant void ML_AddDirEntryToLibrary(uint24 u24MediaType, ML_DIRINFO_T *ptDirInfo, int16 i16Option);
                            20722 ; 455  |#endif  // _FOLDER_BROWSE_
                            20723 ; 456  |
                            20724 ; 457  |///////////////////////////////////////////////////////////////////////
                            20725 ; 458  |//! \brief
                            20726 ; 459  |//!
                            20727 ; 460  |//! \fntype Function
                            20728 ; 461  |//!
                            20729 ; 462  |//! Called by UI, flush sorted and associate list to flash when no
                            20730 ; 463  |//! more song needed to be added for that media. This function finalizes the building of
                            20731 ; 464  |//! music library for that particular media.
                            20732 ; 465  |//!
                            20733 ; 466  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            20734 ; 467  |//!
                            20735 ; 468  |//! \return
                            20736 ; 469  |//!
                            20737 ; 470  |//! \note   Bulid the library first (call ML_AddEntryToLibrary) before calling this
                            20738 ; 471  |//!         function.
                            20739 ; 472  |///////////////////////////////////////////////////////////////////////
                            20740 ; 473  |_reentrant INT ML_FlushLibraryToFlash(INT Media_type, INT b, INT *c);
                            20741 ; 474  |
                            20742 ; 475  |///////////////////////////////////////////////////////////////////////
                            20743 ; 476  |//! \brief
                            20744 ; 477  |//!
                            20745 ; 478  |//! \fntype Function
                            20746 ; 479  |//!
                            20747 ; 480  |//! \param[in]
                            20748 ; 481  |//!
                            20749 ; 482  |//! \return
                            20750 ; 483  |//!
                            20751 ; 484  |///////////////////////////////////////////////////////////////////////
                            20752 ; 485  |#ifdef _NEWMUSIC_
                            20753 ; 486  |void ML_UpdateNewMusic(void);
                            20754 ; 487  |#endif
                            20755 ; 488  |
                            20756 ; 489  |///////////////////////////////////////////////////////////////////////
                            20757 ; 490  |//! \brief
                            20758 ; 491  |//!
                            20759 ; 492  |//! \fntype Function
                            20760 ; 493  |//!
                            20761 ; 494  |//! Called by UI, to initialize the file access mechanism for all music
                            20762 ; 495  |//! library operation if the music.lib file and the music.sec file exist (call
                            20763 ; 496  |//! ML_BuildSecTableFile() if these files do not exist).
                            20764 ; 497  |//!
                            20765 ; 498  |//! \param[in]  none
                            20766 ; 499  |//!
                            20767 ; 500  |//! \return
                            20768 ; 501  |//!
                            20769 ; 502  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            20770 ; 503  |//!         must be called before calling any other music library functions.
                            20771 ; 504  |///////////////////////////////////////////////////////////////////////
                            20772 ; 505  |_reentrant INT ML_Buildl2SecTable(INT a, INT b, INT *c);
                            20773 ; 506  |
                            20774 ; 507  |///////////////////////////////////////////////////////////////////////
                            20775 ; 508  |//! \brief
                            20776 ; 509  |//!
                            20777 ; 510  |//! \fntype Function
                            20778 ; 511  |//!
                            20779 ; 512  |//! Called by UI, to initialize the file access mechanism for all music
                            20780 ; 513  |//! library operation.
                            20781 ; 514  |//! Two system files (music.lib and music.sec) is created.
                            20782 ; 515  |//! Call this only if intended to generate / refresh these files, or if the music.lib file and the
                            20783 ; 516  |//! music.sec file do not exist.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  83

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20784 ; 517  |//!
                            20785 ; 518  |//! \param[in]  none
                            20786 ; 519  |//!
                            20787 ; 520  |//! \return
                            20788 ; 521  |//!
                            20789 ; 522  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            20790 ; 523  |//!         must be called before calling any other music library functions.
                            20791 ; 524  |///////////////////////////////////////////////////////////////////////
                            20792 ; 525  |_reentrant INT ML_BuildSecTableFile(INT a, INT b, INT *c);
                            20793 ; 526  |
                            20794 ; 527  |///////////////////////////////////////////////////////////////////////
                            20795 ; 528  |//! \brief
                            20796 ; 529  |//!
                            20797 ; 530  |//! \fntype Function
                            20798 ; 531  |//!
                            20799 ; 532  |//! Preload the list, prepare for renew.
                            20800 ; 533  |//! IsColdBoot=TRUE: loads the list content and the path name to the on_the_fly_list
                            20801 ; 534  |//! structure in RAM.
                            20802 ; 535  |//! IsColdBoot=FALSE: updates the path name only, to the on_the_fly_list structure
                            20803 ; 536  |//! in RAM.
                            20804 ; 537  |//!
                            20805 ; 538  |//! \param[in]  uint24 IsColdBoot - Possible values: TRUE or FALSE
                            20806 ; 539  |//!
                            20807 ; 540  |//! \return
                            20808 ; 541  |//!
                            20809 ; 542  |//! \note   Use IsColdBoot=TRUE only once when the machine boot-up, other
                            20810 ; 543  |//!         time when you need to renew the list, use IsColdBoot=FALSE instead.
                            20811 ; 544  |///////////////////////////////////////////////////////////////////////
                            20812 ; 545  |void ML_LoadOnTheGo(uint24 IsColdBoot);
                            20813 ; 546  |
                            20814 ; 547  |///////////////////////////////////////////////////////////////////////
                            20815 ; 548  |//! \brief
                            20816 ; 549  |//!
                            20817 ; 550  |//! \fntype Function
                            20818 ; 551  |//!
                            20819 ; 552  |//! Save the list to flash memory.
                            20820 ; 553  |//!
                            20821 ; 554  |//! \param[in]
                            20822 ; 555  |//!
                            20823 ; 556  |//! \return
                            20824 ; 557  |//!
                            20825 ; 558  |//! \note   It is recommended to save the list as soon as possible after it was
                            20826 ; 559  |//!         changed by the user.
                            20827 ; 560  |///////////////////////////////////////////////////////////////////////
                            20828 ; 561  |void ML_SaveOnTheGo(void);      /* call at shutdownmenu.c to save the list */
                            20829 ; 562  |
                            20830 ; 563  |///////////////////////////////////////////////////////////////////////
                            20831 ; 564  |//! \brief
                            20832 ; 565  |//!
                            20833 ; 566  |//! \fntype Function
                            20834 ; 567  |//! When the Music Lib is rebuilding, the path of each song is
                            20835 ; 568  |//! compared with the path stored in the on_the_fly_list structure, to decide if it was in the
                            20836 ; 569  |//! list before, if so the ID is replaced by the new songID, and the song is keep in the list.
                            20837 ; 570  |//! Otherwise the song is deleted.
                            20838 ; 571  |//!
                            20839 ; 572  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            20840 ; 573  |//! \param[in]  uint24 _X * temp_path - Input value, the path of song to be checked.
                            20841 ; 574  |//! \param[in]  uint24 newID - Input value, the new songID of the song.
                            20842 ; 575  |//!
                            20843 ; 576  |//! \return
                            20844 ; 577  |//!
                            20845 ; 578  |///////////////////////////////////////////////////////////////////////
                            20846 ; 579  |void ML_ChkOnTheGo(uint24 Media_type, uint24 _X * temp_path, uint24 newID);
                            20847 ; 580  |
                            20848 ; 581  |///////////////////////////////////////////////////////////////////////
                            20849 ; 582  |//! \brief
                            20850 ; 583  |//!
                            20851 ; 584  |//! \fntype Function
                            20852 ; 585  |//!
                            20853 ; 586  |//! Set a flag for all the songs of Media_type to be keep or delete
                            20854 ; 587  |//! in the ML_UpdateOnTheGo().
                            20855 ; 588  |//!
                            20856 ; 589  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            20857 ; 590  |//! \param[in]  uint24 value - Possible values: TRUE (song will be keep in the list); INDEX_EOF (song will be deleted)
                            20858 ; 591  |//!
                            20859 ; 592  |//! \return
                            20860 ; 593  |//!
                            20861 ; 594  |///////////////////////////////////////////////////////////////////////
                            20862 ; 595  |void ML_ChOnTheGo(uint24 Media_type, uint24 value);
                            20863 ; 596  |
                            20864 ; 597  |///////////////////////////////////////////////////////////////////////
                            20865 ; 598  |//! \brief
                            20866 ; 599  |//!
                            20867 ; 600  |//! \fntype Function
                            20868 ; 601  |//!
                            20869 ; 602  |//! Before the list can be browse, call this function to finalize the list.
                            20870 ; 603  |//!
                            20871 ; 604  |//! \param[in]  none
                            20872 ; 605  |//!
                            20873 ; 606  |//! \return
                            20874 ; 607  |//!
                            20875 ; 608  |///////////////////////////////////////////////////////////////////////
                            20876 ; 609  |void ML_UpdateOnTheGo(void);
                            20877 ; 610  |
                            20878 ; 611  |///////////////////////////////////////////////////////////////////////
                            20879 ; 612  |//! \brief
                            20880 ; 613  |//!
                            20881 ; 614  |//! \fntype Function
                            20882 ; 615  |//!
                            20883 ; 616  |//! Called by UI, to initialize the parameters before insert any item.
                            20884 ; 617  |//! Call only once before inserting items. Call once for each media.
                            20885 ; 618  |//!
                            20886 ; 619  |//! \param[in]  none
                            20887 ; 620  |//!
                            20888 ; 621  |//! \return
                            20889 ; 622  |//!
                            20890 ; 623  |///////////////////////////////////////////////////////////////////////
                            20891 ; 624  |void ML_InitVoiceParameter(void);
                            20892 ; 625  |
                            20893 ; 626  |///////////////////////////////////////////////////////////////////////
                            20894 ; 627  |//! \brief
                            20895 ; 628  |//!
                            20896 ; 629  |//! \fntype Function
                            20897 ; 630  |//!
                            20898 ; 631  |//! \param[in]
                            20899 ; 632  |//!
                            20900 ; 633  |//! \return
                            20901 ; 634  |//!
                            20902 ; 635  |///////////////////////////////////////////////////////////////////////
                            20903 ; 636  |void ML_LoadVoiceParameter(uint24 Rec_type);
                            20904 ; 637  |
                            20905 ; 638  |///////////////////////////////////////////////////////////////////////
                            20906 ; 639  |//! \brief
                            20907 ; 640  |//!
                            20908 ; 641  |//! \fntype Function
                            20909 ; 642  |//!
                            20910 ; 643  |//! Called by UI, the ML_AddEntryToVoice is the voice library
                            20911 ; 644  |//! building algorithms for the flash-type memory by sorting the voice files by file names.
                            20912 ; 645  |//! Called once for each voice file, the information is recorded in music library.
                            20913 ; 646  |//!
                            20914 ; 647  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            20915 ; 648  |//! \param[in]  RAM_SONG_INFO_T *song_info - struct to store the song information passed from UI, this struct will be placed in ghdr\musiclib_ghdr.h and included in UI files
                            20916 ; 649  |//! \param[in]  uint24 action - option = 0 // always set zero
                            20917 ; 650  |//!
                            20918 ; 651  |//! \return
                            20919 ; 652  |//!
                            20920 ; 653  |///////////////////////////////////////////////////////////////////////
                            20921 ; 654  |void ML_AddEntryToVoice(uint24 Rec_type, RAM_SONG_INFO_T *song_info, uint24 action);
                            20922 ; 655  |
                            20923 ; 656  |///////////////////////////////////////////////////////////////////////
                            20924 ; 657  |//! \brief
                            20925 ; 658  |//!
                            20926 ; 659  |//! \fntype Function
                            20927 ; 660  |//!
                            20928 ; 661  |//! Called by UI, flush sorted and associate list to flash when no
                            20929 ; 662  |//! more voice needed to be added for that media. This function finalizes the voice building
                            20930 ; 663  |//! of music library for that particular media.
                            20931 ; 664  |//!
                            20932 ; 665  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            20933 ; 666  |//!
                            20934 ; 667  |//! \return
                            20935 ; 668  |//!
                            20936 ; 669  |//! \note   Bulid the library first (call ML_AddEntryToVoice) before calling this
                            20937 ; 670  |//!         function.
                            20938 ; 671  |///////////////////////////////////////////////////////////////////////
                            20939 ; 672  |void ML_FlushVoiceToFlash(uint24 Rec_type);
                            20940 ; 673  |
                            20941 ; 674  |///////////////////////////////////////////////////////////////////////
                            20942 ; 675  |//! \brief
                            20943 ; 676  |//!
                            20944 ; 677  |//! \fntype Function
                            20945 ; 678  |//!
                            20946 ; 679  |//! Called by UI, the merge the music library tables album,
                            20947 ; 680  |//! artist, genre, song and year.
                            20948 ; 681  |//!
                            20949 ; 682  |//! \param[in]  none
                            20950 ; 683  |//!
                            20951 ; 684  |//! \return
                            20952 ; 685  |//!
                            20953 ; 686  |///////////////////////////////////////////////////////////////////////
                            20954 ; 687  |void ML_MergeLibraryTables(void);
                            20955 ; 688  |
                            20956 ; 689  |///////////////////////////////////////////////////////////////////////
                            20957 ; 690  |//! \brief
                            20958 ; 691  |//!
                            20959 ; 692  |//! \fntype Function
                            20960 ; 693  |//!
                            20961 ; 694  |//! Called by UI, the merge the music library tables album,
                            20962 ; 695  |//! artist, genre, song and year.
                            20963 ; 696  |//!
                            20964 ; 697  |//! \param[in]  none
                            20965 ; 698  |//!
                            20966 ; 699  |//! \return
                            20967 ; 700  |//!
                            20968 ; 701  |///////////////////////////////////////////////////////////////////////
                            20969 ; 702  |INT _reentrant PathFormationPartial(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            20970 ; 703  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            20971 
                            20973 
                            20974 ; 704  |_reentrant void TrimUnicodeString(UCS3* pString);
                            20975 ; 705  |_reentrant void TrimPackedString(UCS3* pString);
                            20976 ; 706  |
                            20977 ; 707  |///////////////////////////////////////////////////////////////////////
                            20978 ; 708  |//! \brief
                            20979 ; 709  |//!
                            20980 ; 710  |//! \fntype Function
                            20981 ; 711  |//!
                            20982 ; 712  |//! \param[in]
                            20983 ; 713  |//!
                            20984 ; 714  |//! \return
                            20985 ; 715  |//!
                            20986 ; 716  |///////////////////////////////////////////////////////////////////////
                            20987 ; 717  |_reentrant void ML_FlushSortedListToFlash(uint24 u24MediaType);
                            20988 ; 718  |
                            20989 ; 719  |/*================================================================================================*/
                            20990 ; 720  |
                            20991 ; 721  |// Siukoon 2005-02-28
                            20992 ; 722  |#define MUSICLIB_STDRIVE_NUMBER     (0)
                            20993 ; 723  |#ifdef _SUPPORT_2000_SONGS_
                            20994 ; 724  |#define MUSICLIB_FILESIZE_IN_BYTE   (4194304L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)*2
                            20995 ; 725  |#else
                            20996 ; 726  |#define MUSICLIB_FILESIZE_IN_BYTE   (2097152L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)*2
                            20997 ; 727  |#endif  // _SUPPORT_2000_SONGS_
                            20998 ; 728  |#define MUSICLIB_FLASHPART_FILESIZE_IN_BYTE   (MUSICLIB_FILESIZE_IN_BYTE/2)
                            20999 ; 729  |#define WORD_PER_SECTOR             (171)
                            21000 ; 730  |#define BYTE_PER_SECTOR             (512)
                            21001 ; 731  |#define MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            21002 ; 732  |#define MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            21003 ; 733  |
                            21004 ; 734  |#define LB_BYTE_PER_SECTOR          (2048)
                            21005 ; 735  |#define LB_MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            21006 ; 736  |#define LB_MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            21007 ; 737  |
                            21008 ; 738  |#define MUSICLIB_FAT_ERROR_NOT_ENOUGH_MEDIA_SPACE       1
                            21009 ; 739  |#define MUSICLIB_FAT_ERROR_CREATE_FILE                  2
                            21010 ; 740  |#define MUSICLIB_FAT_ERROR_DELETE_FILE                  3
                            21011 ; 741  |#define MUSICLIB_FAT_ERROR_OPEN_FILE                    4
                            21012 ; 742  |
                            21013 ; 743  |/////////////////////
                            21014 ; 744  |
                            21015 ; 745  |#define LONG_SIZE_IN_BYTE                               (6)
                            21016 ; 746  |
                            21017 ; 747  |#ifdef _SUPPORT_2000_SONGS_
                            21018 ; 748  |#define SEC_TABLE_SIZE_IN_LONG                  (16384) // DATABASE_SIZE
                            21019 ; 749  |#else
                            21020 ; 750  |#define SEC_TABLE_SIZE_IN_LONG                  (8192)  // DATABASE_SIZE
                            21021 ; 751  |#endif // _SUPPORT_2000_SONGS_
                            21022 ; 752  |#define SEC_TABLE_SIZE_IN_BYTE                  (SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                            21023 ; 753  |
                            21024 ; 754  |#define SEC_TABLE_FLASHPART_SIZE_IN_LONG        (SEC_TABLE_SIZE_IN_LONG/2)
                            21025 ; 755  |#define SEC_TABLE_FLASHPART_SIZE_IN_BYTE        (SEC_TABLE_SIZE_IN_BYTE/2)
                            21026 ; 756  |
                            21027 ; 757  |#define NUM_OF_LONG_PER_512SEC          (85)    // 512/6=>85
                            21028 ; 758  |#ifdef _SUPPORT_2000_SONGS_
                            21029 ; 759  |#define NUM_OF_LEVEL2_SEC                               (194)   /* 97x2 */
                            21030 ; 760  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (97)    /* 8192/85 */
                            21031 ; 761  |#else
                            21032 ; 762  |#define NUM_OF_LEVEL2_SEC                               (98)    /* 49x2 */
                            21033 ; 763  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (49)    /* 4096/85 */
                            21034 ; 764  |#endif // _SUPPORT_2000_SONGS_
                            21035 ; 765  |#define LEVEL2_TABLE_SIZE                               (NUM_OF_LEVEL2_SEC*2)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  84

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21036 ; 766  |#define SEC_TABLE_FLASH_START_SEC               (0x00)
                            21037 ; 767  |#define SEC_TABLE_SD_START_SEC                  (NUM_OF_LEVEL2_FLASHPART_SEC)
                            21038 ; 768  |
                            21039 ; 769  |#define SEC_TABLE_FILESIZE_IN_BYTE              (BYTE_PER_SECTOR*NUM_OF_LEVEL2_SEC)
                            21040 ; 770  |#ifdef _SUPPORT_2000_SONGS_
                            21041 ; 771  |#define BYTE_FILL_INTERDB_GAP                   (320)   // 512-((8192-(85*96))*6)
                            21042 ; 772  |#else
                            21043 ; 773  |#define BYTE_FILL_INTERDB_GAP                   (((NUM_OF_LEVEL2_FLASHPART_SEC*NUM_OF_LONG_PER_512SEC)-SEC_TABLE_FLASHPART_SIZE_IN_LONG)*LONG_SIZE_IN_BYTE+2)
                            21044 ; 774  |#endif  // _SUPPORT_2000_SONGS_
                            21045 ; 775  |
                            21046 ; 776  |#define LB_SEC_TABLE_SIZE_IN_LONG                       (LB_MUSICLIB_FILESIZE_IN_SECTOR)
                            21047 ; 777  |#define LB_SEC_TABLE_SIZE_IN_BYTE                       (LB_SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                            21048 ; 778  |
                            21049 ; 779  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_LONG     (LB_SEC_TABLE_SIZE_IN_LONG/2)
                            21050 ; 780  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_BYTE     (LB_SEC_TABLE_SIZE_IN_BYTE/2)
                            21051 ; 781  |
                            21052 ; 782  |#define NUM_OF_LONG_PER_2048SEC                     (341)   // 2048/6=>341
                            21053 ; 783  |#ifdef _SUPPORT_2000_SONGS_
                            21054 ; 784  |#define NUM_OF_LEVEL2_2048SEC                           (49)    // 16384/341=>49
                            21055 ; 785  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (25)    /* 8192/341=>25 */
                            21056 ; 786  |#else
                            21057 ; 787  |#define NUM_OF_LEVEL2_2048SEC                           (25)    // 8192/341=>25
                            21058 ; 788  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (13)    /* 4096/341=>13 */
                            21059 ; 789  |#endif // _SUPPORT_2000_SONGS_
                            21060 ; 790  |
                            21061 ; 791  |#ifdef _SUPPORT_2000_SONGS_
                            21062 ; 792  |#define BYTE_FILL_INTERDB_GAP_2048                      (2000)  // 2048-((8192-(341*24))*6)
                            21063 ; 793  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2532)  // 99328-96796
                            21064 ; 794  |#else
                            21065 ; 795  |#define BYTE_FILL_INTERDB_GAP_2048                      (((341-4)*6)+2) //2024
                            21066 ; 796  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2556)  // 50176-47620
                            21067 ; 797  |#endif // _SUPPORT_2000_SONGS_
                            21068 ; 798  |
                            21069 ; 799  |#ifdef __cplusplus
                            21070 ; 800  |}
                            21071 ; 801  |#endif
                            21072 ; 802  |
                            21073 ; 803  |#endif  /* MUSICLIB_GHDR_H */
                            21074 
                            21076 
                            21077 ; 6    |#endif  // USE_PLAYLIST3
                            21078 ; 7    |
                            21079 ; 8    |#ifndef QUICK_SWITCH_TIMEOUT_TIME
                            21080 ; 9    |// change from 500ms t0 400ms  to reduce inter-song delay by 0.1 sec (8-11-2005)
                            21081 ; 10   |#define QUICK_SWITCH_TIMEOUT_TIME 400   
                            21082 ; 11   |#endif
                            21083 ; 12   |
                            21084 ; 13   |//These are in the DecoderSR/DecoderCSR
                            21085 ; 14   |#define DECODER_VBRFlag         1<<1
                            21086 ; 15   |#define DECODER_PAUSED          1<<5
                            21087 ; 16   |#define DECODER_STOPPED         1<<6
                            21088 ; 17   |#define DECODER_SYNCED          1<<10
                            21089 ; 18   |#define DECODER_PLAYING         1<<12
                            21090 ; 19   |#define DECODER_END_OF_SONG     1<<13           // in DecoderCSR
                            21091 ; 20   |#define DECODER_SONG_INFO       1<<15
                            21092 ; 21   |#define DECODER_FILE_IS_OPEN    1<<16
                            21093 ; 22   |#define DECODER_A_SET           1<<18
                            21094 ; 23   |#define DECODER_B_SET           1<<19
                            21095 ; 24   |#define DECODER_BAD_FILE        1<<21
                            21096 ; 25   |#define DECODER_LOOKING_FOR_SYNC 1<<22
                            21097 ; 26   |
                            21098 ; 27   |#define SEEK_NONE 0
                            21099 ; 28   |#define SEEK_FFWD 1
                            21100 ; 29   |#define SEEK_RWND -1
                            21101 ; 30   |
                            21102 ; 31   |extern _X int g_iSeeking;
                            21103 ; 32   |extern _X INT g_iPlayerState;
                            21104 ; 33   |
                            21105 ; 34   |#ifdef USE_PLAYLIST3
                            21106 ; 35   |extern BOOL bSystemInit;
                            21107 ; 36   |extern uint24   g_is_SD_inserted;
                            21108 ; 37   |extern BOOL bResume;
                            21109 ; 38   |#endif  // USE_PLAYLIST3
                            21110 ; 39   |
                            21111 ; 40   |#ifdef USE_PLAYLIST3
                            21112 ; 41   |void _reentrant ML_browsing_app_init(void);
                            21113 ; 42   |#endif  // USE_PLAYLIST3
                            21114 ; 43   |
                            21115 ; 44   |#endif
                            21116 
                            21118 
                            21119 ; 23   |#include "recorderstatemachine.h"
                            21120 
                            21122 
                            21123 ; 1    |#ifndef _RECORDER_STATE_MACHINE_H
                            21124 ; 2    |#define _RECORDER_STATE_MACHINE_H
                            21125 ; 3    |
                            21126 ; 4    |// types of encoders
                            21127 ; 5    |#define ENCODER_TYPE_ADPCM_IMA  0
                            21128 ; 6    |#define ENCODER_TYPE_PCM        1
                            21129 ; 7    |#define ENCODER_TYPE_MP3        2
                            21130 ; 8    |
                            21131 ; 9    |//These are in the EncoderCSR
                            21132 ; 10   |#define ENCODER_NO_SPACE            1<<0
                            21133 ; 11   |#define ENCODER_RAN_OUT_OF_SPACE    1<<1
                            21134 ; 12   |#define ENCODER_RECORD_ERROR        1<<2
                            21135 ; 13   |#define ENCODER_TOLD_TO_STOP        1<<3
                            21136 ; 14   |#define ENCODER_ALREADY_RECORDING   1<<4
                            21137 ; 15   |#define ENCODER_PAUSED              1<<5
                            21138 ; 16   |#define ENCODER_STOPPED             1<<6
                            21139 ; 17   |#define ENCODER_WARN_LOW_SPACE      1<<7   // Only in EncoderIsrSr, menus may read it.
                            21140 ; 18   |#define ENCODER_WARNING_SENT        1<<8
                            21141 ; 19   |#define ENCODER_RECORDING           1<<12
                            21142 ; 20   |
                            21143 ; 21   |#define ENCODERCURRENTMICROPHONEVOLUME  HW_MIXMICINVR_GN_ZERO_SETMASK 
                            21144 ; 22   |
                            21145 ; 23   |#define MIC_LEFT_SOURCE                         HW_MIXRECSELR_SL_MIC_SETMASK
                            21146 ; 24   |#define MIC_RIGHT_SOURCE                                HW_MIXRECSELR_SR_MIC_SETMASK
                            21147 ; 25   |
                            21148 ; 26   |#define LINE1_LEFT_SOURCE                       HW_MIXRECSELR_SL_LINEIN1_SETMASK
                            21149 ; 27   |#define LINE1_RIGHT_SOURCE                              HW_MIXRECSELR_SR_LINEIN1_SETMASK
                            21150 ; 28   |
                            21151 ; 29   |//define FM as line-in 1 for 100 pin package, FM or line-in2 for 144 pin package
                            21152 ; 30   |#ifdef FMTUNER_ON_LINE2_IN
                            21153 ; 31   |        #define FM_LEFT_SOURCE                  HW_MIXRECSELR_SL_LINEIN2_SETMASK
                            21154 ; 32   |        #define FM_RIGHT_SOURCE                         HW_MIXRECSELR_SR_LINEIN2_SETMASK
                            21155 ; 33   |#else
                            21156 ; 34   |        #define FM_LEFT_SOURCE                  HW_MIXRECSELR_SL_LINEIN1_SETMASK
                            21157 ; 35   |        #define FM_RIGHT_SOURCE                         HW_MIXRECSELR_SR_LINEIN1_SETMASK
                            21158 ; 36   |#endif
                            21159 ; 37   |
                            21160 ; 38   |// This default gain from the ADC input amp is maxed at +22.5 dB
                            21161 ; 39   |// STMP35xx family: mic recording gets max gain at this pre-ADC gain stage
                            21162 ; 40   |#define MAX_ADC_GAIN_SETMASK            (HW_MIXADCGAINR_GL_22P5_SETMASK|HW_MIXADCGAINR_GR_22P5_SETMASK)
                            21163 ; 41   |#define CURRENTADCGAIN                          MAX_ADC_GAIN_SETMASK
                            21164 ; 42   |
                            21165 ; 43   |#define DIGITALGAINFORMP3RECORD         0x80 // 3420/3560 GAIN
                            21166 ; 44   |
                            21167 ; 45   |extern int g_iEncTotalSeconds;
                            21168 ; 46   |extern int g_iEncCurrentSeconds;
                            21169 ; 47   |
                            21170 ; 48   |extern volatile int g_bEncoderLowSpace; 
                            21171 ; 49   |
                            21172 ; 50   |_reentrant int InitRecorderStateMachine(int a, int b, int *c);
                            21173 ; 51   |_reentrant int HandleRecorderStateMachine(int a, int b, int *c);
                            21174 ; 52   |_reentrant int ExitRecorderStateMachine(int a, int b, int *c);
                            21175 ; 53   |
                            21176 ; 54   |#endif
                            21177 
                            21179 
                            21180 ; 24   |#include "syscoder.h"
                            21181 
                            21183 
                            21184 ; 1    |//;///////////////////////////////////////////////////////////////////////////////
                            21185 ; 2    |//; Copyright(C) SigmaTel, Inc. 2000-2001
                            21186 ; 3    |//;
                            21187 ; 4    |//; Filename: syscoder.xref
                            21188 ; 5    |//; Description: Global refs from syscoder.asm
                            21189 ; 6    |//;///////////////////////////////////////////////////////////////////////////////
                            21190 ; 7    |
                            21191 ; 8    |#ifndef SYSCODER_XREF_C
                            21192 ; 9    |#define SYSCODER_XREF_C
                            21193 ; 10   |
                            21194 ; 11   |typedef struct {
                            21195 ; 12   |    WORD wMinutes;
                            21196 ; 13   |    WORD wSeconds;
                            21197 ; 14   |}SONGTIME;
                            21198 ; 15   |
                            21199 ; 16   |// Functions  
                            21200 ; 17   |extern _fract       _Y g_frSongSecondsPerByte;
                            21201 ; 18   |extern unsigned int _Y g_wSongCurrentMinutes;
                            21202 ; 19   |extern unsigned int _Y g_wSongCurrentSeconds;
                            21203 ; 20   |extern unsigned int _Y g_wSongTotalMinutes;
                            21204 ; 21   |extern unsigned int _Y g_wSongTotalSeconds;
                            21205 ; 22   |extern unsigned int _Y g_wSongRemainMinutes; 
                            21206 ; 23   |extern unsigned int _Y g_wSongRemainSeconds;
                            21207 ; 24   |extern unsigned int _Y g_wCurrentSongNumber;
                            21208 ; 25   |extern unsigned int _Y g_wTotalSongCount;
                            21209 ; 26   |
                            21210 ; 27   |extern unsigned int _Y g_wAccumulatedSecs;    // Added for mp3 VBR support.
                            21211 ; 28   |extern unsigned int _Y g_wAccumulatedMSecs;
                            21212 
                            21217 
                            21218 ; 29   |
                            21219 ; 30   |extern _asmfunc SONGTIME DecGetCurrentTime(void);
                            21220 ; 31   |extern _asmfunc DWORD DecGetSongPos(void);
                            21221 ; 32   |extern _asmfunc RETCODE DecSetSongPos(DWORD);
                            21222 ; 33   |extern _asmfunc void DecSetSongPosZero(void);
                            21223 ; 34   |extern _asmfunc void DecSetSongPosEnd(void);
                            21224 ; 35   |extern _asmfunc void DecClearSongTime(void);
                            21225 ; 36   |extern _asmfunc void SysSetDecoderResource(INT);
                            21226 ; 37   |
                            21227 ; 38   |#endif // SYSCODER_XREF
                            21228 ; 39   |
                            21229 ; 40   |
                            21230 ; 41   |
                            21231 ; 42   |
                            21232 
                            21234 
                            21235 ; 25   |#include "sysmem.h"
                            21236 
                            21238 
                            21239 ; 1    |//;******************************************************************************
                            21240 ; 2    |//; Copyright(C) SigmaTel, Inc. 2000-2003
                            21241 ; 3    |//; File: sysmem.h
                            21242 ; 4    |//; ST System Memory Externs
                            21243 ; 5    |//;******************************************************************************
                            21244 ; 6    |
                            21245 ; 7    |#ifndef SYSMEM_XREF_C
                            21246 ; 8    |#define SYSMEM_XREF_C
                            21247 ; 9    |
                            21248 ; 10   |// Variables in X
                            21249 ; 11   |extern unsigned int _X g_wDecoderCSR;
                            21250 ; 12   |extern unsigned int _X g_wDecoderSR;
                            21251 ; 13   |extern unsigned int _X g_wDecoderCSR2;  // DECODE2EOF
                            21252 ; 14   |extern unsigned int _X g_wEncoderSR;
                            21253 ; 15   |extern unsigned int _X g_wEncoderCSR;
                            21254 ; 16   |extern unsigned int _X g_wRecStartTimeHigh;
                            21255 ; 17   |extern unsigned int _X g_wRecStartTimeLow;
                            21256 ; 18   |extern unsigned int _X g_wSysError;
                            21257 ; 19   |#ifdef TRACEBUF_EN
                            21258 ; 20   |extern unsigned int _X g_wTraceBuffer; //Disabled by default.   
                            21259 ; 21   |extern unsigned int _X g_wTracePointer;
                            21260 ; 22   |#endif
                            21261 ; 23   |extern unsigned int _X g_wUserScratchX[];
                            21262 ; 24   |extern unsigned int _X g_wNextVoiceNumValue;
                            21263 ; 25   |extern unsigned int _X g_wEncAdpcmSave_r7;
                            21264 ; 26   |extern unsigned int _X g_wEncAdpcmSave_m7;
                            21265 ; 27   |extern unsigned int _X g_wEncModuleState;
                            21266 ; 28   |extern unsigned int _X g_wEncoderIsrSR;
                            21267 ; 29   |extern unsigned int _X g_bAudibleNeedFileSize;          // 10/12/04 mmiu - Added for AA file navigation
                            21268 ; 30   |extern unsigned int _X g_bAudiblePlayThrough;           // 11/1/04 mmiu - Added for file position play-through indicator
                            21269 ; 31   |extern unsigned int _X g_wSongStartOffsetHigh;          // 11/1/04 mmiu - Added until confirmed we can use g_wSongByteTotalConsumedHigh/Low
                            21270 ; 32   |extern unsigned int _X g_wSongStartOffsetLow;
                            21271 ; 33   |
                            21272 ; 34   |// Variables in Y
                            21273 ; 35   |extern int          _Y g_VolumeBias;
                            21274 ; 36   |extern unsigned int _Y g_wCurrentRoutinePtr;
                            21275 ; 37   |extern unsigned int _Y g_wSystemFileHandle;
                            21276 ; 38   |extern unsigned int _Y g_wSongByteTotalHigh;
                            21277 ; 39   |extern unsigned int _Y g_wSongByteTotalLow; 
                            21278 ; 40   |extern unsigned int _Y g_wSongByteLengthHigh;
                            21279 ; 41   |extern unsigned int _Y g_wSongByteLengthLow;
                            21280 ; 42   |extern unsigned int _Y g_wInvSampleRate;
                            21281 ; 43   |extern unsigned int _Y g_wCurrentSongBad;
                            21282 ; 44   |extern unsigned int _Y g_iSongType;
                            21283 ; 45   |extern _packed BYTE _Y g_CurrentSongName[];
                            21284 ; 46   |extern unsigned int _Y g_wCurrentDirDevId;
                            21285 ; 47   |extern unsigned int _Y g_wSongInvBitRatePtr;
                            21286 ; 48   |extern unsigned int _Y g_wUserScratchXDescriptor;
                            21287 ; 49   |extern unsigned int _Y g_wUserScratchYDescriptor;
                            21288 ; 50   |extern _packed BYTE _Y g_EncFileNameString[];
                            21289 ; 51   |extern unsigned int _Y g_wEncFileHandle;
                            21290 ; 52   |extern unsigned int _Y g_wEncAdpcmOvlSave_sp;
                            21291 ; 53   |extern unsigned int _Y g_wRootDirectory;
                            21292 ; 54   |extern unsigned int _Y g_wUserScratchY[];
                            21293 ; 55   |extern unsigned int _Y g_wPrevInvBitRatePtr;
                            21294 ; 56   |
                            21295 ; 57   |#endif  // SYSMEM_XREF_C
                            21296 
                            21298 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  85

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21299 ; 26   |#include "metadata.h"
                            21300 
                            21302 
                            21303 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            21304 ; 2    |// Copyright(C) SigmaTel, Inc. 2002
                            21305 ; 3    |//
                            21306 ; 4    |// Filename: metadata.h
                            21307 ; 5    |// Description:
                            21308 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            21309 ; 7    |
                            21310 ; 8    |#ifndef _METADATA_H
                            21311 ; 9    |#define _METADATA_H
                            21312 ; 10   |
                            21313 ; 11   |///////////////////////////////////////////////////////////////////////////////
                            21314 ; 12   |// MetaData definitions
                            21315 ; 13   |///////////////////////////////////////////////////////////////////////////////
                            21316 ; 14   |
                            21317 ; 15   |//#define MMC_CMD59       0x40|59
                            21318 ; 16   |
                            21319 ; 17   |///////////////////////////////////////////////////////////////////////////////
                            21320 ; 18   |// Meta Data structure definitions
                            21321 ; 19   |///////////////////////////////////////////////////////////////////////////////
                            21322 ; 20   |
                            21323 ; 21   |///////////////////////////////////////////////////////////////////////////////
                            21324 ; 22   |// MetaData definitions
                            21325 ; 23   |
                            21326 ; 24   |#define META_DATA_FOUND                     (WORD)(0)
                            21327 ; 25   |#define META_DATA_NOT_FOUND                 (WORD)(0x100)
                            21328 ; 26   |#define META_DATA_FILE_NOT_SUPPORTED        (WORD)(0x101)
                            21329 ; 27   |#define META_DATA_FILEOPEN_ERROR            (WORD)(0x200)
                            21330 ; 28   |#define META_DATA_FILEREAD_ERROR            (WORD)(0x201)
                            21331 ; 29   |#define META_DATA_FILECLOSE_ERROR           (WORD)(0x202)
                            21332 ; 30   |#define META_DATA_FILESEEK_ERROR            (WORD)(0x203)
                            21333 ; 31   |#define META_DATA_FILEWRITE_ERROR           (WORD)(0x204)
                            21334 ; 32   |#define META_DATA_SUCCESS                               (WORD)(0x205)
                            21335 ; 33   |
                            21336 ; 34   |#define META_DATA_NOT_VBR_FORMAT            (WORD)(0x102)
                            21337 ; 35   |
                            21338 ; 36   |// VBR
                            21339 ; 37   |#define VBR_NOT_DETERMINED 0
                            21340 ; 38   |#define VBR_TRUE 1
                            21341 ; 39   |
                            21342 ; 40   |#ifndef TITLE_SIZE
                            21343 ; 41   |//#define TITLE_SIZE 30
                            21344 ; 42   |#ifndef USE_PLAYLIST3
                            21345 ; 43   |#define TITLE_SIZE 256          //was 30 but LFNs require up to 256!
                            21346 ; 44   |#else
                            21347 ; 45   |#define TITLE_SIZE 80           //was 256 but music library only store up to 129!
                            21348 ; 46   |#endif
                            21349 ; 47   |#endif
                            21350 ; 48   |
                            21351 ; 49   |#ifndef ARTIST_SIZE
                            21352 ; 50   |#ifndef USE_PLAYLIST3
                            21353 ; 51   |//#define ARTIST_SIZE 30
                            21354 ; 52   |#define ARTIST_SIZE 100         // increase artist size for use with ID3V2 tags (Stmp00003110)
                            21355 ; 53   |#else
                            21356 ; 54   |#define ARTIST_SIZE 48          // increase artist size for use with ID3V2 tags (Stmp00003110)
                            21357 ; 55   |#endif
                            21358 ; 56   |#endif
                            21359 ; 57   |
                            21360 ; 58   |#ifndef ALBUM_SIZE
                            21361 ; 59   |#ifndef USE_PLAYLIST3
                            21362 ; 60   |//#define ALBUM_SIZE 30
                            21363 ; 61   |#define ALBUM_SIZE 50           // increase album size (not as much) for use with ID3V2 tags (Stmp00003110)
                            21364 ; 62   |#else
                            21365 ; 63   |#define ALBUM_SIZE 48           // increase album size (not as much) for use with ID3V2 tags (Stmp00003110)
                            21366 ; 64   |#endif
                            21367 ; 65   |#endif
                            21368 ; 66   |
                            21369 ; 67   |#ifdef USE_PLAYLIST3
                            21370 ; 68   |#ifndef GENRE_SIZE
                            21371 ; 69   |#define GENRE_SIZE 20
                            21372 ; 70   |#endif
                            21373 ; 71   |
                            21374 ; 72   |#ifndef YEAR_SIZE
                            21375 ; 73   |#define YEAR_SIZE 8
                            21376 ; 74   |#endif
                            21377 ; 75   |
                            21378 ; 76   |#ifndef TRACKNUM_SIZE
                            21379 ; 77   |#define TRACKNUM_SIZE 5 // assume track number is smaller than 0xfff (12bit or 4095)
                            21380 ; 78   |#endif
                            21381 ; 79   |
                            21382 ; 80   |#define MAX_TRACK_NUMBER 0x000fff
                            21383 ; 81   |#define UNKNOWN_TRACK_NUMBER MAX_TRACK_NUMBER
                            21384 ; 82   |#endif
                            21385 ; 83   |
                            21386 ; 84   |#define XING_TOC_SIZE   100
                            21387 ; 85   |#if MTP_BUILD
                            21388 ; 86   |// This size is used to build table for FF/RW for vbr songs,
                            21389 ; 87   |// and as there is no such function in mtp mode, it is reduced to release y-memory.
                            21390 ; 88   |#define VBR_TOC_SIZE    2
                            21391 ; 89   |#else
                            21392 ; 90   |#define VBR_TOC_SIZE    200
                            21393 ; 91   |#endif
                            21394 ; 92   |
                            21395 ; 93   |extern UCS3 g_wSongTitle[TITLE_SIZE];
                            21396 ; 94   |extern UCS3 g_wSongArtist[ARTIST_SIZE];
                            21397 ; 95   |extern UCS3 g_wSongAlbum[ALBUM_SIZE];
                            21398 ; 96   |#ifdef USE_PLAYLIST3
                            21399 ; 97   |extern UCS3 g_wSongGenre[GENRE_SIZE];
                            21400 ; 98   |extern UCS3 g_wSongYear[YEAR_SIZE];
                            21401 ; 99   |extern WORD g_wSongTrackNum;
                            21402 ; 100  |#endif
                            21403 ; 101  |
                            21404 ; 102  |extern WORD g_wVBRTOCTable[VBR_TOC_SIZE];
                            21405 ; 103  |
                            21406 ; 104  |typedef struct {
                            21407 ; 105  |    WORD        iTitleBufferLength;
                            21408 ; 106  |        UCS3       *wTitle;        // Title of Song
                            21409 ; 107  |    WORD        iArtistBufferLength;
                            21410 ; 108  |    UCS3       *wArtist;
                            21411 ; 109  |    WORD        iAlbumBufferLength;
                            21412 ; 110  |    UCS3       *wAlbum;
                            21413 ; 111  |#ifdef USE_PLAYLIST3
                            21414 ; 112  |    WORD        iGenreBufferLength;
                            21415 ; 113  |    UCS3       *wGenre;
                            21416 ; 114  |    WORD        iYearBufferLength;
                            21417 ; 115  |    UCS3       *wYear;
                            21418 ; 116  |    WORD        wTrackNum;
                            21419 ; 117  |#endif
                            21420 ; 118  |    BYTE       btGenre;       // Genre of audio file -- if MP3, use the ID3v1 tag byte
                            21421 ; 119  |        WORD       wSampRate;     // Sample Rate of song (Hz)
                            21422 ; 120  |        WORD       wNumChannels;
                            21423 ; 121  |        WORD       wBitRate;      // Bitrate of song (for MP3 VBR, this will be first bitrate found)
                            21424 ; 122  |        LONG       iTime;                 // Length of song in seconds
                            21425 ; 123  |        DWORD      dwStartPos;    // Position where audio starts. (if required by the decoder)
                            21426 ; 124  |        DWORD      dwNumBytes;    // Total Bytes in audio part of song
                            21427 ; 125  |    DWORD      dwDataBytes;   // for wma; (total bytes - header bytes)
                            21428 ; 126  |        DWORD      dwNumFrames;   // See note below on frames
                            21429 ; 127  |        BOOL       bVBR;                  // 0 = CBR or does not apply , 1 = VBR (**see question below**)
                            21430 ; 128  |        INT                iFileType;     // 0 = unknown, 1 = MP3, 2 = WMA, 4 = AAC, 8 = IMA ADPCM, etc (use defines below)
                            21431 ; 129  |        INT                iResourceNum;  // Resource number of the decoder that needed for this file
                            21432 ; 130  |} FILE_META_DATA;
                            21433 ; 131  |
                            21434 ; 132  |// File Type Defines (use for iFileType) -- matches bit defines in sysequ.inc
                            21435 ; 133  |#define UNKNOWN_TYPE   0
                            21436 ; 134  |#define MP3_TYPE       1
                            21437 ; 135  |#define WMA_TYPE       2
                            21438 ; 136  |#define AAC_TYPE       4
                            21439 ; 137  |#define IMA_ADPCM_TYPE 8
                            21440 ; 138  |#define MS_ADPCM_TYPE  16
                            21441 ; 139  |#define PCM_WAV_TYPE   32
                            21442 ; 140  |#define ASF_TYPE       64
                            21443 ; 141  |#define AUDIBLE_ACELP_TYPE 128
                            21444 ; 142  |#define AUDIBLE_MP3_TYPE   256          // 9/28/04 mmiu
                            21445 ; 143  |
                            21446 ; 144  |#define SMV_ADPCM_TYPE 512
                            21447 ; 145  |
                            21448 ; 146  |
                            21449 ; 147  |//////SRS WOW DEFS/////////////////////////////////////////////////////////////
                            21450 ; 148  |// Sample rates
                            21451 ; 149  |#ifdef WOW
                            21452 ; 150  |#define SR_48KHZ        48000
                            21453 ; 151  |#define SR_44KHZ        44100
                            21454 ; 152  |#define SR_32KHZ        32000
                            21455 ; 153  |#define SR_24KHZ        24000
                            21456 ; 154  |#define SR_22KHZ        22050
                            21457 ; 155  |#define SR_16KHZ        16000
                            21458 ; 156  |#define SR_12KHZ        12000
                            21459 ; 157  |#define SR_11KHZ        11025
                            21460 ; 158  |#define SR_8KHZ          8000
                            21461 ; 159  |#endif
                            21462 ; 160  |
                            21463 ; 161  |
                            21464 ; 162  |///////////////////////////////////////////////////////////////////////////////
                            21465 ; 163  |// MetaData prototypes
                            21466 ; 164  |///////////////////////////////////////////////////////////////////////////////
                            21467 ; 165  |
                            21468 ; 166  |RETCODE _reentrant GetFileMetaData(INT PackedPathNameAddress, INT btCurrentDevice, FILE_META_DATA *MetaData);
                            21469 
                            21497 
                            21498 ; 167  |#ifdef USE_PLAYLIST3
                            21499 ; 168  |INT _reentrant GetRelativePath(int highlight_index, int browse_type, INT* PackedPathNameAddress);
                            21500 ; 169  |INT _reentrant RetrieveSongInfo(INT a, INT b, INT *p_path);
                            21501 ; 170  |#endif
                            21502 ; 171  |
                            21503 ; 172  |#endif // #ifndef _METADATA_H
                            21504 
                            21506 
                            21507 ; 27   |#include "project.h"
                            21508 
                            21510 
                            21511 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            21512 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                            21513 ; 3    |//  Filename: project.inc
                            21514 ; 4    |//  Description: 
                            21515 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            21516 ; 6    |
                            21517 ; 7    |#if (!defined(_PROJECT_INC))
                            21518 ; 8    |#define _PROJECT_INC 1
                            21519 ; 9    |
                            21520 ; 10   |#if defined(STMP_BUILD_PLAYER)
                            21521 ; 11   |#include "hwequ.h"
                            21522 ; 12   |#else 
                            21523 ; 13   |//include "regscodec.inc"
                            21524 ; 14   |#endif
                            21525 ; 15   |
                            21526 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            21527 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults ON) & 
                            21528 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm. STMP00012148
                            21529 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal). 
                            21530 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's specs can 
                            21531 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player mode.  
                            21532 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            21533 ; 23   |
                            21534 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            21535 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            21536 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            21537 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define below by defining
                            21538 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            21539 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            21540 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            21541 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot config above- 
                            21542 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down threshholds by maybe 50mV.
                            21543 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed.
                            21544 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            21545 ; 35   |
                            21546 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            21547 ; 37   |// MEDIA DEFINITIONS
                            21548 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            21549 ; 39   |
                            21550 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            21551 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            21552 ; 42   |#if defined(NAND1)
                            21553 ; 43   |#define SM_INTERNAL_CHIPS 1
                            21554 ; 44   |#else 
                            21555 ; 45   |#if defined(NAND2)
                            21556 ; 46   |#define SM_INTERNAL_CHIPS 2
                            21557 ; 47   |#else 
                            21558 ; 48   |#if defined(NAND3)
                            21559 ; 49   |#define SM_INTERNAL_CHIPS 3
                            21560 ; 50   |#else 
                            21561 ; 51   |#if defined(NAND4)
                            21562 ; 52   |#define SM_INTERNAL_CHIPS 4
                            21563 ; 53   |#else 
                            21564 ; 54   |#define SM_INTERNAL_CHIPS 1
                            21565 ; 55   |#endif
                            21566 ; 56   |#endif
                            21567 ; 57   |#endif
                            21568 ; 58   |#endif
                            21569 ; 59   |
                            21570 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            21571 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            21572 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it reads 0.  
                            21573 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            21574 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it reads 1.
                            21575 ; 65   |//*** comment out if active high ****
                            21576 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            21577 ; 67   |
                            21578 ; 68   |#if defined(SMEDIA)
                            21579 ; 69   |#define NUM_REMOVABLE_MEDIA 1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  86

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21580 ; 70   |#define NUM_SM_EXTERNAL 1
                            21581 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            21582 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            21583 ; 73   |#else 
                            21584 ; 74   |#if defined(MMC)
                            21585 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            21586 ; 76   |#define NUM_SM_EXTERNAL 0
                            21587 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            21588 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            21589 ; 79   |#else 
                            21590 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            21591 ; 81   |#define NUM_SM_EXTERNAL 0
                            21592 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            21593 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            21594 ; 84   |#endif
                            21595 ; 85   |#endif
                            21596 ; 86   |
                            21597 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            21598 ; 88   |// Mass Storage Class definitions
                            21599 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            21600 ; 90   |// Set to 0 if Composite Device build is desired.    
                            21601 ; 91   |#define MULTI_LUN_BUILD 1   
                            21602 ; 92   |
                            21603 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            21604 ; 94   |//  SCSI
                            21605 ; 95   |#if (MULTI_LUN_BUILD==0)
                            21606 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            21607 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            21608 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            21609 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            21610 ; 100  |  #else
                            21611 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            21612 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            21613 ; 103  |  #endif
                            21614 ; 104  |#else
                            21615 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            21616 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            21617 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            21618 ; 108  |  #else
                            21619 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            21620 ; 110  |  #endif
                            21621 ; 111  |#endif
                            21622 ; 112  |
                            21623 ; 113  |
                            21624 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            21625 ; 115  |
                            21626 ; 116  |
                            21627 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            21628 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            21629 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            21630 ; 120  |#ifdef MMC
                            21631 ; 121  |#ifdef MTP_BUILD
                            21632 ; 122  |// --------------------
                            21633 ; 123  |// MTP and MMC
                            21634 ; 124  |// --------------------
                            21635 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            21636 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            21637 ; 127  |#else  // ifndef MTP_BUILD
                            21638 ; 128  |#ifdef STMP_BUILD_PLAYER
                            21639 ; 129  |// --------------------
                            21640 ; 130  |// Player and MMC
                            21641 ; 131  |// --------------------
                            21642 ; 132  |#else
                            21643 ; 133  |// --------------------
                            21644 ; 134  |// USBMSC and MMC
                            21645 ; 135  |// --------------------
                            21646 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            21647 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            21648 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            21649 ; 139  |#endif // ifdef MTP_BUILD
                            21650 ; 140  |#else  // ifndef MMC
                            21651 ; 141  |#ifdef MTP_BUILD
                            21652 ; 142  |// --------------------
                            21653 ; 143  |// MTP and NAND only
                            21654 ; 144  |// --------------------
                            21655 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            21656 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            21657 ; 147  |#else  // ifndef MTP_BUILD
                            21658 ; 148  |#ifdef STMP_BUILD_PLAYER
                            21659 ; 149  |// --------------------
                            21660 ; 150  |// Player and NAND only
                            21661 ; 151  |// --------------------
                            21662 ; 152  |#else
                            21663 ; 153  |// --------------------
                            21664 ; 154  |// USBMSC and NAND only
                            21665 ; 155  |// --------------------
                            21666 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            21667 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            21668 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            21669 ; 159  |#endif // ifdef MTP_BUILD
                            21670 ; 160  |#endif // ifdef MMC 
                            21671 ; 161  |
                            21672 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            21673 ; 163  |#if (defined(MTP_BUILD))
                            21674 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            21675 ; 165  |
                            21676 ; 166  |////!
                            21677 ; 167  |////! This varible holds the watchdog count for the store flush.
                            21678 ; 168  |////!
                            21679 ; 169  |///
                            21680 ; 170  |#include <types.h>
                            21681 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            21682 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            21683 ; 173  |#endif
                            21684 ; 174  |
                            21685 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            21686 ; 176  |// These are needed here for Mass Storage Class
                            21687 ; 177  |// Needs to be cleaned up
                            21688 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            21689 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            21690 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            21691 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            21692 ; 182  |
                            21693 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            21694 ; 184  |
                            21695 ; 185  |#endif
                            21696 ; 186  |
                            21697 ; 187  |
                            21698 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            21699 ; 189  |// SmartMedia/NAND defs
                            21700 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            21701 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            21702 ; 192  |
                            21703 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            21704 ; 194  |// Sysloadresources defs
                            21705 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            21706 ; 196  |
                            21707 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            21708 ; 198  |// MMC defs
                            21709 ; 199  |#define MMC_MAX_PARTITIONS 1
                            21710 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            21711 ; 201  |
                            21712 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            21713 ; 203  |// SPI defs
                            21714 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            21715 ; 205  |
                            21716 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            21717 ; 207  |// Global media defs
                            21718 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            21719 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            21720 ; 210  |
                            21721 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            21722 ; 212  |// DO NOT CHANGE THESE!!!
                            21723 ; 213  |#define SM_MAX_PARTITIONS 4
                            21724 ; 214  |#define MAX_HANDLES 2
                            21725 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            21726 ; 216  |
                            21727 ; 217  |
                            21728 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            21729 ; 219  |// Battery LRADC Values 
                            21730 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            21731 ; 221  |// brownout trip point in mV (moved by RS)
                            21732 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            21733 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            21734 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            21735 ; 225  |//     audio recording to media.
                            21736 ; 226  |#define BATT_SAFETY_MARGIN 10
                            21737 ; 227  |
                            21738 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                            21739 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline voltage to do a refresh.
                            21740 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            21741 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            21742 ; 232  |
                            21743 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc presence.
                            21744 ; 234  |
                            21745 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            21746 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat check.
                            21747 ; 237  |#if (!defined(CLCD))
                            21748 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            21749 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            21750 ; 240  |#else 
                            21751 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            21752 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            21753 ; 243  |#endif
                            21754 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            21755 ; 245  |
                            21756 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            21757 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIon.
                            21758 ; 248  |// See mp3 encoder overlay.
                            21759 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            21760 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            21761 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            21762 ; 252  |
                            21763 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            21764 ; 254  |// Voice recording filenames
                            21765 ; 255  |// number of digits in filename Vxxx.wav
                            21766 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            21767 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            21768 ; 258  |
                            21769 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            21770 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            21771 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            21772 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            21773 ; 263  |#if defined(DEVICE_3500)
                            21774 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            21775 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            21776 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            21777 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, & demo player)
                            21778 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            21779 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            21780 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            21781 ; 271  |
                            21782 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn when bias not yet ready.
                            21783 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            21784 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevention if you use rec button from outside voice menu.
                            21785 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latency in the record-from-music-menu use-case.
                            21786 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            21787 ; 277  |
                            21788 ; 278  |#else 
                            21789 ; 279  |// STMP3410
                            21790 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            21791 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            21792 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            21793 ; 283  |#endif
                            21794 ; 284  |
                            21795 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            21796 ; 286  |// Number of available soft timers
                            21797 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            21798 ; 288  |#if defined(SYNC_LYRICS)
                            21799 ; 289  |#define SOFT_TIMERS 10
                            21800 ; 290  |#else 
                            21801 ; 291  |#if defined(JPEG_DECODER)
                            21802 ; 292  |#define SOFT_TIMERS 10
                            21803 ; 293  |#else 
                            21804 ; 294  |#define SOFT_TIMERS 9
                            21805 ; 295  |#endif
                            21806 ; 296  |#endif
                            21807 ; 297  |
                            21808 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            21809 ; 299  |//  sizes
                            21810 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            21811 ; 301  |#if defined(MMC)
                            21812 ; 302  |#if defined(USE_PLAYLIST5)
                            21813 ; 303  |#define MENU_STACK_SIZE 1500
                            21814 ; 304  |#else 
                            21815 ; 305  |#define MENU_STACK_SIZE 1250
                            21816 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            21817 ; 307  |#else 
                            21818 ; 308  |#if defined(USE_PLAYLIST5)
                            21819 ; 309  |#define MENU_STACK_SIZE 1500
                            21820 ; 310  |#else 
                            21821 ; 311  |#define MENU_STACK_SIZE 1250
                            21822 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            21823 ; 313  |#endif //if @def('MMC')
                            21824 ; 314  |
                            21825 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 750 else 550 for other builds? TOVERIFY. MYALLOC
                            21826 ; 316  |// 
                            21827 ; 317  |#define STACK_L1_SIZE 750
                            21828 ; 318  |#define STACK_L2_SIZE 100
                            21829 ; 319  |#define STACK_L3_SIZE 160
                            21830 ; 320  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  87

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21831 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            21832 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            21833 ; 323  |// is ok with switching code.
                            21834 ; 324  |#if defined(MTP_BUILD)
                            21835 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            21836 ; 326  |#endif
                            21837 ; 327  |
                            21838 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            21839 ; 329  |// maximum number of nested funclets 
                            21840 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            21841 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            21842 ; 332  |
                            21843 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            21844 ; 334  |//    LCD DEFINITIONS
                            21845 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            21846 ; 336  |
                            21847 ; 337  |#define SPACE_CHAR 0x000020          
                            21848 ; 338  |#define ZERO_CHAR 0x000030
                            21849 ; 339  |#define COLON_CHAR 0x00003A
                            21850 ; 340  |#define PERIOD_CHAR 0x00002E
                            21851 ; 341  |
                            21852 ; 342  |#if (defined(S6B33B0A_LCD))
                            21853 ; 343  |#define LCD_X_SIZE 128
                            21854 ; 344  |#define LCD_Y_SIZE 159
                            21855 ; 345  |#endif
                            21856 ; 346  |
                            21857 ; 347  |#if (defined(SED15XX_LCD))
                            21858 ; 348  |#define LCD_X_SIZE 128
                            21859 ; 349  |#define LCD_Y_SIZE 64
                            21860 ; 350  |#endif
                            21861 ; 351  |
                            21862 ; 352  |
                            21863 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            21864 ; 354  |//   Details on Customizing Contrast
                            21865 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            21866 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            21867 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            21868 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            21869 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            21870 ; 360  |//   unless the ezact sequence is remembered.
                            21871 ; 361  |//   To find out what range your player supports: 
                            21872 ; 362  |//   change these equs to full range or comment out (full range is default)
                            21873 ; 363  |//;;;;;;
                            21874 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            21875 ; 365  |// recommended calibration using player -- uncomment 
                            21876 ; 366  |//;;;;;;
                            21877 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            21878 ; 368  |////////////////////////////
                            21879 ; 369  |#if (defined(DEMO_HW))
                            21880 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi LCD (June6'05)
                            21881 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            21882 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            21883 ; 373  |#else 
                            21884 ; 374  |
                            21885 ; 375  |#if (defined(S6B33B0A_LCD))
                            21886 ; 376  |#define LCD_MAX_CONTRAST 210
                            21887 ; 377  |#define LCD_MIN_CONTRAST 160    
                            21888 ; 378  |#endif
                            21889 ; 379  |
                            21890 ; 380  |#if (defined(SED15XX_LCD))
                            21891 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            21892 ; 382  |// Engineering board regs support range [17-37].
                            21893 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            21894 ; 384  |//   One default contrast range [24-42] works for both.
                            21895 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            21896 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            21897 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            21898 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            21899 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            21900 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            21901 ; 391  |
                            21902 ; 392  |#if (defined(NEWSHINGYIH))
                            21903 ; 393  |#define LCD_MAX_CONTRAST 250
                            21904 ; 394  |#define LCD_MIN_CONTRAST 0
                            21905 ; 395  |#else 
                            21906 ; 396  |//-----
                            21907 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            21908 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for both LCDs.
                            21909 ; 399  |#define LCD_MAX_CONTRAST 250
                            21910 ; 400  |#define LCD_MIN_CONTRAST 0
                            21911 ; 401  |
                            21912 ; 402  |//=====
                            21913 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            21914 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this historic ver.
                            21915 ; 405  |//LCD_MAX_CONTRAST equ 42
                            21916 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            21917 ; 407  |
                            21918 ; 408  |#endif
                            21919 ; 409  |#endif
                            21920 ; 410  |
                            21921 ; 411  |#endif
                            21922 ; 412  |
                            21923 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            21924 ; 414  |// The default value of the lcd contrast in % of range
                            21925 ; 415  |//   the default value is used when no settings.dat is available
                            21926 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            21927 ; 417  |
                            21928 ; 418  |#if (defined(S6B33B0A_LCD))
                            21929 ; 419  |// 60% of range is default value
                            21930 ; 420  |#define DEFAULT_CONTRAST 50 
                            21931 ; 421  |#endif
                            21932 ; 422  |
                            21933 ; 423  |#if (defined(SED15XX_LCD))
                            21934 ; 424  |// % of range is default value (was 60%)
                            21935 ; 425  |#define DEFAULT_CONTRAST 50 
                            21936 ; 426  |#endif
                            21937 ; 427  |
                            21938 ; 428  |
                            21939 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            21940 ; 430  |// make lower when doing calibration
                            21941 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            21942 ; 432  |
                            21943 ; 433  |
                            21944 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            21945 ; 435  |// For FFWD and RWND
                            21946 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            21947 ; 437  |#define SECONDS_TO_SKIP 1
                            21948 ; 438  |#define SECONDS_TO_SKIP1 3
                            21949 ; 439  |#define SECONDS_TO_SKIP2 6
                            21950 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            21951 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            21952 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            21953 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            21954 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            21955 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            21956 ; 446  |
                            21957 ; 447  |// For audible FFW/RWD
                            21958 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            21959 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            21960 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            21961 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            21962 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            21963 ; 453  |#define LEVEL1_BOUNDARY 17 
                            21964 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            21965 ; 455  |#define LEVEL2_BOUNDARY 33 
                            21966 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            21967 ; 457  |#define LEVEL3_BOUNDARY 50 
                            21968 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            21969 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            21970 ; 460  |// Short Song Time, songs too short to play.
                            21971 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            21972 ; 462  |
                            21973 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            21974 ; 464  |// MP3 Sync Values
                            21975 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            21976 ; 466  |// # bytes to look for sync before marking it bad
                            21977 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            21978 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            21979 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            21980 ; 470  |// once we have sync'd, the isr should be called this frequently
                            21981 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            21982 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            21983 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            21984 ; 474  |
                            21985 ; 475  |
                            21986 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            21987 ; 477  |//// Multi-Stage Volume Control Definitions
                            21988 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            21989 ; 479  |//// Use Multi-Stage Volume
                            21990 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            21991 ; 481  |
                            21992 ; 482  |//// Master Volume definitions
                            21993 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            21994 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            21995 ; 485  |
                            21996 ; 486  |//// DAC-Mode definitions
                            21997 ; 487  |//// Adjusts 0dB point
                            21998 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            21999 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            22000 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines above.
                            22001 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            22002 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provides 1.5 dB gain on Stmp34x0; 
                            22003 ; 493  |//                                               Max gain possible: 8 step diff would provide +12dB gain.   
                            22004 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            22005 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            22006 ; 496  |
                            22007 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            22008 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            22009 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                            22010 ; 500  |
                            22011 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not the default
                            22012 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoint.
                            22013 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            22014 ; 504  |
                            22015 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the default
                            22016 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            22017 ; 507  |
                            22018 ; 508  |
                            22019 ; 509  |//// Line In definitions (used for Line-In 1)
                            22020 ; 510  |//// 0dB point of the Line In
                            22021 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            22022 ; 512  |//// Minimum volume of Line In
                            22023 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            22024 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            22025 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            22026 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            22027 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            22028 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS+1)
                            22029 ; 519  |
                            22030 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            22031 ; 521  |//// 0dB point of the Line In
                            22032 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            22033 ; 523  |//// Minimum volume of Line In
                            22034 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            22035 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            22036 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            22037 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            22038 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            22039 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            22040 ; 530  |
                            22041 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            22042 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid deadlock states & recovers. 
                            22043 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            22044 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            22045 ; 535  |
                            22046 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            22047 ; 537  |////
                            22048 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            22049 ; 539  |////
                            22050 ; 540  |///
                            22051 ; 541  |#include <types.h>
                            22052 ; 542  |extern volatile WORD g_wActivityState;
                            22053 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            22054 ; 544  |
                            22055 ; 545  |void _reentrant Init5VSense(void);
                            22056 ; 546  |void _reentrant ServiceDCDC(void);
                            22057 ; 547  |
                            22058 ; 548  |////////////////////////////////////////////////////////////////////////////
                            22059 ; 549  |//// JPEG Thumbnail Mode Setting
                            22060 ; 550  |//// number of column in thumbnail mode
                            22061 ; 551  |#define THUMBNAIL_X 2           
                            22062 ; 552  |//// number of row in  thumbnail mode
                            22063 ; 553  |#define THUMBNAIL_Y 2           
                            22064 ; 554  |//// thumbnail boundary offset x
                            22065 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            22066 ; 556  |//// thumbnail boundary offset y
                            22067 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            22068 ; 558  |
                            22069 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            22070 ; 560  |
                            22071 
                            22073 
                            22074 ; 28   |#ifdef  AUDIBLE
                            22075 ; 29   |        #include "audiblesongposition.h"
                            22076 ; 30   |#endif
                            22077 ; 31   |#ifdef CLCD
                            22078 ; 32   |#include "colorlcdsal.h"        //include FrameBufferID enum
                            22079 ; 33   |#endif
                            22080 ; 34   |
                            22081 ; 35   |#ifdef   USE_PLAYLIST1
                            22082 ; 36   |#include "playlist1.h"
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  88

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22083 ; 37   |#else
                            22084 ; 38   |#ifdef   USE_PLAYLIST2
                            22085 ; 39   |#include  "playlist2.h"
                            22086 ; 40   |#else
                            22087 ; 41   |#ifdef   USE_PLAYLIST3
                            22088 ; 42   |#include  "playlist3.h"
                            22089 
                            22091 
                            22092 ; 1    |#ifndef _PLAYLIST3_H
                            22093 ; 2    |#define _PLAYLIST3_H
                            22094 ; 3    |#include "playlist.h"
                            22095 
                            22097 
                            22098 ; 1    |#ifndef PLAYLIST_H
                            22099 ; 2    |#define PLAYLIST_H
                            22100 ; 3    |
                            22101 ; 4    |#include "types.h"
                            22102 
                            22104 
                            22105 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            22106 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            22107 ; 3    |//
                            22108 ; 4    |// Filename: types.h
                            22109 ; 5    |// Description: Standard data types
                            22110 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            22111 ; 7    |
                            22112 ; 8    |#ifndef _TYPES_H
                            22113 ; 9    |#define _TYPES_H
                            22114 ; 10   |
                            22115 ; 11   |// TODO:  move this outta here!
                            22116 ; 12   |#if !defined(NOERROR)
                            22117 ; 13   |#define NOERROR 0
                            22118 ; 14   |#define SUCCESS 0
                            22119 ; 15   |#endif 
                            22120 ; 16   |#if !defined(SUCCESS)
                            22121 ; 17   |#define SUCCESS  0
                            22122 ; 18   |#endif
                            22123 ; 19   |#if !defined(ERROR)
                            22124 ; 20   |#define ERROR   -1
                            22125 ; 21   |#endif
                            22126 ; 22   |#if !defined(FALSE)
                            22127 ; 23   |#define FALSE 0
                            22128 ; 24   |#endif
                            22129 ; 25   |#if !defined(TRUE)
                            22130 ; 26   |#define TRUE  1
                            22131 ; 27   |#endif
                            22132 ; 28   |
                            22133 ; 29   |#if !defined(NULL)
                            22134 ; 30   |#define NULL 0
                            22135 ; 31   |#endif
                            22136 ; 32   |
                            22137 ; 33   |#define MAX_INT     0x7FFFFF
                            22138 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            22139 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            22140 ; 36   |#define MAX_ULONG   (-1) 
                            22141 ; 37   |
                            22142 ; 38   |#define WORD_SIZE   24              // word size in bits
                            22143 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            22144 ; 40   |
                            22145 ; 41   |
                            22146 ; 42   |#define BYTE    unsigned char       // btVarName
                            22147 ; 43   |#define CHAR    signed char         // cVarName
                            22148 ; 44   |#define USHORT  unsigned short      // usVarName
                            22149 ; 45   |#define SHORT   unsigned short      // sVarName
                            22150 ; 46   |#define WORD    unsigned int        // wVarName
                            22151 ; 47   |#define INT     signed int          // iVarName
                            22152 ; 48   |#define DWORD   unsigned long       // dwVarName
                            22153 ; 49   |#define LONG    signed long         // lVarName
                            22154 ; 50   |#define BOOL    unsigned int        // bVarName
                            22155 ; 51   |#define FRACT   _fract              // frVarName
                            22156 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            22157 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            22158 ; 54   |#define FLOAT   float               // fVarName
                            22159 ; 55   |#define DBL     double              // dVarName
                            22160 ; 56   |#define ENUM    enum                // eVarName
                            22161 ; 57   |#define CMX     _complex            // cmxVarName
                            22162 ; 58   |typedef WORD UCS3;                   // 
                            22163 ; 59   |
                            22164 ; 60   |#define UINT16  unsigned short
                            22165 ; 61   |#define UINT8   unsigned char   
                            22166 ; 62   |#define UINT32  unsigned long
                            22167 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            22168 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            22169 ; 65   |#define WCHAR   UINT16
                            22170 ; 66   |
                            22171 ; 67   |//UINT128 is 16 bytes or 6 words
                            22172 ; 68   |typedef struct UINT128_3500 {   
                            22173 ; 69   |    int val[6];     
                            22174 ; 70   |} UINT128_3500;
                            22175 ; 71   |
                            22176 ; 72   |#define UINT128   UINT128_3500
                            22177 ; 73   |
                            22178 ; 74   |// Little endian word packed byte strings:   
                            22179 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            22180 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            22181 ; 77   |// Little endian word packed byte strings:   
                            22182 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            22183 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            22184 ; 80   |
                            22185 ; 81   |// Declare Memory Spaces To Use When Coding
                            22186 ; 82   |// A. Sector Buffers
                            22187 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            22188 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            22189 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            22190 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            22191 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            22192 ; 88   |// B. Media DDI Memory
                            22193 ; 89   |#define MEDIA_DDI_MEM _Y
                            22194 ; 90   |
                            22195 ; 91   |
                            22196 ; 92   |
                            22197 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            22198 ; 94   |// Examples of circular pointers:
                            22199 ; 95   |//    INT CIRC cpiVarName
                            22200 ; 96   |//    DWORD CIRC cpdwVarName
                            22201 ; 97   |
                            22202 ; 98   |#define RETCODE INT                 // rcVarName
                            22203 ; 99   |
                            22204 ; 100  |// generic bitfield structure
                            22205 ; 101  |struct Bitfield {
                            22206 ; 102  |    unsigned int B0  :1;
                            22207 ; 103  |    unsigned int B1  :1;
                            22208 ; 104  |    unsigned int B2  :1;
                            22209 ; 105  |    unsigned int B3  :1;
                            22210 ; 106  |    unsigned int B4  :1;
                            22211 ; 107  |    unsigned int B5  :1;
                            22212 ; 108  |    unsigned int B6  :1;
                            22213 ; 109  |    unsigned int B7  :1;
                            22214 ; 110  |    unsigned int B8  :1;
                            22215 ; 111  |    unsigned int B9  :1;
                            22216 ; 112  |    unsigned int B10 :1;
                            22217 ; 113  |    unsigned int B11 :1;
                            22218 ; 114  |    unsigned int B12 :1;
                            22219 ; 115  |    unsigned int B13 :1;
                            22220 ; 116  |    unsigned int B14 :1;
                            22221 ; 117  |    unsigned int B15 :1;
                            22222 ; 118  |    unsigned int B16 :1;
                            22223 ; 119  |    unsigned int B17 :1;
                            22224 ; 120  |    unsigned int B18 :1;
                            22225 ; 121  |    unsigned int B19 :1;
                            22226 ; 122  |    unsigned int B20 :1;
                            22227 ; 123  |    unsigned int B21 :1;
                            22228 ; 124  |    unsigned int B22 :1;
                            22229 ; 125  |    unsigned int B23 :1;
                            22230 ; 126  |};
                            22231 ; 127  |
                            22232 ; 128  |union BitInt {
                            22233 ; 129  |        struct Bitfield B;
                            22234 ; 130  |        int        I;
                            22235 ; 131  |};
                            22236 ; 132  |
                            22237 ; 133  |#define MAX_MSG_LENGTH 10
                            22238 ; 134  |struct CMessage
                            22239 ; 135  |{
                            22240 ; 136  |        unsigned int m_uLength;
                            22241 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            22242 ; 138  |};
                            22243 ; 139  |
                            22244 ; 140  |typedef struct {
                            22245 ; 141  |    WORD m_wLength;
                            22246 ; 142  |    WORD m_wMessage;
                            22247 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            22248 ; 144  |} Message;
                            22249 ; 145  |
                            22250 ; 146  |struct MessageQueueDescriptor
                            22251 ; 147  |{
                            22252 ; 148  |        int *m_pBase;
                            22253 ; 149  |        int m_iModulo;
                            22254 ; 150  |        int m_iSize;
                            22255 ; 151  |        int *m_pHead;
                            22256 ; 152  |        int *m_pTail;
                            22257 ; 153  |};
                            22258 ; 154  |
                            22259 ; 155  |struct ModuleEntry
                            22260 ; 156  |{
                            22261 ; 157  |    int m_iSignaledEventMask;
                            22262 ; 158  |    int m_iWaitEventMask;
                            22263 ; 159  |    int m_iResourceOfCode;
                            22264 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            22265 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            22266 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            22267 ; 163  |    int m_uTimeOutHigh;
                            22268 ; 164  |    int m_uTimeOutLow;
                            22269 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            22270 ; 166  |};
                            22271 ; 167  |
                            22272 ; 168  |union WaitMask{
                            22273 ; 169  |    struct B{
                            22274 ; 170  |        unsigned int m_bNone     :1;
                            22275 ; 171  |        unsigned int m_bMessage  :1;
                            22276 ; 172  |        unsigned int m_bTimer    :1;
                            22277 ; 173  |        unsigned int m_bButton   :1;
                            22278 ; 174  |    } B;
                            22279 ; 175  |    int I;
                            22280 ; 176  |} ;
                            22281 ; 177  |
                            22282 ; 178  |
                            22283 ; 179  |struct Button {
                            22284 ; 180  |        WORD wButtonEvent;
                            22285 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            22286 ; 182  |};
                            22287 ; 183  |
                            22288 ; 184  |struct Message {
                            22289 ; 185  |        WORD wMsgLength;
                            22290 ; 186  |        WORD wMsgCommand;
                            22291 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            22292 ; 188  |};
                            22293 ; 189  |
                            22294 ; 190  |union EventTypes {
                            22295 ; 191  |        struct CMessage msg;
                            22296 ; 192  |        struct Button Button ;
                            22297 ; 193  |        struct Message Message;
                            22298 ; 194  |};
                            22299 ; 195  |
                            22300 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            22301 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            22302 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            22303 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            22304 ; 200  |
                            22305 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            22306 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            22307 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            22308 ; 204  |
                            22309 ; 205  |#if DEBUG
                            22310 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            22311 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            22312 ; 208  |#else 
                            22313 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            22314 ; 210  |#define DebugBuildAssert(x)    
                            22315 ; 211  |#endif
                            22316 ; 212  |
                            22317 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            22318 ; 214  |//  #pragma asm
                            22319 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            22320 ; 216  |//  #pragma endasm
                            22321 ; 217  |
                            22322 ; 218  |
                            22323 ; 219  |#ifdef COLOR_262K
                            22324 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            22325 ; 221  |#elif defined(COLOR_65K)
                            22326 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            22327 ; 223  |#else
                            22328 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            22329 ; 225  |#endif
                            22330 ; 226  |    
                            22331 ; 227  |#endif // #ifndef _TYPES_H
                            22332 
                            22334 
                            22335 ; 5    |
                            22336 ; 6    |typedef struct {
                            22337 ; 7    |    WORD    m_wTrack;                       
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  89

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22338 ; 8    |    WORD    m_wDeviceID;
                            22339 ; 9    |    WORD    m_wBufferLength;            //this is in BYTES, not WORDS!
                            22340 ; 10   |    _packed BYTE *m_pFilename;
                            22341 ; 11   |} SONGFILEINFO;
                            22342 ; 12   |
                            22343 ; 13   |#define PLAYLIST_SUCCESS                                0
                            22344 ; 14   |#define PLAYLIST_FILE_ERROR                             1
                            22345 ; 15   |#define PLAYLIST_END_OF_LIST                    2
                            22346 ; 16   |#define PLAYLIST_TRACK_NOT_FOUND                3
                            22347 ; 17   |#define PLAYLIST_DIR_NOT_EMPTY          4 
                            22348 ; 18   |#define PLAYLIST_REBUILD                5
                            22349 ; 19   |#define PLAYLIST_LAST_RETCODE                   5               //The value should always be the same as the last RETCODE
                            22350 ; 20   |
                            22351 ; 21   |
                            22352 ; 22   |#ifdef  USE_PLAYLIST1
                            22353 ; 23   |RETCODE ChangeDIRtoFileEntryDir(struct FileEntry *pCurrentEntry, _packed BYTE * buffer);
                            22354 ; 24   |#endif
                            22355 ; 25   |RETCODE _reentrant Playlist_LFNGetFileName(int,int,UCS3*);                      //UCS3 is actually typdef WORD
                            22356 ; 26   |RETCODE _reentrant Playlist_MarkCurrentSongPlayed(int,int,int*);
                            22357 ; 27   |RETCODE _reentrant Playlist_GetCurrentSongFileInfo(int, int, int*);
                            22358 ; 28   |RETCODE _reentrant Playlist_GetNextSongFileInfo(int, int , int*);
                            22359 ; 29   |RETCODE _reentrant Playlist_GetPreviousSongFileInfo(int,int,int*);
                            22360 ; 30   |#ifdef USE_PLAYLIST1
                            22361 ; 31   |_reentrant INT Playlist_LocateEntryFromName(INT,INT,INT*);
                            22362 ; 32   |#endif
                            22363 ; 33   |
                            22364 ; 34   |#endif 
                            22365 
                            22367 
                            22368 ; 4    |#include "playlist3internal.h"
                            22369 
                            22371 
                            22372 ; 1    |#ifndef __PLAYLIST3INTERNAL_H
                            22373 ; 2    |#define __PLAYLIST3INTERNAL_H
                            22374 ; 3    |
                            22375 ; 4    |#include "project.h"
                            22376 
                            22378 
                            22379 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            22380 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                            22381 ; 3    |//  Filename: project.inc
                            22382 ; 4    |//  Description: 
                            22383 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            22384 ; 6    |
                            22385 ; 7    |#if (!defined(_PROJECT_INC))
                            22386 ; 8    |#define _PROJECT_INC 1
                            22387 ; 9    |
                            22388 ; 10   |#if defined(STMP_BUILD_PLAYER)
                            22389 ; 11   |#include "hwequ.h"
                            22390 ; 12   |#else 
                            22391 ; 13   |//include "regscodec.inc"
                            22392 ; 14   |#endif
                            22393 ; 15   |
                            22394 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            22395 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults ON) & 
                            22396 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm. STMP00012148
                            22397 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal). 
                            22398 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's specs can 
                            22399 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player mode.  
                            22400 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            22401 ; 23   |
                            22402 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            22403 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            22404 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            22405 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define below by defining
                            22406 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            22407 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            22408 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            22409 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot config above- 
                            22410 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down threshholds by maybe 50mV.
                            22411 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed.
                            22412 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            22413 ; 35   |
                            22414 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            22415 ; 37   |// MEDIA DEFINITIONS
                            22416 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            22417 ; 39   |
                            22418 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            22419 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            22420 ; 42   |#if defined(NAND1)
                            22421 ; 43   |#define SM_INTERNAL_CHIPS 1
                            22422 ; 44   |#else 
                            22423 ; 45   |#if defined(NAND2)
                            22424 ; 46   |#define SM_INTERNAL_CHIPS 2
                            22425 ; 47   |#else 
                            22426 ; 48   |#if defined(NAND3)
                            22427 ; 49   |#define SM_INTERNAL_CHIPS 3
                            22428 ; 50   |#else 
                            22429 ; 51   |#if defined(NAND4)
                            22430 ; 52   |#define SM_INTERNAL_CHIPS 4
                            22431 ; 53   |#else 
                            22432 ; 54   |#define SM_INTERNAL_CHIPS 1
                            22433 ; 55   |#endif
                            22434 ; 56   |#endif
                            22435 ; 57   |#endif
                            22436 ; 58   |#endif
                            22437 ; 59   |
                            22438 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            22439 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            22440 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it reads 0.  
                            22441 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            22442 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it reads 1.
                            22443 ; 65   |//*** comment out if active high ****
                            22444 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            22445 ; 67   |
                            22446 ; 68   |#if defined(SMEDIA)
                            22447 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            22448 ; 70   |#define NUM_SM_EXTERNAL 1
                            22449 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            22450 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            22451 ; 73   |#else 
                            22452 ; 74   |#if defined(MMC)
                            22453 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            22454 ; 76   |#define NUM_SM_EXTERNAL 0
                            22455 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            22456 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            22457 ; 79   |#else 
                            22458 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            22459 ; 81   |#define NUM_SM_EXTERNAL 0
                            22460 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            22461 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            22462 ; 84   |#endif
                            22463 ; 85   |#endif
                            22464 ; 86   |
                            22465 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            22466 ; 88   |// Mass Storage Class definitions
                            22467 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            22468 ; 90   |// Set to 0 if Composite Device build is desired.    
                            22469 ; 91   |#define MULTI_LUN_BUILD 1   
                            22470 ; 92   |
                            22471 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            22472 ; 94   |//  SCSI
                            22473 ; 95   |#if (MULTI_LUN_BUILD==0)
                            22474 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            22475 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            22476 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            22477 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            22478 ; 100  |  #else
                            22479 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            22480 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            22481 ; 103  |  #endif
                            22482 ; 104  |#else
                            22483 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            22484 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            22485 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            22486 ; 108  |  #else
                            22487 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            22488 ; 110  |  #endif
                            22489 ; 111  |#endif
                            22490 ; 112  |
                            22491 ; 113  |
                            22492 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            22493 ; 115  |
                            22494 ; 116  |
                            22495 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            22496 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            22497 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            22498 ; 120  |#ifdef MMC
                            22499 ; 121  |#ifdef MTP_BUILD
                            22500 ; 122  |// --------------------
                            22501 ; 123  |// MTP and MMC
                            22502 ; 124  |// --------------------
                            22503 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            22504 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            22505 ; 127  |#else  // ifndef MTP_BUILD
                            22506 ; 128  |#ifdef STMP_BUILD_PLAYER
                            22507 ; 129  |// --------------------
                            22508 ; 130  |// Player and MMC
                            22509 ; 131  |// --------------------
                            22510 ; 132  |#else
                            22511 ; 133  |// --------------------
                            22512 ; 134  |// USBMSC and MMC
                            22513 ; 135  |// --------------------
                            22514 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            22515 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            22516 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            22517 ; 139  |#endif // ifdef MTP_BUILD
                            22518 ; 140  |#else  // ifndef MMC
                            22519 ; 141  |#ifdef MTP_BUILD
                            22520 ; 142  |// --------------------
                            22521 ; 143  |// MTP and NAND only
                            22522 ; 144  |// --------------------
                            22523 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            22524 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            22525 ; 147  |#else  // ifndef MTP_BUILD
                            22526 ; 148  |#ifdef STMP_BUILD_PLAYER
                            22527 ; 149  |// --------------------
                            22528 ; 150  |// Player and NAND only
                            22529 ; 151  |// --------------------
                            22530 ; 152  |#else
                            22531 ; 153  |// --------------------
                            22532 ; 154  |// USBMSC and NAND only
                            22533 ; 155  |// --------------------
                            22534 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            22535 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            22536 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            22537 ; 159  |#endif // ifdef MTP_BUILD
                            22538 ; 160  |#endif // ifdef MMC 
                            22539 ; 161  |
                            22540 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            22541 ; 163  |#if (defined(MTP_BUILD))
                            22542 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            22543 ; 165  |
                            22544 ; 166  |////!
                            22545 ; 167  |////! This varible holds the watchdog count for the store flush.
                            22546 ; 168  |////!
                            22547 ; 169  |///
                            22548 ; 170  |#include <types.h>
                            22549 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            22550 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            22551 ; 173  |#endif
                            22552 ; 174  |
                            22553 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            22554 ; 176  |// These are needed here for Mass Storage Class
                            22555 ; 177  |// Needs to be cleaned up
                            22556 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            22557 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            22558 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            22559 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            22560 ; 182  |
                            22561 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            22562 ; 184  |
                            22563 ; 185  |#endif
                            22564 ; 186  |
                            22565 ; 187  |
                            22566 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            22567 ; 189  |// SmartMedia/NAND defs
                            22568 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            22569 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            22570 ; 192  |
                            22571 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            22572 ; 194  |// Sysloadresources defs
                            22573 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            22574 ; 196  |
                            22575 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            22576 ; 198  |// MMC defs
                            22577 ; 199  |#define MMC_MAX_PARTITIONS 1
                            22578 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            22579 ; 201  |
                            22580 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            22581 ; 203  |// SPI defs
                            22582 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            22583 ; 205  |
                            22584 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            22585 ; 207  |// Global media defs
                            22586 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            22587 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            22588 ; 210  |
                            22589 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            22590 ; 212  |// DO NOT CHANGE THESE!!!
                            22591 ; 213  |#define SM_MAX_PARTITIONS 4
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  90

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22592 ; 214  |#define MAX_HANDLES 2
                            22593 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            22594 ; 216  |
                            22595 ; 217  |
                            22596 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            22597 ; 219  |// Battery LRADC Values 
                            22598 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            22599 ; 221  |// brownout trip point in mV (moved by RS)
                            22600 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            22601 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            22602 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            22603 ; 225  |//     audio recording to media.
                            22604 ; 226  |#define BATT_SAFETY_MARGIN 10
                            22605 ; 227  |
                            22606 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                            22607 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline voltage to do a refresh.
                            22608 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            22609 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            22610 ; 232  |
                            22611 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc presence.
                            22612 ; 234  |
                            22613 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            22614 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat check.
                            22615 ; 237  |#if (!defined(CLCD))
                            22616 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            22617 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            22618 ; 240  |#else 
                            22619 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            22620 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            22621 ; 243  |#endif
                            22622 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            22623 ; 245  |
                            22624 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            22625 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIon.
                            22626 ; 248  |// See mp3 encoder overlay.
                            22627 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            22628 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            22629 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            22630 ; 252  |
                            22631 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            22632 ; 254  |// Voice recording filenames
                            22633 ; 255  |// number of digits in filename Vxxx.wav
                            22634 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            22635 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            22636 ; 258  |
                            22637 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            22638 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            22639 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            22640 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            22641 ; 263  |#if defined(DEVICE_3500)
                            22642 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            22643 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            22644 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            22645 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, & demo player)
                            22646 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            22647 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            22648 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            22649 ; 271  |
                            22650 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn when bias not yet ready.
                            22651 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            22652 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevention if you use rec button from outside voice menu.
                            22653 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latency in the record-from-music-menu use-case.
                            22654 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            22655 ; 277  |
                            22656 ; 278  |#else 
                            22657 ; 279  |// STMP3410
                            22658 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            22659 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            22660 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            22661 ; 283  |#endif
                            22662 ; 284  |
                            22663 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            22664 ; 286  |// Number of available soft timers
                            22665 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            22666 ; 288  |#if defined(SYNC_LYRICS)
                            22667 ; 289  |#define SOFT_TIMERS 10
                            22668 ; 290  |#else 
                            22669 ; 291  |#if defined(JPEG_DECODER)
                            22670 ; 292  |#define SOFT_TIMERS 10
                            22671 ; 293  |#else 
                            22672 ; 294  |#define SOFT_TIMERS 9
                            22673 ; 295  |#endif
                            22674 ; 296  |#endif
                            22675 ; 297  |
                            22676 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            22677 ; 299  |//  sizes
                            22678 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            22679 ; 301  |#if defined(MMC)
                            22680 ; 302  |#if defined(USE_PLAYLIST5)
                            22681 ; 303  |#define MENU_STACK_SIZE 1500
                            22682 ; 304  |#else 
                            22683 ; 305  |#define MENU_STACK_SIZE 1250
                            22684 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            22685 ; 307  |#else 
                            22686 ; 308  |#if defined(USE_PLAYLIST5)
                            22687 ; 309  |#define MENU_STACK_SIZE 1500
                            22688 ; 310  |#else 
                            22689 ; 311  |#define MENU_STACK_SIZE 1250
                            22690 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            22691 ; 313  |#endif //if @def('MMC')
                            22692 ; 314  |
                            22693 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 750 else 550 for other builds? TOVERIFY. MYALLOC
                            22694 ; 316  |// 
                            22695 ; 317  |#define STACK_L1_SIZE 750
                            22696 ; 318  |#define STACK_L2_SIZE 100
                            22697 ; 319  |#define STACK_L3_SIZE 160
                            22698 ; 320  |
                            22699 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            22700 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            22701 ; 323  |// is ok with switching code.
                            22702 ; 324  |#if defined(MTP_BUILD)
                            22703 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            22704 ; 326  |#endif
                            22705 ; 327  |
                            22706 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            22707 ; 329  |// maximum number of nested funclets 
                            22708 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            22709 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            22710 ; 332  |
                            22711 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            22712 ; 334  |//    LCD DEFINITIONS
                            22713 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            22714 ; 336  |
                            22715 ; 337  |#define SPACE_CHAR 0x000020          
                            22716 ; 338  |#define ZERO_CHAR 0x000030
                            22717 ; 339  |#define COLON_CHAR 0x00003A
                            22718 ; 340  |#define PERIOD_CHAR 0x00002E
                            22719 ; 341  |
                            22720 ; 342  |#if (defined(S6B33B0A_LCD))
                            22721 ; 343  |#define LCD_X_SIZE 128
                            22722 ; 344  |#define LCD_Y_SIZE 159
                            22723 ; 345  |#endif
                            22724 ; 346  |
                            22725 ; 347  |#if (defined(SED15XX_LCD))
                            22726 ; 348  |#define LCD_X_SIZE 128
                            22727 ; 349  |#define LCD_Y_SIZE 64
                            22728 ; 350  |#endif
                            22729 ; 351  |
                            22730 ; 352  |
                            22731 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            22732 ; 354  |//   Details on Customizing Contrast
                            22733 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            22734 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            22735 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            22736 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            22737 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            22738 ; 360  |//   unless the ezact sequence is remembered.
                            22739 ; 361  |//   To find out what range your player supports: 
                            22740 ; 362  |//   change these equs to full range or comment out (full range is default)
                            22741 ; 363  |//;;;;;;
                            22742 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            22743 ; 365  |// recommended calibration using player -- uncomment 
                            22744 ; 366  |//;;;;;;
                            22745 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            22746 ; 368  |////////////////////////////
                            22747 ; 369  |#if (defined(DEMO_HW))
                            22748 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi LCD (June6'05)
                            22749 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            22750 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            22751 ; 373  |#else 
                            22752 ; 374  |
                            22753 ; 375  |#if (defined(S6B33B0A_LCD))
                            22754 ; 376  |#define LCD_MAX_CONTRAST 210
                            22755 ; 377  |#define LCD_MIN_CONTRAST 160    
                            22756 ; 378  |#endif
                            22757 ; 379  |
                            22758 ; 380  |#if (defined(SED15XX_LCD))
                            22759 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            22760 ; 382  |// Engineering board regs support range [17-37].
                            22761 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            22762 ; 384  |//   One default contrast range [24-42] works for both.
                            22763 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            22764 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            22765 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            22766 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            22767 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            22768 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            22769 ; 391  |
                            22770 ; 392  |#if (defined(NEWSHINGYIH))
                            22771 ; 393  |#define LCD_MAX_CONTRAST 250
                            22772 ; 394  |#define LCD_MIN_CONTRAST 0
                            22773 ; 395  |#else 
                            22774 ; 396  |//-----
                            22775 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            22776 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for both LCDs.
                            22777 ; 399  |#define LCD_MAX_CONTRAST 250
                            22778 ; 400  |#define LCD_MIN_CONTRAST 0
                            22779 ; 401  |
                            22780 ; 402  |//=====
                            22781 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            22782 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this historic ver.
                            22783 ; 405  |//LCD_MAX_CONTRAST equ 42
                            22784 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            22785 ; 407  |
                            22786 ; 408  |#endif
                            22787 ; 409  |#endif
                            22788 ; 410  |
                            22789 ; 411  |#endif
                            22790 ; 412  |
                            22791 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            22792 ; 414  |// The default value of the lcd contrast in % of range
                            22793 ; 415  |//   the default value is used when no settings.dat is available
                            22794 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            22795 ; 417  |
                            22796 ; 418  |#if (defined(S6B33B0A_LCD))
                            22797 ; 419  |// 60% of range is default value
                            22798 ; 420  |#define DEFAULT_CONTRAST 50 
                            22799 ; 421  |#endif
                            22800 ; 422  |
                            22801 ; 423  |#if (defined(SED15XX_LCD))
                            22802 ; 424  |// % of range is default value (was 60%)
                            22803 ; 425  |#define DEFAULT_CONTRAST 50 
                            22804 ; 426  |#endif
                            22805 ; 427  |
                            22806 ; 428  |
                            22807 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            22808 ; 430  |// make lower when doing calibration
                            22809 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            22810 ; 432  |
                            22811 ; 433  |
                            22812 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            22813 ; 435  |// For FFWD and RWND
                            22814 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            22815 ; 437  |#define SECONDS_TO_SKIP 1
                            22816 ; 438  |#define SECONDS_TO_SKIP1 3
                            22817 ; 439  |#define SECONDS_TO_SKIP2 6
                            22818 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            22819 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            22820 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            22821 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            22822 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            22823 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            22824 ; 446  |
                            22825 ; 447  |// For audible FFW/RWD
                            22826 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            22827 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            22828 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            22829 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            22830 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            22831 ; 453  |#define LEVEL1_BOUNDARY 17 
                            22832 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            22833 ; 455  |#define LEVEL2_BOUNDARY 33 
                            22834 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            22835 ; 457  |#define LEVEL3_BOUNDARY 50 
                            22836 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            22837 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            22838 ; 460  |// Short Song Time, songs too short to play.
                            22839 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            22840 ; 462  |
                            22841 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            22842 ; 464  |// MP3 Sync Values
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  91

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22843 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            22844 ; 466  |// # bytes to look for sync before marking it bad
                            22845 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            22846 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            22847 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            22848 ; 470  |// once we have sync'd, the isr should be called this frequently
                            22849 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            22850 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            22851 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            22852 ; 474  |
                            22853 ; 475  |
                            22854 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            22855 ; 477  |//// Multi-Stage Volume Control Definitions
                            22856 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            22857 ; 479  |//// Use Multi-Stage Volume
                            22858 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            22859 ; 481  |
                            22860 ; 482  |//// Master Volume definitions
                            22861 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            22862 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            22863 ; 485  |
                            22864 ; 486  |//// DAC-Mode definitions
                            22865 ; 487  |//// Adjusts 0dB point
                            22866 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            22867 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            22868 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines above.
                            22869 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            22870 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provides 1.5 dB gain on Stmp34x0; 
                            22871 ; 493  |//                                               Max gain possible: 8 step diff would provide +12dB gain.   
                            22872 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            22873 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            22874 ; 496  |
                            22875 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            22876 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            22877 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                            22878 ; 500  |
                            22879 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not the default
                            22880 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoint.
                            22881 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            22882 ; 504  |
                            22883 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the default
                            22884 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            22885 ; 507  |
                            22886 ; 508  |
                            22887 ; 509  |//// Line In definitions (used for Line-In 1)
                            22888 ; 510  |//// 0dB point of the Line In
                            22889 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            22890 ; 512  |//// Minimum volume of Line In
                            22891 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            22892 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            22893 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            22894 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            22895 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            22896 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS+1)
                            22897 ; 519  |
                            22898 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            22899 ; 521  |//// 0dB point of the Line In
                            22900 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            22901 ; 523  |//// Minimum volume of Line In
                            22902 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            22903 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            22904 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            22905 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            22906 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            22907 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            22908 ; 530  |
                            22909 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            22910 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid deadlock states & recovers. 
                            22911 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            22912 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            22913 ; 535  |
                            22914 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            22915 ; 537  |////
                            22916 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            22917 ; 539  |////
                            22918 ; 540  |///
                            22919 ; 541  |#include <types.h>
                            22920 ; 542  |extern volatile WORD g_wActivityState;
                            22921 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            22922 ; 544  |
                            22923 ; 545  |void _reentrant Init5VSense(void);
                            22924 ; 546  |void _reentrant ServiceDCDC(void);
                            22925 ; 547  |
                            22926 ; 548  |////////////////////////////////////////////////////////////////////////////
                            22927 ; 549  |//// JPEG Thumbnail Mode Setting
                            22928 ; 550  |//// number of column in thumbnail mode
                            22929 ; 551  |#define THUMBNAIL_X 2           
                            22930 ; 552  |//// number of row in  thumbnail mode
                            22931 ; 553  |#define THUMBNAIL_Y 2           
                            22932 ; 554  |//// thumbnail boundary offset x
                            22933 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            22934 ; 556  |//// thumbnail boundary offset y
                            22935 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            22936 ; 558  |
                            22937 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            22938 ; 560  |
                            22939 
                            22941 
                            22942 ; 5    |
                            22943 ; 6    |#include "filesystem.h"
                            22944 
                            22946 
                            22947 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            22948 ; 2    |//  Copyright(C) SigmaTel, Inc. 2001
                            22949 ; 3    |//
                            22950 ; 4    |//  File        : FileSystem.h
                            22951 ; 5    |//  Description : Header File for File System
                            22952 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            22953 ; 7    |
                            22954 ; 8    |#ifndef _FILESYSTEM_H
                            22955 ; 9    |#define _FILESYSTEM_H
                            22956 ; 10   |
                            22957 ; 11   |#include "types.h"
                            22958 
                            22960 
                            22961 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            22962 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            22963 ; 3    |//
                            22964 ; 4    |// Filename: types.h
                            22965 ; 5    |// Description: Standard data types
                            22966 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            22967 ; 7    |
                            22968 ; 8    |#ifndef _TYPES_H
                            22969 ; 9    |#define _TYPES_H
                            22970 ; 10   |
                            22971 ; 11   |// TODO:  move this outta here!
                            22972 ; 12   |#if !defined(NOERROR)
                            22973 ; 13   |#define NOERROR 0
                            22974 ; 14   |#define SUCCESS 0
                            22975 ; 15   |#endif 
                            22976 ; 16   |#if !defined(SUCCESS)
                            22977 ; 17   |#define SUCCESS  0
                            22978 ; 18   |#endif
                            22979 ; 19   |#if !defined(ERROR)
                            22980 ; 20   |#define ERROR   -1
                            22981 ; 21   |#endif
                            22982 ; 22   |#if !defined(FALSE)
                            22983 ; 23   |#define FALSE 0
                            22984 ; 24   |#endif
                            22985 ; 25   |#if !defined(TRUE)
                            22986 ; 26   |#define TRUE  1
                            22987 ; 27   |#endif
                            22988 ; 28   |
                            22989 ; 29   |#if !defined(NULL)
                            22990 ; 30   |#define NULL 0
                            22991 ; 31   |#endif
                            22992 ; 32   |
                            22993 ; 33   |#define MAX_INT     0x7FFFFF
                            22994 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            22995 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            22996 ; 36   |#define MAX_ULONG   (-1) 
                            22997 ; 37   |
                            22998 ; 38   |#define WORD_SIZE   24              // word size in bits
                            22999 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            23000 ; 40   |
                            23001 ; 41   |
                            23002 ; 42   |#define BYTE    unsigned char       // btVarName
                            23003 ; 43   |#define CHAR    signed char         // cVarName
                            23004 ; 44   |#define USHORT  unsigned short      // usVarName
                            23005 ; 45   |#define SHORT   unsigned short      // sVarName
                            23006 ; 46   |#define WORD    unsigned int        // wVarName
                            23007 ; 47   |#define INT     signed int          // iVarName
                            23008 ; 48   |#define DWORD   unsigned long       // dwVarName
                            23009 ; 49   |#define LONG    signed long         // lVarName
                            23010 ; 50   |#define BOOL    unsigned int        // bVarName
                            23011 ; 51   |#define FRACT   _fract              // frVarName
                            23012 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            23013 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            23014 ; 54   |#define FLOAT   float               // fVarName
                            23015 ; 55   |#define DBL     double              // dVarName
                            23016 ; 56   |#define ENUM    enum                // eVarName
                            23017 ; 57   |#define CMX     _complex            // cmxVarName
                            23018 ; 58   |typedef WORD UCS3;                   // 
                            23019 ; 59   |
                            23020 ; 60   |#define UINT16  unsigned short
                            23021 ; 61   |#define UINT8   unsigned char   
                            23022 ; 62   |#define UINT32  unsigned long
                            23023 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            23024 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            23025 ; 65   |#define WCHAR   UINT16
                            23026 ; 66   |
                            23027 ; 67   |//UINT128 is 16 bytes or 6 words
                            23028 ; 68   |typedef struct UINT128_3500 {   
                            23029 ; 69   |    int val[6];     
                            23030 ; 70   |} UINT128_3500;
                            23031 ; 71   |
                            23032 ; 72   |#define UINT128   UINT128_3500
                            23033 ; 73   |
                            23034 ; 74   |// Little endian word packed byte strings:   
                            23035 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            23036 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            23037 ; 77   |// Little endian word packed byte strings:   
                            23038 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            23039 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            23040 ; 80   |
                            23041 ; 81   |// Declare Memory Spaces To Use When Coding
                            23042 ; 82   |// A. Sector Buffers
                            23043 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            23044 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            23045 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            23046 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            23047 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            23048 ; 88   |// B. Media DDI Memory
                            23049 ; 89   |#define MEDIA_DDI_MEM _Y
                            23050 ; 90   |
                            23051 ; 91   |
                            23052 ; 92   |
                            23053 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            23054 ; 94   |// Examples of circular pointers:
                            23055 ; 95   |//    INT CIRC cpiVarName
                            23056 ; 96   |//    DWORD CIRC cpdwVarName
                            23057 ; 97   |
                            23058 ; 98   |#define RETCODE INT                 // rcVarName
                            23059 ; 99   |
                            23060 ; 100  |// generic bitfield structure
                            23061 ; 101  |struct Bitfield {
                            23062 ; 102  |    unsigned int B0  :1;
                            23063 ; 103  |    unsigned int B1  :1;
                            23064 ; 104  |    unsigned int B2  :1;
                            23065 ; 105  |    unsigned int B3  :1;
                            23066 ; 106  |    unsigned int B4  :1;
                            23067 ; 107  |    unsigned int B5  :1;
                            23068 ; 108  |    unsigned int B6  :1;
                            23069 ; 109  |    unsigned int B7  :1;
                            23070 ; 110  |    unsigned int B8  :1;
                            23071 ; 111  |    unsigned int B9  :1;
                            23072 ; 112  |    unsigned int B10 :1;
                            23073 ; 113  |    unsigned int B11 :1;
                            23074 ; 114  |    unsigned int B12 :1;
                            23075 ; 115  |    unsigned int B13 :1;
                            23076 ; 116  |    unsigned int B14 :1;
                            23077 ; 117  |    unsigned int B15 :1;
                            23078 ; 118  |    unsigned int B16 :1;
                            23079 ; 119  |    unsigned int B17 :1;
                            23080 ; 120  |    unsigned int B18 :1;
                            23081 ; 121  |    unsigned int B19 :1;
                            23082 ; 122  |    unsigned int B20 :1;
                            23083 ; 123  |    unsigned int B21 :1;
                            23084 ; 124  |    unsigned int B22 :1;
                            23085 ; 125  |    unsigned int B23 :1;
                            23086 ; 126  |};
                            23087 ; 127  |
                            23088 ; 128  |union BitInt {
                            23089 ; 129  |        struct Bitfield B;
                            23090 ; 130  |        int        I;
                            23091 ; 131  |};
                            23092 ; 132  |
                            23093 ; 133  |#define MAX_MSG_LENGTH 10
                            23094 ; 134  |struct CMessage
                            23095 ; 135  |{
                            23096 ; 136  |        unsigned int m_uLength;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  92

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23097 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            23098 ; 138  |};
                            23099 ; 139  |
                            23100 ; 140  |typedef struct {
                            23101 ; 141  |    WORD m_wLength;
                            23102 ; 142  |    WORD m_wMessage;
                            23103 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            23104 ; 144  |} Message;
                            23105 ; 145  |
                            23106 ; 146  |struct MessageQueueDescriptor
                            23107 ; 147  |{
                            23108 ; 148  |        int *m_pBase;
                            23109 ; 149  |        int m_iModulo;
                            23110 ; 150  |        int m_iSize;
                            23111 ; 151  |        int *m_pHead;
                            23112 ; 152  |        int *m_pTail;
                            23113 ; 153  |};
                            23114 ; 154  |
                            23115 ; 155  |struct ModuleEntry
                            23116 ; 156  |{
                            23117 ; 157  |    int m_iSignaledEventMask;
                            23118 ; 158  |    int m_iWaitEventMask;
                            23119 ; 159  |    int m_iResourceOfCode;
                            23120 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            23121 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            23122 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            23123 ; 163  |    int m_uTimeOutHigh;
                            23124 ; 164  |    int m_uTimeOutLow;
                            23125 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            23126 ; 166  |};
                            23127 ; 167  |
                            23128 ; 168  |union WaitMask{
                            23129 ; 169  |    struct B{
                            23130 ; 170  |        unsigned int m_bNone     :1;
                            23131 ; 171  |        unsigned int m_bMessage  :1;
                            23132 ; 172  |        unsigned int m_bTimer    :1;
                            23133 ; 173  |        unsigned int m_bButton   :1;
                            23134 ; 174  |    } B;
                            23135 ; 175  |    int I;
                            23136 ; 176  |} ;
                            23137 ; 177  |
                            23138 ; 178  |
                            23139 ; 179  |struct Button {
                            23140 ; 180  |        WORD wButtonEvent;
                            23141 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            23142 ; 182  |};
                            23143 ; 183  |
                            23144 ; 184  |struct Message {
                            23145 ; 185  |        WORD wMsgLength;
                            23146 ; 186  |        WORD wMsgCommand;
                            23147 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            23148 ; 188  |};
                            23149 ; 189  |
                            23150 ; 190  |union EventTypes {
                            23151 ; 191  |        struct CMessage msg;
                            23152 ; 192  |        struct Button Button ;
                            23153 ; 193  |        struct Message Message;
                            23154 ; 194  |};
                            23155 ; 195  |
                            23156 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            23157 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            23158 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            23159 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            23160 ; 200  |
                            23161 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            23162 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            23163 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            23164 ; 204  |
                            23165 ; 205  |#if DEBUG
                            23166 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            23167 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            23168 ; 208  |#else 
                            23169 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            23170 ; 210  |#define DebugBuildAssert(x)    
                            23171 ; 211  |#endif
                            23172 ; 212  |
                            23173 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            23174 ; 214  |//  #pragma asm
                            23175 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            23176 ; 216  |//  #pragma endasm
                            23177 ; 217  |
                            23178 ; 218  |
                            23179 ; 219  |#ifdef COLOR_262K
                            23180 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            23181 ; 221  |#elif defined(COLOR_65K)
                            23182 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            23183 ; 223  |#else
                            23184 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            23185 ; 225  |#endif
                            23186 ; 226  |    
                            23187 ; 227  |#endif // #ifndef _TYPES_H
                            23188 
                            23190 
                            23191 ; 12   |
                            23192 ; 13   |
                            23193 ; 14   |// File attributes
                            23194 ; 15   |#ifndef _FS_ATTRIBUTES
                            23195 ; 16   |#define _FS_ATTRIBUTES
                            23196 ; 17   |#define READ        1
                            23197 ; 18   |#define WRITE       2
                            23198 ; 19   |#define WRITE_PLUS  3
                            23199 ; 20   |#define APPEND      4
                            23200 ; 21   |#define TRUNCATE    8
                            23201 ; 22   |#define CREATE      16
                            23202 ; 23   |#endif
                            23203 ; 24   |
                            23204 ; 25   |//#ifndef FAT12
                            23205 ; 26   |//#define FAT12   1
                            23206 ; 27   |//#endif
                            23207 ; 28   |//
                            23208 ; 29   |#ifndef FAT16
                            23209 ; 30   |#define FAT16   2
                            23210 ; 31   |#endif
                            23211 ; 32   |
                            23212 ; 33   |#define MEM_SPACE_P 0x100000
                            23213 ; 34   |#define MEM_SPACE_Y 0x400000
                            23214 ; 35   |#define MEM_SPACE_X 0x800000
                            23215 ; 36   |
                            23216 ; 37   |#define FILE_SYS_MODE_READ  0
                            23217 ; 38   |#define FILE_SYS_MODE_WRITE 1
                            23218 ; 39   | 
                            23219 ; 40   |#define ATTR_READ_ONLY      0x01
                            23220 ; 41   |#define ATTR_HIDDEN         0x02
                            23221 ; 42   |#define ATTR_SYSTEM         0x04
                            23222 ; 43   |#define ATTR_VOLUME_ID      0x08
                            23223 ; 44   |#define ATTR_DIRECTORY      0x10
                            23224 ; 45   |#define ATTR_ARCHIVE        0x20
                            23225 ; 46   |#define ATTR_LONG_NAME      ATTR_READ_ONLY|ATTR_HIDDEN|ATTR_SYSTEM|ATTR_VOLUME_ID
                            23226 ; 47   |
                            23227 ; 48   |#define SEEK_SET           -1
                            23228 ; 49   |#define SEEK_CUR            0
                            23229 ; 50   |#define SEEK_END            1
                            23230 ; 51   |
                            23231 ; 52   |#define DEVICE_INSTALLED              (WORD)(0)
                            23232 ; 53   |#define DEVICE_NOT_FOUND              (WORD)(2)
                            23233 ; 54   |#define INVALID_FILESYSTEM                        (WORD)(3)
                            23234 ; 55   |#define DEVICE_INVALID                (WORD)(-1)
                            23235 ; 56   |#define DEVICE_ERROR_WRITE_PROTECTED  (WORD)(-2)
                            23236 ; 57   |
                            23237 ; 58   |#define MEDIA_SIZE_TOTAL_SECTORS    0
                            23238 ; 59   |#define MEDIA_SIZE_TOTAL_BYTES      1
                            23239 ; 60   |#define MEDIA_SIZE_BYTES_PER_SECTOR 2
                            23240 ; 61   |#define MEDIA_SIZE_IN_MEGABYTES     3     
                            23241 ; 62   |
                            23242 ; 63   |#define READ_TYPE_NORMAL            0
                            23243 ; 64   |#define READ_TYPE_FAT               1
                            23244 ; 65   |#define READ_TYPE_RAW               2
                            23245 ; 66   |
                            23246 ; 67   |
                            23247 ; 68   |#ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            23248 ; 69   |    #define WRITE_TYPE_RANDOM                   0
                            23249 ; 70   |    #define WRITE_TYPE_SEQ_FIRST                1
                            23250 ; 71   |    #define WRITE_TYPE_SEQ_NEXT                 2
                            23251 ; 72   |    #define WRITE_TYPE_RESET_CLEAN_UP           3
                            23252 ; 73   |    #define WRITE_TYPE_PARTIAL_SEQ_FIRST        4
                            23253 ; 74   |    #define WRITE_TYPE_PARTIAL_SEQ_NEXT         5
                            23254 ; 75   |    #define WRITE_TYPE_PARTIAL_SEQ_LAST         6
                            23255 ; 76   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            23256 ; 77   |        #define WRITE_TYPE_RANDOM_RAW               7
                            23257 ; 78   |        #define WRITE_TYPE_SEQ_FIRST_RAW            8
                            23258 ; 79   |        #define WRITE_TYPE_SEQ_NEXT_RAW             9
                            23259 ; 80   |        #define WRITE_TYPE_PARTIAL_SEQ_FIRST_RAW    10
                            23260 ; 81   |        #define WRITE_TYPE_PARTIAL_SEQ_NEXT_RAW     11
                            23261 ; 82   |        #define WRITE_TYPE_PARTIAL_SEQ_LAST_RAW     12
                            23262 ; 83   |    #endif
                            23263 ; 84   |#else
                            23264 ; 85   |    #define WRITE_TYPE_RANDOM                   0
                            23265 ; 86   |    #define WRITE_TYPE_SEQ_FIRST                1
                            23266 ; 87   |    #define WRITE_TYPE_SEQ_NEXT                 2
                            23267 ; 88   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            23268 ; 89   |        #define WRITE_TYPE_RANDOM_RAW               3
                            23269 ; 90   |        #define WRITE_TYPE_SEQ_FIRST_RAW            4
                            23270 ; 91   |        #define WRITE_TYPE_SEQ_NEXT_RAW             5
                            23271 ; 92   |    #endif
                            23272 ; 93   |#endif
                            23273 ; 94   |    #define WRITE_TYPE_UNDEFINED 0xFFFFFF
                            23274 ; 95   |
                            23275 ; 96   |
                            23276 ; 97   |#ifndef MAX_FILENAME_LENGTH
                            23277 ; 98   |#define MAX_FILENAME_LENGTH 256
                            23278 ; 99   |#endif
                            23279 ; 100  |
                            23280 ; 101  |typedef struct {
                            23281 ; 102  |    WORD wNumberOfZones;
                            23282 ; 103  |    WORD wSizeInMegaBytes;
                            23283 ; 104  |} SMARTMEDIA_CHIP_INFO;
                            23284 ; 105  |
                            23285 ; 106  |typedef struct {
                            23286 ; 107  |    WORD wBootIdentification;
                            23287 ; 108  |    WORD wStartHeadNumber;
                            23288 ; 109  |    WORD wStartSectorNumber;
                            23289 ; 110  |    WORD wStartCylinderNumber;
                            23290 ; 111  |    WORD wSystemIdentification;
                            23291 ; 112  |    WORD wEndHeadNumber;
                            23292 ; 113  |    WORD wEndSectorNumber;
                            23293 ; 114  |    WORD wEndCylinderNumber;
                            23294 ; 115  |    WORD wStartLogicalSectorNumberHigh;
                            23295 ; 116  |    WORD wStartLogicalSectorNumberLow;
                            23296 ; 117  |    WORD wPartitionSizeHigh;
                            23297 ; 118  |    WORD wPartitionSizeLow;
                            23298 ; 119  |} SMARTMEDIA_PARTITION_TABLE;
                            23299 ; 120  |
                            23300 ; 121  |typedef struct {
                            23301 ; 122  |    WORD wWord0;
                            23302 ; 123  |    WORD wWord1;
                            23303 ; 124  |    WORD wWord2;
                            23304 ; 125  |} SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME;
                            23305 ; 126  |
                            23306 ; 127  |typedef struct {
                            23307 ; 128  |    WORD wWord0;
                            23308 ; 129  |    WORD wWord1;
                            23309 ; 130  |} SMARTMEDIA_CIS_IDI_PRODUCT_NAME;
                            23310 ; 131  |
                            23311 ; 132  |typedef struct {
                            23312 ; 133  |    WORD wWord0;
                            23313 ; 134  |    WORD wWord1;
                            23314 ; 135  |} SMARTMEDIA_CIS_IDI_PRODUCT_VERSION;
                            23315 ; 136  |
                            23316 ; 137  |typedef struct {
                            23317 ; 138  |    WORD wWord0;
                            23318 ; 139  |    WORD wWord1;
                            23319 ; 140  |    WORD wWord2;
                            23320 ; 141  |    WORD wWord3;
                            23321 ; 142  |} SMARTMEDIA_CIS_IDI_SERIAL_NUMBER;
                            23322 ; 143  |
                            23323 ; 144  |typedef struct {
                            23324 ; 145  |    WORD wWord0;
                            23325 ; 146  |} SMARTMEDIA_CIS_IDI_MODEL_NUMBER;
                            23326 
                            23349 
                            23350 ; 147  |
                            23351 ; 148  |typedef struct {
                            23352 ; 149  |    SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME ManufacturerName;
                            23353 ; 150  |    SMARTMEDIA_CIS_IDI_PRODUCT_NAME ProductName;
                            23354 ; 151  |    SMARTMEDIA_CIS_IDI_PRODUCT_VERSION ProductVersion;
                            23355 ; 152  |    SMARTMEDIA_CIS_IDI_SERIAL_NUMBER SerialNumber;
                            23356 ; 153  |    SMARTMEDIA_CIS_IDI_MODEL_NUMBER ModelNumber;
                            23357 ; 154  |} SMARTMEDIA_CIS_IDI_TABLE;
                            23358 
                            23380 
                            23381 ; 155  |   
                            23382 ; 156  |typedef struct {
                            23383 ; 157  |    WORD wPageSizeInBytes;
                            23384 ; 158  |    WORD wRedundantAreaSizeInBytes;
                            23385 ; 159  |    WORD wNumberOfPagesPerBlock;
                            23386 ; 160  |    WORD wNumberOfBlocksPerZone;
                            23387 ; 161  |    WORD wNumberOfZonesInMedia;
                            23388 ; 162  |    WORD wMediaSizeInMBytes;
                            23389 ; 163  |    SMARTMEDIA_PARTITION_TABLE * pPartitionTable;
                            23390 ; 164  |    SMARTMEDIA_CIS_IDI_TABLE * pCisIdiTable;
                            23391 ; 165  |    WORD wMediaFlagStatus;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  93

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23392 ; 166  |    WORD wNumberOfBlocksToTheCisIdiBlock;
                            23393 ; 167  |    WORD wTotalNumberOfPhysicalBlocks;
                            23394 ; 168  |    WORD wNumberOfSystemBlocks;
                            23395 ; 169  |} SMARTMEDIA_ENTRY_TABLE;
                            23396 ; 170  |
                            23397 ; 171  |typedef struct {
                            23398 ; 172  |    WORD wDevice;        
                            23399 ; 173  |    WORD wDirtyBlockFlag;
                            23400 ; 174  |    WORD wCleanTailFlag; 
                            23401 ; 175  |    WORD wLogDOSPage;    
                            23402 ; 176  |    WORD wSrcLogBlock;   
                            23403 ; 177  |    WORD wSrcPhyBlock;   
                            23404 ; 178  |    WORD wDestPhyBlock;  
                            23405 ; 179  |    WORD wStartSrcPage;  
                            23406 ; 180  |    WORD wStartDestPage; 
                            23407 ; 181  |    WORD wPagesToCopy;   
                            23408 ; 182  |    WORD wReplaceBuff;   
                            23409 ; 183  |    WORD wReplaceRdnt;
                            23410 ; 184  |    #ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            23411 ; 185  |        WORD wFirstCount;
                            23412 ; 186  |        WORD wNextCount;
                            23413 ; 187  |        WORD wLastCount;
                            23414 ; 188  |    #endif
                            23415 ; 189  |} SMARTMEDIA_FWPPS_TABLE;
                            23416 ; 190  |
                            23417 ; 191  |typedef struct {
                            23418 ; 192  |    WORD wWord0;
                            23419 ; 193  |    WORD wWord1;
                            23420 ; 194  |    WORD wWord2;
                            23421 ; 195  |    WORD wWord3;
                            23422 ; 196  |} DIRECTORY_NAME;
                            23423 ; 197  |
                            23424 ; 198  |typedef struct {
                            23425 ; 199  |    WORD wWord0;
                            23426 ; 200  |    WORD wWord1;
                            23427 ; 201  |} DIRECTORY_EXTENSION;
                            23428 ; 202  |
                            23429 ; 203  |typedef struct {
                            23430 ; 204  |    WORD wWord0;
                            23431 ; 205  |    WORD wWord1;
                            23432 ; 206  |} DIRECTORY_SIZE;
                            23433 
                            23448 
                            23449 ; 207  |
                            23450 ; 208  |typedef struct {
                            23451 ; 209  |    DIRECTORY_NAME Name;
                            23452 ; 210  |    DIRECTORY_EXTENSION Extension;
                            23453 ; 211  |    WORD wAttribute;
                            23454 ; 212  |    WORD wReserved[4];
                            23455 ; 213  |    WORD wCreationTime;
                            23456 ; 214  |    WORD wCreationData;
                            23457 ; 215  |    WORD wFirstCluster;
                            23458 ; 216  |    DIRECTORY_SIZE Size;
                            23459 ; 217  |    WORD wCurrentCluster;
                            23460 ; 218  |    WORD wPointer;
                            23461 ; 219  |    WORD wRecord;
                            23462 ; 220  |    WORD wRd;
                            23463 ; 221  |} DIRECTORY_FILE_CONTROL_BLOCK;
                            23464 ; 222  |
                            23465 ; 223  |// TODO:  clean this up.  There are two versions.
                            23466 ; 224  |struct FCB
                            23467 ; 225  |{
                            23468 ; 226  |    _packed BYTE m_szFileName[9];       //0-2
                            23469 ; 227  |    int     m_wReserved;                //3
                            23470 ; 228  |    _packed BYTE m_szExt[4];            //4-5
                            23471 ; 229  |    int     m_wAttributes;              //6
                            23472 ; 230  |    int     m_wReserved2[4];            //7,8,9,a
                            23473 ; 231  |    int     m_wTimeofCreation;          //b
                            23474 ; 232  |    int     m_wDateofCreation;          //c
                            23475 ; 233  |    int     m_wFirstCluster;            //d
                            23476 ; 234  |    int     m_wFileSizeHigh;            //e
                            23477 ; 235  |    int     m_wFileSizeLow;             //f
                            23478 ; 236  |};
                            23479 
                            23495 
                            23496 ; 237  |
                            23497 ; 238  |
                            23498 ; 239  |typedef struct {
                            23499 ; 240  |    WORD wFirstClusterCurrentDirectory;
                            23500 ; 241  |    WORD wFirstClusterParentDirectory;
                            23501 ; 242  |    WORD wAbsSectorCurrentlyCached;
                            23502 ; 243  |    WORD wCurrentRelativeSector;
                            23503 ; 244  |    WORD wNumberOfSectors;
                            23504 ; 245  |    WORD wCurrentRecordLoadedInDcb;
                            23505 ; 246  |    WORD wBufferedRecord;
                            23506 ; 247  |    WORD wMaxNumberRecordsCurrentDirectory;
                            23507 ; 248  |    WORD * pwPointerToBuffer;
                            23508 ; 249  |    WORD * pwPointerToPath;
                            23509 ; 250  |    DIRECTORY_FILE_CONTROL_BLOCK * pDirFcb;
                            23510 ; 251  |} DIRECTORY_CONTROL_BLOCK;
                            23511 ; 252  |
                            23512 ; 253  |typedef struct {
                            23513 ; 254  |    WORD wWord0;
                            23514 ; 255  |    WORD wWord1;
                            23515 ; 256  |    WORD wWord2;
                            23516 ; 257  |    WORD wWord3;
                            23517 ; 258  |} FILE_NAME;
                            23518 ; 259  |
                            23519 ; 260  |typedef struct {
                            23520 ; 261  |    WORD wWord0;
                            23521 ; 262  |    WORD wWord1;
                            23522 ; 263  |} FILE_EXTENSION;
                            23523 ; 264  |
                            23524 ; 265  |typedef struct {
                            23525 ; 266  |    WORD wWord0;
                            23526 ; 267  |    WORD wWord1;
                            23527 ; 268  |} FILE_SIZE;
                            23528 ; 269  |
                            23529 ; 270  |typedef union {
                            23530 ; 271  |    struct {
                            23531 ; 272  |        int Read        :1;
                            23532 ; 273  |        int Write       :1;
                            23533 ; 274  |        int Append      :1;
                            23534 ; 275  |        int Truncate    :1;
                            23535 ; 276  |        int Create      :1;
                            23536 ; 277  |        int Rsrv        :3;
                            23537 ; 278  |        int Mode        :8;
                            23538 ; 279  |        int Device      :8;
                            23539 ; 280  |    } B;
                            23540 ; 281  |    int I;
                            23541 ; 282  |} FILE_FLAGS;
                            23542 ; 283  |
                            23543 ; 284  |typedef struct {
                            23544 ; 285  |    WORD wWord0;
                            23545 ; 286  |    WORD wWord1;
                            23546 ; 287  |} FILE_BYTE_CURRENT;
                            23547 
                            23587 
                            23588 ; 288  |
                            23589 ; 289  |typedef struct {
                            23590 ; 290  |    FILE_NAME Name;
                            23591 ; 291  |    FILE_EXTENSION Extension;
                            23592 ; 292  |    WORD wAttributes;
                            23593 ; 293  |    WORD wReserved[4];
                            23594 ; 294  |    WORD wCreationTime;
                            23595 ; 295  |    WORD wCreationData;
                            23596 ; 296  |    WORD wFirstCluster;
                            23597 ; 297  |    FILE_SIZE Size;
                            23598 ; 298  |    WORD wCurrentCluster;
                            23599 ; 299  |    WORD wPointer;
                            23600 ; 300  |    WORD wRecord;
                            23601 ; 301  |    WORD wRd;
                            23602 ; 302  |    FILE_FLAGS Flags;
                            23603 ; 303  |    FILE_BYTE_CURRENT FcbByteCurrent;
                            23604 ; 304  |    WORD wFcbFlagEndOfCx;
                            23605 ; 305  |} FILE_CONTROL_BLOCK;    
                            23606 ; 306  |
                            23607 ; 307  |typedef struct {
                            23608 ; 308  |    WORD wWord0;
                            23609 ; 309  |    WORD wWord1;
                            23610 ; 310  |    WORD wWord2;
                            23611 ; 311  |    WORD wWord3;
                            23612 ; 312  |} VOLUME_LABEL;
                            23613 ; 313  |
                            23614 ; 314  |typedef struct {
                            23615 ; 315  |    WORD wFATPhysicalBlock1;
                            23616 ; 316  |    WORD wFATPhysicalBlock2;
                            23617 ; 317  |    WORD wFATPhysicalBlock3;
                            23618 ; 318  |    WORD wFATPhysicalBlock4;
                            23619 ; 319  |} FAT_PHYSICAL_BLOCK_LIST;
                            23620 
                            23627 
                            23628 ; 320  |
                            23629 ; 321  |typedef struct {
                            23630 ; 322  |    WORD wFATSectorInCache;
                            23631 ; 323  |    WORD wLastClusterFree;
                            23632 ; 324  |    WORD wNumberOfUsedClusters;
                            23633 ; 325  |    WORD wNumberOfFreeClusters;
                            23634 ; 326  |    WORD wNumberOfBadClusters;
                            23635 ; 327  |    WORD wNumberOfReservedClusters;
                            23636 ; 328  |    WORD wControl;
                            23637 ; 329  |    WORD * pwSectorCache;
                            23638 ; 330  |    FAT_PHYSICAL_BLOCK_LIST FATPhysicalLocationList;
                            23639 ; 331  |} FAT_TABLE;
                            23640 
                            23647 
                            23648 ; 332  |
                            23649 ; 333  |typedef struct {
                            23650 ; 334  |    WORD wStateMediaTable;
                            23651 ; 335  |    WORD wTypeFs;
                            23652 ; 336  |    WORD wBytesPerSector;
                            23653 ; 337  |    WORD wSectorsPerCluster;
                            23654 ; 338  |    WORD wNumberOfReservedSectors;
                            23655 ; 339  |    WORD wMaximumNumberOfFATs;
                            23656 ; 340  |    WORD wMaxRootDirectoryEntries;
                            23657 ; 341  |    WORD wTotalSectors;
                            23658 ; 342  |    WORD wNumberOfFATSectors;
                            23659 ; 343  |    WORD wNumberOfSectorsPerTrack;
                            23660 ; 344  |    WORD wNumberOfHeads;
                            23661 ; 345  |    WORD wNumberOfHiddenSectorsMSB;
                            23662 ; 346  |    WORD wNumberOfHiddenSectorsLSB;
                            23663 ; 347  |    WORD wTotalSectors32MSB;
                            23664 ; 348  |    WORD wTotalSectors32LSB;
                            23665 ; 349  |    WORD wDriverNumber;
                            23666 ; 350  |    WORD wExtendedBootSignature;
                            23667 ; 351  |    WORD wVolumeIDMSB;
                            23668 ; 352  |    WORD wVolumeIDLSB;
                            23669 ; 353  |    VOLUME_LABEL VolumeLabel;
                            23670 ; 354  |    WORD * pwWriteBuffer;
                            23671 ; 355  |    WORD wPrimaryFATRelativeSector;
                            23672 ; 356  |    WORD wSecondaryFATRelativeSector;
                            23673 ; 357  |    WORD wRootDirectoryRelativeSector;
                            23674 ; 358  |    WORD wFirstSectorNumberDataZone;
                            23675 ; 359  |    WORD wMaxNumberOfFATEntries;
                            23676 ; 360  |    WORD wRootDirectorySizeInSectors;
                            23677 ; 361  |    WORD wDataAreaSizeInSectors;
                            23678 ; 362  |} MEDIA_TABLE;
                            23679 
                            23738 
                            23739 ; 363  |
                            23740 ; 364  |typedef struct {
                            23741 ; 365  |    MEDIA_TABLE * pMediaTable;
                            23742 ; 366  |    DIRECTORY_CONTROL_BLOCK * pDirectoryControlBlock;
                            23743 ; 367  |    FAT_TABLE * pFATTable;
                            23744 ; 368  |} DEVICE_CONTROL_TABLE;
                            23745 ; 369  |    
                            23746 ; 370  |typedef struct {
                            23747 ; 371  |    WORD dwTotalSizeInMegaBytes;        // dwTotalSizeInMegaBytes is limited
                            23748 ; 372  |                                        //  to 2-bytes for compatibility with
                            23749 ; 373  |                                        //  older host drivers.
                            23750 ; 374  |    DWORD dwTotalNumberOfSectors;
                            23751 ; 375  |    DWORD dwTotalNumberOfBytes;
                            23752 ; 376  |    WORD wSectorSizeInBytes;
                            23753 ; 377  |} MEDIA_SIZE;
                            23754 ; 378  |
                            23755 ; 379  |typedef struct {
                            23756 ; 380  |    BOOL    bInstalled;
                            23757 ; 381  |    INT     iPbsSectorOffset;   // from the beginning of the data drive 
                            23758 ; 382  |    DWORD   dwSize;
                            23759 ; 383  |} DATA_DRIVE_PBS_LOC;
                            23760 ; 384  |extern  INT _reentrant FSFileOpen(_packed BYTE *fname,INT attribute, INT DeviceNumber);
                            23761 ; 385  |extern  INT _reentrant FSFastOpen(DWORD Key, INT attribute);
                            23762 ; 386  |extern  INT FSFileDelete(_packed BYTE *fname,INT DeviceNumber);
                            23763 ; 387  |extern  INT FSFileCreate(_packed BYTE *fname,INT DeviceNumber);
                            23764 ; 388  |extern  INT _reentrant FSChangeDir(_packed BYTE *dirname,INT DeviceNumber);
                            23765 ; 389  |extern  INT _reentrant FSCreateDir(_packed BYTE *dirname,INT DeviceNumber);
                            23766 ; 390  |extern  INT _reentrant FSDeleteDir(_packed BYTE *dirname,INT DeviceNumber);
                            23767 ; 391  |extern  INT _reentrant FSFileAppend(_packed BYTE *fname,INT DeviceNumber);
                            23768 ; 392  |extern  INT _reentrant FSFileRead(INT BytestoRead, INT Handle, INT memory_type, INT modulo, WORD *buffer);
                            23769 ; 393  |extern  INT _reentrant FSFileWrite(INT wNumberBytes, INT Handle, INT memory_type, INT iModulo, WORD *buffer);
                            23770 ; 394  |extern  INT _reentrant FSFileClose(INT Handle);
                            23771 ; 395  |extern  LONG _reentrant FSFileSize(INT HandleNumber);
                            23772 ; 396  |extern  LONG  FSSize(INT DeviceNum, INT TYPE);   
                            23773 ; 397  |extern  INT FSFreeClusters(INT Device);
                            23774 ; 398  |extern  INT BytesPerCluster(INT Device);
                            23775 ; 399  |
                            23776 ; 400  |
                            23777 ; 401  |
                            23778 ; 402  |//extern  INT FSFileCreate(_packed BYTE *pbFileName, BYTE bDevice);
                            23779 ; 403  |//extern  INT FSFileDelete(_packed BYTE *pbFileName, BYTE bDevice);
                            23780 ; 404  |extern  INT FSFileRename(_packed BYTE *pbCurFilename, _packed BYTE *pbNewFilename, BYTE bDevice);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  94

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23781 ; 405  |//extern  INT _reentrant FSFileAttribute(_packed BYTE *pbFilename, WORD wAttributes, BYTE bDevice);
                            23782 ; 406  |//extern  INT FSFileAppend(_packed BYTE *pbFileName, BYTE bDevice);
                            23783 ; 407  |//extern  INT FSFileOpen(_packed BYTE *pbFileName, WORD wAttributes, BYTE bDevice);
                            23784 ; 408  |//extern  INT FSFileClose(INT bHandle);
                            23785 ; 409  |//extern  INT FSFileRead(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WORD *pwBuffer);
                            23786 ; 410  |//extern  INT FSFileWrite(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WORD *pwBuffer);
                            23787 ; 411  |extern  INT _reentrant fseek( INT handle , LONG offset, INT iOrigin );
                            23788 ; 412  |extern  INT _reentrant FSFileEof(INT Handle);
                            23789 ; 413  |extern INT _reentrant FSFileAttribute(INT Attributes, _packed BYTE *fname, INT DeviceNumber);
                            23790 ; 414  |extern INT _reentrant FSFileAttributeClear(INT Attributes, _packed BYTE *fname, INT DeviceNumber);
                            23791 ; 415  |//extern  LONG FSFileSize(INT bHandle);
                            23792 ; 416  |extern _asmfunc INT FSPresent(BYTE bDevice);
                            23793 ; 417  |extern _asmfunc INT FSType(BYTE bDevice);
                            23794 ; 418  |//extern LONG FSSize(WORD wDevice, WORD wReturnType);
                            23795 ; 419  |//extern INT FSChangeDir(_packed BYTE *pbDirName, BYTE bDevice);
                            23796 ; 420  |//extern INT FSCreateDir(_packed BYTE *pbDirName, BYTE bDevice);
                            23797 ; 421  |//extern INT FSDeleteDir(_packed BYTE *pbDirName, BYTE bDevice);
                            23798 ; 422  |extern _asmfunc void SysLoadFATWrite(void);
                            23799 ; 423  |extern _asmfunc INT SysUnLoadFATWrite(void);
                            23800 ; 424  |extern LONG _reentrant ftell(INT iHandle);
                            23801 ; 425  |extern _asmfunc struct FCB * ReadDirectory(int iDevice, int iEntry);
                            23802 ; 426  |
                            23803 ; 427  |#endif
                            23804 
                            23806 
                            23807 ; 7    |#include "metadata.h"
                            23808 
                            23810 
                            23811 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            23812 ; 2    |// Copyright(C) SigmaTel, Inc. 2002
                            23813 ; 3    |//
                            23814 ; 4    |// Filename: metadata.h
                            23815 ; 5    |// Description:
                            23816 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            23817 ; 7    |
                            23818 ; 8    |#ifndef _METADATA_H
                            23819 ; 9    |#define _METADATA_H
                            23820 ; 10   |
                            23821 ; 11   |///////////////////////////////////////////////////////////////////////////////
                            23822 ; 12   |// MetaData definitions
                            23823 ; 13   |///////////////////////////////////////////////////////////////////////////////
                            23824 ; 14   |
                            23825 ; 15   |//#define MMC_CMD59       0x40|59
                            23826 ; 16   |
                            23827 ; 17   |///////////////////////////////////////////////////////////////////////////////
                            23828 ; 18   |// Meta Data structure definitions
                            23829 ; 19   |///////////////////////////////////////////////////////////////////////////////
                            23830 ; 20   |
                            23831 ; 21   |///////////////////////////////////////////////////////////////////////////////
                            23832 ; 22   |// MetaData definitions
                            23833 ; 23   |
                            23834 ; 24   |#define META_DATA_FOUND                     (WORD)(0)
                            23835 ; 25   |#define META_DATA_NOT_FOUND                 (WORD)(0x100)
                            23836 ; 26   |#define META_DATA_FILE_NOT_SUPPORTED        (WORD)(0x101)
                            23837 ; 27   |#define META_DATA_FILEOPEN_ERROR            (WORD)(0x200)
                            23838 ; 28   |#define META_DATA_FILEREAD_ERROR            (WORD)(0x201)
                            23839 ; 29   |#define META_DATA_FILECLOSE_ERROR           (WORD)(0x202)
                            23840 ; 30   |#define META_DATA_FILESEEK_ERROR            (WORD)(0x203)
                            23841 ; 31   |#define META_DATA_FILEWRITE_ERROR           (WORD)(0x204)
                            23842 ; 32   |#define META_DATA_SUCCESS                               (WORD)(0x205)
                            23843 ; 33   |
                            23844 ; 34   |#define META_DATA_NOT_VBR_FORMAT            (WORD)(0x102)
                            23845 ; 35   |
                            23846 ; 36   |// VBR
                            23847 ; 37   |#define VBR_NOT_DETERMINED 0
                            23848 ; 38   |#define VBR_TRUE 1
                            23849 ; 39   |
                            23850 ; 40   |#ifndef TITLE_SIZE
                            23851 ; 41   |//#define TITLE_SIZE 30
                            23852 ; 42   |#ifndef USE_PLAYLIST3
                            23853 ; 43   |#define TITLE_SIZE 256          //was 30 but LFNs require up to 256!
                            23854 ; 44   |#else
                            23855 ; 45   |#define TITLE_SIZE 80           //was 256 but music library only store up to 129!
                            23856 ; 46   |#endif
                            23857 ; 47   |#endif
                            23858 ; 48   |
                            23859 ; 49   |#ifndef ARTIST_SIZE
                            23860 ; 50   |#ifndef USE_PLAYLIST3
                            23861 ; 51   |//#define ARTIST_SIZE 30
                            23862 ; 52   |#define ARTIST_SIZE 100         // increase artist size for use with ID3V2 tags (Stmp00003110)
                            23863 ; 53   |#else
                            23864 ; 54   |#define ARTIST_SIZE 48          // increase artist size for use with ID3V2 tags (Stmp00003110)
                            23865 ; 55   |#endif
                            23866 ; 56   |#endif
                            23867 ; 57   |
                            23868 ; 58   |#ifndef ALBUM_SIZE
                            23869 ; 59   |#ifndef USE_PLAYLIST3
                            23870 ; 60   |//#define ALBUM_SIZE 30
                            23871 ; 61   |#define ALBUM_SIZE 50           // increase album size (not as much) for use with ID3V2 tags (Stmp00003110)
                            23872 ; 62   |#else
                            23873 ; 63   |#define ALBUM_SIZE 48           // increase album size (not as much) for use with ID3V2 tags (Stmp00003110)
                            23874 ; 64   |#endif
                            23875 ; 65   |#endif
                            23876 ; 66   |
                            23877 ; 67   |#ifdef USE_PLAYLIST3
                            23878 ; 68   |#ifndef GENRE_SIZE
                            23879 ; 69   |#define GENRE_SIZE 20
                            23880 ; 70   |#endif
                            23881 ; 71   |
                            23882 ; 72   |#ifndef YEAR_SIZE
                            23883 ; 73   |#define YEAR_SIZE 8
                            23884 ; 74   |#endif
                            23885 ; 75   |
                            23886 ; 76   |#ifndef TRACKNUM_SIZE
                            23887 ; 77   |#define TRACKNUM_SIZE 5 // assume track number is smaller than 0xfff (12bit or 4095)
                            23888 ; 78   |#endif
                            23889 ; 79   |
                            23890 ; 80   |#define MAX_TRACK_NUMBER 0x000fff
                            23891 ; 81   |#define UNKNOWN_TRACK_NUMBER MAX_TRACK_NUMBER
                            23892 ; 82   |#endif
                            23893 ; 83   |
                            23894 ; 84   |#define XING_TOC_SIZE   100
                            23895 ; 85   |#if MTP_BUILD
                            23896 ; 86   |// This size is used to build table for FF/RW for vbr songs,
                            23897 ; 87   |// and as there is no such function in mtp mode, it is reduced to release y-memory.
                            23898 ; 88   |#define VBR_TOC_SIZE    2
                            23899 ; 89   |#else
                            23900 ; 90   |#define VBR_TOC_SIZE    200
                            23901 ; 91   |#endif
                            23902 ; 92   |
                            23903 ; 93   |extern UCS3 g_wSongTitle[TITLE_SIZE];
                            23904 ; 94   |extern UCS3 g_wSongArtist[ARTIST_SIZE];
                            23905 ; 95   |extern UCS3 g_wSongAlbum[ALBUM_SIZE];
                            23906 ; 96   |#ifdef USE_PLAYLIST3
                            23907 ; 97   |extern UCS3 g_wSongGenre[GENRE_SIZE];
                            23908 ; 98   |extern UCS3 g_wSongYear[YEAR_SIZE];
                            23909 ; 99   |extern WORD g_wSongTrackNum;
                            23910 ; 100  |#endif
                            23911 ; 101  |
                            23912 ; 102  |extern WORD g_wVBRTOCTable[VBR_TOC_SIZE];
                            23913 ; 103  |
                            23914 ; 104  |typedef struct {
                            23915 ; 105  |    WORD        iTitleBufferLength;
                            23916 ; 106  |        UCS3       *wTitle;        // Title of Song
                            23917 ; 107  |    WORD        iArtistBufferLength;
                            23918 ; 108  |    UCS3       *wArtist;
                            23919 ; 109  |    WORD        iAlbumBufferLength;
                            23920 ; 110  |    UCS3       *wAlbum;
                            23921 ; 111  |#ifdef USE_PLAYLIST3
                            23922 ; 112  |    WORD        iGenreBufferLength;
                            23923 ; 113  |    UCS3       *wGenre;
                            23924 ; 114  |    WORD        iYearBufferLength;
                            23925 ; 115  |    UCS3       *wYear;
                            23926 ; 116  |    WORD        wTrackNum;
                            23927 ; 117  |#endif
                            23928 ; 118  |    BYTE       btGenre;       // Genre of audio file -- if MP3, use the ID3v1 tag byte
                            23929 ; 119  |        WORD       wSampRate;     // Sample Rate of song (Hz)
                            23930 ; 120  |        WORD       wNumChannels;
                            23931 ; 121  |        WORD       wBitRate;      // Bitrate of song (for MP3 VBR, this will be first bitrate found)
                            23932 ; 122  |        LONG       iTime;                 // Length of song in seconds
                            23933 ; 123  |        DWORD      dwStartPos;    // Position where audio starts. (if required by the decoder)
                            23934 ; 124  |        DWORD      dwNumBytes;    // Total Bytes in audio part of song
                            23935 ; 125  |    DWORD      dwDataBytes;   // for wma; (total bytes - header bytes)
                            23936 ; 126  |        DWORD      dwNumFrames;   // See note below on frames
                            23937 ; 127  |        BOOL       bVBR;                  // 0 = CBR or does not apply , 1 = VBR (**see question below**)
                            23938 ; 128  |        INT                iFileType;     // 0 = unknown, 1 = MP3, 2 = WMA, 4 = AAC, 8 = IMA ADPCM, etc (use defines below)
                            23939 ; 129  |        INT                iResourceNum;  // Resource number of the decoder that needed for this file
                            23940 ; 130  |} FILE_META_DATA;
                            23941 ; 131  |
                            23942 ; 132  |// File Type Defines (use for iFileType) -- matches bit defines in sysequ.inc
                            23943 ; 133  |#define UNKNOWN_TYPE   0
                            23944 ; 134  |#define MP3_TYPE       1
                            23945 ; 135  |#define WMA_TYPE       2
                            23946 ; 136  |#define AAC_TYPE       4
                            23947 ; 137  |#define IMA_ADPCM_TYPE 8
                            23948 ; 138  |#define MS_ADPCM_TYPE  16
                            23949 ; 139  |#define PCM_WAV_TYPE   32
                            23950 ; 140  |#define ASF_TYPE       64
                            23951 ; 141  |#define AUDIBLE_ACELP_TYPE 128
                            23952 ; 142  |#define AUDIBLE_MP3_TYPE   256          // 9/28/04 mmiu
                            23953 ; 143  |
                            23954 ; 144  |#define SMV_ADPCM_TYPE 512
                            23955 ; 145  |
                            23956 ; 146  |
                            23957 ; 147  |//////SRS WOW DEFS/////////////////////////////////////////////////////////////
                            23958 ; 148  |// Sample rates
                            23959 ; 149  |#ifdef WOW
                            23960 ; 150  |#define SR_48KHZ        48000
                            23961 ; 151  |#define SR_44KHZ        44100
                            23962 ; 152  |#define SR_32KHZ        32000
                            23963 ; 153  |#define SR_24KHZ        24000
                            23964 ; 154  |#define SR_22KHZ        22050
                            23965 ; 155  |#define SR_16KHZ        16000
                            23966 ; 156  |#define SR_12KHZ        12000
                            23967 ; 157  |#define SR_11KHZ        11025
                            23968 ; 158  |#define SR_8KHZ          8000
                            23969 ; 159  |#endif
                            23970 ; 160  |
                            23971 ; 161  |
                            23972 ; 162  |///////////////////////////////////////////////////////////////////////////////
                            23973 ; 163  |// MetaData prototypes
                            23974 ; 164  |///////////////////////////////////////////////////////////////////////////////
                            23975 ; 165  |
                            23976 ; 166  |RETCODE _reentrant GetFileMetaData(INT PackedPathNameAddress, INT btCurrentDevice, FILE_META_DATA *MetaData);
                            23977 ; 167  |#ifdef USE_PLAYLIST3
                            23978 ; 168  |INT _reentrant GetRelativePath(int highlight_index, int browse_type, INT* PackedPathNameAddress);
                            23979 ; 169  |INT _reentrant RetrieveSongInfo(INT a, INT b, INT *p_path);
                            23980 ; 170  |#endif
                            23981 ; 171  |
                            23982 ; 172  |#endif // #ifndef _METADATA_H
                            23983 
                            23985 
                            23986 ; 8    |
                            23987 ; 9    |#define MAX_NUM_DIR 1           //max supported directories including all subdirectories
                            23988 ; 10   |#define MAX_NUM_FILES   1       //max supported files
                            23989 ; 11   |#define MAX_SORT_ENTRIES_PER_DIRECTORY  15
                            23990 ; 12   |
                            23991 ; 13   |#define MAX_RECORDS_PER_DIRECTORY   4096        //calculated from the bits in the m_iRecordNum field in the following data structures.
                            23992 ; 14   |                                                                                        //An entry can have multiple records in the FAT for LFNs.
                            23993 ; 15   |                                                                                        //Records more than this number will not be included in the playlist content
                            23994 ; 16   |
                            23995 ; 17   |#define SFN_LENGTH      13      //8.3\ + NULL
                            23996 ; 18   |
                            23997 ; 19   |#define  _MAX_DIR_DEPTH 8
                            23998 ; 20   |#define  MAX_DIRNAME_LENGTH ((SFN_LENGTH*_MAX_DIR_DEPTH)+1)
                            23999 ; 21   |
                            24000 ; 22   |struct Bookmark{
                            24001 ; 23   |        INT       m_iTracknum;
                            24002 ; 24   |        DWORD m_dwTrackPosBytes;
                            24003 ; 25   |}; //this will save the num and position of the song selected for bookmark
                            24004 ; 26   |
                            24005 ; 27   |
                            24006 ; 28   |typedef struct{
                            24007 ; 29   |    unsigned int    m_pNext:16;                 //points to the next inline DirEntry. 
                            24008 ; 30   |        unsigned int    m_bAllocated:1; //1=allocated, 0=free.
                            24009 ; 31   |    unsigned int    m_iDevice:1;
                            24010 ; 32   |        unsigned int    m_bIsRoot:1;    //1=ROOT directory, 0= Any directory except ROOT.
                            24011 ; 33   |////////////////////////////////////////////////////////////////////////////////////////////
                            24012 ; 34   |    unsigned int    m_pDirContents:16;  //points to the first content which is a dir.
                            24013 ; 35   |///////////////////////////////////////////////////////////////////////////////////////////
                            24014 ; 36   |        unsigned int    m_pFileContents:16; //pointer in FileEntryPool where the file contents for this directory begin.
                            24015 ; 37   |////////////////////////////////////////////////////////////////////////////////////////////
                            24016 ; 38   |        unsigned int    m_iDirSector1:21;
                            24017 ; 39   |////////////////////////////////////////////////////////////////////////////////////////////
                            24018 ; 40   |        unsigned int    m_iDirOffset:12;
                            24019 ; 41   |        unsigned int    m_iRecordNum:12;        //record number of the directory record (LFN use).
                            24020 ; 42   |
                            24021 ; 43   |        unsigned int    m_iDirSector2:11;
                            24022 ; 44   |        //!! The above are implicitly used as a struct*. Using INT bitfields to save memory !!!
                            24023 ; 45   |////////////////////////////////////////////////////////////////////////////////////////////    
                            24024 ; 46   |#ifdef DEBUG_SFN
                            24025 ; 47   |        _packed BYTE name[SFN_LENGTH];
                            24026 ; 48   |#endif
                            24027 ; 49   |}DirEntry;
                            24028 ; 50   |
                            24029 ; 51   |typedef struct{
                            24030 ; 52   |        unsigned int    m_bAllocated:1; //1=allocated, 0=free.
                            24031 ; 53   |        unsigned int    m_bCurrentPlayset:1;    //1=Belongs to the current playset.
                            24032 ; 54   |        unsigned int    m_bTrackPlayed:1;               //Indicates if the track was played atleast once. Currently not used.
                            24033 ; 55   |        unsigned int    m_iDirSector1:21;
                            24034 ; 56   |//////////////////////////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  95

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24035 ; 57   |        unsigned int    m_iTrackOrder:10;               //Order of this track in the current playset.
                            24036 ; 58   |        unsigned int    m_iDirOffset:12;
                            24037 ; 59   |//////////////////////////////////////////////////////////////////////////////////////////////////////
                            24038 ; 60   |        unsigned int    m_iDevice:1;
                            24039 ; 61   |        unsigned int    m_iRecordNum:12;        //Record number of the file record (LFN use).
                            24040 ; 62   |        unsigned int    m_iDirSector2:11;
                            24041 ; 63   |//////////////////////////////////////////////////////////////////////////////////////////////////////
                            24042 ; 64   |        unsigned int    m_pNext:16;             // //points to the next inline file.
                            24043 ; 65   |//////////////////////////////////////////////////////////////////////////////////////////////////////
                            24044 ; 66   |#ifdef DEBUG_SFN
                            24045 ; 67   |        _packed BYTE name[SFN_LENGTH];
                            24046 ; 68   |#endif
                            24047 ; 69   |}FileEntry;
                            24048 
                            24093 
                            24094 ; 70   |
                            24095 ; 71   |typedef struct{
                            24096 ; 72   |        DirEntry _X* pDirEntry; //Start traversing from this directory entry
                            24097 ; 73   |        unsigned int    iReason;
                            24098 ; 74   |        unsigned int iDevice;
                            24099 ; 75   |        unsigned int iPlayset;
                            24100 ; 76   |        unsigned int iDepth;
                            24101 ; 77   |        unsigned int iTrackOrder;
                            24102 ; 78   |        unsigned int iTrackNum;
                            24103 ; 79   |        FileEntry* pFileEntry;
                            24104 ; 80   |        DirEntry _X* DirLinks[_MAX_DIR_DEPTH];  //maintains a dynamic list of directory links within the recursion
                            24105 ; 81   |        unsigned int    iTotalLinks;
                            24106 ; 82   |}TraverseTreeParams;
                            24107 ; 83   |
                            24108 ; 84   |typedef struct{
                            24109 ; 85   |        unsigned int EntryType;                         //TYPE_DIR or TYPE_FILE
                            24110 ; 86   |        FileEntry* pFileEntry;          //used if TYPE_FILE
                            24111 ; 87   |        DirEntry _X* pDirEntry;                 //used if TYPE_DIR
                            24112 ; 88   |        unsigned int iTrackNum;
                            24113 ; 89   |        unsigned int iTrackOrder;
                            24114 ; 90   |        DirEntry _X* DirLinks[_MAX_DIR_DEPTH];
                            24115 ; 91   |        unsigned int iTotalLinks;
                            24116 ; 92   |}EntryAccessInfo;
                            24117 ; 93   |
                            24118 ; 94   |typedef struct{
                            24119 ; 95   |        void* pEntry;
                            24120 ; 96   |        _packed BYTE name[SFN_LENGTH];
                            24121 ; 97   |}SFNStorage;
                            24122 ; 98   |
                            24123 ; 99   |extern DirEntry _X g_DirEntryPerDevice[];               //ROOT(s)
                            24124 ; 100  |extern DirEntry _X g_DirEntryPool[];            //Pool of directory entries, Does not contain files.
                            24125 ; 101  |extern FileEntry g_FileEntryPool[];
                            24126 
                            24141 
                            24142 ; 102  |extern EntryAccessInfo g_CurrentTrack;
                            24143 ; 103  |extern int g_iPlaylistRepeat;
                            24144 ; 104  |extern int g_bPlaylistShuffle;
                            24145 
                            24153 
                            24154 ; 105  |extern SFNStorage g_TempSFNSpace[];
                            24155 ; 106  |extern int g_iTotalTracks;
                            24156 ; 107  |
                            24157 ; 108  |extern int g_iPlaySet;
                            24158 ; 109  |
                            24159 ; 110  |extern struct Bookmark g_MarkerMusic, g_MarkerVoice;
                            24160 ; 111  |extern int g_iTotalDir;
                            24161 ; 112  |extern int g_iTotalFiles;
                            24162 ; 113  |
                            24163 ; 114  |void _reentrant ML_building_engine_init_playlist3(void);
                            24164 ; 115  |void _reentrant ML_voice_build_engine_init_playlist3(void);
                            24165 ; 116  |void _reentrant ML_merging_engine_init_playlist3(void);
                            24166 ; 117  |_reentrant void Rebuild_GetMetaData(WORD wMode,int ignored1,int*ignored2);
                            24167 ; 118  |_reentrant void Rebuild_GetFileMetaData(INT PackedPathNameAddress, INT btCurrentDevice, FILE_META_DATA *MetaData);
                            24168 ; 119  |_reentrant RETCODE AddDirToLibrary(INT iDrive, INT iDirDepth);
                            24169 ; 120  |RETCODE _reentrant ML_GetLFN(DWORD dwFastKey, INT iRecordNum, UCS3 *pBuf);
                            24170 ; 121  |
                            24171 ; 122  |#endif
                            24172 
                            24174 
                            24175 ; 5    |#include "musiclib_ghdr.h"
                            24176 
                            24178 
                            24179 ; 1    |#ifndef MUSICLIB_GHDR_H
                            24180 ; 2    |#define MUSICLIB_GHDR_H
                            24181 ; 3    |
                            24182 ; 4    |#ifdef __cplusplus
                            24183 ; 5    |extern "C" {
                            24184 ; 6    |#endif
                            24185 ; 7    |
                            24186 ; 8    |/*==================================================================================================
                            24187 ; 9    |
                            24188 ; 10   |                                        General Description
                            24189 ; 11   |
                            24190 ; 12   |====================================================================================================
                            24191 ; 13   |
                            24192 ; 14   |                               Sigmatel Inc Confidential Proprietary
                            24193 ; 15   |                               (c) Copyright Sigmatel Inc 2004, All Rights Reserved
                            24194 ; 16   |
                            24195 ; 17   |HEADER NAME: mf_sf_filename.h   AUTHOR: Developer Name      CREATION DATE: DD/MM/YYYY
                            24196 ; 18   |
                            24197 ; 19   |PRODUCT NAMES: All
                            24198 ; 20   |
                            24199 ; 21   |GENERAL DESCRIPTION:
                            24200 ; 22   |
                            24201 ; 23   |    General description of this grouping of functions.
                            24202 ; 24   |
                            24203 ; 25   |Portability: All
                            24204 ; 26   |
                            24205 ; 27   |
                            24206 ; 28   |Revision History:
                            24207 ; 29   |
                            24208 ; 30   |                         Modification        Tracking
                            24209 ; 31   |Author                       Date             Number           Description of Changes
                            24210 ; 32   |---------------------    ------------        ----------        -------------------------------------
                            24211 ; 33   |Developer Name            DD/MM/YYYY         PDaaaxxxxx        brief description of changes made
                            24212 ; 34   |
                            24213 ; 35   |
                            24214 ; 36   |====================================================================================================
                            24215 ; 37   |                                            DESCRIPTION
                            24216 ; 38   |====================================================================================================
                            24217 ; 39   |
                            24218 ; 40   |GLOBAL FUNCTIONS:
                            24219 ; 41   |    MF_global_func_name()
                            24220 ; 42   |
                            24221 ; 43   |TRACEABILITY MATRIX:
                            24222 ; 44   |    None
                            24223 ; 45   |
                            24224 ; 46   |==================================================================================================*/
                            24225 ; 47   |
                            24226 ; 48   |/*==================================================================================================
                            24227 ; 49   |                                                                Conditional Compilation Directives
                            24228 ; 50   |==================================================================================================*/
                            24229 ; 51   |#ifdef WIN32
                            24230 ; 52   |#define _PC_SIMULATION_
                            24231 ; 53   |#else
                            24232 ; 54   |#define _RUNNING_IN_EMBEDDED_
                            24233 ; 55   |#endif  // WIN32
                            24234 ; 56   |
                            24235 ; 57   |#if 1
                            24236 ; 58   |#define _NEWMUSIC_      /* install new music list */
                            24237 ; 59   |#endif
                            24238 ; 60   |
                            24239 ; 61   |#if 1
                            24240 ; 62   |#define _AUDIBLE_       /* install audible list */
                            24241 ; 63   |#endif
                            24242 ; 64   |
                            24243 ; 65   |#if 1
                            24244 ; 66   |#define _ONTHEGO_       /* install on the go list */
                            24245 ; 67   |#endif
                            24246 ; 68   |
                            24247 ; 69   |#ifdef PL3_FB
                            24248 ; 70   |#define _FOLDER_BROWSE_ // install folder browsing
                            24249 ; 71   |#endif
                            24250 ; 72   |
                            24251 ; 73   |#if 1
                            24252 ; 74   |#define _SUPPORT_2000_SONGS_
                            24253 ; 75   |#endif
                            24254 ; 76   |
                            24255 ; 77   |/*==================================================================================================
                            24256 ; 78   |                                           INCLUDE FILES
                            24257 ; 79   |==================================================================================================*/
                            24258 ; 80   |#ifdef _RUNNING_IN_EMBEDDED_
                            24259 ; 81   |#define OEM_SEEK_CUR    SEEK_CUR
                            24260 ; 82   |#define OEM_SEEK_SET    SEEK_SET
                            24261 ; 83   |#define OEM_SEEK_END    SEEK_END
                            24262 ; 84   |#else
                            24263 ; 85   |#define _X
                            24264 ; 86   |#define _Y
                            24265 ; 87   |#define _packed
                            24266 ; 88   |
                            24267 ; 89   |#define _asmfunc
                            24268 ; 90   |#define _reentrant
                            24269 ; 91   |
                            24270 ; 92   |#define OEM_SEEK_CUR    1
                            24271 ; 93   |#define OEM_SEEK_SET    0
                            24272 ; 94   |#define OEM_SEEK_END    2
                            24273 ; 95   |#endif  // _RUNNING_IN_EMBEDDED_
                            24274 ; 96   |
                            24275 ; 97   |#include "types.h"
                            24276 ; 98   |#include "exec.h"
                            24277 ; 99   |#include "messages.h"
                            24278 ; 100  |#include "project.h"
                            24279 ; 101  |
                            24280 ; 102  |/*==================================================================================================
                            24281 ; 103  |                                             CONSTANTS
                            24282 ; 104  |==================================================================================================*/
                            24283 ; 105  |/* The bit mask for 2 bits Unicode Flag selection in "uint8 unicode".
                            24284 ; 106  |Variable Represented            Bits used in "uint8 unicode"
                            24285 ; 107  |Artistname                              1:0
                            24286 ; 108  |Albumname                               3:2
                            24287 ; 109  |Genrename                               5:4
                            24288 ; 110  |Songname                                7:6
                            24289 ; 111  |----------------------------------------------------------
                            24290 ; 112  |    Value (2 bits)                      Meanings
                            24291 ; 113  |    0                                   RAW and All ASCII
                            24292 ; 114  |    1                                   Uni-code
                            24293 ; 115  |    2                                   Mixed, non-unicode
                            24294 ; 116  |
                            24295 ; 117  |    3(Genre only)               Genre is ID3v1 spec=>number
                            24296 ; 118  |*/
                            24297 ; 119  |#define BITMASK_ARTIST  (0x03)
                            24298 ; 120  |#define BITMASK_ALBUM   (0x0C)
                            24299 ; 121  |#define BITMASK_GENRE   (0x30)
                            24300 ; 122  |#define BITMASK_SONG    (0xC0)
                            24301 ; 123  |
                            24302 ; 124  |#define BITCHK_ARTIST_ALLASCII  (0x0)
                            24303 ; 125  |#define BITCHK_ALBUM_ALLASCII   (0x0)
                            24304 ; 126  |#define BITCHK_GENRE_ALLASCII   (0x0)
                            24305 ; 127  |#define BITCHK_SONG_ALLASCII    (0x0)
                            24306 ; 128  |
                            24307 ; 129  |#define BITCHK_ARTIST_UNICODE   (0x01)
                            24308 ; 130  |#define BITCHK_ALBUM_UNICODE    (0x04)
                            24309 ; 131  |#define BITCHK_GENRE_UNICODE    (0x10)
                            24310 ; 132  |#define BITCHK_SONG_UNICODE             (0x40)
                            24311 ; 133  |
                            24312 ; 134  |#define BITCHK_ARTIST_MIXCODE   (0x02)
                            24313 ; 135  |#define BITCHK_ALBUM_MIXCODE    (0x08)
                            24314 ; 136  |#define BITCHK_GENRE_MIXCODE    (0x20)
                            24315 ; 137  |#define BITCHK_SONG_MIXCODE             (0x80)
                            24316 ; 138  |
                            24317 ; 139  |#define BITCHK_GENRE_ID3V1              (0x30)
                            24318 ; 140  |
                            24319 ; 141  |#define UNKNOWN_YEAR_CODE               (1)     /* set a very large number */
                            24320 ; 142  |
                            24321 ; 143  |#define INDEX_EOF       0xFFF
                            24322 ; 144  |#ifdef _FOLDER_BROWSE_
                            24323 ; 145  |#define INDEX_ROOT  0xffe
                            24324 ; 146  |#define UNKNOWN_RECORD  0xfff
                            24325 ; 147  |#endif  // _FOLDER_BROWSE_
                            24326 ; 148  |
                            24327 ; 149  |/* Constant for item_type */
                            24328 ; 150  |#define         ITEM_ARTIST                     0
                            24329 ; 151  |#define         ITEM_ALBUM                      1
                            24330 ; 152  |#define         ITEM_GENRE                      2
                            24331 ; 153  |#define         ITEM_TRACK                      3
                            24332 ; 154  |#define         ITEM_YEAR                       4
                            24333 ; 155  |#define         ITEM_SONG_INFO_ARTIST   5
                            24334 ; 156  |#define         ITEM_SONG_INFO_ALBUM    6
                            24335 ; 157  |#define         ITEM_SONG_INFO_GENRE    7
                            24336 ; 158  |#define         ITEM_SONG_INFO_YEAR             9
                            24337 ; 159  |#ifdef _NEWMUSIC_
                            24338 ; 160  |#define         ITEM_1DAY                       10
                            24339 ; 161  |#define         ITEM_1WEEK                      11
                            24340 ; 162  |#define         ITEM_1MONTH                     12
                            24341 ; 163  |#endif
                            24342 ; 164  |#ifdef _AUDIBLE_
                            24343 ; 165  |#define         ITEM_AUDIBLE            13
                            24344 ; 166  |#endif
                            24345 ; 167  |#define         ITEM_ON_THE_GO          14
                            24346 ; 168  |
                            24347 ; 169  |#define         ITEM_VOICE                      15
                            24348 ; 170  |#define         ITEM_FMREC                      16
                            24349 ; 171  |#define         ITEM_PHOTO                      17
                            24350 ; 172  |#ifdef _FOLDER_BROWSE_
                            24351 ; 173  |#define         ITEM_INTERNAL           18
                            24352 ; 174  |#define         ITEM_EXTERNAL       19
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  96

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24353 ; 175  |#endif  // _FOLDER_BROWSE_
                            24354 ; 176  |#define     ITEM_UNKNOWN        0xff
                            24355 ; 177  |
                            24356 ; 178  |/*
                            24357 ; 179  |input parameter for void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            24358 ; 180  |option input.
                            24359 ; 181  |*/
                            24360 ; 182  |#define         ADD_OPTION_MUSIC        (0x00)
                            24361 ; 183  |#define         ADD_OPTION_VOICE        (0x01)
                            24362 ; 184  |#define         ADD_OPTION_AUDIBLE      (0x02)
                            24363 ; 185  |#ifdef _FOLDER_BROWSE_
                            24364 ; 186  |#define     ADD_OPTION_DIR      (0x03)
                            24365 ; 187  |#endif  // _FOLDER_BROWSE_
                            24366 ; 188  |
                            24367 ; 189  |/* Constant for key action */
                            24368 ; 190  |#define         ACTION_OK                               0               /* Press OK button */
                            24369 ; 191  |#define         ACTION_BACK                             1               /* Press BACK button */
                            24370 ; 192  |#define         ACTION_UP                               2               /* Press UP button */
                            24371 ; 193  |#define         ACTION_DOWN                             3               /* Press DOWN button */
                            24372 ; 194  |#define         ACTION_PLAYALL                  4               /* Play All function */
                            24373 ; 195  |#define         ACTION_MENU                             5               /* Back the browsing tree to root */
                            24374 ; 196  |
                            24375 ; 197  |#define     PLAYMODE_CURRENT_PLAYMODE_BITPOS    0
                            24376 ; 198  |#define     PLAYMODE_LAST_PLAYMODE_BITPOS       1
                            24377 ; 199  |#define     PLAYMODE_REPEAT_BITPOS              2
                            24378 ; 200  |#define     PLAYMODE_MEDIA_BITPOS               3
                            24379 ; 201  |
                            24380 ; 202  |#define         NO_SD                                   0
                            24381 ; 203  |#define         HAS_SD                                  1
                            24382 ; 204  |
                            24383 ; 205  |#define         PLAY_NORMAL                             0
                            24384 ; 206  |#define         PLAY_SHUFFLE                    1
                            24385 ; 207  |
                            24386 ; 208  |#define     PLAY_REPEAT_OFF         0
                            24387 ; 209  |#define     PLAY_REPEAT_ON          1
                            24388 ; 210  |
                            24389 ; 211  |#define     PLAY_SELECT_FLASH       0
                            24390 ; 212  |#define     PLAY_SELECT_SD          1
                            24391 ; 213  |
                            24392 ; 214  |#define         SHUFFLE_NEXT_SONG                       0
                            24393 ; 215  |#define         SHUFFLE_PREVIOUS_SONG       1
                            24394 ; 216  |
                            24395 ; 217  |#define         ON_THE_GO_EXIST                 0
                            24396 ; 218  |#define         ON_THE_GO_FULL                  1
                            24397 ; 219  |#define         ON_THE_GO_FREE                  2
                            24398 ; 220  |#define         ON_THE_GO_DEL_PLAYING   3
                            24399 ; 221  |#define         ON_THE_GO_DEL_SMALLER_ID    4
                            24400 ; 222  |
                            24401 ; 223  |#define         REC_VOICE_TYPE                  0
                            24402 ; 224  |#define         REC_FMREC_TYPE                  1
                            24403 ; 225  |#define         REC_PHOTO_TYPE                  2
                            24404 ; 226  |#define         VOICE_FILE_ADD                  0
                            24405 ; 227  |#define         VOICE_FILE_DEL                  1
                            24406 ; 228  |
                            24407 ; 229  |#define         MAX_BROWSE_WINDOW_SIZE  (8)
                            24408 ; 230  |#define         BROWSE_WINDOW_SIZE              (4)
                            24409 ; 231  |/* maximum number of song file, should not be larger than 2048 each for on-board
                            24410 ; 232  |flash or external SD card */
                            24411 ; 233  |#ifdef _SUPPORT_2000_SONGS_
                            24412 ; 234  |#define MAX_NUM_OF_SONG (2000)
                            24413 ; 235  |#else
                            24414 ; 236  |#define MAX_NUM_OF_SONG (1000)
                            24415 ; 237  |#endif // _SUPPORT_2000_SONGS_
                            24416 ; 238  |
                            24417 ; 239  |/* number of byte in one DSP word */
                            24418 ; 240  |#define NUM_OF_BYTE_IN_ONE_WORD (3)
                            24419 ; 241  |#define LEN_OF_NAME_IN_BYTE (120) /* must be an integer multiple of 3 */
                            24420 ; 242  |/* length of file pathname in byte, assuming directory and file in 8.3 format, there
                            24421 ; 243  |are 10 level directory structure */
                            24422 ; 244  |#define LEN_OF_FILEPATH_IN_BYTE (129) /* must be an integer multiple of 3 */
                            24423 ; 245  |#define LEN_OF_LONG_FILENAME_IN_BYTE (129) /* must be an integer multiple of 3 */
                            24424 ; 246  |
                            24425 ; 247  |/* number of list in new music, 1-day, 1-week, 1-month */
                            24426 ; 248  |#define NUM_OF_LIST_IN_NEW_MUSIC (3)
                            24427 ; 249  |/* number of songs in each new music list */
                            24428 ; 250  |#define NUM_OF_SONG_IN_NEW_MUSIC (40)
                            24429 ; 251  |#define NUM_OF_SONG_IN_NEW_MUSIC_DAY (20)
                            24430 ; 252  |#define NUM_OF_SONG_IN_NEW_MUSIC_WEEK (30)
                            24431 ; 253  |#define NUM_OF_SONG_IN_NEW_MUSIC_MONTH (40)
                            24432 ; 254  |/* number of songs in the on-the-fly list */
                            24433 ; 255  |#define NUM_OF_SONG_IN_ON_THE_FLY (30)
                            24434 ; 256  |/* number of files audible list */
                            24435 ; 257  |#define NUM_OF_AUDIBLE_FILE (250)
                            24436 ; 258  |
                            24437 ; 259  |#define MAX_NUM_OF_VOICE (1000)
                            24438 ; 260  |#define LEN_OF_VOICE_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 3 */
                            24439 ; 261  |#define LEN_OF_VOICE_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer multiple of 3 */
                            24440 ; 262  |
                            24441 ; 263  |#define MAX_NUM_OF_FMREC (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            24442 ; 264  |#define MAX_NUM_OF_PHOTO (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            24443 ; 265  |#ifdef _FOLDER_BROWSE_
                            24444 ; 266  |#define MAX_NUM_OF_DIR   (1000)
                            24445 ; 267  |#else
                            24446 ; 268  |#define MAX_NUM_OF_DIR   (1)
                            24447 ; 269  |#endif  // _FOLDER_BROWSE_
                            24448 ; 270  |#define LEN_OF_FMREC_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 3 */
                            24449 ; 271  |#define LEN_OF_FMREC_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer multiple of 3 */
                            24450 ; 272  |
                            24451 ; 273  |#ifndef _MAX_DIR_DEPTH
                            24452 ; 274  |#define _MAX_DIR_DEPTH  8   // referred to "playlist3internal.h"
                            24453 ; 275  |#endif  // _MAX_DIR_DEPTH
                            24454 ; 276  |
                            24455 ; 277  |/*==================================================================================================*/
                            24456 ; 278  |
                            24457 ; 279  |
                            24458 ; 280  |/*==================================================================================================
                            24459 ; 281  |                                               MACROS
                            24460 ; 282  |==================================================================================================*/
                            24461 ; 283  |
                            24462 ; 284  |/*==================================================================================================
                            24463 ; 285  |                                               ENUMS
                            24464 ; 286  |==================================================================================================*/
                            24465 ; 287  |#define NUM_OF_MEDIA                            (2)
                            24466 ; 288  |#define MEDIA_TYPE_FLASH                        (0)
                            24467 ; 289  |#define MEDIA_TYPE_SD                           (1)
                            24468 ; 290  |/*==================================================================================================
                            24469 ; 291  |                                     STRUCTURES AND OTHER TYPEDEFS
                            24470 ; 292  |==================================================================================================*/
                            24471 ; 293  |
                            24472 ; 294  |typedef char    int8;
                            24473 ; 295  |typedef short   int16;
                            24474 ; 296  |typedef int     int24;
                            24475 ; 297  |typedef long    int32;
                            24476 ; 298  |
                            24477 ; 299  |typedef int     intx;
                            24478 ; 300  |
                            24479 ; 301  |typedef unsigned char   uint8;
                            24480 ; 302  |typedef unsigned short  uint16;
                            24481 ; 303  |typedef unsigned int    uint24;
                            24482 ; 304  |typedef unsigned long   uint32;
                            24483 ; 305  |
                            24484 ; 306  |/*
                            24485 ; 307  |Any missing information in the name fields will be filled with Unknown in Unicode format.
                            24486 ; 308  |artist_name[] = Unknown; unicode = 0x01;
                            24487 ; 309  |album_name[] = Unknown; unicode = 0x04;
                            24488 ; 310  |genre_name[] = Unknown; unicode = 0x08;
                            24489 ; 311  |song_name[] = Unknown; unicode = 0x0F;
                            24490 ; 312  |*/
                            24491 ; 313  |/*
                            24492 ; 314  |path_name[] _must_have_data_:
                            24493 ; 315  |path_name[] = (Max. 120 Characters);
                            24494 ; 316  |year range:
                            24495 ; 317  |year = 0x000000-0xFFFFFF;
                            24496 ; 318  |DOCUMENT CONTROL NUMBER : Version : 01.01
                            24497 ; 319  |Unknown track number:
                            24498 ; 320  |track_number = 0x7FFFFF;
                            24499 ; 321  |unicode refer to above #define BITMASK_*
                            24500 ; 322  |*/
                            24501 ; 323  |/*
                            24502 ; 324  |Interface of UI and Music Library
                            24503 ; 325  |1) If file was created in ID3V1 format genre, UI will convert it to Unicode string.
                            24504 ; 326  |
                            24505 ; 327  |2) Music Library expected to reserve 128x7 words RAM for UI mapping table.
                            24506 ; 328  |
                            24507 ; 329  |3) UI to Music Library variable passing length definition:
                            24508 ; 330  |        All ASCII Characters:
                            24509 ; 331  |                Max. Number of Bytes Stored = 120 Bytes
                            24510 ; 332  |                Max. Number of Characters Stored/Display = 40 Characters
                            24511 ; 333  |        Unicode Characters:
                            24512 ; 334  |                Max. Number of Bytes Stored = 120 Bytes
                            24513 ; 335  |                Max. Number of Characters Stored/Display = 40 Characters
                            24514 ; 336  |
                            24515 ; 337  |4) UI input data to Music Library in two formats.
                            24516 ; 338  |        Formats:        1) All ASCII (24 bits data)
                            24517 ; 339  |                                2) Unicode + Mix. Non -Unicode (16 bits data)
                            24518 ; 340  |
                            24519 ; 341  |5) UI calling function:
                            24520 ; 342  |COMP_OPT_REN void ML_AddEntryToLibrary(RAM_SONG_INFO_T *song_info, int16 option);
                            24521 ; 343  |        int16 option definition:
                            24522 ; 344  |                option  = 0 - song_info struct contains a mp3/wma format file.
                            24523 ; 345  |                                = 1 - song_info struct contains a voice format file.
                            24524 ; 346  |                                = 2 - song_info struct contains a audible format file.
                            24525 ; 347  |
                            24526 ; 348  |        i) Only mp3/wma file (option = 0, 2) files will be sorted,
                            24527 ; 349  |        ii) Voice and audible(option = 1) file will be store in a voice_list and audible_list separately.
                            24528 ; 350  |
                            24529 ; 351  |6) Modification Date:
                            24530 ; 352  |        uint24 g_file_time:
                            24531 ; 353  |                YYMMDD: 12 bits - Year, 6 bits - Month, 6 - bits Date
                            24532 ; 354  |*/
                            24533 ; 355  |
                            24534 ; 356  |/* struct to store the song information passed from UI, this struct will be placed in
                            24535 ; 357  |ghdr\musiclib_ghdr.h and included in UI files*/
                            24536 ; 358  |typedef struct _ram_song_info {
                            24537 ; 359  |        uint24 artist_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            24538 ; 360  |        uint24 album_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            24539 ; 361  |        uint24 genre_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            24540 ; 362  |        uint24 song_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            24541 ; 363  |        uint24 path_name[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            24542 ; 364  |    uint32 g_songFastKey;
                            24543 ; 365  |        uint24 dir_name[LEN_OF_LONG_FILENAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            24544 ; 366  |        uint24 year;
                            24545 ; 367  |        uint24 track_number;
                            24546 ; 368  |        uint8 unicode;
                            24547 ; 369  |} RAM_SONG_INFO_T;
                            24548 ; 370  |
                            24549 ; 371  |/* struct to store the group name: artist, album and genre, in the flash */
                            24550 ; 372  |typedef struct _flash_group_name {
                            24551 ; 373  |        uint24 name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            24552 ; 374  |        uint8 unicode;
                            24553 ; 375  |} FLASH_GROUP_NAME_T;
                            24554 ; 376  |
                            24555 ; 377  |// struct to store directories information passed from UI
                            24556 ; 378  |#ifdef _FOLDER_BROWSE_
                            24557 ; 379  |typedef struct _ml_DirInfo {
                            24558 ; 380  |        uint24  u8Unicode : 8;
                            24559 ; 381  |        uint24  u12DirDepth : 12;
                            24560 ; 382  |        uint24  u4Added : 4;            
                            24561 ; 383  |        INT     iDirRecord;
                            24562 ; 384  |        DWORD   dwFastKey;
                            24563 ; 385  |        uint24  u24PathName[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            24564 ; 386  |} ML_DIRINFO_T;
                            24565 ; 387  |#endif  // _FOLDER_BROWSE_
                            24566 ; 388  |
                            24567 ; 389  |/*==================================================================================================
                            24568 ; 390  |                                 GLOBAL VARIABLE DECLARATIONS
                            24569 ; 391  |==================================================================================================*/
                            24570 ; 392  |extern uint24   IsPlayOnTheGo;
                            24571 ; 393  |extern FLASH_GROUP_NAME_T   browse_item_name[];
                            24572 ; 394  |extern uint24   merge_id_list_flash[];
                            24573 ; 395  |extern uint24   merge_id_list_sd[];
                            24574 ; 396  |extern INT _X   g_iBrowseWindowSize;
                            24575 ; 397  |#ifdef _FOLDER_BROWSE_
                            24576 ; 398  |extern ML_DIRINFO_T g_tDirInfoBuffer[_MAX_DIR_DEPTH];
                            24577 ; 399  |extern uint24       g_u24DirName[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            24578 ; 400  |extern uint24       g_u24BrowseNumOfDirInDir[];
                            24579 ; 401  |#endif  // _FOLDER_BROWSE_
                            24580 ; 402  |extern INT _X    *sec_temp_buf_X;
                            24581 ; 403  |extern uint24   playMode;   /* bit 0 = current play mode; bit 1 = last play mode ; bit 2 = repeat on/off(0=off/1=on) */
                            24582 ; 404  |
                            24583 ; 405  |/*==================================================================================================
                            24584 ; 406  |                                        FUNCTION PROTOTYPES
                            24585 ; 407  |==================================================================================================*/
                            24586 ; 408  |
                            24587 ; 409  |///////////////////////////////////////////////////////////////////////
                            24588 ; 410  |//! \brief
                            24589 ; 411  |//!
                            24590 ; 412  |//! \fntype Function
                            24591 ; 413  |//!
                            24592 ; 414  |//! Called by UI, to initialize the parameters before insert any item.
                            24593 ; 415  |//! Call only once before inserting items. Call once for each media.
                            24594 ; 416  |//!
                            24595 ; 417  |//! \param[in]  none
                            24596 ; 418  |//!
                            24597 ; 419  |//! \return
                            24598 ; 420  |//!
                            24599 ; 421  |///////////////////////////////////////////////////////////////////////
                            24600 ; 422  |void ML_InitLibraryParameter(void);
                            24601 ; 423  |
                            24602 ; 424  |///////////////////////////////////////////////////////////////////////
                            24603 ; 425  |//! \brief
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  97

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24604 ; 426  |//!
                            24605 ; 427  |//! \fntype Function
                            24606 ; 428  |//!
                            24607 ; 429  |//! Called by UI, the AddEntryToLibrary is the music library building
                            24608 ; 430  |//! algorithms for the flash-type memory and SD memory by sorting the song information
                            24609 ; 431  |//! by, but not limited to, album, artist, genre, year and track. Called once for each song,
                            24610 ; 432  |//! the song information is recorded in music library.
                            24611 ; 433  |//!
                            24612 ; 434  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            24613 ; 435  |//! \param[in]  RAM_SONG_INFO_T *song_info - Structure to store the song information passed from UI, this structure is defined in ghdr\musiclib_ghdr.h and included in UI files)
                            24614 ; 436  |//! \param[in]  int16 option - option = 0 -- song_info struct contains a mp3, wma or wav format file.
                            24615 ; 437  |//!
                            24616 ; 438  |//! \return
                            24617 ; 439  |//!
                            24618 ; 440  |///////////////////////////////////////////////////////////////////////
                            24619 ; 441  |void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            24620 ; 442  |
                            24621 ; 443  |///////////////////////////////////////////////////////////////////////
                            24622 ; 444  |//! \brief
                            24623 ; 445  |//!
                            24624 ; 446  |//! \fntype Function
                            24625 ; 447  |//!
                            24626 ; 448  |//! \param[in]
                            24627 ; 449  |//!
                            24628 ; 450  |//! \return
                            24629 ; 451  |//!
                            24630 ; 452  |///////////////////////////////////////////////////////////////////////
                            24631 ; 453  |#ifdef _FOLDER_BROWSE_
                            24632 ; 454  |_reentrant void ML_AddDirEntryToLibrary(uint24 u24MediaType, ML_DIRINFO_T *ptDirInfo, int16 i16Option);
                            24633 ; 455  |#endif  // _FOLDER_BROWSE_
                            24634 ; 456  |
                            24635 ; 457  |///////////////////////////////////////////////////////////////////////
                            24636 ; 458  |//! \brief
                            24637 ; 459  |//!
                            24638 ; 460  |//! \fntype Function
                            24639 ; 461  |//!
                            24640 ; 462  |//! Called by UI, flush sorted and associate list to flash when no
                            24641 ; 463  |//! more song needed to be added for that media. This function finalizes the building of
                            24642 ; 464  |//! music library for that particular media.
                            24643 ; 465  |//!
                            24644 ; 466  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            24645 ; 467  |//!
                            24646 ; 468  |//! \return
                            24647 ; 469  |//!
                            24648 ; 470  |//! \note   Bulid the library first (call ML_AddEntryToLibrary) before calling this
                            24649 ; 471  |//!         function.
                            24650 ; 472  |///////////////////////////////////////////////////////////////////////
                            24651 ; 473  |_reentrant INT ML_FlushLibraryToFlash(INT Media_type, INT b, INT *c);
                            24652 ; 474  |
                            24653 ; 475  |///////////////////////////////////////////////////////////////////////
                            24654 ; 476  |//! \brief
                            24655 ; 477  |//!
                            24656 ; 478  |//! \fntype Function
                            24657 ; 479  |//!
                            24658 ; 480  |//! \param[in]
                            24659 ; 481  |//!
                            24660 ; 482  |//! \return
                            24661 ; 483  |//!
                            24662 ; 484  |///////////////////////////////////////////////////////////////////////
                            24663 ; 485  |#ifdef _NEWMUSIC_
                            24664 ; 486  |void ML_UpdateNewMusic(void);
                            24665 ; 487  |#endif
                            24666 ; 488  |
                            24667 ; 489  |///////////////////////////////////////////////////////////////////////
                            24668 ; 490  |//! \brief
                            24669 ; 491  |//!
                            24670 ; 492  |//! \fntype Function
                            24671 ; 493  |//!
                            24672 ; 494  |//! Called by UI, to initialize the file access mechanism for all music
                            24673 ; 495  |//! library operation if the music.lib file and the music.sec file exist (call
                            24674 ; 496  |//! ML_BuildSecTableFile() if these files do not exist).
                            24675 ; 497  |//!
                            24676 ; 498  |//! \param[in]  none
                            24677 ; 499  |//!
                            24678 ; 500  |//! \return
                            24679 ; 501  |//!
                            24680 ; 502  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            24681 ; 503  |//!         must be called before calling any other music library functions.
                            24682 ; 504  |///////////////////////////////////////////////////////////////////////
                            24683 ; 505  |_reentrant INT ML_Buildl2SecTable(INT a, INT b, INT *c);
                            24684 ; 506  |
                            24685 ; 507  |///////////////////////////////////////////////////////////////////////
                            24686 ; 508  |//! \brief
                            24687 ; 509  |//!
                            24688 ; 510  |//! \fntype Function
                            24689 ; 511  |//!
                            24690 ; 512  |//! Called by UI, to initialize the file access mechanism for all music
                            24691 ; 513  |//! library operation.
                            24692 ; 514  |//! Two system files (music.lib and music.sec) is created.
                            24693 ; 515  |//! Call this only if intended to generate / refresh these files, or if the music.lib file and the
                            24694 ; 516  |//! music.sec file do not exist.
                            24695 ; 517  |//!
                            24696 ; 518  |//! \param[in]  none
                            24697 ; 519  |//!
                            24698 ; 520  |//! \return
                            24699 ; 521  |//!
                            24700 ; 522  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            24701 ; 523  |//!         must be called before calling any other music library functions.
                            24702 ; 524  |///////////////////////////////////////////////////////////////////////
                            24703 ; 525  |_reentrant INT ML_BuildSecTableFile(INT a, INT b, INT *c);
                            24704 ; 526  |
                            24705 ; 527  |///////////////////////////////////////////////////////////////////////
                            24706 ; 528  |//! \brief
                            24707 ; 529  |//!
                            24708 ; 530  |//! \fntype Function
                            24709 ; 531  |//!
                            24710 ; 532  |//! Preload the list, prepare for renew.
                            24711 ; 533  |//! IsColdBoot=TRUE: loads the list content and the path name to the on_the_fly_list
                            24712 ; 534  |//! structure in RAM.
                            24713 ; 535  |//! IsColdBoot=FALSE: updates the path name only, to the on_the_fly_list structure
                            24714 ; 536  |//! in RAM.
                            24715 ; 537  |//!
                            24716 ; 538  |//! \param[in]  uint24 IsColdBoot - Possible values: TRUE or FALSE
                            24717 ; 539  |//!
                            24718 ; 540  |//! \return
                            24719 ; 541  |//!
                            24720 ; 542  |//! \note   Use IsColdBoot=TRUE only once when the machine boot-up, other
                            24721 ; 543  |//!         time when you need to renew the list, use IsColdBoot=FALSE instead.
                            24722 ; 544  |///////////////////////////////////////////////////////////////////////
                            24723 ; 545  |void ML_LoadOnTheGo(uint24 IsColdBoot);
                            24724 ; 546  |
                            24725 ; 547  |///////////////////////////////////////////////////////////////////////
                            24726 ; 548  |//! \brief
                            24727 ; 549  |//!
                            24728 ; 550  |//! \fntype Function
                            24729 ; 551  |//!
                            24730 ; 552  |//! Save the list to flash memory.
                            24731 ; 553  |//!
                            24732 ; 554  |//! \param[in]
                            24733 ; 555  |//!
                            24734 ; 556  |//! \return
                            24735 ; 557  |//!
                            24736 ; 558  |//! \note   It is recommended to save the list as soon as possible after it was
                            24737 ; 559  |//!         changed by the user.
                            24738 ; 560  |///////////////////////////////////////////////////////////////////////
                            24739 ; 561  |void ML_SaveOnTheGo(void);      /* call at shutdownmenu.c to save the list */
                            24740 ; 562  |
                            24741 ; 563  |///////////////////////////////////////////////////////////////////////
                            24742 ; 564  |//! \brief
                            24743 ; 565  |//!
                            24744 ; 566  |//! \fntype Function
                            24745 ; 567  |//! When the Music Lib is rebuilding, the path of each song is
                            24746 ; 568  |//! compared with the path stored in the on_the_fly_list structure, to decide if it was in the
                            24747 ; 569  |//! list before, if so the ID is replaced by the new songID, and the song is keep in the list.
                            24748 ; 570  |//! Otherwise the song is deleted.
                            24749 ; 571  |//!
                            24750 ; 572  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            24751 ; 573  |//! \param[in]  uint24 _X * temp_path - Input value, the path of song to be checked.
                            24752 ; 574  |//! \param[in]  uint24 newID - Input value, the new songID of the song.
                            24753 ; 575  |//!
                            24754 ; 576  |//! \return
                            24755 ; 577  |//!
                            24756 ; 578  |///////////////////////////////////////////////////////////////////////
                            24757 ; 579  |void ML_ChkOnTheGo(uint24 Media_type, uint24 _X * temp_path, uint24 newID);
                            24758 ; 580  |
                            24759 ; 581  |///////////////////////////////////////////////////////////////////////
                            24760 ; 582  |//! \brief
                            24761 ; 583  |//!
                            24762 ; 584  |//! \fntype Function
                            24763 ; 585  |//!
                            24764 ; 586  |//! Set a flag for all the songs of Media_type to be keep or delete
                            24765 ; 587  |//! in the ML_UpdateOnTheGo().
                            24766 ; 588  |//!
                            24767 ; 589  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            24768 ; 590  |//! \param[in]  uint24 value - Possible values: TRUE (song will be keep in the list); INDEX_EOF (song will be deleted)
                            24769 ; 591  |//!
                            24770 ; 592  |//! \return
                            24771 ; 593  |//!
                            24772 ; 594  |///////////////////////////////////////////////////////////////////////
                            24773 ; 595  |void ML_ChOnTheGo(uint24 Media_type, uint24 value);
                            24774 ; 596  |
                            24775 ; 597  |///////////////////////////////////////////////////////////////////////
                            24776 ; 598  |//! \brief
                            24777 ; 599  |//!
                            24778 ; 600  |//! \fntype Function
                            24779 ; 601  |//!
                            24780 ; 602  |//! Before the list can be browse, call this function to finalize the list.
                            24781 ; 603  |//!
                            24782 ; 604  |//! \param[in]  none
                            24783 ; 605  |//!
                            24784 ; 606  |//! \return
                            24785 ; 607  |//!
                            24786 ; 608  |///////////////////////////////////////////////////////////////////////
                            24787 ; 609  |void ML_UpdateOnTheGo(void);
                            24788 ; 610  |
                            24789 ; 611  |///////////////////////////////////////////////////////////////////////
                            24790 ; 612  |//! \brief
                            24791 ; 613  |//!
                            24792 ; 614  |//! \fntype Function
                            24793 ; 615  |//!
                            24794 ; 616  |//! Called by UI, to initialize the parameters before insert any item.
                            24795 ; 617  |//! Call only once before inserting items. Call once for each media.
                            24796 ; 618  |//!
                            24797 ; 619  |//! \param[in]  none
                            24798 ; 620  |//!
                            24799 ; 621  |//! \return
                            24800 ; 622  |//!
                            24801 ; 623  |///////////////////////////////////////////////////////////////////////
                            24802 ; 624  |void ML_InitVoiceParameter(void);
                            24803 ; 625  |
                            24804 ; 626  |///////////////////////////////////////////////////////////////////////
                            24805 ; 627  |//! \brief
                            24806 ; 628  |//!
                            24807 ; 629  |//! \fntype Function
                            24808 ; 630  |//!
                            24809 ; 631  |//! \param[in]
                            24810 ; 632  |//!
                            24811 ; 633  |//! \return
                            24812 ; 634  |//!
                            24813 ; 635  |///////////////////////////////////////////////////////////////////////
                            24814 ; 636  |void ML_LoadVoiceParameter(uint24 Rec_type);
                            24815 ; 637  |
                            24816 ; 638  |///////////////////////////////////////////////////////////////////////
                            24817 ; 639  |//! \brief
                            24818 ; 640  |//!
                            24819 ; 641  |//! \fntype Function
                            24820 ; 642  |//!
                            24821 ; 643  |//! Called by UI, the ML_AddEntryToVoice is the voice library
                            24822 ; 644  |//! building algorithms for the flash-type memory by sorting the voice files by file names.
                            24823 ; 645  |//! Called once for each voice file, the information is recorded in music library.
                            24824 ; 646  |//!
                            24825 ; 647  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            24826 ; 648  |//! \param[in]  RAM_SONG_INFO_T *song_info - struct to store the song information passed from UI, this struct will be placed in ghdr\musiclib_ghdr.h and included in UI files
                            24827 ; 649  |//! \param[in]  uint24 action - option = 0 // always set zero
                            24828 ; 650  |//!
                            24829 ; 651  |//! \return
                            24830 ; 652  |//!
                            24831 ; 653  |///////////////////////////////////////////////////////////////////////
                            24832 ; 654  |void ML_AddEntryToVoice(uint24 Rec_type, RAM_SONG_INFO_T *song_info, uint24 action);
                            24833 ; 655  |
                            24834 ; 656  |///////////////////////////////////////////////////////////////////////
                            24835 ; 657  |//! \brief
                            24836 ; 658  |//!
                            24837 ; 659  |//! \fntype Function
                            24838 ; 660  |//!
                            24839 ; 661  |//! Called by UI, flush sorted and associate list to flash when no
                            24840 ; 662  |//! more voice needed to be added for that media. This function finalizes the voice building
                            24841 ; 663  |//! of music library for that particular media.
                            24842 ; 664  |//!
                            24843 ; 665  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            24844 ; 666  |//!
                            24845 ; 667  |//! \return
                            24846 ; 668  |//!
                            24847 ; 669  |//! \note   Bulid the library first (call ML_AddEntryToVoice) before calling this
                            24848 ; 670  |//!         function.
                            24849 ; 671  |///////////////////////////////////////////////////////////////////////
                            24850 ; 672  |void ML_FlushVoiceToFlash(uint24 Rec_type);
                            24851 ; 673  |
                            24852 ; 674  |///////////////////////////////////////////////////////////////////////
                            24853 ; 675  |//! \brief
                            24854 ; 676  |//!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  98

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24855 ; 677  |//! \fntype Function
                            24856 ; 678  |//!
                            24857 ; 679  |//! Called by UI, the merge the music library tables album,
                            24858 ; 680  |//! artist, genre, song and year.
                            24859 ; 681  |//!
                            24860 ; 682  |//! \param[in]  none
                            24861 ; 683  |//!
                            24862 ; 684  |//! \return
                            24863 ; 685  |//!
                            24864 ; 686  |///////////////////////////////////////////////////////////////////////
                            24865 ; 687  |void ML_MergeLibraryTables(void);
                            24866 ; 688  |
                            24867 ; 689  |///////////////////////////////////////////////////////////////////////
                            24868 ; 690  |//! \brief
                            24869 ; 691  |//!
                            24870 ; 692  |//! \fntype Function
                            24871 ; 693  |//!
                            24872 ; 694  |//! Called by UI, the merge the music library tables album,
                            24873 ; 695  |//! artist, genre, song and year.
                            24874 ; 696  |//!
                            24875 ; 697  |//! \param[in]  none
                            24876 ; 698  |//!
                            24877 ; 699  |//! \return
                            24878 ; 700  |//!
                            24879 ; 701  |///////////////////////////////////////////////////////////////////////
                            24880 ; 702  |INT _reentrant PathFormationPartial(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            24881 ; 703  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            24882 ; 704  |_reentrant void TrimUnicodeString(UCS3* pString);
                            24883 ; 705  |_reentrant void TrimPackedString(UCS3* pString);
                            24884 ; 706  |
                            24885 ; 707  |///////////////////////////////////////////////////////////////////////
                            24886 ; 708  |//! \brief
                            24887 ; 709  |//!
                            24888 ; 710  |//! \fntype Function
                            24889 ; 711  |//!
                            24890 ; 712  |//! \param[in]
                            24891 ; 713  |//!
                            24892 ; 714  |//! \return
                            24893 ; 715  |//!
                            24894 ; 716  |///////////////////////////////////////////////////////////////////////
                            24895 ; 717  |_reentrant void ML_FlushSortedListToFlash(uint24 u24MediaType);
                            24896 ; 718  |
                            24897 ; 719  |/*================================================================================================*/
                            24898 ; 720  |
                            24899 ; 721  |// Siukoon 2005-02-28
                            24900 ; 722  |#define MUSICLIB_STDRIVE_NUMBER     (0)
                            24901 ; 723  |#ifdef _SUPPORT_2000_SONGS_
                            24902 ; 724  |#define MUSICLIB_FILESIZE_IN_BYTE   (4194304L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)*2
                            24903 ; 725  |#else
                            24904 ; 726  |#define MUSICLIB_FILESIZE_IN_BYTE   (2097152L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)*2
                            24905 ; 727  |#endif  // _SUPPORT_2000_SONGS_
                            24906 ; 728  |#define MUSICLIB_FLASHPART_FILESIZE_IN_BYTE   (MUSICLIB_FILESIZE_IN_BYTE/2)
                            24907 ; 729  |#define WORD_PER_SECTOR             (171)
                            24908 ; 730  |#define BYTE_PER_SECTOR             (512)
                            24909 ; 731  |#define MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            24910 ; 732  |#define MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            24911 ; 733  |
                            24912 ; 734  |#define LB_BYTE_PER_SECTOR          (2048)
                            24913 ; 735  |#define LB_MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            24914 ; 736  |#define LB_MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            24915 ; 737  |
                            24916 ; 738  |#define MUSICLIB_FAT_ERROR_NOT_ENOUGH_MEDIA_SPACE       1
                            24917 ; 739  |#define MUSICLIB_FAT_ERROR_CREATE_FILE                  2
                            24918 ; 740  |#define MUSICLIB_FAT_ERROR_DELETE_FILE                  3
                            24919 ; 741  |#define MUSICLIB_FAT_ERROR_OPEN_FILE                    4
                            24920 ; 742  |
                            24921 ; 743  |/////////////////////
                            24922 ; 744  |
                            24923 ; 745  |#define LONG_SIZE_IN_BYTE                               (6)
                            24924 ; 746  |
                            24925 ; 747  |#ifdef _SUPPORT_2000_SONGS_
                            24926 ; 748  |#define SEC_TABLE_SIZE_IN_LONG                  (16384) // DATABASE_SIZE
                            24927 ; 749  |#else
                            24928 ; 750  |#define SEC_TABLE_SIZE_IN_LONG                  (8192)  // DATABASE_SIZE
                            24929 ; 751  |#endif // _SUPPORT_2000_SONGS_
                            24930 ; 752  |#define SEC_TABLE_SIZE_IN_BYTE                  (SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                            24931 ; 753  |
                            24932 ; 754  |#define SEC_TABLE_FLASHPART_SIZE_IN_LONG        (SEC_TABLE_SIZE_IN_LONG/2)
                            24933 ; 755  |#define SEC_TABLE_FLASHPART_SIZE_IN_BYTE        (SEC_TABLE_SIZE_IN_BYTE/2)
                            24934 ; 756  |
                            24935 ; 757  |#define NUM_OF_LONG_PER_512SEC          (85)    // 512/6=>85
                            24936 ; 758  |#ifdef _SUPPORT_2000_SONGS_
                            24937 ; 759  |#define NUM_OF_LEVEL2_SEC                               (194)   /* 97x2 */
                            24938 ; 760  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (97)    /* 8192/85 */
                            24939 ; 761  |#else
                            24940 ; 762  |#define NUM_OF_LEVEL2_SEC                               (98)    /* 49x2 */
                            24941 ; 763  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (49)    /* 4096/85 */
                            24942 ; 764  |#endif // _SUPPORT_2000_SONGS_
                            24943 ; 765  |#define LEVEL2_TABLE_SIZE                               (NUM_OF_LEVEL2_SEC*2)
                            24944 ; 766  |#define SEC_TABLE_FLASH_START_SEC               (0x00)
                            24945 ; 767  |#define SEC_TABLE_SD_START_SEC                  (NUM_OF_LEVEL2_FLASHPART_SEC)
                            24946 ; 768  |
                            24947 ; 769  |#define SEC_TABLE_FILESIZE_IN_BYTE              (BYTE_PER_SECTOR*NUM_OF_LEVEL2_SEC)
                            24948 ; 770  |#ifdef _SUPPORT_2000_SONGS_
                            24949 ; 771  |#define BYTE_FILL_INTERDB_GAP                   (320)   // 512-((8192-(85*96))*6)
                            24950 ; 772  |#else
                            24951 ; 773  |#define BYTE_FILL_INTERDB_GAP                   (((NUM_OF_LEVEL2_FLASHPART_SEC*NUM_OF_LONG_PER_512SEC)-SEC_TABLE_FLASHPART_SIZE_IN_LONG)*LONG_SIZE_IN_BYTE+2)
                            24952 ; 774  |#endif  // _SUPPORT_2000_SONGS_
                            24953 ; 775  |
                            24954 ; 776  |#define LB_SEC_TABLE_SIZE_IN_LONG                       (LB_MUSICLIB_FILESIZE_IN_SECTOR)
                            24955 ; 777  |#define LB_SEC_TABLE_SIZE_IN_BYTE                       (LB_SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                            24956 ; 778  |
                            24957 ; 779  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_LONG     (LB_SEC_TABLE_SIZE_IN_LONG/2)
                            24958 ; 780  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_BYTE     (LB_SEC_TABLE_SIZE_IN_BYTE/2)
                            24959 ; 781  |
                            24960 ; 782  |#define NUM_OF_LONG_PER_2048SEC                     (341)   // 2048/6=>341
                            24961 ; 783  |#ifdef _SUPPORT_2000_SONGS_
                            24962 ; 784  |#define NUM_OF_LEVEL2_2048SEC                           (49)    // 16384/341=>49
                            24963 ; 785  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (25)    /* 8192/341=>25 */
                            24964 ; 786  |#else
                            24965 ; 787  |#define NUM_OF_LEVEL2_2048SEC                           (25)    // 8192/341=>25
                            24966 ; 788  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (13)    /* 4096/341=>13 */
                            24967 ; 789  |#endif // _SUPPORT_2000_SONGS_
                            24968 ; 790  |
                            24969 ; 791  |#ifdef _SUPPORT_2000_SONGS_
                            24970 ; 792  |#define BYTE_FILL_INTERDB_GAP_2048                      (2000)  // 2048-((8192-(341*24))*6)
                            24971 ; 793  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2532)  // 99328-96796
                            24972 ; 794  |#else
                            24973 ; 795  |#define BYTE_FILL_INTERDB_GAP_2048                      (((341-4)*6)+2) //2024
                            24974 ; 796  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2556)  // 50176-47620
                            24975 ; 797  |#endif // _SUPPORT_2000_SONGS_
                            24976 ; 798  |
                            24977 ; 799  |#ifdef __cplusplus
                            24978 ; 800  |}
                            24979 ; 801  |#endif
                            24980 ; 802  |
                            24981 ; 803  |#endif  /* MUSICLIB_GHDR_H */
                            24982 
                            24984 
                            24985 ; 6    |#include "fsapi.h"
                            24986 
                            24988 
                            24989 ; 1    |#ifndef _FSAPI_H_
                            24990 ; 2    |#define _FSAPI_H_
                            24991 ; 3    |#include "filespec.h"
                            24992 
                            24994 
                            24995 ; 1    |#ifndef _FILESPEC_H_
                            24996 ; 2    |#define _FILESPEC_H_
                            24997 ; 3    |#include  "fstypes.h"
                            24998 
                            25000 
                            25001 ; 1    |#ifndef _FS_TYPE_H_
                            25002 ; 2    |#define _FS_TYPE_H_
                            25003 ; 3    |
                            25004 ; 4    |#include   "types.h"
                            25005 
                            25007 
                            25008 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            25009 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            25010 ; 3    |//
                            25011 ; 4    |// Filename: types.h
                            25012 ; 5    |// Description: Standard data types
                            25013 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            25014 ; 7    |
                            25015 ; 8    |#ifndef _TYPES_H
                            25016 ; 9    |#define _TYPES_H
                            25017 ; 10   |
                            25018 ; 11   |// TODO:  move this outta here!
                            25019 ; 12   |#if !defined(NOERROR)
                            25020 ; 13   |#define NOERROR 0
                            25021 ; 14   |#define SUCCESS 0
                            25022 ; 15   |#endif 
                            25023 ; 16   |#if !defined(SUCCESS)
                            25024 ; 17   |#define SUCCESS  0
                            25025 ; 18   |#endif
                            25026 ; 19   |#if !defined(ERROR)
                            25027 ; 20   |#define ERROR   -1
                            25028 ; 21   |#endif
                            25029 ; 22   |#if !defined(FALSE)
                            25030 ; 23   |#define FALSE 0
                            25031 ; 24   |#endif
                            25032 ; 25   |#if !defined(TRUE)
                            25033 ; 26   |#define TRUE  1
                            25034 ; 27   |#endif
                            25035 ; 28   |
                            25036 ; 29   |#if !defined(NULL)
                            25037 ; 30   |#define NULL 0
                            25038 ; 31   |#endif
                            25039 ; 32   |
                            25040 ; 33   |#define MAX_INT     0x7FFFFF
                            25041 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            25042 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            25043 ; 36   |#define MAX_ULONG   (-1) 
                            25044 ; 37   |
                            25045 ; 38   |#define WORD_SIZE   24              // word size in bits
                            25046 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            25047 ; 40   |
                            25048 ; 41   |
                            25049 ; 42   |#define BYTE    unsigned char       // btVarName
                            25050 ; 43   |#define CHAR    signed char         // cVarName
                            25051 ; 44   |#define USHORT  unsigned short      // usVarName
                            25052 ; 45   |#define SHORT   unsigned short      // sVarName
                            25053 ; 46   |#define WORD    unsigned int        // wVarName
                            25054 ; 47   |#define INT     signed int          // iVarName
                            25055 ; 48   |#define DWORD   unsigned long       // dwVarName
                            25056 ; 49   |#define LONG    signed long         // lVarName
                            25057 ; 50   |#define BOOL    unsigned int        // bVarName
                            25058 ; 51   |#define FRACT   _fract              // frVarName
                            25059 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            25060 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            25061 ; 54   |#define FLOAT   float               // fVarName
                            25062 ; 55   |#define DBL     double              // dVarName
                            25063 ; 56   |#define ENUM    enum                // eVarName
                            25064 ; 57   |#define CMX     _complex            // cmxVarName
                            25065 ; 58   |typedef WORD UCS3;                   // 
                            25066 ; 59   |
                            25067 ; 60   |#define UINT16  unsigned short
                            25068 ; 61   |#define UINT8   unsigned char   
                            25069 ; 62   |#define UINT32  unsigned long
                            25070 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            25071 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            25072 ; 65   |#define WCHAR   UINT16
                            25073 ; 66   |
                            25074 ; 67   |//UINT128 is 16 bytes or 6 words
                            25075 ; 68   |typedef struct UINT128_3500 {   
                            25076 ; 69   |    int val[6];     
                            25077 ; 70   |} UINT128_3500;
                            25078 ; 71   |
                            25079 ; 72   |#define UINT128   UINT128_3500
                            25080 ; 73   |
                            25081 ; 74   |// Little endian word packed byte strings:   
                            25082 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            25083 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            25084 ; 77   |// Little endian word packed byte strings:   
                            25085 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            25086 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            25087 ; 80   |
                            25088 ; 81   |// Declare Memory Spaces To Use When Coding
                            25089 ; 82   |// A. Sector Buffers
                            25090 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            25091 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            25092 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            25093 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            25094 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            25095 ; 88   |// B. Media DDI Memory
                            25096 ; 89   |#define MEDIA_DDI_MEM _Y
                            25097 ; 90   |
                            25098 ; 91   |
                            25099 ; 92   |
                            25100 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            25101 ; 94   |// Examples of circular pointers:
                            25102 ; 95   |//    INT CIRC cpiVarName
                            25103 ; 96   |//    DWORD CIRC cpdwVarName
                            25104 ; 97   |
                            25105 ; 98   |#define RETCODE INT                 // rcVarName
                            25106 ; 99   |
                            25107 ; 100  |// generic bitfield structure
                            25108 ; 101  |struct Bitfield {
                            25109 ; 102  |    unsigned int B0  :1;
                            25110 ; 103  |    unsigned int B1  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  99

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25111 ; 104  |    unsigned int B2  :1;
                            25112 ; 105  |    unsigned int B3  :1;
                            25113 ; 106  |    unsigned int B4  :1;
                            25114 ; 107  |    unsigned int B5  :1;
                            25115 ; 108  |    unsigned int B6  :1;
                            25116 ; 109  |    unsigned int B7  :1;
                            25117 ; 110  |    unsigned int B8  :1;
                            25118 ; 111  |    unsigned int B9  :1;
                            25119 ; 112  |    unsigned int B10 :1;
                            25120 ; 113  |    unsigned int B11 :1;
                            25121 ; 114  |    unsigned int B12 :1;
                            25122 ; 115  |    unsigned int B13 :1;
                            25123 ; 116  |    unsigned int B14 :1;
                            25124 ; 117  |    unsigned int B15 :1;
                            25125 ; 118  |    unsigned int B16 :1;
                            25126 ; 119  |    unsigned int B17 :1;
                            25127 ; 120  |    unsigned int B18 :1;
                            25128 ; 121  |    unsigned int B19 :1;
                            25129 ; 122  |    unsigned int B20 :1;
                            25130 ; 123  |    unsigned int B21 :1;
                            25131 ; 124  |    unsigned int B22 :1;
                            25132 ; 125  |    unsigned int B23 :1;
                            25133 ; 126  |};
                            25134 ; 127  |
                            25135 ; 128  |union BitInt {
                            25136 ; 129  |        struct Bitfield B;
                            25137 ; 130  |        int        I;
                            25138 ; 131  |};
                            25139 ; 132  |
                            25140 ; 133  |#define MAX_MSG_LENGTH 10
                            25141 ; 134  |struct CMessage
                            25142 ; 135  |{
                            25143 ; 136  |        unsigned int m_uLength;
                            25144 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            25145 ; 138  |};
                            25146 ; 139  |
                            25147 ; 140  |typedef struct {
                            25148 ; 141  |    WORD m_wLength;
                            25149 ; 142  |    WORD m_wMessage;
                            25150 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            25151 ; 144  |} Message;
                            25152 ; 145  |
                            25153 ; 146  |struct MessageQueueDescriptor
                            25154 ; 147  |{
                            25155 ; 148  |        int *m_pBase;
                            25156 ; 149  |        int m_iModulo;
                            25157 ; 150  |        int m_iSize;
                            25158 ; 151  |        int *m_pHead;
                            25159 ; 152  |        int *m_pTail;
                            25160 ; 153  |};
                            25161 ; 154  |
                            25162 ; 155  |struct ModuleEntry
                            25163 ; 156  |{
                            25164 ; 157  |    int m_iSignaledEventMask;
                            25165 ; 158  |    int m_iWaitEventMask;
                            25166 ; 159  |    int m_iResourceOfCode;
                            25167 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            25168 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            25169 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            25170 ; 163  |    int m_uTimeOutHigh;
                            25171 ; 164  |    int m_uTimeOutLow;
                            25172 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            25173 ; 166  |};
                            25174 ; 167  |
                            25175 ; 168  |union WaitMask{
                            25176 ; 169  |    struct B{
                            25177 ; 170  |        unsigned int m_bNone     :1;
                            25178 ; 171  |        unsigned int m_bMessage  :1;
                            25179 ; 172  |        unsigned int m_bTimer    :1;
                            25180 ; 173  |        unsigned int m_bButton   :1;
                            25181 ; 174  |    } B;
                            25182 ; 175  |    int I;
                            25183 ; 176  |} ;
                            25184 ; 177  |
                            25185 ; 178  |
                            25186 ; 179  |struct Button {
                            25187 ; 180  |        WORD wButtonEvent;
                            25188 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            25189 ; 182  |};
                            25190 ; 183  |
                            25191 ; 184  |struct Message {
                            25192 ; 185  |        WORD wMsgLength;
                            25193 ; 186  |        WORD wMsgCommand;
                            25194 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            25195 ; 188  |};
                            25196 ; 189  |
                            25197 ; 190  |union EventTypes {
                            25198 ; 191  |        struct CMessage msg;
                            25199 ; 192  |        struct Button Button ;
                            25200 ; 193  |        struct Message Message;
                            25201 ; 194  |};
                            25202 ; 195  |
                            25203 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            25204 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            25205 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            25206 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            25207 ; 200  |
                            25208 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            25209 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            25210 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            25211 ; 204  |
                            25212 ; 205  |#if DEBUG
                            25213 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            25214 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            25215 ; 208  |#else 
                            25216 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            25217 ; 210  |#define DebugBuildAssert(x)    
                            25218 ; 211  |#endif
                            25219 ; 212  |
                            25220 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            25221 ; 214  |//  #pragma asm
                            25222 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            25223 ; 216  |//  #pragma endasm
                            25224 ; 217  |
                            25225 ; 218  |
                            25226 ; 219  |#ifdef COLOR_262K
                            25227 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            25228 ; 221  |#elif defined(COLOR_65K)
                            25229 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            25230 ; 223  |#else
                            25231 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            25232 ; 225  |#endif
                            25233 ; 226  |    
                            25234 ; 227  |#endif // #ifndef _TYPES_H
                            25235 
                            25237 
                            25238 ; 5    |
                            25239 ; 6    |// move FSMEDIA_TABLE from devicetable.h  15Apr2005   First moved in SDK2.6.
                            25240 ; 7    |typedef struct
                            25241 ; 8    |{
                            25242 ; 9    |
                            25243 ; 10   |INT     _Y BytesPerSector;
                            25244 ; 11   |INT     _Y SectorsPerCluster;
                            25245 ; 12   |INT     _Y RsvdSectors;
                            25246 ; 13   |INT     _Y NoOfFATs;
                            25247 ; 14   |INT     _Y MaxRootDirEntries;
                            25248 ; 15   |LONG    _Y TotalSectors;
                            25249 ; 16   |LONG    _Y FATSize;
                            25250 ; 17   |LONG    _Y RootdirCluster;
                            25251 ; 18   |//INT   _Y FSInfoSector;
                            25252 ; 19   |//INT   _Y BkBootSector;
                            25253 ; 20   |LONG    _Y NextFreeCluster;
                            25254 ; 21   |LONG    _Y TotalFreeClusters;
                            25255 ; 22   |INT     _Y RootDirSectors;
                            25256 ; 23   |INT     _Y FIRSTDataSector;
                            25257 ; 24   |INT    _Y FATType;
                            25258 ; 25   |LONG   _Y TotalNoofclusters;
                            25259 ; 26   |INT    _Y ClusterMask;
                            25260 ; 27   |INT    _Y ClusterShift;
                            25261 ; 28   |INT    _Y SectorShift;
                            25262 ; 29   |INT    _Y SectorMask;
                            25263 ; 30   |INT    _Y DevicePresent;
                            25264 ; 31   |LONG   _Y FirRootdirsec;
                            25265 ; 32   |INT             _Y FSInfoSector;
                            25266 ; 33   |}FSMEDIA_TABLE;
                            25267 ; 34   |
                            25268 ; 35   |
                            25269 ; 36   |#define         MAXDEVICES              2
                            25270 ; 37   |//#define       NUMCACHES               8  // this is already in fsproj.h (2 for player 2 for mtp as of 28jun2005) TOVERIFY 2 ok for player and mtp. 
                            25271 ; 38   |
                            25272 ; 39   |// NOTE:  This offset is the same no matter what the sector actual size!  
                            25273 ; 40   |//        TOVERIFY 3.0 doesn't have this defined but uses it in filesystempresent.c. lbmlc def'd it here so I insert it here.
                            25274 ; 41   |#define         FATFS_SIGNATURE_OFFSET  510
                            25275 ; 42   |#define         BOOTSECTOR              0
                            25276 ; 43   |#define     FSINFOSECTOR        1
                            25277 ; 44   |
                            25278 ; 45   |#define     READ_MODE           1
                            25279 ; 46   |#define     WRITE_MODE          2
                            25280 ; 47   |#define     APPEND_MODE         4
                            25281 ; 48   |#define     SEQ_WRITE_MODE      8
                            25282 ; 49   |#define     DIRECTORY_MODE         16
                            25283 ; 50   |#define     CREATE_MODE        32
                            25284 ; 51   |
                            25285 ; 52   |#define     RPLUS               5
                            25286 ; 53   |#define     WPLUS                   6
                            25287 ; 54   |#define     APLUS               7
                            25288 ; 55   |
                            25289 ; 56   |
                            25290 ; 57   |
                            25291 ; 58   |#define     X_MEMORY            0
                            25292 ; 59   |#define     Y_MEMORY            2
                            25293 ; 60   |#define     P_MEMORY            4
                            25294 ; 61   |
                            25295 ; 62   |#define     FAT12               0 
                            25296 ; 63   |#define     FAT16               1   
                            25297 ; 64   |#define     FAT32               2 
                            25298 ; 65   |
                            25299 ; 66   |
                            25300 ; 67   |#define FAT12EOF            0x0FFF
                            25301 ; 68   |#define FAT16EOF            0xFFFF
                            25302 ; 69   |#define FAT32EOF            0x0FFFFFFF
                            25303 ; 70   |
                            25304 ; 71   |
                            25305 ; 72   |
                            25306 ; 73   |#define FAT12FREECX         0x000
                            25307 ; 74   |#define FAT16FREECX         0x0000
                            25308 ; 75   |#define FAT32FREECX         0x00000000
                            25309 ; 76   |
                            25310 ; 77   |
                            25311 ; 78   |#define  DBCS               1
                            25312 ; 79   |#define  UNICODE            2
                            25313 ; 80   |
                            25314 ; 81   |
                            25315 ; 82   |#define     CREATION_DATE       1
                            25316 ; 83   |#define     CREATION_TIME       2
                            25317 ; 84   |#define     MODIFICATION_DATE   3
                            25318 ; 85   |#define     MODIFICATION_TIME   4
                            25319 ; 86   |
                            25320 ; 87   |
                            25321 ; 88   |#define     READ_ONLY      0X01
                            25322 ; 89   |#define     HIDDEN         0X02
                            25323 ; 90   |#define     SYSTEM         0X04
                            25324 ; 91   |#define     VOLUME_ID      0X08
                            25325 ; 92   |#define     DIRECTORY      0X10
                            25326 ; 93   |#define     ARCHIVE        0X20
                            25327 ; 94   |
                            25328 ; 95   |#define READCOUNTER         105
                            25329 ; 96   |#define WRITECOUNTER        100
                            25330 ; 97   |#define FLUSHCOUNTER        200
                            25331 ; 98   |
                            25332 ; 99   |
                            25333 ; 100  |#define DEFAULT_MEMORY      Y_MEMORY
                            25334 ; 101  |
                            25335 ; 102  |#define  CWD_HANDLE           0
                            25336 ; 103  |#define  DIRECTORY_HANDLE     1
                            25337 ; 104  |#define  FIRST_VALID_HANDLE   2
                            25338 ; 105  |#define  END_OF_DIR_PATH      3
                            25339 ; 106  |
                            25340 ; 107  |//Constants for Sector read and write (Normal and FAT 
                            25341 ; 108  |#define         NORMALTYPE              0
                            25342 ; 109  |#define         FATTYPE                 1
                            25343 ; 110  |#define     RAWTYPE         2
                            25344 ; 111  |
                            25345 ; 112  |#define  SHORTNAMERES_CH      6
                            25346 ; 113  |#define  LONGNAMERES_CH       9
                            25347 ; 114  |#define  MAXFILENAME_CH       260
                            25348 ; 115  |
                            25349 ; 116  |#define VOLUME_TYPE          0
                            25350 ; 117  |#define DIR_TYPE             1
                            25351 ; 118  |#define FILE_TYPE            2
                            25352 ; 119  |                                           
                            25353 ; 120  |#define WRITE_TYPE_RANDOM               0
                            25354 ; 121  |#define WRITE_TYPE_SEQ_FIRST    1
                            25355 ; 122  |#define WRITE_TYPE_SEQ_NEXT             2
                            25356 ; 123  |#define WRITE_TYPE_NOREADBACK   3
                            25357 ; 124  |                  
                            25358 ; 125  |
                            25359 ; 126  |#define     HANDLEENTRYSIZE         19
                            25360 ; 127  |
                            25361 ; 128  |// DEVICERECORDSIZE is now only defined in cachedef.h so deleted from here in first 3.1 prelim 
                            25362 ; 129  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 100

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25363 ; 130  |#define     CACHEDESCRSIZE          8
                            25364 ; 131  |#define     CACHEBUFSIZE            705
                            25365 ; 132  |
                            25366 ; 133  |#define     UCS2s                     0
                            25367 ; 134  |#define     UCS3s                     1
                            25368 ; 135  |
                            25369 ; 136  |#define     FAT32FSIFREECOUNTSIZE       4
                            25370 ; 137  |
                            25371 ; 138  |#endif // _FS_TYPE_H_
                            25372 ; 139  |
                            25373 
                            25375 
                            25376 ; 4    |#define MAX_FILESNAME   13
                            25377 ; 5    |
                            25378 ; 6    |typedef struct {
                            25379 ; 7    |    INT     gCurrentRecord;
                            25380 ; 8    |    INT     DirAttribute;
                            25381 ; 9    |    _packed char    FileName[9];
                            25382 ; 10   |    _packed char    FileExtension[4];
                            25383 ; 11   |}FILESPEC;
                            25384 ; 12   |
                            25385 ; 13   |typedef struct {
                            25386 ; 14   |    INT attrib;
                            25387 ; 15   |        LONG FileSize;
                            25388 ; 16   |    int  device;
                            25389 ; 17   |    INT startrecord;
                            25390 ; 18   |    _packed char name[MAX_FILESNAME];
                            25391 ; 19   |        LONG Key;
                            25392 ; 20   |}Finddata;
                            25393 ; 21   |#endif
                            25394 ; 22   |
                            25395 
                            25397 
                            25398 ; 4    |extern _reentrant LONG Ftell(INT HandleNumber);
                            25399 ; 5    |extern _reentrant LONG Feof(INT HandleNumber);
                            25400 ; 6    |extern _reentrant INT *Fputs(INT HandleNumber,INT *Buffer);
                            25401 ; 7    |extern _reentrant LONG Fread(INT HandleNumber,INT *Buffer,LONG NumBytesToRead,INT Source_Memory,INT MOdulo);
                            25402 ; 8    |extern _reentrant INT Fgetc(INT HandleNumber);
                            25403 ; 9    |extern _reentrant INT Fputc(INT HandleNumber,INT ByteToWrite);
                            25404 ; 10   |extern _reentrant LONG ReadDirectoryRecord(INT HandleNumber,INT RecordNumber,INT *Buffer);
                            25405 ; 11   |extern _reentrant INT Fseek(INT HandleNumber,LONG NumBytesToSeek,INT SeekPosition);
                            25406 ; 12   |extern _reentrant INT Fopen(_packed char *filepath,_packed char *mode);
                            25407 ; 13   |extern _reentrant LONG Fwrite(INT HandleNumber,INT  *Buffer,LONG NumBytesToWrite,INT Source_Memory,INT MOdulo);
                            25408 ; 14   |extern _reentrant LONG Totalfreecluster(INT DeviceNum);
                            25409 ; 15   |extern _reentrant INT Rmdir(_packed char *filepath);
                            25410 ; 16   |extern _reentrant INT Rmdirw(_packed char *filepath);
                            25411 ; 17   |extern _reentrant INT Mkdir(_packed char *filepath);
                            25412 ; 18   |
                            25413 ; 19   |        //      SGTL-HK 27-05-2005
                            25414 ; 20   |extern _reentrant INT Mkdirw(UCS3 *filepath);
                            25415 ; 21   |
                            25416 ; 22   |extern _reentrant INT Chdir(_packed char *filepath);
                            25417 ; 23   |extern _reentrant INT FastOpen(LONG Key,_packed char *mode);
                            25418 ; 24   |
                            25419 ; 25   |extern _reentrant INT Setcwd(_packed char *filepath, _packed char *gCworkingDir,INT index,INT length);
                            25420 ; 26   |extern _reentrant _packed char *Getcwd(void);
                            25421 ; 27   |extern  _reentrant _packed char *Fgets(INT HandleNumber,INT NumBytesToRead, _packed char *Buffer);
                            25422 ; 28   |extern INT  FSInit(INT _X *bufx, INT _Y *bufy, INT maxdevices, INT maxhandles, INT maxcaches);
                            25423 ; 29   |extern INT  FlushCache(void);
                            25424 ; 30   |extern _reentrant INT FsShutDown(void);
                            25425 ; 31   |extern _reentrant LONG GetFileSize(INT HandleNumber);
                            25426 ; 32   |
                            25427 ; 33   |extern _reentrant INT filegetattrib(_packed char *FilePath);
                            25428 ; 34   |extern _reentrant INT Fopenw(INT *filepath,_packed char *mode);
                            25429 ; 35   |extern _reentrant INT Fremove(_packed char *filepath);
                            25430 ; 36   |extern _reentrant INT Fremovew(_packed char *filepath);
                            25431 ; 37   |extern _reentrant void DBCSToUnicode(_packed unsigned char *pDBCS, WORD *pUnicode,INT iLength);
                            25432 ; 38   |extern INT FlushCache(void);
                            25433 ; 39   |extern _reentrant INT DeleteTree(_packed char *Path);
                            25434 ; 40   |extern _reentrant INT Fclose(INT HandleNumber);
                            25435 ; 41   |extern INT FSMediaPresent(INT DeviceNum);
                            25436 ; 42   |extern INT FSFATType (INT DeviceNum);
                            25437 ; 43   |extern  INT _reentrant  GetVolumeLabel(_packed char *Buffer,INT DeviceNum);
                            25438 ; 44   |extern _reentrant INT SetVolumeLabel(_packed char *Buffer,INT DeviceNum);
                            25439 ; 45   |extern _reentrant LONG FgetFastHandle(INT HandleNumber);
                            25440 ; 46   |
                            25441 ; 47   |extern _reentrant INT ConstructLongFileName(INT HandleNumber, INT RecordNumber, INT *LFNBuffer);
                            25442 ; 48   |extern _reentrant void Uppercase(_packed char *file); 
                            25443 ; 49   |extern _reentrant INT FindNext(INT HandleNumber,Finddata *_finddata);
                            25444 
                            25454 
                            25455 ; 50   |extern _reentrant INT FindFirst(Finddata *_finddata,_packed char *FileName);
                            25456 ; 51   |extern _reentrant void ClearData(Finddata *_finddata);
                            25457 ; 52   |extern _reentrant INT GetShortfilename(LONG Key,INT *Buffer);
                            25458 ; 53   |
                            25459 ; 54   |
                            25460 ; 55   |
                            25461 ; 56   |
                            25462 ; 57   |typedef struct
                            25463 ; 58   |{
                            25464 ; 59   |
                            25465 ; 60   |INT             Day;
                            25466 ; 61   |INT             Month;
                            25467 ; 62   |INT             Year;
                            25468 ; 63   |}DIR_DATE;
                            25469 ; 64   |
                            25470 ; 65   |
                            25471 ; 66   |typedef struct
                            25472 ; 67   |{
                            25473 ; 68   |
                            25474 ; 69   |INT             Second;
                            25475 ; 70   |INT             Minute;
                            25476 ; 71   |INT             Hour;
                            25477 ; 72   |}DIR_TIME;
                            25478 ; 73   |
                            25479 ; 74   |
                            25480 ; 75   |typedef struct
                            25481 ; 76   |{
                            25482 ; 77   |LONG CurrentOffset;     
                            25483 ; 78   |LONG CurrentCluster;
                            25484 ; 79   |}HANDLECONTEXT;
                            25485 ; 80   |
                            25486 ; 81   |extern _reentrant INT filesetattrib(INT HandleNumber,INT dirattribute);
                            25487 ; 82   |extern _reentrant INT filesetdate(_packed char *FilePath,INT crt_mod_date_time_para,DIR_DATE *dirdate,DIR_TIME *dirtime);
                            25488 
                            25499 
                            25500 ; 83   |extern _reentrant INT filegetdate(INT HandleNumber,INT crt_mod_date_time_para,DIR_DATE *dirdate,DIR_TIME *dirtime);
                            25501 ; 84   |#endif
                            25502 
                            25504 
                            25505 ; 7    |////////////////////////////////////////////////////////////////////////////////
                            25506 ; 8    |//  Equates
                            25507 ; 9    |////////////////////////////////////////////////////////////////////////////////
                            25508 ; 10   |//Traversal return types
                            25509 ; 11   |#define PLAYLIST_END_TRAVERSAL_SUCCESS  (PLAYLIST_LAST_RETCODE + 1)
                            25510 ; 12   |#define PLAYLIST_END_TRAVERSAL_FAILURE  (PLAYLIST_LAST_RETCODE + 2)
                            25511 ; 13   |#define PLAYLIST_FILE_LOCATE_SUCCESS    (PLAYLIST_LAST_RETCODE + 3)
                            25512 ; 14   |
                            25513 ; 15   |#define PLAYSET_MUSIC 0
                            25514 ; 16   |#define PLAYSET_VOICE 1
                            25515 ; 17   |#define PLAYSET_FOLDER_PLAY 2
                            25516 ; 18   |#define PLAYSET_FAVORITES 3
                            25517 ; 19   |
                            25518 ; 20   |#define PLAYLIST_REPEAT_OFF     0
                            25519 ; 21   |#define PLAYLIST_REPEAT_ALL     1
                            25520 ; 22   |#define PLAYLIST_REPEAT_ONE     2
                            25521 ; 23   |
                            25522 ; 24   |#define SELECT_TRACKS   0
                            25523 ; 25   |#define ORDER_TRACKS    1
                            25524 ; 26   |#define BUILD_FILE_LINKS        2
                            25525 ; 27   |#define RESTORE_BOOKMARK 3
                            25526 ; 28   |        //      SGTL-HK 28-10-2004
                            25527 ; 29   |#define BUILD_DIR_LINKS         4
                            25528 ; 30   |
                            25529 ; 31   |
                            25530 ; 32   |#define ATTR_UNACCEPTABLE  (ATTR_HIDDEN|ATTR_SYSTEM|ATTR_VOLUME_ID)
                            25531 ; 33   |
                            25532 ; 34   |#define DIR_SEPARATOR   0x00002f        // "\"
                            25533 ; 35   |#define ROOT_SEPARATOR  0x002f3A        // ":\" swizzled
                            25534 ; 36   |
                            25535 ; 37   |#define DEPTH_VOICE_DIR 1       //depth of voice directory
                            25536 ; 38   |
                            25537 ; 39   |#define TYPE_DIR 0
                            25538 ; 40   |#define TYPE_FILE 1
                            25539 ; 41   |
                            25540 ; 42   |#define IS_TRASH        0
                            25541 ; 43   |#define IS_VOICE_DIR 1
                            25542 ; 44   |#define IS_VALID_AUDIO 2
                            25543 ; 45   |#define IS_VOICE_FILE  3
                            25544 ; 46   |
                            25545 ; 47   |//List containing audio file extensions
                            25546 ; 48   |#define WMA_FILE_EXT     0x414D57
                            25547 ; 49   |#define MP3_FILE_EXT     0x33504d
                            25548 ; 50   |#define WAV_FILE_EXT     0x564157
                            25549 ; 51   |#define MP4_FILE_EXT     0x34504d
                            25550 ; 52   |#define M4A_FILE_EXT     0x41344d
                            25551 ; 53   |#define ASF_FILE_EXT     0x465341
                            25552 ; 54   |#define AUDIBLE_FILE_EXT         0x004141
                            25553 ; 55   |#define JPG_FILE_EXT     0x47504a
                            25554 ; 56   |#define BMP_FILE_EXT     0x504d42
                            25555 ; 57   |#define SMV_FILE_EXT     0x564d53
                            25556 ; 58   |
                            25557 ; 59   |#define VOICE_PATH_0    0x2f3a61        // a:/ in dyslexical order
                            25558 ; 60   |#define VOICE_PATH_1    0x494f56        // VOI in dyslexical order
                            25559 ; 61   |#define VOICE_PATH_2    0x2f4543        // CE/ in dyslexical order
                            25560 ; 62   |#define VOICE_PATH_3    0x000000        // terminating 0
                            25561 ; 63   |
                            25562 ; 64   |#define FM_PATH_0               0x2f3a61        // a:/ in dyslexical order
                            25563 ; 65   |#define FM_PATH_1               0x2f4d46        // FM/ in dyslexical order
                            25564 ; 66   |#define FM_PATH_2               0x000000        // terminating 0
                            25565 ; 67   |
                            25566 ; 68   |#define LINEIN_PATH_0   0x2f3a61        // a:/ in dyslexical order
                            25567 ; 69   |#define LINEIN_PATH_1   0x4e494c        // LIN in dyslexical order
                            25568 ; 70   |#define LINEIN_PATH_2   0x492d45        // E-I in dyslexical order
                            25569 ; 71   |#define LINEIN_PATH_3   0x002f4e        // N/  in dyslexical order
                            25570 ; 72   |
                            25571 ; 73   |#define NAME_SFN        0
                            25572 ; 74   |#define NAME_LFN        1
                            25573 ; 75   |//Error code for unsupported file Names or Extensions
                            25574 ; 76   |#define META_DATA_FILE_NOT_SUPPORTED        (WORD)(0x101)
                            25575 ; 77   |
                            25576 ; 78   |#define FINDDATA_CACHE_SIZE   20
                            25577 ; 79   |
                            25578 ; 80   |// this number is used to skip mac resource fork files when loading the playlist
                            25579 ; 81   |// the resource SFN start with _ end with the same extension (i.e. mp3)
                            25580 ; 82   |// a SMALL sample of test files shows that the resource file is typically 82 bytes.
                            25581 ; 83   |#define MAC_RESOURCE_NUM_BYTES   512
                            25582 ; 84   |
                            25583 ; 85   |extern int g_iPlaylistRepeat;
                            25584 ; 86   |extern int g_bPlaylistShuffle;
                            25585 ; 87   |extern DWORD dStart, dEnd, dDiff;       //for timing measurements
                            25586 ; 88   |extern _packed BYTE DirPath[MAX_DIRNAME_LENGTH];
                            25587 ; 89   |extern BOOL g_Rebuild;
                            25588 ; 90   |extern RAM_SONG_INFO_T  song_info;
                            25589 ; 91   |extern INT  g_file_time;
                            25590 ; 92   |extern INT  g_unicode;
                            25591 ; 93   |extern DWORD    g_dwFastKey;
                            25592 ; 94   |extern INT  g_iRecordNum;
                            25593 ; 95   |extern DWORD    g_FileKey;
                            25594 ; 96   |extern DIR_DATE g_dirdate;
                            25595 ; 97   |extern DIR_TIME g_dirtime;
                            25596 ; 98   |extern INT  *pHighestNumber;
                            25597 ; 99   |extern INT  g_iHighestVoiceNumber;
                            25598 ; 100  |extern INT  g_iHighestFMNumber;
                            25599 ; 101  |extern INT  g_iHighestLineNumber;
                            25600 ; 102  |
                            25601 ; 103  |INT _reentrant Playlist_GetPlaySet(void);
                            25602 ; 104  |INT _reentrant Playlist_SetPlaySet(INT, INT, INT*);
                            25603 ; 105  |INT _reentrant Playlist_Initialize(INT, INT, INT*);
                            25604 ; 106  |INT _reentrant Playlist_BuildMusicLib(INT iIgnored1, INT iIgnored2, INT* pIgnored);
                            25605 ; 107  |_reentrant RETCODE Playlist_PopulateMusicLib(int iDevice, int iDepth, DWORD dwDirKey,INT RecordNumber);
                            25606 ; 108  |_reentrant INT Playlist_SetPlaySet(INT , INT, INT*);
                            25607 ; 109  |void _reentrant Playlist_ResetPlayset(void);
                            25608 ; 110  |BOOL _reentrant Playlist_ValidateEntry(INT iEntryType,INT iReason, INT* pPtr);
                            25609 ; 111  |
                            25610 ; 112  |///////////////////////////////////////////////////////////////////////////////////////////////////////////
                            25611 ; 113  |/////playlist3 helper functions
                            25612 ; 114  |//////////////////////////////////////////////////////////////////////////////////////////////////////////
                            25613 ; 115  |BOOL _reentrant Playlist_IsValidAudioFile(LONG lFileSize, _packed BYTE* pFileName);
                            25614 ; 116  |_reentrant INT Playlist_GetFileExtention(INT iIgnored1, INT iIgnored2, INT* pPtr);
                            25615 ; 117  |_reentrant BOOL IsTrashDir(_packed BYTE* pszName);
                            25616 ; 118  |_reentrant DWORD Playlist_GenerateFastKey(INT iDevice,LONG DirSector,INT iDirOffset);
                            25617 ; 119  |_reentrant INT ExtractDirSector1(DWORD Key);
                            25618 ; 120  |_reentrant INT ExtractDirSector2(DWORD Key);
                            25619 ; 121  |_reentrant INT ExtractDirOffset(DWORD Key);
                            25620 ; 122  |_reentrant RETCODE Playlist_GetRootString(_packed BYTE* pBuffer, INT iDevice);
                            25621 ; 123  |_reentrant RETCODE Playlist_LocateFileEntryFromName(INT iUnused1, INT iUnused2, INT* pPtr);
                            25622 ; 124  |_reentrant INT Playlist_LocateDirEntryFromName(INT iUnused1, INT iUnused2, INT* pPtr);
                            25623 ; 125  |_reentrant BOOL IsVoiceDir(DirEntry _X* pDirEntry);
                            25624 ; 126  |_reentrant RETCODE Playlist_GetSFN(INT iEntryType , INT pEntry, INT* pName);
                            25625 ; 127  |_reentrant RETCODE Playlist_GetLFN(INT iEntryType , INT pEntry, INT* pName);
                            25626 ; 128  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            25627 ; 129  |
                            25628 ; 130  |DWORD GetDclkCount(void);
                            25629 ; 131  |
                            25630 ; 132  |_reentrant INT CopyFindFirst(int mDirEntry, int mfinddata, int *mFileSpec);
                            25631 ; 133  |_reentrant INT CopyFindNext(INT HandleNumber,int mfinddata, int* ptr);
                            25632 ; 134  |
                            25633 ; 135  |_reentrant void BuildVoiceFilePath(void);
                            25634 ; 136  |_reentrant void BuildFMFilePath(void);
                            25635 ; 137  |_reentrant void BuildLINEINFilePath(void);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 101

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25636 ; 138  |_reentrant void GetVoiceFastKey(WORD wFastKeyBitField);
                            25637 ; 139  |_reentrant INT AddSongToLibrary(int a, int drive, void* b);
                            25638 ; 140  |#endif
                            25639 
                            25641 
                            25642 ; 43   |#include  "playmodemenu.h"
                            25643 
                            25645 
                            25646 ; 1    |#ifndef _PLAYMODE_H
                            25647 ; 2    |#define _PLAYMODE_H
                            25648 ; 3    |
                            25649 ; 4    |#include "types.h"
                            25650 
                            25652 
                            25653 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            25654 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            25655 ; 3    |//
                            25656 ; 4    |// Filename: types.h
                            25657 ; 5    |// Description: Standard data types
                            25658 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            25659 ; 7    |
                            25660 ; 8    |#ifndef _TYPES_H
                            25661 ; 9    |#define _TYPES_H
                            25662 ; 10   |
                            25663 ; 11   |// TODO:  move this outta here!
                            25664 ; 12   |#if !defined(NOERROR)
                            25665 ; 13   |#define NOERROR 0
                            25666 ; 14   |#define SUCCESS 0
                            25667 ; 15   |#endif 
                            25668 ; 16   |#if !defined(SUCCESS)
                            25669 ; 17   |#define SUCCESS  0
                            25670 ; 18   |#endif
                            25671 ; 19   |#if !defined(ERROR)
                            25672 ; 20   |#define ERROR   -1
                            25673 ; 21   |#endif
                            25674 ; 22   |#if !defined(FALSE)
                            25675 ; 23   |#define FALSE 0
                            25676 ; 24   |#endif
                            25677 ; 25   |#if !defined(TRUE)
                            25678 ; 26   |#define TRUE  1
                            25679 ; 27   |#endif
                            25680 ; 28   |
                            25681 ; 29   |#if !defined(NULL)
                            25682 ; 30   |#define NULL 0
                            25683 ; 31   |#endif
                            25684 ; 32   |
                            25685 ; 33   |#define MAX_INT     0x7FFFFF
                            25686 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            25687 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            25688 ; 36   |#define MAX_ULONG   (-1) 
                            25689 ; 37   |
                            25690 ; 38   |#define WORD_SIZE   24              // word size in bits
                            25691 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            25692 ; 40   |
                            25693 ; 41   |
                            25694 ; 42   |#define BYTE    unsigned char       // btVarName
                            25695 ; 43   |#define CHAR    signed char         // cVarName
                            25696 ; 44   |#define USHORT  unsigned short      // usVarName
                            25697 ; 45   |#define SHORT   unsigned short      // sVarName
                            25698 ; 46   |#define WORD    unsigned int        // wVarName
                            25699 ; 47   |#define INT     signed int          // iVarName
                            25700 ; 48   |#define DWORD   unsigned long       // dwVarName
                            25701 ; 49   |#define LONG    signed long         // lVarName
                            25702 ; 50   |#define BOOL    unsigned int        // bVarName
                            25703 ; 51   |#define FRACT   _fract              // frVarName
                            25704 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            25705 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            25706 ; 54   |#define FLOAT   float               // fVarName
                            25707 ; 55   |#define DBL     double              // dVarName
                            25708 ; 56   |#define ENUM    enum                // eVarName
                            25709 ; 57   |#define CMX     _complex            // cmxVarName
                            25710 ; 58   |typedef WORD UCS3;                   // 
                            25711 ; 59   |
                            25712 ; 60   |#define UINT16  unsigned short
                            25713 ; 61   |#define UINT8   unsigned char   
                            25714 ; 62   |#define UINT32  unsigned long
                            25715 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            25716 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            25717 ; 65   |#define WCHAR   UINT16
                            25718 ; 66   |
                            25719 ; 67   |//UINT128 is 16 bytes or 6 words
                            25720 ; 68   |typedef struct UINT128_3500 {   
                            25721 ; 69   |    int val[6];     
                            25722 ; 70   |} UINT128_3500;
                            25723 ; 71   |
                            25724 ; 72   |#define UINT128   UINT128_3500
                            25725 ; 73   |
                            25726 ; 74   |// Little endian word packed byte strings:   
                            25727 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            25728 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            25729 ; 77   |// Little endian word packed byte strings:   
                            25730 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            25731 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            25732 ; 80   |
                            25733 ; 81   |// Declare Memory Spaces To Use When Coding
                            25734 ; 82   |// A. Sector Buffers
                            25735 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            25736 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            25737 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            25738 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            25739 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            25740 ; 88   |// B. Media DDI Memory
                            25741 ; 89   |#define MEDIA_DDI_MEM _Y
                            25742 ; 90   |
                            25743 ; 91   |
                            25744 ; 92   |
                            25745 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            25746 ; 94   |// Examples of circular pointers:
                            25747 ; 95   |//    INT CIRC cpiVarName
                            25748 ; 96   |//    DWORD CIRC cpdwVarName
                            25749 ; 97   |
                            25750 ; 98   |#define RETCODE INT                 // rcVarName
                            25751 ; 99   |
                            25752 ; 100  |// generic bitfield structure
                            25753 ; 101  |struct Bitfield {
                            25754 ; 102  |    unsigned int B0  :1;
                            25755 ; 103  |    unsigned int B1  :1;
                            25756 ; 104  |    unsigned int B2  :1;
                            25757 ; 105  |    unsigned int B3  :1;
                            25758 ; 106  |    unsigned int B4  :1;
                            25759 ; 107  |    unsigned int B5  :1;
                            25760 ; 108  |    unsigned int B6  :1;
                            25761 ; 109  |    unsigned int B7  :1;
                            25762 ; 110  |    unsigned int B8  :1;
                            25763 ; 111  |    unsigned int B9  :1;
                            25764 ; 112  |    unsigned int B10 :1;
                            25765 ; 113  |    unsigned int B11 :1;
                            25766 ; 114  |    unsigned int B12 :1;
                            25767 ; 115  |    unsigned int B13 :1;
                            25768 ; 116  |    unsigned int B14 :1;
                            25769 ; 117  |    unsigned int B15 :1;
                            25770 ; 118  |    unsigned int B16 :1;
                            25771 ; 119  |    unsigned int B17 :1;
                            25772 ; 120  |    unsigned int B18 :1;
                            25773 ; 121  |    unsigned int B19 :1;
                            25774 ; 122  |    unsigned int B20 :1;
                            25775 ; 123  |    unsigned int B21 :1;
                            25776 ; 124  |    unsigned int B22 :1;
                            25777 ; 125  |    unsigned int B23 :1;
                            25778 ; 126  |};
                            25779 ; 127  |
                            25780 ; 128  |union BitInt {
                            25781 ; 129  |        struct Bitfield B;
                            25782 ; 130  |        int        I;
                            25783 ; 131  |};
                            25784 ; 132  |
                            25785 ; 133  |#define MAX_MSG_LENGTH 10
                            25786 ; 134  |struct CMessage
                            25787 ; 135  |{
                            25788 ; 136  |        unsigned int m_uLength;
                            25789 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            25790 ; 138  |};
                            25791 ; 139  |
                            25792 ; 140  |typedef struct {
                            25793 ; 141  |    WORD m_wLength;
                            25794 ; 142  |    WORD m_wMessage;
                            25795 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            25796 ; 144  |} Message;
                            25797 ; 145  |
                            25798 ; 146  |struct MessageQueueDescriptor
                            25799 ; 147  |{
                            25800 ; 148  |        int *m_pBase;
                            25801 ; 149  |        int m_iModulo;
                            25802 ; 150  |        int m_iSize;
                            25803 ; 151  |        int *m_pHead;
                            25804 ; 152  |        int *m_pTail;
                            25805 ; 153  |};
                            25806 ; 154  |
                            25807 ; 155  |struct ModuleEntry
                            25808 ; 156  |{
                            25809 ; 157  |    int m_iSignaledEventMask;
                            25810 ; 158  |    int m_iWaitEventMask;
                            25811 ; 159  |    int m_iResourceOfCode;
                            25812 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            25813 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            25814 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            25815 ; 163  |    int m_uTimeOutHigh;
                            25816 ; 164  |    int m_uTimeOutLow;
                            25817 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            25818 ; 166  |};
                            25819 ; 167  |
                            25820 ; 168  |union WaitMask{
                            25821 ; 169  |    struct B{
                            25822 ; 170  |        unsigned int m_bNone     :1;
                            25823 ; 171  |        unsigned int m_bMessage  :1;
                            25824 ; 172  |        unsigned int m_bTimer    :1;
                            25825 ; 173  |        unsigned int m_bButton   :1;
                            25826 ; 174  |    } B;
                            25827 ; 175  |    int I;
                            25828 ; 176  |} ;
                            25829 ; 177  |
                            25830 ; 178  |
                            25831 ; 179  |struct Button {
                            25832 ; 180  |        WORD wButtonEvent;
                            25833 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            25834 ; 182  |};
                            25835 ; 183  |
                            25836 ; 184  |struct Message {
                            25837 ; 185  |        WORD wMsgLength;
                            25838 ; 186  |        WORD wMsgCommand;
                            25839 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            25840 ; 188  |};
                            25841 ; 189  |
                            25842 ; 190  |union EventTypes {
                            25843 ; 191  |        struct CMessage msg;
                            25844 ; 192  |        struct Button Button ;
                            25845 ; 193  |        struct Message Message;
                            25846 ; 194  |};
                            25847 ; 195  |
                            25848 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            25849 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            25850 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            25851 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            25852 ; 200  |
                            25853 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            25854 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            25855 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            25856 ; 204  |
                            25857 ; 205  |#if DEBUG
                            25858 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            25859 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            25860 ; 208  |#else 
                            25861 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            25862 ; 210  |#define DebugBuildAssert(x)    
                            25863 ; 211  |#endif
                            25864 ; 212  |
                            25865 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            25866 ; 214  |//  #pragma asm
                            25867 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            25868 ; 216  |//  #pragma endasm
                            25869 ; 217  |
                            25870 ; 218  |
                            25871 ; 219  |#ifdef COLOR_262K
                            25872 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            25873 ; 221  |#elif defined(COLOR_65K)
                            25874 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            25875 ; 223  |#else
                            25876 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            25877 ; 225  |#endif
                            25878 ; 226  |    
                            25879 ; 227  |#endif // #ifndef _TYPES_H
                            25880 
                            25882 
                            25883 ; 5    |
                            25884 ; 6    |// order of PLAYMODE selection
                            25885 ; 7    |// must match order of struct MenuItem defined in eqmenu.c
                            25886 ; 8    |#define FIRST_PM        0
                            25887 ; 9    |#define PM_NORMAL       0
                            25888 ; 10   |#define PM_REPEAT1      1
                            25889 ; 11   |#define PM_REPEATALL    2
                            25890 ; 12   |#define LAST_VOICE_PM   2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 102

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25891 ; 13   |#define PM_SHUFFLE              3   
                            25892 ; 14   |#define PM_SHUFFLE_REPEAT 4 
                            25893 ; 15   |#define LAST_PM     4
                            25894 ; 16   |#define PMMENU_COUNT   (LAST_PM+1)
                            25895 ; 17   |
                            25896 ; 18   |#ifdef S6B33B0A_LCD
                            25897 ; 19   |#define PMMENU_PAGE1_COUNT      PMMENU_COUNT
                            25898 ; 20   |#endif
                            25899 ; 21   |
                            25900 ; 22   |#ifdef SED15XX_LCD
                            25901 ; 23   |#define PMMENU_PAGE1_COUNT      4
                            25902 ; 24   |#endif
                            25903 ; 25   |
                            25904 ; 26   |//Repeat Message Parameters
                            25905 ; 27   |#define REPEAT_OFF         0
                            25906 ; 28   |#define REPEAT_ONE         1
                            25907 ; 29   |#define REPEAT_ALL         2
                            25908 ; 30   |//#define REPEAT_SONG        2
                            25909 ; 31   |
                            25910 ; 32   |//Shuffle Message Parameters
                            25911 ; 33   |#define SHUFFLE_OFF        0
                            25912 ; 34   |#define SHUFFLE_ON         1
                            25913 ; 35   |
                            25914 ; 36   |extern INT g_iPlayModeSetting;
                            25915 ; 37   |#ifdef USE_PLAYLIST3
                            25916 ; 38   |extern INT  g_shuffle_start;
                            25917 ; 39   |extern INT  g_iShuffleSetting;   // Shuffle Setting
                            25918 ; 40   |extern INT  g_iRepeatSetting;    // Repeat Setting
                            25919 ; 41   |#endif  // USE_PLAYLIST3
                            25920 ; 42   |
                            25921 ; 43   |#endif
                            25922 
                            25924 
                            25925 ; 44   |#else
                            25926 ; 45   |#ifdef   USE_PLAYLIST5
                            25927 ; 46   |#include  "playlist5.h"
                            25928 ; 47   |#endif
                            25929 ; 48   |#endif
                            25930 ; 49   |#endif
                            25931 ; 50   |#endif
                            25932 ; 51   |
                            25933 ; 52   |#include "battery.h"
                            25934 
                            25936 
                            25937 ; 1    |//;///////////////////////////////////////////////////////////////////////////////
                            25938 ; 2    |//; Copyright(C) SigmaTel, Inc. 2000-2004
                            25939 ; 3    |//;
                            25940 ; 4    |//; Filename: battery.h
                            25941 ; 5    |//; Description: 
                            25942 ; 6    |//;///////////////////////////////////////////////////////////////////////////////
                            25943 ; 7    |
                            25944 ; 8    |#ifndef _BATTERY_H
                            25945 ; 9    |#define _BATTERY_H
                            25946 ; 10   |
                            25947 ; 11   |
                            25948 ; 12   |// Functions  
                            25949 ; 13   |extern _reentrant void SysLRADCBrownoutInit(WORD wLowResADCBrownoutLevel);
                            25950 ; 14   |extern _reentrant WORD SysBatteryGetLevel(void);
                            25951 ; 15   |extern _reentrant WORD MvToLradcResult(WORD mVolts);
                            25952 ; 16   |extern _reentrant void SysBatteryLRADCInit(void);
                            25953 ; 17   |extern _reentrant void SysLRADCBrownoutIsrInit(void);
                            25954 ; 18   |
                            25955 ; 19   |// player resource drive refresh allowed only when battery usable % is above this value. 
                            25956 ; 20   |// 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline voltage to do a refresh.
                            25957 ; 21   |// LIION will also require 50% which will work but that could be changed in the future. 
                            25958 ; 22   |#define RESOURCE_REFRESH_MIN_BATT_PCT 50
                            25959 ; 23   |
                            25960 ; 24   |
                            25961 ; 25   |#endif // _BATTERY_H
                            25962 ; 26   |
                            25963 ; 27   |
                            25964 ; 28   |
                            25965 ; 29   |
                            25966 
                            25968 
                            25969 ; 53   |
                            25970 ; 54   |#ifdef BATTERY_CHARGE
                            25971 ; 55   |#include "batterycharge.h"
                            25972 
                            25974 
                            25975 ; 1    |#ifndef __BATTERYCHARGE_H
                            25976 ; 2    |#define __BATTERYCHARGE_H
                            25977 ; 3    |
                            25978 ; 4    |//entry point for menus. function called via SysCallFunction()
                            25979 ; 5    |#ifdef STMP_BUILD_PLAYER
                            25980 ; 6    |_reentrant int BatteryChargeStateMachine(int a, int b, int *c);
                            25981 ; 7    |#else
                            25982 ; 8    |_reentrant void BatteryChargeStateMachine(void);
                            25983 ; 9    |#endif
                            25984 ; 10   |
                            25985 ; 11   |_reentrant WORD BatteryChargeInitialize(void);
                            25986 ; 12   |_reentrant void BatteryChargeDisableCharging(BOOL);
                            25987 ; 13   |_reentrant void BatteryChargeEnableCharging(void);
                            25988 ; 14   |_reentrant BOOL BatteryChargeIsCharging(void);
                            25989 ; 15   |_reentrant BOOL BatteryChargeIsTrickleCharging(void);
                            25990 ; 16   |
                            25991 ; 17   |_reentrant WORD BatteryChargeImplementationInitialize(void);
                            25992 ; 18   |_reentrant void BatteryChargeImplementationSample(BOOL);
                            25993 ; 19   |_reentrant WORD BatteryChargeImplementatonGetCurrentLimit(void);
                            25994 ; 20   |
                            25995 ; 21   |
                            25996 ; 22   |#endif 
                            25997 
                            25999 
                            26000 ; 56   |#endif
                            26001 ; 57   |
                            26002 ; 58   |#include "sysvolume.h"
                            26003 
                            26005 
                            26006 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            26007 ; 2    |// Copyright(C) SigmaTel, Inc. 2002
                            26008 ; 3    |//
                            26009 ; 4    |// Filename: sysvolume.h
                            26010 ; 5    |// Description: Prototypes for the Multi-Stage Volume control and variables
                            26011 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            26012 ; 7    |
                            26013 ; 8    |#ifndef _SYSVOLUME_H
                            26014 ; 9    |#define _SYSVOLUME_H
                            26015 ; 10   |
                            26016 ; 11   |
                            26017 ; 12   |// Volume adjustment modes
                            26018 ; 13   |#define VOLUME_MODE_DAC         0
                            26019 ; 14   |#define VOLUME_MODE_LINE1       1
                            26020 ; 15   |#define VOLUME_MODE_LINE2       2
                            26021 ; 16   |#define VOLUME_MODE_DACLINE1    3
                            26022 ; 17   |
                            26023 ; 18   |
                            26024 ; 19   |extern int g_iUserVolume;                                   // User-Controlled Volume
                            26025 ; 20   |extern int g_iVolumeSteps;                                  // Number of available volume steps in current mode
                            26026 ; 21   |extern int g_iVolumeMode;
                            26027 ; 22   |
                            26028 ; 23   |void _reentrant SysUpdateVolume(void);
                            26029 ; 24   |
                            26030 ; 25   |_inline void _reentrant SysIncrementVolume(void)
                            26031 ; 26   |{
                            26032 ; 27   |    g_iUserVolume ++;
                            26033 ; 28   |    SysUpdateVolume();
                            26034 ; 29   |}
                            26035 ; 30   |
                            26036 ; 31   |_inline void _reentrant SysDecrementVolume(void)
                            26037 ; 32   |{
                            26038 ; 33   |    g_iUserVolume --;
                            26039 ; 34   |    SysUpdateVolume();
                            26040 ; 35   |}
                            26041 ; 36   |#endif // #ifndef _SYSVOLUME_H
                            26042 
                            26044 
                            26045 ; 59   |#include "mainmenu.h" // current menu check for MENU_FMTUNER
                            26046 
                            26048 
                            26049 ; 1    |#ifndef _MAIN_MENU_H
                            26050 ; 2    |#define _MAIN_MENU_H
                            26051 ; 3    |
                            26052 ; 4    |// menus in mainmenu
                            26053 ; 5    |#define MAINMENU_FIRST  0
                            26054 ; 6    |
                            26055 ; 7    |enum _MENU_ID
                            26056 ; 8    |{
                            26057 ; 9    |        MENU_MUSIC = 0,
                            26058 ; 10   |#ifdef JPEG_APP
                            26059 ; 11   |        MENU_JPEG_DISPLAY,
                            26060 ; 12   |#endif
                            26061 ; 13   |#ifdef MOTION_VIDEO
                            26062 ; 14   |        MENU_MVIDEO,
                            26063 ; 15   |#endif
                            26064 ; 16   |        MENU_VOICE,
                            26065 ; 17   |
                            26066 ; 18   |/*This version does not use PL5
                            26067 ; 19   |#ifdef USE_PLAYLIST5
                            26068 ; 20   |#ifndef REMOVE_FM
                            26069 ; 21   |    MENU_FMREC,
                            26070 ; 22   |#endif
                            26071 ; 23   |    MENU_LINEIN,
                            26072 ; 24   |#ifdef AUDIBLE
                            26073 ; 25   |        MENU_AUDIBLE,
                            26074 ; 26   |#endif
                            26075 ; 27   |#endif  // #ifdef USE_PLAYLIST5
                            26076 ; 28   |*/
                            26077 ; 29   |
                            26078 ; 30   |#ifdef USE_PLAYLIST3
                            26079 ; 31   |#ifdef AUDIBLE
                            26080 ; 32   |        MENU_AUDIBLE,
                            26081 ; 33   |#endif
                            26082 ; 34   |#endif
                            26083 ; 35   |#ifndef REMOVE_FM
                            26084 ; 36   |        MENU_FMTUNER,
                            26085 ; 37   |#endif
                            26086 ; 38   |        MENU_RECORD,
                            26087 ; 39   |        MENU_SETTINGS,
                            26088 ; 40   |        MENU_SHUTDOWN,
                            26089 ; 41   |        MENU_TIME_DATE,
                            26090 ; 42   |        MENU_AB,
                            26091 ; 43   |        MENU_DELETE,
                            26092 ; 44   |        MENU_ABOUT,
                            26093 ; 45   |#ifdef SPECTRUM_ANAL
                            26094 ; 46   |        MENU_SPECTROGRAM,
                            26095 ; 47   |#endif
                            26096 ; 48   |        MENU_MAIN_EXIT
                            26097 ; 49   |};
                            26098 ; 50   |
                            26099 ; 51   |
                            26100 ; 52   |#define MAINMENU_LAST    MENU_MAIN_EXIT
                            26101 ; 53   |#define MAINMENU_COUNT  (MAINMENU_LAST+1)
                            26102 ; 54   |
                            26103 ; 55   |#ifdef S6B33B0A_LCD
                            26104 ; 56   |#define MAINMENU_PAGE1_COUNT    MAINMENU_COUNT
                            26105 ; 57   |#endif
                            26106 ; 58   |
                            26107 ; 59   |#ifdef SED15XX_LCD
                            26108 ; 60   |#define MAINMENU_PAGE1_COUNT    4
                            26109 ; 61   |#endif
                            26110 ; 62   |
                            26111 ; 63   |
                            26112 ; 64   |// Media error constants
                            26113 ; 65   |// Each device gets 5 bits for error codes, in the global g_FSinitErrorCode.
                            26114 ; 66   |// If there is no external device, the internal device uses bits 0-4.  If there
                            26115 ; 67   |// is an external device, the internal device is shifted up 5 bits (to bits 5-9),
                            26116 ; 68   |// and the external device uses bits 0-4.  (More than one external device is not
                            26117 ; 69   |// supported in the current code.)
                            26118 ; 70   |
                            26119 ; 71   |#define ERROR_ON_INTERNAL_MEDIA         0x0F
                            26120 ; 72   |#define INTERNAL_MEDIA_NOT_SIGMATEL_FORMAT      0x010
                            26121 ; 73   |
                            26122 ; 74   |#define ERROR_ON_EXTERNAL_MEDIA                         0x0E
                            26123 ; 75   |#define EXTERNAL_MEDIA_NOT_SIGMATEL_FORMAT      0x010
                            26124 ; 76   |
                            26125 ; 77   |#define ERROR_ON_INTERNAL_MEDIA_SHIFTED         0x01E0
                            26126 ; 78   |#define INTERNAL_MEDIA_NOT_SIGMATEL_FORMAT_SHIFTED      0x020
                            26127 ; 79   |
                            26128 ; 80   |#ifdef USE_PLAYLIST3
                            26129 ; 81   |extern INT  g_current_index;
                            26130 ; 82   |extern INT  g_current_size;
                            26131 ; 83   |extern _packed BYTE g_strMusicLib_FilePath[];
                            26132 ; 84   |extern _packed BYTE g_strMusicLib_SecTable_FilePath[];
                            26133 ; 85   |extern INT  g_iFileHandle;
                            26134 ; 86   |extern INT  g_ML_save_on_exit;
                            26135 ; 87   |extern WORD g_rsrc_TimeDate_CodeBank;
                            26136 ; 88   |#endif  // USE_PLAYLIST3
                            26137 ; 89   |
                            26138 ; 90   |////////////////////////////////////////////////////////////////////////////////
                            26139 ; 91   |//  Prototypes
                            26140 ; 92   |////////////////////////////////////////////////////////////////////////////////
                            26141 ; 93   |#ifdef USE_PLAYLIST3
                            26142 ; 94   |void _reentrant ML_building_engine_init(void);
                            26143 ; 95   |#endif  // USE_PLAYLIST3
                            26144 ; 96   |
                            26145 ; 97   |#endif
                            26146 
                            26148 
                            26149 ; 60   |
                            26150 ; 61   |///////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 103

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26151 ; 62   |//  Prototypes
                            26152 ; 63   |///////////////////////////////////////////////////////////////////////////////
                            26153 ; 64   |#if DEBUG
                            26154 ; 65   |void _reentrant UpdateMLCErrorStatus(void);
                            26155 ; 66   |extern _reentrant INT Convert_itoa(INT Number,_packed char *string);
                            26156 ; 67   |#endif
                            26157 ; 68   |
                            26158 ; 69   |///////////////////////////////////////////////////////////////////////////////
                            26159 ; 70   |//  Externs
                            26160 ; 71   |///////////////////////////////////////////////////////////////////////////////
                            26161 ; 72   |#if DEBUG
                            26162 ; 73   |extern int g_NumErrors;
                            26163 ; 74   |extern WORD wResourceTag;
                            26164 ; 75   |#endif
                            26165 ; 76   |
                            26166 ; 77   |#ifndef MEDIA_STATE_BITMASK
                            26167 ; 78   |// Since only 1 removable device for either configuration this value is the same
                            26168 ; 79   |// for both SM/MMC builds. If more than one removable device, need to add a bit
                            26169 ; 80   |// for each device and change display function
                            26170 ; 81   |#define MEDIA_STATE_BITMASK 1
                            26171 ; 82   |#endif
                            26172 ; 83   |
                            26173 ; 84   |#pragma optimize 1
                            26175 ; 85   |
                            26176 ; 86   |
                            26177 ; 87   |_X BOOL g_bSongStringScroll=FALSE;
                            26178 
                            26179 
X:0000                      26180         org     x,".xdatadisplay",init:
                            26181 Fg_bSongStringScroll:
X:0000 000000               26182         dc      $000000
                            26185 
                            26186 ; 88   |_X INT  g_iSongStringOffset=0;
                            26187 
                            26188 Fg_iSongStringOffset:
X:0001 000000               26189         dc      $000000
                            26192 
                            26193 ; 89   |_X INT  g_iSongStringLength=0;
                            26194 
                            26195 Fg_iSongStringLength:
X:0002 000000               26196         dc      $000000
                            26199 
                            26200 ; 90   |
                            26201 ; 91   |_X BOOL g_bArtistStringScroll=FALSE;
                            26202 
                            26203 Fg_bArtistStringScroll:
X:0003 000000               26204         dc      $000000
                            26207 
                            26208 ; 92   |_X INT  g_iArtistStringOffset=0;
                            26209 
                            26210 Fg_iArtistStringOffset:
X:0004 000000               26211         dc      $000000
                            26214 
                            26215 ; 93   |_X INT  g_iArtistStringLength=0;
                            26216 
                            26217 Fg_iArtistStringLength:
X:0005 000000               26218         dc      $000000
                            26221 
                            26222 ; 94   |
                            26223 ; 95   |_X BOOL g_bAlbumStringScroll=FALSE;
                            26224 
                            26225 Fg_bAlbumStringScroll:
X:0006 000000               26226         dc      $000000
                            26229 
                            26230 ; 96   |_X INT  g_iAlbumStringOffset=0;
                            26231 
                            26232 Fg_iAlbumStringOffset:
X:0007 000000               26233         dc      $000000
                            26236 
                            26237 ; 97   |_X INT  g_iAlbumStringLength=0;
                            26238 
                            26239 Fg_iAlbumStringLength:
X:0008 000000               26240         dc      $000000
                            26243 
                            26244 ; 98   |
                            26245 ; 99   |
                            26246 ; 100  |_reentrant void ClearRange(int x, int y, int cx, int cy);
                            26247 ; 101  |_reentrant void DrawBitmap(int x, int y, int iResource);
                            26248 ; 102  |_reentrant int DisplayContrast( int bDisplay, int iIgnored1, void *pPtr);
                            26249 ; 103  |_reentrant int DisplayBacklight( int bDisplay, int iIgnored1, void *pPtr);
                            26250 ; 104  |_reentrant int DisplayTitleBitmap( int bDisplay, int iIgnored1, void *pPtr);
                            26251 ; 105  |_reentrant int DisplayPlaySet( int bDisplay, int iIgnored2, int *pPtr);
                            26252 ; 106  |
                            26253 ; 107  |
                            26254 ; 108  |BOOL SecondsToHourMinSecStruct(int iSeconds, struct HourMinSecStruct *pStruct);
                            26255 ; 109  |WORD _reentrant DisplayGetContrast(void);
                            26256 ; 110  |_reentrant int GetPlayMode(void);
                            26257 ; 111  |_asmfunc int SysGetVolume(void);
                            26258 ; 112  |_asmfunc int EncoderGetStatus(void);
                            26259 ; 113  |_reentrant int GetABMode(void);
                            26260 ; 114  |
                            26261 ; 115  |_reentrant BOOL IsEncWarningActive(void); // helper functions for DisplayVoiceMode()
                            26262 ; 116  |_reentrant int DisplayWarning(void);
                            26263 ; 117  |_reentrant int DisplayVoiceMode(int bDisplay, int iIgnored, int *pPtr); // DVRWARN
                            26264 ; 118  |
                            26265 ; 119  |int _reentrant DisplayHoldButtonActivated(void);
                            26266 ; 120  |
                            26267 ; 121  |#ifdef MMC
                            26268 ; 122  |extern WORD wMediaState;
                            26269 ; 123  |#else
                            26270 ; 124  |WORD wMediaState = FALSE;
                            26271 ; 125  |#endif
                            26272 ; 126  |extern WORD Btl_Flags;
                            26273 ; 127  |extern WORD LowResAdcBattAvg;
                            26274 ; 128  |extern WORD g_wRawContrast;
                            26275 ; 129  |
                            26276 ; 130  |
                            26277 ; 131  |#ifdef USE_PLAYLIST3
                            26278 ; 132  |extern int g_current_index;
                            26279 ; 133  |extern int g_current_size;
                            26280 ; 134  |#endif //#ifdef USE_PLAYLIST3
                            26281 ; 135  |
                            26282 ; 136  |#ifdef USE_PLAYLIST5
                            26283 ; 137  |extern PL5_PL_QUEUE    g_PL5_PL_queue;
                            26284 ; 138  |#endif
                            26285 ; 139  |
                            26286 ; 140  |#ifdef WOW
                            26287 ; 141  |extern BOOL    g_bWOWEnable;
                            26288 ; 142  |#endif
                            26289 ; 143  |struct HourMinSecStruct {
                            26290 ; 144  |    int m_iHours;
                            26291 ; 145  |    int m_iMinutes;
                            26292 ; 146  |    int m_iSeconds;
                            26293 ; 147  |};
                            26294 ; 148  |
                            26295 ; 149  |
                            26296 ; 150  |/* These global variables give the direct access to the Tuner data for the
                            26297 ; 151  | * current PLL setting. They are either in tunermodule.c or philips5767.c.
                            26298 ; 152  | * These external variables are found in the fmtunermenu.c.
                            26299 ; 153  | * These are updated the last time the MENU_TUNER_TUNED message
                            26300 ; 154  | * was received. The stereobroadcast bit changes with the signal strength.
                            26301 ; 155  | */
                            26302 ; 156  |extern  WORD    g_wTunedFrequency;
                            26303 ; 157  |extern  BOOL    g_bStereoBroadcast;
                            26304 ; 158  |//extern  INT     s_iFMSignalStrengthRSSI;
                            26305 ; 159  |extern void* DisplayQueueDescriptor;
                            26306 ; 160  |int GetEmptySpace(void*);
                            26307 ; 161  |
                            26308 ; 162  |_reentrant void SysPostMessageWithChecking(int, ...);
                            26309 ; 163  |
                            26310 ; 164  |#pragma asm
P:0000                      26313     org p,".ptextdisplay2":
                            26314     EXTERN FDisplayQueueDescriptor
                            26315     EXTERN FGetEmptySpace
                            26316     EXTERN SysWaitOnEvent
                            26317     EXTERN SysPostMessage
                            26318     EXTERN FSysPostMessage
                            26319 
                            26320     ;This only does checking on the display message queue.
                            26321 FSysPostMessageWithChecking
                            26322     pop  a
                            26323     push a1
                            26324     push SSH
                            26325     push a1
P:0000 60F400 rrrrrr  3    326326     move #FDisplayQueueDescriptor,r0
P:0002 5EFF00         4    726322     move    y:-(r7),a
P:0003 5C5F00         2    926323     move    a1,y:(r7)+
P:0004 055F7C         2   1126324     movec   SSH,y:(r7)+
P:0005 5C5F00         2   1326325     move    a1,y:(r7)+
P:0006 0BF080 rrrrrr  6   1926327     jsr  FGetEmptySpace             ;see how much is left
                            26328     pop  b                         ;get length
P:0008 5FFF00         4   2326328     move    y:-(r7),b
                            26329     pop  SSH
P:0009 05FF7C         4   2726329     movec   y:-(r7),SSH
P:000A 20000D         2   2926330     cmp  a,b
P:000B 0AF0AF rrrrrr  6   3526331     jle  _EnoughRoom
P:000D 5F8013r        2   3726332     clr a	         y:<Const_000001,b
P:000E 21D000         2   3926334     move a,r0
P:000F 0BF080 rrrrrr  6   4526335     jsr  SysWaitOnEvent
P:0011 0AF080 rrrrrr  6   5126336     jmp FSysPostMessageWithChecking
                            26337 _EnoughRoom
P:0013 0BF080 rrrrrr  6   5726338     jsr  FSysPostMessage
P:0015 00000C         4   6126339     rts
                            26340 ; 194  |#pragma endasm
                            26341 ; 195  |
                            26342 ; 196  |#ifndef REMOVE_FM
                            26343 ; 197  |////////////////////////////////////////////////////////////////////////////////
                            26344 ; 198  |//
                            26345 ; 199  |//>  Name:          _reentrant int DisplayFMTunerFrequency(int bDisplay, int iIgnored2, int *pPtr)
                            26346 ; 200  |//
                            26347 ; 201  |//   Type:          Function
                            26348 ; 202  |//
                            26349 ; 203  |//   Description:   Updates the display with FM frequency in MHz, Px preset,
                            26350 ; 204  |//                  and Mono/Stereo indicator
                            26351 ; 205  |//
                            26352 ; 206  |//   Inputs:        bDisplay--display or not
                            26353 ; 207  |//                  iIgnored2-- ignored
                            26354 ; 208  |//                  pPtr --currently ignored
                            26355 ; 209  |//
                            26356 ; 210  |//  Notes:          Some of these functions do not clear the range.  prior to drawing for memory
                            26357 ; 211  |//                  savings.  See the code to verify that bDisplay is actually used.
                            26358 ; 212  |//<
                            26359 ; 213  |////////////////////////////////////////////////////////////////////////////////
                            26360 ; 214  |_reentrant int DisplayFMTunerFrequency(int bDisplay, int iIgnored2, int *pPtr)
                            26361 ; 215  |{
                            26362 
P:0000                      26363         org     p,".ptextdisplay":
                            26370 FDisplayFMTunerFrequency:
                            26387 
                            26388 ; 216  |    iIgnored2;pPtr;
                            26389 ; 217  |
                            26390 ; 218  |    ClearRange(FM_TUNER_FREQUENCY_X_POS,FM_TUNER_FREQUENCY_Y_POS,
                            26391 ; 219  |               FM_TUNER_FREQUENCY_X_SIZE,FM_TUNER_FREQUENCY_Y_SIZE+30);
                            26392 
P:0000 055F7C         2    226371         movec   ssh,y:(r7)+
P:0001 045FA0         2    426382         movec   m0,n7
P:0002 57F400 000018  3    726394         move    #>24,b
P:0004 44F400 00003C  3   1026397         move    #>$3C,x0
P:0006 46F400 000026  3   1326398         move    #>38,y0
P:0008 205F00         2   1526374         move    (r7)+
P:0009 5C6F00         4   1926384         move    a1,y:(r7+n7)
P:000A 56F400 00001E  3   2226396         move    #>30,a
P:000C 0BF080 rrrrrr  6   2826399         jsr     FClearRange
                            26401 
                            26402 ; 220  |
                            26403 ; 221  |    if(bDisplay)
                            26404 
P:000E 045FA0         2   3026406         movec   m0,n7
P:000F 000000         2   3226406         nop             ; (inserted)
P:0010 5FEF00         4   3626408         move    y:(r7+n7),b
P:0011 20000B         2   3826409         tst     b
P:0012 0AF0AA rrrrrr  6   4426412         jeq     L6
                            26413 
                            26414 ; 222  |    {
                            26415 ; 223  |#if 1
                            26416 ; 224  |        /* display preset index number and tuned frequency on the first line */
                            26417 ; 225  |        if (g_wCurrentPreset)
                            26418 
P:0014 5FF000 rrrrrr  3   4726420         move    y:Fg_wCurrentPreset,b
P:0016 2B0000         2   4926422         move    #0,b2
P:0017 20000B         2   5126423         tst     b
P:0018 0AF0AA rrrrrr  6   5726424         jeq     L5
                            26425 
                            26426 ; 226  |                {
                            26427 ; 227  |                SysPostMessageWithChecking(5,LCD_PRINT_STRING_ADDR,FM_TUNER_PRESET_X_POS,FM_TUNER_PRESET_Y_POS,"P");
                            26428 
P:001A 65F400 rrrrrr  3   6026432         move    #L3,r5
P:001C 292200         2   6226430         move    #34,b0
P:001D 2D1E00         2   6426431         move    #30,b1
P:001E 47F400 030008  3   6726439         move    #196616,y1
P:0020 6D5F00         2   6926433         move    r5,y:(r7)+
P:0021 595F00         2   7126435         move    b0,y:(r7)+
P:0022 290500         2   7326442         move    #5,b0
P:0023 5D5F00         2   7526437         move    b1,y:(r7)+
P:0024 4F5F00         2   7726440         move    y1,y:(r7)+
P:0025 595F00         2   7926443         move    b0,y:(r7)+
P:0026 0BF080 rrrrrr  6   8526445         jsr     FSysPostMessageWithChecking
                            26450 
                            26451 ; 228  |                SysPostMessageWithChecking(7,LCD_PRINT_NUMBER,FM_TUNER_PRESET_X_POS+CHAR_SIZE_X,FM_TUNER_PRESET_Y_POS,g_wCurrentPreset,2,'0');
                            26452 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 104

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0028 3F0500         2   8726446         move    #5,n7
P:0029 293000         2   8926455         move    #$30,b0
P:002A 4CF000 rrrrrr  3   9226454         move    y:Fg_wCurrentPreset,x0
P:002C 56F400 030013  3   9526469         move    #196627,a
P:002E 204700         2   9726448         move    (r7)-n7
P:002F 595F00         2   9926456         move    b0,y:(r7)+
P:0030 290200         2  10126458         move    #2,b0
P:0031 595F00         2  10326459         move    b0,y:(r7)+
P:0032 292200         2  10526463         move    #34,b0
P:0033 4C5F00         2  10726461         move    x0,y:(r7)+
P:0034 595F00         2  10926464         move    b0,y:(r7)+
P:0035 292400         2  11126466         move    #36,b0
P:0036 595F00         2  11326467         move    b0,y:(r7)+
P:0037 290700         2  11526472         move    #7,b0
P:0038 5E5F00         2  11726470         move    a,y:(r7)+
P:0039 595F00         2  11926473         move    b0,y:(r7)+
P:003A 0BF080 rrrrrr  6  12526475         jsr     FSysPostMessageWithChecking
                            26480 
                            26481 ; 229  |                }
                            26482 ; 230  |#else
                            26483 ; 231  |        SysPostMessageWithChecking(7,LCD_PRINT_NUMBER,FM_TUNER_PRESET_X_POS,FM_TUNER_PRESET_Y_POS,s_iFMSignalStrengthRSSI,3,' ');
                            26484 ; 232  |
                            26485 ; 233  |#endif
                            26486 ; 234  |#ifdef SD_USE_50KHZ_TUNING_GRID
                            26487 ; 235  |        SysPostMessageWithChecking(7,LCD_PRINT_NUMBER,FM_TUNER_FREQUENCY_X_POS,FM_TUNER_FREQUENCY_Y_POS,((g_wCurrentFrequency)/1000),3,' ');
                            26488 ; 236  |        SysPostMessageWithChecking(7,LCD_PRINT_NUMBER,FM_TUNER_FRAC_FREQUENCY_X_POS,FM_TUNER_FREQUENCY_Y_POS,((g_wCurrentFrequency)/10)%100,2,'0');
                            26489 ; 237  |        SysPostMessageWithChecking(5,LCD_PRINT_STRING_ADDR,FM_TUNER_FREQUENCY_DOT_X_POS,FM_TUNER_FREQUENCY_Y_POS,".");
                            26490 ; 238  |        /* show the stereo indicator on the third line */
                            26491 ; 239  |                //Todo show stereo all the timeSysPostMessageWithChecking(5,LCD_PRINT_STRING_RSRC,FM_TUNER_PILOT_X_POS,FM_TUNER_PILOT_Y_POS,g_bStereoBroadcast ? RSRC_STRING_STEREO : RSRC_STRING_MONO);
                            26492 ; 240  |                SysPostMessageWithChecking(5,LCD_PRINT_STRING_RSRC,FM_TUNER_PILOT_X_POS,FM_TUNER_PILOT_Y_POS,g_bStereoBroadcast ? RSRC_STRING_STEREO : RSRC_STRING_MONO);
                            26493 ; 241  |#else
                            26494 ; 242  |        SysPostMessageWithChecking(7,LCD_PRINT_NUMBER,FM_TUNER_FREQUENCY_X_POS,FM_TUNER_FREQUENCY_Y_POS,((g_wCurrentFrequency+50)/1000),3,' ');
                            26495 
P:003C 3F0700         2  12726476         move    #7,n7
P:003D 000000         2  12926476         nop             ; (inserted)
P:003E 204700         2  13126478         move    (r7)-n7
P:003F 5EF000 rrrrrr  3  13426497 L5:     move    y:Fg_wCurrentFrequency,a
P:0041 46F400 000032  3  13726498         move    #>50,y0
P:0043 57F450 0003E8  3  14026499         add     y0,a	                #1000,b
P:0045 0BF080 rrrrrr  6  14626501         jsr     Rdiv_uiuiui
P:0047 292000         2  14826502         move    #$20,b0
P:0048 2D1800         2  15026503         move    #24,b1
P:0049 2C0700         2  15226504         move    #7,a1
P:004A 47F400 00001E  3  15526506         move    #>30,y1
P:004C 46F400 030013  3  15826505         move    #196627,y0
P:004E 595F00         2  16026507         move    b0,y:(r7)+
P:004F 290300         2  16226509         move    #3,b0
P:0050 595F00         2  16426510         move    b0,y:(r7)+
P:0051 585F00         2  16626512         move    a0,y:(r7)+
P:0052 5D5F00         2  16826514         move    b1,y:(r7)+
P:0053 4F5F00         2  17026516         move    y1,y:(r7)+
P:0054 4E5F00         2  17226518         move    y0,y:(r7)+
P:0055 5C5F00         2  17426520         move    a1,y:(r7)+
P:0056 0BF080 rrrrrr  6  18026522         jsr     FSysPostMessageWithChecking
                            26527 
                            26528 ; 243  |        SysPostMessageWithChecking(7,LCD_PRINT_NUMBER,FM_TUNER_FRAC_FREQUENCY_X_POS,FM_TUNER_FREQUENCY_Y_POS,((g_wCurrentFrequency+50)/100)%10,1,' ');
                            26529 
P:0058 3F0700         2  18226523         move    #7,n7
P:0059 5EF000 rrrrrr  3  18526531         move    y:Fg_wCurrentFrequency,a
P:005B 57F400 000064  3  18826534         move    #>100,b
P:005D 46F400 000032  3  19126532         move    #>50,y0
P:005F 204750         2  19326533         add     y0,a	                (r7)-n7
P:0060 0BF080 rrrrrr  6  19926535         jsr     Rdiv_uiuiui
P:0062 210E00         2  20126537         move    a0,a
P:0063 57F400 00000A  3  20426536         move    #>10,b
P:0065 0BF080 rrrrrr  6  21026538         jsr     Rmod_uiuiui
P:0067 292000         2  21226540         move    #$20,b0
P:0068 2D1800         2  21426539         move    #24,b1
P:0069 46F400 030013  3  21726553         move    #196627,y0
P:006B 595F00         2  21926541         move    b0,y:(r7)+
P:006C 290100         2  22126543         move    #1,b0
P:006D 595F00         2  22326544         move    b0,y:(r7)+
P:006E 293300         2  22526550         move    #51,b0
P:006F 585F00         2  22726546         move    a0,y:(r7)+
P:0070 5D5F00         2  22926548         move    b1,y:(r7)+
P:0071 595F00         2  23126551         move    b0,y:(r7)+
P:0072 290700         2  23326556         move    #7,b0
P:0073 4E5F00         2  23526554         move    y0,y:(r7)+
P:0074 595F00         2  23726557         move    b0,y:(r7)+
P:0075 0BF080 rrrrrr  6  24326559         jsr     FSysPostMessageWithChecking
                            26564 
                            26565 ; 244  |        SysPostMessageWithChecking(5,LCD_PRINT_STRING_ADDR,FM_TUNER_FREQUENCY_DOT_X_POS,FM_TUNER_FREQUENCY_Y_POS,".");
                            26566 
P:0077 3F0700         2  24526560         move    #7,n7
P:0078 64F400 rrrrrr  3  24826569         move    #L4,r4
P:007A 291800         2  25026572         move    #24,b0
P:007B 2D0500         2  25226568         move    #5,b1
P:007C 45F400 030008  3  25526578         move    #196616,x1
P:007E 204700         2  25726562         move    (r7)-n7
P:007F 6C5F00         2  25926570         move    r4,y:(r7)+
P:0080 595F00         2  26126573         move    b0,y:(r7)+
P:0081 293000         2  26326575         move    #$30,b0
P:0082 595F00         2  26526576         move    b0,y:(r7)+
P:0083 4D5F00         2  26726579         move    x1,y:(r7)+
P:0084 5D5F00         2  26926581         move    b1,y:(r7)+
P:0085 0BF080 rrrrrr  6  27526583         jsr     FSysPostMessageWithChecking
                            26588 
                            26589 ; 245  |        /* show the stereo indicator on the third line */
                            26590 ; 246  |                //Todo show stereo all the timeSysPostMessageWithChecking(5,LCD_PRINT_STRING_RSRC,FM_TUNER_PILOT_X_POS,FM_TUNER_PILOT_Y_POS,g_bStereoBroadcast ? RSRC_STRING_STEREO : RSRC_STRING_MONO);
                            26591 ; 247  |                SysPostMessageWithChecking(5,LCD_PRINT_STRING_RSRC,FM_TUNER_PILOT_X_POS,FM_TUNER_PILOT_Y_POS,g_bStereoBroadcast ? RSRC_STRING_STEREO : RSRC_STRING_MONO);
                            26592 
P:0087 5FF000 rrrrrr  3  27826594         move    y:Fg_bStereoBroadcast,b
P:0089 2B0000         2  28026595         move    #0,b2
P:008A 3F050B         2  28226596         tst     b	                #5,n7
P:008B 57F400 0001BC  3  28526597         move    #444,b
P:008D 204700         2  28726586         move    (r7)-n7
P:008E 0AF0A2 rrrrrr  6  29326598         jne     L8
P:0090 57F400 0001BB  3  29626599         move    #443,b
                            26600 L8:
P:0092 292C00         2  29826602         move    #44,b0
P:0093 44F400 030007  3  30126608         move    #196615,x0
P:0095 5D5F00         2  30326600         move    b1,y:(r7)+
P:0096 595F00         2  30526603         move    b0,y:(r7)+
P:0097 291E00         2  30726605         move    #30,b0
P:0098 595F00         2  30926606         move    b0,y:(r7)+
P:0099 290500         2  31126611         move    #5,b0
P:009A 4C5F00         2  31326609         move    x0,y:(r7)+
P:009B 595F00         2  31526612         move    b0,y:(r7)+
P:009C 0BF080 rrrrrr  6  32126614         jsr     FSysPostMessageWithChecking
                            26619 
                            26620 ; 248  |#endif
                            26621 ; 249  |    }
                            26622 ; 250  |
                            26623 ; 251  |    return 0;
                            26624 
P:009E 3F0500         2  32326615         move    #5,n7
P:009F 000000         2  32526615         nop             ; (inserted)
P:00A0 204700         2  32726617         move    (r7)-n7
                            26626 L6:
                            26627 
                            26628 ; 252  |}
                            26629 
P:00A1 205713         2  32926626         clr     a	                (r7)-
P:00A2 05FF7C         4  33326633         movec   y:-(r7),ssh
P:00A3 000000         2  33526633         nop             ; (inserted)
P:00A4 00000C         4  33926637         rts
                            26639 
                            26640 ; 253  |
                            26641 ; 254  |/////////////////////////////////////////////////////////////////////////////////////////
                            26642 ; 255  |//
                            26643 ; 256  |//>  Name:          _reentrant int DisplayFMTunerPreset(int bDisplay, int iIgnored2, int *pPtr)
                            26644 ; 257  |//
                            26645 ; 258  |//   Type:          Function
                            26646 ; 259  |//
                            26647 ; 260  |//   Description:   Updates the display
                            26648 ; 261  |//
                            26649 ; 262  |//   Inputs:        bDisplay--display or not
                            26650 ; 263  |//                  iIgnored2-- ignored
                            26651 ; 264  |//                  pPtr --currently ignored
                            26652 ; 265  |//
                            26653 ; 266  |//  Notes:          Some of these functions do not clear the range.  prior to drawing for memory
                            26654 ; 267  |//                  savings.  See the code to verify that bDisplay is actually used.
                            26655 ; 268  |//<
                            26656 ; 269  |//////////////////////////////////////////////////////////////////////////////////////////
                            26657 ; 270  |_reentrant int DisplayFMTunerPreset(int bDisplay, int iIgnored2, int *pPtr)
                            26658 ; 271  |{
                            26659 
                            26664 FDisplayFMTunerPreset:
                            26671 
                            26672 ; 272  |    iIgnored2;pPtr;
                            26673 ; 273  |/*
                            26674 ; 274  |   ClearRange(FM_TUNER_PRESET_X_POS,FM_TUNER_PRESET_Y_POS,
                            26675 ; 275  |               FM_TUNER_PRESET_X_SIZE,FM_TUNER_PRESET_Y_SIZE);
                            26676 ; 276  |
                            26677 ; 277  |    if(bDisplay&&g_iCurrentPreset)
                            26678 ; 278  |    {
                            26679 ; 279  |        SysPostMessageWithChecking(7,LCD_PRINT_NUMBER,FM_TUNER_PRESET_X_POS,FM_TUNER_PRESET_Y_POS,g_iCurrentPreset,2,'0');
                            26680 ; 280  |    }
                            26681 ; 281  |*/
                            26682 ; 282  |    return 0;
                            26683 
                            26687 
                            26688 ; 283  |}
                            26689 
P:00A5 2E0000         2  34126685         move    #0,a
P:00A6 00000C         4  34526691         rts
                            26695 
                            26696 ; 284  |
                            26697 ; 285  |/////////////////////////////////////////////////////////////////////////////////////////
                            26698 ; 286  |//
                            26699 ; 287  |//>  Name:          _reentrant int DisplayFMTunerStrength(int bDisplay, int iIgnored2, int *pPtr)
                            26700 ; 288  |//
                            26701 ; 289  |//   Type:          Function
                            26702 ; 290  |//
                            26703 ; 291  |//   Description:   Updates the display
                            26704 ; 292  |//
                            26705 ; 293  |//   Inputs:        bDisplay--display or not
                            26706 ; 294  |//                  iIgnored2-- ignored
                            26707 ; 295  |//                  pPtr --currently ignored
                            26708 ; 296  |//
                            26709 ; 297  |//  Notes:          Some of these functions do not clear the range.  prior to drawing for memory
                            26710 ; 298  |//                  savings.  See the code to verify that bDisplay is actually used.
                            26711 ; 299  |//<
                            26712 ; 300  |//////////////////////////////////////////////////////////////////////////////////////////
                            26713 ; 301  |_reentrant int DisplayFMTunerStrength(int bDisplay, int iIgnored2, int *pPtr)
                            26714 ; 302  |{
                            26715 
                            26720 FDisplayFMTunerStrength:
                            26727 
                            26728 ; 303  |    iIgnored2;pPtr;
                            26729 ; 304  |    return 0;
                            26730 
                            26734 
                            26735 ; 305  |}
                            26736 
P:00A7 2E0000         2  34726732         move    #0,a
P:00A8 00000C         4  35126738         rts
                            26742 
                            26743 ; 306  |
                            26744 ; 307  |#endif
                            26745 ; 308  |_reentrant void DisplayTime(int x, int y, struct HourMinSecStruct  *pStruct)
                            26746 ; 309  |{
                            26747 
                            26758 FDisplayTime:
                            26768 
                            26769 ; 310  |    SysPostMessageWithChecking(7,LCD_PRINT_TIME_LONG,x,y,
                            26770 ; 311  |        pStruct->m_iHours,pStruct->m_iMinutes,pStruct->m_iSeconds);
                            26771 
P:00A9 055F7C         2  35326759         movec   ssh,y:(r7)+
P:00AA 3E0200         2  35526775         move    #2,n6
P:00AB 290700         2  35726796         move    #7,b0
P:00AC 4ED800         2  35926773         move    y:(r0)+,y0
P:00AD 4FD000         2  36126774         move    y:(r0)-,y1
P:00AE 221600         2  36326776         move    r0,r6
P:00AF 000000         2  36526776         nop             ; (inserted)
P:00B0 4CEE00         4  36926778         move    y:(r6+n6),x0
P:00B1 4C5F00         2  37126781         move    x0,y:(r7)+
P:00B2 4F5F00         2  37326783         move    y1,y:(r7)+
P:00B3 4E5F00         2  37526785         move    y0,y:(r7)+
P:00B4 5D5F00         2  37726787         move    b1,y:(r7)+
P:00B5 55F400 030015  3  38026793         move    #196629,b1
P:00B7 5C5F00         2  38226790         move    a1,y:(r7)+
P:00B8 5D5F00         2  38426794         move    b1,y:(r7)+
P:00B9 595F00         2  38626797         move    b0,y:(r7)+
P:00BA 0BF080 rrrrrr  6  39226799         jsr     FSysPostMessageWithChecking
                            26805 
                            26806 ; 312  |}
                            26807 
P:00BC 3F0700         2  39426800         move    #7,n7
P:00BD 000000         2  39626800         nop             ; (inserted)
P:00BE 204700         2  39826802         move    (r7)-n7
P:00BF 05FF7C         4  40226809         movec   y:-(r7),ssh
P:00C0 000000         2  40426809         nop             ; (inserted)
P:00C1 00000C         4  40826813         rts
                            26815 
                            26816 ; 313  |
                            26817 ; 314  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 105

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26818 ; 315  |#ifdef PLAYER_STRESS
                            26819 ; 316  |extern INT g_iNumberOfResourceDriveRefreshes;
                            26820 ; 317  |/////////////////////////////////////////////////////////////////////////////////////////
                            26821 ; 318  |//
                            26822 ; 319  |//>  Name:          _reentrant int DisplayNumberOfRefresh( int bDisplay, int iIgnored2, int *pPtr)
                            26823 ; 320  |//
                            26824 ; 321  |//   Type:          Function
                            26825 ; 322  |//
                            26826 ; 323  |//   Description:   Updates the display
                            26827 ; 324  |//
                            26828 ; 325  |//   Inputs:        bDisplay--display or not
                            26829 ; 326  |//                  iIgnored2-- ignored
                            26830 ; 327  |//                  pPtr --currently ignored
                            26831 ; 328  |//
                            26832 ; 329  |//  Notes:          Some of these functions do not clear the range.  prior to drawing for memory
                            26833 ; 330  |//                  savings.  See the code to verify that bDisplay is actually used.
                            26834 ; 331  |//<
                            26835 ; 332  |//////////////////////////////////////////////////////////////////////////////////////////
                            26836 ; 333  |_reentrant int DisplayNumberOfRefresh( int bDisplay, int iIgnored2, int *pPtr)
                            26837 ; 334  |{
                            26838 ; 335  |    iIgnored2;//to prevent the "parameter not used" warning
                            26839 ; 336  |    pPtr;
                            26840 ; 337  |
                            26841 ; 338  |
                            26842 ; 339  |
                            26843 ; 340  |    ClearRange(LEFT_OF_SCREEN, STRESS_TEST_Y_POS,SCREEN_WIDTH, STRESS_TEST_Y_SIZE);
                            26844 ; 341  |    if(bDisplay)
                            26845 ; 342  |    {
                            26846 ; 343  |        SysPostMessageWithChecking(7,LCD_PRINT_NUMBER,STRESS_TEST_X_POS,STRESS_TEST_Y_POS,g_iNumberOfResourceDriveRefreshes,4,' ');
                            26847 ; 344  |        //could print the total time y:SysTime has uptime since player booted.
                            26848 ; 345  |
                            26849 ; 346  |    }
                            26850 ; 347  |    return 0;
                            26851 ; 348  |}
                            26852 ; 349  |#endif
                            26853 ; 350  |
                            26854 ; 351  |
                            26855 ; 352  |/////////////////////////////////////////////////////////////////////////////////////////
                            26856 ; 353  |//
                            26857 ; 354  |//>  Name:          _reentrant int DisplayEncoderTrackTime( int bDisplay, int iIgnored2, int *pPtr)
                            26858 ; 355  |//
                            26859 ; 356  |//   Type:          Function
                            26860 ; 357  |//
                            26861 ; 358  |//   Description:   Updates the display
                            26862 ; 359  |//
                            26863 ; 360  |//   Inputs:        bDisplay--display or not
                            26864 ; 361  |//                  iIgnored2-- ignored
                            26865 ; 362  |//                  pPtr --currently ignored
                            26866 ; 363  |//
                            26867 ; 364  |//  Notes:          Some of these functions do not clear the range.  prior to drawing for memory
                            26868 ; 365  |//                  savings.  See the code to verify that bDisplay is actually used.
                            26869 ; 366  |//<
                            26870 ; 367  |//////////////////////////////////////////////////////////////////////////////////////////
                            26871 ; 368  |_reentrant int DisplayEncoderTrackTime( int bDisplay, int iIgnored2, int *pPtr)
                            26872 ; 369  |{
                            26873 
                            26878 FDisplayEncoderTrackTime:
                            26897 
                            26898 ; 370  |    iIgnored2;//to prevent the "parameter not used" warning
                            26899 ; 371  |    pPtr;
                            26900 ; 372  |
                            26901 ; 373  |
                            26902 ; 374  |
                            26903 ; 375  |    ClearRange(LEFT_OF_SCREEN, REC_CURR_TIME_Y_POS,SCREEN_WIDTH, REC_CURR_TIME_Y_SIZE);
                            26904 
P:00C2 055F7C         2  41026879         movec   ssh,y:(r7)+
P:00C3 3F0400         2  41226882         move    #4,n7
P:00C4 57F400 000030  3  41526906         move    #>$30,b
P:00C6 44F400 000080  3  41826909         move    #>$80,x0
P:00C8 46F400 000008  3  42126910         move    #>8,y0
P:00CA 204F00         2  42326884         move    (r7)+n7
P:00CB 045FA0         2  42526892         movec   m0,n7
P:00CC 000000         2  42726892         nop             ; (inserted)
P:00CD 5C6F13         4  43126908         clr     a	                a1,y:(r7+n7)
P:00CE 0BF080 rrrrrr  6  43726911         jsr     FClearRange
                            26913 
                            26914 ; 376  |    if(bDisplay)
                            26915 
P:00D0 045FA0         2  43926917         movec   m0,n7
P:00D1 000000         2  44126917         nop             ; (inserted)
P:00D2 5FEF00         4  44526919         move    y:(r7+n7),b
P:00D3 20000B         2  44726920         tst     b
P:00D4 0AF0AA rrrrrr  6  45326923         jeq     L9
                            26926 
                            26927 ; 377  |    {
                            26928 ; 378  |        struct HourMinSecStruct tmpStruct;
                            26929 ; 379  |        SecondsToHourMinSecStruct(g_iEncCurrentSeconds, &tmpStruct);
                            26930 
P:00D6 77F400 FFFFFC  3  45626933         move    #-4,n7
P:00D8 5EF000 rrrrrr  3  45926932         move    y:Fg_iEncCurrentSeconds,a
P:00DA 044F1E         4  46326935         lua     (r7)+n7,n6
P:00DB 23D000         2  46526936         move    n6,r0
P:00DC 0BF080 rrrrrr  6  47126937         jsr     FSecondsToHourMinSecStruct
                            26944 
                            26945 ; 380  |        DisplayTime(REC_CURR_TIME_X_POS,REC_CURR_TIME_Y_POS,&tmpStruct);
                            26946 
P:00DE 77F413 FFFFFC  3  47426943         clr     a	                #-4,n7
P:00E0 57F400 000030  3  47726939         move    #>$30,b
P:00E2 044F10         4  48126942         lua     (r7)+n7,r0
P:00E3 0BF080 rrrrrr  6  48726948         jsr     FDisplayTime
                            26949 
                            26950 ; 381  |        //print the total time
                            26951 ; 382  |        SecondsToHourMinSecStruct(g_iEncTotalSeconds, &tmpStruct);
                            26952 
P:00E5 77F400 FFFFFC  3  49026955         move    #-4,n7
P:00E7 5EF000 rrrrrr  3  49326954         move    y:Fg_iEncTotalSeconds,a
P:00E9 044F10         4  49726957         lua     (r7)+n7,r0
P:00EA 0BF080 rrrrrr  6  50326958         jsr     FSecondsToHourMinSecStruct
                            26959 
                            26960 ; 383  |        DisplayTime(REC_TOTAL_TIME_X_POS,REC_TOTAL_TIME_Y_POS,&tmpStruct);
                            26961 
P:00EC 77F400 FFFFFC  3  50626964         move    #-4,n7
P:00EE 57F400 000030  3  50926967         move    #>$30,b
P:00F0 044F10         4  51326966         lua     (r7)+n7,r0
P:00F1 56F400 00002D  3  51626963         move    #>45,a
P:00F3 0BF080 rrrrrr  6  52226968         jsr     FDisplayTime
                            26969 
                            26970 ; 384  |        //print the remaining time.
                            26971 ; 385  |        SecondsToHourMinSecStruct(g_iEncTotalSeconds-g_iEncCurrentSeconds, &tmpStruct);
                            26972 
P:00F5 5EF000 rrrrrr  3  52526974         move    y:Fg_iEncTotalSeconds,a
P:00F7 4EF000 rrrrrr  3  52826975         move    y:Fg_iEncCurrentSeconds,y0
P:00F9 77F454 FFFFFC  3  53126976         sub     y0,a	                #-4,n7
P:00FB 000000         2  53326976         nop             ; (inserted)
P:00FC 044F10         4  53726979         lua     (r7)+n7,r0
P:00FD 0BF080 rrrrrr  6  54326980         jsr     FSecondsToHourMinSecStruct
                            26981 
                            26982 ; 386  |        DisplayTime(REC_TOTAL_TIME_X_POS,REC_TOTAL_TIME_Y_POS+8,&tmpStruct);
                            26983 
P:00FF 77F400 FFFFFC  3  54626987         move    #-4,n7
P:0101 56F400 00002D  3  54926986         move    #>45,a
P:0103 044F10         4  55326989         lua     (r7)+n7,r0
P:0104 57F400 000038  3  55626985         move    #>$38,b
P:0106 0BF080 rrrrrr  6  56226990         jsr     FDisplayTime
                            26992 
                            26993 ; 387  |
                            26994 ; 388  |    }
                            26995 ; 389  |    return 0;
                            26996 
                            26998 L9:
                            26999 
                            27000 ; 390  |}
                            27001 
P:0108 77F413 FFFFFB  3  56526998         clr     a	                #-5,n7
P:010A 000000         2  56726998         nop             ; (inserted)
P:010B 05EF7C         4  57127005         movec   y:(r7+n7),ssh
P:010C 204F00         2  57327007         move    (r7)+n7
P:010D 00000C         4  57727009         rts
                            27011 
                            27012 ; 391  |
                            27013 ; 392  |/////////////////////////////////////////////////////////////////////////////////////////
                            27014 ; 393  |//
                            27015 ; 394  |//>  Name:          _reentrant int DisplayEncoderTrackName( int bDisplay, int iIgnored2, int *pPtr)
                            27016 ; 395  |//
                            27017 ; 396  |//   Type:          Function
                            27018 ; 397  |//
                            27019 ; 398  |//   Description:   Updates the display
                            27020 ; 399  |//
                            27021 ; 400  |//   Inputs:        bDisplay--display or not
                            27022 ; 401  |//                  iIgnored2-- ignored
                            27023 ; 402  |//                  pPtr --currently ignored
                            27024 ; 403  |//
                            27025 ; 404  |//  Notes:          Some of these functions do not clear the range.  prior to drawing for memory
                            27026 ; 405  |//                  savings.  See the code to verify that bDisplay is actually used.
                            27027 ; 406  |//<
                            27028 ; 407  |//////////////////////////////////////////////////////////////////////////////////////////
                            27029 ; 408  |_reentrant int DisplayEncoderTrackName( int bDisplay, int iIgnored2, int *pPtr)
                            27030 ; 409  |{
                            27031 
                            27036 FDisplayEncoderTrackName:
                            27046 
                            27047 ; 410  |    iIgnored2;//to prevent the "parameter not used" warning
                            27048 ; 411  |    pPtr;
                            27049 ; 412  |
                            27050 ; 413  |    if(bDisplay)
                            27051 
P:010E 055F7C         2  57927037         movec   ssh,y:(r7)+
P:010F 200003         2  58127053         tst     a
P:0110 0AF0AA rrrrrr  6  58727054         jeq     L10
                            27055 
                            27056 ; 414  |        SysPostMessageWithChecking(5,LCD_PRINT_STRING_ADDR,SONG_TITLE_X_POS,SONG_TITLE_Y_POS,g_EncFileNameString);
                            27057 
P:0112 65F400 rrrrrr  3  59027059         move    #Fg_EncFileNameString,r5
P:0114 291000         2  59227062         move    #16,b0
P:0115 46F400 030008  3  59527069         move    #196616,y0
P:0117 6D5F00         2  59727060         move    r5,y:(r7)+
P:0118 595F1B         2  59927066         clr     b	                b0,y:(r7)+
P:0119 5F5F00         2  60127067         move    b,y:(r7)+
P:011A 290500         2  60327072         move    #5,b0
P:011B 4E5F00         2  60527070         move    y0,y:(r7)+
P:011C 595F00         2  60727073         move    b0,y:(r7)+
P:011D 0BF080 rrrrrr  6  61327075         jsr     FSysPostMessageWithChecking
                            27082 
                            27083 ; 415  |    return 0;
                            27084 
P:011F 3F0500         2  61527076         move    #5,n7
P:0120 000000         2  61727076         nop             ; (inserted)
P:0121 204700         2  61927078         move    (r7)-n7
                            27086 L10:
                            27087 
                            27088 ; 416  |}
                            27089 
P:0122 05FF7C         4  62327091         movec   y:-(r7),ssh
P:0123 2E0000         2  62527086         move    #0,a
P:0124 00000C         4  62927095         rts
                            27097 
                            27098 ; 417  |
                            27099 ; 418  |
                            27100 ; 419  |/////////////////////////////////////////////////////////////////////////////////////////
                            27101 ; 420  |//
                            27102 ; 421  |//>  Name:          _reentrant int DisplayLockIcon( int bDisplay, int iIgnored2, int *pPtr)
                            27103 ; 422  |//
                            27104 ; 423  |//   Type:          Function
                            27105 ; 424  |//
                            27106 ; 425  |//   Description:   Updates the display
                            27107 ; 426  |//
                            27108 ; 427  |//   Inputs:        bDisplay--display or not
                            27109 ; 428  |//                  iIgnored2-- ignored
                            27110 ; 429  |//                  pPtr --currently ignored
                            27111 ; 430  |//
                            27112 ; 431  |//  Notes:          Some of these functions do not clear the range.  prior to drawing for memory
                            27113 ; 432  |//                  savings.  See the code to verify that bDisplay is actually used.
                            27114 ; 433  |//<
                            27115 ; 434  |//////////////////////////////////////////////////////////////////////////////////////////
                            27116 ; 435  |_reentrant void DisplayLockIcon( int bDisplay, int iIgnored2, int *pPtr)
                            27117 ; 436  |{
                            27118 
                            27123 FDisplayLockIcon:
                            27140 
                            27141 ; 437  |    iIgnored2;//to prevent the "parameter not used" warning
                            27142 ; 438  |    pPtr;
                            27143 ; 439  |
                            27144 ; 440  |    if(DisplayHoldButtonActivated()&&bDisplay)
                            27145 
P:0125 055F7C         2  63127124         movec   ssh,y:(r7)+
P:0126 045FA0         2  63327135         movec   m0,n7
P:0127 205F00         2  63527127         move    (r7)+
P:0128 5C6F00         4  63927137         move    a1,y:(r7+n7)
P:0129 0BF080 rrrrrr  6  64527147         jsr     FDisplayHoldButtonActivated
P:012B 200003         2  64727150         tst     a
P:012C 0AF0AA rrrrrr  6  65327151         jeq     L12
P:012E 045FA0         2  65527152         movec   m0,n7
P:012F 000000         2  65727152         nop             ; (inserted)
P:0130 5EEF00         4  66127154         move    y:(r7+n7),a
P:0131 200003         2  66327155         tst     a
P:0132 0AF0AA rrrrrr  6  66927156         jeq     L12
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 106

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27157 
                            27158 ; 441  |    {   // display HOLD ICON
                            27159 ; 442  |        DrawBitmap(LOCK_ICON_X_POS,LOCK_ICON_Y_POS,RSRC_LOCK_ICON);
                            27160 
P:0134 56F41B 000049  3  67227163         clr     b	                #>73,a
P:0136 44F400 0000CA  3  67527162         move    #>202,x0
P:0138 0BF080 rrrrrr  6  68127165         jsr     FDrawBitmap
                            27166 
                            27167 ; 443  |    }
                            27168 
P:013A 0AF080 rrrrrr  6  68727170         jmp     L14
                            27171 
                            27172 ; 444  |    else
                            27173 ; 445  |    {
                            27174 ; 446  |        if(bDisplay)
                            27175 
                            27177 L12:
P:013C 045FA0         2  68927177         movec   m0,n7
P:013D 000000         2  69127177         nop             ; (inserted)
P:013E 5FEF00         4  69527179         move    y:(r7+n7),b
P:013F 20000B         2  69727180         tst     b
P:0140 0AF0AA rrrrrr  6  70327183         jeq     L14
                            27184 
                            27185 ; 447  |            ClearRange(LOCK_ICON_X_POS,LOCK_ICON_Y_POS,LOCK_ICON_X_SIZE,LOCK_ICON_Y_SIZE);
                            27186 
P:0142 46F41B 000008  3  70627190         clr     b	                #>8,y0
P:0144 56F400 000049  3  70927191         move    #>73,a
P:0146 20C400         2  71127189         move    y0,x0
P:0147 0BF080 rrrrrr  6  71727192         jsr     FClearRange
                            27194 
                            27195 ; 448  |    }
                            27196 
                            27198 L14:
                            27199 
                            27200 ; 449  |}
                            27201 
P:0149 205700         2  71927203         move    (r7)-
P:014A 05FF7C         4  72327205         movec   y:-(r7),ssh
P:014B 000000         2  72527205         nop             ; (inserted)
P:014C 00000C         4  72927209         rts
                            27211 
                            27212 ; 450  |
                            27213 ; 451  |/////////////////////////////////////////////////////////////////////////////////////////
                            27214 ; 452  |//
                            27215 ; 453  |//>  Name:          _reentrant int DisplayDisk( int bDisplay, int iIgnored2, int *pPtr)
                            27216 ; 454  |//
                            27217 ; 455  |//   Type:          Function
                            27218 ; 456  |//
                            27219 ; 457  |//   Description:   Updates the removable media icon
                            27220 ; 458  |//
                            27221 ; 459  |//   Inputs:        bDisplay--display or not
                            27222 ; 460  |//                  iIgnored2-- ignored
                            27223 ; 461  |//                  pPtr --currently ignored
                            27224 ; 462  |//
                            27225 ; 463  |//  Notes:
                            27226 ; 464  |//
                            27227 ; 465  |//<
                            27228 ; 466  |//////////////////////////////////////////////////////////////////////////////////////////
                            27229 ; 467  |_reentrant int DisplayDisk( int bDisplay, int iIgnored2, int *pPtr)
                            27230 ; 468  |{
                            27231 
                            27236 FDisplayDisk:
                            27246 
                            27247 ; 469  |    iIgnored2;
                            27248 ; 470  |    pPtr;
                            27249 ; 471  |
                            27250 ; 472  |
                            27251 ; 473  |    if(bDisplay && (wMediaState & MEDIA_STATE_BITMASK))
                            27252 
P:014D 055F7C         2  73127237         movec   ssh,y:(r7)+
P:014E 200003         2  73327254         tst     a
P:014F 0AF0AA rrrrrr  6  73927255         jeq     L16
P:0151 59F000 rrrrrr  3  74227256         move    y:FwMediaState,b0
P:0153 0AC900 rrrrrr  6  74827258         jclr    #0,b0,L16
                            27259 
                            27260 ; 474  |    {   // if bit set, media inserted
                            27261 ; 475  |        DrawBitmap(DISK_X_POS,DISK_Y_POS,RSRC_DISK_ICON);
                            27262 
P:0155 56F41B 000042  3  75127265         clr     b	                #>66,a
P:0157 44F400 0000C9  3  75427264         move    #>201,x0
P:0159 0BF080 rrrrrr  6  76027267         jsr     FDrawBitmap
                            27270 
                            27271 ; 476  |    }
                            27272 
P:015B 0AF080 rrrrrr  6  76627274         jmp     L17
                            27275 
                            27276 ; 477  |    else
                            27277 ; 478  |    {//disk isn't inserted, or we're cleaning the screen up
                            27278 ; 479  |        ClearRange(DISK_X_POS,DISK_Y_POS,DISK_X_SIZE,DISK_Y_SIZE);
                            27279 
                            27281 L16:
P:015D 46F41B 000008  3  76927283         clr     b	                #>8,y0
P:015F 56F400 000042  3  77227284         move    #>66,a
P:0161 20C400         2  77427282         move    y0,x0
P:0162 0BF080 rrrrrr  6  78027285         jsr     FClearRange
                            27286 
                            27287 ; 480  |    }
                            27288 ; 481  |    return 0;
                            27289 
                            27291 L17:
                            27292 
                            27293 ; 482  |}
                            27294 
P:0164 05FF7C         4  78427296         movec   y:-(r7),ssh
P:0165 2E0000         2  78627291         move    #0,a
P:0166 00000C         4  79027300         rts
                            27302 
                            27303 ; 483  |
                            27304 ; 484  |/////////////////////////////////////////////////////////////////////////////////////////
                            27305 ; 485  |//
                            27306 ; 486  |//>  Name:          _reentrant int DisplayTrackTime( int bDisplay, int iIgnored2, int *pPtr)
                            27307 ; 487  |//
                            27308 ; 488  |//   Type:          Function
                            27309 ; 489  |//
                            27310 ; 490  |//   Description:   Updates the display
                            27311 ; 491  |//
                            27312 ; 492  |//   Inputs:        bDisplay--display or not
                            27313 ; 493  |//                  ForceTotalTimeUpdate -- FORCEUPDATE : forces total track time to be updated
                            27314 ; 494  |//                                          AUTOUPDATE:   only update total track time if new track
                            27315 ; 495  |//                  pPtr --currently ignored
                            27316 ; 496  |//
                            27317 ; 497  |//  Notes:          Some of these functions do not clear the range.  prior to drawing for memory
                            27318 ; 498  |//                  savings.  See the code to verify that bDisplay is actually used.
                            27319 ; 499  |//<
                            27320 ; 500  |//////////////////////////////////////////////////////////////////////////////////////////
                            27321 ; 501  |_reentrant int DisplayTrackTime( int bDisplay, int ForceTotalTimeUpdate, int *pPtr)
                            27322 ; 502  |{
                            27323 
                            27325 
Y:0000                      27326         org     y,".ydatadisplay",init:
Y:0000 FFFFFF               27327 L18:    dc      $ffffff
Y:0001 FFFFFF               27328 L19:    dc      $ffffff
                            27329 
P:0167                      27330         org     p,".ptextdisplay":
                            27334 FDisplayTrackTime:
                            27352 
                            27353 ; 503  |    int iVBRFlag=0;
                            27354 ; 504  |    static WORD stc_iLastTotalMin = 0xFFFFFF;
                            27355 ; 505  |    static WORD stc_iLastTotalSec = 0xFFFFFF;
                            27356 ; 506  |
                            27357 ; 507  |    pPtr;
                            27358 ; 508  |
                            27359 ; 509  |    if(bDisplay)
                            27360 
P:0167 055F7C         2  79227335         movec   ssh,y:(r7)+
P:0168 3F0703         2  79427362         tst     a	                #7,n7
P:0169 000000         2  79627362         nop             ; (inserted)
P:016A 204F00         2  79827340         move    (r7)+n7
P:016B 0AF0AA rrrrrr  6  80427363         jeq     L53
                            27364 
                            27365 ; 510  |    {
                            27366 ; 511  |
                            27367 ; 512  |        // Init the iVBRFlag to 0 if not (yet) VBR, to 1 if VBR discovered.
                            27368 ; 513  |        if((iVBRFlag = g_wDecoderSR) & DECODER_VBRFlag)
                            27369 
P:016D 47F000 rrrrrr  3  80727371         move    x:Fg_wDecoderSR,y1
P:016F 0AC701 rrrrrr  6  81327373         jclr    #1,y1,L37
                            27374 
                            27375 ; 514  |        {    iVBRFlag = 1;
                            27376 
                            27386 
                            27387 ; 515  |        }
                            27388 
P:0171 045FA0         2  81527381         movec   m0,n7
P:0172 45F400 000001  3  81827378         move    #>1,x1
P:0174 4D6F00         4  82227383         move    x1,y:(r7+n7)
P:0175 0AF080 rrrrrr  6  82827390         jmp     L38
                            27391 
                            27392 ; 516  |        else
                            27393 ; 517  |        {    iVBRFlag = 0;
                            27394 
                            27396 L37:
                            27404 
                            27405 ; 518  |        }
                            27406 ; 519  |
                            27407 ; 520  |        if ((g_wSongTotalMinutes == 0) && (g_wSongTotalSeconds == 0))
                            27408 
P:0177 045FA0         2  83027399         movec   m0,n7
P:0178 000000         2  83227399         nop             ; (inserted)
P:0179 586F00         4  83627401         move    a0,y:(r7+n7)
                            27410 L38:
P:017A 5EF000 rrrrrr  3  83927410         move    y:Fg_wSongTotalMinutes,a
P:017C 2A0000         2  84127413         move    #0,a2
P:017D 218603         2  84327414         tst     a	                a1,y0
P:017E 0AF0A2 rrrrrr  6  84927415         jne     L40
P:0180 5EF000 rrrrrr  3  85227416         move    y:Fg_wSongTotalSeconds,a
P:0182 2A0000         2  85427417         move    #0,a2
P:0183 200003         2  85627418         tst     a
P:0184 0AF0A2 rrrrrr  6  86227419         jne     L40
                            27420 
                            27421 ; 521  |        {   // force to update if switch between music/voice and track stopped
                            27422 ; 522  |            ForceTotalTimeUpdate = FORCEUPDATE;
                            27423 
                            27426 
                            27427 ; 523  |        }
                            27428 ; 524  |
                            27429 ; 525  |        if (ForceTotalTimeUpdate == FORCEUPDATE)
                            27430 
P:0186 57F400 000001  3  86527425         move    #>1,b
P:0188 44F400 000001  3  86827432 L40:    move    #>1,x0
P:018A 20004D         2  87027433         cmp     x0,b
P:018B 0AF0A2 rrrrrr  6  87627434         jne     L41
                            27435 
                            27436 ; 526  |        {
                            27437 ; 527  |            stc_iLastTotalMin=0xFFFFFF;
                            27438 
                            27443 
                            27444 ; 528  |            stc_iLastTotalSec=0xFFFFFF;
                            27445 
                            27448 
                            27449 ; 529  |        }
                            27450 ; 530  |
                            27451 ; 531  |        // if this is a new song, clear the entire line.
                            27452 ; 532  |        if ((stc_iLastTotalMin != g_wSongTotalMinutes) || (stc_iLastTotalSec != g_wSongTotalSeconds))
                            27453 
P:018D 55F400 FFFFFF  3  87927440         move    #$FFFFFF,b1
P:018F 5D7000 rrrrrr  3  88227441         move    b1,y:L18
P:0191 5D7000 rrrrrr  3  88527447         move    b1,y:L19
                            27455 L41:
P:0193 5FF051 rrrrrr  3  88827456         tfr     y0,a	                y:L18,b
P:0195 2A0000         2  89027457         move    #0,a2
P:0196 2B0000         2  89227458         move    #0,b2
P:0197 20000D         2  89427459         cmp     a,b
P:0198 0AF0A2 rrrrrr  6  90027460         jne     L42
P:019A 5FF000 rrrrrr  3  90327461         move    y:L19,b
P:019C 5EF000 rrrrrr  3  90627462         move    y:Fg_wSongTotalSeconds,a
P:019E 2B0000         2  90827464         move    #0,b2
P:019F 2A0000         2  91027463         move    #0,a2
P:01A0 20000D         2  91227465         cmp     a,b
P:01A1 0AF0AA rrrrrr  6  91827466         jeq     L43
                            27467 
                            27468 ; 533  |        {
                            27469 ; 534  |            ClearRange(CLR_TRACK_TIME_X_POS, CLR_TRACK_TIME_Y_POS,
                            27470 ; 535  |                       CLR_TRACK_TIME_X_SIZE, CLR_TRACK_TIME_Y_SIZE);
                            27471 
                            27473 L42:
P:01A3 57F413 000030  3  92127476         clr     a	                #>$30,b
P:01A5 46F400 000008  3  92427473         move    #>8,y0
P:01A7 44F400 000080  3  92727474         move    #>$80,x0
P:01A9 0BF080 rrrrrr  6  93327477         jsr     FClearRange
                            27479 
                            27480 ; 536  |        }
                            27481 ; 537  |#ifdef USE_PLAYLIST3
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 107

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27482 ; 538  |        if(g_current_size)
                            27483 
P:01AB 5FF000 rrrrrr  3  93627485 L43:    move    y:Fg_current_size,b
P:01AD 20000B         2  93827486         tst     b
P:01AE 0AF0AA rrrrrr  6  94427487         jeq     L53
                            27488 
                            27489 ; 539  |#else
                            27490 ; 540  |        if(g_wTotalSongCount)
                            27491 ; 541  |#endif
                            27492 ; 542  |        {
                            27493 ; 543  |            //print the current time -
                            27494 ; 544  |            // determine whether to display hours (Stmp00002965/Stmp00002970)
                            27495 ; 545  |            if (g_wSongTotalMinutes < 60)
                            27496 
P:01B0 5EF000 rrrrrr  3  94727498         move    y:Fg_wSongTotalMinutes,a
P:01B2 47F400 00003C  3  95027499         move    #>$3C,y1
P:01B4 2A0000         2  95227500         move    #0,a2
P:01B5 200075         2  95427501         cmp     y1,a
P:01B6 0AF0A1 rrrrrr  6  96027502         jge     L45
                            27503 
                            27504 ; 546  |            {
                            27505 ; 547  |                ClearRange(TRACK_CURR_TIME_X_POS,TRACK_CURR_TIME_Y_POS,TRACK_CURR_TIME_X_SIZE,TRACK_CURR_TIME_Y_SIZE);
                            27506 
P:01B8 57F400 000030  3  96327508         move    #>$30,b
P:01BA 56F400 00001C  3  96627509         move    #>28,a
P:01BC 44F400 000019  3  96927510         move    #>25,x0
P:01BE 46F400 000008  3  97227511         move    #>8,y0
P:01C0 0BF080 rrrrrr  6  97827512         jsr     FClearRange
                            27513 
                            27514 ; 548  |
                            27515 ; 549  |                SysPostMessageWithChecking(6,LCD_PRINT_TIME,TRACK_CURR_TIME_X_POS,TRACK_CURR_TIME_Y_POS,
                            27516 ; 550  |                                           g_wSongCurrentMinutes,g_wSongCurrentSeconds);
                            27517 
P:01C2 293000         2  98027522         move    #$30,b0
P:01C3 2D0600         2  98227521         move    #6,b1
P:01C4 4EF000 rrrrrr  3  98527519         move    y:Fg_wSongCurrentMinutes,y0
P:01C6 4FF000 rrrrrr  3  98827520         move    y:Fg_wSongCurrentSeconds,y1
P:01C8 45F400 030014  3  99127523         move    #196628,x1
P:01CA 4F5F00         2  99327524         move    y1,y:(r7)+
P:01CB 4E5F00         2  99527526         move    y0,y:(r7)+
P:01CC 595F00         2  99727528         move    b0,y:(r7)+
P:01CD 291C00         2  99927530         move    #28,b0
P:01CE 595F00         2 100127531         move    b0,y:(r7)+
P:01CF 4D5F00         2 100327533         move    x1,y:(r7)+
P:01D0 5D5F00         2 100527535         move    b1,y:(r7)+
P:01D1 0BF080 rrrrrr  6 101127537         jsr     FSysPostMessageWithChecking
                            27542 
                            27543 ; 551  |
                            27544 ; 552  |                if ((stc_iLastTotalMin != g_wSongTotalMinutes) || (stc_iLastTotalSec != g_wSongTotalSeconds))
                            27545 
P:01D3 5FF000 rrrrrr  3 101427548         move    y:Fg_wSongTotalMinutes,b
P:01D5 5EF000 rrrrrr  3 101727547         move    y:L18,a
P:01D7 2B0000         2 101927550         move    #0,b2
P:01D8 21A700         2 102127549         move    b1,y1
P:01D9 2A0000         2 102327551         move    #0,a2
P:01DA 3F0605         2 102527552         cmp     b,a	                #6,n7
P:01DB 000000         2 102727552         nop             ; (inserted)
P:01DC 204700         2 102927540         move    (r7)-n7
P:01DD 0AF0A2 rrrrrr  6 103527553         jne     L44
P:01DF 5EF000 rrrrrr  3 103827554         move    y:L19,a
P:01E1 5FF000 rrrrrr  3 104127555         move    y:Fg_wSongTotalSeconds,b
P:01E3 2A0000         2 104327557         move    #0,a2
P:01E4 2B0000         2 104527556         move    #0,b2
P:01E5 200005         2 104727558         cmp     b,a
P:01E6 0AF0AA rrrrrr  6 105327559         jeq     L49
                            27560 
                            27561 ; 553  |                {   // only print the total time if it's new song
                            27562 ; 554  |                    SysPostMessageWithChecking(6,LCD_PRINT_TIME,TRACK_TOTAL_TIME_X_POS,TRACK_TOTAL_TIME_Y_POS,
                            27563 ; 555  |                                               g_wSongTotalMinutes,g_wSongTotalSeconds);
                            27564 
                            27566 L44:
P:01E8 293000         2 105527567         move    #$30,b0
P:01E9 4EF000 rrrrrr  3 105827566         move    y:Fg_wSongTotalSeconds,y0
P:01EB 4E5F00         2 106027568         move    y0,y:(r7)+
P:01EC 4F5F00         2 106227570         move    y1,y:(r7)+
P:01ED 595F00         2 106427572         move    b0,y:(r7)+
P:01EE 47F400 030014  3 106727577         move    #196628,y1
P:01F0 293C00         2 106927574         move    #$3C,b0
P:01F1 595F00         2 107127575         move    b0,y:(r7)+
P:01F2 290600         2 107327580         move    #6,b0
P:01F3 4F5F00         2 107527578         move    y1,y:(r7)+
P:01F4 595F00         2 107727581         move    b0,y:(r7)+
P:01F5 0BF080 rrrrrr  6 108327583         jsr     FSysPostMessageWithChecking
                            27588 
                            27589 ; 556  |
                            27590 ; 557  |                                        // save for next time
                            27591 ; 558  |                    stc_iLastTotalMin = g_wSongTotalMinutes;
                            27592 
                            27596 
                            27597 ; 559  |                    stc_iLastTotalSec = g_wSongTotalSeconds;
                            27598 
                            27602 
                            27603 ; 560  |
                            27604 ; 561  |                    //print the '/'
                            27605 ; 562  |                    SysPostMessageWithChecking(5,LCD_PRINT_UNICODE_CHAR,TRACK_SLASH_X_POS,TRACK_SLASH_Y_POS,'/');
                            27606 
P:01F7 3F0600         2 108527584         move    #6,n7
P:01F8 292F00         2 108727608         move    #47,b0
P:01F9 4EF000 rrrrrr  3 109027594         move    y:Fg_wSongTotalMinutes,y0
P:01FB 54F400 030022  3 109327617         move    #196642,a1
P:01FD 204700         2 109527586         move    (r7)-n7
P:01FE 4E7000 rrrrrr  3 109827595         move    y0,y:L18
P:0200 4CF000 rrrrrr  3 110127600         move    y:Fg_wSongTotalSeconds,x0
P:0202 4C7000 rrrrrr  3 110427601         move    x0,y:L19
P:0204 595F00         2 110627609         move    b0,y:(r7)+
P:0205 293000         2 110827611         move    #$30,b0
P:0206 595F00         2 111027612         move    b0,y:(r7)+
P:0207 293700         2 111227614         move    #55,b0
P:0208 595F00         2 111427615         move    b0,y:(r7)+
P:0209 290500         2 111627620         move    #5,b0
P:020A 5C5F00         2 111827618         move    a1,y:(r7)+
P:020B 595F00         2 112027621         move    b0,y:(r7)+
P:020C 0BF080 rrrrrr  6 112627623         jsr     FSysPostMessageWithChecking
                            27628 
                            27629 ; 563  |                                }
                            27630 ; 564  |
                            27631 ; 565  |            } else // display hours, minutes, seconds.
                            27632 
P:020E 3F0500         2 112827624         move    #5,n7
P:020F 000000         2 113027624         nop             ; (inserted)
P:0210 204700         2 113227626         move    (r7)-n7
P:0211 0AF080 rrrrrr  6 113827634         jmp     L49
                            27635 
                            27636 ; 566  |            {
                            27637 ; 567  |                struct HourMinSecStruct CurrentStruct,TotalStruct;
                            27638 ; 568  |
                            27639 ; 569  |                CurrentStruct.m_iSeconds = (INT) g_wSongCurrentSeconds;
                            27640 
                            27642 L45:
                            27650 
                            27651 ; 570  |                CurrentStruct.m_iHours = (INT) (g_wSongCurrentMinutes / 60);
                            27652 
P:0213 77F400 FFFFFE  3 114127647         move    #-2,n7
P:0215 5DF000 rrrrrr  3 114427646         move    y:Fg_wSongCurrentSeconds,b1
P:0217 5D6F79         4 114827655         tfr     y1,b	                b1,y:(r7+n7)
P:0218 5EF000 rrrrrr  3 115127654         move    y:Fg_wSongCurrentMinutes,a
P:021A 218700         2 115327656         move    a1,y1
P:021B 0BF080 rrrrrr  6 115927657         jsr     Rdiv_uiuiui
                            27661 
                            27662 ; 571  |                CurrentStruct.m_iMinutes = (INT) (g_wSongCurrentMinutes % 60);
                            27663 
P:021D 77F400 FFFFFC  3 116227658         move    #-4,n7
P:021F 000000         2 116427658         nop             ; (inserted)
P:0220 586F71         4 116827665         tfr     y1,a	                a0,y:(r7+n7)
P:0221 0BF080 rrrrrr  6 117427666         jsr     Rmod_uiuiui
                            27670 
                            27671 ; 572  |
                            27672 ; 573  |                TotalStruct.m_iSeconds = (INT) g_wSongTotalSeconds;
                            27673 
                            27679 
                            27680 ; 574  |                TotalStruct.m_iHours = (INT) (g_wSongTotalMinutes / 60);
                            27681 
P:0223 77F400 FFFFFD  3 117727667         move    #-3,n7
P:0225 000000         2 117927667         nop             ; (inserted)
P:0226 586F00         4 118327669         move    a0,y:(r7+n7)
P:0227 77F400 FFFFFB  3 118627676         move    #-5,n7
P:0229 4EF000 rrrrrr  3 118927675         move    y:Fg_wSongTotalSeconds,y0
P:022B 4E6F00         4 119327678         move    y0,y:(r7+n7)
P:022C 5EF000 rrrrrr  3 119627683         move    y:Fg_wSongTotalMinutes,a
P:022E 218500         2 119827684         move    a1,x1
P:022F 0BF080 rrrrrr  6 120427685         jsr     Rdiv_uiuiui
                            27689 
                            27690 ; 575  |                TotalStruct.m_iMinutes = (INT) (g_wSongTotalMinutes % 60);
                            27691 
P:0231 77F400 FFFFF9  3 120727686         move    #-7,n7
P:0233 000000         2 120927686         nop             ; (inserted)
P:0234 586F61         4 121327693         tfr     x1,a	                a0,y:(r7+n7)
P:0235 0BF080 rrrrrr  6 121927694         jsr     Rmod_uiuiui
                            27698 
                            27699 ; 576  |
                            27700 ; 577  |                // Display the current time using 1 digit hours - 0:00:00
                            27701 ; 578  |                SysPostMessageWithChecking(7, LCD_PRINT_TIME_L_1DIG_HR,
                            27702 ; 579  |                                           HR_TRACK_CURR_TIME_X_POS, HR_TRACK_CURR_TIME_Y_POS,
                            27703 ; 580  |                                           CurrentStruct.m_iHours, CurrentStruct.m_iMinutes, CurrentStruct.m_iSeconds);
                            27704 
P:0237 77F400 FFFFFA  3 122227695         move    #-6,n7
P:0239 293000         2 122427706         move    #$30,b0
P:023A 2D0700         2 122627707         move    #7,b1
P:023B 44F400 030025  3 122927708         move    #196645,x0
P:023D 586F00         4 123327697         move    a0,y:(r7+n7)
P:023E 77F400 FFFFFE  3 123627709         move    #-2,n7
P:0240 000000         2 123827709         nop             ; (inserted)
P:0241 4EEF00         4 124227711         move    y:(r7+n7),y0
P:0242 77F400 FFFFFC  3 124527714         move    #-4,n7
P:0244 4E5F00         2 124727712         move    y0,y:(r7)+
P:0245 4EEF00         4 125127716         move    y:(r7+n7),y0
P:0246 77F400 FFFFFA  3 125427719         move    #-6,n7
P:0248 4E5F00         2 125627717         move    y0,y:(r7)+
P:0249 4FEF00         4 126027721         move    y:(r7+n7),y1
P:024A 4F5F00         2 126227722         move    y1,y:(r7)+
P:024B 595F00         2 126427724         move    b0,y:(r7)+
P:024C 291000         2 126627726         move    #16,b0
P:024D 595F00         2 126827727         move    b0,y:(r7)+
P:024E 4C5F00         2 127027729         move    x0,y:(r7)+
P:024F 5D5F00         2 127227731         move    b1,y:(r7)+
P:0250 0BF080 rrrrrr  6 127827733         jsr     FSysPostMessageWithChecking
                            27738 
                            27739 ; 581  |                //total time
                            27740 ; 582  |                if ((stc_iLastTotalMin != g_wSongTotalMinutes) || (stc_iLastTotalSec != g_wSongTotalSeconds))
                            27741 
P:0252 5FF000 rrrrrr  3 128127743         move    y:L18,b
P:0254 5EF000 rrrrrr  3 128427744         move    y:Fg_wSongTotalMinutes,a
P:0256 2B0000         2 128627746         move    #0,b2
P:0257 2A0000         2 128827745         move    #0,a2
P:0258 3F070D         2 129027747         cmp     a,b	                #7,n7
P:0259 000000         2 129227747         nop             ; (inserted)
P:025A 204700         2 129427736         move    (r7)-n7
P:025B 0AF0A2 rrrrrr  6 130027748         jne     L46
P:025D 5EF000 rrrrrr  3 130327749         move    y:L19,a
P:025F 5FF000 rrrrrr  3 130627750         move    y:Fg_wSongTotalSeconds,b
P:0261 2A0000         2 130827752         move    #0,a2
P:0262 2B0000         2 131027751         move    #0,b2
P:0263 200005         2 131227753         cmp     b,a
P:0264 0AF0AA rrrrrr  6 131827754         jeq     L49
                            27755 
                            27756 ; 583  |                {   // only print the total time if it's new song
                            27757 ; 584  |                    SysPostMessageWithChecking(7, LCD_PRINT_TIME_L_1DIG_HR,
                            27758 ; 585  |                                               HR_TRACK_TOTAL_TIME_X_POS, HR_TRACK_TOTAL_TIME_Y_POS,
                            27759 ; 586  |                                               TotalStruct.m_iHours, TotalStruct.m_iMinutes, TotalStruct.m_iSeconds);
                            27760 
                            27762 L46:
P:0266 77F400 FFFFFB  3 132127763         move    #-5,n7
P:0268 2C3000         2 132327762         move    #$30,a1
P:0269 47F400 030025  3 132627783         move    #196645,y1
P:026B 5DEF00         4 133027765         move    y:(r7+n7),b1
P:026C 77F400 FFFFF9  3 133327768         move    #-7,n7
P:026E 5D5F00         2 133527766         move    b1,y:(r7)+
P:026F 5FEF00         4 133927770         move    y:(r7+n7),b
P:0270 77F400 FFFFF7  3 134227773         move    #-9,n7
P:0272 5F5F00         2 134427771         move    b,y:(r7)+
P:0273 293B00         2 134627780         move    #59,b0
P:0274 58EF00         4 135027775         move    y:(r7+n7),a0
P:0275 585F00         2 135227776         move    a0,y:(r7)+
P:0276 5C5F00         2 135427778         move    a1,y:(r7)+
P:0277 595F00         2 135627781         move    b0,y:(r7)+
P:0278 290700         2 135827786         move    #7,b0
P:0279 4F5F00         2 136027784         move    y1,y:(r7)+
P:027A 595F00         2 136227787         move    b0,y:(r7)+
P:027B 0BF080 rrrrrr  6 136827789         jsr     FSysPostMessageWithChecking
                            27794 
                            27795 ; 587  |
                            27796 ; 588  |                    // save for next time
                            27797 ; 589  |                    stc_iLastTotalMin = g_wSongTotalMinutes;
                            27798 
                            27802 
                            27803 ; 590  |                    stc_iLastTotalSec = g_wSongTotalSeconds;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 108

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27804 
                            27808 
                            27809 ; 591  |                    //print the '/'
                            27810 ; 592  |                    SysPostMessageWithChecking(5,LCD_PRINT_UNICODE_CHAR,HR_TRACK_SLASH_X_POS,HR_TRACK_SLASH_Y_POS,'/');
                            27811 
P:027D 3F0700         2 137027790         move    #7,n7
P:027E 5FF000 rrrrrr  3 137327800         move    y:Fg_wSongTotalMinutes,b
P:0280 204700         2 137527792         move    (r7)-n7
P:0281 292F00         2 137727813         move    #47,b0
P:0282 5D7000 rrrrrr  3 138027801         move    b1,y:L18
P:0284 5EF000 rrrrrr  3 138327806         move    y:Fg_wSongTotalSeconds,a
P:0286 5C7000 rrrrrr  3 138627807         move    a1,y:L19
P:0288 54F400 030022  3 138927822         move    #196642,a1
P:028A 595F00         2 139127814         move    b0,y:(r7)+
P:028B 293000         2 139327816         move    #$30,b0
P:028C 595F00         2 139527817         move    b0,y:(r7)+
P:028D 293800         2 139727819         move    #$38,b0
P:028E 595F00         2 139927820         move    b0,y:(r7)+
P:028F 290500         2 140127825         move    #5,b0
P:0290 5C5F00         2 140327823         move    a1,y:(r7)+
P:0291 595F00         2 140527826         move    b0,y:(r7)+
P:0292 0BF080 rrrrrr  6 141127828         jsr     FSysPostMessageWithChecking
                            27834 
                            27835 ; 593  |                }
                            27836 ; 594  |            }
                            27837 ; 595  |            //print VBR if VBR discovered
                            27838 ; 596  |            if(iVBRFlag)
                            27839 
P:0294 3F0500         2 141327829         move    #5,n7
P:0295 000000         2 141527829         nop             ; (inserted)
P:0296 204700         2 141727831         move    (r7)-n7
                            27841 L49:
P:0297 045FA0         2 141927841         movec   m0,n7
P:0298 000000         2 142127841         nop             ; (inserted)
P:0299 5FEF00         4 142527843         move    y:(r7+n7),b
P:029A 20000B         2 142727844         tst     b
P:029B 0AF0AA rrrrrr  6 143327847         jeq     L50
                            27848 
                            27849 ; 597  |            {  DrawBitmap(VBR_FLAG_X_POS,VBR_FLAG_Y_POS,RSRC_VBR_BITMAP);
                            27850 
P:029D 57F400 000008  3 143627853         move    #>8,b
P:029F 56F400 000050  3 143927854         move    #>80,a
P:02A1 44F400 000140  3 144227852         move    #320,x0
P:02A3 0BF080 rrrrrr  6 144827855         jsr     FDrawBitmap
                            27857 
                            27858 ; 598  |            }
                            27859 
P:02A5 0AF080 rrrrrr  6 145427861         jmp     L53
                            27862 
                            27863 ; 599  |            else
                            27864 ; 600  |            {  ClearRange(VBR_FLAG_X_POS,VBR_FLAG_Y_POS,VBR_FLAG_X_SIZE,VBR_FLAG_Y_SIZE);
                            27865 
P:02A7 46F400 000008  3 145727867 L50:    move    #>8,y0
P:02A9 44F400 000014  3 146027869         move    #>20,x0
P:02AB 56F459 000050  3 146327868         tfr     y0,b	                #>80,a
P:02AD 0BF080 rrrrrr  6 146927871         jsr     FClearRange
                            27872 
                            27873 ; 601  |            }
                            27874 ; 602  |
                            27875 ; 603  |        }
                            27876 ; 604  |    }
                            27877 ; 605  |    return 0;
                            27878 
                            27880 L53:
                            27881 
                            27882 ; 606  |}
                            27883 
P:02AF 77F413 FFFFF8  3 147227880         clr     a	                #-8,n7
P:02B1 000000         2 147427880         nop             ; (inserted)
P:02B2 05EF7C         4 147827887         movec   y:(r7+n7),ssh
P:02B3 204F00         2 148027889         move    (r7)+n7
P:02B4 00000C         4 148427891         rts
                            27893 
                            27894 ; 607  |
                            27895 ; 608  |/////////////////////////////////////////////////////////////////////////////////////////
                            27896 ; 609  |//
                            27897 ; 610  |//>  Name:          _reentrant int DisplayShutdownProgress( int bDisplay, int iProgress, int *pPtr)
                            27898 ; 611  |//
                            27899 ; 612  |//   Type:          Function
                            27900 ; 613  |//
                            27901 ; 614  |//   Description:   Updates the display
                            27902 ; 615  |//
                            27903 ; 616  |//   Inputs:        bDisplay--display or not
                            27904 ; 617  |//                  iProgress--Steps toward completion
                            27905 ; 618  |//                  pPtr --currently ignored
                            27906 ; 619  |//
                            27907 ; 620  |//  Notes:          Some of these functions do not clear the range.  prior to drawing for memory
                            27908 ; 621  |//                  savings.  See the code to verify that bDisplay is actually used.
                            27909 ; 622  |//<
                            27910 ; 623  |//////////////////////////////////////////////////////////////////////////////////////////
                            27911 ; 624  |_reentrant int DisplayShutdownProgress( int bDisplay, int iProgress, int *pPtr)
                            27912 ; 625  |{
                            27913 
                            27918 FDisplayShutdownProgress:
                            27932 
                            27933 ; 626  |    int display_bar=0;
                            27934 
                            27938 
                            27939 ; 627  |    pPtr;
                            27940 ; 628  |
                            27941 ; 629  |    //DisplayClearDisplay(0,0,0);
                            27942 ; 630  |    iProgress >>= 1;    // to slow down the power down speed. Must be cooperative with mainmenu.c
                            27943 
                            27951 
                            27952 ; 631  |
                            27953 ; 632  |    if(bDisplay)
                            27954 
P:02B5 055F7C         2 148627919         movec   ssh,y:(r7)+
P:02B6 24002A         2 148827945         asr     b	                #0,x0
P:02B7 205F03         2 149027956         tst     a	                (r7)+
P:02B8 21AF00         2 149227948         move    b1,b
P:02B9 0AF0AA rrrrrr  6 149827957         jeq     L67
                            27958 
                            27959 ; 633  |    {
                            27960 ; 634  |        switch(iProgress) //sdk2.1, to show shutdown progress bar.
                            27961 
P:02BB 61F40B rrrrrr  3 150127963         tst     b       #L68,r1
P:02BD 0AF0AB rrrrrr  6 150727964         jmi     L66
P:02BF 46F400 000006  3 151027965         move    #>6,y0
P:02C1 21F95D         2 151227966         cmp     y0,b    b,n1
P:02C2 0AF0A7 rrrrrr  6 151827967         jgt     L66
P:02C4 07E991         8 152627968         movem   p:(r1+n1),r1
P:02C5 000000         2 152827968         nop             ; (inserted)
P:02C6 0AE180         4 153227970         jmp     (r1)
                            27971 
P:02C7 rrrrrr               27972 L68:    dc      L59     ; case 0:
P:02C8 rrrrrr               27973         dc      L60     ; case 1:
P:02C9 rrrrrr               27974         dc      L54     ; case 2:
P:02CA rrrrrr               27975         dc      L55     ; case 3:
P:02CB rrrrrr               27976         dc      L56     ; case 4:
P:02CC rrrrrr               27977         dc      L57     ; case 5:
P:02CD rrrrrr               27978         dc      L58     ; case 6:
                            27979 
                            27980 
                            27981 ; 635  |        {
                            27982 ; 636  |        case 0:
                            27983 ; 637  |            DisplayClearDisplay(0,0,0);
                            27984 ; 638  |        case 1:
                            27985 ; 639  |            display_bar=RSRC_PDOWN_STATUS_1;
                            27986 ; 640  |            break;
                            27987 ; 641  |        case 2:
                            27988 ; 642  |            display_bar=RSRC_PDOWN_STATUS_2;
                            27989 
                            27991 L54:
                            27992 
                            27993 ; 643  |            break;
                            27994 
P:02CE 44F400 000100  3 153527991         move    #$100,x0
P:02D0 0AF080 rrrrrr  6 154127996         jmp     L66
                            27997 
                            27998 ; 644  |        case 3:
                            27999 ; 645  |            display_bar=RSRC_PDOWN_STATUS_3;
                            28000 
                            28002 L55:
                            28003 
                            28004 ; 646  |            break;
                            28005 
P:02D2 44F400 000101  3 154428002         move    #$101,x0
P:02D4 0AF080 rrrrrr  6 155028007         jmp     L66
                            28008 
                            28009 ; 647  |        case 4:
                            28010 ; 648  |            display_bar=RSRC_PDOWN_STATUS_4;
                            28011 
                            28013 L56:
                            28014 
                            28015 ; 649  |            break;
                            28016 
P:02D6 44F400 000102  3 155328013         move    #258,x0
P:02D8 0AF080 rrrrrr  6 155928018         jmp     L66
                            28019 
                            28020 ; 650  |        case 5:
                            28021 ; 651  |            display_bar=RSRC_PDOWN_STATUS_5;
                            28022 
                            28024 L57:
                            28025 
                            28026 ; 652  |            break;
                            28027 
P:02DA 44F400 000103  3 156228024         move    #259,x0
P:02DC 0AF080 rrrrrr  6 156828029         jmp     L66
                            28030 
                            28031 ; 653  |        case 6:
                            28032 ; 654  |            display_bar=RSRC_PDOWN_STATUS_6;
                            28033 
                            28035 L58:
                            28036 
                            28037 ; 655  |            break;
                            28038 
P:02DE 44F400 000104  3 157128035         move    #260,x0
P:02E0 0AF080 rrrrrr  6 157728040         jmp     L66
                            28042 L59:
P:02E2 300013         2 157928042         clr     a	                #0,r0
P:02E3 2F0000         2 158128046         move    #0,b
P:02E4 0BF080 rrrrrr  6 158728048         jsr     FDisplayClearDisplay
                            28051 L60:
                            28053 
                            28054 ; 656  |        default:
                            28055 ; 657  |            break; //this should not happen.
                            28056 ; 658  |
                            28057 ; 659  |        }
                            28058 
P:02E6 44F400 0000FF  3 159028051         move    #>$FF,x0
                            28060 L66:
                            28065 
                            28066 ; 660  |
                            28067 ; 661  |        DrawBitmap(SHUTDOWN_STRING_X_POS,SHUTDOWN_STRING_Y_POS,
                            28068 ; 662  |            SHUTDOWN_STRING_RESOURCE);
                            28069 
P:02E8 045FA0         2 159228060         movec   m0,n7
P:02E9 56F400 00000A  3 159528072         move    #>10,a
P:02EB 57F400 000010  3 159828073         move    #>16,b
P:02ED 4C6F00         4 160228062         move    x0,y:(r7+n7)
P:02EE 44F400 0000FD  3 160528071         move    #>$FD,x0
P:02F0 0BF080 rrrrrr  6 161128074         jsr     FDrawBitmap
                            28075 
                            28076 ; 663  |
                            28077 ; 664  |        DrawBitmap(SHUTDOWN_PROGRESS_X_POS,SHUTDOWN_PROGRESS_Y_POS,
                            28078 ; 665  |            display_bar);
                            28079 
P:02F2 045FA0         2 161328081         movec   m0,n7
P:02F3 56F400 000018  3 161628084         move    #>24,a
P:02F5 57F400 000020  3 161928085         move    #>$20,b
P:02F7 4CEF00         4 162328083         move    y:(r7+n7),x0
P:02F8 0BF080 rrrrrr  6 162928086         jsr     FDrawBitmap
                            28090 
                            28091 ; 666  |
                            28092 ; 667  |    }
                            28093 ; 668  |    return 0;
                            28094 
                            28096 L67:
                            28097 
                            28098 ; 669  |}
                            28099 
P:02FA 205713         2 163128096         clr     a	                (r7)-
P:02FB 05FF7C         4 163528103         movec   y:-(r7),ssh
P:02FC 000000         2 163728103         nop             ; (inserted)
P:02FD 00000C         4 164128107         rts
                            28109 
                            28110 ; 670  |
                            28111 ; 671  |_reentrant int DisplayDefragmentstore( int bDisplay, int iProgress, int *pPtr)
                            28112 ; 672  |{
                            28113 
                            28118 FDisplayDefragmentstore:
                            28130 
                            28131 ; 673  |     int display_bar=0;
                            28132 ; 674  |     pPtr;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 109

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28133 ; 675  |     DisplayClearDisplay(0,0,0);
                            28134 
P:02FE 055F7C         2 164328119         movec   ssh,y:(r7)+
P:02FF 300013         2 164528136         clr     a	                #0,r0
P:0300 2F0000         2 164728140         move    #0,b
P:0301 0BF080 rrrrrr  6 165328142         jsr     FDisplayClearDisplay
                            28143 
                            28144 ; 676  |
                            28145 ; 677  |
                            28146 ; 678  |        DrawBitmap(DEFRAGMENT_STRING_X_POS,DEFRAGMENT_STRING_Y_POS,
                            28147 ; 679  |            DEFRAGMENT_STRING_RESOURCE);
                            28148 
P:0303 57F413 000010  3 165628150         clr     a	                #>16,b
P:0305 44F400 00038D  3 165928152         move    #909,x0
P:0307 0BF080 rrrrrr  6 166528153         jsr     FDrawBitmap
                            28154 
                            28155 ; 680  |
                            28156 ; 681  |         SysPostMessageWithChecking(5,LCD_PRINT_STRING_RSRC,12,34,RSRC_STRING_WORKING);
                            28157 
P:0309 292200         2 166728162         move    #34,b0
P:030A 50F400 00038E  3 167028159         move    #910,a0
P:030C 46F400 030007  3 167328168         move    #196615,y0
P:030E 585F00         2 167528160         move    a0,y:(r7)+
P:030F 595F00         2 167728163         move    b0,y:(r7)+
P:0310 290C00         2 167928165         move    #12,b0
P:0311 595F00         2 168128166         move    b0,y:(r7)+
P:0312 290500         2 168328171         move    #5,b0
P:0313 4E5F00         2 168528169         move    y0,y:(r7)+
P:0314 595F00         2 168728172         move    b0,y:(r7)+
P:0315 0BF080 rrrrrr  6 169328174         jsr     FSysPostMessageWithChecking
                            28179 
                            28180 ; 682  |    return 0;
                            28181 
                            28184 
                            28185 ; 683  |}
                            28186 
P:0317 3F0513         2 169528183         clr     a	                #5,n7
P:0318 000000         2 169728183         nop             ; (inserted)
P:0319 204700         2 169928177         move    (r7)-n7
P:031A 05FF7C         4 170328188         movec   y:-(r7),ssh
P:031B 000000         2 170528188         nop             ; (inserted)
P:031C 00000C         4 170928192         rts
                            28194 
                            28195 ; 684  |/////////////////////////////////////////////////////////////////////////////////////////
                            28196 ; 685  |//
                            28197 ; 686  |//>  Name:          _reentrant int DisplayCurrentTrack( int bDisplay, int iIgnored2, int *pPtr)
                            28198 ; 687  |//
                            28199 ; 688  |//   Type:          Function
                            28200 ; 689  |//
                            28201 ; 690  |//   Description:   Updates the display
                            28202 ; 691  |//
                            28203 ; 692  |//   Inputs:        bDisplay--display or not
                            28204 ; 693  |//                  iIgnored2-- ignored
                            28205 ; 694  |//                  pPtr --currently ignored
                            28206 ; 695  |//
                            28207 ; 696  |//  Notes:          Some of these functions do not clear the range.  prior to drawing for memory
                            28208 ; 697  |//                  savings.  See the code to verify that bDisplay is actually used.
                            28209 ; 698  |//<
                            28210 ; 699  |//////////////////////////////////////////////////////////////////////////////////////////
                            28211 ; 700  |_reentrant int DisplayCurrentTrack( int bDisplay, int iIgnored2, int *pPtr)
                            28212 ; 701  |{
                            28213 
                            28218 FDisplayCurrentTrack:
                            28235 
                            28236 ; 702  |
                            28237 ; 703  |    iIgnored2;//to prevent the "parameter not used" warning
                            28238 ; 704  |    pPtr;
                            28239 ; 705  |     ClearRange(TRACK_NUMBER_X_POS,TRACK_NUMBER_Y_POS,
                            28240 ; 706  |                TRACK_NUMBER_X_SIZE+TRACK_COUNT_X_SIZE,
                            28241 ; 707  |                TRACK_NUMBER_Y_SIZE);
                            28242 
P:031D 055F7C         2 171128219         movec   ssh,y:(r7)+
P:031E 045FA0         2 171328230         movec   m0,n7
P:031F 57F400 000038  3 171628244         move    #>$38,b
P:0321 44F400 000024  3 171928247         move    #>36,x0
P:0323 46F400 000008  3 172228248         move    #>8,y0
P:0325 205F00         2 172428222         move    (r7)+
P:0326 5C6F00         4 172828232         move    a1,y:(r7+n7)
P:0327 56F400 000022  3 173128246         move    #>34,a
P:0329 0BF080 rrrrrr  6 173728249         jsr     FClearRange
                            28251 
                            28252 ; 708  |
                            28253 ; 709  |    if(bDisplay)
                            28254 
P:032B 045FA0         2 173928256         movec   m0,n7
P:032C 000000         2 174128256         nop             ; (inserted)
P:032D 5FEF00         4 174528258         move    y:(r7+n7),b
P:032E 20000B         2 174728259         tst     b
P:032F 0AF0AA rrrrrr  6 175328262         jeq     L71
                            28263 
                            28264 ; 710  |    {
                            28265 ; 711  |        //print "Song:"
                            28266 ; 712  |#ifndef USE_PLAYLIST3
                            28267 ; 713  |        if(Playlist_GetPlaySet() == PLAYSET_VOICE)
                            28268 ; 714  |            SysPostMessageWithChecking(5,LCD_PRINT_STRING_RSRC,0,TRACK_NUMBER_Y_POS,RSRC_STRING_VOICE_COLON);
                            28269 ; 715  |        else
                            28270 ; 716  |#endif  // #ifdef USE_PLAYLIST3
                            28271 ; 717  |            SysPostMessageWithChecking(5,LCD_PRINT_STRING_RSRC,0,TRACK_NUMBER_Y_POS,RSRC_STRING_SONG_COLON);
                            28272 
P:0331 28381B         2 175528274         clr     b	                #$38,a0
P:0332 2C0500         2 175728277         move    #5,a1
P:0333 46F400 000141  3 176028278         move    #321,y0
P:0335 47F400 030007  3 176328285         move    #196615,y1
P:0337 4E5F00         2 176528279         move    y0,y:(r7)+
P:0338 585F00         2 176728281         move    a0,y:(r7)+
P:0339 5F5F00         2 176928283         move    b,y:(r7)+
P:033A 4F5F00         2 177128286         move    y1,y:(r7)+
P:033B 5C5F00         2 177328288         move    a1,y:(r7)+
P:033C 0BF080 rrrrrr  6 177928290         jsr     FSysPostMessageWithChecking
                            28295 
                            28296 ; 718  |#ifdef USE_PLAYLIST3
                            28297 ; 719  |        //print the current song #
                            28298 ; 720  |        if (g_current_size)
                            28299 
P:033E 3F0500         2 178128291         move    #5,n7
P:033F 5FF000 rrrrrr  3 178428301         move    y:Fg_current_size,b
P:0341 20470B         2 178628302         tst     b	                (r7)-n7
P:0342 0AF0AA rrrrrr  6 179228303         jeq     L69
                            28304 
                            28305 ; 721  |                SysPostMessageWithChecking(7,LCD_PRINT_NUMBER,TRACK_NUMBER_X_POS,TRACK_NUMBER_Y_POS,g_current_index+1,4,'0');
                            28306 
P:0344 283000         2 179428312         move    #$30,a0
P:0345 2C3800         2 179628311         move    #$38,a1
P:0346 5FF000 rrrrrr  3 179928308         move    y:Fg_current_index,b
P:0348 47F400 000001  3 180228309         move    #>1,y1
P:034A 585F00         2 180428313         move    a0,y:(r7)+
P:034B 280478         2 180628310         add     y1,b	                #4,a0
P:034C 292200         2 180828322         move    #34,b0
P:034D 585F00         2 181028316         move    a0,y:(r7)+
P:034E 5D5F00         2 181228318         move    b1,y:(r7)+
P:034F 5C5F00         2 181428320         move    a1,y:(r7)+
P:0350 595F00         2 181628323         move    b0,y:(r7)+
P:0351 51F400 030013  3 181928325         move    #196627,b0
P:0353 595F00         2 182128326         move    b0,y:(r7)+
P:0354 0AF080 rrrrrr  6 182728328         jmp     L70
                            28329 
                            28330 ; 722  |        else
                            28331 ; 723  |                SysPostMessageWithChecking(7,LCD_PRINT_NUMBER,TRACK_NUMBER_X_POS,TRACK_NUMBER_Y_POS,0,4,'0');
                            28332 
                            28334 L69:
P:0356 293000         2 182928335         move    #$30,b0
P:0357 283800         2 183128334         move    #$38,a0
P:0358 46F400 030013  3 183428349         move    #196627,y0
P:035A 595F00         2 183628336         move    b0,y:(r7)+
P:035B 290400         2 183828338         move    #4,b0
P:035C 595F1B         2 184028341         clr     b	                b0,y:(r7)+
P:035D 5F5F00         2 184228342         move    b,y:(r7)+
P:035E 292200         2 184428346         move    #34,b0
P:035F 585F00         2 184628344         move    a0,y:(r7)+
P:0360 595F00         2 184828347         move    b0,y:(r7)+
P:0361 4E5F00         2 185028350         move    y0,y:(r7)+
                            28352 L70:
P:0362 290700         2 185228352         move    #7,b0
P:0363 595F00         2 185428353         move    b0,y:(r7)+
P:0364 0BF080 rrrrrr  6 186028355         jsr     FSysPostMessageWithChecking
                            28360 
                            28361 ; 724  |      //print the total song count
                            28362 ; 725  |        SysPostMessageWithChecking(7,LCD_PRINT_NUMBER,TRACK_COUNT_X_POS,TRACK_COUNT_Y_POS,g_current_size,4,'0');
                            28363 
P:0366 3F0700         2 186228356         move    #7,n7
P:0367 293000         2 186428367         move    #$30,b0
P:0368 2D3800         2 186628366         move    #$38,b1
P:0369 4EF000 rrrrrr  3 186928365         move    y:Fg_current_size,y0
P:036B 204700         2 187128358         move    (r7)-n7
P:036C 595F00         2 187328368         move    b0,y:(r7)+
P:036D 290400         2 187528370         move    #4,b0
P:036E 595F00         2 187728371         move    b0,y:(r7)+
P:036F 293E00         2 187928377         move    #$3E,b0
P:0370 4E5F00         2 188128373         move    y0,y:(r7)+
P:0371 5D5F00         2 188328375         move    b1,y:(r7)+
P:0372 595F00         2 188528378         move    b0,y:(r7)+
P:0373 51F400 030013  3 188828380         move    #196627,b0
P:0375 595F00         2 189028381         move    b0,y:(r7)+
P:0376 290700         2 189228383         move    #7,b0
P:0377 595F00         2 189428384         move    b0,y:(r7)+
P:0378 0BF080 rrrrrr  6 190028386         jsr     FSysPostMessageWithChecking
                            28391 
                            28392 ; 726  |#else   // #ifdef USE_PLAYLIST3
                            28393 ; 727  |        //print the current song #
                            28394 ; 728  |#ifdef USE_PLAYLIST5
                            28395 ; 729  |                if(g_PL5_PL_queue.head == g_PL5_PL_queue.tail)  // g_wTotalSongCount == 0
                            28396 ; 730  |                SysPostMessageWithChecking(7,LCD_PRINT_NUMBER,TRACK_NUMBER_X_POS,TRACK_NUMBER_Y_POS,0,4,'0');
                            28397 ; 731  |                else
                            28398 ; 732  |                {
                            28399 ; 733  |                        if((g_wCurrentSongNumber <= 4096) && (g_wCurrentSongNumber > 0))
                            28400 ; 734  |                        SysPostMessageWithChecking(7,LCD_PRINT_NUMBER,TRACK_NUMBER_X_POS,TRACK_NUMBER_Y_POS,g_wCurrentSongNumber,4,'0');
                            28401 ; 735  |                        else
                            28402 ; 736  |                        {
                            28403 ; 737  |                INT pString[2];
                            28404 ; 738  |                    pString[0] = 0x2d2d2d;
                            28405 ; 739  |                    pString[1] = 0x00002d;
                            28406 ; 740  |                                SysPostMessage(5, LCD_PRINT_STRING_ADDR, TRACK_NUMBER_X_POS, TRACK_NUMBER_Y_POS, (INT)pString);
                            28407 ; 741  |                                SysWaitOnEvent(0,0,0);
                            28408 ; 742  |                        }
                            28409 ; 743  |                }
                            28410 ; 744  |        //print the total song count
                            28411 ; 745  |        SysPostMessageWithChecking(7,LCD_PRINT_NUMBER,TRACK_COUNT_X_POS,TRACK_COUNT_Y_POS,g_wTotalSongCount,4,'0');
                            28412 ; 746  |                if(!g_PL5_Playback.foundall)
                            28413 ; 747  |                {
                            28414 ; 748  |                        SysPostMessageWithChecking(7,LCD_PRINT_UNICODE_CHAR,TRACK_COUNT_X_POS + 24,TRACK_COUNT_Y_POS,'+',1,'0');
                            28415 ; 749  |                }
                            28416 ; 750  |                else
                            28417 ; 751  |                {
                            28418 ; 752  |                        ClearRange(TRACK_COUNT_X_POS + 24, TRACK_COUNT_Y_POS, 16, TRACK_NUMBER_Y_SIZE);
                            28419 ; 753  |                }
                            28420 ; 754  |#else
                            28421 ; 755  |        SysPostMessageWithChecking(7,LCD_PRINT_NUMBER,TRACK_NUMBER_X_POS,TRACK_NUMBER_Y_POS,g_wCurrentSongNumber,3,'0');
                            28422 ; 756  |        //print the total song count
                            28423 ; 757  |        SysPostMessageWithChecking(7,LCD_PRINT_NUMBER,TRACK_COUNT_X_POS,TRACK_COUNT_Y_POS,g_wTotalSongCount,3,'0');
                            28424 ; 758  |#endif
                            28425 ; 759  |
                            28426 ; 760  |#endif  // #ifdef USE_PLAYLIST3
                            28427 ; 761  |        //print the slash
                            28428 ; 762  |        SysPostMessageWithChecking(5,LCD_PRINT_UNICODE_CHAR,TRACK_NUMBER_X_POS+24,TRACK_NUMBER_Y_POS,'/');
                            28429 
P:037A 3F0700         2 190228387         move    #7,n7
P:037B 292F00         2 190428431         move    #47,b0
P:037C 46F400 030022  3 190728440         move    #196642,y0
P:037E 204700         2 190928389         move    (r7)-n7
P:037F 595F00         2 191128432         move    b0,y:(r7)+
P:0380 293800         2 191328434         move    #$38,b0
P:0381 595F00         2 191528435         move    b0,y:(r7)+
P:0382 293A00         2 191728437         move    #58,b0
P:0383 595F00         2 191928438         move    b0,y:(r7)+
P:0384 290500         2 192128443         move    #5,b0
P:0385 4E5F00         2 192328441         move    y0,y:(r7)+
P:0386 595F00         2 192528444         move    b0,y:(r7)+
P:0387 0BF080 rrrrrr  6 193128446         jsr     FSysPostMessageWithChecking
                            28451 
                            28452 ; 763  |    }
                            28453 ; 764  |    return 0;
                            28454 
P:0389 3F0500         2 193328447         move    #5,n7
P:038A 000000         2 193528447         nop             ; (inserted)
P:038B 204700         2 193728449         move    (r7)-n7
                            28456 L71:
                            28457 
                            28458 ; 765  |}
                            28459 
P:038C 205713         2 193928456         clr     a	                (r7)-
P:038D 05FF7C         4 194328463         movec   y:-(r7),ssh
P:038E 000000         2 194528463         nop             ; (inserted)
P:038F 00000C         4 194928467         rts
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 110

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28469 
                            28470 ; 766  |
                            28471 ; 767  |/////////////////////////////////////////////////////////////////////////////////////////
                            28472 ; 768  |//
                            28473 ; 769  |//>  Name:          _reentrant int DisplayEQIcon( int bDisplay, int iEqIcon, int *pPtr)
                            28474 ; 770  |//
                            28475 ; 771  |//   Type:          Function
                            28476 ; 772  |//
                            28477 ; 773  |//   Description:   Updates the display
                            28478 ; 774  |//
                            28479 ; 775  |//   Inputs:        bDisplay--display or not
                            28480 ; 776  |//                  iEqIcon--ignored
                            28481 ; 777  |//                  pPtr --currently ignored
                            28482 ; 778  |//                  Uses global g_iEqSetting which must be one of EQ_NORMAL EQ_ROCK
                            28483 ; 779  |//                                                     EQ_JAZZ EQ_CLASSIC EQ_POP
                            28484 ; 780  |//
                            28485 ; 781  |//   Outputs:        0 for supported g_iEqSetting to display.
                            28486 ; 782  |//                  -1 for unsupported g_iEqSetting. EQ icon display cleared.
                            28487 ; 783  |//
                            28488 ; 784  |//
                            28489 ; 785  |//  Notes:          Some of these functions do not clear the range.  prior to drawing for memory
                            28490 ; 786  |//                  savings.  See the code to verify that bDisplay is actually used.
                            28491 ; 787  |//<
                            28492 ; 788  |//////////////////////////////////////////////////////////////////////////////////////////
                            28493 ; 789  |_reentrant int DisplayEQIcon( int bDisplay, int iEqIcon, int *pPtr)
                            28494 ; 790  |{
                            28495 
                            28500 FDisplayEQIcon:
                            28514 
                            28515 ; 791  |    int iRetCode = 0;
                            28516 
                            28527 
                            28528 ; 792  |    pPtr;
                            28529 ; 793  |
                            28530 ; 794  |    if(bDisplay)
                            28531 
P:0390 055F7C         2 195128501         movec   ssh,y:(r7)+
P:0391 045FA0         2 195328522         movec   m0,n7
P:0392 26001B         2 195528518         clr     b	                #0,y0
P:0393 205F03         2 195728533         tst     a	                (r7)+
P:0394 4E6F00         4 196128524         move    y0,y:(r7+n7)
P:0395 0AF0AA rrrrrr  6 196728534         jeq     L85
                            28535 
                            28536 ; 795  |    {
                            28537 ; 796  |#ifndef WOW
                            28538 ; 797  |
                            28539 ; 798  |        switch (g_iEqSetting)
                            28540 
P:0397 5EF000 rrrrrr  3 197028542         move    y:Fg_iEqSetting,a
P:0399 66F403 rrrrrr  3 197328544         tst     a       #L86,r6
P:039B 0AF0AB rrrrrr  6 197928545         jmi     L78
P:039D 47F400 000005  3 198228546         move    #>5,y1
P:039F 21DE75         2 198428547         cmp     y1,a    a,n6
P:03A0 0AF0A7 rrrrrr  6 199028548         jgt     L78
P:03A2 07EE96         8 199828549         movem   p:(r6+n6),r6
P:03A3 000000         2 200028549         nop             ; (inserted)
P:03A4 0AE680         4 200428551         jmp     (r6)
                            28552 
P:03A5 rrrrrr               28553 L86:    dc      L72     ; case 0:
P:03A6 rrrrrr               28554         dc      L73     ; case 1:
P:03A7 rrrrrr               28555         dc      L74     ; case 2:
P:03A8 rrrrrr               28556         dc      L75     ; case 3:
P:03A9 rrrrrr               28557         dc      L76     ; case 4:
P:03AA rrrrrr               28558         dc      L77     ; case 5:
                            28559 
                            28560 
                            28561 ; 799  |        {
                            28562 ; 800  |            case EQ_NORMAL:
                            28563 ; 801  |                iEqIcon =  RSRC_EQ_CLEAR_ICON;
                            28564 
                            28566 L72:
                            28568 
                            28569 ; 802  |                break;
                            28570 
P:03AB 44F400 000105  3 200728566         move    #261,x0
P:03AD 0AF080 rrrrrr  6 201328572         jmp     L84
                            28573 
                            28574 ; 803  |            case EQ_ROCK:
                            28575 ; 804  |                iEqIcon =  RSRC_ROCK_ICON;
                            28576 
                            28578 L73:
                            28579 
                            28580 ; 805  |                break;
                            28581 
P:03AF 44F400 000106  3 201628578         move    #262,x0
P:03B1 0AF080 rrrrrr  6 202228583         jmp     L84
                            28584 
                            28585 ; 806  |            case EQ_JAZZ:
                            28586 ; 807  |                iEqIcon =  RSRC_JAZZ_ICON;
                            28587 
                            28589 L74:
                            28590 
                            28591 ; 808  |                break;
                            28592 
P:03B3 44F400 000107  3 202528589         move    #263,x0
P:03B5 0AF080 rrrrrr  6 203128594         jmp     L84
                            28595 
                            28596 ; 809  |            case EQ_CLASSIC:
                            28597 ; 810  |                iEqIcon =  RSRC_CLASSIC_ICON;
                            28598 
                            28600 L75:
                            28601 
                            28602 ; 811  |                break;
                            28603 
P:03B7 44F400 000108  3 203428600         move    #264,x0
P:03B9 0AF080 rrrrrr  6 204028605         jmp     L84
                            28606 
                            28607 ; 812  |            case EQ_POP:
                            28608 ; 813  |                iEqIcon =  RSRC_POP_ICON;
                            28609 
                            28611 L76:
                            28612 
                            28613 ; 814  |                break;
                            28614 
P:03BB 44F400 000109  3 204328611         move    #265,x0
P:03BD 0AF080 rrrrrr  6 204928616         jmp     L84
                            28617 
                            28618 ; 815  |                        case EQ_CUSTOM:      // (SDK2.520)
                            28619 ; 816  |                                iEqIcon = RSRC_CUSTOM_ICON;
                            28620 
                            28622 L77:
                            28623 
                            28624 ; 817  |                break;
                            28625 
P:03BF 44F400 00010A  3 205228622         move    #266,x0
P:03C1 0AF080 rrrrrr  6 205828627         jmp     L84
                            28628 
                            28629 ; 818  |            default:
                            28630 ; 819  |                // g_iEqSetting had an unsupported value, so
                            28631 ; 820  |                // Ensures iEqIcon is a valid eq bitmap RSRC for DrawBitMap.
                            28632 ; 821  |                iEqIcon =  RSRC_EQ_CLEAR_ICON;
                            28633 
                            28635 L78:
                            28636 
                            28637 ; 822  |                iRetCode = -1;
                            28638 
                            28648 
                            28649 ; 823  |                break;
                            28650 ; 824  |        }
                            28651 ; 825  |
                            28652 ; 826  |        DrawBitmap(EQ_ICON_X_POS, EQ_ICON_Y_POS, iEqIcon);
                            28653 
P:03C3 46F400 FFFFFF  3 206128640         move    #>-1,y0
P:03C5 20DF00         2 206328643         move    y0,n7
P:03C6 44F400 000105  3 206628635         move    #261,x0
P:03C8 4E6F00         4 207028645         move    y0,y:(r7+n7)
P:03C9 56F400 00002C  3 207328655 L84:    move    #>44,a
P:03CB 0BF080 rrrrrr  6 207928656         jsr     FDrawBitmap
                            28659 
                            28660 ; 827  |#else
                            28661 ; 828  |        if (g_bWOWEnable)
                            28662 ; 829  |            DrawBitmap(WOW_X_POS,WOW_Y_POS,RSRC_WOW_ICON);
                            28663 ; 830  |        else
                            28664 ; 831  |            DrawBitmap(WOW_X_POS,WOW_Y_POS,RSRC_EQ_CLEAR_ICON);
                            28665 ; 832  |#endif
                            28666 ; 833  |
                            28667 ; 834  |
                            28668 ; 835  |    }
                            28669 ; 836  |    return iRetCode;
                            28670 
                            28672 L85:
                            28677 
                            28678 ; 837  |}
                            28679 
P:03CD 045FA0         2 208128672         movec   m0,n7
P:03CE 000000         2 208328672         nop             ; (inserted)
P:03CF 5EEF00         4 208728674         move    y:(r7+n7),a
P:03D0 204F00         2 208928681         move    (r7)+n7
P:03D1 05FF7C         4 209328683         movec   y:-(r7),ssh
P:03D2 000000         2 209528683         nop             ; (inserted)
P:03D3 00000C         4 209928687         rts
                            28690 
                            28691 ; 838  |
                            28692 ; 839  |
                            28693 ; 840  |/////////////////////////////////////////////////////////////////////////////////////////
                            28694 ; 841  |//
                            28695 ; 842  |//>  Name:          _reentrant int DisplayBar( int bDisplay, int iIgnored1, void *pPtr)
                            28696 ; 843  |//
                            28697 ; 844  |//   Type:          Function
                            28698 ; 845  |//
                            28699 ; 846  |//   Description:   Updates the generic bar display (10 steps)
                            28700 ; 847  |//
                            28701 ; 848  |//   Inputs:        bDisplay--display or not
                            28702 ; 849  |//                  iIgnored2-- ignored
                            28703 ; 850  |//                  pPtr --currently ignored
                            28704 ; 851  |//
                            28705 ; 852  |//  Notes:          Some of these functions do not clear the range.  prior to drawing for memory
                            28706 ; 853  |//                  savings.  See the code to verify that bDisplay is actually used.
                            28707 ; 854  |//<
                            28708 ; 855  |//////////////////////////////////////////////////////////////////////////////////////////
                            28709 ; 856  |#ifdef WOW
                            28710 ; 857  |_reentrant int DisplayBar( int bDisplay, int step, void *pPtr)
                            28711 ; 858  |{
                            28712 ; 859  |    int iResource;
                            28713 ; 860  |    pPtr;
                            28714 ; 861  |    if(bDisplay)
                            28715 ; 862  |    {
                            28716 ; 863  |        DrawBitmap(CONTRAST_X_POS,CONTRAST_Y_POS,RSRC_CONTRAST_FRAME);
                            28717 ; 864  |        iResource = RSRC_CONTRAST_LEVEL_0 + step;
                            28718 ; 865  |        if(iResource < RSRC_CONTRAST_LEVEL_0)
                            28719 ; 866  |            iResource = RSRC_CONTRAST_LEVEL_0;
                            28720 ; 867  |        else if(iResource > RSRC_CONTRAST_LEVEL_10)
                            28721 ; 868  |            iResource = RSRC_CONTRAST_LEVEL_10;
                            28722 ; 869  |        DrawBitmap(CONTRAST_X_POS,CONTRAST_Y_POS,iResource);
                            28723 ; 870  |
                            28724 ; 871  |    }
                            28725 ; 872  |
                            28726 ; 873  |    return 0;
                            28727 ; 874  |}
                            28728 ; 875  |#endif
                            28729 ; 876  |
                            28730 ; 877  |/////////////////////////////////////////////////////////////////////////////////////////
                            28731 ; 878  |//
                            28732 ; 879  |//>  Name:          _reentrant int DisplayPlayMode( int bDisplay, int iIgnored2, int *pPtr)
                            28733 ; 880  |//
                            28734 ; 881  |//   Type:          Function
                            28735 ; 882  |//
                            28736 ; 883  |//   Description:   Updates the display
                            28737 ; 884  |//
                            28738 ; 885  |//   Inputs:        bDisplay--display or not
                            28739 ; 886  |//                  iIgnored2-- ignored
                            28740 ; 887  |//                  pPtr --currently ignored
                            28741 ; 888  |//
                            28742 ; 889  |//  Notes:          Some of these functions do not clear the range.  prior to drawing for memory
                            28743 ; 890  |//                  savings.  See the code to verify that bDisplay is actually used.
                            28744 ; 891  |//<
                            28745 ; 892  |//////////////////////////////////////////////////////////////////////////////////////////
                            28746 ; 893  |_reentrant int DisplayPlayMode( int bDisplay, int iIgnored2, int *pPtr)
                            28747 ; 894  |{ //Displays shuffle/repeat
                            28748 
                            28753 FDisplayPlayMode:
                            28769 
                            28770 ; 895  |    int iShuffleResource=0;
                            28771 
                            28786 
                            28787 ; 896  |    int iRepeatResource=0;
                            28788 
                            28797 
                            28798 ; 897  |    iIgnored2;//to prevent the "parameter not used" warning
                            28799 ; 898  |    pPtr;
                            28800 ; 899  |
                            28801 ; 900  |    ClearRange(REPEAT_ICON_X_POS,REPEAT_ICON_Y_POS,
                            28802 ; 901  |               REPEAT_ICON_X_SIZE,REPEAT_ICON_Y_SIZE);
                            28803 
P:03D4 055F7C         2 210128754         movec   ssh,y:(r7)+
P:03D5 3F031B         2 210328806         clr     b	                #3,n7
P:03D6 46F400 000008  3 210628805         move    #>8,y0
P:03D8 44F400 00000C  3 210928809         move    #>12,x0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 111

M:ADDR CODE           CYCLES LINE SOURCELINE
P:03DA 204F00         2 211128759         move    (r7)+n7
P:03DB 77F400 FFFFFD  3 211428773         move    #-3,n7
P:03DD 000000         2 211628773         nop             ; (inserted)
P:03DE 5C6F00         4 212028775         move    a1,y:(r7+n7)
P:03DF 77F400 FFFFFE  3 212328779         move    #-2,n7
P:03E1 2C0000         2 212528790         move    #0,a1
P:03E2 586F00         4 212928781         move    a0,y:(r7+n7)
P:03E3 045FA0         2 213128792         movec   m0,n7
P:03E4 000000         2 213328792         nop             ; (inserted)
P:03E5 5C6F00         4 213728794         move    a1,y:(r7+n7)
P:03E6 56F400 00000D  3 214028808         move    #>13,a
P:03E8 0BF080 rrrrrr  6 214628810         jsr     FClearRange
                            28812 
                            28813 ; 902  |    ClearRange(SHUFFLE_ICON_X_POS,SHUFFLE_ICON_Y_POS,
                            28814 ; 903  |               SHUFFLE_ICON_X_SIZE,SHUFFLE_ICON_Y_SIZE);
                            28815 
P:03EA 56F41B 000019  3 214928818         clr     b	                #>25,a
P:03EC 46F400 000008  3 215228819         move    #>8,y0
P:03EE 44F400 000005  3 215528820         move    #>5,x0
P:03F0 0BF080 rrrrrr  6 216128821         jsr     FClearRange
                            28822 
                            28823 ; 904  |    if(bDisplay)
                            28824 
P:03F2 77F400 FFFFFD  3 216428826         move    #-3,n7
P:03F4 000000         2 216628826         nop             ; (inserted)
P:03F5 5EEF00         4 217028828         move    y:(r7+n7),a
P:03F6 200003         2 217228829         tst     a
P:03F7 0AF0AA rrrrrr  6 217828832         jeq     L94
                            28833 
                            28834 ; 905  |    {
                            28835 ; 906  |#ifdef USE_PLAYLIST3
                            28836 ; 907  |        switch(g_iRepeatSetting)
                            28837 
P:03F9 5FF000 rrrrrr  3 218128839         move    y:Fg_iRepeatSetting,b
P:03FB 47F400 000001  3 218428840         move    #>1,y1
P:03FD 47F47D 000002  3 218728841         cmp     y1,b    #>2,y1
P:03FF 0AF0AA rrrrrr  6 219328842         jeq     L88
P:0401 20007D         2 219528843         cmp     y1,b
P:0402 0AF0A2 rrrrrr  6 220128844         jne     L90
                            28845 
                            28846 ; 908  |        {
                            28847 ; 909  |            case REPEAT_ALL:
                            28848 ; 910  |                iRepeatResource = RSRC_REPEAT_ALL_ICON;
                            28849 
                            28859 
                            28860 ; 911  |                break;
                            28861 
P:0404 045FA0         2 220328854         movec   m0,n7
P:0405 56F400 0000B7  3 220628851         move    #>183,a
P:0407 5E6F00         4 221028856         move    a,y:(r7+n7)
P:0408 0AF080 rrrrrr  6 221628863         jmp     L90
                            28864 
                            28865 ; 912  |            case REPEAT_ONE:
                            28866 ; 913  |                iRepeatResource = RSRC_REPEAT_SONG_ICON;
                            28867 
                            28869 L88:
                            28877 
                            28878 ; 914  |                break;
                            28879 ; 915  |        }
                            28880 ; 916  |        if(g_iShuffleSetting)
                            28881 
P:040A 045FA0         2 221828872         movec   m0,n7
P:040B 46F400 0000B8  3 222128869         move    #>184,y0
P:040D 4E6F00         4 222528874         move    y0,y:(r7+n7)
P:040E 5FF000 rrrrrr  3 222828883 L90:    move    y:Fg_iShuffleSetting,b
P:0410 20000B         2 223028884         tst     b
P:0411 0AF0AA rrrrrr  6 223628885         jeq     L91
                            28886 
                            28887 ; 917  |            iShuffleResource = RSRC_SHUFFLE_ICON;
                            28888 
                            28898 
                            28899 ; 918  |#else   // #ifdef USE_PLAYLIST3
                            28900 ; 919  |        switch(g_iPlaylistRepeat)
                            28901 ; 920  |        {
                            28902 ; 921  |            case PLAYLIST_REPEAT_ALL:
                            28903 ; 922  |                iRepeatResource = RSRC_REPEAT_ALL_ICON;
                            28904 ; 923  |                break;
                            28905 ; 924  |            case PLAYLIST_REPEAT_ONE:
                            28906 ; 925  |                iRepeatResource = RSRC_REPEAT_SONG_ICON;
                            28907 ; 926  |                break;
                            28908 ; 927  |        }
                            28909 ; 928  |        if(g_bPlaylistShuffle)
                            28910 ; 929  |#ifdef USE_PLAYLIST5
                            28911 ; 930  |            iShuffleResource = RSRC_RANDOM_ICON;
                            28912 ; 931  |#else
                            28913 ; 932  |            iShuffleResource = RSRC_SHUFFLE_ICON;
                            28914 ; 933  |#endif
                            28915 ; 934  |#endif  // #ifdef USE_PLAYLIST3
                            28916 ; 935  |        if(iShuffleResource)
                            28917 
P:0413 77F400 FFFFFE  3 223928893         move    #-2,n7
P:0415 46F400 0000B9  3 224228890         move    #>185,y0
P:0417 4E6F00         4 224628895         move    y0,y:(r7+n7)
                            28919 L91:
P:0418 77F400 FFFFFE  3 224928919         move    #-2,n7
P:041A 000000         2 225128919         nop             ; (inserted)
P:041B 5EEF00         4 225528921         move    y:(r7+n7),a
P:041C 200003         2 225728922         tst     a
P:041D 0AF0AA rrrrrr  6 226328925         jeq     L92
                            28927 
                            28928 ; 936  |            DrawBitmap(SHUFFLE_ICON_X_POS,SHUFFLE_ICON_Y_POS,iShuffleResource);
                            28929 
P:041F 12F41B 000019  3 226628926         clr     b	                a,x0	                #>25,a
P:0421 0BF080 rrrrrr  6 227228933         jsr     FDrawBitmap
                            28938 
                            28939 ; 937  |        if(iRepeatResource)
                            28940 
                            28942 L92:
P:0423 045FA0         2 227428942         movec   m0,n7
P:0424 000000         2 227628942         nop             ; (inserted)
P:0425 5EEF00         4 228028944         move    y:(r7+n7),a
P:0426 200003         2 228228945         tst     a
P:0427 0AF0AA rrrrrr  6 228828948         jeq     L94
                            28950 
                            28951 ; 938  |            DrawBitmap(REPEAT_ICON_X_POS,REPEAT_ICON_Y_POS,iRepeatResource);
                            28952 
P:0429 12F41B 00000D  3 229128949         clr     b	                a,x0	                #>13,a
P:042B 0BF080 rrrrrr  6 229728956         jsr     FDrawBitmap
                            28960 
                            28961 ; 939  |    }
                            28962 ; 940  |    return 0;
                            28963 
                            28965 L94:
                            28966 
                            28967 ; 941  |}
                            28968 
P:042D 77F413 FFFFFC  3 230028965         clr     a	                #-4,n7
P:042F 000000         2 230228965         nop             ; (inserted)
P:0430 05EF7C         4 230628972         movec   y:(r7+n7),ssh
P:0431 204F00         2 230828974         move    (r7)+n7
P:0432 00000C         4 231228976         rts
                            28978 
                            28979 ; 942  |
                            28980 ; 943  |/////////////////////////////////////////////////////////////////////////////////////////
                            28981 ; 944  |// Internal Helper functions for DisplayVoiceMode().          DVRWARN
                            28982 ; 945  |
                            28983 ; 946  |//
                            28984 ; 947  |// Function:    _reentrant BOOL IsEncWarningActive()
                            28985 ; 948  |// Description: Checks x:EncoderIsrSr bit for low space warning which is set by encoder
                            28986 ; 949  |// Inputs:      None
                            28987 ; 950  |// Returns:     TRUE if warning active, otherwise FALSE.
                            28988 ; 951  |//
                            28989 ; 952  |_reentrant BOOL IsEncWarningActive(void)
                            28990 ; 953  |{
                            28991 
                            28996 FIsEncWarningActive:
                            28997 
                            28998 ; 954  |
                            28999 ; 955  |    if (g_wEncoderIsrSR & ENCODER_WARN_LOW_SPACE)
                            29000 
                            29003 
                            29004 ; 956  |    {    return TRUE;
                            29005 
P:0433 51F000 rrrrrr  3 231529002         move    x:Fg_wEncoderIsrSR,b0
P:0435 56F400 000001  3 231829007         move    #>1,a
P:0437 0AC927 rrrrrr  6 232429009         jset    #7,b0,L95
                            29010 
                            29011 ; 957  |    }
                            29012 ; 958  |    else
                            29013 ; 959  |    {    return FALSE;
                            29014 
                            29017 
                            29018 ; 960  |    }
                            29019 ; 961  |}
                            29020 
P:0439 2E0000         2 232629016         move    #0,a
P:043A 00000C         4 233029022 L95:    rts
                            29024 
                            29025 ; 962  |
                            29026 ; 963  |//
                            29027 ; 964  |// Function: _reentrant DisplayWarning()
                            29028 ; 965  |// Purpose:  Displays low record memory warning bitmap such as: "Warning" or "Device Full!"
                            29029 ; 966  |//
                            29030 ; 967  |_reentrant int DisplayWarning(void)
                            29031 ; 968  |{
                            29032 
                            29037 FDisplayWarning:
                            29041 
                            29042 ; 969  |    ClearRange( VOICE_SPACE_WARN_X_POS,  VOICE_SPACE_WARN_Y_POS,
                            29043 ; 970  |                VOICE_SPACE_WARN_X_SIZE, VOICE_SPACE_WARN_Y_SIZE);
                            29044 
P:043B 055F7C         2 233229038         movec   ssh,y:(r7)+
P:043C 57F413 000010  3 233529047         clr     a	                #>16,b
P:043E 12B400 00005D  3 233829048         move    b,y0	                #>93,x0
P:0440 0BF080 rrrrrr  6 234429050         jsr     FClearRange
                            29051 
                            29052 ; 971  |
                            29053 ; 972  |    // Possible future enhancement. FLASHING_DISPLAY_MEM_WARNING undefined for initial version.
                            29054 ; 973  |  #if FLASHING_DISPLAY_MEM_WARNING
                            29055 ; 974  |    if(g_iVoiceBitmap&0x01)
                            29056 ; 975  |    {
                            29057 ; 976  |        DrawBitmap(VOICE_ANIMATION_X_POS+4, VOICE_ANIMATION_Y_POS, RSRC_WARNING);
                            29058 ; 977  |    }
                            29059 ; 978  |    else
                            29060 ; 979  |    {
                            29061 ; 980  |        DrawBitmap(VOICE_ANIMATION_X_POS+4, VOICE_ANIMATION_Y_POS+16, RSRC_DEVICE_FULL);
                            29062 ; 981  |    }
                            29063 ; 982  |  #else
                            29064 ; 983  |    // Messages to LCD are:     "Warning"  and  "Device Full!"
                            29065 ; 984  |    // DrawBitmap(VOICE_SPACE_WARN_X_POS+4, VOICE_SPACE_WARN_Y_POS, RSRC_WARNING); // Note y pos
                            29066 ; 985  |    DrawBitmap(VOICE_SPACE_WARN_X_POS, VOICE_SPACE_WARN_Y_POS, RSRC_DEVICE_FULL);
                            29067 
P:0442 57F413 000010  3 234729069         clr     a	                #>16,b
P:0444 44F400 000198  3 235029071         move    #408,x0
P:0446 0BF080 rrrrrr  6 235629072         jsr     FDrawBitmap
                            29073 
                            29074 ; 986  |  #endif
                            29075 ; 987  |
                            29076 ; 988  |    return 0;
                            29077 
                            29080 
                            29081 ; 989  |} 
                            29082 
P:0448 05FF7C         4 236029084         movec   y:-(r7),ssh
P:0449 2E0000         2 236229079         move    #0,a
P:044A 00000C         4 236629088         rts
                            29090 
                            29091 ; 990  |/////////////////////////////////////////////////////////////////////////////////////////
                            29092 ; 991  |//
                            29093 ; 992  |//>  Name:          _reentrant int DisplayVoiceMode(int bDisplay, int iIgnored, int *pPtr)
                            29094 ; 993  |//
                            29095 ; 994  |//   Type:          Function
                            29096 ; 995  |//
                            29097 ; 996  |//   Description:   Conditionally updates the display with a warning for record media full
                            29098 ; 997  |//
                            29099 ; 998  |//   Inputs:        bDisplay--display or not
                            29100 ; 999  |//                  iIgnored2-- ignored
                            29101 ; 1000 |//                  pPtr --currently ignored
                            29102 ; 1001 |//
                            29103 ; 1002 |//   Outputs:       0 for successful display
                            29104 ; 1003 |//<
                            29105 ; 1004 |//////////////////////////////////////////////////////////////////////////////////////////
                            29106 ; 1005 |
                            29107 ; 1006 |_reentrant int DisplayVoiceMode(int bDisplay, int iIgnored, int *pPtr)
                            29108 ; 1007 |{
                            29109 
                            29114 FDisplayVoiceMode:
                            29124 
                            29125 ; 1008 |    pPtr; iIgnored; // prevent unused warning
                            29126 ; 1009 |
                            29127 ; 1010 |    // Without voice (mic audio) animation.
                            29128 ; 1011 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 112

M:ADDR CODE           CYCLES LINE SOURCELINE
                            29129 ; 1012 |    if( bDisplay )
                            29130 
P:044B 055F7C         2 236829115         movec   ssh,y:(r7)+
P:044C 200003         2 237029132         tst     a
P:044D 0AF0AA rrrrrr  6 237629133         jeq     L97
                            29134 
                            29135 ; 1013 |    {
                            29136 ; 1014 |        if( g_bEncoderLowSpace && IsEncWarningActive() )
                            29137 
P:044F 5FF000 rrrrrr  3 237929139         move    y:Fg_bEncoderLowSpace,b
P:0451 20000B         2 238129141         tst     b
P:0452 0AF0AA rrrrrr  6 238729142         jeq     L100
P:0454 0BF080 rrrrrr  6 239329143         jsr     FIsEncWarningActive
P:0456 2A0000         2 239529146         move    #0,a2
P:0457 200003         2 239729147         tst     a
P:0458 0AF0AA rrrrrr  6 240329148         jeq     L100
                            29149 
                            29150 ; 1015 |        {   DisplayWarning();
                            29151 
P:045A 0BF080 rrrrrr  6 240929153         jsr     FDisplayWarning
                            29154 
                            29155 ; 1016 |        }
                            29156 ; 1017 |    }
                            29157 
P:045C 0AF080 rrrrrr  6 241529159         jmp     L100
                            29160 
                            29161 ; 1018 |    else
                            29162 ; 1019 |    {   ClearRange(VOICE_SPACE_WARN_X_POS, VOICE_SPACE_WARN_Y_POS,
                            29163 ; 1020 |                   VOICE_SPACE_WARN_X_SIZE,VOICE_SPACE_WARN_Y_SIZE);
                            29164 
                            29166 L97:
P:045E 2E0000         2 241729168         move    #0,a
P:045F 46F400 000010  3 242029166         move    #>16,y0
P:0461 44F459 00005D  3 242329167         tfr     y0,b	                #>93,x0
P:0463 0BF080 rrrrrr  6 242929170         jsr     FClearRange
                            29171 
                            29172 ; 1021 |    }
                            29173 ; 1022 |
                            29174 ; 1023 |#if 0
                            29175 ; 1024 |    // Possible alternate ver: enhanced future version would display voice animation during record.
                            29176 ; 1025 |
                            29177 ; 1026 |    if(bDisplay &&      ((g_wEncoderSR&ENCODER_RECORDING) || !(g_wDecoderCSR & DECODER_STOPPED)) )
                            29178 ; 1027 |    {
                            29179 ; 1028 |        if( (g_wEncoderSR&ENCODER_RECORDING) && g_bEncoderLowSpace )
                            29180 ; 1029 |        {   DisplayWarning();
                            29181 ; 1030 |        }
                            29182 ; 1031 |        else
                            29183 ; 1032 |        {
                            29184 ; 1033 |            // DrawBitmap(VOICE_ANIMATION_X_POS,VOICE_ANIMATION_Y_POS,g_iVoiceBitmap); // Future
                            29185 ; 1034 |        }
                            29186 ; 1035 |    }
                            29187 ; 1036 |    else
                            29188 ; 1037 |    {   ClearRange(VOICE_ANIMATION_X_POS, VOICE_ANIMATION_Y_POS,
                            29189 ; 1038 |                   VOICE_ANIMATION_X_SIZE,VOICE_ANIMATION_Y_SIZE);
                            29190 ; 1039 |    }
                            29191 ; 1040 |#endif
                            29192 ; 1041 |
                            29193 ; 1042 |    return 0;
                            29194 
                            29196 L100:
                            29197 
                            29198 ; 1043 |}
                            29199 
P:0465 05FF7C         4 243329201         movec   y:-(r7),ssh
P:0466 2E0000         2 243529196         move    #0,a
P:0467 00000C         4 243929205         rts
                            29207 
                            29208 ; 1044 |
                            29209 ; 1045 |
                            29210 ; 1046 |
                            29211 ; 1047 |/////////////////////////////////////////////////////////////////////////////////////////
                            29212 ; 1048 |//
                            29213 ; 1049 |//>  Name:          _reentrant int DisplayVolume( int bDisplay, int iIgnored2, int *pPtr)
                            29214 ; 1050 |//
                            29215 ; 1051 |//   Type:          Function
                            29216 ; 1052 |//
                            29217 ; 1053 |//   Description:   Updates the display
                            29218 ; 1054 |//
                            29219 ; 1055 |//   Inputs:        bDisplay--display or not
                            29220 ; 1056 |//                  iIgnored2-- ignored
                            29221 ; 1057 |//                  pPtr --currently ignored
                            29222 ; 1058 |//
                            29223 ; 1059 |//  Notes:          Some of these functions do not clear the range.  prior to drawing for memory
                            29224 ; 1060 |//                  savings.  See the code to verify that bDisplay is actually used.
                            29225 ; 1061 |//<
                            29226 ; 1062 |//////////////////////////////////////////////////////////////////////////////////////////
                            29227 ; 1063 |_reentrant int DisplayVolume( int bDisplay, int iIgnored2, int *pPtr)
                            29228 ; 1064 |{
                            29229 
                            29234 FDisplayVolume:
                            29248 
                            29249 ; 1065 |    int StepsPerIcon = 1,IconNumber;
                            29250 
                            29255 
                            29256 ; 1066 |    iIgnored2;//to prevent the "parameter not used" warning
                            29257 ; 1067 |    pPtr;
                            29258 ; 1068 |
                            29259 ; 1069 |
                            29260 ; 1070 |    IconNumber = (g_iUserVolume * VOLUME_NUM_ICONS) / (g_iVolumeSteps) ;
                            29261 
P:0468 055F7C         2 244129235         movec   ssh,y:(r7)+
P:0469 218500         2 244329252         move    a1,x1
P:046A 47F400 00001B  3 244629264         move    #>27,y1
P:046C 4EF000 rrrrrr  3 244929263         move    y:Fg_iUserVolume,y0
P:046E 4CF0B0 rrrrrr  3 245229265         mpy     y0,y1,a	                y:Fg_iVolumeSteps,x0
P:0470 200022         2 245429266         asr     a
P:0471 210E00         2 245629268         move    a0,a
P:0472 0BF080 rrrrrr  6 246229269         jsr     Rdiv_iii
                            29270 
                            29271 ; 1071 |    if(bDisplay)
                            29272 
P:0474 20AF00         2 246429274         move    x1,b
P:0475 20000B         2 246629276         tst     b
P:0476 0AF0AA rrrrrr  6 247229280         jeq     L106
                            29281 
                            29282 ; 1072 |    {
                            29283 ; 1073 |        //DrawBitmap(VOLUME_ICON_X_POS,VOLUME_ICON_Y_POS,VOLUME_RESOURCE + IconNumber);
                            29284 ; 1074 |        if(g_iVolume_Control_Mode==FALSE)
                            29285 
P:0478 5FF000 rrrrrr  3 247529287         move    y:Fg_iVolume_Control_Mode,b
P:047A 20000B         2 247729289         tst     b
P:047B 0AF0A2 rrrrrr  6 248329290         jne     L104
                            29291 
                            29292 ; 1075 |                SysPostMessageWithChecking(5,LCD_PRINT_RANGE_RSRC,VOLUME_ICON_X_POS,VOLUME_ICON_Y_POS,VOLUME_RESOURCE + IconNumber);
                            29293 
P:047D 44F400 0000CD  3 248629295         move    #>205,x0
P:047F 290840         2 248829296         add     x0,a	                #8,b0
P:0480 5C5F00         2 249029298         move    a1,y:(r7)+
P:0481 595F1B         2 249229303         clr     b	                b0,y:(r7)+
P:0482 5F5F00         2 249429304         move    b,y:(r7)+
P:0483 51F400 030001  3 249729306         move    #$30001,b0
P:0485 595F00         2 249929307         move    b0,y:(r7)+
P:0486 290500         2 250129309         move    #5,b0
P:0487 595F00         2 250329310         move    b0,y:(r7)+
P:0488 0BF080 rrrrrr  6 250929312         jsr     FSysPostMessageWithChecking
P:048A 3F0500         2 251129313         move    #5,n7
P:048B 000000         2 251329313         nop             ; (inserted)
P:048C 204700         2 251529315         move    (r7)-n7
P:048D 0AF080 rrrrrr  6 252129318         jmp     L106
                            29319 
                            29320 ; 1076 |        else
                            29321 ; 1077 |                SysPostMessageWithChecking(5,LCD_PRINT_RANGE_INV_RSRC,VOLUME_ICON_X_POS,VOLUME_ICON_Y_POS,VOLUME_RESOURCE + IconNumber);
                            29322 
                            29324 L104:
P:048F 57F400 0000CD  3 252429324         move    #>205,b
P:0491 290810         2 252629325         add     b,a	                #8,b0
P:0492 5C5F00         2 252829326         move    a1,y:(r7)+
P:0493 595F1B         2 253029331         clr     b	                b0,y:(r7)+
P:0494 56F400 030003  3 253329334         move    #196611,a
P:0496 5F5F00         2 253529332         move    b,y:(r7)+
P:0497 290500         2 253729337         move    #5,b0
P:0498 5E5F00         2 253929335         move    a,y:(r7)+
P:0499 595F00         2 254129338         move    b0,y:(r7)+
P:049A 0BF080 rrrrrr  6 254729340         jsr     FSysPostMessageWithChecking
                            29345 
                            29346 ; 1078 |        
                            29347 ; 1079 |    }
                            29348 ; 1080 |    return 0;
                            29349 
P:049C 3F0500         2 254929341         move    #5,n7
P:049D 000000         2 255129341         nop             ; (inserted)
P:049E 204700         2 255329343         move    (r7)-n7
                            29351 L106:
                            29352 
                            29353 ; 1081 |}
                            29354 
P:049F 05FF7C         4 255729356         movec   y:-(r7),ssh
P:04A0 2E0000         2 255929351         move    #0,a
P:04A1 00000C         4 256329360         rts
                            29362 
                            29363 ; 1082 |
                            29364 ; 1083 |/////////////////////////////////////////////////////////////////////////////////////////
                            29365 ; 1084 |//
                            29366 ; 1085 |//>  Name:          _reentrant int DisplayBatteryLevel( int bDisplay, int iIgnored2, int *pPtr)
                            29367 ; 1086 |//
                            29368 ; 1087 |//   Type:          Function
                            29369 ; 1088 |//
                            29370 ; 1089 |//   Description:   Updates the battery level indicatordisplay
                            29371 ; 1090 |//
                            29372 ; 1091 |//   Inputs:        bDisplay--display or not
                            29373 ; 1092 |//                  battlevel-- not input, variable used in function
                            29374 ; 1093 |//                  pPtr --currently ignored
                            29375 ; 1094 |//
                            29376 ; 1095 |//  Notes:          11 battery levels are supported: 0 is clear and 10 is full
                            29377 ; 1096 |//<
                            29378 ; 1097 |//////////////////////////////////////////////////////////////////////////////////////////
                            29379 ; 1098 |_reentrant int DisplayBatteryLevel( int bDisplay, int battlevel, int *pPtr)
                            29380 ; 1099 |{
                            29381 
                            29386 FDisplayBatteryLevel:
                            29398 
                            29399 ; 1100 |    int iBatteryResource = 0;
                            29400 ; 1101 |    pPtr;
                            29401 ; 1102 |
                            29402 ; 1103 |    if(bDisplay)
                            29403 
P:04A2 055F7C         2 256529387         movec   ssh,y:(r7)+
P:04A3 200003         2 256729405         tst     a
P:04A4 0AF0AA rrrrrr  6 257329406         jeq     L120
                            29407 
                            29408 ; 1104 |    {
                            29409 ; 1105 |#ifdef BATTERY_CHARGE
                            29410 ; 1106 |        if(BatteryChargeIsCharging())
                            29411 
P:04A6 0BF080 rrrrrr  6 257929413         jsr     FBatteryChargeIsCharging
P:04A8 2A0000         2 258129417         move    #0,a2
P:04A9 200003         2 258329418         tst     a
P:04AA 0AF0AA rrrrrr  6 258929419         jeq     L114
                            29420 
                            29421 ; 1107 |        {
                            29422 ; 1108 |            iBatteryResource = RSRC_BATTERY_CHARGING;
                            29423 
                            29427 
                            29428 ; 1109 |        }
                            29429 
P:04AC 44F400 000380  3 259229425         move    #$380,x0
P:04AE 0AF080 rrrrrr  6 259829431         jmp     L119
                            29432 
                            29433 ; 1110 |        else
                            29434 ; 1111 |#endif
                            29435 ; 1112 |        {
                            29436 ; 1113 |            // no rounding is currently supported
                            29437 ; 1114 |            // don't use resource outside of 10 available bitmaps
                            29438 ; 1115 |            if ((battlevel=SysBatteryGetLevel()) < 10)
                            29439 
P:04B0 0BF080 rrrrrr  6 260429441 L114:   jsr     FSysBatteryGetLevel
P:04B2 46F400 00000A  3 260729444         move    #>10,y0
P:04B4 200055         2 260929445         cmp     y0,a
P:04B5 0AF0A1 rrrrrr  6 261529446         jge     L115
                            29447 
                            29448 ; 1116 |                battlevel = 0;
                            29449 
P:04B7 2F0000         2 261729451         move    #0,b
P:04B8 0AF080 rrrrrr  6 262329454         jmp     L118
                            29455 
                            29456 ; 1117 |            else if (battlevel > 100)
                            29457 
                            29459 L115:
P:04BA 57F400 000064  3 262629462         move    #>100,b
P:04BC 200005         2 262829463         cmp     b,a
P:04BD 0AF0AF rrrrrr  6 263429464         jle     L116
                            29465 
                            29466 ; 1118 |                battlevel = 10;
                            29467 
P:04BF 20CF00         2 263629469         move    y0,b
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 113

M:ADDR CODE           CYCLES LINE SOURCELINE
P:04C0 0AF080 rrrrrr  6 264229472         jmp     L118
                            29473 
                            29474 ; 1119 |            else
                            29475 ; 1120 |                battlevel /= 10;
                            29476 
                            29478 L116:
P:04C2 20C400         2 264429481         move    y0,x0
P:04C3 0BF080 rrrrrr  6 265029482         jsr     Rdiv_iii
                            29489 
                            29490 ; 1121 |            iBatteryResource = BATTERY_RESOURCE+battlevel;
                            29491 
P:04C5 21C900         2 265229483         move    a,b0
P:04C6 212F00         2 265429484         move    b0,b
                            29493 L118:
                            29498 
                            29499 ; 1122 |
                            29500 ; 1123 |        }
                            29501 ; 1124 |        DrawBitmap(BATTERY_ICON_X_POS,BATTERY_ICON_Y_POS,iBatteryResource);
                            29502 
P:04C7 46F400 0000BE  3 265729493         move    #>190,y0
P:04C9 200058         2 265929494         add     y0,b
P:04CA 21A400         2 266129496         move    b1,x0
P:04CB 56F41B 00006E  3 266429504 L119:   clr     b	                #>110,a
P:04CD 0BF080 rrrrrr  6 267029506         jsr     FDrawBitmap
                            29508 
                            29509 ; 1125 |    }
                            29510 ; 1126 |
                            29511 ; 1127 |    return 0;
                            29512 
                            29514 L120:
                            29515 
                            29516 ; 1128 |}
                            29517 
P:04CF 05FF7C         4 267429519         movec   y:-(r7),ssh
P:04D0 2E0000         2 267629514         move    #0,a
P:04D1 00000C         4 268029523         rts
                            29525 
                            29526 ; 1129 |
                            29527 ; 1130 |/////////////////////////////////////////////////////////////////////////////////////////
                            29528 ; 1131 |//
                            29529 ; 1132 |//>  Name:          _reentrant int DisplayContrast( int bDisplay, int iIgnored1, void *pPtr)
                            29530 ; 1133 |//
                            29531 ; 1134 |//   Type:          Function
                            29532 ; 1135 |//
                            29533 ; 1136 |//   Description:   Updates the contrast display
                            29534 ; 1137 |//
                            29535 ; 1138 |//   Inputs:        bDisplay--display or not
                            29536 ; 1139 |//                  iIgnored2-- ignored
                            29537 ; 1140 |//                  pPtr --currently ignored
                            29538 ; 1141 |//
                            29539 ; 1142 |//  Notes:          Some of these functions do not clear the range.  prior to drawing for memory
                            29540 ; 1143 |//                  savings.  See the code to verify that bDisplay is actually used.
                            29541 ; 1144 |//<
                            29542 ; 1145 |//////////////////////////////////////////////////////////////////////////////////////////
                            29543 ; 1146 |_reentrant int DisplayContrast( int bDisplay, int iIgnored1, void *pPtr)
                            29544 ; 1147 |{
                            29545 
                            29550 FDisplayContrast:
                            29562 
                            29563 ; 1148 |    int iResource;
                            29564 ; 1149 |    pPtr;
                            29565 ; 1150 |    if(bDisplay)
                            29566 
P:04D2 055F7C         2 268229551         movec   ssh,y:(r7)+
P:04D3 200003         2 268429568         tst     a
P:04D4 0AF0AA rrrrrr  6 269029569         jeq     L124
                            29570 
                            29571 ; 1151 |    {
                            29572 ; 1152 |        DrawBitmap(CONTRAST_TITLE_X_POS,CONTRAST_TITLE_Y_POS,RSRC_CONTRAST_TITLE);
                            29573 
P:04D6 57F413 000010  3 269329576         clr     a	                #>16,b
P:04D8 44F400 00014B  3 269629577         move    #331,x0
P:04DA 0BF080 rrrrrr  6 270229578         jsr     FDrawBitmap
                            29582 
                            29583 ; 1153 |        DrawBitmap(CONTRAST_X_POS,CONTRAST_Y_POS,RSRC_CONTRAST_FRAME);
                            29584 
P:04DC 56F400 000008  3 270529586         move    #>8,a
P:04DE 57F400 000020  3 270829587         move    #>$20,b
P:04E0 44F400 00014C  3 271129588         move    #332,x0
P:04E2 0BF080 rrrrrr  6 271729589         jsr     FDrawBitmap
                            29590 
                            29591 ; 1154 |        iResource = RSRC_CONTRAST_LEVEL_0 + DisplayGetContrast()/10;
                            29592 
P:04E4 0BF080 rrrrrr  6 272329594         jsr     FDisplayGetContrast
P:04E6 57F400 00000A  3 272629595         move    #>10,b
P:04E8 0BF080 rrrrrr  6 273229596         jsr     Rdiv_uiuiui
                            29602 
                            29603 ; 1155 |        if(iResource < RSRC_CONTRAST_LEVEL_0)
                            29604 
P:04EA 210E00         2 273429598         move    a0,a
P:04EB 46F400 00014D  3 273729597         move    #333,y0
P:04ED 200050         2 273929599         add     y0,a
P:04EE 218F00         2 274129600         move    a1,b
P:04EF 21E45D         2 274329607         cmp     y0,b	                b,x0
P:04F0 0AF0A1 rrrrrr  6 274929608         jge     L121
                            29609 
                            29610 ; 1156 |            iResource = RSRC_CONTRAST_LEVEL_0;
                            29611 
P:04F2 20C400         2 275129613         move    y0,x0
P:04F3 0AF080 rrrrrr  6 275729614         jmp     L123
                            29615 
                            29616 ; 1157 |        else if(iResource > RSRC_CONTRAST_LEVEL_10)
                            29617 
P:04F5 47F400 000157  3 276029619 L121:   move    #343,y1
P:04F7 20007D         2 276229620         cmp     y1,b
P:04F8 0AF0AF rrrrrr  6 276829621         jle     L123
                            29622 
                            29623 ; 1158 |            iResource = RSRC_CONTRAST_LEVEL_10;
                            29624 
                            29627 
                            29628 ; 1159 |        DrawBitmap(CONTRAST_X_POS,CONTRAST_Y_POS,iResource);
                            29629 
P:04FA 20E400         2 277029626         move    y1,x0
P:04FB 56F400 000008  3 277329631 L123:   move    #>8,a
P:04FD 57F400 000020  3 277629632         move    #>$20,b
P:04FF 0BF080 rrrrrr  6 278229633         jsr     FDrawBitmap
                            29635 
                            29636 ; 1160 |    }
                            29637 ; 1161 |
                            29638 ; 1162 |/////////////
                            29639 ; 1163 |// calibration debug -- display bar will not be accurate when this is enabled
                            29640 ; 1164 |#ifdef CONTRAST_CALIBRATION
                            29641 ; 1165 |    SysPostMessageWithChecking(7,LCD_PRINT_NUMBER,0,TRACK_COUNT_Y_POS,DisplayGetContrast(),3,'0');
                            29642 ; 1166 |#endif
                            29643 ; 1167 |/////////////
                            29644 ; 1168 |
                            29645 ; 1169 |    return 0;
                            29646 
                            29648 L124:
                            29649 
                            29650 ; 1170 |}
                            29651 
P:0501 05FF7C         4 278629653         movec   y:-(r7),ssh
P:0502 2E0000         2 278829648         move    #0,a
P:0503 00000C         4 279229657         rts
                            29659 
                            29660 ; 1171 |
                            29661 ; 1172 |/////////////////////////////////////////////////////////////////////////////////////////
                            29662 ; 1173 |//
                            29663 ; 1174 |//>  Name:          _reentrant int DisplayBacklight( int bDisplay, int iIgnored1, void *pPtr)
                            29664 ; 1175 |//
                            29665 ; 1176 |//   Type:          Function
                            29666 ; 1177 |//
                            29667 ; 1178 |//   Description:   Updates the Backlight Menu display
                            29668 ; 1179 |//
                            29669 ; 1180 |//   Inputs:        bDisplay--display or not
                            29670 ; 1181 |//                  iIgnored2-- ignored
                            29671 ; 1182 |//                  pPtr --currently ignored
                            29672 ; 1183 |//
                            29673 ; 1184 |//  Notes:          Some of these functions do not clear the range.  prior to drawing for memory
                            29674 ; 1185 |//                  savings.  See the code to verify that bDisplay is actually used.
                            29675 ; 1186 |//<
                            29676 ; 1187 |//////////////////////////////////////////////////////////////////////////////////////////
                            29677 ; 1188 |_reentrant int DisplayBacklight( int bDisplay, int iIgnored1, void *pPtr)
                            29678 ; 1189 |{
                            29679 
                            29684 FDisplayBacklight:
                            29696 
                            29697 ; 1190 |    int iResource;
                            29698 ; 1191 |    pPtr;
                            29699 ; 1192 |    if(bDisplay)
                            29700 
P:0504 055F7C         2 279429685         movec   ssh,y:(r7)+
P:0505 200003         2 279629702         tst     a
P:0506 0AF0AA rrrrrr  6 280229703         jeq     L127
                            29704 
                            29705 ; 1193 |    {
                            29706 ; 1194 |        DrawBitmap(BACKLIGHT_TITLE_X_POS,BACKLIGHT_TITLE_Y_POS,RSRC_BACKLIGHT_TITLE);
                            29707 
P:0508 57F413 000018  3 280529709         clr     a	                #>24,b
P:050A 44F400 0001F7  3 280829712         move    #503,x0
P:050C 0BF080 rrrrrr  6 281429713         jsr     FDrawBitmap
                            29716 
                            29717 ; 1195 |
                            29718 ; 1196 |        if(g_iBackLightState == BACKLIGHT_ON)
                            29719 
P:050E 5FF000 rrrrrr  3 281729721         move    y:Fg_iBackLightState,b
P:0510 46F400 000001  3 282029722         move    #>1,y0
P:0512 20005D         2 282229723         cmp     y0,b
P:0513 0AF0A2 rrrrrr  6 282829724         jne     L125
                            29725 
                            29726 ; 1197 |                        DrawBitmap(BACKLIGHT_STATE_X_POS,BACKLIGHT_STATE_Y_POS,RSRC_BACKLIGHT_STATE_ON);
                            29727 
P:0515 57F413 000028  3 283129730         clr     a	                #>40,b
P:0517 44F400 0001F8  3 283429729         move    #$1F8,x0
P:0519 0BF080 rrrrrr  6 284029732         jsr     FDrawBitmap
P:051B 0AF080 rrrrrr  6 284629733         jmp     L127
                            29734 
                            29735 ; 1198 |                else
                            29736 ; 1199 |                        DrawBitmap(BACKLIGHT_STATE_X_POS,BACKLIGHT_STATE_Y_POS,RSRC_BACKLIGHT_STATE_OFF);
                            29737 
                            29739 L125:
P:051D 57F413 000028  3 284929740         clr     a	                #>40,b
P:051F 44F400 0001F9  3 285229739         move    #$1F9,x0
P:0521 0BF080 rrrrrr  6 285829742         jsr     FDrawBitmap
                            29743 
                            29744 ; 1200 |
                            29745 ; 1201 |    }
                            29746 ; 1202 |
                            29747 ; 1203 |    return 0;
                            29748 
                            29750 L127:
                            29751 
                            29752 ; 1204 |}
                            29753 
P:0523 05FF7C         4 286229755         movec   y:-(r7),ssh
P:0524 2E0000         2 286429750         move    #0,a
P:0525 00000C         4 286829759         rts
                            29761 
                            29762 ; 1205 |
                            29763 ; 1206 |/////////////////////////////////////////////////////////////////////////////////////////
                            29764 ; 1207 |//
                            29765 ; 1208 |//>  Name:          _reentrant int DisplayPlaySet( int bDisplay, int iIgnored2, int *pPtr)
                            29766 ; 1209 |//
                            29767 ; 1210 |//   Type:          Function
                            29768 ; 1211 |//
                            29769 ; 1212 |//   Description:   Updates the display with the icon indicating
                            29770 ; 1213 |//                  music playset, voice playset, or FM Tuner mode
                            29771 ; 1214 |//
                            29772 ; 1215 |//   Inputs:        bDisplay--display or not
                            29773 ; 1216 |//                  iIgnored2-- ignored
                            29774 ; 1217 |//                  pPtr --currently ignored
                            29775 ; 1218 |//
                            29776 ; 1219 |//  Notes:          Some of these functions do not clear the range.  prior to drawing for memory
                            29777 ; 1220 |//                  savings.  See the code to verify that bDisplay is actually used.
                            29778 ; 1221 |//<
                            29779 ; 1222 |//////////////////////////////////////////////////////////////////////////////////////////
                            29780 ; 1223 |_reentrant int DisplayPlaySet( int bDisplay, int iIgnored2, int *pPtr)
                            29781 ; 1224 |{
                            29782 
                            29787 FDisplayPlaySet:
                            29797 
                            29798 ; 1225 |
                            29799 ; 1226 |    if(bDisplay)
                            29800 
P:0526 055F7C         2 287029788         movec   ssh,y:(r7)+
P:0527 200003         2 287229802         tst     a
P:0528 0AF0AA rrrrrr  6 287829803         jeq     L147
                            29804 
                            29805 ; 1227 |    {
                            29806 ; 1228 |        if( g_iCurrentMenu == MENU_FMTUNER ) // if in FM menu, display FM icon
                            29807 
P:052A 5FF000 rrrrrr  3 288129809         move    y:Fg_iCurrentMenu,b
P:052C 47F400 000002  3 288429811         move    #>2,y1
P:052E 20007D         2 288629812         cmp     y1,b
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 114

M:ADDR CODE           CYCLES LINE SOURCELINE
P:052F 0AF0A2 rrrrrr  6 289229813         jne     L141
                            29814 
                            29815 ; 1229 |        {
                            29816 ; 1230 |            // Note: at this time, LCD_PRINT_STRING_ADDR only displays one character.
                            29817 ; 1231 |            SysPostMessageWithChecking(5, LCD_PRINT_STRING_ADDR,
                            29818 ; 1232 |                                       PLAYSET_X_POS-8, PLAYSET_Y_POS, "F");
                            29819 
P:0531 64F400 rrrrrr  3 289529821         move    #L128,r4
P:0533 290800         2 289729824         move    #8,b0
P:0534 44F400 030008  3 290029830         move    #196616,x0
P:0536 6C5F00         2 290229822         move    r4,y:(r7)+
P:0537 595F00         2 290429825         move    b0,y:(r7)+
P:0538 297000         2 290629827         move    #$70,b0
P:0539 595F00         2 290829828         move    b0,y:(r7)+
P:053A 290500         2 291029833         move    #5,b0
P:053B 4C5F00         2 291229831         move    x0,y:(r7)+
P:053C 595F00         2 291429834         move    b0,y:(r7)+
P:053D 0BF080 rrrrrr  6 292029836         jsr     FSysPostMessageWithChecking
                            29843 
                            29844 ; 1233 |            SysPostMessageWithChecking(5, LCD_PRINT_STRING_ADDR,
                            29845 ; 1234 |                                       PLAYSET_X_POS-3, PLAYSET_Y_POS, "M");
                            29846 
P:053F 3F0500         2 292229837         move    #5,n7
P:0540 000000         2 292429837         nop             ; (inserted)
P:0541 204700         2 292629839         move    (r7)-n7
P:0542 0AF080 rrrrrr  6 293229848         jmp     L144
                            29849 
                            29850 ; 1235 |        } 
                            29851 ; 1236 |        else if( g_iCurrentMenu == MENU_VOICE)
                            29852 
P:0544 5FF000 rrrrrr  3 293529854 L141:   move    y:Fg_iCurrentMenu,b
P:0546 46F400 000001  3 293829855         move    #>1,y0
P:0548 20005D         2 294029856         cmp     y0,b
P:0549 0AF0A2 rrrrrr  6 294629857         jne     L142
                            29858 
                            29859 ; 1237 |        {
                            29860 ; 1238 |            SysPostMessageWithChecking(5, LCD_PRINT_STRING_ADDR,
                            29861 ; 1239 |                                       PLAYSET_X_POS-8, PLAYSET_Y_POS, " ");
                            29862 
P:054B 65F400 rrrrrr  3 294929867         move    #L130,r5
P:054D 290800         2 295129866         move    #8,b0
P:054E 2D0500         2 295329865         move    #5,b1
P:054F 46F400 030008  3 295629864         move    #196616,y0
P:0551 6D5F00         2 295829868         move    r5,y:(r7)+
P:0552 595F00         2 296029870         move    b0,y:(r7)+
P:0553 297000         2 296229872         move    #$70,b0
P:0554 595F00         2 296429873         move    b0,y:(r7)+
P:0555 4E5F00         2 296629875         move    y0,y:(r7)+
P:0556 5D5F00         2 296829877         move    b1,y:(r7)+
P:0557 0BF080 rrrrrr  6 297429879         jsr     FSysPostMessageWithChecking
                            29884 
                            29885 ; 1240 |            SysPostMessageWithChecking(5, LCD_PRINT_STRING_ADDR,
                            29886 ; 1241 |                                       PLAYSET_X_POS-3, PLAYSET_Y_POS, "V");
                            29887 
P:0559 3F0500         2 297629880         move    #5,n7
P:055A 64F400 rrrrrr  3 297929889         move    #L131,r4
P:055C 290800         2 298129892         move    #8,b0
P:055D 45F400 030008  3 298429898         move    #196616,x1
P:055F 204700         2 298629882         move    (r7)-n7
P:0560 6C5F00         2 298829890         move    r4,y:(r7)+
P:0561 595F00         2 299029893         move    b0,y:(r7)+
P:0562 297500         2 299229895         move    #117,b0
P:0563 595F00         2 299429896         move    b0,y:(r7)+
P:0564 290500         2 299629901         move    #5,b0
P:0565 4D5F00         2 299829899         move    x1,y:(r7)+
P:0566 595F00         2 300029902         move    b0,y:(r7)+
P:0567 0BF080 rrrrrr  6 300629904         jsr     FSysPostMessageWithChecking
                            29909 
                            29910 ; 1242 |        }
                            29911 
P:0569 3F0500         2 300829905         move    #5,n7
P:056A 000000         2 301029905         nop             ; (inserted)
P:056B 204700         2 301229907         move    (r7)-n7
P:056C 0AF080 rrrrrr  6 301829913         jmp     L147
                            29914 
                            29915 ; 1243 |        else if (g_iAB_Control_Mode ==TRUE)
                            29916 
P:056E 5FF000 rrrrrr  3 302129918 L142:   move    y:Fg_iAB_Control_Mode,b
P:0570 20005D         2 302329919         cmp     y0,b
P:0571 0AF0A2 rrrrrr  6 302929920         jne     L143
                            29921 
                            29922 ; 1244 |                {
                            29923 ; 1245 |                SysPostMessageWithChecking(5, LCD_PRINT_STRING_ADDR,
                            29924 ; 1246 |                                       PLAYSET_X_POS-8, PLAYSET_Y_POS, "A");
                            29925 
P:0573 62F400 rrrrrr  3 303229930         move    #L132,r2
P:0575 290800         2 303429927         move    #8,b0
P:0576 2D0500         2 303629928         move    #5,b1
P:0577 50F400 030008  3 303929929         move    #196616,a0
P:0579 6A5F00         2 304129931         move    r2,y:(r7)+
P:057A 595F00         2 304329933         move    b0,y:(r7)+
P:057B 297000         2 304529935         move    #$70,b0
P:057C 595F00         2 304729936         move    b0,y:(r7)+
P:057D 585F00         2 304929938         move    a0,y:(r7)+
P:057E 5D5F00         2 305129940         move    b1,y:(r7)+
P:057F 0BF080 rrrrrr  6 305729942         jsr     FSysPostMessageWithChecking
                            29947 
                            29948 ; 1247 |              SysPostMessageWithChecking(5, LCD_PRINT_STRING_ADDR,
                            29949 ; 1248 |                                       PLAYSET_X_POS-0, PLAYSET_Y_POS, "B");
                            29950 
P:0581 3F0500         2 305929943         move    #5,n7
P:0582 61F400 rrrrrr  3 306229952         move    #L133,r1
P:0584 290800         2 306429955         move    #8,b0
P:0585 45F400 030008  3 306729961         move    #196616,x1
P:0587 204700         2 306929945         move    (r7)-n7
P:0588 695F00         2 307129953         move    r1,y:(r7)+
P:0589 595F00         2 307329956         move    b0,y:(r7)+
P:058A 297800         2 307529958         move    #$78,b0
P:058B 595F00         2 307729959         move    b0,y:(r7)+
P:058C 290500         2 307929964         move    #5,b0
P:058D 4D5F00         2 308129962         move    x1,y:(r7)+
P:058E 595F00         2 308329965         move    b0,y:(r7)+
P:058F 0BF080 rrrrrr  6 308929967         jsr     FSysPostMessageWithChecking
                            29972 
                            29973 ; 1249 |                }
                            29974 
P:0591 3F0500         2 309129968         move    #5,n7
P:0592 000000         2 309329968         nop             ; (inserted)
P:0593 204700         2 309529970         move    (r7)-n7
P:0594 0AF080 rrrrrr  6 310129976         jmp     L147
                            29977 
                            29978 ; 1250 |        else
                            29979 ; 1251 |        {
                            29980 ; 1252 |            SysPostMessageWithChecking(5, LCD_PRINT_STRING_ADDR,
                            29981 ; 1253 |                                       PLAYSET_X_POS-8, PLAYSET_Y_POS, " ");
                            29982 
                            29984 L143:
P:0596 290800         2 310329987         move    #8,b0
P:0597 50F400 030008  3 310629993         move    #196616,a0
P:0599 46F400 rrrrrr  3 310929984         move    #L130,y0
P:059B 4E5F00         2 311129985         move    y0,y:(r7)+
P:059C 595F00         2 311329988         move    b0,y:(r7)+
P:059D 297000         2 311529990         move    #$70,b0
P:059E 595F00         2 311729991         move    b0,y:(r7)+
P:059F 290500         2 311929996         move    #5,b0
P:05A0 585F00         2 312129994         move    a0,y:(r7)+
P:05A1 595F00         2 312329997         move    b0,y:(r7)+
P:05A2 0BF080 rrrrrr  6 312929999         jsr     FSysPostMessageWithChecking
                            30004 
                            30005 ; 1254 |            SysPostMessageWithChecking(5, LCD_PRINT_STRING_ADDR,
                            30006 ; 1255 |                                       PLAYSET_X_POS-3, PLAYSET_Y_POS, "M");
                            30007 
P:05A4 3F0500         2 313130000         move    #5,n7
P:05A5 000000         2 313330000         nop             ; (inserted)
P:05A6 204700         2 313530002         move    (r7)-n7
                            30009 L144:
P:05A7 51F400 rrrrrr  3 313830009         move    #L129,b0
P:05A9 46F400 030008  3 314130018         move    #196616,y0
P:05AB 595F00         2 314330010         move    b0,y:(r7)+
P:05AC 290800         2 314530012         move    #8,b0
P:05AD 595F00         2 314730013         move    b0,y:(r7)+
P:05AE 297500         2 314930015         move    #117,b0
P:05AF 595F00         2 315130016         move    b0,y:(r7)+
P:05B0 290500         2 315330021         move    #5,b0
P:05B1 4E5F00         2 315530019         move    y0,y:(r7)+
P:05B2 595F00         2 315730022         move    b0,y:(r7)+
P:05B3 0BF080 rrrrrr  6 316330024         jsr     FSysPostMessageWithChecking
                            30029 
                            30030 ; 1256 |        }
                            30031 ; 1257 |
                            30032 ; 1258 |//Uncoment to display PlaySet by bitmap file
                            30033 ; 1259 |/*#ifndef USE_PLAYLIST3
                            30034 ; 1260 |        if(Playlist_GetPlaySet()==PLAYSET_VOICE)
                            30035 ; 1261 |        {
                            30036 ; 1262 |            DrawBitmap(PLAYSET_X_POS,PLAYSET_Y_POS,RSRC_VOICE_MODE_ICON);
                            30037 ; 1263 |        } else
                            30038 ; 1264 |#endif // #ifndef USE_PLAYLIST3
                            30039 ; 1265 |        {
                            30040 ; 1266 |            DrawBitmap(PLAYSET_X_POS,PLAYSET_Y_POS,RSRC_MUSIC_MODE_ICON);
                            30041 ; 1267 |        }       
                            30042 ; 1268 |*/
                            30043 ; 1269 |    }
                            30044 ; 1270 |    return 0;
                            30045 
P:05B5 3F0500         2 316530025         move    #5,n7
P:05B6 000000         2 316730025         nop             ; (inserted)
P:05B7 204700         2 316930027         move    (r7)-n7
                            30047 L147:
                            30048 
                            30049 ; 1271 |}
                            30050 
P:05B8 05FF7C         4 317330052         movec   y:-(r7),ssh
P:05B9 2E0000         2 317530047         move    #0,a
P:05BA 00000C         4 317930056         rts
                            30058 
                            30059 ; 1272 |
                            30060 ; 1273 |#ifdef  AUDIBLE
                            30061 ; 1274 |/////////////////////////////////////////////////////////////////////////////////////////
                            30062 ; 1275 |//
                            30063 ; 1276 |//>  Name:          _reentrant int DisplaySecNavIcon( int bDisplay, int iIgnored2, int *pPtr)
                            30064 ; 1277 |//
                            30065 ; 1278 |//   Type:          Function
                            30066 ; 1279 |//
                            30067 ; 1280 |//   Description:   Updates the display
                            30068 ; 1281 |//
                            30069 ; 1282 |//   Inputs:        bDisplay--display or not
                            30070 ; 1283 |//                  iIgnored2-- ignored
                            30071 ; 1284 |//                  pPtr --currently ignored
                            30072 ; 1285 |//
                            30073 ; 1286 |//  Notes:          Some of these functions do not clear the range.  prior to drawing for memory
                            30074 ; 1287 |//                  savings.  See the code to verify that bDisplay is actually used.
                            30075 ; 1288 |//<
                            30076 ; 1289 |//////////////////////////////////////////////////////////////////////////////////////////
                            30077 ; 1290 |_reentrant int DisplaySecNavIcon( int bDisplay, int iIgnored2, int *pPtr)
                            30078 ; 1291 |{
                            30079 ; 1292 |    int uResource;
                            30080 ; 1293 |
                            30081 ; 1294 |    uResource =0;
                            30082 ; 1295 |    iIgnored2;//to prevent the "parameter not used" warning
                            30083 ; 1296 |    pPtr;
                            30084 ; 1297 |
                            30085 ; 1298 |    if(bDisplay)
                            30086 ; 1299 |    {
                            30087 ; 1300 |        ClearRange(SECNAV_ICON_X_POS,SECNAV_ICON_Y_POS,SECNAV_ICON_X_SIZE,SECNAV_ICON_Y_SIZE);
                            30088 ; 1301 |                if ( g_AudibleFlags.bits.ChapterNavMode )
                            30089 ; 1302 |                        DrawBitmap(SECNAV_ICON_X_POS,SECNAV_ICON_Y_POS,RSRC_AUDIBLE_SECNAV_ICON);
                            30090 ; 1303 |    }
                            30091 ; 1304 |    return 0;
                            30092 ; 1305 |}
                            30093 ; 1306 |#endif  // AUDIBLE
                            30094 ; 1307 |
                            30095 ; 1308 |/////////////////////////////////////////////////////////////////////////////////////////
                            30096 ; 1309 |//
                            30097 ; 1310 |//>  Name:          _reentrant int DisplayABIcon( int bDisplay, int iIgnored2, int *pPtr)
                            30098 ; 1311 |//
                            30099 ; 1312 |//   Type:          Function
                            30100 ; 1313 |//
                            30101 ; 1314 |//   Description:   Updates the display
                            30102 ; 1315 |//
                            30103 ; 1316 |//   Inputs:        bDisplay--display or not
                            30104 ; 1317 |//                  iIgnored2-- ignored
                            30105 ; 1318 |//                  pPtr --currently ignored
                            30106 ; 1319 |//
                            30107 ; 1320 |//  Notes:          Some of these functions do not clear the range.  prior to drawing for memory
                            30108 ; 1321 |//                  savings.  See the code to verify that bDisplay is actually used.
                            30109 ; 1322 |//<
                            30110 ; 1323 |//////////////////////////////////////////////////////////////////////////////////////////
                            30111 ; 1324 |_reentrant int DisplayABIcon( int bDisplay, int iIgnored2, int *pPtr)
                            30112 ; 1325 |{
                            30113 
                            30118 FDisplayABIcon:
                            30133 
                            30134 ; 1326 |    int uResource;
                            30135 ; 1327 |
                            30136 ; 1328 |    uResource =0;
                            30137 
                            30144 
                            30145 ; 1329 |    iIgnored2;//to prevent the "parameter not used" warning
                            30146 ; 1330 |    pPtr;
                            30147 ; 1331 |
                            30148 ; 1332 |#ifdef  AUDIBLE
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 115

M:ADDR CODE           CYCLES LINE SOURCELINE
                            30149 ; 1333 |        if(g_AudibleFlags.bits.IsAudibleFile)
                            30150 ; 1334 |                return DisplaySecNavIcon( bDisplay, iIgnored2, pPtr );
                            30151 ; 1335 |#endif
                            30152 ; 1336 |
                            30153 ; 1337 |    if(bDisplay)
                            30154 
P:05BB 055F7C         2 318130119         movec   ssh,y:(r7)+
P:05BC 045FA0         2 318330139         movec   m0,n7
P:05BD 205F03         2 318530156         tst     a	                (r7)+
P:05BE 596F00         4 318930141         move    b0,y:(r7+n7)
P:05BF 0AF0AA rrrrrr  6 319530157         jeq     L153
                            30158 
                            30159 ; 1338 |    {
                            30160 ; 1339 |        ClearRange(AB_ICON_X_POS,AB_ICON_Y_POS,AB_ICON_X_SIZE,AB_ICON_Y_SIZE);
                            30161 
P:05C1 56F41B 00001F  3 319830163         clr     b	                #>$1F,a
P:05C3 44F400 00000C  3 320130167         move    #>12,x0
P:05C5 46F400 000008  3 320430168         move    #>8,y0
P:05C7 0BF080 rrrrrr  6 321030169         jsr     FClearRange
                            30171 
                            30172 ; 1340 |        switch(GetABMode())
                            30173 
P:05C9 0BF080 rrrrrr  6 321630175         jsr     FGetABMode
P:05CB 260800         2 321830176         move    #<8,y0
P:05CC 260455         2 322030177         cmp     y0,a    #<4,y0
P:05CD 0AF0AA rrrrrr  6 322630178         jeq     L149
P:05CF 200055         2 322830179         cmp     y0,a
P:05D0 0AF0A2 rrrrrr  6 323430180         jne     L151
                            30181 
                            30182 ; 1341 |        {
                            30183 ; 1342 |        case DECODER_A_SET:
                            30184 ; 1343 |            uResource = RSRC_AB_MARK_A_ICON;
                            30185 
                            30195 
                            30196 ; 1344 |            break;
                            30197 
P:05D2 045FA0         2 323630190         movec   m0,n7
P:05D3 55F400 00010B  3 323930187         move    #267,b1
P:05D5 5D6F00         4 324330192         move    b1,y:(r7+n7)
P:05D6 0AF080 rrrrrr  6 324930199         jmp     L151
                            30200 
                            30201 ; 1345 |        case DECODER_B_SET:
                            30202 ; 1346 |            uResource = RSRC_AB_MARK_B_ICON;
                            30203 
                            30205 L149:
                            30213 
                            30214 ; 1347 |            break;
                            30215 ; 1348 |        }
                            30216 ; 1349 |        if(uResource)
                            30217 
P:05D8 045FA0         2 325130208         movec   m0,n7
P:05D9 57F400 00010C  3 325430205         move    #268,b
P:05DB 5F6F00         4 325830210         move    b,y:(r7+n7)
                            30219 L151:
P:05DC 045FA0         2 326030219         movec   m0,n7
P:05DD 000000         2 326230219         nop             ; (inserted)
P:05DE 5EEF00         4 326630221         move    y:(r7+n7),a
P:05DF 200003         2 326830222         tst     a
P:05E0 0AF0AA rrrrrr  6 327430225         jeq     L153
                            30227 
                            30228 ; 1350 |            DrawBitmap(AB_ICON_X_POS,AB_ICON_Y_POS,uResource);
                            30229 
P:05E2 12F41B 00001F  3 327730226         clr     b	                a,x0	                #>$1F,a
P:05E4 0BF080 rrrrrr  6 328330233         jsr     FDrawBitmap
                            30237 
                            30238 ; 1351 |
                            30239 ; 1352 |    }
                            30240 ; 1353 |    return 0;
                            30241 
                            30243 L153:
                            30244 
                            30245 ; 1354 |}
                            30246 
P:05E6 205713         2 328530243         clr     a	                (r7)-
P:05E7 05FF7C         4 328930250         movec   y:-(r7),ssh
P:05E8 000000         2 329130250         nop             ; (inserted)
P:05E9 00000C         4 329530254         rts
                            30256 
                            30257 ; 1355 |
                            30258 ; 1356 |/////////////////////////////////////////////////////////////////////////////////////////
                            30259 ; 1357 |//
                            30260 ; 1358 |//>  Name:          _reentrant int DisplayPlayState( int bDisplay, int iIgnored2, int *pPtr)
                            30261 ; 1359 |//
                            30262 ; 1360 |//   Type:          Function
                            30263 ; 1361 |//
                            30264 ; 1362 |//   Description:   Updates the display
                            30265 ; 1363 |//
                            30266 ; 1364 |//   Inputs:        bDisplay--display or not
                            30267 ; 1365 |//                  iIgnored2-- ignored
                            30268 ; 1366 |//                  pPtr --currently ignored
                            30269 ; 1367 |//
                            30270 ; 1368 |//  Notes:          Some of these functions do not clear the range.  prior to drawing for memory
                            30271 ; 1369 |//                  savings.  See the code to verify that bDisplay is actually used.
                            30272 ; 1370 |//<
                            30273 ; 1371 |//////////////////////////////////////////////////////////////////////////////////////////
                            30274 ; 1372 |_reentrant int DisplayPlayState( int bDisplay, int iIgnored2, int *pPtr)
                            30275 ; 1373 |{
                            30276 
                            30281 FDisplayPlayState:
                            30296 
                            30297 ; 1374 |    int uResource;
                            30298 
                            30305 
                            30306 ; 1375 |    iIgnored2;//to prevent the "parameter not used" warning
                            30307 ; 1376 |    pPtr;
                            30308 ; 1377 |
                            30309 ; 1378 |    uResource = RSRC_STOP_ICON_WITH_BORDER;
                            30310 
                            30319 
                            30320 ; 1379 |
                            30321 ; 1380 |    //Clear the range.
                            30322 ; 1381 |    ClearRange(PLAY_STATE_ICON_X_POS,PLAY_STATE_ICON_Y_POS,
                            30323 ; 1382 |               PLAY_STATE_ICON_X_SIZE,PLAY_STATE_ICON_Y_SIZE);
                            30324 
P:05EA 055F7C         2 329730282         movec   ssh,y:(r7)+
P:05EB 77F400 FFFFFE  3 330030300         move    #-2,n7
P:05ED 44F400 00000C  3 330330329         move    #>12,x0
P:05EF 205F00         2 330530285         move    (r7)+
P:05F0 205F00         2 330730286         move    (r7)+
P:05F1 5C6F00         4 331130302         move    a1,y:(r7+n7)
P:05F2 045FA0         2 331330314         movec   m0,n7
P:05F3 2CB200         2 331530312         move    #178,a1
P:05F4 5C6F13         4 331930326         clr     a	                a1,y:(r7+n7)
P:05F5 46F41B 000008  3 332230327         clr     b	                #>8,y0
P:05F7 0BF080 rrrrrr  6 332830331         jsr     FClearRange
                            30333 
                            30334 ; 1383 |
                            30335 ; 1384 |    if(bDisplay)
                            30336 
P:05F9 77F400 FFFFFE  3 333130338         move    #-2,n7
P:05FB 000000         2 333330338         nop             ; (inserted)
P:05FC 5EEF00         4 333730340         move    y:(r7+n7),a
P:05FD 200003         2 333930341         tst     a
P:05FE 0AF0AA rrrrrr  6 334530342         jeq     L178
                            30343 
                            30344 ; 1385 |    {
                            30345 ; 1386 |        if(g_iSeeking==SEEK_FFWD)
                            30346 
P:0600 57F000 rrrrrr  3 334830348         move    x:Fg_iSeeking,b
P:0602 56F400 000001  3 335130349         move    #>1,a
P:0604 20000D         2 335330350         cmp     a,b
P:0605 0AF0A2 rrrrrr  6 335930351         jne     L167
                            30352 
                            30353 ; 1387 |        {
                            30354 ; 1388 |            uResource = RSRC_FFWD_ICON_WITH_BORDER;
                            30355 
                            30365 
                            30366 ; 1389 |        }
                            30367 
P:0607 045FA0         2 336130360         movec   m0,n7
P:0608 56F400 0000B5  3 336430357         move    #>181,a
P:060A 5E6F00         4 336830362         move    a,y:(r7+n7)
P:060B 0AF080 rrrrrr  6 337430369         jmp     L175
                            30370 
                            30371 ; 1390 |        else if(g_iSeeking==SEEK_RWND)
                            30372 
P:060D 46F400 FFFFFF  3 337730374 L167:   move    #>-1,y0
P:060F 20005D         2 337930375         cmp     y0,b
P:0610 0AF0A2 rrrrrr  6 338530376         jne     L168
                            30377 
                            30378 ; 1391 |        {
                            30379 ; 1392 |            uResource = RSRC_RWND_ICON_WITH_BORDER;
                            30380 
                            30390 
                            30391 ; 1393 |        }
                            30392 
P:0612 045FA0         2 338730385         movec   m0,n7
P:0613 46F400 0000B6  3 339030382         move    #>182,y0
P:0615 4E6F00         4 339430387         move    y0,y:(r7+n7)
P:0616 0AF080 rrrrrr  6 340030394         jmp     L175
                            30395 
                            30396 ; 1394 |        else
                            30397 ; 1395 |        {
                            30398 ; 1396 |            switch(GetPlayMode())
                            30399 
P:0618 0BF080 rrrrrr  6 340630401 L168:   jsr     FGetPlayMode
P:061A 47F400 000020  3 340930402         move    #>32,y1
P:061C 274075         2 341130403         cmp     y1,a    #<$40,y1
P:061D 0AF0AA rrrrrr  6 341730404         jeq     L170
P:061F 47F475 001000  3 342030405         cmp     y1,a    #4096,y1
P:0621 0AF0AA rrrrrr  6 342630406         jeq     L170
P:0623 200075         2 342830407         cmp     y1,a
P:0624 0AF0AA rrrrrr  6 343430408         jeq     L171
P:0626 0AF080 rrrrrr  6 344030409         jmp     L175
                            30410 
                            30411 ; 1397 |            {
                            30412 ; 1398 |            case DECODER_PLAYING:
                            30413 ; 1399 |                uResource = RSRC_PLAY_ICON_WITH_BORDER;
                            30414 ; 1400 |                break;
                            30415 ; 1401 |            case DECODER_PAUSED:
                            30416 ; 1402 |                uResource = RSRC_PAUSE_ICON_WITH_BORDER;
                            30417 ; 1403 |                break;
                            30418 ; 1404 |//Stop is defaulted above.  No need to put these...
                            30419 ; 1405 |//            case DECODER_STOPPED:
                            30420 ; 1406 |//                uResource = RSRC_STOP_ICON_WITH_BORDER;
                            30421 ; 1407 |//                break;
                            30422 ; 1408 |            case DECODER_LOOKING_FOR_SYNC:
                            30423 ; 1409 |                uResource = RSRC_PAUSE_ICON_WITH_BORDER;
                            30424 
                            30426 L170:
                            30434 
                            30435 ; 1410 |                break;
                            30436 
P:0628 045FA0         2 344230429         movec   m0,n7
P:0629 46F400 0000B1  3 344530426         move    #>177,y0
P:062B 4E6F00         4 344930431         move    y0,y:(r7+n7)
P:062C 0AF080 rrrrrr  6 345530438         jmp     L175
                            30440 L171:
                            30448 
                            30449 ; 1411 |            default:
                            30450 ; 1412 |                //?  Print out a question mark maybe?
                            30451 ; 1413 |                break;
                            30452 ; 1414 |            }
                            30453 ; 1415 |        }
                            30454 ; 1416 |        if(EncoderGetStatus()&ENCODER_RECORDING)
                            30455 
P:062E 045FA0         2 345730443         movec   m0,n7
P:062F 47F400 0000B0  3 346030440         move    #>176,y1
P:0631 4F6F00         4 346430445         move    y1,y:(r7+n7)
P:0632 0BF080 rrrrrr  6 347030457 L175:   jsr     EncoderGetStatus
P:0634 44F400 001000  3 347330458         move    #$1000,x0
P:0636 200046         2 347530459         and     x0,a
P:0637 0AF0AA rrrrrr  6 348130460         jeq     L176
                            30461 
                            30462 ; 1417 |        {
                            30463 ; 1418 |            uResource = RSRC_RECORD_ICON_WITH_BORDER;
                            30464 
                            30474 
                            30475 ; 1419 |        }
                            30476 ; 1420 |        if(EncoderGetStatus()&ENCODER_PAUSED)
                            30477 
P:0639 045FA0         2 348330469         movec   m0,n7
P:063A 44F400 0000B3  3 348630466         move    #>179,x0
P:063C 4C6F00         4 349030471         move    x0,y:(r7+n7)
P:063D 0BF080 rrrrrr  6 349630479 L176:   jsr     EncoderGetStatus
P:063F 46F400 000020  3 349930480         move    #>$20,y0
P:0641 200056         2 350130481         and     y0,a
P:0642 0AF0AA rrrrrr  6 350730482         jeq     L177
                            30483 
                            30484 ; 1421 |        {
                            30485 ; 1422 |            uResource = RSRC_PAUSED_RECORD_ICON_BORDER;
                            30486 
                            30496 
                            30497 ; 1423 |        }
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 116

M:ADDR CODE           CYCLES LINE SOURCELINE
                            30498 ; 1424 |        DrawBitmap(PLAY_STATE_ICON_X_POS,PLAY_STATE_ICON_Y_POS,uResource);
                            30499 
P:0644 045FA0         2 350930491         movec   m0,n7
P:0645 45F400 0000B4  3 351230488         move    #>180,x1
P:0647 4D6F00         4 351630493         move    x1,y:(r7+n7)
                            30501 L177:
P:0648 045FA0         2 351830503         movec   m0,n7
P:0649 2F0000         2 352030501         move    #0,b
P:064A 4CEF13         4 352430502         clr     a	                y:(r7+n7),x0
P:064B 0BF080 rrrrrr  6 353030506         jsr     FDrawBitmap
                            30510 
                            30511 ; 1425 |    }
                            30512 ; 1426 |    return bDisplay;
                            30513 
                            30515 L178:
                            30520 
                            30521 ; 1427 |}
                            30522 
P:064D 77F400 FFFFFE  3 353330515         move    #-2,n7
P:064F 000000         2 353530515         nop             ; (inserted)
P:0650 5EEF00         4 353930517         move    y:(r7+n7),a
P:0651 204F00         2 354130524         move    (r7)+n7
P:0652 05FF7C         4 354530526         movec   y:-(r7),ssh
P:0653 000000         2 354730526         nop             ; (inserted)
P:0654 00000C         4 355130530         rts
                            30533 
                            30534 ; 1428 |
                            30535 ; 1429 |
                            30536 ; 1430 |/////////////////////////////////////////////////////////////////////////////////////////
                            30537 ; 1431 |//
                            30538 ; 1432 |//>  Name:          _reentrant int DisplaySongTitle( int bDisplay, int iIgnored2, int *pPtr)
                            30539 ; 1433 |//
                            30540 ; 1434 |//   Type:          Function
                            30541 ; 1435 |//
                            30542 ; 1436 |//   Description:   Updates the display
                            30543 ; 1437 |//
                            30544 ; 1438 |//   Inputs:        bDisplay--display or not
                            30545 ; 1439 |//                  iIgnored2-- ignored
                            30546 ; 1440 |//                  pPtr --currently ignored
                            30547 ; 1441 |//
                            30548 ; 1442 |//  Notes:          Some of these functions do not clear the range.  prior to drawing for memory
                            30549 ; 1443 |//                  savings.  See the code to verify that bDisplay is actually used.
                            30550 ; 1444 |//<
                            30551 ; 1445 |//////////////////////////////////////////////////////////////////////////////////////////
                            30552 ; 1446 |_reentrant int DisplaySongTitle( int bDisplay, int iIgnored2, int *pPtr)
                            30553 ; 1447 |{
                            30554 
                            30559 FDisplaySongTitle:
                            30569 
                            30570 ; 1448 |    iIgnored2;//to prevent the "parameter not used" warning
                            30571 ; 1449 |    pPtr;
                            30572 ; 1450 |
                            30573 ; 1451 |    if(bDisplay )
                            30574 
P:0655 055F7C         2 355330560         movec   ssh,y:(r7)+
P:0656 200003         2 355530576         tst     a
P:0657 0AF0AA rrrrrr  6 356130577         jeq     L181
                            30578 
                            30579 ; 1452 |    {
                            30580 ; 1453 |#ifdef CLCD
                            30581 ; 1454 |        SysPostMessageWithChecking(7,LCD_CLEAR_RANGE_BUFFER,0,0,128,10,SONG_TITLE_BUFFER);
                            30582 ; 1455 |#ifdef USE_PLAYLIST3
                            30583 ; 1456 |        if(g_current_size)
                            30584 ; 1457 |#else   // #ifdef USE_PLAYLIST3
                            30585 ; 1458 |#ifdef USE_PLAYLIST5
                            30586 ; 1459 |                if(g_PL5_PL_queue.head != g_PL5_PL_queue.tail)  
                            30587 ; 1460 |#else
                            30588 ; 1461 |                if(g_wTotalSongCount)
                            30589 ; 1462 |#endif                  
                            30590 ; 1463 |#endif  // #ifdef USE_PLAYLIST3
                            30591 ; 1464 |        {
                            30592 ; 1465 |                SysPostMessageWithChecking(6,LCD_PRINT_STRING_UNICODE_ADDR_BUFFER, SONG_TITLE_X_POS-g_iSongStringOffset, 1,g_wSongTitle, SONG_TITLE_BUFFER);
                            30593 ; 1466 |        }
                            30594 ; 1467 |#ifdef USE_PLAYLIST5
                            30595 ; 1468 |        else if(!g_PL5_Playback.foundall)
                            30596 ; 1469 |        {
                            30597 ; 1470 |             SysPostMessageWithChecking(6,LCD_PRINT_STRING_RSRC_BUFFER,SONG_TITLE_X_POS,1,RSRC_STRING_SEARCHING,SONG_TITLE_BUFFER);     // "Searching..."
                            30598 ; 1471 |        }
                            30599 ; 1472 |#endif
                            30600 ; 1473 |        else
                            30601 ; 1474 |        {
                            30602 ; 1475 |             SysPostMessageWithChecking(6,LCD_PRINT_STRING_RSRC_BUFFER,SONG_TITLE_X_POS,1,RSRC_STRING_NO_FILES,SONG_TITLE_BUFFER);
                            30603 ; 1476 |        }
                            30604 ; 1477 |#else
                            30605 ; 1478 |        ClearRange(SONG_TITLE_X_POS,SONG_TITLE_Y_POS,SONG_TITLE_X_SIZE,SONG_TITLE_Y_SIZE);
                            30606 
P:0659 57F413 000010  3 356430610         clr     a	                #>16,b
P:065B 44F400 000080  3 356730612         move    #>$80,x0
P:065D 46F400 00000A  3 357030613         move    #>10,y0
P:065F 0BF080 rrrrrr  6 357630614         jsr     FClearRange
                            30616 
                            30617 ; 1479 |#ifdef USE_PLAYLIST3
                            30618 ; 1480 |        if(g_current_size)
                            30619 
P:0661 5FF000 rrrrrr  3 357930621         move    y:Fg_current_size,b
P:0663 20000B         2 358130622         tst     b
P:0664 0AF0AA rrrrrr  6 358730623         jeq     L179
                            30624 
                            30625 ; 1481 |#else   // #ifdef USE_PLAYLIST3
                            30626 ; 1482 |#ifdef USE_PLAYLIST5
                            30627 ; 1483 |                if(g_PL5_PL_queue.head != g_PL5_PL_queue.tail)  
                            30628 ; 1484 |#else
                            30629 ; 1485 |                if(g_wTotalSongCount)
                            30630 ; 1486 |#endif                  
                            30631 ; 1487 |#endif  // #ifdef USE_PLAYLIST3
                            30632 ; 1488 |        {
                            30633 ; 1489 |            SysPostMessageWithChecking(5,LCD_PRINT_STRING_UNICODE_ADDR,
                            30634 ; 1490 |                SONG_TITLE_X_POS-g_iSongStringOffset,
                            30635 ; 1491 |                SONG_TITLE_Y_POS,g_wSongTitle);
                            30636 
P:0666 281000         2 358930644         move    #16,a0
P:0667 46F01B rrrrrr  3 359230639         clr     b	                x:Fg_iSongStringOffset,y0
P:0669 76F45C rrrrrr  3 359530640         sub     y0,b	                #Fg_wSongTitle,n6
P:066B 44F400 030017  3 359830649         move    #196631,x0
P:066D 290500         2 360030652         move    #5,b0
P:066E 7E5F00         2 360230642         move    n6,y:(r7)+
P:066F 585F00         2 360430645         move    a0,y:(r7)+
P:0670 5D5F00         2 360630647         move    b1,y:(r7)+
P:0671 4C5F00         2 360830650         move    x0,y:(r7)+
P:0672 595F00         2 361030653         move    b0,y:(r7)+
P:0673 0BF080 rrrrrr  6 361630655         jsr     FSysPostMessageWithChecking
                            30660 
                            30661 ; 1492 |        }
                            30662 
P:0675 3F0500         2 361830656         move    #5,n7
P:0676 000000         2 362030656         nop             ; (inserted)
P:0677 204700         2 362230658         move    (r7)-n7
P:0678 0AF080 rrrrrr  6 362830664         jmp     L181
                            30665 
                            30666 ; 1493 |#ifdef USE_PLAYLIST5
                            30667 ; 1494 |        else if(!g_PL5_Playback.foundall)
                            30668 ; 1495 |        {
                            30669 ; 1496 |            SysPostMessageWithChecking(5,LCD_PRINT_STRING_RSRC,SONG_TITLE_X_POS,SONG_TITLE_Y_POS,RSRC_STRING_SEARCHING);        // "Searching..."
                            30670 ; 1497 |        }
                            30671 ; 1498 |#endif
                            30672 ; 1499 |        else
                            30673 ; 1500 |        {
                            30674 ; 1501 |            SysPostMessageWithChecking(5,LCD_PRINT_STRING_RSRC,SONG_TITLE_X_POS,SONG_TITLE_Y_POS,RSRC_STRING_NO_FILES);
                            30675 
                            30677 L179:
P:067A 56F400 030007  3 363130686         move    #196615,a
P:067C 51F400 0001C9  3 363430677         move    #457,b0
P:067E 595F00         2 363630678         move    b0,y:(r7)+
P:067F 291000         2 363830680         move    #16,b0
P:0680 595F1B         2 364030683         clr     b	                b0,y:(r7)+
P:0681 5F5F00         2 364230684         move    b,y:(r7)+
P:0682 290500         2 364430689         move    #5,b0
P:0683 5E5F00         2 364630687         move    a,y:(r7)+
P:0684 595F00         2 364830690         move    b0,y:(r7)+
P:0685 0BF080 rrrrrr  6 365430692         jsr     FSysPostMessageWithChecking
                            30697 
                            30698 ; 1502 |        }
                            30699 ; 1503 |#endif
                            30700 ; 1504 |
                            30701 ; 1505 |
                            30702 ; 1506 |    }
                            30703 ; 1507 |    return 0;
                            30704 
P:0687 3F0500         2 365630693         move    #5,n7
P:0688 000000         2 365830693         nop             ; (inserted)
P:0689 204700         2 366030695         move    (r7)-n7
                            30706 L181:
                            30707 
                            30708 ; 1508 |}
                            30709 
P:068A 05FF7C         4 366430711         movec   y:-(r7),ssh
P:068B 2E0000         2 366630706         move    #0,a
P:068C 00000C         4 367030715         rts
                            30717 
                            30718 ; 1509 |
                            30719 ; 1510 |/////////////////////////////////////////////////////////////////////////////////////////
                            30720 ; 1511 |//
                            30721 ; 1512 |//>  Name:          _reentrant int DisplaySongArtistAlbum( int bDisplay, int iIgnored2, int *pPtr)
                            30722 ; 1513 |//
                            30723 ; 1514 |//   Type:          Function
                            30724 ; 1515 |//
                            30725 ; 1516 |//   Description:   Updates the display
                            30726 ; 1517 |//
                            30727 ; 1518 |//   Inputs:        bDisplay--display or not
                            30728 ; 1519 |//                  iIgnored2-- ignored
                            30729 ; 1520 |//                  pPtr --currently ignored
                            30730 ; 1521 |//
                            30731 ; 1522 |//  Notes:          Some of these functions do not clear the range.  prior to drawing for memory
                            30732 ; 1523 |//                  savings.  See the code to verify that bDisplay is actually used.
                            30733 ; 1524 |//<
                            30734 ; 1525 |//////////////////////////////////////////////////////////////////////////////////////////
                            30735 ; 1526 |_reentrant int DisplaySongArtistAlbum( int bDisplay, int iIgnored2, int *pPtr)
                            30736 ; 1527 |{
                            30737 
                            30742 FDisplaySongArtistAlbum:
                            30752 
                            30753 ; 1528 |    iIgnored2;//to prevent the "parameter not used" warning
                            30754 ; 1529 |    pPtr;
                            30755 ; 1530 |    if(bDisplay)
                            30756 
P:068D 055F7C         2 367230743         movec   ssh,y:(r7)+
P:068E 200003         2 367430758         tst     a
P:068F 0AF0AA rrrrrr  6 368030759         jeq     L183
                            30760 
                            30761 ; 1531 |    {
                            30762 ; 1532 |        ClearRange(SONG_ARTIST_X_POS,SONG_ARTIST_Y_POS,SONG_ARTIST_X_SIZE,SONG_ARTIST_Y_SIZE);
                            30763 
P:0691 57F413 00001A  3 368330769         clr     a	                #>26,b
P:0693 44F400 000080  3 368630767         move    #>$80,x0
P:0695 46F400 00000A  3 368930768         move    #>10,y0
P:0697 0BF080 rrrrrr  6 369530771         jsr     FClearRange
                            30773 
                            30774 ; 1533 |        ClearRange(SONG_ALBUM_X_POS,SONG_ALBUM_Y_POS,SONG_ALBUM_X_SIZE,SONG_ALBUM_Y_SIZE);
                            30775 
P:0699 57F413 000024  3 369830778         clr     a	                #>36,b
P:069B 44F400 000080  3 370130779         move    #>$80,x0
P:069D 46F400 00000A  3 370430780         move    #>10,y0
P:069F 0BF080 rrrrrr  6 371030781         jsr     FClearRange
                            30782 
                            30783 ; 1534 |
                            30784 ; 1535 |#ifdef USE_PLAYLIST3
                            30785 ; 1536 |        if(g_current_size)
                            30786 
P:06A1 5FF000 rrrrrr  3 371330788         move    y:Fg_current_size,b
P:06A3 20000B         2 371530789         tst     b
P:06A4 0AF0AA rrrrrr  6 372130790         jeq     L183
                            30791 
                            30792 ; 1537 |#else   // #ifdef USE_PLAYLIST3
                            30793 ; 1538 |//        if(g_wTotalSongCount)
                            30794 ; 1539 |#ifdef USE_PLAYLIST5
                            30795 ; 1540 |                if(g_PL5_PL_queue.head != g_PL5_PL_queue.tail)  
                            30796 ; 1541 |#else
                            30797 ; 1542 |                if(g_wTotalSongCount)
                            30798 ; 1543 |#endif                  
                            30799 ; 1544 |#endif  // #ifdef USE_PLAYLIST3
                            30800 ; 1545 |        {
                            30801 ; 1546 |            SysPostMessageWithChecking(5,LCD_PRINT_STRING_UNICODE_ADDR,
                            30802 ; 1547 |                SONG_ARTIST_X_POS-g_iArtistStringOffset,
                            30803 ; 1548 |                SONG_ARTIST_Y_POS,g_wSongArtist);
                            30804 
P:06A6 281A00         2 372330814         move    #26,a0
P:06A7 2C0500         2 372530809         move    #5,a1
P:06A8 46F01B rrrrrr  3 372830807         clr     b	                x:Fg_iArtistStringOffset,y0
P:06AA 76F45C rrrrrr  3 373130808         sub     y0,b	                #Fg_wSongArtist,n6
P:06AC 46F400 030017  3 373430810         move    #196631,y0
P:06AE 7E5F00         2 373630812         move    n6,y:(r7)+
P:06AF 585F00         2 373830815         move    a0,y:(r7)+
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 117

M:ADDR CODE           CYCLES LINE SOURCELINE
P:06B0 5D5F00         2 374030817         move    b1,y:(r7)+
P:06B1 4E5F00         2 374230819         move    y0,y:(r7)+
P:06B2 5C5F00         2 374430821         move    a1,y:(r7)+
P:06B3 0BF080 rrrrrr  6 375030823         jsr     FSysPostMessageWithChecking
                            30828 
                            30829 ; 1549 |            SysPostMessageWithChecking(5,LCD_PRINT_STRING_UNICODE_ADDR,
                            30830 ; 1550 |                SONG_ALBUM_X_POS-g_iAlbumStringOffset,
                            30831 ; 1551 |                SONG_ALBUM_Y_POS,g_wSongAlbum);
                            30832 
P:06B5 3F051B         2 375230835         clr     b	                #5,n7
P:06B6 64F400 rrrrrr  3 375530837         move    #Fg_wSongAlbum,r4
P:06B8 282400         2 375730840         move    #36,a0
P:06B9 44F000 rrrrrr  3 376030834         move    x:Fg_iAlbumStringOffset,x0
P:06BB 45F400 030017  3 376330845         move    #196631,x1
P:06BD 20474C         2 376530836         sub     x0,b	                (r7)-n7
P:06BE 290500         2 376730848         move    #5,b0
P:06BF 6C5F00         2 376930838         move    r4,y:(r7)+
P:06C0 585F00         2 377130841         move    a0,y:(r7)+
P:06C1 5D5F00         2 377330843         move    b1,y:(r7)+
P:06C2 4D5F00         2 377530846         move    x1,y:(r7)+
P:06C3 595F00         2 377730849         move    b0,y:(r7)+
P:06C4 0BF080 rrrrrr  6 378330851         jsr     FSysPostMessageWithChecking
                            30856 
                            30857 ; 1552 |        }
                            30858 ; 1553 |    }
                            30859 ; 1554 |
                            30860 ; 1555 |    return 0;
                            30861 
P:06C6 3F0500         2 378530852         move    #5,n7
P:06C7 000000         2 378730852         nop             ; (inserted)
P:06C8 204700         2 378930854         move    (r7)-n7
                            30863 L183:
                            30864 
                            30865 ; 1556 |}
                            30866 
P:06C9 05FF7C         4 379330868         movec   y:-(r7),ssh
P:06CA 2E0000         2 379530863         move    #0,a
P:06CB 00000C         4 379930872         rts
                            30874 
                            30875 ; 1557 |
                            30876 ; 1558 |#if DEBUG
                            30877 ; 1559 |void _reentrant UpdateMLCErrorStatus(void)
                            30878 ; 1560 |{
                            30879 
                            30881 
Y:0000                      30882         org     y,".yconstdisplay",const:
Y:0000 000045 000072        30883 L184:   dc      "Err=0  ,Drv=0x  "++$00
       000072 00003D              
       000030 000020              
       000020 00002C              
       000044 000072              
       000076 00003D              
       000030 000078              
       000020 000020              
       000000                     
                            30884 
P:06CC                      30885         org     p,".ptextdisplay":
                            30889 FUpdateMLCErrorStatus:
                            30898 
                            30899 ; 1561 |    _packed char Number[12];
                            30900 ; 1562 |        BYTE MLC_ERROR_STATUS_MSG[] = "Err=0  ,Drv=0x  ";
                            30901 
P:06CC 055F7C         2 380130890         movec   ssh,y:(r7)+
P:06CD 3F1500         2 380330893         move    #21,n7
P:06CE 66F400 rrrrrr  3 380630903         move    #L184,r6
P:06D0 22F500         2 380830904         move    r7,r5
P:06D1 204F00         2 381030905         move    (r7)+n7
P:06D2 061180 rrrrrr  6 381630907         do      #17,L210
P:06D4 4FDE00         2 381830909         move    y:(r6)+,y1
P:06D5 4F5D00         2 382030910         move    y1,y:(r5)+
                         (4)30911 L210:
                            30918 
                            30919 ; 1563 |    int Length;
                            30920 ; 1564 |    int i;
                            30921 ; 1565 |
                            30922 ; 1566 |    Length = Convert_itoa(g_NumErrors, Number);
                            30923 
P:06D6 77F400 FFFFFC  3 382330926         move    #-4,n7
P:06D8 5EF000 rrrrrr  3 382630925         move    y:Fg_NumErrors,a
P:06DA 044F1D         4 383030928         lua     (r7)+n7,n5
P:06DB 23B000         2 383230929         move    n5,r0
P:06DC 0BF080 rrrrrr  6 383830930         jsr     FConvert_itoa
                            30932 
                            30933 ; 1567 |    for (i = 0; i < Length; i++)
                            30934 
P:06DE 77F41B FFFFEF  3 384130936         clr     b	                #-17,n7
P:06E0 000000         2 384330936         nop             ; (inserted)
P:06E1 044F15         4 384730940         lua     (r7)+n7,r5
P:06E2 77F400 FFFFFC  3 385030941         move    #-4,n7
P:06E4 000000         2 385230941         nop             ; (inserted)
P:06E5 044F10         4 385630943         lua     (r7)+n7,r0
P:06E6 221600         2 385830944         move    r0,r6
P:06E7 0AF080 rrrrrr  6 386430945         jmp     L198
                            30946 
                            30947 ; 1568 |    {
                            30948 ; 1569 |        MLC_ERROR_STATUS_MSG[4+i] = Number[i];
                            30949 
                            30951 L197:
P:06E9 47F400 000001  3 386730954         move    #>1,y1
P:06EB 4EDE00         2 386930951         move    y:(r6)+,y0
P:06EC 4E5D78         2 387130955         add     y1,b	                y0,y:(r5)+
P:06ED 20000D         2 387330956 L198:   cmp     a,b
P:06EE 0AF0A9 rrrrrr  6 387930957         jlt     L197
                            30958 
                            30959 ; 1570 |    }
                            30960 ; 1571 |
                            30961 ; 1572 |    switch(wResourceTag)
                            30962 
P:06F0 5FF000 rrrrrr  3 388230964         move    y:FwResourceTag,b
P:06F2 56F400 000012  3 388530966         move    #>18,a
P:06F4 2B0000         2 388730967         move    #0,b2
P:06F5 56F40D 000022  3 389030968         cmp     a,b     #>34,a
P:06F7 0AF0AA rrrrrr  6 389630969         jeq     L200
P:06F9 56F40D 000002  3 389930970         cmp     a,b     #>2,a
P:06FB 0AF0AA rrrrrr  6 390530971         jeq     L201
P:06FD 20000D         2 390730972         cmp     a,b
P:06FE 0AF0A2 rrrrrr  6 391330973         jne     L204
                            30974 
                            30975 ; 1573 |    {
                            30976 ; 1574 |        case 0x02:
                            30977 ; 1575 |            MLC_ERROR_STATUS_MSG[14] = '0';
                            30978 
                            30984 
                            30985 ; 1576 |            MLC_ERROR_STATUS_MSG[15] = '2';
                            30986 
P:0700 313000         2 391530980         move    #$30,r1
P:0701 77F400 FFFFF9  3 391830981         move    #-7,n7
P:0703 000000         2 392030981         nop             ; (inserted)
P:0704 696F00         4 392430983         move    r1,y:(r7+n7)
P:0705 0AF080 rrrrrr  6 393030988         jmp     L203
                            30989 
                            30990 ; 1577 |            break;
                            30991 ; 1578 |        case 0x12:
                            30992 ; 1579 |            MLC_ERROR_STATUS_MSG[14] = '1';
                            30993 
                            30995 L200:
                            30999 
                            31000 ; 1580 |            MLC_ERROR_STATUS_MSG[15] = '2';
                            31001 
P:0707 383100         2 393230995         move    #$31,n0
P:0708 77F400 FFFFF9  3 393530996         move    #-7,n7
P:070A 000000         2 393730996         nop             ; (inserted)
P:070B 786F00         4 394130998         move    n0,y:(r7+n7)
P:070C 0AF080 rrrrrr  6 394731003         jmp     L203
                            31004 
                            31005 ; 1581 |            break;
                            31006 ; 1582 |        case 0x22:
                            31007 ; 1583 |            MLC_ERROR_STATUS_MSG[14] = '2';
                            31008 
                            31010 L201:
                            31014 
                            31015 ; 1584 |            MLC_ERROR_STATUS_MSG[15] = '2';
                            31016 
P:070E 77F400 FFFFF9  3 395031011         move    #-7,n7
P:0710 44F400 000032  3 395331010         move    #>50,x0
P:0712 4C6F00         4 395731013         move    x0,y:(r7+n7)
                            31018 L203:
                            31022 
                            31023 ; 1585 |            break;
                            31024 
P:0713 77F400 FFFFFA  3 396031019         move    #-6,n7
P:0715 2D3200         2 396231018         move    #50,b1
P:0716 5D6F00         4 396631021         move    b1,y:(r7+n7)
P:0717 0AF080 rrrrrr  6 397231026         jmp     L207
                            31027 
                            31028 ; 1586 |        default:
                            31029 ; 1587 |            MLC_ERROR_STATUS_MSG[13] = ' '; // Remove the 'x' in 0x.  This will be dec, not hex.
                            31030 
                            31032 L204:
                            31036 
                            31037 ; 1588 |            Length = Convert_itoa(wResourceTag, Number);
                            31038 
P:0719 3E2000         2 397431032         move    #$20,n6
P:071A 77F400 FFFFF8  3 397731033         move    #-8,n7
P:071C 21AE00         2 397931040         move    b1,a
P:071D 7E6F00         4 398331035         move    n6,y:(r7+n7)
P:071E 0BF080 rrrrrr  6 398931042         jsr     FConvert_itoa
                            31045 
                            31046 ; 1589 |            for (i = 0; i < Length; i++)
                            31047 
P:0720 77F41B FFFFF7  3 399231049         clr     b	                #-9,n7
P:0722 21C400         2 399431043         move    a,x0
P:0723 044F15         4 399831053         lua     (r7)+n7,r5
P:0724 77F400 FFFFFC  3 400131054         move    #-4,n7
P:0726 000000         2 400331054         nop             ; (inserted)
P:0727 044F16         4 400731056         lua     (r7)+n7,r6
P:0728 0AF080 rrrrrr  6 401331057         jmp     L206
                            31058 
                            31059 ; 1590 |            {
                            31060 ; 1591 |                MLC_ERROR_STATUS_MSG[12+i] = Number[i];
                            31061 
                            31063 L205:
P:072A 4EDE00         2 401531063         move    y:(r6)+,y0
P:072B 4E5D00         2 401731064         move    y0,y:(r5)+
P:072C 46F400 000001  3 402031066         move    #>1,y0
P:072E 200058         2 402231067         add     y0,b
P:072F 20004D         2 402431068 L206:   cmp     x0,b
P:0730 0AF0A9 rrrrrr  6 403031069         jlt     L205
                            31070 
                            31071 ; 1592 |            }
                            31072 ; 1593 |    }
                            31073 ; 1594 |    for (i = 0; i < 16; i++) g_wSongAlbum[i] = MLC_ERROR_STATUS_MSG[i];
                            31074 
                            31076 L207:
P:0732 77F400 FFFFEB  3 403331080         move    #-21,n7
P:0734 65F400 rrrrrr  3 403631079         move    #Fg_wSongAlbum,r5
P:0736 044F16         4 404031082         lua     (r7)+n7,r6
P:0737 061080 rrrrrr  6 404631083         do      #16,L209
P:0739 4EDE00         2 404831085         move    y:(r6)+,y0
P:073A 4E5D00         2 405031086         move    y0,y:(r5)+
                         (4)31087 L209:
                            31089 
                            31090 ; 1595 |
                            31091 ; 1596 |}
                            31092 
P:073B 77F400 FFFFEA  3 405331094         move    #-22,n7
P:073D 000000         2 405531094         nop             ; (inserted)
P:073E 05EF7C         4 405931096         movec   y:(r7+n7),ssh
P:073F 204F00         2 406131098         move    (r7)+n7
P:0740 00000C         4 406531100         rts
                            31104 
                            31105 ; 1597 |#endif
                            31106 ; 1598 |
                            31107 ; 1599 |
                            31108 ; 1600 |
                            31109 ; 1601 |/////////////////////////////////////////////////////////////////////////////////////////
                            31110 ; 1602 |//
                            31111 ; 1603 |//>  Name:          _reentrant int DisplayClearDisplay( int iIgnored1, int iIgnored2, int *pPtr)
                            31112 ; 1604 |//
                            31113 ; 1605 |//   Type:          Function
                            31114 ; 1606 |//
                            31115 ; 1607 |//   Description:   Updates the display
                            31116 ; 1608 |//
                            31117 ; 1609 |//   Inputs:        bDisplay--display or not
                            31118 ; 1610 |//                  iIgnored2-- ignored
                            31119 ; 1611 |//                  pPtr --currently ignored
                            31120 ; 1612 |//
                            31121 ; 1613 |//  Notes:          Some of these functions do not clear the range.  prior to drawing for memory
                            31122 ; 1614 |//                  savings.  See the code to verify that bDisplay is actually used.
                            31123 ; 1615 |//<
                            31124 ; 1616 |//////////////////////////////////////////////////////////////////////////////////////////
                            31125 ; 1617 |_reentrant void DisplayClearDisplay( int iIgnored1, int iIgnored2, int *pPtr)
                            31126 ; 1618 |{
                            31127 
                            31132 FDisplayClearDisplay:
                            31142 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 118

M:ADDR CODE           CYCLES LINE SOURCELINE
                            31143 ; 1619 |    iIgnored1;
                            31144 ; 1620 |    iIgnored2;
                            31145 ; 1621 |    pPtr;
                            31146 ; 1622 |    ClearRange(0,0,LCD_SIZE_X,LCD_SIZE_Y);
                            31147 
P:0741 055F7C         2 406731133         movec   ssh,y:(r7)+
P:0742 46F41B 000040  3 407031149         clr     b	                #>$40,y0
P:0744 44F413 000080  3 407331150         clr     a	                #>$80,x0
P:0746 0BF080 rrrrrr  6 407931155         jsr     FClearRange
                            31157 
                            31158 ; 1623 |}
                            31159 
P:0748 05FF7C         4 408331161         movec   y:-(r7),ssh
P:0749 000000         2 408531161         nop             ; (inserted)
P:074A 00000C         4 408931165         rts
                            31167 
                            31168 ; 1624 |
                            31169 ; 1625 |// debug routine to display battery voltage in place of track time
                            31170 ; 1626 |// helpful in monitoring low battery
                            31171 ; 1627 |_reentrant int DisplayBattVolt (int a, int b, int c)
                            31172 ; 1628 |{
                            31173 
                            31178 FDisplayBattVolt:
                            31188 
                            31189 ; 1629 |
                            31190 ; 1630 |   ClearRange(0,TRACK_CURR_TIME_Y_POS,LCD_SIZE_X,8);
                            31191 
P:074B 055F7C         2 409131179         movec   ssh,y:(r7)+
P:074C 57F413 000030  3 409431195         clr     a	                #>$30,b
P:074E 44F400 000080  3 409731197         move    #>$80,x0
P:0750 46F400 000008  3 410031198         move    #>8,y0
P:0752 0BF080 rrrrrr  6 410631199         jsr     FClearRange
                            31201 
                            31202 ; 1631 |   SysPostMessageWithChecking(7,LCD_PRINT_NUMBER,5,TRACK_CURR_TIME_Y_POS,LowResAdcBattAvg,3,'0');
                            31203 
P:0754 290300         2 410831210         move    #3,b0
P:0755 2D3000         2 411031207         move    #$30,b1
P:0756 4EF000 rrrrrr  3 411331205         move    y:FLowResAdcBattAvg,y0
P:0758 50F400 030013  3 411631220         move    #196627,a0
P:075A 44F400 000030  3 411931206         move    #>$30,x0
P:075C 4C5F00         2 412131208         move    x0,y:(r7)+
P:075D 595F00         2 412331211         move    b0,y:(r7)+
P:075E 290500         2 412531217         move    #5,b0
P:075F 4E5F00         2 412731213         move    y0,y:(r7)+
P:0760 5D5F00         2 412931215         move    b1,y:(r7)+
P:0761 595F00         2 413131218         move    b0,y:(r7)+
P:0762 290700         2 413331223         move    #7,b0
P:0763 585F00         2 413531221         move    a0,y:(r7)+
P:0764 595F00         2 413731224         move    b0,y:(r7)+
P:0765 0BF080 rrrrrr  6 414331226         jsr     FSysPostMessageWithChecking
                            31231 
                            31232 ; 1632 |
                            31233 ; 1633 |   return 0;
                            31234 
                            31237 
                            31238 ; 1634 |
                            31239 ; 1635 |}
                            31240 
P:0767 3F0713         2 414531236         clr     a	                #7,n7
P:0768 000000         2 414731236         nop             ; (inserted)
P:0769 204700         2 414931229         move    (r7)-n7
P:076A 05FF7C         4 415331242         movec   y:-(r7),ssh
P:076B 000000         2 415531242         nop             ; (inserted)
P:076C 00000C         4 415931246         rts
                            31248 
                            31249 ; 1636 |
                            31250 ; 1637 |/////////////////////////////////////////////////////////////////////////////////////////
                            31251 ; 1638 |//
                            31252 ; 1639 |//>  Name:          _reentrant int RefreshDisplay( int uDisplayHint, int bDisplay, int *pPtr)
                            31253 ; 1640 |//
                            31254 ; 1641 |//   Type:          Function (code bank callable)
                            31255 ; 1642 |//
                            31256 ; 1643 |//   Description:   This function takes hints and updates the display based on those hints
                            31257 ; 1644 |//
                            31258 ; 1645 |//   Inputs:        uDisplayHint--24 bit bitmap that indicates which items need updating
                            31259 ; 1646 |//                  bDisplay    --value passed into each call to indicate whether the value should
                            31260 ; 1647 |//                                be updated or just cleared.
                            31261 ; 1648 |//                  pPtr        --currently ignored.
                            31262 ; 1649 |//
                            31263 ; 1650 |//   Outputs:       Messages to the LCD module.
                            31264 ; 1651 |//
                            31265 ; 1652 |//   Notes:         In many cases, the run of this will overload the LCD module with too many
                            31266 ; 1653 |//                  messages.  If this is happening, a SysWaitOnEvent(0,0,1) will give the LCD
                            31267 ; 1654 |//                  module time to run and empty its queue before continuing.
                            31268 ; 1655 |//<
                            31269 ; 1656 |//////////////////////////////////////////////////////////////////////////////////////////
                            31270 ; 1657 |_reentrant int RefreshDisplay( int uDisplayHint, int bDisplay, int *pPtr)
                            31271 ; 1658 |{
                            31272 
                            31277 FRefreshDisplay:
                            31346 
                            31347 ; 1659 |    union DisplayHints hints;
                            31348 ; 1660 |    int i;
                            31349 
                            31356 
                            31357 ; 1661 |    pPtr;//to prevent the "parameter not used" warning
                            31358 ; 1662 |    hints.I = uDisplayHint;
                            31359 
                            31369 
                            31370 ; 1663 |
                            31371 ; 1664 |
                            31372 ; 1665 |    //This message will cause the frame buffer not to update the LCD controller
                            31373 ; 1666 |    //until the LCD_END_FRAME message at the bottom.  This controls 'flicker' on the
                            31374 ; 1667 |    //screen updates that we have to break up into smaller chunks because of the size
                            31375 ; 1668 |    //of the Display module's message queue (preventing overflows)
                            31376 ; 1669 |    SysPostMessageWithChecking(2,LCD_BEGIN_FRAME);
                            31377 
P:076D 055F7C         2 416131278         movec   ssh,y:(r7)+
P:076E 3F0300         2 416331281         move    #3,n7
P:076F 290200         2 416531379         move    #2,b0
P:0770 46F400 03001A  3 416831380         move    #196634,y0
P:0772 204F00         2 417031283         move    (r7)+n7
P:0773 045FA0         2 417231351         movec   m0,n7
P:0774 000000         2 417431351         nop             ; (inserted)
P:0775 5D6F00         4 417831353         move    b1,y:(r7+n7)
P:0776 77F400 FFFFFE  3 418131361         move    #-2,n7
P:0778 000000         2 418331361         nop             ; (inserted)
P:0779 5C6F00         4 418731363         move    a1,y:(r7+n7)
P:077A 77F400 FFFFFD  3 419031364         move    #-3,n7
P:077C 000000         2 419231364         nop             ; (inserted)
P:077D 5C6F00         4 419631366         move    a1,y:(r7+n7)
P:077E 4E5F00         2 419831381         move    y0,y:(r7)+
P:077F 595F00         2 420031383         move    b0,y:(r7)+
P:0780 0BF080 rrrrrr  6 420631385         jsr     FSysPostMessageWithChecking
                            31391 
                            31392 ; 1670 |    //In the case of the directtolcd driver, this message is ignored.
                            31393 ; 1671 |
                            31394 ; 1672 |    // This clear should be first so we can next use hints to write a fresh display
                            31395 ; 1673 |    if(hints.bits.ClearDisplay)
                            31396 
P:0782 77F400 FFFFFD  3 420931398         move    #-3,n7
P:0784 205700         2 421131386         move    (r7)-
P:0785 205700         2 421331388         move    (r7)-
P:0786 5CEF00         4 421731400         move    y:(r7+n7),a1
P:0787 0ACC00 rrrrrr  6 422331401         jclr    #0,a1,L211
                            31402 
                            31403 ; 1674 |        DisplayClearDisplay(0,0,0);
                            31404 
P:0789 30001B         2 422531406         clr     b	                #0,r0
P:078A 2E0000         2 422731407         move    #0,a
P:078B 0BF080 rrrrrr  6 423331409         jsr     FDisplayClearDisplay
                            31410 
                            31411 ; 1675 |
                            31412 ; 1676 |    // system icons
                            31413 ; 1677 |    if(hints.bits.Volume)
                            31414 
P:078D 77F400 FFFFFD  3 423631416 L211:   move    #-3,n7
P:078F 000000         2 423831416         nop             ; (inserted)
P:0790 5EEF00         4 424231418         move    y:(r7+n7),a
P:0791 0ACC0E rrrrrr  6 424831419         jclr    #14,a1,L212
                            31420 
                            31421 ; 1678 |        DisplayVolume(bDisplay,0,0);
                            31422 
P:0793 30001B         2 425031430         clr     b	                #0,r0
P:0794 045FA0         2 425231425         movec   m0,n7
P:0795 000000         2 425431425         nop             ; (inserted)
P:0796 5EEF00         4 425831427         move    y:(r7+n7),a
P:0797 0BF080 rrrrrr  6 426431431         jsr     FDisplayVolume
                            31434 
                            31435 ; 1679 |
                            31436 ; 1680 |    if(hints.bits.Battery)
                            31437 
P:0799 77F400 FFFFFD  3 426731439 L212:   move    #-3,n7
P:079B 000000         2 426931439         nop             ; (inserted)
P:079C 4EEF00         4 427331441         move    y:(r7+n7),y0
P:079D 0AC616 rrrrrr  6 427931442         jclr    #22,y0,L213
                            31443 
                            31444 ; 1681 |        DisplayBatteryLevel(bDisplay,0,0);
                            31445 
P:079F 30001B         2 428131453         clr     b	                #0,r0
P:07A0 045FA0         2 428331448         movec   m0,n7
P:07A1 000000         2 428531448         nop             ; (inserted)
P:07A2 5EEF00         4 428931450         move    y:(r7+n7),a
P:07A3 0BF080 rrrrrr  6 429531454         jsr     FDisplayBatteryLevel
                            31457 
                            31458 ; 1682 |
                            31459 ; 1683 |    if(hints.bits.Disk)
                            31460 
P:07A5 77F400 FFFFFD  3 429831462 L213:   move    #-3,n7
P:07A7 000000         2 430031462         nop             ; (inserted)
P:07A8 4EEF00         4 430431464         move    y:(r7+n7),y0
P:07A9 0AC615 rrrrrr  6 431031465         jclr    #21,y0,L214
                            31466 
                            31467 ; 1684 |        DisplayDisk(bDisplay,0,0);
                            31468 
P:07AB 30001B         2 431231476         clr     b	                #0,r0
P:07AC 045FA0         2 431431471         movec   m0,n7
P:07AD 000000         2 431631471         nop             ; (inserted)
P:07AE 5EEF00         4 432031473         move    y:(r7+n7),a
P:07AF 0BF080 rrrrrr  6 432631477         jsr     FDisplayDisk
                            31480 
                            31481 ; 1685 |
                            31482 ; 1686 |    if(hints.bits.LockIcon)
                            31483 
P:07B1 77F400 FFFFFD  3 432931485 L214:   move    #-3,n7
P:07B3 000000         2 433131485         nop             ; (inserted)
P:07B4 4FEF00         4 433531487         move    y:(r7+n7),y1
P:07B5 0AC714 rrrrrr  6 434131488         jclr    #20,y1,L215
                            31489 
                            31490 ; 1687 |        DisplayLockIcon(bDisplay,0,0);
                            31491 
P:07B7 30001B         2 434331499         clr     b	                #0,r0
P:07B8 045FA0         2 434531494         movec   m0,n7
P:07B9 000000         2 434731494         nop             ; (inserted)
P:07BA 5EEF00         4 435131496         move    y:(r7+n7),a
P:07BB 0BF080 rrrrrr  6 435731500         jsr     FDisplayLockIcon
                            31503 
                            31504 ; 1688 |
                            31505 ; 1689 |#if DISPLAY_MLC_STATUS
                            31506 ; 1690 |    UpdateMLCErrorStatus();
                            31507 ; 1691 |    DisplaySongArtistAlbum(bDisplay,0,0);
                            31508 ; 1692 |#else
                            31509 ; 1693 |    if(hints.bits.SongArtistAlbum)
                            31510 
P:07BD 77F400 FFFFFD  3 436031512 L215:   move    #-3,n7
P:07BF 000000         2 436231512         nop             ; (inserted)
P:07C0 4CEF00         4 436631514         move    y:(r7+n7),x0
P:07C1 0AC40F rrrrrr  6 437231515         jclr    #15,x0,L216
                            31516 
                            31517 ; 1694 |        DisplaySongArtistAlbum(bDisplay,0,0);
                            31518 
P:07C3 30001B         2 437431526         clr     b	                #0,r0
P:07C4 045FA0         2 437631521         movec   m0,n7
P:07C5 000000         2 437831521         nop             ; (inserted)
P:07C6 5EEF00         4 438231523         move    y:(r7+n7),a
P:07C7 0BF080 rrrrrr  6 438831527         jsr     FDisplaySongArtistAlbum
                            31530 
                            31531 ; 1695 |#endif
                            31532 ; 1696 |    // track info displays
                            31533 ; 1697 |    if(hints.bits.SongTitle)
                            31534 
P:07C9 77F400 FFFFFD  3 439131536 L216:   move    #-3,n7
P:07CB 000000         2 439331536         nop             ; (inserted)
P:07CC 4DEF00         4 439731538         move    y:(r7+n7),x1
P:07CD 0AC510 rrrrrr  6 440331539         jclr    #16,x1,L217
                            31540 
                            31541 ; 1698 |        DisplaySongTitle(bDisplay,0,0);
                            31542 
P:07CF 30001B         2 440531550         clr     b	                #0,r0
P:07D0 045FA0         2 440731545         movec   m0,n7
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 119

M:ADDR CODE           CYCLES LINE SOURCELINE
P:07D1 000000         2 440931545         nop             ; (inserted)
P:07D2 5EEF00         4 441331547         move    y:(r7+n7),a
P:07D3 0BF080 rrrrrr  6 441931551         jsr     FDisplaySongTitle
                            31554 
                            31555 ; 1699 |
                            31556 ; 1700 |
                            31557 ; 1701 |    if(hints.bits.CurrentTrack)
                            31558 
P:07D5 77F400 FFFFFD  3 442231560 L217:   move    #-3,n7
P:07D7 000000         2 442431560         nop             ; (inserted)
P:07D8 59EF00         4 442831562         move    y:(r7+n7),b0
P:07D9 0AC911 rrrrrr  6 443431563         jclr    #17,b0,L218
                            31564 
                            31565 ; 1702 |        DisplayCurrentTrack(bDisplay,0,0);
                            31566 
P:07DB 30001B         2 443631574         clr     b	                #0,r0
P:07DC 045FA0         2 443831569         movec   m0,n7
P:07DD 000000         2 444031569         nop             ; (inserted)
P:07DE 5EEF00         4 444431571         move    y:(r7+n7),a
P:07DF 0BF080 rrrrrr  6 445031575         jsr     FDisplayCurrentTrack
                            31578 
                            31579 ; 1703 |    // TrackTime and TotalTrackTime are used to reduce flicker during time update
                            31580 ; 1704 |    // by not updating total track time unless it changes
                            31581 ; 1705 |    if(hints.bits.TrackTime)
                            31582 
P:07E1 77F400 FFFFFD  3 445331584 L218:   move    #-3,n7
P:07E3 000000         2 445531584         nop             ; (inserted)
P:07E4 5DEF00         4 445931586         move    y:(r7+n7),b1
P:07E5 0ACD12 rrrrrr  6 446531587         jclr    #18,b1,L219
                            31588 
                            31589 ; 1706 |        DisplayTrackTime(bDisplay,AUTOUPDATE,0);
                            31590 
P:07E7 30001B         2 446731598         clr     b	                #0,r0
P:07E8 045FA0         2 446931593         movec   m0,n7
P:07E9 000000         2 447131593         nop             ; (inserted)
P:07EA 5EEF00         4 447531595         move    y:(r7+n7),a
P:07EB 0BF080 rrrrrr  6 448131599         jsr     FDisplayTrackTime
                            31602 
                            31603 ; 1707 |        // debug: display average batt voltage in cnts instead of tracktime
                            31604 ; 1708 |        // switch comments on display calls to enable debug feature
                            31605 ; 1709 |        //DisplayBattVolt(bDisplay,0,0);
                            31606 ; 1710 |
                            31607 ; 1711 |    if (hints.bits.TotalTrackTime)
                            31608 
P:07ED 77F400 FFFFFD  3 448431610 L219:   move    #-3,n7
P:07EF 000000         2 448631610         nop             ; (inserted)
P:07F0 5FEF00         4 449031612         move    y:(r7+n7),b
P:07F1 0ACD08 rrrrrr  6 449631613         jclr    #8,b1,L220
                            31614 
                            31615 ; 1712 |        DisplayTrackTime(bDisplay,FORCEUPDATE,0);
                            31616 
P:07F3 300000         2 449831618         move    #0,r0
P:07F4 045FA0         2 450031619         movec   m0,n7
P:07F5 57F400 000001  3 450331624         move    #>1,b
P:07F7 5EEF00         4 450731621         move    y:(r7+n7),a
P:07F8 0BF080 rrrrrr  6 451331625         jsr     FDisplayTrackTime
                            31628 
                            31629 ; 1713 |
                            31630 ; 1714 |    if(hints.bits.ABIcon)
                            31631 
P:07FA 77F400 FFFFFD  3 451631633 L220:   move    #-3,n7
P:07FC 000000         2 451831633         nop             ; (inserted)
P:07FD 58EF00         4 452231635         move    y:(r7+n7),a0
P:07FE 0AC80A rrrrrr  6 452831636         jclr    #10,a0,L221
                            31637 
                            31638 ; 1715 |        DisplayABIcon(bDisplay,0,0);
                            31639 
P:0800 30001B         2 453031647         clr     b	                #0,r0
P:0801 045FA0         2 453231642         movec   m0,n7
P:0802 000000         2 453431642         nop             ; (inserted)
P:0803 5EEF00         4 453831644         move    y:(r7+n7),a
P:0804 0BF080 rrrrrr  6 454431648         jsr     FDisplayABIcon
                            31651 
                            31652 ; 1716 |
                            31653 ; 1717 |
                            31654 ; 1718 |    if(hints.bits.PlayState)
                            31655 
P:0806 77F400 FFFFFD  3 454731657 L221:   move    #-3,n7
P:0808 000000         2 454931657         nop             ; (inserted)
P:0809 5CEF00         4 455331659         move    y:(r7+n7),a1
P:080A 0ACC09 rrrrrr  6 455931660         jclr    #9,a1,L222
                            31661 
                            31662 ; 1719 |        DisplayPlayState(bDisplay,0,0);
                            31663 
P:080C 30001B         2 456131671         clr     b	                #0,r0
P:080D 045FA0         2 456331666         movec   m0,n7
P:080E 000000         2 456531666         nop             ; (inserted)
P:080F 5EEF00         4 456931668         move    y:(r7+n7),a
P:0810 0BF080 rrrrrr  6 457531672         jsr     FDisplayPlayState
                            31675 
                            31676 ; 1720 |
                            31677 ; 1721 |    if(hints.bits.PlayMode)
                            31678 
P:0812 77F400 FFFFFD  3 457831680 L222:   move    #-3,n7
P:0814 000000         2 458031680         nop             ; (inserted)
P:0815 5EEF00         4 458431682         move    y:(r7+n7),a
P:0816 0ACC0B rrrrrr  6 459031683         jclr    #11,a1,L223
                            31684 
                            31685 ; 1722 |        DisplayPlayMode(bDisplay,0,0);
                            31686 
P:0818 30001B         2 459231694         clr     b	                #0,r0
P:0819 045FA0         2 459431689         movec   m0,n7
P:081A 000000         2 459631689         nop             ; (inserted)
P:081B 5EEF00         4 460031691         move    y:(r7+n7),a
P:081C 0BF080 rrrrrr  6 460631695         jsr     FDisplayPlayMode
                            31698 
                            31699 ; 1723 |
                            31700 ; 1724 |
                            31701 ; 1725 |    if(hints.bits.EQ)
                            31702 
P:081E 77F400 FFFFFD  3 460931704 L223:   move    #-3,n7
P:0820 000000         2 461131704         nop             ; (inserted)
P:0821 4EEF00         4 461531706         move    y:(r7+n7),y0
P:0822 0AC60D rrrrrr  6 462131707         jclr    #13,y0,L224
                            31708 
                            31709 ; 1726 |        DisplayEQIcon(bDisplay,0,0);
                            31710 
P:0824 30001B         2 462331718         clr     b	                #0,r0
P:0825 045FA0         2 462531713         movec   m0,n7
P:0826 000000         2 462731713         nop             ; (inserted)
P:0827 5EEF00         4 463131715         move    y:(r7+n7),a
P:0828 0BF080 rrrrrr  6 463731719         jsr     FDisplayEQIcon
                            31722 
                            31723 ; 1727 |
                            31724 ; 1728 |    // Display icon indicating if FM mode or voice or music files selected
                            31725 ; 1729 |    if(hints.bits.PlaySet)
                            31726 
P:082A 77F400 FFFFFD  3 464031728 L224:   move    #-3,n7
P:082C 000000         2 464231728         nop             ; (inserted)
P:082D 4EEF00         4 464631730         move    y:(r7+n7),y0
P:082E 0AC60C rrrrrr  6 465231731         jclr    #12,y0,L225
                            31732 
                            31733 ; 1730 |        DisplayPlaySet(bDisplay,0,0);
                            31734 
P:0830 30001B         2 465431742         clr     b	                #0,r0
P:0831 045FA0         2 465631737         movec   m0,n7
P:0832 000000         2 465831737         nop             ; (inserted)
P:0833 5EEF00         4 466231739         move    y:(r7+n7),a
P:0834 0BF080 rrrrrr  6 466831743         jsr     FDisplayPlaySet
                            31746 
                            31747 ; 1731 |
                            31748 ; 1732 |    if(hints.bits.RecordMode)  // DVRWARN
                            31749 
P:0836 77F400 FFFFFD  3 467131751 L225:   move    #-3,n7
P:0838 000000         2 467331751         nop             ; (inserted)
P:0839 4FEF00         4 467731753         move    y:(r7+n7),y1
P:083A 0AC703 rrrrrr  6 468331754         jclr    #3,y1,L226
                            31755 
                            31756 ; 1733 |        DisplayVoiceMode(bDisplay,0,0);
                            31757 
P:083C 30001B         2 468531765         clr     b	                #0,r0
P:083D 045FA0         2 468731760         movec   m0,n7
P:083E 000000         2 468931760         nop             ; (inserted)
P:083F 5EEF00         4 469331762         move    y:(r7+n7),a
P:0840 0BF080 rrrrrr  6 469931766         jsr     FDisplayVoiceMode
                            31769 
                            31770 ; 1734 |        // Conditionally displays low mem warning per encoder-detected record memory remaining
                            31771 ; 1735 |        // Future version may also display voice animation during voice record.
                            31772 ; 1736 |
                            31773 ; 1737 |    if(hints.bits.EncoderTrackTime)
                            31774 
P:0842 77F400 FFFFFD  3 470231776 L226:   move    #-3,n7
P:0844 000000         2 470431776         nop             ; (inserted)
P:0845 4CEF00         4 470831778         move    y:(r7+n7),x0
P:0846 0AC401 rrrrrr  6 471431779         jclr    #1,x0,L227
                            31780 
                            31781 ; 1738 |        DisplayEncoderTrackTime(bDisplay,0,0);
                            31782 
P:0848 30001B         2 471631790         clr     b	                #0,r0
P:0849 045FA0         2 471831785         movec   m0,n7
P:084A 000000         2 472031785         nop             ; (inserted)
P:084B 5EEF00         4 472431787         move    y:(r7+n7),a
P:084C 0BF080 rrrrrr  6 473031791         jsr     FDisplayEncoderTrackTime
                            31794 
                            31795 ; 1739 |
                            31796 ; 1740 |    if(hints.bits.EncoderTrackName)
                            31797 
P:084E 77F400 FFFFFD  3 473331799 L227:   move    #-3,n7
P:0850 000000         2 473531799         nop             ; (inserted)
P:0851 4DEF00         4 473931801         move    y:(r7+n7),x1
P:0852 0AC502 rrrrrr  6 474531802         jclr    #2,x1,L228
                            31803 
                            31804 ; 1741 |        DisplayEncoderTrackName(bDisplay,0,0);
                            31805 
P:0854 30001B         2 474731813         clr     b	                #0,r0
P:0855 045FA0         2 474931808         movec   m0,n7
P:0856 000000         2 475131808         nop             ; (inserted)
P:0857 5EEF00         4 475531810         move    y:(r7+n7),a
P:0858 0BF080 rrrrrr  6 476131814         jsr     FDisplayEncoderTrackName
                            31817 
                            31818 ; 1742 |
                            31819 ; 1743 |#ifndef REMOVE_FM
                            31820 ; 1744 |    if(hints.bits.FMTunerFrequency)
                            31821 
P:085A 77F400 FFFFFD  3 476431823 L228:   move    #-3,n7
P:085C 000000         2 476631823         nop             ; (inserted)
P:085D 59EF00         4 477031825         move    y:(r7+n7),b0
P:085E 0AC905 rrrrrr  6 477631826         jclr    #5,b0,L229
                            31827 
                            31828 ; 1745 |        DisplayFMTunerFrequency(bDisplay,0,0);
                            31829 
P:0860 30001B         2 477831837         clr     b	                #0,r0
P:0861 045FA0         2 478031832         movec   m0,n7
P:0862 000000         2 478231832         nop             ; (inserted)
P:0863 5EEF00         4 478631834         move    y:(r7+n7),a
P:0864 0BF080 rrrrrr  6 479231838         jsr     FDisplayFMTunerFrequency
                            31841 
                            31842 ; 1746 |
                            31843 ; 1747 |    if(hints.bits.FMTunerPreset)
                            31844 
P:0866 77F400 FFFFFD  3 479531846 L229:   move    #-3,n7
P:0868 000000         2 479731846         nop             ; (inserted)
P:0869 5DEF00         4 480131848         move    y:(r7+n7),b1
P:086A 0ACD06 rrrrrr  6 480731849         jclr    #6,b1,L230
                            31850 
                            31851 ; 1748 |        DisplayFMTunerPreset(bDisplay,0,0);
                            31852 
P:086C 30001B         2 480931860         clr     b	                #0,r0
P:086D 045FA0         2 481131855         movec   m0,n7
P:086E 000000         2 481331855         nop             ; (inserted)
P:086F 5EEF00         4 481731857         move    y:(r7+n7),a
P:0870 0BF080 rrrrrr  6 482331861         jsr     FDisplayFMTunerPreset
                            31864 
                            31865 ; 1749 |
                            31866 ; 1750 |    if(hints.bits.FMTunerStrength)
                            31867 
P:0872 77F400 FFFFFD  3 482631869 L230:   move    #-3,n7
P:0874 000000         2 482831869         nop             ; (inserted)
P:0875 5FEF00         4 483231871         move    y:(r7+n7),b
P:0876 0ACD07 rrrrrr  6 483831872         jclr    #7,b1,L231
                            31873 
                            31874 ; 1751 |        DisplayFMTunerStrength(bDisplay,0,0);
                            31875 
P:0878 30001B         2 484031881         clr     b	                #0,r0
P:0879 045FA0         2 484231878         movec   m0,n7
P:087A 000000         2 484431878         nop             ; (inserted)
P:087B 5EEF00         4 484831880         move    y:(r7+n7),a
P:087C 0BF080 rrrrrr  6 485431882         jsr     FDisplayFMTunerStrength
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 120

M:ADDR CODE           CYCLES LINE SOURCELINE
                            31886 
                            31887 ; 1752 |#endif
                            31888 ; 1753 |
                            31889 ; 1754 |#ifdef JPEG_ALBUM_ART
                            31890 ; 1755 |        if (hints.bits.AlbumArt)
                            31891 ; 1756 |                SysPostMessageWithChecking(6, LCD_CLEAR_RANGE, ALBUM_ART_X_POS, ALBUM_ART_Y_POS, ALBUM_ART_X_SIZE, ALBUM_ART_Y_SIZE);
                            31892 ; 1757 |#endif
                            31893 ; 1758 |
                            31894 ; 1759 |#ifdef PLAYER_STRESS
                            31895 ; 1760 |        if(hints.bits.StressTest)
                            31896 ; 1761 |            DisplayNumberOfRefresh(bDisplay,0,0); // show number of resource.bin refreshes on lcd
                            31897 ; 1762 |#endif
                            31898 ; 1763 |
                            31899 ; 1764 |    SysPostMessageWithChecking(2,LCD_END_FRAME);
                            31900 
                            31902 L231:
P:087E 290200         2 485631905         move    #2,b0
P:087F 47F400 03001B  3 485931902         move    #196635,y1
P:0881 4F5F00         2 486131903         move    y1,y:(r7)+
P:0882 595F00         2 486331906         move    b0,y:(r7)+
P:0883 0BF080 rrrrrr  6 486931908         jsr     FSysPostMessageWithChecking
                            31913 
                            31914 ; 1765 |
                            31915 ; 1766 |    return uDisplayHint;
                            31916 
                            31923 
                            31924 ; 1767 |}
                            31925 
P:0885 77F400 FFFFFE  3 487231918         move    #-2,n7
P:0887 205700         2 487431909         move    (r7)-
P:0888 205700         2 487631911         move    (r7)-
P:0889 5EEF00         4 488031920         move    y:(r7+n7),a
P:088A 77F400 FFFFFC  3 488331927         move    #-4,n7
P:088C 000000         2 488531927         nop             ; (inserted)
P:088D 05EF7C         4 488931929         movec   y:(r7+n7),ssh
P:088E 204F00         2 489131931         move    (r7)+n7
P:088F 00000C         4 489531933         rts
                            31936 
                            31937 ; 1768 |
                            31938 ; 1769 |
                            31939 ; 1770 |/////////////////////////////////////////////////////////////////////////////////////////
                            31940 ; 1771 |//
                            31941 ; 1772 |//>  Name:          _reentrant int GetPlayMode(void)
                            31942 ; 1773 |//
                            31943 ; 1774 |//   Type:          Function
                            31944 ; 1775 |//
                            31945 ; 1776 |//   Description:   Gets the playmode and returns it to the display code
                            31946 ; 1777 |//
                            31947 ; 1778 |//   Inputs:        none
                            31948 ; 1779 |//
                            31949 ; 1780 |//   Outputs:       DECODER_PLAYING,_STOPPED,_LOOKING_FOR_SYNC,_PAUSED.
                            31950 ; 1781 |//
                            31951 ; 1782 |//   Notes:
                            31952 ; 1783 |//<
                            31953 ; 1784 |//////////////////////////////////////////////////////////////////////////////////////////
                            31954 ; 1785 |_reentrant int GetPlayMode(void)
                            31955 ; 1786 |{
                            31956 
                            31961 FGetPlayMode:
                            31964 
                            31965 ; 1787 |   int rtn;
                            31966 ; 1788 |
                            31967 ; 1789 |    if(g_wDecoderSR&DECODER_PLAYING)
                            31968 
P:0890 46F000 rrrrrr  3 489831970         move    x:Fg_wDecoderSR,y0
P:0892 0AC60C rrrrrr  6 490431971         jclr    #12,y0,L232
                            31972 
                            31973 ; 1790 |        rtn = DECODER_PLAYING;
                            31974 
P:0894 56F400 001000  3 490731976         move    #$1000,a
P:0896 00000C         4 491131978         rts
                            31979 
                            31980 ; 1791 |    else if (g_wDecoderSR&DECODER_STOPPED)
                            31981 
P:0897 0AC606 rrrrrr  6 491731983 L232:   jclr    #6,y0,L233
                            31984 
                            31985 ; 1792 |        rtn = DECODER_STOPPED;
                            31986 
P:0899 56F400 000040  3 492031988         move    #>$40,a
P:089B 00000C         4 492431989         rts
                            31990 
                            31991 ; 1793 |    else if (g_wDecoderSR&DECODER_LOOKING_FOR_SYNC)
                            31992 
P:089C 0AC616 rrrrrr  6 493031994 L233:   jclr    #22,y0,L234
                            31995 
                            31996 ; 1794 |        rtn = DECODER_LOOKING_FOR_SYNC;
                            31997 
P:089E 2E4000         2 493231999         move    #<$40,a
P:089F 00000C         4 493632000         rts
                            32001 
                            32002 ; 1795 |    else if (g_wDecoderSR&(DECODER_PAUSED))
                            32003 ; 1796 |        rtn = DECODER_PAUSED;
                            32004 
                            32006 L234:
P:08A0 56F400 000020  3 493932006         move    #>$20,a
P:08A2 0AC625 rrrrrr  6 494532008         jset    #5,y0,L235
                            32009 
                            32010 ; 1797 |    else
                            32011 ; 1798 |        rtn = 0;
                            32012 
                            32015 
                            32016 ; 1799 |    return rtn;
                            32017 ; 1800 |}
                            32018 
P:08A4 2E0000         2 494732014         move    #0,a
P:08A5 00000C         4 495132020 L235:   rts
                            32023 
                            32024 ; 1801 |
                            32025 ; 1802 |/////////////////////////////////////////////////////////////////////////////////////////
                            32026 ; 1803 |//
                            32027 ; 1804 |//>  Name:          _reentrant int GetABMode(void)
                            32028 ; 1805 |//
                            32029 ; 1806 |//   Type:          Function
                            32030 ; 1807 |//
                            32031 ; 1808 |//   Description:   Gets the AB state and returns it to the display code
                            32032 ; 1809 |//
                            32033 ; 1810 |//   Inputs:        none
                            32034 ; 1811 |//
                            32035 ; 1812 |//   Outputs:       DECODER_B_SET, or DECODER_A_SET
                            32036 ; 1813 |//
                            32037 ; 1814 |//   Notes:
                            32038 ; 1815 |//<
                            32039 ; 1816 |//////////////////////////////////////////////////////////////////////////////////////////
                            32040 ; 1817 |_reentrant int GetABMode(void)
                            32041 ; 1818 |{
                            32042 
                            32047 FGetABMode:
                            32050 
                            32051 ; 1819 |    int rtn;
                            32052 ; 1820 |    if (g_wDecoderCSR&(DECODER_B_SET))
                            32053 
P:08A6 55F000 rrrrrr  3 495432055         move    x:Fg_wDecoderCSR,b1
P:08A8 0ACD13 rrrrrr  6 496032056         jclr    #19,b1,L240
                            32057 
                            32058 ; 1821 |        rtn = DECODER_B_SET;
                            32059 
P:08AA 2E0800         2 496232061         move    #<8,a
P:08AB 0AF080 rrrrrr  6 496832063         jmp     L242
                            32064 
                            32065 ; 1822 |    else if (g_wDecoderCSR&DECODER_A_SET)
                            32066 
P:08AD 0ACD32 rrrrrr  6 497432068 L240:   jset    #18,b1,L241
                            32069 
                            32070 ; 1823 |        rtn = DECODER_A_SET;
                            32071 ; 1824 |    else
                            32072 ; 1825 |        return 0;
                            32073 
P:08AF 2E0000         2 497632075         move    #0,a
P:08B0 00000C         4 498032077         rts
                            32079 L241:
P:08B1 2E0400         2 498232079         move    #<4,a
                            32082 L242:
                            32083 
                            32084 ; 1826 |    return rtn;
                            32085 ; 1827 |}
                            32086 
P:08B2 00000C         4 498632088         rts
                            32091 
                            32092 ; 1828 |
                            32093 ; 1829 |
                            32094 ; 1830 |/////////////////////////////////////////////////////////////////////////////////////////
                            32095 ; 1831 |//
                            32096 ; 1832 |//>  Name:          _reentrant int DisplayHoldButtonActivated(void)
                            32097 ; 1833 |//
                            32098 ; 1834 |//   Type:          Function
                            32099 ; 1835 |//
                            32100 ; 1836 |//   Description:   Returns TRUE if the hold button is activated, FALSE if not
                            32101 ; 1837 |//
                            32102 ; 1838 |//   Inputs:        None
                            32103 ; 1839 |//
                            32104 ; 1840 |//   Outputs:       TRUE/FALSE
                            32105 ; 1841 |//
                            32106 ; 1842 |//   Notes:
                            32107 ; 1843 |//<
                            32108 ; 1844 |//////////////////////////////////////////////////////////////////////////////////////////
                            32109 ; 1845 |_reentrant int DisplayHoldButtonActivated(void)
                            32110 ; 1846 |{
                            32111 
                            32116 FDisplayHoldButtonActivated:
                            32117 
                            32118 ; 1847 |#define HOLD_BUTTON_REPORTED_BITMASK    4
                            32119 ; 1848 |    return Btl_Flags&HOLD_BUTTON_REPORTED_BITMASK;
                            32120 
                            32126 
                            32127 ; 1849 |}
                            32128 
P:08B3 5EF000 rrrrrr  3 498932122         move    y:FBtl_Flags,a
P:08B5 47F400 000004  3 499232123         move    #>4,y1
P:08B7 200076         2 499432124         and     y1,a
P:08B8 218E00         2 499632125         move    a1,a
P:08B9 00000C         4 500032130         rts
                            32132 
                            32133 ; 1850 |
                            32134 ; 1851 |/////////////////////////////////////////////////////////////////////////////////////////
                            32135 ; 1852 |//
                            32136 ; 1853 |//>  Name:          _reentrant void ClearRange(int x, int y, int cx, int cy)
                            32137 ; 1854 |//
                            32138 ; 1855 |//   Type:          Function
                            32139 ; 1856 |//
                            32140 ; 1857 |//   Description:   Clears a range on the LCD
                            32141 ; 1858 |//
                            32142 ; 1859 |//   Inputs:        x   -- x position of the top left corner
                            32143 ; 1860 |//                  y   -- y position of the top left corner
                            32144 ; 1861 |//                  cx  -- X size of the rectangle to clear
                            32145 ; 1862 |//                  cy  -- Y size of the rectangle to clear
                            32146 ; 1863 |//
                            32147 ; 1864 |//   Outputs:       none
                            32148 ; 1865 |//
                            32149 ; 1866 |//   Notes:         This is used to wrap the SysPostMessageWithChecking and save a little bit of memory.
                            32150 ; 1867 |//                  (Pushing 6,LCD_CLEAR_RANGE onto the stack takes several words, doing it so
                            32151 ; 1868 |//                  much makes consolidation beneficial)
                            32152 ; 1869 |//<
                            32153 ; 1870 |//////////////////////////////////////////////////////////////////////////////////////////
                            32154 ; 1871 |_reentrant void ClearRange(int x, int y, int cx, int cy)
                            32155 ; 1872 |{
                            32156 
                            32161 FClearRange:
                            32173 
                            32174 ; 1873 |    SysPostMessageWithChecking(6,LCD_CLEAR_RANGE,x,y,cx,cy);
                            32175 
P:08BA 055F7C         2 500232162         movec   ssh,y:(r7)+
P:08BB 290600         2 500432192         move    #6,b0
P:08BC 4E5F00         2 500632177         move    y0,y:(r7)+
P:08BD 260300         2 500832189         move    #<3,y0
P:08BE 4C5F00         2 501032180         move    x0,y:(r7)+
P:08BF 5D5F00         2 501232183         move    b1,y:(r7)+
P:08C0 5C5F00         2 501432186         move    a1,y:(r7)+
P:08C1 4E5F00         2 501632190         move    y0,y:(r7)+
P:08C2 595F00         2 501832193         move    b0,y:(r7)+
P:08C3 0BF080 rrrrrr  6 502432195         jsr     FSysPostMessageWithChecking
                            32200 
                            32201 ; 1874 |}
                            32202 
P:08C5 3F0600         2 502632196         move    #6,n7
P:08C6 000000         2 502832196         nop             ; (inserted)
P:08C7 204700         2 503032198         move    (r7)-n7
P:08C8 05FF7C         4 503432204         movec   y:-(r7),ssh
P:08C9 000000         2 503632204         nop             ; (inserted)
P:08CA 00000C         4 504032208         rts
                            32210 
                            32211 ; 1875 |
                            32212 ; 1876 |/////////////////////////////////////////////////////////////////////////////////////////
                            32213 ; 1877 |//
                            32214 ; 1878 |//>  Name:          _reentrant void DrawBitmap(int x, int y, int iResource)
                            32215 ; 1879 |//
                            32216 ; 1880 |//   Type:          Function
                            32217 ; 1881 |//
                            32218 ; 1882 |//   Description:   Draws a bitmap resource on the LCD at specified x,y coordinates
                            32219 ; 1883 |//
                            32220 ; 1884 |//   Inputs:        x        -- x position of the top left corner
                            32221 ; 1885 |//                  y        -- y position of the top left corner
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page 121

M:ADDR CODE           CYCLES LINE SOURCELINE
                            32222 ; 1886 |//                  iResource-- Resource number of the bitmap to display
                            32223 ; 1887 |//
                            32224 ; 1888 |//   Outputs:       none
                            32225 ; 1889 |//
                            32226 ; 1890 |//   Notes:         This is used to wrap the SysPostMessageWithChecking and save a little bit of memory.
                            32227 ; 1891 |//                  (Pushing 5,LCD_PRINT_RANGE_RSRC onto the stack takes several words, doing it so
                            32228 ; 1892 |//                  much makes consolidation beneficial)
                            32229 ; 1893 |//<
                            32230 ; 1894 |//////////////////////////////////////////////////////////////////////////////////////////
                            32231 ; 1895 |_reentrant void DrawBitmap(int x, int y, int iResource)
                            32232 ; 1896 |{
                            32233 
                            32238 FDrawBitmap:
                            32248 
                            32249 ; 1897 |    SysPostMessageWithChecking(5,LCD_PRINT_RANGE_RSRC,x,y,iResource);
                            32250 
P:08CB 055F7C         2 504232239         movec   ssh,y:(r7)+
P:08CC 290500         2 504432264         move    #5,b0
P:08CD 4C5F00         2 504632252         move    x0,y:(r7)+
P:08CE 5D5F00         2 504832255         move    b1,y:(r7)+
P:08CF 44F400 030001  3 505132261         move    #$30001,x0
P:08D1 5C5F00         2 505332258         move    a1,y:(r7)+
P:08D2 4C5F00         2 505532262         move    x0,y:(r7)+
P:08D3 595F00         2 505732265         move    b0,y:(r7)+
P:08D4 0BF080 rrrrrr  6 506332267         jsr     FSysPostMessageWithChecking
                            32272 
                            32273 ; 1898 |}
                            32274 
P:08D6 3F0500         2 506532268         move    #5,n7
P:08D7 000000         2 506732268         nop             ; (inserted)
P:08D8 204700         2 506932270         move    (r7)-n7
P:08D9 05FF7C         4 507332276         movec   y:-(r7),ssh
P:08DA 000000         2 507532276         nop             ; (inserted)
P:08DB 00000C         4 507932280         rts
                            32282 
                            32283 ; 1899 |
                            32284 ; 1900 |BOOL SecondsToHourMinSecStruct(int iSeconds, struct HourMinSecStruct *pStruct)
                            32285 ; 1901 |{
                            32286 
                            32291 FSecondsToHourMinSecStruct:
                            32298 
                            32299 ; 1902 |    BOOL rtn = FALSE;
                            32300 
                            32304 
                            32305 ; 1903 |    if(iSeconds>=0)
                            32306 
P:08DC 2F0003         2 508132308         tst     a	                #0,b
P:08DD 0AF0A9 rrrrrr  6 508732309         jlt     L244
                            32310 
                            32311 ; 1904 |    {
                            32312 ; 1905 |        pStruct->m_iSeconds = iSeconds % 60;
                            32313 
P:08DF 218600         2 508932315         move    a1,y0
P:08E0 44F400 00003C  3 509232316         move    #>$3C,x0
P:08E2 0BF080 rrrrrr  6 509832317         jsr     Rmod_iii
                            32324 
                            32325 ; 1906 |        iSeconds /= 60;
                            32326 
P:08E4 3E0200         2 510032320         move    #2,n6
P:08E5 221600         2 510232321         move    r0,r6
P:08E6 000000         2 510432321         nop             ; (inserted)
P:08E7 5E6E51         4 510832328         tfr     y0,a	                a,y:(r6+n6)
P:08E8 0BF080 rrrrrr  6 511432329         jsr     Rdiv_iii
                            32332 
                            32333 ; 1907 |        pStruct->m_iMinutes = iSeconds % 60;
                            32334 
P:08EA 21C600         2 511632336         move    a,y0
P:08EB 0BF080 rrrrrr  6 512232337         jsr     Rmod_iii
                            32342 
                            32343 ; 1908 |        pStruct->m_iHours  = iSeconds / 60;
                            32344 
P:08ED 205800         2 512432340         move    (r0)+
P:08EE 5E5051         2 512632346         tfr     y0,a	                a,y:(r0)-
P:08EF 0BF080 rrrrrr  6 513232347         jsr     Rdiv_iii
                            32352 
                            32353 ; 1909 |        rtn = TRUE;
                            32354 
                            32357 
                            32358 ; 1910 |    }
                            32359 ; 1911 |    return rtn;
                            32360 
P:08F1 57F400 000001  3 513532356         move    #>1,b
P:08F3 5E6000         2 513732351         move    a,y:(r0)
                            32362 L244:
                            32365 
                            32366 ; 1912 |}
                            32367 
P:08F4 21AE00         2 513932362         move    b1,a
P:08F5 00000C         4 514332369         rts
                            32383 
                            32384 
Y:0011                      32385         org     y,".yconstdisplay",const:
Y:0011 000020 000000        32386 L130:   dc      " "++$00
Y:0013 00002E 000000        32390 L4:     dc      "."++$00
Y:0015 000041 000000        32393 L132:   dc      "A"++$00
Y:0017 000042 000000        32394 L133:   dc      "B"++$00
Y:0019 000046 000000        32397 L128:   dc      "F"++$00
Y:001B 00004D 000000        32399 L129:   dc      "M"++$00
Y:001D 000050 000000        32400 L3:     dc      "P"++$00
Y:001F 000056 000000        32401 L131:   dc      "V"++$00
                            32434 
                            32435         extern  EncoderGetStatus, Rdiv_iii, Rdiv_uiuiui, Rmod_iii
                            32436         extern  Rmod_uiuiui, FBatteryChargeIsCharging, y:FBtl_Flags
                            32437         extern  FConvert_itoa, FDisplayGetContrast, y:FLowResAdcBattAvg
                            32438         extern  FSysBatteryGetLevel, FSysPostMessageWithChecking
                            32439         extern  y:Fg_EncFileNameString, y:Fg_NumErrors
                            32440         extern  y:Fg_bEncoderLowSpace, y:Fg_bStereoBroadcast
                            32441         extern  y:Fg_current_index, y:Fg_current_size
                            32442         extern  y:Fg_iAB_Control_Mode, y:Fg_iBackLightState
                            32443         extern  y:Fg_iCurrentMenu, y:Fg_iEncCurrentSeconds
                            32444         extern  y:Fg_iEncTotalSeconds, y:Fg_iEqSetting
                            32445         extern  y:Fg_iRepeatSetting, x:Fg_iSeeking, y:Fg_iShuffleSetting
                            32446         extern  y:Fg_iUserVolume, y:Fg_iVolumeSteps
                            32447         extern  y:Fg_iVolume_Control_Mode, y:Fg_wCurrentFrequency
                            32448         extern  y:Fg_wCurrentPreset, x:Fg_wDecoderCSR, x:Fg_wDecoderSR
                            32449         extern  x:Fg_wEncoderIsrSR, y:Fg_wSongAlbum, y:Fg_wSongArtist
                            32450         extern  y:Fg_wSongCurrentMinutes, y:Fg_wSongCurrentSeconds
                            32451         extern  y:Fg_wSongTitle, y:Fg_wSongTotalMinutes
                            32452         extern  y:Fg_wSongTotalSeconds, y:FwMediaState, y:FwResourceTag
                            32453 
                            32454         global  FClearRange, FDisplayABIcon, FDisplayBacklight
                            32455         global  FDisplayBattVolt, FDisplayBatteryLevel
                            32456         global  FDisplayClearDisplay, FDisplayContrast
                            32457         global  FDisplayCurrentTrack, FDisplayDefragmentstore
                            32458         global  FDisplayDisk, FDisplayEQIcon, FDisplayEncoderTrackName
                            32459         global  FDisplayEncoderTrackTime, FDisplayFMTunerFrequency
                            32460         global  FDisplayFMTunerPreset, FDisplayFMTunerStrength
                            32461         global  FDisplayHoldButtonActivated, FDisplayLockIcon
                            32462         global  FDisplayPlayMode, FDisplayPlaySet, FDisplayPlayState
                            32463         global  FDisplayShutdownProgress, FDisplaySongArtistAlbum
                            32464         global  FDisplaySongTitle, FDisplayTime, FDisplayTrackTime
                            32465         global  FDisplayVoiceMode, FDisplayVolume, FDisplayWarning
                            32466         global  FDrawBitmap, FGetABMode, FGetPlayMode, FIsEncWarningActive
                            32467         global  FRefreshDisplay, FSecondsToHourMinSecStruct
                            32468         global  FUpdateMLCErrorStatus, Fg_bAlbumStringScroll
                            32469         global  Fg_bArtistStringScroll, Fg_bSongStringScroll
                            32470         global  Fg_iAlbumStringLength, Fg_iAlbumStringOffset
                            32471         global  Fg_iArtistStringLength, Fg_iArtistStringOffset
                            32472         global  Fg_iSongStringLength, Fg_iSongStringOffset
                            32473 
                            32474         local   L3, L4, L5, L6, L8, L9, L10, L12, L14, L16, L17, L18, L19
                            32475         local   L37, L38, L40, L41, L42, L43, L44, L45, L46, L49, L50, L53
                            32476         local   L54, L55, L56, L57, L58, L59, L60, L66, L67, L68, L69, L70
                            32477         local   L71, L72, L73, L74, L75, L76, L77, L78, L84, L85, L86, L88
                            32478         local   L90, L91, L92, L94, L95, L97, L100, L104, L106, L114, L115
                            32479         local   L116, L118, L119, L120, L121, L123, L124, L125, L127, L128
                            32480         local   L129, L130, L131, L132, L133, L141, L142, L143, L144, L147
                            32481         local   L149, L151, L153, L167, L168, L170, L171, L175, L176, L177
                            32482         local   L178, L179, L181, L183, L184, L197, L198, L200, L201, L203
                            32483         local   L204, L205, L206, L207, L209, L210, L211, L212, L213, L214
                            32484         local   L215, L216, L217, L218, L219, L220, L221, L222, L223, L224
                            32485         local   L225, L226, L227, L228, L229, L230, L231, L232, L233, L234
                            32486         local   L235, L240, L241, L242, L244
                            32487 
                            32488         calls   "ClearRange", "SysPostMessageWithChecking"
                            32489         calls   "DisplayABIcon", "ClearRange", "DrawBitmap", "GetABMode"
                            32490         calls   "DisplayBacklight", "DrawBitmap"
                            32491         calls   "DisplayBattVolt", "ClearRange"
                            32492         calls   "DisplayBattVolt", "SysPostMessageWithChecking"
                            32493         calls   "DisplayBatteryLevel", "BatteryChargeIsCharging"
                            32494         calls   "DisplayBatteryLevel", "DrawBitmap", "Rdiv_iii"
                            32495         calls   "DisplayBatteryLevel", "SysBatteryGetLevel"
                            32496         calls   "DisplayClearDisplay", "ClearRange"
                            32497         calls   "DisplayContrast", "DisplayGetContrast", "DrawBitmap"
                            32498         calls   "DisplayContrast", "Rdiv_uiuiui"
                            32499         calls   "DisplayCurrentTrack", "ClearRange"
                            32500         calls   "DisplayCurrentTrack", "SysPostMessageWithChecking"
                            32501         calls   "DisplayDefragmentstore", "DisplayClearDisplay"
                            32502         calls   "DisplayDefragmentstore", "DrawBitmap"
                            32503         calls   "DisplayDefragmentstore", "SysPostMessageWithChecking"
                            32504         calls   "DisplayDisk", "ClearRange", "DrawBitmap"
                            32505         calls   "DisplayEQIcon", "DrawBitmap"
                            32506         calls   "DisplayEncoderTrackName", "SysPostMessageWithChecking"
                            32507         calls   "DisplayEncoderTrackTime", "ClearRange", "DisplayTime"
                            32508         calls   "DisplayEncoderTrackTime", "SecondsToHourMinSecStruct"
                            32509         calls   "DisplayFMTunerFrequency", "ClearRange", "Rdiv_uiuiui"
                            32510         calls   "DisplayFMTunerFrequency", "Rmod_uiuiui"
                            32511         calls   "DisplayFMTunerFrequency", "SysPostMessageWithChecking"
                            32512         calls   "DisplayLockIcon", "ClearRange"
                            32513         calls   "DisplayLockIcon", "DisplayHoldButtonActivated"
                            32514         calls   "DisplayLockIcon", "DrawBitmap"
                            32515         calls   "DisplayPlayMode", "ClearRange", "DrawBitmap"
                            32516         calls   "DisplayPlaySet", "SysPostMessageWithChecking"
                            32517         calls   "DisplayPlayState", "ClearRange", "DrawBitmap"
                            32518         calls   "DisplayPlayState", "EncoderGetStatus", "GetPlayMode"
                            32519         calls   "DisplayShutdownProgress", "DisplayClearDisplay"
                            32520         calls   "DisplayShutdownProgress", "DrawBitmap"
                            32521         calls   "DisplaySongArtistAlbum", "ClearRange"
                            32522         calls   "DisplaySongArtistAlbum", "SysPostMessageWithChecking"
                            32523         calls   "DisplaySongTitle", "ClearRange"
                            32524         calls   "DisplaySongTitle", "SysPostMessageWithChecking"
                            32525         calls   "DisplayTime", "SysPostMessageWithChecking"
                            32526         calls   "DisplayTrackTime", "ClearRange", "DrawBitmap"
                            32527         calls   "DisplayTrackTime", "Rdiv_uiuiui", "Rmod_uiuiui"
                            32528         calls   "DisplayTrackTime", "SysPostMessageWithChecking"
                            32529         calls   "DisplayVoiceMode", "ClearRange", "DisplayWarning"
                            32530         calls   "DisplayVoiceMode", "IsEncWarningActive"
                            32531         calls   "DisplayVolume", "Rdiv_iii", "SysPostMessageWithChecking"
                            32532         calls   "DisplayWarning", "ClearRange", "DrawBitmap"
                            32533         calls   "DrawBitmap", "SysPostMessageWithChecking"
                            32534         calls   "RefreshDisplay", "DisplayABIcon", "DisplayBatteryLevel"
                            32535         calls   "RefreshDisplay", "DisplayClearDisplay"
                            32536         calls   "RefreshDisplay", "DisplayCurrentTrack", "DisplayDisk"
                            32537         calls   "RefreshDisplay", "DisplayEQIcon"
                            32538         calls   "RefreshDisplay", "DisplayEncoderTrackName"
                            32539         calls   "RefreshDisplay", "DisplayEncoderTrackTime"
                            32540         calls   "RefreshDisplay", "DisplayFMTunerFrequency"
                            32541         calls   "RefreshDisplay", "DisplayFMTunerPreset"
                            32542         calls   "RefreshDisplay", "DisplayFMTunerStrength"
                            32543         calls   "RefreshDisplay", "DisplayLockIcon", "DisplayPlayMode"
                            32544         calls   "RefreshDisplay", "DisplayPlaySet", "DisplayPlayState"
                            32545         calls   "RefreshDisplay", "DisplaySongArtistAlbum"
                            32546         calls   "RefreshDisplay", "DisplaySongTitle", "DisplayTrackTime"
                            32547         calls   "RefreshDisplay", "DisplayVoiceMode", "DisplayVolume"
                            32548         calls   "RefreshDisplay", "SysPostMessageWithChecking"
                            32549         calls   "SecondsToHourMinSecStruct", "Rdiv_iii", "Rmod_iii"
                            32550         calls   "UpdateMLCErrorStatus", "Convert_itoa"
                            32551 
