// Seed: 3976946526
module module_0;
  generate
    wire id_1;
  endgenerate
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_4;
  task id_6(input id_7);
    id_2 = 1;
  endtask
  module_0 modCall_1 ();
  assign id_2 = -1;
  wire id_8, id_9;
endmodule
module module_2 (
    input tri1  id_0,
    input uwire id_1,
    input tri1  id_2
);
  module_0 modCall_1 ();
  wire id_4, id_5, id_6, id_7;
endmodule
