$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module $unit $end
   $var wire 32 5 get_row__Vstatic__i [31:0] $end
   $var wire 32 6 put_row__Vstatic__i [31:0] $end
  $upscope $end
  $scope module tb_sdram $end
   $var wire 1 7 clock $end
   $var wire 4 # partial_address_bus [3:0] $end
   $var wire 1 $ chip_enable_not $end
   $var wire 1 % write_not $end
   $var wire 1 & ras_not $end
   $var wire 1 ' cas_not $end
   $var wire 8 ( data_out [7:0] $end
   $var wire 8 8 data [7:0] $end
   $var wire 1 ) drive_data $end
   $scope module dut $end
    $var wire 4 # partial_address_bus [3:0] $end
    $var wire 1 7 clock $end
    $var wire 1 $ chip_enable_not $end
    $var wire 1 % write_not $end
    $var wire 1 & ras_not $end
    $var wire 1 ' cas_not $end
    $var wire 8 8 data [7:0] $end
    $var wire 3 : IS_IDLE [2:0] $end
    $var wire 3 ; IS_REFRESHING [2:0] $end
    $var wire 3 < IS_ROW_SELECTED [2:0] $end
    $var wire 3 = IS_COL_SELECTED [2:0] $end
    $var wire 3 > IS_READING [2:0] $end
    $var wire 3 ? IS_WRITING [2:0] $end
    $var wire 3 : command_refresh [2:0] $end
    $var wire 3 < command_select_row [2:0] $end
    $var wire 3 > command_select_column [2:0] $end
    $var wire 32 @ BURST_LENGTH [31:0] $end
    $var wire 128 * selected_row [127:0] $end
    $var wire 8 . remaining_bytes [7:0] $end
    $var wire 3 / state [2:0] $end
    $var wire 4 0 last_refreshed_row [3:0] $end
    $var wire 4 1 row_address [3:0] $end
    $var wire 4 2 col_address [3:0] $end
    $var wire 8 3 output_data_register [7:0] $end
    $var wire 8 4 input_data_register [7:0] $end
    $var wire 3 9 command [2:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000 #
1$
1%
1&
1'
b00000000 (
0)
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 *
b00000000 .
b000 /
b1111 0
b0000 1
b0000 2
b00000000 3
b00000000 4
b00000000000000000000000000000000 5
b00000000000000000000000000000000 6
07
b00000000 8
b111 9
b000 :
b001 ;
b010 <
b011 =
b100 >
b101 ?
b00000000000000000000000000000100 @
#5000
17
#10000
07
#15000
17
#20000
07
#25000
17
#30000
07
#35000
b0011 #
0$
0&
b010 /
b0011 1
b00000000000000000000000000010000 5
17
b010 9
#40000
07
#45000
b0000 #
1&
17
b110 9
#50000
07
#55000
b0010 #
0%
0'
b00000100 .
b011 /
b0010 2
17
b100 9
#60000
07
#65000
b0000 #
1'
b101 /
17
b110 9
#70000
07
#75000
b10101010 (
1)
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101010100000000000000000 *
b00000011 .
b0011 2
b10101010 4
17
b10101010 8
#80000
07
#85000
b10111011 (
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010111011101010100000000000000000 *
b00000010 .
b0100 2
b10111011 4
17
b10111011 8
#90000
07
#95000
b11001100 (
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100110010111011101010100000000000000000 *
b00000001 .
b0101 2
b11001100 4
17
b11001100 8
#100000
07
#105000
b11011101 (
b00000000000000000000000000000000000000000000000000000000000000000000000000000000110111011100110010111011101010100000000000000000 *
b00000000 .
b000 /
b0110 2
b11011101 4
b00000000000000000000000000010000 6
17
b11011101 8
#110000
07
#115000
17
#120000
07
#125000
17
#130000
07
#135000
17
#140000
07
#145000
b0011 #
1%
0&
b010 /
17
b010 9
#150000
07
#155000
b0000 #
1&
17
b110 9
#160000
07
#165000
b0010 #
0'
b00000100 .
b011 /
b0010 2
17
b100 9
#170000
07
#175000
b0000 #
1'
b100 /
17
b110 9
#180000
07
#185000
0)
b00000011 .
b0011 2
b10101010 3
17
b10101010 8
#190000
07
#195000
b00000010 .
b0100 2
b10111011 3
17
b10111011 8
#200000
07
#205000
b00000001 .
b0101 2
b11001100 3
17
b11001100 8
#210000
07
#215000
b00000000 .
b000 /
b0110 2
b11011101 3
17
b11011101 8
#220000
07
#225000
17
#230000
07
#235000
17
#240000
07
#245000
17
#250000
07
#255000
17
#260000
07
#265000
17
#270000
07
#275000
17
