$date
	Sat Aug 13 18:55:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module triple_TB $end
$var wire 6 ! result [5:0] $end
$var reg 4 " num_value [3:0] $end
$scope module DUT_triple $end
$var wire 4 # a [3:0] $end
$var wire 6 $ result [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b0 #
b0 "
b0 !
$end
#10000
b11 !
b11 $
b1 "
b1 #
#20000
b1001 !
b1001 $
b11 "
b11 #
#30000
b1111 !
b1111 $
b101 "
b101 #
#40000
b11110 !
b11110 $
b1010 "
b1010 #
#50000
b101101 !
b101101 $
b1111 "
b1111 #
#60000
