INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/aes_1.0/src/axis_dwidth_converter_0_1/sim/axis_dwidth_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/aes_1.0/src/axis_dwidth_converter_1/sim/axis_dwidth_converter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/aes_1.0/hdl/aes_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_v1_0
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/alex/GitHub/zynq-ip-cores/aes_1.0/hdl/aes_v1_0.v:195]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/aes_1.0/hdl/aes_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/aes_1.0/src/aes_axis_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_axis_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/zynq-ip-cores/aes_1.0/src/types.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/zynq-ip-cores/aes_1.0/src/cipher_cu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cipher_cu
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/zynq-ip-cores/aes_1.0/src/math.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/zynq-ip-cores/aes_1.0/src/sbox.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/zynq-ip-cores/aes_1.0/src/state_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity state_reg
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/zynq-ip-cores/aes_1.0/src/cipher.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cipher
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/zynq-ip-cores/aes_1.0/src/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/zynq-ip-cores/aes_1.0/src/encryption_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity encryption_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/zynq-ip-cores/aes_1.0/src/inv_cipher_cu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inv_cipher_cu
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/zynq-ip-cores/aes_1.0/src/inv_cipher.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inv_cipher
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/zynq-ip-cores/aes_1.0/src/decrementor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decrementor
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/zynq-ip-cores/aes_1.0/src/decryption_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decryption_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/zynq-ip-cores/aes_1.0/src/key_expander.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity key_expander
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/zynq-ip-cores/aes_1.0/src/dp_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dp_ram
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/zynq-ip-cores/aes_1.0/src/key_expansion_cu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity key_expansion_cu
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/zynq-ip-cores/aes_1.0/src/key_expansion.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity key_expansion
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/zynq-ip-cores/aes_1.0/src/aes_module_cu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aes_module_cu
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/zynq-ip-cores/aes_1.0/src/aes_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aes_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/zynq-ip-cores/aes_1.0/src/aes_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aes_wrapper
