static unsigned int read_devicecode(struct fbtft_par *par)\r\n{\r\nint ret;\r\nu8 rxbuf[8] = {0, };\r\nwrite_reg(par, 0x0000);\r\nret = par->fbtftops.read(par, rxbuf, 4);\r\nreturn (rxbuf[2] << 8) | rxbuf[3];\r\n}\r\nstatic int init_display(struct fbtft_par *par)\r\n{\r\nunsigned int devcode;\r\npar->fbtftops.reset(par);\r\ndevcode = read_devicecode(par);\r\nfbtft_par_dbg(DEBUG_INIT_DISPLAY, par, "Device code: 0x%04X\n",\r\ndevcode);\r\nif ((devcode != 0x0000) && (devcode != 0x9320))\r\ndev_warn(par->info->device,\r\n"Unrecognized Device code: 0x%04X (expected 0x9320)\n",\r\ndevcode);\r\nwrite_reg(par, 0x00E5, 0x8000);\r\nwrite_reg(par, 0x0000, 0x0001);\r\nwrite_reg(par, 0x0001, 0x0100);\r\nwrite_reg(par, 0x0002, 0x0700);\r\nwrite_reg(par, 0x0004, 0x0000);\r\nwrite_reg(par, 0x0008, 0x0202);\r\nwrite_reg(par, 0x0009, 0x0000);\r\nwrite_reg(par, 0x000A, 0x0000);\r\nwrite_reg(par, 0x000C, 0x0000);\r\nwrite_reg(par, 0x000D, 0x0000);\r\nwrite_reg(par, 0x000F, 0x0000);\r\nwrite_reg(par, 0x0010, 0x0000);\r\nwrite_reg(par, 0x0011, 0x0007);\r\nwrite_reg(par, 0x0012, 0x0000);\r\nwrite_reg(par, 0x0013, 0x0000);\r\nmdelay(200);\r\nwrite_reg(par, 0x0010, 0x17B0);\r\nwrite_reg(par, 0x0011, 0x0031);\r\nmdelay(50);\r\nwrite_reg(par, 0x0012, 0x0138);\r\nmdelay(50);\r\nwrite_reg(par, 0x0013, 0x1800);\r\nwrite_reg(par, 0x0029, 0x0008);\r\nmdelay(50);\r\nwrite_reg(par, 0x0020, 0x0000);\r\nwrite_reg(par, 0x0021, 0x0000);\r\nwrite_reg(par, 0x0050, 0x0000);\r\nwrite_reg(par, 0x0051, 0x00EF);\r\nwrite_reg(par, 0x0052, 0x0000);\r\nwrite_reg(par, 0x0053, 0x013F);\r\nwrite_reg(par, 0x0060, 0x2700);\r\nwrite_reg(par, 0x0061, 0x0001);\r\nwrite_reg(par, 0x006A, 0x0000);\r\nwrite_reg(par, 0x0080, 0x0000);\r\nwrite_reg(par, 0x0081, 0x0000);\r\nwrite_reg(par, 0x0082, 0x0000);\r\nwrite_reg(par, 0x0083, 0x0000);\r\nwrite_reg(par, 0x0084, 0x0000);\r\nwrite_reg(par, 0x0085, 0x0000);\r\nwrite_reg(par, 0x0090, 0x0010);\r\nwrite_reg(par, 0x0092, 0x0000);\r\nwrite_reg(par, 0x0093, 0x0003);\r\nwrite_reg(par, 0x0095, 0x0110);\r\nwrite_reg(par, 0x0097, 0x0000);\r\nwrite_reg(par, 0x0098, 0x0000);\r\nwrite_reg(par, 0x0007, 0x0173);\r\nreturn 0;\r\n}\r\nstatic void set_addr_win(struct fbtft_par *par, int xs, int ys, int xe, int ye)\r\n{\r\nswitch (par->info->var.rotate) {\r\ncase 0:\r\nwrite_reg(par, 0x0020, xs);\r\nwrite_reg(par, 0x0021, ys);\r\nbreak;\r\ncase 180:\r\nwrite_reg(par, 0x0020, WIDTH - 1 - xs);\r\nwrite_reg(par, 0x0021, HEIGHT - 1 - ys);\r\nbreak;\r\ncase 270:\r\nwrite_reg(par, 0x0020, WIDTH - 1 - ys);\r\nwrite_reg(par, 0x0021, xs);\r\nbreak;\r\ncase 90:\r\nwrite_reg(par, 0x0020, ys);\r\nwrite_reg(par, 0x0021, HEIGHT - 1 - xs);\r\nbreak;\r\n}\r\nwrite_reg(par, 0x0022);\r\n}\r\nstatic int set_var(struct fbtft_par *par)\r\n{\r\nswitch (par->info->var.rotate) {\r\ncase 0:\r\nwrite_reg(par, 0x3, (par->bgr << 12) | 0x30);\r\nbreak;\r\ncase 270:\r\nwrite_reg(par, 0x3, (par->bgr << 12) | 0x28);\r\nbreak;\r\ncase 180:\r\nwrite_reg(par, 0x3, (par->bgr << 12) | 0x00);\r\nbreak;\r\ncase 90:\r\nwrite_reg(par, 0x3, (par->bgr << 12) | 0x18);\r\nbreak;\r\n}\r\nreturn 0;\r\n}\r\nstatic int set_gamma(struct fbtft_par *par, u32 *curves)\r\n{\r\nunsigned long mask[] = {\r\n0x1f, 0x1f, 0x07, 0x07, 0x07, 0x07, 0x07, 0x07, 0x07, 0x07,\r\n0x1f, 0x1f, 0x07, 0x07, 0x07, 0x07, 0x07, 0x07, 0x07, 0x07,\r\n};\r\nint i, j;\r\nfor (i = 0; i < 2; i++)\r\nfor (j = 0; j < 10; j++)\r\nCURVE(i, j) &= mask[i * par->gamma.num_values + j];\r\nwrite_reg(par, 0x0030, CURVE(0, 5) << 8 | CURVE(0, 4));\r\nwrite_reg(par, 0x0031, CURVE(0, 7) << 8 | CURVE(0, 6));\r\nwrite_reg(par, 0x0032, CURVE(0, 9) << 8 | CURVE(0, 8));\r\nwrite_reg(par, 0x0035, CURVE(0, 3) << 8 | CURVE(0, 2));\r\nwrite_reg(par, 0x0036, CURVE(0, 1) << 8 | CURVE(0, 0));\r\nwrite_reg(par, 0x0037, CURVE(1, 5) << 8 | CURVE(1, 4));\r\nwrite_reg(par, 0x0038, CURVE(1, 7) << 8 | CURVE(1, 6));\r\nwrite_reg(par, 0x0039, CURVE(1, 9) << 8 | CURVE(1, 8));\r\nwrite_reg(par, 0x003C, CURVE(1, 3) << 8 | CURVE(1, 2));\r\nwrite_reg(par, 0x003D, CURVE(1, 1) << 8 | CURVE(1, 0));\r\nreturn 0;\r\n}
