

================================================================
== Vitis HLS Report for 'DNN_Pipeline_VITIS_LOOP_78_1'
================================================================
* Date:           Fri Jun  2 02:54:26 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        DNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  10.851 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       24|  0.720 us|  0.720 us|   24|   24|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_78_1  |       22|       22|         8|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    238|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     445|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     445|    434|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln78_fu_193_p2       |         +|   0|  0|  13|           5|           1|
    |and_ln84_1_fu_336_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln84_2_fu_438_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln84_3_fu_444_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln84_4_fu_533_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln84_5_fu_539_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln84_fu_330_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln78_fu_187_p2      |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln84_10_fu_510_p2   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln84_11_fu_516_p2   |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln84_1_fu_304_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln84_2_fu_310_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln84_3_fu_316_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln84_4_fu_391_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln84_5_fu_397_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln84_6_fu_403_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln84_7_fu_409_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln84_8_fu_498_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln84_9_fu_504_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln84_fu_298_p2      |      icmp|   0|  0|  11|           8|           2|
    |or_ln84_1_fu_326_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln84_2_fu_430_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln84_3_fu_434_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln84_4_fu_525_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln84_5_fu_529_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln84_6_fu_212_p2      |        or|   0|  0|   7|           7|           1|
    |or_ln84_7_fu_227_p2      |        or|   0|  0|   7|           7|           2|
    |or_ln84_8_fu_242_p2      |        or|   0|  0|   7|           7|           2|
    |or_ln84_fu_322_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln84_1_fu_545_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln84_fu_450_p3    |    select|   0|  0|   6|           1|           6|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 238|         232|          56|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_1     |   9|          2|    5|         10|
    |p_fu_60                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |and_ln84_1_reg_651                 |   1|   0|    1|          0|
    |and_ln84_1_reg_651_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |conv2_output_load_1_reg_639        |  32|   0|   32|          0|
    |conv2_output_load_2_reg_645        |  32|   0|   32|          0|
    |icmp_ln84_10_reg_711               |   1|   0|    1|          0|
    |icmp_ln84_11_reg_716               |   1|   0|    1|          0|
    |icmp_ln84_1_reg_624                |   1|   0|    1|          0|
    |icmp_ln84_2_reg_629                |   1|   0|    1|          0|
    |icmp_ln84_3_reg_634                |   1|   0|    1|          0|
    |icmp_ln84_4_reg_666                |   1|   0|    1|          0|
    |icmp_ln84_5_reg_671                |   1|   0|    1|          0|
    |icmp_ln84_6_reg_676                |   1|   0|    1|          0|
    |icmp_ln84_7_reg_681                |   1|   0|    1|          0|
    |icmp_ln84_8_reg_701                |   1|   0|    1|          0|
    |icmp_ln84_9_reg_706                |   1|   0|    1|          0|
    |icmp_ln84_reg_619                  |   1|   0|    1|          0|
    |or_ln84_7_reg_589                  |   5|   0|    7|          2|
    |or_ln84_8_reg_599                  |   5|   0|    7|          2|
    |p_1_reg_568                        |   5|   0|    5|          0|
    |p_fu_60                            |   5|   0|    5|          0|
    |select_ln84_reg_686                |   6|   0|    6|          0|
    |select_ln84_reg_686_pp0_iter5_reg  |   6|   0|    6|          0|
    |conv2_output_load_1_reg_639        |  64|  32|   32|          0|
    |conv2_output_load_2_reg_645        |  64|  32|   32|          0|
    |or_ln84_7_reg_589                  |  64|  32|    7|          2|
    |or_ln84_8_reg_599                  |  64|  32|    7|          2|
    |p_1_reg_568                        |  64|  32|    5|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 445| 160|  212|          8|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|grp_fu_1544_p_din0         |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|grp_fu_1544_p_din1         |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|grp_fu_1544_p_opcode       |  out|    5|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|grp_fu_1544_p_dout0        |   in|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|grp_fu_1544_p_ce           |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|grp_fu_1548_p_din0         |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|grp_fu_1548_p_din1         |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|grp_fu_1548_p_opcode       |  out|    5|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|grp_fu_1548_p_dout0        |   in|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|grp_fu_1548_p_ce           |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|grp_fu_1552_p_din0         |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|grp_fu_1552_p_din1         |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|grp_fu_1552_p_opcode       |  out|    5|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|grp_fu_1552_p_dout0        |   in|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|grp_fu_1552_p_ce           |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_78_1|  return value|
|conv2_output_address0      |  out|    6|   ap_memory|                  conv2_output|         array|
|conv2_output_ce0           |  out|    1|   ap_memory|                  conv2_output|         array|
|conv2_output_q0            |   in|   32|   ap_memory|                  conv2_output|         array|
|conv2_output_address1      |  out|    6|   ap_memory|                  conv2_output|         array|
|conv2_output_ce1           |  out|    1|   ap_memory|                  conv2_output|         array|
|conv2_output_q1            |   in|   32|   ap_memory|                  conv2_output|         array|
|conv2_output_address2      |  out|    6|   ap_memory|                  conv2_output|         array|
|conv2_output_ce2           |  out|    1|   ap_memory|                  conv2_output|         array|
|conv2_output_q2            |   in|   32|   ap_memory|                  conv2_output|         array|
|conv2_output_address3      |  out|    6|   ap_memory|                  conv2_output|         array|
|conv2_output_ce3           |  out|    1|   ap_memory|                  conv2_output|         array|
|conv2_output_q3            |   in|   32|   ap_memory|                  conv2_output|         array|
|conv2_output_address4      |  out|    6|   ap_memory|                  conv2_output|         array|
|conv2_output_ce4           |  out|    1|   ap_memory|                  conv2_output|         array|
|conv2_output_q4            |   in|   32|   ap_memory|                  conv2_output|         array|
|conv2_output_address5      |  out|    6|   ap_memory|                  conv2_output|         array|
|conv2_output_ce5           |  out|    1|   ap_memory|                  conv2_output|         array|
|conv2_output_q5            |   in|   32|   ap_memory|                  conv2_output|         array|
|conv2_output_address6      |  out|    6|   ap_memory|                  conv2_output|         array|
|conv2_output_ce6           |  out|    1|   ap_memory|                  conv2_output|         array|
|conv2_output_q6            |   in|   32|   ap_memory|                  conv2_output|         array|
|pool2_output_0_0_address0  |  out|    4|   ap_memory|              pool2_output_0_0|         array|
|pool2_output_0_0_ce0       |  out|    1|   ap_memory|              pool2_output_0_0|         array|
|pool2_output_0_0_we0       |  out|    1|   ap_memory|              pool2_output_0_0|         array|
|pool2_output_0_0_d0        |  out|   32|   ap_memory|              pool2_output_0_0|         array|
+---------------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p = alloca i32 1"   --->   Operation 11 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %p"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z12convolution2PA4_fPA3_A3_KfPA2_A2_f.exit"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_1 = load i5 %p" [DNN.cpp:84]   --->   Operation 14 'load' 'p_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.36ns)   --->   "%icmp_ln78 = icmp_eq  i5 %p_1, i5 16" [DNN.cpp:78]   --->   Operation 16 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.78ns)   --->   "%add_ln78 = add i5 %p_1, i5 1" [DNN.cpp:78]   --->   Operation 18 'add' 'add_ln78' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %.split24, void %_Z11maxPooling2PA2_A2_fPA1_A1_f.exit.preheader.exitStub" [DNN.cpp:78]   --->   Operation 19 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %p_1, i2 0" [DNN.cpp:81]   --->   Operation 20 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i7 %tmp_s" [DNN.cpp:81]   --->   Operation 21 'zext' 'zext_ln81' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%conv2_output_addr = getelementptr i32 %conv2_output, i64 0, i64 %zext_ln81" [DNN.cpp:81]   --->   Operation 22 'getelementptr' 'conv2_output_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%or_ln84_6 = or i7 %tmp_s, i7 1" [DNN.cpp:84]   --->   Operation 23 'or' 'or_ln84_6' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln84_6" [DNN.cpp:84]   --->   Operation 24 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv2_output_addr_1 = getelementptr i32 %conv2_output, i64 0, i64 %tmp_1" [DNN.cpp:84]   --->   Operation 25 'getelementptr' 'conv2_output_addr_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%or_ln84_7 = or i7 %tmp_s, i7 2" [DNN.cpp:84]   --->   Operation 26 'or' 'or_ln84_7' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln84_7" [DNN.cpp:84]   --->   Operation 27 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%conv2_output_addr_2 = getelementptr i32 %conv2_output, i64 0, i64 %tmp_2" [DNN.cpp:84]   --->   Operation 28 'getelementptr' 'conv2_output_addr_2' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%or_ln84_8 = or i7 %tmp_s, i7 3" [DNN.cpp:84]   --->   Operation 29 'or' 'or_ln84_8' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln84_8" [DNN.cpp:84]   --->   Operation 30 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv2_output_addr_3 = getelementptr i32 %conv2_output, i64 0, i64 %tmp_3" [DNN.cpp:84]   --->   Operation 31 'getelementptr' 'conv2_output_addr_3' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (3.25ns)   --->   "%max_value = load i6 %conv2_output_addr" [DNN.cpp:81]   --->   Operation 32 'load' 'max_value' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 33 [2/2] (3.25ns)   --->   "%conv2_output_load = load i6 %conv2_output_addr_1" [DNN.cpp:84]   --->   Operation 33 'load' 'conv2_output_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 34 [2/2] (3.25ns)   --->   "%conv2_output_load_1 = load i6 %conv2_output_addr_2" [DNN.cpp:84]   --->   Operation 34 'load' 'conv2_output_load_1' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%conv2_output_load_2 = load i6 %conv2_output_addr_3" [DNN.cpp:84]   --->   Operation 35 'load' 'conv2_output_load_2' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln78 = store i5 %add_ln78, i5 %p" [DNN.cpp:78]   --->   Operation 36 'store' 'store_ln78' <Predicate = (!icmp_ln78)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 8.68>
ST_2 : Operation 37 [1/2] (3.25ns)   --->   "%max_value = load i6 %conv2_output_addr" [DNN.cpp:81]   --->   Operation 37 'load' 'max_value' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 38 [1/2] (3.25ns)   --->   "%conv2_output_load = load i6 %conv2_output_addr_1" [DNN.cpp:84]   --->   Operation 38 'load' 'conv2_output_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%bitcast_ln84 = bitcast i32 %conv2_output_load" [DNN.cpp:84]   --->   Operation 39 'bitcast' 'bitcast_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln84, i32 23, i32 30" [DNN.cpp:84]   --->   Operation 40 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln84_2 = trunc i32 %bitcast_ln84" [DNN.cpp:84]   --->   Operation 41 'trunc' 'trunc_ln84_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%bitcast_ln84_1 = bitcast i32 %max_value" [DNN.cpp:84]   --->   Operation 42 'bitcast' 'bitcast_ln84_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln84_1, i32 23, i32 30" [DNN.cpp:84]   --->   Operation 43 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln84_3 = trunc i32 %bitcast_ln84_1" [DNN.cpp:84]   --->   Operation 44 'trunc' 'trunc_ln84_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.55ns)   --->   "%icmp_ln84 = icmp_ne  i8 %tmp_4, i8 255" [DNN.cpp:84]   --->   Operation 45 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (2.44ns)   --->   "%icmp_ln84_1 = icmp_eq  i23 %trunc_ln84_2, i23 0" [DNN.cpp:84]   --->   Operation 46 'icmp' 'icmp_ln84_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.55ns)   --->   "%icmp_ln84_2 = icmp_ne  i8 %tmp_5, i8 255" [DNN.cpp:84]   --->   Operation 47 'icmp' 'icmp_ln84_2' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (2.44ns)   --->   "%icmp_ln84_3 = icmp_eq  i23 %trunc_ln84_3, i23 0" [DNN.cpp:84]   --->   Operation 48 'icmp' 'icmp_ln84_3' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp_ogt  i32 %conv2_output_load, i32 %max_value" [DNN.cpp:84]   --->   Operation 49 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/2] (3.25ns)   --->   "%conv2_output_load_1 = load i6 %conv2_output_addr_2" [DNN.cpp:84]   --->   Operation 50 'load' 'conv2_output_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 51 [1/2] (3.25ns)   --->   "%conv2_output_load_2 = load i6 %conv2_output_addr_3" [DNN.cpp:84]   --->   Operation 51 'load' 'conv2_output_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 9.66>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_1)   --->   "%or_ln84 = or i1 %icmp_ln84_1, i1 %icmp_ln84" [DNN.cpp:84]   --->   Operation 52 'or' 'or_ln84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_1)   --->   "%or_ln84_1 = or i1 %icmp_ln84_3, i1 %icmp_ln84_2" [DNN.cpp:84]   --->   Operation 53 'or' 'or_ln84_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_1)   --->   "%and_ln84 = and i1 %or_ln84, i1 %or_ln84_1" [DNN.cpp:84]   --->   Operation 54 'and' 'and_ln84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp_ogt  i32 %conv2_output_load, i32 %max_value" [DNN.cpp:84]   --->   Operation 55 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln84_1 = and i1 %and_ln84, i1 %tmp_6" [DNN.cpp:84]   --->   Operation 56 'and' 'and_ln84_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i1.i1, i5 %p_1, i1 0, i1 %and_ln84_1" [DNN.cpp:84]   --->   Operation 57 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i7 %tmp_7" [DNN.cpp:84]   --->   Operation 58 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%conv2_output_addr_4 = getelementptr i32 %conv2_output, i64 0, i64 %zext_ln84" [DNN.cpp:84]   --->   Operation 59 'getelementptr' 'conv2_output_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [2/2] (3.25ns)   --->   "%conv2_output_load_4 = load i6 %conv2_output_addr_4" [DNN.cpp:84]   --->   Operation 60 'load' 'conv2_output_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 8.68>
ST_4 : Operation 61 [1/2] (3.25ns)   --->   "%conv2_output_load_4 = load i6 %conv2_output_addr_4" [DNN.cpp:84]   --->   Operation 61 'load' 'conv2_output_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln84_2 = bitcast i32 %conv2_output_load_1" [DNN.cpp:84]   --->   Operation 62 'bitcast' 'bitcast_ln84_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln84_2, i32 23, i32 30" [DNN.cpp:84]   --->   Operation 63 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln84_5 = trunc i32 %bitcast_ln84_2" [DNN.cpp:84]   --->   Operation 64 'trunc' 'trunc_ln84_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%bitcast_ln84_3 = bitcast i32 %conv2_output_load_4" [DNN.cpp:84]   --->   Operation 65 'bitcast' 'bitcast_ln84_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln84_3, i32 23, i32 30" [DNN.cpp:84]   --->   Operation 66 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln84_6 = trunc i32 %bitcast_ln84_3" [DNN.cpp:84]   --->   Operation 67 'trunc' 'trunc_ln84_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.55ns)   --->   "%icmp_ln84_4 = icmp_ne  i8 %tmp_8, i8 255" [DNN.cpp:84]   --->   Operation 68 'icmp' 'icmp_ln84_4' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (2.44ns)   --->   "%icmp_ln84_5 = icmp_eq  i23 %trunc_ln84_5, i23 0" [DNN.cpp:84]   --->   Operation 69 'icmp' 'icmp_ln84_5' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.55ns)   --->   "%icmp_ln84_6 = icmp_ne  i8 %tmp_9, i8 255" [DNN.cpp:84]   --->   Operation 70 'icmp' 'icmp_ln84_6' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (2.44ns)   --->   "%icmp_ln84_7 = icmp_eq  i23 %trunc_ln84_6, i23 0" [DNN.cpp:84]   --->   Operation 71 'icmp' 'icmp_ln84_7' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [2/2] (5.43ns)   --->   "%tmp_10 = fcmp_ogt  i32 %conv2_output_load_1, i32 %conv2_output_load_4" [DNN.cpp:84]   --->   Operation 72 'fcmp' 'tmp_10' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 10.8>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln84)   --->   "%trunc_ln84 = trunc i7 %or_ln84_7" [DNN.cpp:84]   --->   Operation 73 'trunc' 'trunc_ln84' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln84)   --->   "%trunc_ln84_4 = trunc i5 %p_1" [DNN.cpp:84]   --->   Operation 74 'trunc' 'trunc_ln84_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln84)   --->   "%tmp_67_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i1.i1, i4 %trunc_ln84_4, i1 0, i1 %and_ln84_1" [DNN.cpp:84]   --->   Operation 75 'bitconcatenate' 'tmp_67_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_3)   --->   "%or_ln84_2 = or i1 %icmp_ln84_5, i1 %icmp_ln84_4" [DNN.cpp:84]   --->   Operation 76 'or' 'or_ln84_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_3)   --->   "%or_ln84_3 = or i1 %icmp_ln84_7, i1 %icmp_ln84_6" [DNN.cpp:84]   --->   Operation 77 'or' 'or_ln84_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_3)   --->   "%and_ln84_2 = and i1 %or_ln84_2, i1 %or_ln84_3" [DNN.cpp:84]   --->   Operation 78 'and' 'and_ln84_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/2] (5.43ns)   --->   "%tmp_10 = fcmp_ogt  i32 %conv2_output_load_1, i32 %conv2_output_load_4" [DNN.cpp:84]   --->   Operation 79 'fcmp' 'tmp_10' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln84_3 = and i1 %and_ln84_2, i1 %tmp_10" [DNN.cpp:84]   --->   Operation 80 'and' 'and_ln84_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln84 = select i1 %and_ln84_3, i6 %trunc_ln84, i6 %tmp_67_cast" [DNN.cpp:84]   --->   Operation 81 'select' 'select_ln84' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i6 %select_ln84" [DNN.cpp:84]   --->   Operation 82 'zext' 'zext_ln84_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%conv2_output_addr_5 = getelementptr i32 %conv2_output, i64 0, i64 %zext_ln84_1" [DNN.cpp:84]   --->   Operation 83 'getelementptr' 'conv2_output_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [2/2] (3.25ns)   --->   "%conv2_output_load_5 = load i6 %conv2_output_addr_5" [DNN.cpp:84]   --->   Operation 84 'load' 'conv2_output_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 8.68>
ST_6 : Operation 85 [1/2] (3.25ns)   --->   "%conv2_output_load_5 = load i6 %conv2_output_addr_5" [DNN.cpp:84]   --->   Operation 85 'load' 'conv2_output_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln84_4 = bitcast i32 %conv2_output_load_2" [DNN.cpp:84]   --->   Operation 86 'bitcast' 'bitcast_ln84_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln84_4, i32 23, i32 30" [DNN.cpp:84]   --->   Operation 87 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln84_7 = trunc i32 %bitcast_ln84_4" [DNN.cpp:84]   --->   Operation 88 'trunc' 'trunc_ln84_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%bitcast_ln84_5 = bitcast i32 %conv2_output_load_5" [DNN.cpp:84]   --->   Operation 89 'bitcast' 'bitcast_ln84_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln84_5, i32 23, i32 30" [DNN.cpp:84]   --->   Operation 90 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln84_8 = trunc i32 %bitcast_ln84_5" [DNN.cpp:84]   --->   Operation 91 'trunc' 'trunc_ln84_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.55ns)   --->   "%icmp_ln84_8 = icmp_ne  i8 %tmp_11, i8 255" [DNN.cpp:84]   --->   Operation 92 'icmp' 'icmp_ln84_8' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (2.44ns)   --->   "%icmp_ln84_9 = icmp_eq  i23 %trunc_ln84_7, i23 0" [DNN.cpp:84]   --->   Operation 93 'icmp' 'icmp_ln84_9' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (1.55ns)   --->   "%icmp_ln84_10 = icmp_ne  i8 %tmp_12, i8 255" [DNN.cpp:84]   --->   Operation 94 'icmp' 'icmp_ln84_10' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (2.44ns)   --->   "%icmp_ln84_11 = icmp_eq  i23 %trunc_ln84_8, i23 0" [DNN.cpp:84]   --->   Operation 95 'icmp' 'icmp_ln84_11' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [2/2] (5.43ns)   --->   "%tmp_13 = fcmp_ogt  i32 %conv2_output_load_2, i32 %conv2_output_load_5" [DNN.cpp:84]   --->   Operation 96 'fcmp' 'tmp_13' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 10.8>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln84_1)   --->   "%trunc_ln84_1 = trunc i7 %or_ln84_8" [DNN.cpp:84]   --->   Operation 97 'trunc' 'trunc_ln84_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_5)   --->   "%or_ln84_4 = or i1 %icmp_ln84_9, i1 %icmp_ln84_8" [DNN.cpp:84]   --->   Operation 98 'or' 'or_ln84_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_5)   --->   "%or_ln84_5 = or i1 %icmp_ln84_11, i1 %icmp_ln84_10" [DNN.cpp:84]   --->   Operation 99 'or' 'or_ln84_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_5)   --->   "%and_ln84_4 = and i1 %or_ln84_4, i1 %or_ln84_5" [DNN.cpp:84]   --->   Operation 100 'and' 'and_ln84_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/2] (5.43ns)   --->   "%tmp_13 = fcmp_ogt  i32 %conv2_output_load_2, i32 %conv2_output_load_5" [DNN.cpp:84]   --->   Operation 101 'fcmp' 'tmp_13' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln84_5 = and i1 %and_ln84_4, i1 %tmp_13" [DNN.cpp:84]   --->   Operation 102 'and' 'and_ln84_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln84_1 = select i1 %and_ln84_5, i6 %trunc_ln84_1, i6 %select_ln84" [DNN.cpp:84]   --->   Operation 103 'select' 'select_ln84_1' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln84_2 = zext i6 %select_ln84_1" [DNN.cpp:84]   --->   Operation 104 'zext' 'zext_ln84_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%conv2_output_addr_6 = getelementptr i32 %conv2_output, i64 0, i64 %zext_ln84_2" [DNN.cpp:84]   --->   Operation 105 'getelementptr' 'conv2_output_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [2/2] (3.25ns)   --->   "%conv2_output_load_6 = load i6 %conv2_output_addr_6" [DNN.cpp:84]   --->   Operation 106 'load' 'conv2_output_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 113 'ret' 'ret_ln0' <Predicate = (icmp_ln78)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.57>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%p_1_cast = zext i5 %p_1" [DNN.cpp:84]   --->   Operation 107 'zext' 'p_1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [DNN.cpp:76]   --->   Operation 108 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/2] (3.25ns)   --->   "%conv2_output_load_6 = load i6 %conv2_output_addr_6" [DNN.cpp:84]   --->   Operation 109 'load' 'conv2_output_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%pool2_output_0_0_addr = getelementptr i32 %pool2_output_0_0, i64 0, i64 %p_1_cast" [DNN.cpp:90]   --->   Operation 110 'getelementptr' 'pool2_output_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (2.32ns)   --->   "%store_ln90 = store i32 %conv2_output_load_6, i4 %pool2_output_0_0_addr" [DNN.cpp:90]   --->   Operation 111 'store' 'store_ln90' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z12convolution2PA4_fPA3_A3_KfPA2_A2_f.exit"   --->   Operation 112 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv2_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111113333333333]; IO mode=ap_memory:ce=0
Port [ pool2_output_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p                     (alloca           ) [ 010000000]
store_ln0             (store            ) [ 000000000]
br_ln0                (br               ) [ 000000000]
p_1                   (load             ) [ 011111111]
specpipeline_ln0      (specpipeline     ) [ 000000000]
icmp_ln78             (icmp             ) [ 011111110]
empty                 (speclooptripcount) [ 000000000]
add_ln78              (add              ) [ 000000000]
br_ln78               (br               ) [ 000000000]
tmp_s                 (bitconcatenate   ) [ 000000000]
zext_ln81             (zext             ) [ 000000000]
conv2_output_addr     (getelementptr    ) [ 011000000]
or_ln84_6             (or               ) [ 000000000]
tmp_1                 (bitconcatenate   ) [ 000000000]
conv2_output_addr_1   (getelementptr    ) [ 011000000]
or_ln84_7             (or               ) [ 011111000]
tmp_2                 (bitconcatenate   ) [ 000000000]
conv2_output_addr_2   (getelementptr    ) [ 011000000]
or_ln84_8             (or               ) [ 011111110]
tmp_3                 (bitconcatenate   ) [ 000000000]
conv2_output_addr_3   (getelementptr    ) [ 011000000]
store_ln78            (store            ) [ 000000000]
max_value             (load             ) [ 010100000]
conv2_output_load     (load             ) [ 010100000]
bitcast_ln84          (bitcast          ) [ 000000000]
tmp_4                 (partselect       ) [ 000000000]
trunc_ln84_2          (trunc            ) [ 000000000]
bitcast_ln84_1        (bitcast          ) [ 000000000]
tmp_5                 (partselect       ) [ 000000000]
trunc_ln84_3          (trunc            ) [ 000000000]
icmp_ln84             (icmp             ) [ 010100000]
icmp_ln84_1           (icmp             ) [ 010100000]
icmp_ln84_2           (icmp             ) [ 010100000]
icmp_ln84_3           (icmp             ) [ 010100000]
conv2_output_load_1   (load             ) [ 010111000]
conv2_output_load_2   (load             ) [ 010111110]
or_ln84               (or               ) [ 000000000]
or_ln84_1             (or               ) [ 000000000]
and_ln84              (and              ) [ 000000000]
tmp_6                 (fcmp             ) [ 000000000]
and_ln84_1            (and              ) [ 010011000]
tmp_7                 (bitconcatenate   ) [ 000000000]
zext_ln84             (zext             ) [ 000000000]
conv2_output_addr_4   (getelementptr    ) [ 010010000]
conv2_output_load_4   (load             ) [ 010001000]
bitcast_ln84_2        (bitcast          ) [ 000000000]
tmp_8                 (partselect       ) [ 000000000]
trunc_ln84_5          (trunc            ) [ 000000000]
bitcast_ln84_3        (bitcast          ) [ 000000000]
tmp_9                 (partselect       ) [ 000000000]
trunc_ln84_6          (trunc            ) [ 000000000]
icmp_ln84_4           (icmp             ) [ 010001000]
icmp_ln84_5           (icmp             ) [ 010001000]
icmp_ln84_6           (icmp             ) [ 010001000]
icmp_ln84_7           (icmp             ) [ 010001000]
trunc_ln84            (trunc            ) [ 000000000]
trunc_ln84_4          (trunc            ) [ 000000000]
tmp_67_cast           (bitconcatenate   ) [ 000000000]
or_ln84_2             (or               ) [ 000000000]
or_ln84_3             (or               ) [ 000000000]
and_ln84_2            (and              ) [ 000000000]
tmp_10                (fcmp             ) [ 000000000]
and_ln84_3            (and              ) [ 000000000]
select_ln84           (select           ) [ 010000110]
zext_ln84_1           (zext             ) [ 000000000]
conv2_output_addr_5   (getelementptr    ) [ 010000100]
conv2_output_load_5   (load             ) [ 010000010]
bitcast_ln84_4        (bitcast          ) [ 000000000]
tmp_11                (partselect       ) [ 000000000]
trunc_ln84_7          (trunc            ) [ 000000000]
bitcast_ln84_5        (bitcast          ) [ 000000000]
tmp_12                (partselect       ) [ 000000000]
trunc_ln84_8          (trunc            ) [ 000000000]
icmp_ln84_8           (icmp             ) [ 010000010]
icmp_ln84_9           (icmp             ) [ 010000010]
icmp_ln84_10          (icmp             ) [ 010000010]
icmp_ln84_11          (icmp             ) [ 010000010]
trunc_ln84_1          (trunc            ) [ 000000000]
or_ln84_4             (or               ) [ 000000000]
or_ln84_5             (or               ) [ 000000000]
and_ln84_4            (and              ) [ 000000000]
tmp_13                (fcmp             ) [ 000000000]
and_ln84_5            (and              ) [ 000000000]
select_ln84_1         (select           ) [ 000000000]
zext_ln84_2           (zext             ) [ 000000000]
conv2_output_addr_6   (getelementptr    ) [ 010000001]
p_1_cast              (zext             ) [ 000000000]
specloopname_ln76     (specloopname     ) [ 000000000]
conv2_output_load_6   (load             ) [ 000000000]
pool2_output_0_0_addr (getelementptr    ) [ 000000000]
store_ln90            (store            ) [ 000000000]
br_ln0                (br               ) [ 000000000]
ret_ln0               (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv2_output">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_output"/><MemPortTyVec>1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pool2_output_0_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool2_output_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i57.i7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="p_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="conv2_output_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="7" slack="0"/>
<pin id="68" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_output_addr/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="conv2_output_addr_1_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="64" slack="0"/>
<pin id="75" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_output_addr_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="conv2_output_addr_2_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="64" slack="0"/>
<pin id="82" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_output_addr_2/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="conv2_output_addr_3_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="64" slack="0"/>
<pin id="89" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_output_addr_3/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="6" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="0"/>
<pin id="97" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="98" dir="0" index="5" bw="32" slack="0"/>
<pin id="99" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="8" bw="6" slack="0"/>
<pin id="102" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="10" bw="0" slack="0"/>
<pin id="105" dir="0" index="12" bw="6" slack="2147483647"/>
<pin id="106" dir="0" index="13" bw="32" slack="0"/>
<pin id="107" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="16" bw="6" slack="0"/>
<pin id="110" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="18" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="20" bw="6" slack="2147483647"/>
<pin id="114" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="22" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="24" bw="6" slack="2147483647"/>
<pin id="118" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="26" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="32" slack="0"/>
<pin id="100" dir="1" index="7" bw="32" slack="0"/>
<pin id="104" dir="1" index="11" bw="32" slack="0"/>
<pin id="108" dir="1" index="15" bw="32" slack="4"/>
<pin id="112" dir="1" index="19" bw="32" slack="2"/>
<pin id="116" dir="1" index="23" bw="32" slack="0"/>
<pin id="120" dir="1" index="27" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_value/1 conv2_output_load/1 conv2_output_load_1/1 conv2_output_load_2/1 conv2_output_load_4/3 conv2_output_load_5/5 conv2_output_load_6/7 "/>
</bind>
</comp>

<comp id="125" class="1004" name="conv2_output_addr_4_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="7" slack="0"/>
<pin id="129" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_output_addr_4/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="conv2_output_addr_5_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="6" slack="0"/>
<pin id="137" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_output_addr_5/5 "/>
</bind>
</comp>

<comp id="141" class="1004" name="conv2_output_addr_6_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="6" slack="0"/>
<pin id="145" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_output_addr_6/7 "/>
</bind>
</comp>

<comp id="149" class="1004" name="pool2_output_0_0_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="5" slack="0"/>
<pin id="153" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool2_output_0_0_addr/8 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln90_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/8 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="2"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="4"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln0_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="5" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_1_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="0"/>
<pin id="186" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_1/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln78_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="0"/>
<pin id="189" dir="0" index="1" bw="5" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln78_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_s_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="7" slack="0"/>
<pin id="201" dir="0" index="1" bw="5" slack="0"/>
<pin id="202" dir="0" index="2" bw="1" slack="0"/>
<pin id="203" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln81_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="0"/>
<pin id="209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="or_ln84_6_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="0" index="1" bw="7" slack="0"/>
<pin id="215" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln84_6/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="7" slack="0"/>
<pin id="222" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="or_ln84_7_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="0"/>
<pin id="229" dir="0" index="1" bw="7" slack="0"/>
<pin id="230" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln84_7/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="7" slack="0"/>
<pin id="237" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="or_ln84_8_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="0" index="1" bw="7" slack="0"/>
<pin id="245" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln84_8/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_3_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="7" slack="0"/>
<pin id="252" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln78_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="5" slack="0"/>
<pin id="259" dir="0" index="1" bw="5" slack="0"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="bitcast_ln84_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln84/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_4_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="0" index="2" bw="6" slack="0"/>
<pin id="270" dir="0" index="3" bw="6" slack="0"/>
<pin id="271" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="trunc_ln84_2_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84_2/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="bitcast_ln84_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln84_1/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_5_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="0" index="2" bw="6" slack="0"/>
<pin id="288" dir="0" index="3" bw="6" slack="0"/>
<pin id="289" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="trunc_ln84_3_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84_3/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="icmp_ln84_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="0" index="1" bw="8" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="icmp_ln84_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="23" slack="0"/>
<pin id="306" dir="0" index="1" bw="23" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84_1/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="icmp_ln84_2_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="0" index="1" bw="8" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84_2/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="icmp_ln84_3_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="23" slack="0"/>
<pin id="318" dir="0" index="1" bw="23" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84_3/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="or_ln84_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="0" index="1" bw="1" slack="1"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln84/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="or_ln84_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="0" index="1" bw="1" slack="1"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln84_1/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="and_ln84_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln84/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="and_ln84_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln84_1/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_7_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="7" slack="0"/>
<pin id="344" dir="0" index="1" bw="5" slack="2"/>
<pin id="345" dir="0" index="2" bw="1" slack="0"/>
<pin id="346" dir="0" index="3" bw="1" slack="0"/>
<pin id="347" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln84_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="7" slack="0"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="bitcast_ln84_2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="2"/>
<pin id="358" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln84_2/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_8_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="0" index="2" bw="6" slack="0"/>
<pin id="363" dir="0" index="3" bw="6" slack="0"/>
<pin id="364" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="trunc_ln84_5_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84_5/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="bitcast_ln84_3_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln84_3/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_9_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="0"/>
<pin id="380" dir="0" index="2" bw="6" slack="0"/>
<pin id="381" dir="0" index="3" bw="6" slack="0"/>
<pin id="382" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="trunc_ln84_6_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84_6/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="icmp_ln84_4_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="0"/>
<pin id="393" dir="0" index="1" bw="8" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84_4/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="icmp_ln84_5_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="23" slack="0"/>
<pin id="399" dir="0" index="1" bw="23" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84_5/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="icmp_ln84_6_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="0" index="1" bw="8" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84_6/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="icmp_ln84_7_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="23" slack="0"/>
<pin id="411" dir="0" index="1" bw="23" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84_7/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="trunc_ln84_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="7" slack="4"/>
<pin id="417" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="trunc_ln84_4_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="5" slack="4"/>
<pin id="420" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84_4/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_67_cast_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="6" slack="0"/>
<pin id="423" dir="0" index="1" bw="4" slack="0"/>
<pin id="424" dir="0" index="2" bw="1" slack="0"/>
<pin id="425" dir="0" index="3" bw="1" slack="2"/>
<pin id="426" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_67_cast/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="or_ln84_2_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="1"/>
<pin id="432" dir="0" index="1" bw="1" slack="1"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln84_2/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="or_ln84_3_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="1"/>
<pin id="436" dir="0" index="1" bw="1" slack="1"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln84_3/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="and_ln84_2_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln84_2/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="and_ln84_3_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln84_3/5 "/>
</bind>
</comp>

<comp id="450" class="1004" name="select_ln84_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="6" slack="0"/>
<pin id="453" dir="0" index="2" bw="6" slack="0"/>
<pin id="454" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln84/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln84_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="6" slack="0"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_1/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="bitcast_ln84_4_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="4"/>
<pin id="465" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln84_4/6 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_11_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="0"/>
<pin id="469" dir="0" index="2" bw="6" slack="0"/>
<pin id="470" dir="0" index="3" bw="6" slack="0"/>
<pin id="471" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="476" class="1004" name="trunc_ln84_7_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84_7/6 "/>
</bind>
</comp>

<comp id="480" class="1004" name="bitcast_ln84_5_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln84_5/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_12_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="0" index="1" bw="32" slack="0"/>
<pin id="487" dir="0" index="2" bw="6" slack="0"/>
<pin id="488" dir="0" index="3" bw="6" slack="0"/>
<pin id="489" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="494" class="1004" name="trunc_ln84_8_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84_8/6 "/>
</bind>
</comp>

<comp id="498" class="1004" name="icmp_ln84_8_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="0"/>
<pin id="500" dir="0" index="1" bw="8" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84_8/6 "/>
</bind>
</comp>

<comp id="504" class="1004" name="icmp_ln84_9_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="23" slack="0"/>
<pin id="506" dir="0" index="1" bw="23" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84_9/6 "/>
</bind>
</comp>

<comp id="510" class="1004" name="icmp_ln84_10_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="0"/>
<pin id="512" dir="0" index="1" bw="8" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84_10/6 "/>
</bind>
</comp>

<comp id="516" class="1004" name="icmp_ln84_11_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="23" slack="0"/>
<pin id="518" dir="0" index="1" bw="23" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84_11/6 "/>
</bind>
</comp>

<comp id="522" class="1004" name="trunc_ln84_1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="7" slack="6"/>
<pin id="524" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84_1/7 "/>
</bind>
</comp>

<comp id="525" class="1004" name="or_ln84_4_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="1"/>
<pin id="527" dir="0" index="1" bw="1" slack="1"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln84_4/7 "/>
</bind>
</comp>

<comp id="529" class="1004" name="or_ln84_5_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="1"/>
<pin id="531" dir="0" index="1" bw="1" slack="1"/>
<pin id="532" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln84_5/7 "/>
</bind>
</comp>

<comp id="533" class="1004" name="and_ln84_4_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln84_4/7 "/>
</bind>
</comp>

<comp id="539" class="1004" name="and_ln84_5_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln84_5/7 "/>
</bind>
</comp>

<comp id="545" class="1004" name="select_ln84_1_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="6" slack="0"/>
<pin id="548" dir="0" index="2" bw="6" slack="2"/>
<pin id="549" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln84_1/7 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln84_2_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="6" slack="0"/>
<pin id="554" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_2/7 "/>
</bind>
</comp>

<comp id="557" class="1004" name="p_1_cast_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="5" slack="7"/>
<pin id="559" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_1_cast/8 "/>
</bind>
</comp>

<comp id="561" class="1005" name="p_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="5" slack="0"/>
<pin id="563" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

<comp id="568" class="1005" name="p_1_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="5" slack="2"/>
<pin id="570" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="575" class="1005" name="icmp_ln78_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="6"/>
<pin id="577" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln78 "/>
</bind>
</comp>

<comp id="579" class="1005" name="conv2_output_addr_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="6" slack="1"/>
<pin id="581" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv2_output_addr "/>
</bind>
</comp>

<comp id="584" class="1005" name="conv2_output_addr_1_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="6" slack="1"/>
<pin id="586" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv2_output_addr_1 "/>
</bind>
</comp>

<comp id="589" class="1005" name="or_ln84_7_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="7" slack="4"/>
<pin id="591" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="or_ln84_7 "/>
</bind>
</comp>

<comp id="594" class="1005" name="conv2_output_addr_2_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="6" slack="1"/>
<pin id="596" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv2_output_addr_2 "/>
</bind>
</comp>

<comp id="599" class="1005" name="or_ln84_8_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="7" slack="6"/>
<pin id="601" dir="1" index="1" bw="7" slack="6"/>
</pin_list>
<bind>
<opset="or_ln84_8 "/>
</bind>
</comp>

<comp id="604" class="1005" name="conv2_output_addr_3_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="6" slack="1"/>
<pin id="606" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv2_output_addr_3 "/>
</bind>
</comp>

<comp id="609" class="1005" name="max_value_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="1"/>
<pin id="611" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_value "/>
</bind>
</comp>

<comp id="614" class="1005" name="conv2_output_load_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="1"/>
<pin id="616" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv2_output_load "/>
</bind>
</comp>

<comp id="619" class="1005" name="icmp_ln84_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="1"/>
<pin id="621" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln84 "/>
</bind>
</comp>

<comp id="624" class="1005" name="icmp_ln84_1_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="1"/>
<pin id="626" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln84_1 "/>
</bind>
</comp>

<comp id="629" class="1005" name="icmp_ln84_2_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="1"/>
<pin id="631" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln84_2 "/>
</bind>
</comp>

<comp id="634" class="1005" name="icmp_ln84_3_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="1"/>
<pin id="636" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln84_3 "/>
</bind>
</comp>

<comp id="639" class="1005" name="conv2_output_load_1_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="2"/>
<pin id="641" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv2_output_load_1 "/>
</bind>
</comp>

<comp id="645" class="1005" name="conv2_output_load_2_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="4"/>
<pin id="647" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="conv2_output_load_2 "/>
</bind>
</comp>

<comp id="651" class="1005" name="and_ln84_1_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="2"/>
<pin id="653" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln84_1 "/>
</bind>
</comp>

<comp id="656" class="1005" name="conv2_output_addr_4_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="6" slack="1"/>
<pin id="658" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv2_output_addr_4 "/>
</bind>
</comp>

<comp id="661" class="1005" name="conv2_output_load_4_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="1"/>
<pin id="663" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv2_output_load_4 "/>
</bind>
</comp>

<comp id="666" class="1005" name="icmp_ln84_4_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="1"/>
<pin id="668" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln84_4 "/>
</bind>
</comp>

<comp id="671" class="1005" name="icmp_ln84_5_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="1"/>
<pin id="673" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln84_5 "/>
</bind>
</comp>

<comp id="676" class="1005" name="icmp_ln84_6_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="1"/>
<pin id="678" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln84_6 "/>
</bind>
</comp>

<comp id="681" class="1005" name="icmp_ln84_7_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="1"/>
<pin id="683" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln84_7 "/>
</bind>
</comp>

<comp id="686" class="1005" name="select_ln84_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="6" slack="2"/>
<pin id="688" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="select_ln84 "/>
</bind>
</comp>

<comp id="691" class="1005" name="conv2_output_addr_5_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="6" slack="1"/>
<pin id="693" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv2_output_addr_5 "/>
</bind>
</comp>

<comp id="696" class="1005" name="conv2_output_load_5_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="1"/>
<pin id="698" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv2_output_load_5 "/>
</bind>
</comp>

<comp id="701" class="1005" name="icmp_ln84_8_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="1"/>
<pin id="703" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln84_8 "/>
</bind>
</comp>

<comp id="706" class="1005" name="icmp_ln84_9_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="1"/>
<pin id="708" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln84_9 "/>
</bind>
</comp>

<comp id="711" class="1005" name="icmp_ln84_10_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="1"/>
<pin id="713" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln84_10 "/>
</bind>
</comp>

<comp id="716" class="1005" name="icmp_ln84_11_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="1"/>
<pin id="718" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln84_11 "/>
</bind>
</comp>

<comp id="721" class="1005" name="conv2_output_addr_6_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="6" slack="1"/>
<pin id="723" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv2_output_addr_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="28" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="28" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="28" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="121"><net_src comp="64" pin="3"/><net_sink comp="92" pin=16"/></net>

<net id="122"><net_src comp="71" pin="3"/><net_sink comp="92" pin=13"/></net>

<net id="123"><net_src comp="78" pin="3"/><net_sink comp="92" pin=10"/></net>

<net id="124"><net_src comp="85" pin="3"/><net_sink comp="92" pin=8"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="125" pin="3"/><net_sink comp="92" pin=5"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="133" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="146"><net_src comp="0" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="28" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="141" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="92" pin="3"/><net_sink comp="156" pin=1"/></net>

<net id="162"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="92" pin="23"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="92" pin="27"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="92" pin="11"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="92" pin="7"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="191"><net_src comp="184" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="16" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="184" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="22" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="24" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="184" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="210"><net_src comp="199" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="216"><net_src comp="199" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="30" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="32" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="34" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="212" pin="2"/><net_sink comp="218" pin=2"/></net>

<net id="226"><net_src comp="218" pin="3"/><net_sink comp="71" pin=2"/></net>

<net id="231"><net_src comp="199" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="36" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="32" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="34" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="227" pin="2"/><net_sink comp="233" pin=2"/></net>

<net id="241"><net_src comp="233" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="246"><net_src comp="199" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="38" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="32" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="34" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="242" pin="2"/><net_sink comp="248" pin=2"/></net>

<net id="256"><net_src comp="248" pin="3"/><net_sink comp="85" pin=2"/></net>

<net id="261"><net_src comp="193" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="92" pin="23"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="40" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="262" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="42" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="275"><net_src comp="44" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="279"><net_src comp="262" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="92" pin="27"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="40" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="280" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="42" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="293"><net_src comp="44" pin="0"/><net_sink comp="284" pin=3"/></net>

<net id="297"><net_src comp="280" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="266" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="46" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="276" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="48" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="284" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="46" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="294" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="48" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="334"><net_src comp="322" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="326" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="330" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="163" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="50" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="52" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="350"><net_src comp="336" pin="2"/><net_sink comp="342" pin=3"/></net>

<net id="354"><net_src comp="342" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="365"><net_src comp="40" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="356" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="367"><net_src comp="42" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="368"><net_src comp="44" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="372"><net_src comp="356" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="92" pin="11"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="40" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="373" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="385"><net_src comp="42" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="386"><net_src comp="44" pin="0"/><net_sink comp="377" pin=3"/></net>

<net id="390"><net_src comp="373" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="359" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="46" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="369" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="48" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="377" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="46" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="387" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="48" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="427"><net_src comp="54" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="418" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="52" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="442"><net_src comp="430" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="434" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="438" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="169" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="455"><net_src comp="444" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="415" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="421" pin="4"/><net_sink comp="450" pin=2"/></net>

<net id="461"><net_src comp="450" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="472"><net_src comp="40" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="463" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="474"><net_src comp="42" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="475"><net_src comp="44" pin="0"/><net_sink comp="466" pin=3"/></net>

<net id="479"><net_src comp="463" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="92" pin="7"/><net_sink comp="480" pin=0"/></net>

<net id="490"><net_src comp="40" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="480" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="492"><net_src comp="42" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="493"><net_src comp="44" pin="0"/><net_sink comp="484" pin=3"/></net>

<net id="497"><net_src comp="480" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="466" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="46" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="476" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="48" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="484" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="46" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="494" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="48" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="537"><net_src comp="525" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="529" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="533" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="174" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="550"><net_src comp="539" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="522" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="545" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="560"><net_src comp="557" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="564"><net_src comp="60" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="566"><net_src comp="561" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="567"><net_src comp="561" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="571"><net_src comp="184" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="574"><net_src comp="568" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="578"><net_src comp="187" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="64" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="92" pin=16"/></net>

<net id="587"><net_src comp="71" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="92" pin=13"/></net>

<net id="592"><net_src comp="227" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="597"><net_src comp="78" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="92" pin=10"/></net>

<net id="602"><net_src comp="242" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="607"><net_src comp="85" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="92" pin=8"/></net>

<net id="612"><net_src comp="92" pin="27"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="617"><net_src comp="92" pin="23"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="622"><net_src comp="298" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="627"><net_src comp="304" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="632"><net_src comp="310" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="637"><net_src comp="316" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="642"><net_src comp="92" pin="19"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="648"><net_src comp="92" pin="15"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="654"><net_src comp="336" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="421" pin=3"/></net>

<net id="659"><net_src comp="125" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="92" pin=5"/></net>

<net id="664"><net_src comp="92" pin="11"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="669"><net_src comp="391" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="674"><net_src comp="397" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="679"><net_src comp="403" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="684"><net_src comp="409" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="689"><net_src comp="450" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="545" pin=2"/></net>

<net id="694"><net_src comp="133" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="699"><net_src comp="92" pin="7"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="704"><net_src comp="498" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="709"><net_src comp="504" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="714"><net_src comp="510" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="719"><net_src comp="516" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="724"><net_src comp="141" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="92" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pool2_output_0_0 | {8 }
 - Input state : 
	Port: DNN_Pipeline_VITIS_LOOP_78_1 : conv2_output | {1 2 3 4 5 6 7 8 }
  - Chain level:
	State 1
		store_ln0 : 1
		p_1 : 1
		icmp_ln78 : 2
		add_ln78 : 2
		br_ln78 : 3
		tmp_s : 2
		zext_ln81 : 3
		conv2_output_addr : 4
		or_ln84_6 : 3
		tmp_1 : 3
		conv2_output_addr_1 : 4
		or_ln84_7 : 3
		tmp_2 : 3
		conv2_output_addr_2 : 4
		or_ln84_8 : 3
		tmp_3 : 3
		conv2_output_addr_3 : 4
		max_value : 5
		conv2_output_load : 5
		conv2_output_load_1 : 5
		conv2_output_load_2 : 5
		store_ln78 : 3
	State 2
		bitcast_ln84 : 1
		tmp_4 : 2
		trunc_ln84_2 : 2
		bitcast_ln84_1 : 1
		tmp_5 : 2
		trunc_ln84_3 : 2
		icmp_ln84 : 3
		icmp_ln84_1 : 3
		icmp_ln84_2 : 3
		icmp_ln84_3 : 3
		tmp_6 : 1
	State 3
		zext_ln84 : 1
		conv2_output_addr_4 : 2
		conv2_output_load_4 : 3
	State 4
		tmp_8 : 1
		trunc_ln84_5 : 1
		bitcast_ln84_3 : 1
		tmp_9 : 2
		trunc_ln84_6 : 2
		icmp_ln84_4 : 2
		icmp_ln84_5 : 2
		icmp_ln84_6 : 3
		icmp_ln84_7 : 3
		tmp_10 : 1
	State 5
		tmp_67_cast : 1
		zext_ln84_1 : 1
		conv2_output_addr_5 : 2
		conv2_output_load_5 : 3
	State 6
		tmp_11 : 1
		trunc_ln84_7 : 1
		bitcast_ln84_5 : 1
		tmp_12 : 2
		trunc_ln84_8 : 2
		icmp_ln84_8 : 2
		icmp_ln84_9 : 2
		icmp_ln84_10 : 3
		icmp_ln84_11 : 3
		tmp_13 : 1
	State 7
		zext_ln84_2 : 1
		conv2_output_addr_6 : 2
		conv2_output_load_6 : 3
	State 8
		pool2_output_0_0_addr : 1
		store_ln90 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   icmp_ln78_fu_187   |    0    |    9    |
|          |   icmp_ln84_fu_298   |    0    |    11   |
|          |  icmp_ln84_1_fu_304  |    0    |    15   |
|          |  icmp_ln84_2_fu_310  |    0    |    11   |
|          |  icmp_ln84_3_fu_316  |    0    |    15   |
|          |  icmp_ln84_4_fu_391  |    0    |    11   |
|   icmp   |  icmp_ln84_5_fu_397  |    0    |    15   |
|          |  icmp_ln84_6_fu_403  |    0    |    11   |
|          |  icmp_ln84_7_fu_409  |    0    |    15   |
|          |  icmp_ln84_8_fu_498  |    0    |    11   |
|          |  icmp_ln84_9_fu_504  |    0    |    15   |
|          |  icmp_ln84_10_fu_510 |    0    |    11   |
|          |  icmp_ln84_11_fu_516 |    0    |    15   |
|----------|----------------------|---------|---------|
|    add   |    add_ln78_fu_193   |    0    |    13   |
|----------|----------------------|---------|---------|
|          |   or_ln84_6_fu_212   |    0    |    0    |
|          |   or_ln84_7_fu_227   |    0    |    0    |
|          |   or_ln84_8_fu_242   |    0    |    0    |
|          |    or_ln84_fu_322    |    0    |    2    |
|    or    |   or_ln84_1_fu_326   |    0    |    2    |
|          |   or_ln84_2_fu_430   |    0    |    2    |
|          |   or_ln84_3_fu_434   |    0    |    2    |
|          |   or_ln84_4_fu_525   |    0    |    2    |
|          |   or_ln84_5_fu_529   |    0    |    2    |
|----------|----------------------|---------|---------|
|          |    and_ln84_fu_330   |    0    |    2    |
|          |   and_ln84_1_fu_336  |    0    |    2    |
|    and   |   and_ln84_2_fu_438  |    0    |    2    |
|          |   and_ln84_3_fu_444  |    0    |    2    |
|          |   and_ln84_4_fu_533  |    0    |    2    |
|          |   and_ln84_5_fu_539  |    0    |    2    |
|----------|----------------------|---------|---------|
|  select  |  select_ln84_fu_450  |    0    |    6    |
|          | select_ln84_1_fu_545 |    0    |    6    |
|----------|----------------------|---------|---------|
|          |      grp_fu_163      |    0    |    0    |
|   fcmp   |      grp_fu_169      |    0    |    0    |
|          |      grp_fu_174      |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     tmp_s_fu_199     |    0    |    0    |
|          |     tmp_1_fu_218     |    0    |    0    |
|bitconcatenate|     tmp_2_fu_233     |    0    |    0    |
|          |     tmp_3_fu_248     |    0    |    0    |
|          |     tmp_7_fu_342     |    0    |    0    |
|          |  tmp_67_cast_fu_421  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln81_fu_207   |    0    |    0    |
|          |   zext_ln84_fu_351   |    0    |    0    |
|   zext   |  zext_ln84_1_fu_458  |    0    |    0    |
|          |  zext_ln84_2_fu_552  |    0    |    0    |
|          |    p_1_cast_fu_557   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     tmp_4_fu_266     |    0    |    0    |
|          |     tmp_5_fu_284     |    0    |    0    |
|partselect|     tmp_8_fu_359     |    0    |    0    |
|          |     tmp_9_fu_377     |    0    |    0    |
|          |     tmp_11_fu_466    |    0    |    0    |
|          |     tmp_12_fu_484    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  trunc_ln84_2_fu_276 |    0    |    0    |
|          |  trunc_ln84_3_fu_294 |    0    |    0    |
|          |  trunc_ln84_5_fu_369 |    0    |    0    |
|          |  trunc_ln84_6_fu_387 |    0    |    0    |
|   trunc  |   trunc_ln84_fu_415  |    0    |    0    |
|          |  trunc_ln84_4_fu_418 |    0    |    0    |
|          |  trunc_ln84_7_fu_476 |    0    |    0    |
|          |  trunc_ln84_8_fu_494 |    0    |    0    |
|          |  trunc_ln84_1_fu_522 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   214   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     and_ln84_1_reg_651    |    1   |
|conv2_output_addr_1_reg_584|    6   |
|conv2_output_addr_2_reg_594|    6   |
|conv2_output_addr_3_reg_604|    6   |
|conv2_output_addr_4_reg_656|    6   |
|conv2_output_addr_5_reg_691|    6   |
|conv2_output_addr_6_reg_721|    6   |
| conv2_output_addr_reg_579 |    6   |
|conv2_output_load_1_reg_639|   32   |
|conv2_output_load_2_reg_645|   32   |
|conv2_output_load_4_reg_661|   32   |
|conv2_output_load_5_reg_696|   32   |
| conv2_output_load_reg_614 |   32   |
|     icmp_ln78_reg_575     |    1   |
|    icmp_ln84_10_reg_711   |    1   |
|    icmp_ln84_11_reg_716   |    1   |
|    icmp_ln84_1_reg_624    |    1   |
|    icmp_ln84_2_reg_629    |    1   |
|    icmp_ln84_3_reg_634    |    1   |
|    icmp_ln84_4_reg_666    |    1   |
|    icmp_ln84_5_reg_671    |    1   |
|    icmp_ln84_6_reg_676    |    1   |
|    icmp_ln84_7_reg_681    |    1   |
|    icmp_ln84_8_reg_701    |    1   |
|    icmp_ln84_9_reg_706    |    1   |
|     icmp_ln84_reg_619     |    1   |
|     max_value_reg_609     |   32   |
|     or_ln84_7_reg_589     |    7   |
|     or_ln84_8_reg_599     |    7   |
|        p_1_reg_568        |    5   |
|         p_reg_561         |    5   |
|    select_ln84_reg_686    |    6   |
+---------------------------+--------+
|           Total           |   278  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_92 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_92 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_92 |  p5  |   2  |  32  |   64   ||    9    |
| grp_access_fu_92 |  p8  |   2  |   6  |   12   ||    9    |
| grp_access_fu_92 |  p10 |   2  |   0  |    0   ||    9    |
| grp_access_fu_92 |  p13 |   2  |  32  |   64   ||    9    |
| grp_access_fu_92 |  p16 |   2  |   6  |   12   ||    9    |
|    grp_fu_163    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_163    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_169    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_174    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   420  ||  17.468 ||    99   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   214  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   17   |    -   |   99   |
|  Register |    -   |   278  |    -   |
+-----------+--------+--------+--------+
|   Total   |   17   |   278  |   313  |
+-----------+--------+--------+--------+
