$comment
	File created using the following command:
		vcd file mejia_data_mem_Nov6.msim.vcd -direction
$end
$date
	Sun Nov 29 17:58:01 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module mejia_data_mem_nov6_vhd_vec_tst $end
$var wire 1 ! address [3] $end
$var wire 1 " address [2] $end
$var wire 1 # address [1] $end
$var wire 1 $ address [0] $end
$var wire 1 % clock $end
$var wire 1 & data [31] $end
$var wire 1 ' data [30] $end
$var wire 1 ( data [29] $end
$var wire 1 ) data [28] $end
$var wire 1 * data [27] $end
$var wire 1 + data [26] $end
$var wire 1 , data [25] $end
$var wire 1 - data [24] $end
$var wire 1 . data [23] $end
$var wire 1 / data [22] $end
$var wire 1 0 data [21] $end
$var wire 1 1 data [20] $end
$var wire 1 2 data [19] $end
$var wire 1 3 data [18] $end
$var wire 1 4 data [17] $end
$var wire 1 5 data [16] $end
$var wire 1 6 data [15] $end
$var wire 1 7 data [14] $end
$var wire 1 8 data [13] $end
$var wire 1 9 data [12] $end
$var wire 1 : data [11] $end
$var wire 1 ; data [10] $end
$var wire 1 < data [9] $end
$var wire 1 = data [8] $end
$var wire 1 > data [7] $end
$var wire 1 ? data [6] $end
$var wire 1 @ data [5] $end
$var wire 1 A data [4] $end
$var wire 1 B data [3] $end
$var wire 1 C data [2] $end
$var wire 1 D data [1] $end
$var wire 1 E data [0] $end
$var wire 1 F q [31] $end
$var wire 1 G q [30] $end
$var wire 1 H q [29] $end
$var wire 1 I q [28] $end
$var wire 1 J q [27] $end
$var wire 1 K q [26] $end
$var wire 1 L q [25] $end
$var wire 1 M q [24] $end
$var wire 1 N q [23] $end
$var wire 1 O q [22] $end
$var wire 1 P q [21] $end
$var wire 1 Q q [20] $end
$var wire 1 R q [19] $end
$var wire 1 S q [18] $end
$var wire 1 T q [17] $end
$var wire 1 U q [16] $end
$var wire 1 V q [15] $end
$var wire 1 W q [14] $end
$var wire 1 X q [13] $end
$var wire 1 Y q [12] $end
$var wire 1 Z q [11] $end
$var wire 1 [ q [10] $end
$var wire 1 \ q [9] $end
$var wire 1 ] q [8] $end
$var wire 1 ^ q [7] $end
$var wire 1 _ q [6] $end
$var wire 1 ` q [5] $end
$var wire 1 a q [4] $end
$var wire 1 b q [3] $end
$var wire 1 c q [2] $end
$var wire 1 d q [1] $end
$var wire 1 e q [0] $end
$var wire 1 f wren $end

$scope module i1 $end
$var wire 1 g gnd $end
$var wire 1 h vcc $end
$var wire 1 i unknown $end
$var wire 1 j devoe $end
$var wire 1 k devclrn $end
$var wire 1 l devpor $end
$var wire 1 m ww_devoe $end
$var wire 1 n ww_devclrn $end
$var wire 1 o ww_devpor $end
$var wire 1 p ww_address [3] $end
$var wire 1 q ww_address [2] $end
$var wire 1 r ww_address [1] $end
$var wire 1 s ww_address [0] $end
$var wire 1 t ww_clock $end
$var wire 1 u ww_data [31] $end
$var wire 1 v ww_data [30] $end
$var wire 1 w ww_data [29] $end
$var wire 1 x ww_data [28] $end
$var wire 1 y ww_data [27] $end
$var wire 1 z ww_data [26] $end
$var wire 1 { ww_data [25] $end
$var wire 1 | ww_data [24] $end
$var wire 1 } ww_data [23] $end
$var wire 1 ~ ww_data [22] $end
$var wire 1 !! ww_data [21] $end
$var wire 1 "! ww_data [20] $end
$var wire 1 #! ww_data [19] $end
$var wire 1 $! ww_data [18] $end
$var wire 1 %! ww_data [17] $end
$var wire 1 &! ww_data [16] $end
$var wire 1 '! ww_data [15] $end
$var wire 1 (! ww_data [14] $end
$var wire 1 )! ww_data [13] $end
$var wire 1 *! ww_data [12] $end
$var wire 1 +! ww_data [11] $end
$var wire 1 ,! ww_data [10] $end
$var wire 1 -! ww_data [9] $end
$var wire 1 .! ww_data [8] $end
$var wire 1 /! ww_data [7] $end
$var wire 1 0! ww_data [6] $end
$var wire 1 1! ww_data [5] $end
$var wire 1 2! ww_data [4] $end
$var wire 1 3! ww_data [3] $end
$var wire 1 4! ww_data [2] $end
$var wire 1 5! ww_data [1] $end
$var wire 1 6! ww_data [0] $end
$var wire 1 7! ww_wren $end
$var wire 1 8! ww_q [31] $end
$var wire 1 9! ww_q [30] $end
$var wire 1 :! ww_q [29] $end
$var wire 1 ;! ww_q [28] $end
$var wire 1 <! ww_q [27] $end
$var wire 1 =! ww_q [26] $end
$var wire 1 >! ww_q [25] $end
$var wire 1 ?! ww_q [24] $end
$var wire 1 @! ww_q [23] $end
$var wire 1 A! ww_q [22] $end
$var wire 1 B! ww_q [21] $end
$var wire 1 C! ww_q [20] $end
$var wire 1 D! ww_q [19] $end
$var wire 1 E! ww_q [18] $end
$var wire 1 F! ww_q [17] $end
$var wire 1 G! ww_q [16] $end
$var wire 1 H! ww_q [15] $end
$var wire 1 I! ww_q [14] $end
$var wire 1 J! ww_q [13] $end
$var wire 1 K! ww_q [12] $end
$var wire 1 L! ww_q [11] $end
$var wire 1 M! ww_q [10] $end
$var wire 1 N! ww_q [9] $end
$var wire 1 O! ww_q [8] $end
$var wire 1 P! ww_q [7] $end
$var wire 1 Q! ww_q [6] $end
$var wire 1 R! ww_q [5] $end
$var wire 1 S! ww_q [4] $end
$var wire 1 T! ww_q [3] $end
$var wire 1 U! ww_q [2] $end
$var wire 1 V! ww_q [1] $end
$var wire 1 W! ww_q [0] $end
$var wire 1 X! \altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 Y! \altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 Z! \altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 [! \altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 \! \altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 ]! \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [0] $end
$var wire 1 ^! \altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ [0] $end
$var wire 1 _! \altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [3] $end
$var wire 1 `! \altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [2] $end
$var wire 1 a! \altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [1] $end
$var wire 1 b! \altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [0] $end
$var wire 1 c! \altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ [0] $end
$var wire 1 d! \altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ [0] $end
$var wire 1 e! \altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [3] $end
$var wire 1 f! \altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [2] $end
$var wire 1 g! \altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [1] $end
$var wire 1 h! \altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [0] $end
$var wire 1 i! \altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ [0] $end
$var wire 1 j! \altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ [0] $end
$var wire 1 k! \altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ [3] $end
$var wire 1 l! \altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ [2] $end
$var wire 1 m! \altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ [1] $end
$var wire 1 n! \altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ [0] $end
$var wire 1 o! \altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ [0] $end
$var wire 1 p! \altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ [0] $end
$var wire 1 q! \altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ [3] $end
$var wire 1 r! \altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ [2] $end
$var wire 1 s! \altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ [1] $end
$var wire 1 t! \altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ [0] $end
$var wire 1 u! \altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [0] $end
$var wire 1 v! \altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ [0] $end
$var wire 1 w! \altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ [3] $end
$var wire 1 x! \altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ [2] $end
$var wire 1 y! \altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ [1] $end
$var wire 1 z! \altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ [0] $end
$var wire 1 {! \altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ [0] $end
$var wire 1 |! \altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ [0] $end
$var wire 1 }! \altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [3] $end
$var wire 1 ~! \altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [2] $end
$var wire 1 !" \altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [1] $end
$var wire 1 "" \altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [0] $end
$var wire 1 #" \altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ [0] $end
$var wire 1 $" \altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ [0] $end
$var wire 1 %" \altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ [3] $end
$var wire 1 &" \altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ [2] $end
$var wire 1 '" \altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ [1] $end
$var wire 1 (" \altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ [0] $end
$var wire 1 )" \altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ [0] $end
$var wire 1 *" \altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ [0] $end
$var wire 1 +" \altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ [3] $end
$var wire 1 ," \altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ [2] $end
$var wire 1 -" \altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ [1] $end
$var wire 1 ." \altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ [0] $end
$var wire 1 /" \altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ [0] $end
$var wire 1 0" \altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ [0] $end
$var wire 1 1" \altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ [3] $end
$var wire 1 2" \altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ [2] $end
$var wire 1 3" \altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ [1] $end
$var wire 1 4" \altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ [0] $end
$var wire 1 5" \altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ [0] $end
$var wire 1 6" \altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ [0] $end
$var wire 1 7" \altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ [3] $end
$var wire 1 8" \altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ [2] $end
$var wire 1 9" \altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ [1] $end
$var wire 1 :" \altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ [0] $end
$var wire 1 ;" \altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ [0] $end
$var wire 1 <" \altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ [0] $end
$var wire 1 =" \altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ [3] $end
$var wire 1 >" \altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ [2] $end
$var wire 1 ?" \altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ [1] $end
$var wire 1 @" \altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ [0] $end
$var wire 1 A" \altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ [0] $end
$var wire 1 B" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ [0] $end
$var wire 1 C" \altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ [3] $end
$var wire 1 D" \altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ [2] $end
$var wire 1 E" \altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ [1] $end
$var wire 1 F" \altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ [0] $end
$var wire 1 G" \altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ [0] $end
$var wire 1 H" \altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ [0] $end
$var wire 1 I" \altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ [3] $end
$var wire 1 J" \altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ [2] $end
$var wire 1 K" \altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ [1] $end
$var wire 1 L" \altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ [0] $end
$var wire 1 M" \altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ [0] $end
$var wire 1 N" \altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ [0] $end
$var wire 1 O" \altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ [3] $end
$var wire 1 P" \altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ [2] $end
$var wire 1 Q" \altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ [1] $end
$var wire 1 R" \altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ [0] $end
$var wire 1 S" \altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ [0] $end
$var wire 1 T" \altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ [0] $end
$var wire 1 U" \altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ [3] $end
$var wire 1 V" \altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ [2] $end
$var wire 1 W" \altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ [1] $end
$var wire 1 X" \altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ [0] $end
$var wire 1 Y" \altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ [0] $end
$var wire 1 Z" \altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ [0] $end
$var wire 1 [" \altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ [3] $end
$var wire 1 \" \altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ [2] $end
$var wire 1 ]" \altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ [1] $end
$var wire 1 ^" \altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ [0] $end
$var wire 1 _" \altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ [0] $end
$var wire 1 `" \altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ [0] $end
$var wire 1 a" \altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ [3] $end
$var wire 1 b" \altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ [2] $end
$var wire 1 c" \altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ [1] $end
$var wire 1 d" \altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ [0] $end
$var wire 1 e" \altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ [0] $end
$var wire 1 f" \altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ [0] $end
$var wire 1 g" \altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ [3] $end
$var wire 1 h" \altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ [2] $end
$var wire 1 i" \altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ [1] $end
$var wire 1 j" \altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ [0] $end
$var wire 1 k" \altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ [0] $end
$var wire 1 l" \altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ [0] $end
$var wire 1 m" \altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ [3] $end
$var wire 1 n" \altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ [2] $end
$var wire 1 o" \altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ [1] $end
$var wire 1 p" \altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ [0] $end
$var wire 1 q" \altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ [0] $end
$var wire 1 r" \altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ [0] $end
$var wire 1 s" \altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ [3] $end
$var wire 1 t" \altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ [2] $end
$var wire 1 u" \altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ [1] $end
$var wire 1 v" \altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ [0] $end
$var wire 1 w" \altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ [0] $end
$var wire 1 x" \altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ [0] $end
$var wire 1 y" \altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ [3] $end
$var wire 1 z" \altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ [2] $end
$var wire 1 {" \altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ [1] $end
$var wire 1 |" \altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ [0] $end
$var wire 1 }" \altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ [0] $end
$var wire 1 ~" \altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ [0] $end
$var wire 1 !# \altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ [3] $end
$var wire 1 "# \altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ [2] $end
$var wire 1 ## \altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ [1] $end
$var wire 1 $# \altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ [0] $end
$var wire 1 %# \altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ [0] $end
$var wire 1 &# \altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ [0] $end
$var wire 1 '# \altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ [3] $end
$var wire 1 (# \altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ [2] $end
$var wire 1 )# \altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ [1] $end
$var wire 1 *# \altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ [0] $end
$var wire 1 +# \altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ [0] $end
$var wire 1 ,# \altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ [0] $end
$var wire 1 -# \altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ [3] $end
$var wire 1 .# \altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ [2] $end
$var wire 1 /# \altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ [1] $end
$var wire 1 0# \altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ [0] $end
$var wire 1 1# \altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ [0] $end
$var wire 1 2# \altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ [0] $end
$var wire 1 3# \altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ [3] $end
$var wire 1 4# \altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ [2] $end
$var wire 1 5# \altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ [1] $end
$var wire 1 6# \altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ [0] $end
$var wire 1 7# \altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ [0] $end
$var wire 1 8# \altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ [0] $end
$var wire 1 9# \altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ [3] $end
$var wire 1 :# \altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ [2] $end
$var wire 1 ;# \altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ [1] $end
$var wire 1 <# \altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ [0] $end
$var wire 1 =# \altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ [0] $end
$var wire 1 ># \altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ [0] $end
$var wire 1 ?# \altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ [3] $end
$var wire 1 @# \altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ [2] $end
$var wire 1 A# \altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ [1] $end
$var wire 1 B# \altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ [0] $end
$var wire 1 C# \altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ [0] $end
$var wire 1 D# \altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ [0] $end
$var wire 1 E# \altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ [3] $end
$var wire 1 F# \altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ [2] $end
$var wire 1 G# \altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ [1] $end
$var wire 1 H# \altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ [0] $end
$var wire 1 I# \altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ [0] $end
$var wire 1 J# \altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ [0] $end
$var wire 1 K# \altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ [3] $end
$var wire 1 L# \altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ [2] $end
$var wire 1 M# \altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ [1] $end
$var wire 1 N# \altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ [0] $end
$var wire 1 O# \altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\ [0] $end
$var wire 1 P# \altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ [0] $end
$var wire 1 Q# \altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ [3] $end
$var wire 1 R# \altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ [2] $end
$var wire 1 S# \altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ [1] $end
$var wire 1 T# \altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ [0] $end
$var wire 1 U# \altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ [0] $end
$var wire 1 V# \altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ [0] $end
$var wire 1 W# \altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ [3] $end
$var wire 1 X# \altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ [2] $end
$var wire 1 Y# \altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ [1] $end
$var wire 1 Z# \altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ [0] $end
$var wire 1 [# \altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\ [0] $end
$var wire 1 \# \q[0]~output_o\ $end
$var wire 1 ]# \q[1]~output_o\ $end
$var wire 1 ^# \q[2]~output_o\ $end
$var wire 1 _# \q[3]~output_o\ $end
$var wire 1 `# \q[4]~output_o\ $end
$var wire 1 a# \q[5]~output_o\ $end
$var wire 1 b# \q[6]~output_o\ $end
$var wire 1 c# \q[7]~output_o\ $end
$var wire 1 d# \q[8]~output_o\ $end
$var wire 1 e# \q[9]~output_o\ $end
$var wire 1 f# \q[10]~output_o\ $end
$var wire 1 g# \q[11]~output_o\ $end
$var wire 1 h# \q[12]~output_o\ $end
$var wire 1 i# \q[13]~output_o\ $end
$var wire 1 j# \q[14]~output_o\ $end
$var wire 1 k# \q[15]~output_o\ $end
$var wire 1 l# \q[16]~output_o\ $end
$var wire 1 m# \q[17]~output_o\ $end
$var wire 1 n# \q[18]~output_o\ $end
$var wire 1 o# \q[19]~output_o\ $end
$var wire 1 p# \q[20]~output_o\ $end
$var wire 1 q# \q[21]~output_o\ $end
$var wire 1 r# \q[22]~output_o\ $end
$var wire 1 s# \q[23]~output_o\ $end
$var wire 1 t# \q[24]~output_o\ $end
$var wire 1 u# \q[25]~output_o\ $end
$var wire 1 v# \q[26]~output_o\ $end
$var wire 1 w# \q[27]~output_o\ $end
$var wire 1 x# \q[28]~output_o\ $end
$var wire 1 y# \q[29]~output_o\ $end
$var wire 1 z# \q[30]~output_o\ $end
$var wire 1 {# \q[31]~output_o\ $end
$var wire 1 |# \wren~input_o\ $end
$var wire 1 }# \clock~input_o\ $end
$var wire 1 ~# \data[0]~input_o\ $end
$var wire 1 !$ \address[0]~input_o\ $end
$var wire 1 "$ \address[1]~input_o\ $end
$var wire 1 #$ \address[2]~input_o\ $end
$var wire 1 $$ \address[3]~input_o\ $end
$var wire 1 %$ \data[1]~input_o\ $end
$var wire 1 &$ \data[2]~input_o\ $end
$var wire 1 '$ \data[3]~input_o\ $end
$var wire 1 ($ \data[4]~input_o\ $end
$var wire 1 )$ \data[5]~input_o\ $end
$var wire 1 *$ \data[6]~input_o\ $end
$var wire 1 +$ \data[7]~input_o\ $end
$var wire 1 ,$ \data[8]~input_o\ $end
$var wire 1 -$ \data[9]~input_o\ $end
$var wire 1 .$ \data[10]~input_o\ $end
$var wire 1 /$ \data[11]~input_o\ $end
$var wire 1 0$ \data[12]~input_o\ $end
$var wire 1 1$ \data[13]~input_o\ $end
$var wire 1 2$ \data[14]~input_o\ $end
$var wire 1 3$ \data[15]~input_o\ $end
$var wire 1 4$ \data[16]~input_o\ $end
$var wire 1 5$ \data[17]~input_o\ $end
$var wire 1 6$ \data[18]~input_o\ $end
$var wire 1 7$ \data[19]~input_o\ $end
$var wire 1 8$ \data[20]~input_o\ $end
$var wire 1 9$ \data[21]~input_o\ $end
$var wire 1 :$ \data[22]~input_o\ $end
$var wire 1 ;$ \data[23]~input_o\ $end
$var wire 1 <$ \data[24]~input_o\ $end
$var wire 1 =$ \data[25]~input_o\ $end
$var wire 1 >$ \data[26]~input_o\ $end
$var wire 1 ?$ \data[27]~input_o\ $end
$var wire 1 @$ \data[28]~input_o\ $end
$var wire 1 A$ \data[29]~input_o\ $end
$var wire 1 B$ \data[30]~input_o\ $end
$var wire 1 C$ \data[31]~input_o\ $end
$var wire 1 D$ \altsyncram_component|auto_generated|q_a\ [31] $end
$var wire 1 E$ \altsyncram_component|auto_generated|q_a\ [30] $end
$var wire 1 F$ \altsyncram_component|auto_generated|q_a\ [29] $end
$var wire 1 G$ \altsyncram_component|auto_generated|q_a\ [28] $end
$var wire 1 H$ \altsyncram_component|auto_generated|q_a\ [27] $end
$var wire 1 I$ \altsyncram_component|auto_generated|q_a\ [26] $end
$var wire 1 J$ \altsyncram_component|auto_generated|q_a\ [25] $end
$var wire 1 K$ \altsyncram_component|auto_generated|q_a\ [24] $end
$var wire 1 L$ \altsyncram_component|auto_generated|q_a\ [23] $end
$var wire 1 M$ \altsyncram_component|auto_generated|q_a\ [22] $end
$var wire 1 N$ \altsyncram_component|auto_generated|q_a\ [21] $end
$var wire 1 O$ \altsyncram_component|auto_generated|q_a\ [20] $end
$var wire 1 P$ \altsyncram_component|auto_generated|q_a\ [19] $end
$var wire 1 Q$ \altsyncram_component|auto_generated|q_a\ [18] $end
$var wire 1 R$ \altsyncram_component|auto_generated|q_a\ [17] $end
$var wire 1 S$ \altsyncram_component|auto_generated|q_a\ [16] $end
$var wire 1 T$ \altsyncram_component|auto_generated|q_a\ [15] $end
$var wire 1 U$ \altsyncram_component|auto_generated|q_a\ [14] $end
$var wire 1 V$ \altsyncram_component|auto_generated|q_a\ [13] $end
$var wire 1 W$ \altsyncram_component|auto_generated|q_a\ [12] $end
$var wire 1 X$ \altsyncram_component|auto_generated|q_a\ [11] $end
$var wire 1 Y$ \altsyncram_component|auto_generated|q_a\ [10] $end
$var wire 1 Z$ \altsyncram_component|auto_generated|q_a\ [9] $end
$var wire 1 [$ \altsyncram_component|auto_generated|q_a\ [8] $end
$var wire 1 \$ \altsyncram_component|auto_generated|q_a\ [7] $end
$var wire 1 ]$ \altsyncram_component|auto_generated|q_a\ [6] $end
$var wire 1 ^$ \altsyncram_component|auto_generated|q_a\ [5] $end
$var wire 1 _$ \altsyncram_component|auto_generated|q_a\ [4] $end
$var wire 1 `$ \altsyncram_component|auto_generated|q_a\ [3] $end
$var wire 1 a$ \altsyncram_component|auto_generated|q_a\ [2] $end
$var wire 1 b$ \altsyncram_component|auto_generated|q_a\ [1] $end
$var wire 1 c$ \altsyncram_component|auto_generated|q_a\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0f
0g
1h
xi
1j
1k
1l
1m
1n
1o
0t
07!
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
1!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0!
0"
0#
1$
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0p
0q
0r
1s
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0]!
0^!
0c!
0d!
0i!
0j!
0o!
0p!
0u!
0v!
0{!
0|!
0#"
0$"
0)"
0*"
0/"
00"
05"
06"
0;"
0<"
0A"
0B"
0G"
0H"
0M"
0N"
0S"
0T"
0Y"
0Z"
0_"
0`"
0e"
0f"
0k"
0l"
0q"
0r"
0w"
0x"
0}"
0~"
0%#
0&#
0+#
0,#
01#
02#
07#
08#
0=#
0>#
0C#
0D#
0I#
0J#
0O#
0P#
0U#
0V#
0[#
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0Y!
0Z!
0[!
1\!
0_!
0`!
0a!
1b!
0e!
0f!
0g!
1h!
0k!
0l!
0m!
1n!
0q!
0r!
0s!
1t!
0w!
0x!
0y!
1z!
0}!
0~!
0!"
1""
0%"
0&"
0'"
1("
0+"
0,"
0-"
1."
01"
02"
03"
14"
07"
08"
09"
1:"
0="
0>"
0?"
1@"
0C"
0D"
0E"
1F"
0I"
0J"
0K"
1L"
0O"
0P"
0Q"
1R"
0U"
0V"
0W"
1X"
0["
0\"
0]"
1^"
0a"
0b"
0c"
1d"
0g"
0h"
0i"
1j"
0m"
0n"
0o"
1p"
0s"
0t"
0u"
1v"
0y"
0z"
0{"
1|"
0!#
0"#
0##
1$#
0'#
0(#
0)#
1*#
0-#
0.#
0/#
10#
03#
04#
05#
16#
09#
0:#
0;#
1<#
0?#
0@#
0A#
1B#
0E#
0F#
0G#
1H#
0K#
0L#
0M#
1N#
0Q#
0R#
0S#
1T#
0W#
0X#
0Y#
1Z#
$end
#5000
1%
1t
1}#
#10000
0%
1#
0$
1B
1C
1D
1E
0t
0s
1r
16!
15!
14!
13!
1'$
1&$
1%$
1~#
1"$
0!$
0}#
1j!
1d!
1^!
1X!
0Z#
1Y#
0T#
1S#
0N#
1M#
0H#
1G#
0B#
1A#
0<#
1;#
06#
15#
00#
1/#
0*#
1)#
0$#
1##
0|"
1{"
0v"
1u"
0p"
1o"
0j"
1i"
0d"
1c"
0^"
1]"
0X"
1W"
0R"
1Q"
0L"
1K"
0F"
1E"
0@"
1?"
0:"
19"
04"
13"
0."
1-"
0("
1'"
0""
1!"
0z!
1y!
0t!
1s!
0n!
1m!
0h!
1g!
0b!
1a!
0\!
1[!
#15000
1%
1t
1}#
1]!
1c$
1\#
1W!
1e
#20000
0%
1f
0t
17!
1|#
0}#
#25000
1%
1t
1}#
1c!
0]!
1b$
0c$
0\#
1]#
0W!
1V!
0e
1d
#30000
0%
0f
1$
0C
0E
0t
07!
1s
06!
04!
0&$
0~#
1!$
0|#
0}#
0d!
0X!
1Z#
1T#
1N#
1H#
1B#
1<#
16#
10#
1*#
1$#
1|"
1v"
1p"
1j"
1d"
1^"
1X"
1R"
1L"
1F"
1@"
1:"
14"
1."
1("
1""
1z!
1t!
1n!
1h!
1b!
1\!
#35000
1%
1t
1}#
1o!
1i!
1]!
1`$
1a$
1c$
1\#
1^#
1_#
1W!
1U!
1T!
1e
1c
1b
#40000
0%
1f
0$
0#
1"
0t
17!
0s
0r
1q
1#$
0"$
0!$
1|#
0}#
0Z#
0Y#
1X#
0T#
0S#
1R#
0N#
0M#
1L#
0H#
0G#
1F#
0B#
0A#
1@#
0<#
0;#
1:#
06#
05#
14#
00#
0/#
1.#
0*#
0)#
1(#
0$#
0##
1"#
0|"
0{"
1z"
0v"
0u"
1t"
0p"
0o"
1n"
0j"
0i"
1h"
0d"
0c"
1b"
0^"
0]"
1\"
0X"
0W"
1V"
0R"
0Q"
1P"
0L"
0K"
1J"
0F"
0E"
1D"
0@"
0?"
1>"
0:"
09"
18"
04"
03"
12"
0."
0-"
1,"
0("
0'"
1&"
0""
0!"
1~!
0z!
0y!
1x!
0t!
0s!
1r!
0n!
0m!
1l!
0h!
0g!
1f!
0b!
0a!
1`!
0\!
0[!
1Z!
#45000
1%
1t
1}#
0o!
0i!
0`$
0a$
0^#
0_#
0U!
0T!
0c
0b
#50000
0%
0f
1$
0B
0D
0t
07!
1s
05!
03!
0'$
0%$
1!$
0|#
0}#
0j!
0^!
1Z#
1T#
1N#
1H#
1B#
1<#
16#
10#
1*#
1$#
1|"
1v"
1p"
1j"
1d"
1^"
1X"
1R"
1L"
1F"
1@"
1:"
14"
1."
1("
1""
1z!
1t!
1n!
1h!
1b!
1\!
#55000
1%
1t
1}#
1o!
0]!
1`$
0c$
0\#
1_#
0W!
1T!
0e
1b
#60000
0%
0$
1#
0t
0s
1r
1"$
0!$
0}#
0Z#
1Y#
0T#
1S#
0N#
1M#
0H#
1G#
0B#
1A#
0<#
1;#
06#
15#
00#
1/#
0*#
1)#
0$#
1##
0|"
1{"
0v"
1u"
0p"
1o"
0j"
1i"
0d"
1c"
0^"
1]"
0X"
1W"
0R"
1Q"
0L"
1K"
0F"
1E"
0@"
1?"
0:"
19"
04"
13"
0."
1-"
0("
1'"
0""
1!"
0z!
1y!
0t!
1s!
0n!
1m!
0h!
1g!
0b!
1a!
0\!
1[!
#65000
1%
1t
1}#
0o!
1i!
0c!
1]!
0`$
1a$
0b$
1c$
1\#
0]#
1^#
0_#
1W!
0V!
1U!
0T!
1e
0d
1c
0b
#70000
0%
0#
0"
0t
0r
0q
0#$
0"$
0}#
0Y#
0X#
0S#
0R#
0M#
0L#
0G#
0F#
0A#
0@#
0;#
0:#
05#
04#
0/#
0.#
0)#
0(#
0##
0"#
0{"
0z"
0u"
0t"
0o"
0n"
0i"
0h"
0c"
0b"
0]"
0\"
0W"
0V"
0Q"
0P"
0K"
0J"
0E"
0D"
0?"
0>"
09"
08"
03"
02"
0-"
0,"
0'"
0&"
0!"
0~!
0y!
0x!
0s!
0r!
0m!
0l!
0g!
0f!
0a!
0`!
0[!
0Z!
#75000
1%
1t
1}#
1c!
0]!
1b$
0c$
0\#
1]#
0W!
1V!
0e
1d
#80000
0%
0t
0}#
#85000
1%
1t
1}#
0i!
0c!
0a$
0b$
0]#
0^#
0V!
0U!
0d
0c
#90000
