;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -84, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV @-127, 100
	SUB #30, 18
	ADD 241, 60
	DJN 22, 10
	SUB -0, <103
	MOV @-117, 100
	MOV @-117, 100
	SUB -0, 2
	SUB @124, @106
	SUB @124, @106
	DJN 22, 10
	CMP @124, @106
	CMP @124, @106
	ADD @121, 103
	JMZ <-65, -9
	MOV -14, <-20
	MOV @3, 0
	ADD #142, @200
	SLT -220, 100
	SUB @171, 103
	SPL <171, 103
	SPL -0, @101
	ADD 241, 60
	SLT 20, @12
	JMP @2, @33
	ADD 3, 21
	JMN 620, -100
	CMP @124, @106
	SUB -500, <803
	MOV -84, <-20
	DJN 220, -100
	CMP @121, 103
	JMP @200
	SUB @124, @106
	SLT @3, 0
	JMP <-620, 100
	SUB #142, @200
	SUB @124, @106
	SUB #200, 3
	JMZ <-65, -9
	SUB -100, <3
	JMN -220, 110
	MOV -1, <-20
	SLT 0, -31
	JMP @200
	MOV -1, <-20
	MOV -84, <-20
	JMN 620, -100
