{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361_dev_if.v@188:198@HdlIdDef", "  reg             tx_n_frame = 'd0;\n  reg     [ 5:0]  tx_n_data_p = 'd0;\n  reg     [ 5:0]  tx_n_data_n = 'd0;\n  reg             tx_p_frame = 'd0;\n  reg     [ 5:0]  tx_p_data_p = 'd0;\n  reg     [ 5:0]  tx_p_data_n = 'd0;\n\n  // internal signals\n\n  wire            rx_align_s;\n  wire    [ 3:0]  rx_frame_s;\n"], "Clone Blocks": [["hdl/library/axi_ad9361/axi_ad9361_dev_if.v@192:202", "  reg     [ 5:0]  tx_p_data_p = 'd0;\n  reg     [ 5:0]  tx_p_data_n = 'd0;\n\n  // internal signals\n\n  wire            rx_align_s;\n  wire    [ 3:0]  rx_frame_s;\n  wire    [ 3:0]  tx_data_sel_s;\n  wire    [ 5:0]  rx_data_p_s;\n  wire    [ 5:0]  rx_data_n_s;\n  wire            rx_frame_p_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_dev_if.v@187:197", "  reg     [ 5:0]  tx_data_n = 'd0;\n  reg             tx_n_frame = 'd0;\n  reg     [ 5:0]  tx_n_data_p = 'd0;\n  reg     [ 5:0]  tx_n_data_n = 'd0;\n  reg             tx_p_frame = 'd0;\n  reg     [ 5:0]  tx_p_data_p = 'd0;\n  reg     [ 5:0]  tx_p_data_n = 'd0;\n\n  // internal signals\n\n  wire            rx_align_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_dev_if.v@186:196", "  reg     [ 5:0]  tx_data_p = 'd0;\n  reg     [ 5:0]  tx_data_n = 'd0;\n  reg             tx_n_frame = 'd0;\n  reg     [ 5:0]  tx_n_data_p = 'd0;\n  reg     [ 5:0]  tx_n_data_n = 'd0;\n  reg             tx_p_frame = 'd0;\n  reg     [ 5:0]  tx_p_data_p = 'd0;\n  reg     [ 5:0]  tx_p_data_n = 'd0;\n\n  // internal signals\n\n"], ["hdl/library/axi_ad9361/axi_ad9361_dev_if.v@185:195", "  reg             tx_frame = 'd0;\n  reg     [ 5:0]  tx_data_p = 'd0;\n  reg     [ 5:0]  tx_data_n = 'd0;\n  reg             tx_n_frame = 'd0;\n  reg     [ 5:0]  tx_n_data_p = 'd0;\n  reg     [ 5:0]  tx_n_data_n = 'd0;\n  reg             tx_p_frame = 'd0;\n  reg     [ 5:0]  tx_p_data_p = 'd0;\n  reg     [ 5:0]  tx_p_data_n = 'd0;\n\n  // internal signals\n"]], "Diff Content": {"Delete": [], "Add": [[193, "  reg             up_enable_int = 'd0;\n"], [193, "  reg             up_txnrx_int = 'd0;\n"], [193, "  reg             enable_up_m1 = 'd0;\n"], [193, "  reg             txnrx_up_m1 = 'd0;\n"], [193, "  reg             enable_up = 'd0;\n"], [193, "  reg             txnrx_up = 'd0;\n"], [193, "  reg             enable_int = 'd0;\n"], [193, "  reg             txnrx_int = 'd0;\n"], [193, "  reg             enable_n_int = 'd0;\n"], [193, "  reg             txnrx_n_int = 'd0;\n"], [193, "  reg             enable_p_int = 'd0;\n"], [193, "  reg             txnrx_p_int = 'd0;\n"]]}}