{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701802059990 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701802059990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 21:47:39 2023 " "Processing started: Tue Dec  5 21:47:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701802059990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802059990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NACA -c NACA " "Command: quartus_map --read_settings_files=on --write_settings_files=off NACA -c NACA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802059991 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701802060118 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701802060118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IMEM.v 1 1 " "Found 1 design units, including 1 entities, in source file IMEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "IMEM.v" "" { Text "/home/egrapa/prog/NACA/IMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701802064928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064928 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "NACA.v(34) " "Verilog HDL Module Instantiation warning at NACA.v(34): ignored dangling comma in List of Port Connections" {  } { { "NACA.v" "" { Text "/home/egrapa/prog/NACA/NACA.v" 34 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1701802064928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NACA.v 1 1 " "Found 1 design units, including 1 entities, in source file NACA.v" { { "Info" "ISGN_ENTITY_NAME" "1 NACA " "Found entity 1: NACA" {  } { { "NACA.v" "" { Text "/home/egrapa/prog/NACA/NACA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701802064928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064928 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 PC.v(19) " "Verilog HDL Expression warning at PC.v(19): truncated literal to match 1 bits" {  } { { "PC.v" "" { Text "/home/egrapa/prog/NACA/PC.v" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701802064929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.v 1 1 " "Found 1 design units, including 1 entities, in source file PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "/home/egrapa/prog/NACA/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701802064929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REG_FILE.v 1 1 " "Found 1 design units, including 1 entities, in source file REG_FILE.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_FILE " "Found entity 1: REG_FILE" {  } { { "REG_FILE.v" "" { Text "/home/egrapa/prog/NACA/REG_FILE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701802064929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701802064929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CU.v 1 1 " "Found 1 design units, including 1 entities, in source file CU.v" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU.v" "" { Text "/home/egrapa/prog/NACA/CU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701802064930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SMEM.v 1 1 " "Found 1 design units, including 1 entities, in source file SMEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 SMEM " "Found entity 1: SMEM" {  } { { "SMEM.v" "" { Text "/home/egrapa/prog/NACA/SMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701802064930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GPU.v 1 1 " "Found 1 design units, including 1 entities, in source file GPU.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPU " "Found entity 1: GPU" {  } { { "GPU.v" "" { Text "/home/egrapa/prog/NACA/GPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701802064930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064930 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NACA " "Elaborating entity \"NACA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701802064957 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 NACA.v(39) " "Verilog HDL assignment warning at NACA.v(39): truncated value with size 6 to match size of target (5)" {  } { { "NACA.v" "" { Text "/home/egrapa/prog/NACA/NACA.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701802064959 "|NACA"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "NACA.v(107) " "Verilog HDL Case Statement warning at NACA.v(107): can't check case statement for completeness because the case expression has too many possible states" {  } { { "NACA.v" "" { Text "/home/egrapa/prog/NACA/NACA.v" 107 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1701802064959 "|NACA"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "NACA.v(107) " "Verilog HDL Case Statement warning at NACA.v(107): incomplete case statement has no default case item" {  } { { "NACA.v" "" { Text "/home/egrapa/prog/NACA/NACA.v" 107 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701802064959 "|NACA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RUN NACA.v(103) " "Verilog HDL Always Construct warning at NACA.v(103): inferring latch(es) for variable \"RUN\", which holds its previous value in one or more paths through the always construct" {  } { { "NACA.v" "" { Text "/home/egrapa/prog/NACA/NACA.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701802064959 "|NACA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED NACA.v(103) " "Verilog HDL Always Construct warning at NACA.v(103): inferring latch(es) for variable \"LED\", which holds its previous value in one or more paths through the always construct" {  } { { "NACA.v" "" { Text "/home/egrapa/prog/NACA/NACA.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701802064959 "|NACA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED NACA.v(103) " "Inferred latch for \"LED\" at NACA.v(103)" {  } { { "NACA.v" "" { Text "/home/egrapa/prog/NACA/NACA.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064959 "|NACA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RUN NACA.v(103) " "Inferred latch for \"RUN\" at NACA.v(103)" {  } { { "NACA.v" "" { Text "/home/egrapa/prog/NACA/NACA.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064959 "|NACA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst_1 " "Elaborating entity \"PC\" for hierarchy \"PC:inst_1\"" {  } { { "NACA.v" "inst_1" { Text "/home/egrapa/prog/NACA/NACA.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701802064960 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 PC.v(17) " "Verilog HDL assignment warning at PC.v(17): truncated value with size 32 to match size of target (2)" {  } { { "PC.v" "" { Text "/home/egrapa/prog/NACA/PC.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701802064960 "|NACA|PC:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 PC.v(18) " "Verilog HDL assignment warning at PC.v(18): truncated value with size 32 to match size of target (2)" {  } { { "PC.v" "" { Text "/home/egrapa/prog/NACA/PC.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701802064960 "|NACA|PC:inst_1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "PC.v(19) " "Verilog HDL Case Statement warning at PC.v(19): case item expression covers a value already covered by a previous case item" {  } { { "PC.v" "" { Text "/home/egrapa/prog/NACA/PC.v" 19 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1701802064960 "|NACA|PC:inst_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM IMEM:inst_2 " "Elaborating entity \"IMEM\" for hierarchy \"IMEM:inst_2\"" {  } { { "NACA.v" "inst_2" { Text "/home/egrapa/prog/NACA/NACA.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701802064960 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 IMEM.v(9) " "Net \"mem.data_a\" at IMEM.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "/home/egrapa/prog/NACA/IMEM.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701802064961 "|NACA|IMEM:inst_2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 IMEM.v(9) " "Net \"mem.waddr_a\" at IMEM.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "/home/egrapa/prog/NACA/IMEM.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701802064961 "|NACA|IMEM:inst_2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 IMEM.v(9) " "Net \"mem.we_a\" at IMEM.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "/home/egrapa/prog/NACA/IMEM.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701802064961 "|NACA|IMEM:inst_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:inst_4 " "Elaborating entity \"CU\" for hierarchy \"CU:inst_4\"" {  } { { "NACA.v" "inst_4" { Text "/home/egrapa/prog/NACA/NACA.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701802064961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_FILE REG_FILE:inst_3 " "Elaborating entity \"REG_FILE\" for hierarchy \"REG_FILE:inst_3\"" {  } { { "NACA.v" "inst_3" { Text "/home/egrapa/prog/NACA/NACA.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701802064961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst_5 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst_5\"" {  } { { "NACA.v" "inst_5" { Text "/home/egrapa/prog/NACA/NACA.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701802064966 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(19) " "Verilog HDL warning at ALU.v(19): converting signed shift amount to unsigned" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 19 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1701802064967 "|NACA|ALU:inst_5"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(20) " "Verilog HDL warning at ALU.v(20): converting signed shift amount to unsigned" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 20 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1701802064967 "|NACA|ALU:inst_5"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(9) " "Verilog HDL Case Statement warning at ALU.v(9): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701802064967 "|NACA|ALU:inst_5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_back ALU.v(9) " "Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable \"write_back\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701802064967 "|NACA|ALU:inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_back\[0\] ALU.v(9) " "Inferred latch for \"write_back\[0\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064967 "|NACA|ALU:inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_back\[1\] ALU.v(9) " "Inferred latch for \"write_back\[1\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064967 "|NACA|ALU:inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_back\[2\] ALU.v(9) " "Inferred latch for \"write_back\[2\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064967 "|NACA|ALU:inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_back\[3\] ALU.v(9) " "Inferred latch for \"write_back\[3\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064967 "|NACA|ALU:inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_back\[4\] ALU.v(9) " "Inferred latch for \"write_back\[4\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064967 "|NACA|ALU:inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_back\[5\] ALU.v(9) " "Inferred latch for \"write_back\[5\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064967 "|NACA|ALU:inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_back\[6\] ALU.v(9) " "Inferred latch for \"write_back\[6\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064967 "|NACA|ALU:inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_back\[7\] ALU.v(9) " "Inferred latch for \"write_back\[7\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064967 "|NACA|ALU:inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_back\[8\] ALU.v(9) " "Inferred latch for \"write_back\[8\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064967 "|NACA|ALU:inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_back\[9\] ALU.v(9) " "Inferred latch for \"write_back\[9\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064967 "|NACA|ALU:inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_back\[10\] ALU.v(9) " "Inferred latch for \"write_back\[10\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064967 "|NACA|ALU:inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_back\[11\] ALU.v(9) " "Inferred latch for \"write_back\[11\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064967 "|NACA|ALU:inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_back\[12\] ALU.v(9) " "Inferred latch for \"write_back\[12\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064967 "|NACA|ALU:inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_back\[13\] ALU.v(9) " "Inferred latch for \"write_back\[13\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064967 "|NACA|ALU:inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_back\[14\] ALU.v(9) " "Inferred latch for \"write_back\[14\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064967 "|NACA|ALU:inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_back\[15\] ALU.v(9) " "Inferred latch for \"write_back\[15\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064967 "|NACA|ALU:inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_back\[16\] ALU.v(9) " "Inferred latch for \"write_back\[16\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064967 "|NACA|ALU:inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_back\[17\] ALU.v(9) " "Inferred latch for \"write_back\[17\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064967 "|NACA|ALU:inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_back\[18\] ALU.v(9) " "Inferred latch for \"write_back\[18\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064967 "|NACA|ALU:inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_back\[19\] ALU.v(9) " "Inferred latch for \"write_back\[19\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064967 "|NACA|ALU:inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_back\[20\] ALU.v(9) " "Inferred latch for \"write_back\[20\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064967 "|NACA|ALU:inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_back\[21\] ALU.v(9) " "Inferred latch for \"write_back\[21\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064967 "|NACA|ALU:inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_back\[22\] ALU.v(9) " "Inferred latch for \"write_back\[22\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064967 "|NACA|ALU:inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_back\[23\] ALU.v(9) " "Inferred latch for \"write_back\[23\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064967 "|NACA|ALU:inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_back\[24\] ALU.v(9) " "Inferred latch for \"write_back\[24\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064967 "|NACA|ALU:inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_back\[25\] ALU.v(9) " "Inferred latch for \"write_back\[25\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064967 "|NACA|ALU:inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_back\[26\] ALU.v(9) " "Inferred latch for \"write_back\[26\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064967 "|NACA|ALU:inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_back\[27\] ALU.v(9) " "Inferred latch for \"write_back\[27\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064967 "|NACA|ALU:inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_back\[28\] ALU.v(9) " "Inferred latch for \"write_back\[28\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064967 "|NACA|ALU:inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_back\[29\] ALU.v(9) " "Inferred latch for \"write_back\[29\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064967 "|NACA|ALU:inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_back\[30\] ALU.v(9) " "Inferred latch for \"write_back\[30\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064967 "|NACA|ALU:inst_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_back\[31\] ALU.v(9) " "Inferred latch for \"write_back\[31\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802064967 "|NACA|ALU:inst_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SMEM SMEM:inst_6 " "Elaborating entity \"SMEM\" for hierarchy \"SMEM:inst_6\"" {  } { { "NACA.v" "inst_6" { Text "/home/egrapa/prog/NACA/NACA.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701802064967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPU GPU:inst_7 " "Elaborating entity \"GPU\" for hierarchy \"GPU:inst_7\"" {  } { { "NACA.v" "inst_7" { Text "/home/egrapa/prog/NACA/NACA.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701802064983 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R GPU.v(6) " "Output port \"VGA_R\" at GPU.v(6) has no driver" {  } { { "GPU.v" "" { Text "/home/egrapa/prog/NACA/GPU.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701802064984 "|NACA|GPU:inst_7"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B GPU.v(7) " "Output port \"VGA_B\" at GPU.v(7) has no driver" {  } { { "GPU.v" "" { Text "/home/egrapa/prog/NACA/GPU.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701802064984 "|NACA|GPU:inst_7"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G GPU.v(8) " "Output port \"VGA_G\" at GPU.v(8) has no driver" {  } { { "GPU.v" "" { Text "/home/egrapa/prog/NACA/GPU.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701802064984 "|NACA|GPU:inst_7"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "v_sync GPU.v(9) " "Output port \"v_sync\" at GPU.v(9) has no driver" {  } { { "GPU.v" "" { Text "/home/egrapa/prog/NACA/GPU.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701802064984 "|NACA|GPU:inst_7"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "h_sync GPU.v(11) " "Output port \"h_sync\" at GPU.v(11) has no driver" {  } { { "GPU.v" "" { Text "/home/egrapa/prog/NACA/GPU.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701802064984 "|NACA|GPU:inst_7"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[31\] " "Net \"sys_mem_out\[31\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[31\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[30\] " "Net \"sys_mem_out\[30\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[30\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[29\] " "Net \"sys_mem_out\[29\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[29\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[28\] " "Net \"sys_mem_out\[28\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[28\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[27\] " "Net \"sys_mem_out\[27\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[27\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[26\] " "Net \"sys_mem_out\[26\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[26\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[25\] " "Net \"sys_mem_out\[25\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[25\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[24\] " "Net \"sys_mem_out\[24\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[24\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[23\] " "Net \"sys_mem_out\[23\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[23\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[22\] " "Net \"sys_mem_out\[22\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[22\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[21\] " "Net \"sys_mem_out\[21\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[21\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[20\] " "Net \"sys_mem_out\[20\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[20\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[19\] " "Net \"sys_mem_out\[19\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[19\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[18\] " "Net \"sys_mem_out\[18\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[18\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[17\] " "Net \"sys_mem_out\[17\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[17\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[16\] " "Net \"sys_mem_out\[16\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[16\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[15\] " "Net \"sys_mem_out\[15\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[15\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[14\] " "Net \"sys_mem_out\[14\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[14\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[13\] " "Net \"sys_mem_out\[13\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[13\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[12\] " "Net \"sys_mem_out\[12\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[12\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[11\] " "Net \"sys_mem_out\[11\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[11\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[10\] " "Net \"sys_mem_out\[10\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[10\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[9\] " "Net \"sys_mem_out\[9\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[9\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[8\] " "Net \"sys_mem_out\[8\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[8\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[7\] " "Net \"sys_mem_out\[7\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[7\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[6\] " "Net \"sys_mem_out\[6\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[6\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[5\] " "Net \"sys_mem_out\[5\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[5\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[4\] " "Net \"sys_mem_out\[4\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[4\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[3\] " "Net \"sys_mem_out\[3\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[3\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[2\] " "Net \"sys_mem_out\[2\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[2\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[1\] " "Net \"sys_mem_out\[1\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[1\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[0\] " "Net \"sys_mem_out\[0\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[0\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065036 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1701802065036 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[31\] " "Net \"sys_mem_out\[31\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[31\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[30\] " "Net \"sys_mem_out\[30\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[30\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[29\] " "Net \"sys_mem_out\[29\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[29\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[28\] " "Net \"sys_mem_out\[28\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[28\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[27\] " "Net \"sys_mem_out\[27\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[27\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[26\] " "Net \"sys_mem_out\[26\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[26\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[25\] " "Net \"sys_mem_out\[25\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[25\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[24\] " "Net \"sys_mem_out\[24\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[24\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[23\] " "Net \"sys_mem_out\[23\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[23\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[22\] " "Net \"sys_mem_out\[22\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[22\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[21\] " "Net \"sys_mem_out\[21\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[21\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[20\] " "Net \"sys_mem_out\[20\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[20\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[19\] " "Net \"sys_mem_out\[19\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[19\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[18\] " "Net \"sys_mem_out\[18\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[18\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[17\] " "Net \"sys_mem_out\[17\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[17\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[16\] " "Net \"sys_mem_out\[16\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[16\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[15\] " "Net \"sys_mem_out\[15\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[15\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[14\] " "Net \"sys_mem_out\[14\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[14\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[13\] " "Net \"sys_mem_out\[13\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[13\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[12\] " "Net \"sys_mem_out\[12\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[12\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[11\] " "Net \"sys_mem_out\[11\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[11\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[10\] " "Net \"sys_mem_out\[10\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[10\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[9\] " "Net \"sys_mem_out\[9\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[9\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[8\] " "Net \"sys_mem_out\[8\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[8\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[7\] " "Net \"sys_mem_out\[7\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[7\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[6\] " "Net \"sys_mem_out\[6\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[6\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[5\] " "Net \"sys_mem_out\[5\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[5\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[4\] " "Net \"sys_mem_out\[4\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[4\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[3\] " "Net \"sys_mem_out\[3\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[3\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[2\] " "Net \"sys_mem_out\[2\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[2\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[1\] " "Net \"sys_mem_out\[1\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[1\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[0\] " "Net \"sys_mem_out\[0\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[0\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065037 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1701802065037 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[31\] " "Net \"sys_mem_out\[31\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[31\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[30\] " "Net \"sys_mem_out\[30\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[30\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[29\] " "Net \"sys_mem_out\[29\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[29\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[28\] " "Net \"sys_mem_out\[28\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[28\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[27\] " "Net \"sys_mem_out\[27\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[27\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[26\] " "Net \"sys_mem_out\[26\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[26\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[25\] " "Net \"sys_mem_out\[25\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[25\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[24\] " "Net \"sys_mem_out\[24\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[24\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[23\] " "Net \"sys_mem_out\[23\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[23\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[22\] " "Net \"sys_mem_out\[22\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[22\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[21\] " "Net \"sys_mem_out\[21\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[21\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[20\] " "Net \"sys_mem_out\[20\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[20\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[19\] " "Net \"sys_mem_out\[19\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[19\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[18\] " "Net \"sys_mem_out\[18\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[18\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[17\] " "Net \"sys_mem_out\[17\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[17\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[16\] " "Net \"sys_mem_out\[16\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[16\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[15\] " "Net \"sys_mem_out\[15\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[15\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[14\] " "Net \"sys_mem_out\[14\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[14\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[13\] " "Net \"sys_mem_out\[13\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[13\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[12\] " "Net \"sys_mem_out\[12\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[12\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[11\] " "Net \"sys_mem_out\[11\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[11\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[10\] " "Net \"sys_mem_out\[10\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[10\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[9\] " "Net \"sys_mem_out\[9\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[9\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[8\] " "Net \"sys_mem_out\[8\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[8\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[7\] " "Net \"sys_mem_out\[7\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[7\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[6\] " "Net \"sys_mem_out\[6\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[6\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[5\] " "Net \"sys_mem_out\[5\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[5\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[4\] " "Net \"sys_mem_out\[4\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[4\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[3\] " "Net \"sys_mem_out\[3\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[3\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[2\] " "Net \"sys_mem_out\[2\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[2\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[1\] " "Net \"sys_mem_out\[1\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[1\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[0\] " "Net \"sys_mem_out\[0\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[0\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1701802065038 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[31\] " "Net \"sys_mem_out\[31\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[31\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[30\] " "Net \"sys_mem_out\[30\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[30\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[29\] " "Net \"sys_mem_out\[29\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[29\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[28\] " "Net \"sys_mem_out\[28\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[28\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[27\] " "Net \"sys_mem_out\[27\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[27\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[26\] " "Net \"sys_mem_out\[26\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[26\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[25\] " "Net \"sys_mem_out\[25\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[25\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[24\] " "Net \"sys_mem_out\[24\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[24\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[23\] " "Net \"sys_mem_out\[23\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[23\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[22\] " "Net \"sys_mem_out\[22\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[22\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[21\] " "Net \"sys_mem_out\[21\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[21\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[20\] " "Net \"sys_mem_out\[20\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[20\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[19\] " "Net \"sys_mem_out\[19\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[19\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[18\] " "Net \"sys_mem_out\[18\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[18\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[17\] " "Net \"sys_mem_out\[17\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[17\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[16\] " "Net \"sys_mem_out\[16\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[16\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[15\] " "Net \"sys_mem_out\[15\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[15\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[14\] " "Net \"sys_mem_out\[14\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[14\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[13\] " "Net \"sys_mem_out\[13\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[13\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[12\] " "Net \"sys_mem_out\[12\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[12\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[11\] " "Net \"sys_mem_out\[11\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[11\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[10\] " "Net \"sys_mem_out\[10\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[10\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[9\] " "Net \"sys_mem_out\[9\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[9\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[8\] " "Net \"sys_mem_out\[8\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[8\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[7\] " "Net \"sys_mem_out\[7\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[7\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[6\] " "Net \"sys_mem_out\[6\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[6\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[5\] " "Net \"sys_mem_out\[5\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[5\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[4\] " "Net \"sys_mem_out\[4\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[4\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[3\] " "Net \"sys_mem_out\[3\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[3\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[2\] " "Net \"sys_mem_out\[2\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[2\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[1\] " "Net \"sys_mem_out\[1\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[1\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sys_mem_out\[0\] " "Net \"sys_mem_out\[0\]\" is missing source, defaulting to GND" {  } { { "NACA.v" "sys_mem_out\[0\]" { Text "/home/egrapa/prog/NACA/NACA.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701802065038 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1701802065038 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 1000 /home/egrapa/prog/NACA/db/NACA.ram0_IMEM_257482.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (1000) in the Memory Initialization File \"/home/egrapa/prog/NACA/db/NACA.ram0_IMEM_257482.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1701802065269 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/egrapa/prog/NACA/db/NACA.ram0_IMEM_257482.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/egrapa/prog/NACA/db/NACA.ram0_IMEM_257482.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1701802065278 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "IMEM:inst_2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"IMEM:inst_2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701802065558 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701802065558 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701802065558 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1000 " "Parameter NUMWORDS_A set to 1000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701802065558 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701802065558 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701802065558 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701802065558 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701802065558 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701802065558 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NACA.ram0_IMEM_257482.hdl.mif " "Parameter INIT_FILE set to db/NACA.ram0_IMEM_257482.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701802065558 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1701802065558 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701802065558 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:inst_5\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:inst_5\|Div0\"" {  } { { "ALU.v" "Div0" { Text "/home/egrapa/prog/NACA/ALU.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701802065558 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:inst_5\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:inst_5\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "/home/egrapa/prog/NACA/ALU.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701802065558 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:inst_5\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:inst_5\|Mod0\"" {  } { { "ALU.v" "Mod0" { Text "/home/egrapa/prog/NACA/ALU.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701802065558 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701802065558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IMEM:inst_2\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"IMEM:inst_2\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701802065590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMEM:inst_2\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"IMEM:inst_2\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701802065590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701802065590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701802065590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1000 " "Parameter \"NUMWORDS_A\" = \"1000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701802065590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701802065590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701802065590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701802065590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701802065590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701802065590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/NACA.ram0_IMEM_257482.hdl.mif " "Parameter \"INIT_FILE\" = \"db/NACA.ram0_IMEM_257482.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701802065590 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701802065590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dg51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dg51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dg51 " "Found entity 1: altsyncram_dg51" {  } { { "db/altsyncram_dg51.tdf" "" { Text "/home/egrapa/prog/NACA/db/altsyncram_dg51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701802065612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802065612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst_5\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:inst_5\|lpm_divide:Div0\"" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701802065618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst_5\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:inst_5\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701802065618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701802065618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701802065618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701802065618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701802065618 ""}  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701802065618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vco.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vco.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vco " "Found entity 1: lpm_divide_vco" {  } { { "db/lpm_divide_vco.tdf" "" { Text "/home/egrapa/prog/NACA/db/lpm_divide_vco.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701802065637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802065637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "/home/egrapa/prog/NACA/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701802065639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802065639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "/home/egrapa/prog/NACA/db/alt_u_div_ske.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701802065680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802065680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "/home/egrapa/prog/NACA/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701802065713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802065713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "/home/egrapa/prog/NACA/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701802065733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802065733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "/home/egrapa/prog/NACA/db/lpm_abs_8b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701802065735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802065735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst_5\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:inst_5\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701802065742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst_5\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:inst_5\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701802065742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701802065742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701802065742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701802065742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701802065742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701802065742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701802065742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701802065742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701802065742 ""}  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701802065742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgs " "Found entity 1: mult_qgs" {  } { { "db/mult_qgs.tdf" "" { Text "/home/egrapa/prog/NACA/db/mult_qgs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701802065766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802065766 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst_5\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ALU:inst_5\|lpm_divide:Mod0\"" {  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701802065770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst_5\|lpm_divide:Mod0 " "Instantiated megafunction \"ALU:inst_5\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701802065770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701802065770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701802065770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701802065770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701802065770 ""}  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701802065770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25o " "Found entity 1: lpm_divide_25o" {  } { { "db/lpm_divide_25o.tdf" "" { Text "/home/egrapa/prog/NACA/db/lpm_divide_25o.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701802065789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802065789 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMEM:inst_2\|altsyncram:mem_rtl_0\|altsyncram_dg51:auto_generated\|ram_block1a31 " "Synthesized away node \"IMEM:inst_2\|altsyncram:mem_rtl_0\|altsyncram_dg51:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_dg51.tdf" "" { Text "/home/egrapa/prog/NACA/db/altsyncram_dg51.tdf" 686 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NACA.v" "" { Text "/home/egrapa/prog/NACA/NACA.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701802065932 "|NACA|IMEM:inst_2|altsyncram:mem_rtl_0|altsyncram_dg51:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1701802065932 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1701802065932 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:inst_5\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"ALU:inst_5\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "/home/egrapa/prog/NACA/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 13 -1 0 } } { "NACA.v" "" { Text "/home/egrapa/prog/NACA/NACA.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701802065939 "|NACA|ALU:inst_5|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:inst_5\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"ALU:inst_5\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "/home/egrapa/prog/NACA/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 13 -1 0 } } { "NACA.v" "" { Text "/home/egrapa/prog/NACA/NACA.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701802065939 "|NACA|ALU:inst_5|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1701802065939 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1701802065939 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701802066237 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "208 " "Ignored 208 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "124 " "Ignored 124 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1701802066270 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1701802066270 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1701802066270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED\$latch " "Latch LED\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_FILE:inst_3\|syscode\[0\] " "Ports D and ENA on the latch are fed by the same signal REG_FILE:inst_3\|syscode\[0\]" {  } { { "REG_FILE.v" "" { Text "/home/egrapa/prog/NACA/REG_FILE.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701802066277 ""}  } { { "NACA.v" "" { Text "/home/egrapa/prog/NACA/NACA.v" 103 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701802066277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_5\|write_back\[0\] " "Latch ALU:inst_5\|write_back\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:inst_4\|ALU_op\[2\] " "Ports D and ENA on the latch are fed by the same signal CU:inst_4\|ALU_op\[2\]" {  } { { "CU.v" "" { Text "/home/egrapa/prog/NACA/CU.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701802066277 ""}  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701802066277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_5\|write_back\[1\] " "Latch ALU:inst_5\|write_back\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:inst_4\|ALU_op\[2\] " "Ports D and ENA on the latch are fed by the same signal CU:inst_4\|ALU_op\[2\]" {  } { { "CU.v" "" { Text "/home/egrapa/prog/NACA/CU.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701802066277 ""}  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701802066277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_5\|write_back\[2\] " "Latch ALU:inst_5\|write_back\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:inst_4\|ALU_op\[3\] " "Ports D and ENA on the latch are fed by the same signal CU:inst_4\|ALU_op\[3\]" {  } { { "CU.v" "" { Text "/home/egrapa/prog/NACA/CU.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701802066277 ""}  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701802066277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_5\|write_back\[3\] " "Latch ALU:inst_5\|write_back\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:inst_4\|ALU_op\[3\] " "Ports D and ENA on the latch are fed by the same signal CU:inst_4\|ALU_op\[3\]" {  } { { "CU.v" "" { Text "/home/egrapa/prog/NACA/CU.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701802066277 ""}  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701802066277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_5\|write_back\[4\] " "Latch ALU:inst_5\|write_back\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:inst_4\|ALU_op\[3\] " "Ports D and ENA on the latch are fed by the same signal CU:inst_4\|ALU_op\[3\]" {  } { { "CU.v" "" { Text "/home/egrapa/prog/NACA/CU.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701802066277 ""}  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701802066277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_5\|write_back\[5\] " "Latch ALU:inst_5\|write_back\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:inst_4\|ALU_op\[3\] " "Ports D and ENA on the latch are fed by the same signal CU:inst_4\|ALU_op\[3\]" {  } { { "CU.v" "" { Text "/home/egrapa/prog/NACA/CU.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701802066277 ""}  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701802066277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_5\|write_back\[6\] " "Latch ALU:inst_5\|write_back\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:inst_4\|ALU_op\[3\] " "Ports D and ENA on the latch are fed by the same signal CU:inst_4\|ALU_op\[3\]" {  } { { "CU.v" "" { Text "/home/egrapa/prog/NACA/CU.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701802066277 ""}  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701802066277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_5\|write_back\[7\] " "Latch ALU:inst_5\|write_back\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:inst_4\|ALU_op\[3\] " "Ports D and ENA on the latch are fed by the same signal CU:inst_4\|ALU_op\[3\]" {  } { { "CU.v" "" { Text "/home/egrapa/prog/NACA/CU.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701802066277 ""}  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701802066277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_5\|write_back\[8\] " "Latch ALU:inst_5\|write_back\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_FILE:inst_3\|data_reg2\[8\] " "Ports D and ENA on the latch are fed by the same signal REG_FILE:inst_3\|data_reg2\[8\]" {  } { { "REG_FILE.v" "" { Text "/home/egrapa/prog/NACA/REG_FILE.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701802066277 ""}  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701802066277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_5\|write_back\[9\] " "Latch ALU:inst_5\|write_back\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_FILE:inst_3\|data_reg2\[9\] " "Ports D and ENA on the latch are fed by the same signal REG_FILE:inst_3\|data_reg2\[9\]" {  } { { "REG_FILE.v" "" { Text "/home/egrapa/prog/NACA/REG_FILE.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701802066277 ""}  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701802066277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_5\|write_back\[10\] " "Latch ALU:inst_5\|write_back\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_FILE:inst_3\|data_reg2\[10\] " "Ports D and ENA on the latch are fed by the same signal REG_FILE:inst_3\|data_reg2\[10\]" {  } { { "REG_FILE.v" "" { Text "/home/egrapa/prog/NACA/REG_FILE.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701802066277 ""}  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701802066277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_5\|write_back\[11\] " "Latch ALU:inst_5\|write_back\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_FILE:inst_3\|data_reg2\[11\] " "Ports D and ENA on the latch are fed by the same signal REG_FILE:inst_3\|data_reg2\[11\]" {  } { { "REG_FILE.v" "" { Text "/home/egrapa/prog/NACA/REG_FILE.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701802066277 ""}  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701802066277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_5\|write_back\[12\] " "Latch ALU:inst_5\|write_back\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_FILE:inst_3\|data_reg2\[12\] " "Ports D and ENA on the latch are fed by the same signal REG_FILE:inst_3\|data_reg2\[12\]" {  } { { "REG_FILE.v" "" { Text "/home/egrapa/prog/NACA/REG_FILE.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701802066277 ""}  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701802066277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_5\|write_back\[13\] " "Latch ALU:inst_5\|write_back\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_FILE:inst_3\|data_reg2\[13\] " "Ports D and ENA on the latch are fed by the same signal REG_FILE:inst_3\|data_reg2\[13\]" {  } { { "REG_FILE.v" "" { Text "/home/egrapa/prog/NACA/REG_FILE.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701802066277 ""}  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701802066277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_5\|write_back\[14\] " "Latch ALU:inst_5\|write_back\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_FILE:inst_3\|data_reg2\[14\] " "Ports D and ENA on the latch are fed by the same signal REG_FILE:inst_3\|data_reg2\[14\]" {  } { { "REG_FILE.v" "" { Text "/home/egrapa/prog/NACA/REG_FILE.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701802066277 ""}  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701802066277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_5\|write_back\[15\] " "Latch ALU:inst_5\|write_back\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_FILE:inst_3\|data_reg2\[15\] " "Ports D and ENA on the latch are fed by the same signal REG_FILE:inst_3\|data_reg2\[15\]" {  } { { "REG_FILE.v" "" { Text "/home/egrapa/prog/NACA/REG_FILE.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701802066277 ""}  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701802066277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_5\|write_back\[16\] " "Latch ALU:inst_5\|write_back\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_FILE:inst_3\|data_reg2\[16\] " "Ports D and ENA on the latch are fed by the same signal REG_FILE:inst_3\|data_reg2\[16\]" {  } { { "REG_FILE.v" "" { Text "/home/egrapa/prog/NACA/REG_FILE.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701802066278 ""}  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701802066278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_5\|write_back\[17\] " "Latch ALU:inst_5\|write_back\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_FILE:inst_3\|data_reg2\[17\] " "Ports D and ENA on the latch are fed by the same signal REG_FILE:inst_3\|data_reg2\[17\]" {  } { { "REG_FILE.v" "" { Text "/home/egrapa/prog/NACA/REG_FILE.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701802066278 ""}  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701802066278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_5\|write_back\[18\] " "Latch ALU:inst_5\|write_back\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_FILE:inst_3\|data_reg2\[18\] " "Ports D and ENA on the latch are fed by the same signal REG_FILE:inst_3\|data_reg2\[18\]" {  } { { "REG_FILE.v" "" { Text "/home/egrapa/prog/NACA/REG_FILE.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701802066278 ""}  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701802066278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_5\|write_back\[19\] " "Latch ALU:inst_5\|write_back\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_FILE:inst_3\|data_reg2\[19\] " "Ports D and ENA on the latch are fed by the same signal REG_FILE:inst_3\|data_reg2\[19\]" {  } { { "REG_FILE.v" "" { Text "/home/egrapa/prog/NACA/REG_FILE.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701802066278 ""}  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701802066278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_5\|write_back\[20\] " "Latch ALU:inst_5\|write_back\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_FILE:inst_3\|data_reg2\[20\] " "Ports D and ENA on the latch are fed by the same signal REG_FILE:inst_3\|data_reg2\[20\]" {  } { { "REG_FILE.v" "" { Text "/home/egrapa/prog/NACA/REG_FILE.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701802066278 ""}  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701802066278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_5\|write_back\[21\] " "Latch ALU:inst_5\|write_back\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_FILE:inst_3\|data_reg2\[21\] " "Ports D and ENA on the latch are fed by the same signal REG_FILE:inst_3\|data_reg2\[21\]" {  } { { "REG_FILE.v" "" { Text "/home/egrapa/prog/NACA/REG_FILE.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701802066278 ""}  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701802066278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_5\|write_back\[22\] " "Latch ALU:inst_5\|write_back\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_FILE:inst_3\|data_reg2\[22\] " "Ports D and ENA on the latch are fed by the same signal REG_FILE:inst_3\|data_reg2\[22\]" {  } { { "REG_FILE.v" "" { Text "/home/egrapa/prog/NACA/REG_FILE.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701802066278 ""}  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701802066278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_5\|write_back\[23\] " "Latch ALU:inst_5\|write_back\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_FILE:inst_3\|data_reg2\[23\] " "Ports D and ENA on the latch are fed by the same signal REG_FILE:inst_3\|data_reg2\[23\]" {  } { { "REG_FILE.v" "" { Text "/home/egrapa/prog/NACA/REG_FILE.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701802066278 ""}  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701802066278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_5\|write_back\[24\] " "Latch ALU:inst_5\|write_back\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:inst_4\|ALU_op\[3\] " "Ports D and ENA on the latch are fed by the same signal CU:inst_4\|ALU_op\[3\]" {  } { { "CU.v" "" { Text "/home/egrapa/prog/NACA/CU.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701802066278 ""}  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701802066278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_5\|write_back\[25\] " "Latch ALU:inst_5\|write_back\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:inst_4\|ALU_op\[3\] " "Ports D and ENA on the latch are fed by the same signal CU:inst_4\|ALU_op\[3\]" {  } { { "CU.v" "" { Text "/home/egrapa/prog/NACA/CU.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701802066278 ""}  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701802066278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_5\|write_back\[26\] " "Latch ALU:inst_5\|write_back\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:inst_4\|ALU_op\[3\] " "Ports D and ENA on the latch are fed by the same signal CU:inst_4\|ALU_op\[3\]" {  } { { "CU.v" "" { Text "/home/egrapa/prog/NACA/CU.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701802066278 ""}  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701802066278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_5\|write_back\[27\] " "Latch ALU:inst_5\|write_back\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:inst_4\|ALU_op\[3\] " "Ports D and ENA on the latch are fed by the same signal CU:inst_4\|ALU_op\[3\]" {  } { { "CU.v" "" { Text "/home/egrapa/prog/NACA/CU.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701802066278 ""}  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701802066278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_5\|write_back\[28\] " "Latch ALU:inst_5\|write_back\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:inst_4\|ALU_op\[3\] " "Ports D and ENA on the latch are fed by the same signal CU:inst_4\|ALU_op\[3\]" {  } { { "CU.v" "" { Text "/home/egrapa/prog/NACA/CU.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701802066278 ""}  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701802066278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_5\|write_back\[29\] " "Latch ALU:inst_5\|write_back\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:inst_4\|ALU_op\[3\] " "Ports D and ENA on the latch are fed by the same signal CU:inst_4\|ALU_op\[3\]" {  } { { "CU.v" "" { Text "/home/egrapa/prog/NACA/CU.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701802066278 ""}  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701802066278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_5\|write_back\[30\] " "Latch ALU:inst_5\|write_back\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:inst_4\|ALU_op\[3\] " "Ports D and ENA on the latch are fed by the same signal CU:inst_4\|ALU_op\[3\]" {  } { { "CU.v" "" { Text "/home/egrapa/prog/NACA/CU.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701802066278 ""}  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701802066278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_5\|write_back\[31\] " "Latch ALU:inst_5\|write_back\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:inst_4\|ALU_op\[3\] " "Ports D and ENA on the latch are fed by the same signal CU:inst_4\|ALU_op\[3\]" {  } { { "CU.v" "" { Text "/home/egrapa/prog/NACA/CU.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701802066278 ""}  } { { "ALU.v" "" { Text "/home/egrapa/prog/NACA/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701802066278 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "NACA.v" "" { Text "/home/egrapa/prog/NACA/NACA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701802067388 "|NACA|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "NACA.v" "" { Text "/home/egrapa/prog/NACA/NACA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701802067388 "|NACA|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "NACA.v" "" { Text "/home/egrapa/prog/NACA/NACA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701802067388 "|NACA|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "NACA.v" "" { Text "/home/egrapa/prog/NACA/NACA.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701802067388 "|NACA|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "NACA.v" "" { Text "/home/egrapa/prog/NACA/NACA.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701802067388 "|NACA|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "NACA.v" "" { Text "/home/egrapa/prog/NACA/NACA.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701802067388 "|NACA|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "NACA.v" "" { Text "/home/egrapa/prog/NACA/NACA.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701802067388 "|NACA|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "NACA.v" "" { Text "/home/egrapa/prog/NACA/NACA.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701802067388 "|NACA|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "NACA.v" "" { Text "/home/egrapa/prog/NACA/NACA.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701802067388 "|NACA|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "NACA.v" "" { Text "/home/egrapa/prog/NACA/NACA.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701802067388 "|NACA|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "NACA.v" "" { Text "/home/egrapa/prog/NACA/NACA.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701802067388 "|NACA|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "NACA.v" "" { Text "/home/egrapa/prog/NACA/NACA.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701802067388 "|NACA|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "NACA.v" "" { Text "/home/egrapa/prog/NACA/NACA.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701802067388 "|NACA|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "NACA.v" "" { Text "/home/egrapa/prog/NACA/NACA.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701802067388 "|NACA|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701802067388 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701802067516 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "IMEM:inst_2\|altsyncram:mem_rtl_0\|altsyncram_dg51:auto_generated\|ALTSYNCRAM 9 " "Removed 9 MSB VCC or GND address nodes from RAM block \"IMEM:inst_2\|altsyncram:mem_rtl_0\|altsyncram_dg51:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_dg51.tdf" "" { Text "/home/egrapa/prog/NACA/db/altsyncram_dg51.tdf" 581 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NACA.v" "" { Text "/home/egrapa/prog/NACA/NACA.v" 34 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701802069300 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701802069548 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701802069548 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5754 " "Implemented 5754 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701802069746 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701802069746 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5701 " "Implemented 5701 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701802069746 ""} { "Info" "ICUT_CUT_TM_RAMS" "31 " "Implemented 31 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701802069746 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1701802069746 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701802069746 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 246 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 246 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "475 " "Peak virtual memory: 475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701802069758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 21:47:49 2023 " "Processing ended: Tue Dec  5 21:47:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701802069758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701802069758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701802069758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701802069758 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701802161101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701802161101 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 21:49:21 2023 " "Processing started: Tue Dec  5 21:49:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701802161101 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1701802161101 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp NACA -c NACA --netlist_type=sgate " "Command: quartus_npp NACA -c NACA --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1701802161102 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1701802161144 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "496 " "Peak virtual memory: 496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701802161190 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 21:49:21 2023 " "Processing ended: Tue Dec  5 21:49:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701802161190 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701802161190 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701802161190 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1701802161190 ""}
