Designed and implemented an AXI4-Lite interface with integrated memory to enable efficient read
and write operations, verifying correct functionality through simulation and waveform analysis in
Verilog.  
Waveform references for verification:  
- [Write Operation](https://www.edaplayground.com/w/x/WVc)  
- [Read Operation](https://www.edaplayground.com/w/x/8xg)

  


<img width="1920" height="1080" alt="AXI4-LITE (1)" src="https://github.com/user-attachments/assets/29d82c90-5c61-478f-ad20-b5cc0201fe05" />
