module testbench();

// set the time unit for the clock cycles
timeunit 10ns;
timeprecision 1ns;

logic clk = 0;
logic reset_h;
logic new_sample = 0;

endmodule 