# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {C:/e5-tp2/EV - 20/Simulacion/Simulations.mpf}
# Loading project Simulations
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture behaviour of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/Data.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity Data
# -- Compiling architecture SYN of data
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/InstrReg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstrReg
# -- Compiling architecture behaviour of InstrReg
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/KMux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity KMux
# -- Compiling architecture behaviour of KMux
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/latch16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Latch16
# -- Compiling architecture behaviour of Latch16
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/PCReg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PCReg
# -- Compiling architecture behaviour of PCReg
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/preLoadPC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity preLoadPC
# -- Compiling architecture behaviour of preLoadPC
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/Program.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity Program
# -- Compiling architecture SYN of program
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/RegisterBank.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity RegisterBank
# -- Compiling architecture behaviour of RegisterBank
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/Shifter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shifter
# -- Compiling architecture behaviour of shifter
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uc1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uc1
# -- Compiling architecture behaviour of uc1
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uc2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uc2
# -- Compiling architecture behaviour of uc2
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uI1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uI1
# -- Compiling architecture behaviour of uI1
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uI2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uI2
# -- Compiling architecture behaviour of uI2
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uI3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uI3
# -- Compiling architecture behaviour of uI3
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uIHandler.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uIHandler
# -- Compiling architecture bdf_type of uIHandler
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uIROM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity uIROM
# -- Compiling architecture SYN of uirom
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/Simulacion/uIHanderROM_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uIHandlerROM_tb
# -- Compiling architecture testbench of uIHandlerROM_tb
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/Simulacion/checkDependecies_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity checkDeps_tb
# -- Compiling architecture testbench of checkDeps_tb
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/Simulacion/CYBlock_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cyblock_tb
# -- Compiling architecture testbench of cyblock_tb
# 
# 
# 20 compiles, 0 failed with no errors.
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/CYBlock.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CYBlock
# -- Compiling architecture bdf_type of CYBlock
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/EV20.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity EV20
# -- Compiling architecture bdf_type of EV20
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/Simulacion/EV20_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EV20_tb
# -- Compiling architecture testbench of EV20_tb
# ** Error: C:/e5-tp2/EV - 20/Simulacion/EV20_tb.vhd(26): near "EOF": syntax error
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/Simulacion/EV20_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EV20_tb
# -- Compiling architecture testbench of EV20_tb
# 
# 
vsim -gui work.ev20_tb
# vsim -gui work.ev20_tb 
# Start time: 12:17:14 on May 28,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ev20_tb(testbench)
add wave -position insertpoint sim:/ev20_tb/*
quit -sim
# End time: 12:19:34 on May 28,2020, Elapsed time: 0:02:20
# Errors: 0, Warnings: 0
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/Simulacion/EV20_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EV20_tb
# -- Compiling architecture testbench of EV20_tb
# ** Error: C:/e5-tp2/EV - 20/Simulacion/EV20_tb.vhd(19): near "entero": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: C:/e5-tp2/EV - 20/Simulacion/EV20_tb.vhd(28): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/Simulacion/EV20_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EV20_tb
# -- Compiling architecture testbench of EV20_tb
# ** Error: C:/e5-tp2/EV - 20/Simulacion/EV20_tb.vhd(19): Symbol "EV20" has already been declared in this region.
# ** Error (suppressible): C:/e5-tp2/EV - 20/Simulacion/EV20_tb.vhd(19): (vcom-1141) Identifier "ev20" does not identify a component declaration.
# ** Error: C:/e5-tp2/EV - 20/Simulacion/EV20_tb.vhd(28): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/Simulacion/EV20_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EV20_tb
# -- Compiling architecture testbench of EV20_tb
# 
# 
vsim -gui work.ev20_tb
# vsim -gui work.ev20_tb 
# Start time: 12:23:18 on May 28,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ev20_tb(testbench)
# Loading work.ev20(bdf_type)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.preloadpc(behaviour)
# ** Warning: (vsim-3473) Component instance "b2v_inst1 : latchalushift" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ev20_tb/ev20Block File: C:/e5-tp2/EV - 20/EV20.vhd
# Loading work.cyblock(bdf_type)
# ** Warning: (vsim-3473) Component instance "b2v_inst : mux_0" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ev20_tb/ev20Block/b2v_inst10 File: C:/e5-tp2/EV - 20/CYBlock.vhd
# Loading altera_mf.altera_mf_components
# Loading work.data(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.uihandler(bdf_type)
# Loading work.uc2(behaviour)
# Loading work.ui3(behaviour)
# Loading work.uc1(behaviour)
# Loading work.ui1(behaviour)
# Loading work.ui2(behaviour)
# Loading work.registerbank(behaviour)
# Loading work.kmux(behaviour)
# Loading work.uirom(syn)
# Loading work.pcreg(behaviour)
# Loading work.program(syn)
# ** Warning: (vsim-3473) Component instance "b2v_inst8 : latchk" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ev20_tb/ev20Block File: C:/e5-tp2/EV - 20/EV20.vhd
# Loading work.instrreg(behaviour)
add wave -position insertpoint sim:/ev20_tb/ev20Block/*
# Can't move the Now cursor.
run
# ** Warning: (vsim-7) Failed to open VHDL file "Program.mif" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /ev20_tb/ev20Block/b2v_inst7/altsyncram_component
# ** Fatal: (vsim-7) Failed to open VHDL file "Program.mif" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Process: /ev20_tb/ev20Block/b2v_inst7/altsyncram_component/MEMORY File: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd
# Fatal error in Process MEMORY at C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd line 40292
# 
# HDL call sequence:
# Stopped at C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 40292 Subprogram read_my_memory
# called from  C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 41911 Process MEMORY
# 
restart -f
# ** Warning: (vsim-3473) Component instance "b2v_inst1 : latchalushift" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ev20_tb/ev20Block File: C:/e5-tp2/EV - 20/EV20.vhd
# ** Warning: (vsim-3473) Component instance "b2v_inst : mux_0" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ev20_tb/ev20Block/b2v_inst10 File: C:/e5-tp2/EV - 20/CYBlock.vhd
# ** Warning: (vsim-3473) Component instance "b2v_inst8 : latchk" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ev20_tb/ev20Block File: C:/e5-tp2/EV - 20/EV20.vhd
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ev20_tb/ev20Block/b2v_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ev20_tb/ev20Block/b2v_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ev20_tb/ev20Block/b2v_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ev20_tb/ev20Block/b2v_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 20 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_inst2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 20 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_inst2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 20 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_inst2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 20 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_inst2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 40 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_inst2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 40 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_inst2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 40 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_inst2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 40 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 40 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 40 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 60 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_inst2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 60 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_inst2
restart -f
# ** Warning: (vsim-3473) Component instance "b2v_inst1 : latchalushift" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ev20_tb/ev20Block File: C:/e5-tp2/EV - 20/EV20.vhd
# ** Warning: (vsim-3473) Component instance "b2v_inst : mux_0" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ev20_tb/ev20Block/b2v_inst10 File: C:/e5-tp2/EV - 20/CYBlock.vhd
# ** Warning: (vsim-3473) Component instance "b2v_inst8 : latchk" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ev20_tb/ev20Block File: C:/e5-tp2/EV - 20/EV20.vhd
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/LatchAluShift.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LatchAluShift
# -- Compiling architecture bdf_type of LatchAluShift
# 
# 
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ev20_tb/ev20Block/b2v_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ev20_tb/ev20Block/b2v_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ev20_tb/ev20Block/b2v_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ev20_tb/ev20Block/b2v_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 20 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_inst2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 20 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_inst2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 20 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_inst2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 20 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_inst2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 40 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_inst2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 40 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_inst2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 40 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_inst2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 40 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 40 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 40 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 60 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_inst2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 60 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_inst2
restart -f
# Loading work.latchalushift(bdf_type)
# Loading work.alu(behaviour)
# Loading work.shifter(behaviour)
# Loading work.latch16(behaviour)
# ** Warning: (vsim-3473) Component instance "b2v_inst : mux_0" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ev20_tb/ev20Block/b2v_inst10 File: C:/e5-tp2/EV - 20/CYBlock.vhd
# ** Warning: (vsim-3473) Component instance "b2v_inst8 : latchk" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ev20_tb/ev20Block File: C:/e5-tp2/EV - 20/EV20.vhd
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/LatchK.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LatchK
# -- Compiling architecture behaviour of LatchK
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/CYBlock.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CYBlock
# -- Compiling architecture bdf_type of CYBlock
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/EV20.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity EV20
# -- Compiling architecture bdf_type of EV20
# 
# 
restart -f
# Loading work.ev20(bdf_type)
# Loading work.cyblock(bdf_type)
# ** Warning: (vsim-3473) Component instance "b2v_inst : mymux" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ev20_tb/ev20Block/b2v_inst10 File: C:/e5-tp2/EV - 20/CYBlock.vhd
# Loading work.latchk(behaviour)
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/mymux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity myMux
# -- Compiling architecture behaviour of myMux
# 
# 
restart -f
# Loading work.mymux(behaviour)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ev20_tb/ev20Block/b2v_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ev20_tb/ev20Block/b2v_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ev20_tb/ev20Block/b2v_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ev20_tb/ev20Block/b2v_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 20 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_inst2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 20 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_inst2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 20 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_inst2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 20 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_inst2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 40 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_inst2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 40 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_inst2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 40 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_inst2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 40 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 40 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 40 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 60 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_inst2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 60 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_inst2
restart -f
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/EV20.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity EV20
# -- Compiling architecture bdf_type of EV20
# 
# 
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ev20_tb/ev20Block/b2v_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ev20_tb/ev20Block/b2v_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ev20_tb/ev20Block/b2v_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ev20_tb/ev20Block/b2v_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 20 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_inst2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 20 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_inst2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 20 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_inst2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 20 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_inst2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 40 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_inst2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 40 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_inst2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 40 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_inst2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 40 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 40 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 40 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_inst11/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 60 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_inst2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 60 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_inst2
quit -sim
# End time: 12:58:02 on May 28,2020, Elapsed time: 0:34:44
# Errors: 3, Warnings: 113
vsim -gui work.ev20_tb
# vsim -gui work.ev20_tb 
# Start time: 12:58:11 on May 28,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ev20_tb(testbench)
# Loading work.ev20(bdf_type)
# Loading work.cyblock(bdf_type)
# Loading work.mymux(behaviour)
# Loading altera_mf.altera_mf_components
# Loading work.data(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.instrreg(behaviour)
# Loading work.kmux(behaviour)
# Loading work.latchalushift(bdf_type)
# Loading work.alu(behaviour)
# Loading work.shifter(behaviour)
# Loading work.latch16(behaviour)
# Loading work.latchk(behaviour)
# Loading work.pcreg(behaviour)
# Loading work.preloadpc(behaviour)
# Loading work.program(syn)
# Loading work.registerbank(behaviour)
# Loading work.uihandler(bdf_type)
# Loading work.uc2(behaviour)
# Loading work.ui3(behaviour)
# Loading work.uc1(behaviour)
# Loading work.ui1(behaviour)
# Loading work.ui2(behaviour)
# Loading work.uirom(syn)
add wave -position insertpoint sim:/ev20_tb/*
add wave -position insertpoint sim:/ev20_tb/ev20Block/*
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ev20_tb/ev20Block/b2v_pLoadPC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ev20_tb/ev20Block/b2v_pLoadPC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ev20_tb/ev20Block/b2v_pLoadPC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /ev20_tb/ev20Block/b2v_pLoadPC
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 20 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_RegBank
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 20 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_RegBank
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 20 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_RegBank
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 20 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_RegBank
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_DataRAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_DataRAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_DataRAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_DataRAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_DataRAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_DataRAM/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 40 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_RegBank
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 40 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_RegBank
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 40 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_RegBank
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_DataRAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 40 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_DataRAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_DataRAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 40 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_DataRAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_DataRAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 40 ps  Iteration: 2  Instance: /ev20_tb/ev20Block/b2v_DataRAM/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 60 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_RegBank
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 60 ps  Iteration: 1  Instance: /ev20_tb/ev20Block/b2v_RegBank
add wave -position insertpoint sim:/ev20_tb/ev20Block/b2v_pLoadPC/*
# Can't move the Now cursor.
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uI1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uI1
# -- Compiling architecture behaviour of uI1
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/RegisterBank.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity RegisterBank
# -- Compiling architecture behaviour of RegisterBank
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture behaviour of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/Data.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity Data
# -- Compiling architecture SYN of data
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/InstrReg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstrReg
# -- Compiling architecture behaviour of InstrReg
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/KMux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity KMux
# -- Compiling architecture behaviour of KMux
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/latch16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Latch16
# -- Compiling architecture behaviour of Latch16
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/PCReg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PCReg
# -- Compiling architecture behaviour of PCReg
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/preLoadPC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity preLoadPC
# -- Compiling architecture behaviour of preLoadPC
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/Program.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity Program
# -- Compiling architecture SYN of program
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/RegisterBank.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity RegisterBank
# -- Compiling architecture behaviour of RegisterBank
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/Shifter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shifter
# -- Compiling architecture behaviour of shifter
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uc1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uc1
# -- Compiling architecture behaviour of uc1
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uc2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uc2
# -- Compiling architecture behaviour of uc2
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uI1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uI1
# -- Compiling architecture behaviour of uI1
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uI2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uI2
# -- Compiling architecture behaviour of uI2
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uI3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uI3
# -- Compiling architecture behaviour of uI3
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uIHandler.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uIHandler
# -- Compiling architecture bdf_type of uIHandler
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uIROM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity uIROM
# -- Compiling architecture SYN of uirom
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/Simulacion/uIHanderROM_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uIHandlerROM_tb
# -- Compiling architecture testbench of uIHandlerROM_tb
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/Simulacion/checkDependecies_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity checkDeps_tb
# -- Compiling architecture testbench of checkDeps_tb
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/Simulacion/CYBlock_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cyblock_tb
# -- Compiling architecture testbench of cyblock_tb
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/CYBlock.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CYBlock
# -- Compiling architecture bdf_type of CYBlock
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/EV20.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity EV20
# -- Compiling architecture bdf_type of EV20
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/Simulacion/EV20_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity EV20_tb
# -- Compiling architecture testbench of EV20_tb
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/LatchAluShift.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LatchAluShift
# -- Compiling architecture bdf_type of LatchAluShift
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/LatchK.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LatchK
# -- Compiling architecture behaviour of LatchK
# 
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/mymux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity myMux
# -- Compiling architecture behaviour of myMux
# 
# 
# 26 compiles, 0 failed with no errors.
quit -sim
# End time: 13:22:38 on May 28,2020, Elapsed time: 0:24:27
# Errors: 1, Warnings: 25
vsim -gui work.ev20_tb
# vsim -gui work.ev20_tb 
# Start time: 13:22:58 on May 28,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ev20_tb(testbench)
# Loading work.ev20(bdf_type)
# Loading work.cyblock(bdf_type)
# Loading work.mymux(behaviour)
# Loading altera_mf.altera_mf_components
# Loading work.data(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.instrreg(behaviour)
# Loading work.kmux(behaviour)
# Loading work.latchalushift(bdf_type)
# Loading work.alu(behaviour)
# Loading work.shifter(behaviour)
# Loading work.latch16(behaviour)
# Loading work.latchk(behaviour)
# Loading work.pcreg(behaviour)
# Loading work.preloadpc(behaviour)
# Loading work.program(syn)
# Loading work.registerbank(behaviour)
# Loading work.uihandler(bdf_type)
# Loading work.uc2(behaviour)
# Loading work.ui3(behaviour)
# Loading work.uc1(behaviour)
# Loading work.ui1(behaviour)
# Loading work.ui2(behaviour)
# Loading work.uirom(syn)
add wave -position insertpoint sim:/ev20_tb/ev20Block/*
run
# ** Fatal: (vsim-3734) Index value 35 is out of range 0 to 34.
#    Time: 20 ps  Iteration: 1  Process: /ev20_tb/ev20Block/b2v_RegBank/line__28 File: C:/e5-tp2/EV - 20/RegisterBank.vhd
# Fatal error in Process line__28 at C:/e5-tp2/EV - 20/RegisterBank.vhd line 42
# 
# HDL call sequence:
# Stopped at C:/e5-tp2/EV - 20/RegisterBank.vhd 42 Process line__28
# 
# vcom -work work -2002 -explicit -stats=none {C:/e5-tp2/EV - 20/uI1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uI1
# -- Compiling architecture behaviour of uI1
# 
# 
restart -f
# Loading work.ui1(behaviour)
run
run
quit -sim
# End time: 13:30:44 on May 28,2020, Elapsed time: 0:07:46
# Errors: 2, Warnings: 0
