<profile>

<section name = "Vivado HLS Report for 'depthwise_conv2d_fix_2'" level="0">
<item name = "Date">Wed Dec  4 20:23:17 2019
</item>
<item name = "Version">2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)</item>
<item name = "Project">HLS</item>
<item name = "Solution">network</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.40, 4.350, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, ?, -, -, 16, no</column>
<column name=" + Loop 1.1">?, ?, ?, -, -, 14 ~ 28, no</column>
<column name="  ++ Loop 1.1.1">?, ?, 26, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 18, -, -</column>
<column name="Expression">-, 0, 0, 1328</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 378</column>
<column name="Register">-, -, 2149, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 8, 2, 3</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="network_mul_mul_16s_16s_30_3_1_U77">network_mul_mul_16s_16s_30_3_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_3_1_U78">network_mul_mul_16s_16s_30_3_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_3_1_U79">network_mul_mul_16s_16s_30_3_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_3_1_U80">network_mul_mul_16s_16s_30_3_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_3_1_U81">network_mul_mul_16s_16s_30_3_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_3_1_U82">network_mul_mul_16s_16s_30_3_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_3_1_U83">network_mul_mul_16s_16s_30_3_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_3_1_U84">network_mul_mul_16s_16s_30_3_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_3_1_U85">network_mul_mul_16s_16s_30_3_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_3_1_U86">network_mul_mul_16s_16s_30_3_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_3_1_U87">network_mul_mul_16s_16s_30_3_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_3_1_U88">network_mul_mul_16s_16s_30_3_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_3_1_U89">network_mul_mul_16s_16s_30_3_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_3_1_U90">network_mul_mul_16s_16s_30_3_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_3_1_U91">network_mul_mul_16s_16s_30_3_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_3_1_U92">network_mul_mul_16s_16s_30_3_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_3_1_U93">network_mul_mul_16s_16s_30_3_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_3_1_U94">network_mul_mul_16s_16s_30_3_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp41_fu_616_p2">*, 0, 0, 51, 7, 9</column>
<column name="tmp5_0_1_fu_628_p2">*, 0, 0, 51, 7, 9</column>
<column name="tmp5_0_2_fu_640_p2">*, 0, 0, 51, 7, 9</column>
<column name="tmp7_fu_608_p2">*, 0, 0, 51, 6, 9</column>
<column name="buffer_6_0_2_2_fu_937_p2">+, 0, 0, 16, 16, 16</column>
<column name="buffer_6_1_2_2_fu_1163_p2">+, 0, 0, 16, 16, 16</column>
<column name="next_mul3_fu_427_p2">+, 0, 0, 15, 9, 9</column>
<column name="next_mul_fu_432_p2">+, 0, 0, 15, 9, 9</column>
<column name="out_d_4_fu_443_p2">+, 0, 0, 15, 5, 1</column>
<column name="out_h_4_fu_573_p2">+, 0, 0, 15, 5, 1</column>
<column name="out_w_4_1_fu_964_p2">+, 0, 0, 23, 16, 2</column>
<column name="tmp10_fu_1159_p2">+, 0, 0, 16, 16, 16</column>
<column name="tmp11_fu_1037_p2">+, 0, 0, 23, 16, 16</column>
<column name="tmp12_fu_1097_p2">+, 0, 0, 16, 16, 16</column>
<column name="tmp13_fu_1092_p2">+, 0, 0, 16, 16, 16</column>
<column name="tmp14_fu_1154_p2">+, 0, 0, 16, 16, 16</column>
<column name="tmp15_fu_1150_p2">+, 0, 0, 16, 16, 16</column>
<column name="tmp16_fu_1145_p2">+, 0, 0, 16, 16, 16</column>
<column name="tmp17_fu_1139_p2">+, 0, 0, 16, 16, 16</column>
<column name="tmp1_fu_905_p2">+, 0, 0, 23, 16, 16</column>
<column name="tmp24_fu_583_p2">+, 0, 0, 15, 9, 9</column>
<column name="tmp2_fu_916_p2">+, 0, 0, 16, 16, 16</column>
<column name="tmp3_fu_910_p2">+, 0, 0, 16, 16, 16</column>
<column name="tmp4_fu_928_p2">+, 0, 0, 16, 16, 16</column>
<column name="tmp5_fu_922_p2">+, 0, 0, 16, 16, 16</column>
<column name="tmp6_fu_589_p2">+, 0, 0, 15, 9, 9</column>
<column name="tmp8_fu_845_p2">+, 0, 0, 16, 16, 16</column>
<column name="tmp9_fu_839_p2">+, 0, 0, 16, 16, 16</column>
<column name="tmp_0_1_fu_595_p2">+, 0, 0, 15, 9, 1</column>
<column name="tmp_0_2_fu_600_p2">+, 0, 0, 15, 9, 2</column>
<column name="tmp_105_1_fu_960_p2">+, 0, 0, 24, 17, 17</column>
<column name="tmp_111_0_0_2_fu_666_p2">+, 0, 0, 24, 17, 2</column>
<column name="tmp_111_1_0_1_fu_950_p2">+, 0, 0, 24, 17, 1</column>
<column name="tmp_111_1_0_2_fu_955_p2">+, 0, 0, 24, 17, 2</column>
<column name="tmp_112_0_0_1_fu_686_p2">+, 0, 0, 24, 17, 17</column>
<column name="tmp_112_0_0_2_fu_691_p2">+, 0, 0, 24, 17, 17</column>
<column name="tmp_112_0_1_1_fu_712_p2">+, 0, 0, 24, 17, 17</column>
<column name="tmp_112_0_1_2_fu_724_p2">+, 0, 0, 24, 17, 17</column>
<column name="tmp_112_0_1_fu_708_p2">+, 0, 0, 24, 17, 17</column>
<column name="tmp_112_0_2_1_fu_740_p2">+, 0, 0, 24, 17, 17</column>
<column name="tmp_112_0_2_2_fu_744_p2">+, 0, 0, 24, 17, 17</column>
<column name="tmp_112_0_2_fu_728_p2">+, 0, 0, 24, 17, 17</column>
<column name="tmp_112_1_0_1_fu_970_p2">+, 0, 0, 24, 17, 17</column>
<column name="tmp_112_1_0_2_fu_974_p2">+, 0, 0, 24, 17, 17</column>
<column name="tmp_112_1_1_1_fu_986_p2">+, 0, 0, 24, 17, 17</column>
<column name="tmp_112_1_1_2_fu_990_p2">+, 0, 0, 24, 17, 17</column>
<column name="tmp_112_1_2_1_fu_994_p2">+, 0, 0, 24, 17, 17</column>
<column name="tmp_112_1_2_2_fu_998_p2">+, 0, 0, 24, 17, 17</column>
<column name="tmp_116_0_0_1_fu_484_p2">+, 0, 0, 15, 1, 8</column>
<column name="tmp_116_0_0_2_fu_494_p2">+, 0, 0, 15, 2, 8</column>
<column name="tmp_116_0_1_1_fu_514_p2">+, 0, 0, 15, 3, 8</column>
<column name="tmp_116_0_1_2_fu_524_p2">+, 0, 0, 15, 3, 8</column>
<column name="tmp_116_0_1_fu_504_p2">+, 0, 0, 15, 2, 8</column>
<column name="tmp_116_0_2_1_fu_544_p2">+, 0, 0, 15, 3, 8</column>
<column name="tmp_116_0_2_2_fu_554_p2">+, 0, 0, 15, 4, 8</column>
<column name="tmp_116_0_2_fu_534_p2">+, 0, 0, 15, 3, 8</column>
<column name="tmp_55_fu_474_p2">+, 0, 0, 15, 8, 8</column>
<column name="tmp_57_fu_661_p2">+, 0, 0, 24, 17, 17</column>
<column name="tmp_62_fu_942_p2">+, 0, 0, 24, 17, 17</column>
<column name="tmp_fu_933_p2">+, 0, 0, 16, 16, 16</column>
<column name="exitcond2_1_fu_695_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="exitcond2_fu_652_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="exitcond3_fu_568_p2">icmp, 0, 0, 11, 6, 6</column>
<column name="exitcond4_fu_437_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="tmp_111_0_0_s_fu_676_p2">or, 0, 0, 16, 16, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">149, 33, 1, 33</column>
<column name="input_r_address0">44, 9, 14, 126</column>
<column name="input_r_address1">41, 8, 14, 112</column>
<column name="kernel_0_address0">33, 6, 8, 48</column>
<column name="kernel_0_address1">27, 5, 8, 40</column>
<column name="out_d_reg_336">9, 2, 5, 10</column>
<column name="out_h_reg_371">9, 2, 5, 10</column>
<column name="out_w_reg_382">9, 2, 16, 32</column>
<column name="output_r_address0">15, 3, 14, 42</column>
<column name="output_r_d0">15, 3, 16, 48</column>
<column name="phi_mul2_reg_359">9, 2, 9, 18</column>
<column name="phi_mul_reg_347">9, 2, 9, 18</column>
<column name="reg_394">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">32, 0, 32, 0</column>
<column name="bias_addr_reg_1319">4, 0, 4, 0</column>
<column name="bias_load_reg_1768">16, 0, 16, 0</column>
<column name="buffer_6_0_2_2_reg_1824">16, 0, 16, 0</column>
<column name="buffer_6_1_2_2_reg_2033">16, 0, 16, 0</column>
<column name="exitcond2_1_reg_1497">1, 0, 1, 0</column>
<column name="exitcond2_reg_1450">1, 0, 1, 0</column>
<column name="input_load_65_reg_1531">16, 0, 16, 0</column>
<column name="input_load_66_reg_1561">16, 0, 16, 0</column>
<column name="input_load_67_reg_1571">16, 0, 16, 0</column>
<column name="input_load_68_reg_1601">16, 0, 16, 0</column>
<column name="input_load_69_reg_1611">16, 0, 16, 0</column>
<column name="input_load_70_reg_1631">16, 0, 16, 0</column>
<column name="input_load_71_reg_1641">16, 0, 16, 0</column>
<column name="kernel_0_addr_1_reg_1342">8, 0, 8, 0</column>
<column name="kernel_0_addr_2_reg_1347">8, 0, 8, 0</column>
<column name="kernel_0_addr_3_reg_1352">8, 0, 8, 0</column>
<column name="kernel_0_addr_4_reg_1357">8, 0, 8, 0</column>
<column name="kernel_0_addr_5_reg_1362">8, 0, 8, 0</column>
<column name="kernel_0_addr_6_reg_1367">8, 0, 8, 0</column>
<column name="kernel_0_addr_7_reg_1372">8, 0, 8, 0</column>
<column name="kernel_0_addr_8_reg_1377">8, 0, 8, 0</column>
<column name="kernel_0_addr_reg_1337">8, 0, 8, 0</column>
<column name="kernel_0_load_1_reg_1526">16, 0, 16, 0</column>
<column name="kernel_0_load_2_reg_1536">16, 0, 16, 0</column>
<column name="kernel_0_load_3_reg_1566">16, 0, 16, 0</column>
<column name="kernel_0_load_4_reg_1576">16, 0, 16, 0</column>
<column name="kernel_0_load_5_reg_1606">16, 0, 16, 0</column>
<column name="kernel_0_load_6_reg_1616">16, 0, 16, 0</column>
<column name="kernel_0_load_7_reg_1636">16, 0, 16, 0</column>
<column name="kernel_0_load_8_reg_1646">16, 0, 16, 0</column>
<column name="kernel_0_load_reg_1501">16, 0, 16, 0</column>
<column name="next_mul3_reg_1301">9, 0, 9, 0</column>
<column name="next_mul_reg_1306">9, 0, 9, 0</column>
<column name="out_d_4_reg_1314">5, 0, 5, 0</column>
<column name="out_d_reg_336">5, 0, 5, 0</column>
<column name="out_h_4_reg_1385">5, 0, 5, 0</column>
<column name="out_h_reg_371">5, 0, 5, 0</column>
<column name="out_w_4_1_reg_1853">16, 0, 16, 0</column>
<column name="out_w_reg_382">16, 0, 16, 0</column>
<column name="output_width_cast_reg_1273">6, 0, 16, 10</column>
<column name="phi_mul2_reg_359">9, 0, 9, 0</column>
<column name="phi_mul_reg_347">9, 0, 9, 0</column>
<column name="reg_394">16, 0, 16, 0</column>
<column name="reg_399">16, 0, 16, 0</column>
<column name="tmp11_reg_1933">16, 0, 16, 0</column>
<column name="tmp12_reg_1998">16, 0, 16, 0</column>
<column name="tmp14_reg_2028">16, 0, 16, 0</column>
<column name="tmp16_reg_2023">16, 0, 16, 0</column>
<column name="tmp1_reg_1809">16, 0, 16, 0</column>
<column name="tmp24_reg_1390">9, 0, 9, 0</column>
<column name="tmp2_reg_1814">16, 0, 16, 0</column>
<column name="tmp41_cast_reg_1417">16, 0, 17, 1</column>
<column name="tmp4_reg_1819">16, 0, 16, 0</column>
<column name="tmp5_0_1_cast_reg_1426">16, 0, 17, 1</column>
<column name="tmp5_0_2_cast_reg_1435">16, 0, 17, 1</column>
<column name="tmp6_reg_1397">9, 0, 9, 0</column>
<column name="tmp7_cast_reg_1444">15, 0, 17, 2</column>
<column name="tmp7_reg_1412">15, 0, 15, 0</column>
<column name="tmp8_reg_1804">16, 0, 16, 0</column>
<column name="tmp_0_1_reg_1402">9, 0, 9, 0</column>
<column name="tmp_0_2_reg_1407">9, 0, 9, 0</column>
<column name="tmp_105_1_reg_1848">17, 0, 17, 0</column>
<column name="tmp_111_0_0_2_reg_1466">17, 0, 17, 0</column>
<column name="tmp_111_0_0_cast_reg_1478">15, 0, 17, 2</column>
<column name="tmp_111_1_0_1_reg_1834">16, 0, 17, 1</column>
<column name="tmp_111_1_0_2_reg_1841">16, 0, 17, 1</column>
<column name="tmp_112_0_0_1_reg_1487">17, 0, 17, 0</column>
<column name="tmp_112_0_0_2_reg_1492">17, 0, 17, 0</column>
<column name="tmp_112_0_1_1_reg_1521">17, 0, 17, 0</column>
<column name="tmp_112_0_1_2_reg_1551">17, 0, 17, 0</column>
<column name="tmp_112_0_1_reg_1516">17, 0, 17, 0</column>
<column name="tmp_112_0_2_1_reg_1591">17, 0, 17, 0</column>
<column name="tmp_112_0_2_2_reg_1596">17, 0, 17, 0</column>
<column name="tmp_112_0_2_reg_1556">17, 0, 17, 0</column>
<column name="tmp_112_1_0_1_reg_1858">17, 0, 17, 0</column>
<column name="tmp_112_1_0_2_reg_1863">17, 0, 17, 0</column>
<column name="tmp_112_1_1_1_reg_1888">17, 0, 17, 0</column>
<column name="tmp_112_1_1_2_reg_1893">17, 0, 17, 0</column>
<column name="tmp_112_1_2_1_reg_1903">17, 0, 17, 0</column>
<column name="tmp_112_1_2_2_reg_1908">17, 0, 17, 0</column>
<column name="tmp_114_0_0_1_cast_reg_1696">30, 0, 30, 0</column>
<column name="tmp_114_0_1_1_cast_reg_1730">30, 0, 30, 0</column>
<column name="tmp_114_0_2_1_cast_reg_1662">30, 0, 30, 0</column>
<column name="tmp_118_0_0_1_cast_reg_1702">30, 0, 30, 0</column>
<column name="tmp_118_0_0_2_cast_reg_1713">30, 0, 30, 0</column>
<column name="tmp_118_0_1_1_cast_reg_1736">30, 0, 30, 0</column>
<column name="tmp_118_0_1_2_cast_reg_1747">30, 0, 30, 0</column>
<column name="tmp_118_0_1_cast_reg_1724">30, 0, 30, 0</column>
<column name="tmp_118_0_2_1_cast_reg_1668">30, 0, 30, 0</column>
<column name="tmp_118_0_2_2_cast_reg_1679">30, 0, 30, 0</column>
<column name="tmp_118_0_2_cast_reg_1656">30, 0, 30, 0</column>
<column name="tmp_118_0_cast_reg_1690">30, 0, 30, 0</column>
<column name="tmp_119_0_0_1_reg_1779">30, 0, 30, 0</column>
<column name="tmp_119_0_0_2_reg_1784">30, 0, 30, 0</column>
<column name="tmp_119_0_1_1_reg_1794">30, 0, 30, 0</column>
<column name="tmp_119_0_1_2_reg_1799">30, 0, 30, 0</column>
<column name="tmp_119_0_1_reg_1789">30, 0, 30, 0</column>
<column name="tmp_119_0_2_1_reg_1758">30, 0, 30, 0</column>
<column name="tmp_119_0_2_2_reg_1763">30, 0, 30, 0</column>
<column name="tmp_119_0_2_reg_1753">30, 0, 30, 0</column>
<column name="tmp_119_1_0_1_reg_1968">30, 0, 30, 0</column>
<column name="tmp_119_1_0_2_reg_1973">30, 0, 30, 0</column>
<column name="tmp_119_1_1_1_reg_1988">30, 0, 30, 0</column>
<column name="tmp_119_1_1_2_reg_1993">30, 0, 30, 0</column>
<column name="tmp_119_1_1_reg_1883">30, 0, 30, 0</column>
<column name="tmp_119_1_2_1_reg_2013">30, 0, 30, 0</column>
<column name="tmp_119_1_2_2_reg_2018">30, 0, 30, 0</column>
<column name="tmp_119_1_2_reg_1898">30, 0, 30, 0</column>
<column name="tmp_119_1_reg_1868">30, 0, 30, 0</column>
<column name="tmp_121_1_1_1_reg_2003">16, 0, 16, 0</column>
<column name="tmp_121_1_1_2_reg_2008">16, 0, 16, 0</column>
<column name="tmp_121_1_1_reg_1913">16, 0, 16, 0</column>
<column name="tmp_121_1_2_reg_1928">16, 0, 16, 0</column>
<column name="tmp_55_reg_1324">8, 0, 8, 0</column>
<column name="tmp_57_reg_1461">17, 0, 17, 0</column>
<column name="tmp_60_reg_1774">30, 0, 30, 0</column>
<column name="tmp_62_reg_1829">17, 0, 17, 0</column>
<column name="tmp_80_cast1_cast_reg_1284">7, 0, 16, 9</column>
<column name="tmp_81_cast_reg_1291">6, 0, 9, 3</column>
<column name="tmp_82_cast_cast_reg_1296">6, 0, 15, 9</column>
<column name="tmp_89_cast_reg_1454">16, 0, 17, 1</column>
<column name="tmp_cast_reg_1279">7, 0, 9, 2</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="input_height">in, 7, ap_none, input_height, scalar</column>
<column name="input_width">in, 6, ap_none, input_width, scalar</column>
<column name="input_r_address0">out, 14, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="input_r_address1">out, 14, ap_memory, input_r, array</column>
<column name="input_r_ce1">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q1">in, 16, ap_memory, input_r, array</column>
<column name="output_height">in, 6, ap_none, output_height, scalar</column>
<column name="output_width">in, 6, ap_none, output_width, scalar</column>
<column name="output_r_address0">out, 14, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
<column name="bias_address0">out, 4, ap_memory, bias, array</column>
<column name="bias_ce0">out, 1, ap_memory, bias, array</column>
<column name="bias_q0">in, 16, ap_memory, bias, array</column>
<column name="kernel_0_address0">out, 8, ap_memory, kernel_0, array</column>
<column name="kernel_0_ce0">out, 1, ap_memory, kernel_0, array</column>
<column name="kernel_0_q0">in, 16, ap_memory, kernel_0, array</column>
<column name="kernel_0_address1">out, 8, ap_memory, kernel_0, array</column>
<column name="kernel_0_ce1">out, 1, ap_memory, kernel_0, array</column>
<column name="kernel_0_q1">in, 16, ap_memory, kernel_0, array</column>
</table>
</item>
</section>
</profile>
