
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.12+45 (git sha1 UNKNOWN, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /openlane/designs/blabla/src/blabla.v
Parsing SystemVerilog input from `/openlane/designs/blabla/src/blabla.v' to AST representation.
Generating RTLIL representation for module `\blabla'.
Warning: Replacing memory \data_out_logic.lsb_block_state with list of registers. See /openlane/designs/blabla/src/blabla.v:512, /openlane/designs/blabla/src/blabla.v:502
Warning: Replacing memory \data_out_logic.msb_block_state with list of registers. See /openlane/designs/blabla/src/blabla.v:502, /openlane/designs/blabla/src/blabla.v:501
Warning: Replacing memory \state_new with list of registers. See /openlane/designs/blabla/src/blabla.v:377
Warning: Replacing memory \init_state_word with list of registers. See /openlane/designs/blabla/src/blabla.v:332
Warning: Replacing memory \state_reg with list of registers. See /openlane/designs/blabla/src/blabla.v:261
Generating RTLIL representation for module `\blabla_qr'.
Successfully finished Verilog frontend.

2. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/blabla/runs/mod11/tmp/synthesis/hierarchy.dot'.
Dumping module blabla to page 1.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \blabla
Used module:     \blabla_qr

3.2. Analyzing design hierarchy..
Top module:  \blabla
Used module:     \blabla_qr
Removed 0 unused modules.

4. Executing TRIBUF pass.

5. Executing SYNTH pass.

5.1. Executing HIERARCHY pass (managing design hierarchy).

5.1.1. Analyzing design hierarchy..
Top module:  \blabla
Used module:     \blabla_qr

5.1.2. Analyzing design hierarchy..
Top module:  \blabla
Used module:     \blabla_qr
Removed 0 unused modules.

5.2. Executing PROC pass (convert processes to netlists).

5.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 6 switch rules as full_case in process $proc$/openlane/designs/blabla/src/blabla.v:605$114 in module blabla.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/blabla/src/blabla.v:571$110 in module blabla.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/blabla/src/blabla.v:547$108 in module blabla.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/blabla/src/blabla.v:523$106 in module blabla.
Removed 1 dead cases from process $proc$/openlane/designs/blabla/src/blabla.v:372$55 in module blabla.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/blabla/src/blabla.v:372$55 in module blabla.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/blabla/src/blabla.v:312$34 in module blabla.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/blabla/src/blabla.v:254$32 in module blabla.
Removed a total of 1 dead cases.

5.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 185 assignments to connections.

5.2.4. Executing PROC_INIT pass (extract init attributes).

5.2.5. Executing PROC_ARST pass (detect async resets in processes).

5.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\blabla_qr.$proc$/openlane/designs/blabla/src/blabla.v:742$118'.
Creating decoders for process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:605$114'.
     1/40: $6\blabla_ctrl_we[0:0]
     2/40: $6\blabla_ctrl_new[2:0]
     3/40: $3\block_ctr_inc[0:0]
     4/40: $3\data_out_valid_we[0:0]
     5/40: $3\data_out_valid_new[0:0]
     6/40: $4\ready_we[0:0]
     7/40: $4\ready_new[0:0]
     8/40: $5\blabla_ctrl_we[0:0]
     9/40: $5\blabla_ctrl_new[2:0]
    10/40: $3\block_ctr_set[0:0]
    11/40: $2\data_out_valid_we[0:0]
    12/40: $2\data_out_valid_new[0:0]
    13/40: $3\ready_we[0:0]
    14/40: $3\ready_new[0:0]
    15/40: $2\block_ctr_inc[0:0]
    16/40: $4\blabla_ctrl_we[0:0]
    17/40: $4\blabla_ctrl_new[2:0]
    18/40: $3\blabla_ctrl_we[0:0]
    19/40: $3\blabla_ctrl_new[2:0]
    20/40: $2\dr_ctr_inc[0:0]
    21/40: $2\blabla_ctrl_we[0:0]
    22/40: $2\blabla_ctrl_new[2:0]
    23/40: $2\ready_we[0:0]
    24/40: $2\ready_new[0:0]
    25/40: $2\block_ctr_set[0:0]
    26/40: $1\blabla_ctrl_we[0:0]
    27/40: $1\blabla_ctrl_new[2:0]
    28/40: $1\ready_we[0:0]
    29/40: $1\ready_new[0:0]
    30/40: $1\block_ctr_set[0:0]
    31/40: $1\update_output[0:0]
    32/40: $1\update_state[0:0]
    33/40: $1\init_state[0:0]
    34/40: $1\block_ctr_inc[0:0]
    35/40: $1\dr_ctr_rst[0:0]
    36/40: $1\dr_ctr_inc[0:0]
    37/40: $1\qr_ctr_rst[0:0]
    38/40: $1\qr_ctr_inc[0:0]
    39/40: $1\data_out_valid_we[0:0]
    40/40: $1\data_out_valid_new[0:0]
Creating decoders for process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:571$110'.
     1/10: $3\block1_ctr_we[0:0]
     2/10: $3\block1_ctr_new[31:0]
     3/10: $2\block1_ctr_we[0:0]
     4/10: $2\block1_ctr_new[31:0]
     5/10: $2\block0_ctr_we[0:0]
     6/10: $2\block0_ctr_new[31:0]
     7/10: $1\block1_ctr_we[0:0]
     8/10: $1\block0_ctr_we[0:0]
     9/10: $1\block1_ctr_new[31:0]
    10/10: $1\block0_ctr_new[31:0]
Creating decoders for process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:547$108'.
     1/4: $2\dr_ctr_we[0:0]
     2/4: $2\dr_ctr_new[3:0]
     3/4: $1\dr_ctr_we[0:0]
     4/4: $1\dr_ctr_new[3:0]
Creating decoders for process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:523$106'.
     1/4: $2\qr_ctr_we[0:0]
     2/4: $2\qr_ctr_new[0:0]
     3/4: $1\qr_ctr_we[0:0]
     4/4: $1\qr_ctr_new[0:0]
Creating decoders for process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
Creating decoders for process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:372$55'.
     1/83: $3\state_new[15][63:0]
     2/83: $3\state_new[11][63:0]
     3/83: $3\state_new[7][63:0]
     4/83: $3\state_new[3][63:0]
     5/83: $3\state_new[14][63:0]
     6/83: $3\state_new[10][63:0]
     7/83: $3\state_new[6][63:0]
     8/83: $3\state_new[2][63:0]
     9/83: $3\state_new[13][63:0]
    10/83: $3\state_new[9][63:0]
    11/83: $3\state_new[5][63:0]
    12/83: $3\state_new[1][63:0]
    13/83: $3\state_new[12][63:0]
    14/83: $3\state_new[8][63:0]
    15/83: $3\state_new[4][63:0]
    16/83: $3\state_new[0][63:0]
    17/83: $2\qr3_d[63:0]
    18/83: $2\qr3_c[63:0]
    19/83: $2\qr3_b[63:0]
    20/83: $2\qr3_a[63:0]
    21/83: $2\qr2_d[63:0]
    22/83: $2\qr2_c[63:0]
    23/83: $2\qr2_b[63:0]
    24/83: $2\qr2_a[63:0]
    25/83: $2\qr1_d[63:0]
    26/83: $2\qr1_c[63:0]
    27/83: $2\qr1_b[63:0]
    28/83: $2\qr1_a[63:0]
    29/83: $2\qr0_d[63:0]
    30/83: $2\qr0_c[63:0]
    31/83: $2\qr0_b[63:0]
    32/83: $2\qr0_a[63:0]
    33/83: $2\state_new[15][63:0]
    34/83: $2\state_new[14][63:0]
    35/83: $2\state_new[13][63:0]
    36/83: $2\state_new[12][63:0]
    37/83: $2\state_new[11][63:0]
    38/83: $2\state_new[10][63:0]
    39/83: $2\state_new[9][63:0]
    40/83: $2\state_new[8][63:0]
    41/83: $2\state_new[7][63:0]
    42/83: $2\state_new[6][63:0]
    43/83: $2\state_new[5][63:0]
    44/83: $2\state_new[4][63:0]
    45/83: $2\state_new[3][63:0]
    46/83: $2\state_new[2][63:0]
    47/83: $2\state_new[1][63:0]
    48/83: $2\state_new[0][63:0]
    49/83: $1\qr3_d[63:0]
    50/83: $1\qr3_c[63:0]
    51/83: $1\qr3_b[63:0]
    52/83: $1\qr3_a[63:0]
    53/83: $1\qr2_d[63:0]
    54/83: $1\qr2_c[63:0]
    55/83: $1\qr2_b[63:0]
    56/83: $1\qr2_a[63:0]
    57/83: $1\qr1_d[63:0]
    58/83: $1\qr1_c[63:0]
    59/83: $1\qr1_b[63:0]
    60/83: $1\qr1_a[63:0]
    61/83: $1\qr0_d[63:0]
    62/83: $1\qr0_c[63:0]
    63/83: $1\qr0_b[63:0]
    64/83: $1\qr0_a[63:0]
    65/83: $2\state_we[0:0]
    66/83: $1\state_we[0:0]
    67/83: $1\state_logic.i[31:0]
    68/83: $1\state_new[15][63:0]
    69/83: $1\state_new[14][63:0]
    70/83: $1\state_new[13][63:0]
    71/83: $1\state_new[12][63:0]
    72/83: $1\state_new[11][63:0]
    73/83: $1\state_new[10][63:0]
    74/83: $1\state_new[9][63:0]
    75/83: $1\state_new[8][63:0]
    76/83: $1\state_new[7][63:0]
    77/83: $1\state_new[6][63:0]
    78/83: $1\state_new[5][63:0]
    79/83: $1\state_new[4][63:0]
    80/83: $1\state_new[3][63:0]
    81/83: $1\state_new[2][63:0]
    82/83: $1\state_new[1][63:0]
    83/83: $1\state_new[0][63:0]
Creating decoders for process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
     1/8: $1\init_state_word[11][31:0]
     2/8: $1\init_state_word[10][31:0]
     3/8: $1\init_state_word[9][31:0]
     4/8: $1\init_state_word[8][31:0]
     5/8: $1\init_state_word[3][31:0]
     6/8: $1\init_state_word[2][31:0]
     7/8: $1\init_state_word[1][31:0]
     8/8: $1\init_state_word[0][31:0]
Creating decoders for process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:254$32'.
     1/26: $2\reg_update.i[31:0]
     2/26: $1\reg_update.i[31:0]
     3/26: $0\state_reg[15][63:0]
     4/26: $0\state_reg[14][63:0]
     5/26: $0\state_reg[13][63:0]
     6/26: $0\state_reg[12][63:0]
     7/26: $0\state_reg[11][63:0]
     8/26: $0\state_reg[10][63:0]
     9/26: $0\state_reg[9][63:0]
    10/26: $0\state_reg[8][63:0]
    11/26: $0\state_reg[7][63:0]
    12/26: $0\state_reg[6][63:0]
    13/26: $0\state_reg[5][63:0]
    14/26: $0\state_reg[4][63:0]
    15/26: $0\state_reg[3][63:0]
    16/26: $0\state_reg[2][63:0]
    17/26: $0\state_reg[1][63:0]
    18/26: $0\state_reg[0][63:0]
    19/26: $0\blabla_ctrl_reg[2:0]
    20/26: $0\ready_reg[0:0]
    21/26: $0\block1_ctr_reg[31:0]
    22/26: $0\block0_ctr_reg[31:0]
    23/26: $0\dr_ctr_reg[3:0]
    24/26: $0\qr_ctr_reg[0:0]
    25/26: $0\data_out_valid_reg[0:0]
    26/26: $0\data_out_reg[511:0]

5.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\blabla_qr.\internal_a_prim' from process `\blabla_qr.$proc$/openlane/designs/blabla/src/blabla.v:742$118'.
No latch inferred for signal `\blabla_qr.\internal_b_prim' from process `\blabla_qr.$proc$/openlane/designs/blabla/src/blabla.v:742$118'.
No latch inferred for signal `\blabla_qr.\internal_c_prim' from process `\blabla_qr.$proc$/openlane/designs/blabla/src/blabla.v:742$118'.
No latch inferred for signal `\blabla_qr.\internal_d_prim' from process `\blabla_qr.$proc$/openlane/designs/blabla/src/blabla.v:742$118'.
No latch inferred for signal `\blabla_qr.\qr.a0' from process `\blabla_qr.$proc$/openlane/designs/blabla/src/blabla.v:742$118'.
No latch inferred for signal `\blabla_qr.\qr.a1' from process `\blabla_qr.$proc$/openlane/designs/blabla/src/blabla.v:742$118'.
No latch inferred for signal `\blabla_qr.\qr.b0' from process `\blabla_qr.$proc$/openlane/designs/blabla/src/blabla.v:742$118'.
No latch inferred for signal `\blabla_qr.\qr.b1' from process `\blabla_qr.$proc$/openlane/designs/blabla/src/blabla.v:742$118'.
No latch inferred for signal `\blabla_qr.\qr.b2' from process `\blabla_qr.$proc$/openlane/designs/blabla/src/blabla.v:742$118'.
No latch inferred for signal `\blabla_qr.\qr.b3' from process `\blabla_qr.$proc$/openlane/designs/blabla/src/blabla.v:742$118'.
No latch inferred for signal `\blabla_qr.\qr.c0' from process `\blabla_qr.$proc$/openlane/designs/blabla/src/blabla.v:742$118'.
No latch inferred for signal `\blabla_qr.\qr.c1' from process `\blabla_qr.$proc$/openlane/designs/blabla/src/blabla.v:742$118'.
No latch inferred for signal `\blabla_qr.\qr.d0' from process `\blabla_qr.$proc$/openlane/designs/blabla/src/blabla.v:742$118'.
No latch inferred for signal `\blabla_qr.\qr.d1' from process `\blabla_qr.$proc$/openlane/designs/blabla/src/blabla.v:742$118'.
No latch inferred for signal `\blabla_qr.\qr.d2' from process `\blabla_qr.$proc$/openlane/designs/blabla/src/blabla.v:742$118'.
No latch inferred for signal `\blabla_qr.\qr.d3' from process `\blabla_qr.$proc$/openlane/designs/blabla/src/blabla.v:742$118'.
No latch inferred for signal `\blabla.\data_out_valid_new' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:605$114'.
No latch inferred for signal `\blabla.\data_out_valid_we' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:605$114'.
No latch inferred for signal `\blabla.\qr_ctr_inc' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:605$114'.
No latch inferred for signal `\blabla.\qr_ctr_rst' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:605$114'.
No latch inferred for signal `\blabla.\dr_ctr_inc' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:605$114'.
No latch inferred for signal `\blabla.\dr_ctr_rst' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:605$114'.
No latch inferred for signal `\blabla.\block_ctr_inc' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:605$114'.
No latch inferred for signal `\blabla.\block_ctr_set' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:605$114'.
No latch inferred for signal `\blabla.\ready_new' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:605$114'.
No latch inferred for signal `\blabla.\ready_we' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:605$114'.
No latch inferred for signal `\blabla.\blabla_ctrl_new' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:605$114'.
No latch inferred for signal `\blabla.\blabla_ctrl_we' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:605$114'.
No latch inferred for signal `\blabla.\init_state' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:605$114'.
No latch inferred for signal `\blabla.\update_state' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:605$114'.
No latch inferred for signal `\blabla.\update_output' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:605$114'.
No latch inferred for signal `\blabla.\block0_ctr_new' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:571$110'.
No latch inferred for signal `\blabla.\block0_ctr_we' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:571$110'.
No latch inferred for signal `\blabla.\block1_ctr_new' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:571$110'.
No latch inferred for signal `\blabla.\block1_ctr_we' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:571$110'.
No latch inferred for signal `\blabla.\dr_ctr_new' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:547$108'.
No latch inferred for signal `\blabla.\dr_ctr_we' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:547$108'.
No latch inferred for signal `\blabla.\qr_ctr_new' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:523$106'.
No latch inferred for signal `\blabla.\qr_ctr_we' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:523$106'.
No latch inferred for signal `\blabla.\data_out_new' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\data_out_logic.i' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\data_out_logic.block_state' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:502$16.$result' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:502$16.op' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:502$17.$result' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:502$17.op' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:502$18.$result' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:502$18.op' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:502$19.$result' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:502$19.op' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:502$20.$result' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:502$20.op' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:502$21.$result' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:502$21.op' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:502$22.$result' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:502$22.op' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:502$23.$result' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:502$23.op' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:502$24.$result' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:502$24.op' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:502$25.$result' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:502$25.op' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:502$26.$result' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:502$26.op' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:502$27.$result' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:502$27.op' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:502$28.$result' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:502$28.op' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:502$29.$result' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:502$29.op' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:502$30.$result' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:502$30.op' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:502$31.$result' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:502$31.op' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\data_out_logic.msb_block_state[0]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\data_out_logic.msb_block_state[1]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\data_out_logic.msb_block_state[2]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\data_out_logic.msb_block_state[3]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\data_out_logic.msb_block_state[4]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\data_out_logic.msb_block_state[5]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\data_out_logic.msb_block_state[6]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\data_out_logic.msb_block_state[7]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\data_out_logic.msb_block_state[8]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\data_out_logic.msb_block_state[9]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\data_out_logic.msb_block_state[10]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\data_out_logic.msb_block_state[11]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\data_out_logic.msb_block_state[12]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\data_out_logic.msb_block_state[13]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\data_out_logic.msb_block_state[14]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\data_out_logic.msb_block_state[15]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\data_out_logic.lsb_block_state[0]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\data_out_logic.lsb_block_state[1]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\data_out_logic.lsb_block_state[2]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\data_out_logic.lsb_block_state[3]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\data_out_logic.lsb_block_state[4]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\data_out_logic.lsb_block_state[5]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\data_out_logic.lsb_block_state[6]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\data_out_logic.lsb_block_state[7]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\data_out_logic.lsb_block_state[8]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\data_out_logic.lsb_block_state[9]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\data_out_logic.lsb_block_state[10]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\data_out_logic.lsb_block_state[11]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\data_out_logic.lsb_block_state[12]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\data_out_logic.lsb_block_state[13]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\data_out_logic.lsb_block_state[14]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\data_out_logic.lsb_block_state[15]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
No latch inferred for signal `\blabla.\state_we' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:372$55'.
No latch inferred for signal `\blabla.\qr0_a' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:372$55'.
No latch inferred for signal `\blabla.\qr0_b' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:372$55'.
No latch inferred for signal `\blabla.\qr0_c' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:372$55'.
No latch inferred for signal `\blabla.\qr0_d' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:372$55'.
No latch inferred for signal `\blabla.\qr1_a' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:372$55'.
No latch inferred for signal `\blabla.\qr1_b' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:372$55'.
No latch inferred for signal `\blabla.\qr1_c' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:372$55'.
No latch inferred for signal `\blabla.\qr1_d' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:372$55'.
No latch inferred for signal `\blabla.\qr2_a' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:372$55'.
No latch inferred for signal `\blabla.\qr2_b' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:372$55'.
No latch inferred for signal `\blabla.\qr2_c' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:372$55'.
No latch inferred for signal `\blabla.\qr2_d' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:372$55'.
No latch inferred for signal `\blabla.\qr3_a' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:372$55'.
No latch inferred for signal `\blabla.\qr3_b' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:372$55'.
No latch inferred for signal `\blabla.\qr3_c' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:372$55'.
No latch inferred for signal `\blabla.\qr3_d' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:372$55'.
No latch inferred for signal `\blabla.\state_logic.i' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:372$55'.
No latch inferred for signal `\blabla.\state_new[0]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:372$55'.
No latch inferred for signal `\blabla.\state_new[1]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:372$55'.
No latch inferred for signal `\blabla.\state_new[2]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:372$55'.
No latch inferred for signal `\blabla.\state_new[3]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:372$55'.
No latch inferred for signal `\blabla.\state_new[4]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:372$55'.
No latch inferred for signal `\blabla.\state_new[5]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:372$55'.
No latch inferred for signal `\blabla.\state_new[6]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:372$55'.
No latch inferred for signal `\blabla.\state_new[7]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:372$55'.
No latch inferred for signal `\blabla.\state_new[8]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:372$55'.
No latch inferred for signal `\blabla.\state_new[9]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:372$55'.
No latch inferred for signal `\blabla.\state_new[10]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:372$55'.
No latch inferred for signal `\blabla.\state_new[11]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:372$55'.
No latch inferred for signal `\blabla.\state_new[12]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:372$55'.
No latch inferred for signal `\blabla.\state_new[13]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:372$55'.
No latch inferred for signal `\blabla.\state_new[14]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:372$55'.
No latch inferred for signal `\blabla.\state_new[15]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:372$55'.
No latch inferred for signal `\blabla.\init_state_logic.key0' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\init_state_logic.key1' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\init_state_logic.key2' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\init_state_logic.key3' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\init_state_logic.key4' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\init_state_logic.key5' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\init_state_logic.key6' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\init_state_logic.key7' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:323$6.$result' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:323$6.op' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:324$7.$result' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:324$7.op' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:325$8.$result' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:325$8.op' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:326$9.$result' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:326$9.op' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:327$10.$result' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:327$10.op' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:328$11.$result' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:328$11.op' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:329$12.$result' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:329$12.op' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:330$13.$result' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:330$13.op' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:338$14.$result' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:338$14.op' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:339$15.$result' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\l2b$func$/openlane/designs/blabla/src/blabla.v:339$15.op' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\init_state_word[0]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\init_state_word[1]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\init_state_word[2]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\init_state_word[3]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\init_state_word[4]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\init_state_word[5]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\init_state_word[6]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\init_state_word[7]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\init_state_word[8]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\init_state_word[9]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\init_state_word[10]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\init_state_word[11]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\init_state_word[12]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\init_state_word[13]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\init_state_word[14]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
No latch inferred for signal `\blabla.\init_state_word[15]' from process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.

5.2.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\blabla.\data_out_reg' using process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:254$32'.
  created $dff cell `$procdff$976' with positive edge clock.
Creating register for signal `\blabla.\data_out_valid_reg' using process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:254$32'.
  created $dff cell `$procdff$977' with positive edge clock.
Creating register for signal `\blabla.\qr_ctr_reg' using process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:254$32'.
  created $dff cell `$procdff$978' with positive edge clock.
Creating register for signal `\blabla.\dr_ctr_reg' using process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:254$32'.
  created $dff cell `$procdff$979' with positive edge clock.
Creating register for signal `\blabla.\block0_ctr_reg' using process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:254$32'.
  created $dff cell `$procdff$980' with positive edge clock.
Creating register for signal `\blabla.\block1_ctr_reg' using process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:254$32'.
  created $dff cell `$procdff$981' with positive edge clock.
Creating register for signal `\blabla.\ready_reg' using process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:254$32'.
  created $dff cell `$procdff$982' with positive edge clock.
Creating register for signal `\blabla.\blabla_ctrl_reg' using process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:254$32'.
  created $dff cell `$procdff$983' with positive edge clock.
Creating register for signal `\blabla.\reg_update.i' using process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:254$32'.
  created $dff cell `$procdff$984' with positive edge clock.
Creating register for signal `\blabla.\state_reg[0]' using process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:254$32'.
  created $dff cell `$procdff$985' with positive edge clock.
Creating register for signal `\blabla.\state_reg[1]' using process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:254$32'.
  created $dff cell `$procdff$986' with positive edge clock.
Creating register for signal `\blabla.\state_reg[2]' using process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:254$32'.
  created $dff cell `$procdff$987' with positive edge clock.
Creating register for signal `\blabla.\state_reg[3]' using process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:254$32'.
  created $dff cell `$procdff$988' with positive edge clock.
Creating register for signal `\blabla.\state_reg[4]' using process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:254$32'.
  created $dff cell `$procdff$989' with positive edge clock.
Creating register for signal `\blabla.\state_reg[5]' using process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:254$32'.
  created $dff cell `$procdff$990' with positive edge clock.
Creating register for signal `\blabla.\state_reg[6]' using process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:254$32'.
  created $dff cell `$procdff$991' with positive edge clock.
Creating register for signal `\blabla.\state_reg[7]' using process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:254$32'.
  created $dff cell `$procdff$992' with positive edge clock.
Creating register for signal `\blabla.\state_reg[8]' using process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:254$32'.
  created $dff cell `$procdff$993' with positive edge clock.
Creating register for signal `\blabla.\state_reg[9]' using process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:254$32'.
  created $dff cell `$procdff$994' with positive edge clock.
Creating register for signal `\blabla.\state_reg[10]' using process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:254$32'.
  created $dff cell `$procdff$995' with positive edge clock.
Creating register for signal `\blabla.\state_reg[11]' using process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:254$32'.
  created $dff cell `$procdff$996' with positive edge clock.
Creating register for signal `\blabla.\state_reg[12]' using process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:254$32'.
  created $dff cell `$procdff$997' with positive edge clock.
Creating register for signal `\blabla.\state_reg[13]' using process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:254$32'.
  created $dff cell `$procdff$998' with positive edge clock.
Creating register for signal `\blabla.\state_reg[14]' using process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:254$32'.
  created $dff cell `$procdff$999' with positive edge clock.
Creating register for signal `\blabla.\state_reg[15]' using process `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:254$32'.
  created $dff cell `$procdff$1000' with positive edge clock.

5.2.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.2.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `blabla_qr.$proc$/openlane/designs/blabla/src/blabla.v:742$118'.
Found and cleaned up 6 empty switches in `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:605$114'.
Removing empty process `blabla.$proc$/openlane/designs/blabla/src/blabla.v:605$114'.
Found and cleaned up 3 empty switches in `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:571$110'.
Removing empty process `blabla.$proc$/openlane/designs/blabla/src/blabla.v:571$110'.
Found and cleaned up 2 empty switches in `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:547$108'.
Removing empty process `blabla.$proc$/openlane/designs/blabla/src/blabla.v:547$108'.
Found and cleaned up 2 empty switches in `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:523$106'.
Removing empty process `blabla.$proc$/openlane/designs/blabla/src/blabla.v:523$106'.
Removing empty process `blabla.$proc$/openlane/designs/blabla/src/blabla.v:492$56'.
Found and cleaned up 3 empty switches in `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:372$55'.
Removing empty process `blabla.$proc$/openlane/designs/blabla/src/blabla.v:372$55'.
Found and cleaned up 1 empty switch in `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
Removing empty process `blabla.$proc$/openlane/designs/blabla/src/blabla.v:312$34'.
Found and cleaned up 10 empty switches in `\blabla.$proc$/openlane/designs/blabla/src/blabla.v:254$32'.
Removing empty process `blabla.$proc$/openlane/designs/blabla/src/blabla.v:254$32'.
Cleaned up 27 empty switches.

5.2.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module blabla_qr.
Optimizing module blabla.
<suppressed ~101 debug messages>

5.3. Executing FLATTEN pass (flatten design).
Deleting now unused module blabla_qr.
<suppressed ~4 debug messages>

5.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module blabla.

5.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \blabla..
Removed 5 unused cells and 755 unused wires.
<suppressed ~7 debug messages>

5.6. Executing CHECK pass (checking for obvious problems).
Checking module blabla...
Found and reported 0 problems.

5.7. Executing OPT pass (performing simple optimizations).

5.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module blabla.

5.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\blabla'.
<suppressed ~243 debug messages>
Removed a total of 81 cells.

5.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \blabla..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$141.
    dead port 2/2 on $mux $procmux$143.
    dead port 1/2 on $mux $procmux$150.
    dead port 2/2 on $mux $procmux$152.
    dead port 1/2 on $mux $procmux$159.
    dead port 2/2 on $mux $procmux$161.
    dead port 1/2 on $mux $procmux$167.
    dead port 2/2 on $mux $procmux$169.
    dead port 1/2 on $mux $procmux$176.
    dead port 2/2 on $mux $procmux$178.
    dead port 1/2 on $mux $procmux$184.
    dead port 2/2 on $mux $procmux$186.
    dead port 2/2 on $mux $procmux$192.
    dead port 2/2 on $mux $procmux$198.
    dead port 2/2 on $mux $procmux$204.
    dead port 2/2 on $mux $procmux$210.
    dead port 2/2 on $mux $procmux$216.
    dead port 2/2 on $mux $procmux$222.
    dead port 2/2 on $mux $procmux$228.
    dead port 2/2 on $mux $procmux$234.
    dead port 2/2 on $mux $procmux$243.
    dead port 2/2 on $mux $procmux$245.
    dead port 2/2 on $mux $procmux$254.
    dead port 2/2 on $mux $procmux$256.
    dead port 2/2 on $mux $procmux$264.
    dead port 2/2 on $mux $procmux$272.
    dead port 2/2 on $mux $procmux$280.
    dead port 2/2 on $mux $procmux$290.
    dead port 2/2 on $mux $procmux$300.
    dead port 2/2 on $mux $procmux$310.
    dead port 2/2 on $mux $procmux$319.
    dead port 2/2 on $mux $procmux$329.
    dead port 2/2 on $mux $procmux$411.
    dead port 2/2 on $mux $procmux$417.
    dead port 2/2 on $mux $procmux$469.
    dead port 2/2 on $mux $procmux$475.
    dead port 2/2 on $mux $procmux$481.
    dead port 2/2 on $mux $procmux$487.
    dead port 2/2 on $mux $procmux$493.
    dead port 2/2 on $mux $procmux$499.
    dead port 2/2 on $mux $procmux$505.
    dead port 2/2 on $mux $procmux$511.
    dead port 2/2 on $mux $procmux$517.
    dead port 2/2 on $mux $procmux$523.
    dead port 2/2 on $mux $procmux$529.
    dead port 2/2 on $mux $procmux$535.
    dead port 2/2 on $mux $procmux$541.
    dead port 2/2 on $mux $procmux$547.
    dead port 2/2 on $mux $procmux$553.
    dead port 2/2 on $mux $procmux$559.
    dead port 2/2 on $mux $procmux$565.
    dead port 2/2 on $mux $procmux$571.
    dead port 2/2 on $mux $procmux$577.
    dead port 2/2 on $mux $procmux$583.
    dead port 2/2 on $mux $procmux$589.
    dead port 2/2 on $mux $procmux$595.
    dead port 2/2 on $mux $procmux$601.
    dead port 2/2 on $mux $procmux$607.
    dead port 2/2 on $mux $procmux$613.
    dead port 2/2 on $mux $procmux$619.
    dead port 2/2 on $mux $procmux$625.
    dead port 2/2 on $mux $procmux$631.
    dead port 2/2 on $mux $procmux$637.
    dead port 2/2 on $mux $procmux$643.
    dead port 1/2 on $mux $procmux$132.
    dead port 2/2 on $mux $procmux$649.
    dead port 2/2 on $mux $procmux$134.
    dead port 2/2 on $mux $procmux$655.
Removed 68 multiplexer ports.
<suppressed ~65 debug messages>

5.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \blabla.
    New ctrl vector for $pmux cell $procmux$332: { $procmux$291_CMP $procmux$246_CMP $auto$opt_reduce.cc:134:opt_mux$1002 $procmux$135_CMP }
    New ctrl vector for $pmux cell $procmux$351: { $procmux$334_CMP $procmux$135_CMP }
    New ctrl vector for $mux cell $procmux$214: { }
    New ctrl vector for $pmux cell $procmux$484: $auto$opt_reduce.cc:134:opt_mux$1004
    New ctrl vector for $pmux cell $procmux$508: $auto$opt_reduce.cc:134:opt_mux$1006
    New ctrl vector for $mux cell $procmux$226: { }
    New ctrl vector for $pmux cell $procmux$532: $auto$opt_reduce.cc:134:opt_mux$1008
    New ctrl vector for $pmux cell $procmux$556: $auto$opt_reduce.cc:134:opt_mux$1010
    New ctrl vector for $pmux cell $procmux$580: $auto$opt_reduce.cc:134:opt_mux$1012
    New ctrl vector for $pmux cell $procmux$604: $auto$opt_reduce.cc:134:opt_mux$1014
    New ctrl vector for $pmux cell $procmux$628: $auto$opt_reduce.cc:134:opt_mux$1016
    New ctrl vector for $pmux cell $procmux$652: $auto$opt_reduce.cc:134:opt_mux$1018
    New ctrl vector for $pmux cell $procmux$351: $procmux$334_CMP
    New ctrl vector for $pmux cell $procmux$404: $procmux$334_CMP
  Optimizing cells in module \blabla.
Performed a total of 14 changes.

5.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\blabla'.
<suppressed ~72 debug messages>
Removed a total of 24 cells.

5.7.6. Executing OPT_DFF pass (perform DFF optimizations).

5.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \blabla..
Removed 0 unused cells and 169 unused wires.
<suppressed ~1 debug messages>

5.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module blabla.
<suppressed ~9 debug messages>

5.7.9. Rerunning OPT passes. (Maybe there is more to do..)

5.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \blabla..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

5.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \blabla.
    New ctrl vector for $pmux cell $procmux$356: $auto$opt_reduce.cc:134:opt_mux$1020
  Optimizing cells in module \blabla.
Performed a total of 1 changes.

5.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\blabla'.
Removed a total of 0 cells.

5.7.13. Executing OPT_DFF pass (perform DFF optimizations).

5.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \blabla..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

5.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module blabla.

5.7.16. Rerunning OPT passes. (Maybe there is more to do..)

5.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \blabla..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

5.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \blabla.
Performed a total of 0 changes.

5.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\blabla'.
Removed a total of 0 cells.

5.7.20. Executing OPT_DFF pass (perform DFF optimizations).

5.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \blabla..

5.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module blabla.

5.7.23. Finished OPT passes. (There is nothing left to do.)

5.8. Executing FSM pass (extract and optimize FSM).

5.8.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register blabla.blabla_ctrl_reg.

5.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\blabla_ctrl_reg' from module `\blabla'.
  found $dff cell for state register: $procdff$983
  root of input selection tree: $0\blabla_ctrl_reg[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \reset_n
  found state code: 3'000
  found ctrl input: \blabla_ctrl_we
  found ctrl input: $procmux$135_CMP
  found ctrl input: $procmux$334_CMP
  found ctrl input: $procmux$246_CMP
  found ctrl input: $procmux$336_CMP
  found ctrl input: $procmux$291_CMP
  found ctrl input: \init
  found ctrl input: \next
  found state code: 3'001
  found state code: 3'100
  found ctrl input: \qr_ctr_reg
  found ctrl input: $eq$/openlane/designs/blabla/src/blabla.v:652$117_Y
  found state code: 3'011
  found state code: 3'010
  found ctrl output: $procmux$135_CMP
  found ctrl output: $procmux$246_CMP
  found ctrl output: $procmux$291_CMP
  found ctrl output: $procmux$334_CMP
  found ctrl output: $procmux$336_CMP
  ctrl inputs: { $eq$/openlane/designs/blabla/src/blabla.v:652$117_Y \blabla_ctrl_we \qr_ctr_reg \next \reset_n \init }
  ctrl outputs: { $procmux$336_CMP $procmux$334_CMP $procmux$291_CMP $procmux$246_CMP $procmux$135_CMP $0\blabla_ctrl_reg[2:0] }
  transition:      3'000 6'----0- ->      3'000 8'00100000
  transition:      3'000 6'-0--1- ->      3'000 8'00100000
  transition:      3'000 6'-1--10 ->      3'000 8'00100000
  transition:      3'000 6'-1--11 ->      3'001 8'00100001
  transition:      3'100 6'----0- ->      3'000 8'00001000
  transition:      3'100 6'-0--1- ->      3'100 8'00001100
  transition:      3'100 6'-1-010 ->      3'000 8'00001000
  transition:      3'100 6'-1-110 ->      3'001 8'00001001
  transition:      3'100 6'-1--11 ->      3'001 8'00001001
  transition:      3'010 6'----0- ->      3'000 8'00010000
  transition:      3'010 6'-0--1- ->      3'010 8'00010010
  transition:      3'010 6'-10-1- ->      3'000 8'00010000
  transition:      3'010 6'011-1- ->      3'000 8'00010000
  transition:      3'010 6'111-1- ->      3'011 8'00010011
  transition:      3'001 6'----0- ->      3'000 8'10000000
  transition:      3'001 6'----1- ->      3'010 8'10000010
  transition:      3'011 6'----0- ->      3'000 8'01000000
  transition:      3'011 6'----1- ->      3'100 8'01000100

5.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\blabla_ctrl_reg$1021' from module `\blabla'.

5.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \blabla..
Removed 14 unused cells and 14 unused wires.
<suppressed ~16 debug messages>

5.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\blabla_ctrl_reg$1021' from module `\blabla'.
  Removing unused output signal $0\blabla_ctrl_reg[2:0] [0].
  Removing unused output signal $0\blabla_ctrl_reg[2:0] [1].
  Removing unused output signal $0\blabla_ctrl_reg[2:0] [2].

5.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\blabla_ctrl_reg$1021' from module `\blabla' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----

5.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\blabla_ctrl_reg$1021' from module `blabla':
-------------------------------------

  Information on FSM $fsm$\blabla_ctrl_reg$1021 (\blabla_ctrl_reg):

  Number of input signals:    6
  Number of output signals:   5
  Number of state bits:       5

  Input signals:
    0: \init
    1: \reset_n
    2: \next
    3: \qr_ctr_reg
    4: \blabla_ctrl_we
    5: $eq$/openlane/designs/blabla/src/blabla.v:652$117_Y

  Output signals:
    0: $procmux$135_CMP
    1: $procmux$246_CMP
    2: $procmux$291_CMP
    3: $procmux$334_CMP
    4: $procmux$336_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'-1--10   ->     0 5'00100
      1:     0 6'----0-   ->     0 5'00100
      2:     0 6'-0--1-   ->     0 5'00100
      3:     0 6'-1--11   ->     3 5'00100
      4:     1 6'-1-010   ->     0 5'00001
      5:     1 6'----0-   ->     0 5'00001
      6:     1 6'-0--1-   ->     1 5'00001
      7:     1 6'-1-110   ->     3 5'00001
      8:     1 6'-1--11   ->     3 5'00001
      9:     2 6'----0-   ->     0 5'00010
     10:     2 6'-10-1-   ->     0 5'00010
     11:     2 6'011-1-   ->     0 5'00010
     12:     2 6'-0--1-   ->     2 5'00010
     13:     2 6'111-1-   ->     4 5'00010
     14:     3 6'----0-   ->     0 5'10000
     15:     3 6'----1-   ->     2 5'10000
     16:     4 6'----0-   ->     0 5'01000
     17:     4 6'----1-   ->     1 5'01000

-------------------------------------

5.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\blabla_ctrl_reg$1021' from module `\blabla'.

5.9. Executing OPT pass (performing simple optimizations).

5.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module blabla.
<suppressed ~3 debug messages>

5.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\blabla'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

5.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \blabla..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

5.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \blabla.
Performed a total of 0 changes.

5.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\blabla'.
Removed a total of 0 cells.

5.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$999 ($dff) from module blabla (D = $procmux$847_Y, Q = \state_reg[14], rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1088 ($sdff) from module blabla (D = \state_new[14], Q = \state_reg[14]).
Adding SRST signal on $procdff$998 ($dff) from module blabla (D = $procmux$853_Y, Q = \state_reg[13], rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1090 ($sdff) from module blabla (D = \state_new[13], Q = \state_reg[13]).
Adding SRST signal on $procdff$997 ($dff) from module blabla (D = $procmux$859_Y, Q = \state_reg[12], rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1092 ($sdff) from module blabla (D = \state_new[12], Q = \state_reg[12]).
Adding SRST signal on $procdff$996 ($dff) from module blabla (D = $procmux$865_Y, Q = \state_reg[11], rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1094 ($sdff) from module blabla (D = \state_new[11], Q = \state_reg[11]).
Adding SRST signal on $procdff$995 ($dff) from module blabla (D = $procmux$871_Y, Q = \state_reg[10], rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1096 ($sdff) from module blabla (D = \state_new[10], Q = \state_reg[10]).
Adding SRST signal on $procdff$994 ($dff) from module blabla (D = $procmux$877_Y, Q = \state_reg[9], rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1098 ($sdff) from module blabla (D = \state_new[9], Q = \state_reg[9]).
Adding SRST signal on $procdff$993 ($dff) from module blabla (D = $procmux$883_Y, Q = \state_reg[8], rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1100 ($sdff) from module blabla (D = \state_new[8], Q = \state_reg[8]).
Adding SRST signal on $procdff$992 ($dff) from module blabla (D = $procmux$889_Y, Q = \state_reg[7], rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1102 ($sdff) from module blabla (D = \state_new[7], Q = \state_reg[7]).
Adding SRST signal on $procdff$991 ($dff) from module blabla (D = $procmux$895_Y, Q = \state_reg[6], rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1104 ($sdff) from module blabla (D = \state_new[6], Q = \state_reg[6]).
Adding SRST signal on $procdff$990 ($dff) from module blabla (D = $procmux$901_Y, Q = \state_reg[5], rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1106 ($sdff) from module blabla (D = \state_new[5], Q = \state_reg[5]).
Adding SRST signal on $procdff$989 ($dff) from module blabla (D = $procmux$907_Y, Q = \state_reg[4], rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1108 ($sdff) from module blabla (D = \state_new[4], Q = \state_reg[4]).
Adding SRST signal on $procdff$988 ($dff) from module blabla (D = $procmux$913_Y, Q = \state_reg[3], rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1110 ($sdff) from module blabla (D = \state_new[3], Q = \state_reg[3]).
Adding SRST signal on $procdff$987 ($dff) from module blabla (D = $procmux$919_Y, Q = \state_reg[2], rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1112 ($sdff) from module blabla (D = \state_new[2], Q = \state_reg[2]).
Adding SRST signal on $procdff$986 ($dff) from module blabla (D = $procmux$925_Y, Q = \state_reg[1], rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1114 ($sdff) from module blabla (D = \state_new[1], Q = \state_reg[1]).
Adding SRST signal on $procdff$985 ($dff) from module blabla (D = $procmux$931_Y, Q = \state_reg[0], rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1116 ($sdff) from module blabla (D = \state_new[0], Q = \state_reg[0]).
Adding SRST signal on $procdff$982 ($dff) from module blabla (D = $procmux$941_Y, Q = \ready_reg, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$1118 ($sdff) from module blabla (D = \data_out_valid_new, Q = \ready_reg).
Adding SRST signal on $procdff$981 ($dff) from module blabla (D = $procmux$946_Y, Q = \block1_ctr_reg, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$1120 ($sdff) from module blabla (D = \block1_ctr_new, Q = \block1_ctr_reg).
Adding SRST signal on $procdff$980 ($dff) from module blabla (D = $procmux$951_Y, Q = \block0_ctr_reg, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$1122 ($sdff) from module blabla (D = \block0_ctr_new, Q = \block0_ctr_reg).
Adding SRST signal on $procdff$979 ($dff) from module blabla (D = $procmux$956_Y, Q = \dr_ctr_reg, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$1124 ($sdff) from module blabla (D = \dr_ctr_new, Q = \dr_ctr_reg).
Adding SRST signal on $procdff$978 ($dff) from module blabla (D = $procmux$961_Y, Q = \qr_ctr_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1126 ($sdff) from module blabla (D = \qr_ctr_new, Q = \qr_ctr_reg).
Adding SRST signal on $procdff$977 ($dff) from module blabla (D = $procmux$966_Y, Q = \data_out_valid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1128 ($sdff) from module blabla (D = \data_out_valid_new, Q = \data_out_valid_reg).
Adding SRST signal on $procdff$976 ($dff) from module blabla (D = $procmux$971_Y, Q = \data_out_reg, rval = 512'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1130 ($sdff) from module blabla (D = \data_out_new, Q = \data_out_reg).
Adding SRST signal on $procdff$1000 ($dff) from module blabla (D = $procmux$841_Y, Q = \state_reg[15], rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1132 ($sdff) from module blabla (D = \state_new[15], Q = \state_reg[15]).

5.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \blabla..
Removed 46 unused cells and 59 unused wires.
<suppressed ~47 debug messages>

5.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module blabla.

5.9.9. Rerunning OPT passes. (Maybe there is more to do..)

5.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \blabla..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

5.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \blabla.
Performed a total of 0 changes.

5.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\blabla'.
Removed a total of 0 cells.

5.9.13. Executing OPT_DFF pass (perform DFF optimizations).

5.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \blabla..

5.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module blabla.

5.9.16. Finished OPT passes. (There is nothing left to do.)

5.10. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 32) from port A of cell blabla.$add$/openlane/designs/blabla/src/blabla.v:501$89 ($add).
Removed top 32 bits (of 64) from port Y of cell blabla.$add$/openlane/designs/blabla/src/blabla.v:501$89 ($add).
Removed top 32 bits (of 64) from port B of cell blabla.$add$/openlane/designs/blabla/src/blabla.v:501$89 ($add).
Removed top 32 bits (of 64) from port Y of cell blabla.$add$/openlane/designs/blabla/src/blabla.v:501$90 ($add).
Removed top 32 bits (of 64) from port B of cell blabla.$add$/openlane/designs/blabla/src/blabla.v:501$90 ($add).
Removed top 32 bits (of 64) from port Y of cell blabla.$add$/openlane/designs/blabla/src/blabla.v:501$91 ($add).
Removed top 32 bits (of 64) from port B of cell blabla.$add$/openlane/designs/blabla/src/blabla.v:501$91 ($add).
Removed top 1 bits (of 32) from port A of cell blabla.$add$/openlane/designs/blabla/src/blabla.v:501$92 ($add).
Removed top 32 bits (of 64) from port Y of cell blabla.$add$/openlane/designs/blabla/src/blabla.v:501$92 ($add).
Removed top 32 bits (of 64) from port B of cell blabla.$add$/openlane/designs/blabla/src/blabla.v:501$92 ($add).
Removed top 32 bits (of 64) from port Y of cell blabla.$add$/openlane/designs/blabla/src/blabla.v:501$93 ($add).
Removed top 32 bits (of 64) from port B of cell blabla.$add$/openlane/designs/blabla/src/blabla.v:501$93 ($add).
Removed top 32 bits (of 64) from port Y of cell blabla.$add$/openlane/designs/blabla/src/blabla.v:501$94 ($add).
Removed top 32 bits (of 64) from port B of cell blabla.$add$/openlane/designs/blabla/src/blabla.v:501$94 ($add).
Removed top 32 bits (of 64) from port Y of cell blabla.$add$/openlane/designs/blabla/src/blabla.v:501$95 ($add).
Removed top 32 bits (of 64) from port B of cell blabla.$add$/openlane/designs/blabla/src/blabla.v:501$95 ($add).
Removed top 32 bits (of 64) from port Y of cell blabla.$add$/openlane/designs/blabla/src/blabla.v:501$96 ($add).
Removed top 32 bits (of 64) from port B of cell blabla.$add$/openlane/designs/blabla/src/blabla.v:501$96 ($add).
Removed top 32 bits (of 64) from port Y of cell blabla.$add$/openlane/designs/blabla/src/blabla.v:501$97 ($add).
Removed top 32 bits (of 64) from port B of cell blabla.$add$/openlane/designs/blabla/src/blabla.v:501$97 ($add).
Removed top 32 bits (of 64) from port Y of cell blabla.$add$/openlane/designs/blabla/src/blabla.v:501$98 ($add).
Removed top 32 bits (of 64) from port B of cell blabla.$add$/openlane/designs/blabla/src/blabla.v:501$98 ($add).
Removed top 32 bits (of 64) from port Y of cell blabla.$add$/openlane/designs/blabla/src/blabla.v:501$99 ($add).
Removed top 32 bits (of 64) from port B of cell blabla.$add$/openlane/designs/blabla/src/blabla.v:501$99 ($add).
Removed top 32 bits (of 64) from port Y of cell blabla.$add$/openlane/designs/blabla/src/blabla.v:501$100 ($add).
Removed top 32 bits (of 64) from port B of cell blabla.$add$/openlane/designs/blabla/src/blabla.v:501$100 ($add).
Removed top 32 bits (of 64) from port Y of cell blabla.$add$/openlane/designs/blabla/src/blabla.v:501$101 ($add).
Removed top 32 bits (of 64) from port B of cell blabla.$add$/openlane/designs/blabla/src/blabla.v:501$101 ($add).
Removed top 32 bits (of 64) from port Y of cell blabla.$add$/openlane/designs/blabla/src/blabla.v:501$102 ($add).
Removed top 32 bits (of 64) from port B of cell blabla.$add$/openlane/designs/blabla/src/blabla.v:501$102 ($add).
Removed top 32 bits (of 64) from port Y of cell blabla.$add$/openlane/designs/blabla/src/blabla.v:501$103 ($add).
Removed top 32 bits (of 64) from port B of cell blabla.$add$/openlane/designs/blabla/src/blabla.v:501$103 ($add).
Removed top 32 bits (of 64) from port Y of cell blabla.$add$/openlane/designs/blabla/src/blabla.v:501$104 ($add).
Removed top 32 bits (of 64) from port B of cell blabla.$add$/openlane/designs/blabla/src/blabla.v:501$104 ($add).
Removed top 31 bits (of 32) from port B of cell blabla.$add$/openlane/designs/blabla/src/blabla.v:588$111 ($add).
Removed top 31 bits (of 32) from port B of cell blabla.$add$/openlane/designs/blabla/src/blabla.v:594$113 ($add).
Removed top 31 bits (of 32) from port B of cell blabla.$sub$/openlane/designs/blabla/src/blabla.v:652$116 ($sub).
Removed top 27 bits (of 32) from port Y of cell blabla.$sub$/openlane/designs/blabla/src/blabla.v:652$116 ($sub).
Removed top 1 bits (of 4) from port B of cell blabla.$auto$fsm_map.cc:77:implement_pattern_cache$1047 ($eq).
Removed top 32 bits (of 64) from mux cell blabla.$procmux$466 ($pmux).
Removed top 32 bits (of 64) from mux cell blabla.$procmux$478 ($pmux).
Removed top 32 bits (of 64) from mux cell blabla.$procmux$490 ($pmux).
Removed top 32 bits (of 64) from mux cell blabla.$procmux$502 ($pmux).
Removed top 32 bits (of 64) from mux cell blabla.$procmux$514 ($pmux).
Removed top 32 bits (of 64) from mux cell blabla.$procmux$526 ($pmux).
Removed top 32 bits (of 64) from mux cell blabla.$procmux$538 ($pmux).
Removed top 32 bits (of 64) from mux cell blabla.$procmux$550 ($pmux).
Removed top 1 bits (of 2) from port B of cell blabla.$auto$fsm_map.cc:77:implement_pattern_cache$1065 ($eq).
Removed top 32 bits (of 64) from mux cell blabla.$procmux$762 ($mux).
Removed top 32 bits (of 64) from mux cell blabla.$procmux$765 ($mux).
Removed top 32 bits (of 64) from mux cell blabla.$procmux$768 ($mux).
Removed top 32 bits (of 64) from mux cell blabla.$procmux$771 ($mux).
Removed top 32 bits (of 64) from mux cell blabla.$procmux$774 ($mux).
Removed top 32 bits (of 64) from mux cell blabla.$procmux$777 ($mux).
Removed top 32 bits (of 64) from mux cell blabla.$procmux$780 ($mux).
Removed top 32 bits (of 64) from mux cell blabla.$procmux$783 ($mux).
Removed top 32 bits (of 64) from mux cell blabla.$procmux$786 ($mux).
Removed top 32 bits (of 64) from mux cell blabla.$procmux$789 ($mux).
Removed top 32 bits (of 64) from mux cell blabla.$procmux$792 ($mux).
Removed top 32 bits (of 64) from mux cell blabla.$procmux$795 ($mux).
Removed top 33 bits (of 64) from mux cell blabla.$procmux$798 ($mux).
Removed top 32 bits (of 64) from mux cell blabla.$procmux$801 ($mux).
Removed top 32 bits (of 64) from mux cell blabla.$procmux$804 ($mux).
Removed top 33 bits (of 64) from mux cell blabla.$procmux$807 ($mux).
Removed top 29 bits (of 32) from mux cell blabla.$procmux$824 ($mux).
Removed top 6 bits (of 32) from mux cell blabla.$procmux$827 ($mux).
Removed top 32 bits (of 64) from port A of cell blabla.$flatten\qr0.$xor$/openlane/designs/blabla/src/blabla.v:767$126 ($xor).
Removed top 32 bits (of 64) from port Y of cell blabla.$flatten\qr0.$xor$/openlane/designs/blabla/src/blabla.v:767$126 ($xor).
Removed top 32 bits (of 64) from port B of cell blabla.$flatten\qr0.$xor$/openlane/designs/blabla/src/blabla.v:767$126 ($xor).
Removed top 32 bits (of 64) from port B of cell blabla.$flatten\qr0.$add$/openlane/designs/blabla/src/blabla.v:766$125 ($add).
Removed top 32 bits (of 64) from port A of cell blabla.$flatten\qr0.$xor$/openlane/designs/blabla/src/blabla.v:764$124 ($xor).
Removed top 32 bits (of 64) from port Y of cell blabla.$flatten\qr0.$xor$/openlane/designs/blabla/src/blabla.v:764$124 ($xor).
Removed top 32 bits (of 64) from port B of cell blabla.$flatten\qr0.$xor$/openlane/designs/blabla/src/blabla.v:764$124 ($xor).
Removed top 32 bits (of 64) from port B of cell blabla.$flatten\qr0.$add$/openlane/designs/blabla/src/blabla.v:763$123 ($add).
Removed top 32 bits (of 64) from port Y of cell blabla.$flatten\qr0.$xor$/openlane/designs/blabla/src/blabla.v:761$122 ($xor).
Removed top 32 bits (of 64) from port A of cell blabla.$flatten\qr0.$xor$/openlane/designs/blabla/src/blabla.v:761$122 ($xor).
Removed top 32 bits (of 64) from port B of cell blabla.$flatten\qr0.$xor$/openlane/designs/blabla/src/blabla.v:761$122 ($xor).
Removed top 32 bits (of 64) from port B of cell blabla.$flatten\qr0.$add$/openlane/designs/blabla/src/blabla.v:760$121 ($add).
Removed top 32 bits (of 64) from port Y of cell blabla.$flatten\qr0.$xor$/openlane/designs/blabla/src/blabla.v:758$120 ($xor).
Removed top 32 bits (of 64) from port A of cell blabla.$flatten\qr0.$xor$/openlane/designs/blabla/src/blabla.v:758$120 ($xor).
Removed top 32 bits (of 64) from port B of cell blabla.$flatten\qr0.$xor$/openlane/designs/blabla/src/blabla.v:758$120 ($xor).
Removed top 32 bits (of 64) from port A of cell blabla.$flatten\qr1.$xor$/openlane/designs/blabla/src/blabla.v:767$126 ($xor).
Removed top 32 bits (of 64) from port Y of cell blabla.$flatten\qr1.$xor$/openlane/designs/blabla/src/blabla.v:767$126 ($xor).
Removed top 32 bits (of 64) from port B of cell blabla.$flatten\qr1.$xor$/openlane/designs/blabla/src/blabla.v:767$126 ($xor).
Removed top 32 bits (of 64) from port B of cell blabla.$flatten\qr1.$add$/openlane/designs/blabla/src/blabla.v:766$125 ($add).
Removed top 32 bits (of 64) from port A of cell blabla.$flatten\qr1.$xor$/openlane/designs/blabla/src/blabla.v:764$124 ($xor).
Removed top 32 bits (of 64) from port Y of cell blabla.$flatten\qr1.$xor$/openlane/designs/blabla/src/blabla.v:764$124 ($xor).
Removed top 32 bits (of 64) from port B of cell blabla.$flatten\qr1.$xor$/openlane/designs/blabla/src/blabla.v:764$124 ($xor).
Removed top 32 bits (of 64) from port B of cell blabla.$flatten\qr1.$add$/openlane/designs/blabla/src/blabla.v:763$123 ($add).
Removed top 32 bits (of 64) from port Y of cell blabla.$flatten\qr1.$xor$/openlane/designs/blabla/src/blabla.v:761$122 ($xor).
Removed top 32 bits (of 64) from port A of cell blabla.$flatten\qr1.$xor$/openlane/designs/blabla/src/blabla.v:761$122 ($xor).
Removed top 32 bits (of 64) from port B of cell blabla.$flatten\qr1.$xor$/openlane/designs/blabla/src/blabla.v:761$122 ($xor).
Removed top 32 bits (of 64) from port B of cell blabla.$flatten\qr1.$add$/openlane/designs/blabla/src/blabla.v:760$121 ($add).
Removed top 32 bits (of 64) from port Y of cell blabla.$flatten\qr1.$xor$/openlane/designs/blabla/src/blabla.v:758$120 ($xor).
Removed top 32 bits (of 64) from port A of cell blabla.$flatten\qr1.$xor$/openlane/designs/blabla/src/blabla.v:758$120 ($xor).
Removed top 32 bits (of 64) from port B of cell blabla.$flatten\qr1.$xor$/openlane/designs/blabla/src/blabla.v:758$120 ($xor).
Removed top 32 bits (of 64) from port A of cell blabla.$flatten\qr2.$xor$/openlane/designs/blabla/src/blabla.v:767$126 ($xor).
Removed top 32 bits (of 64) from port Y of cell blabla.$flatten\qr2.$xor$/openlane/designs/blabla/src/blabla.v:767$126 ($xor).
Removed top 32 bits (of 64) from port B of cell blabla.$flatten\qr2.$xor$/openlane/designs/blabla/src/blabla.v:767$126 ($xor).
Removed top 32 bits (of 64) from port B of cell blabla.$flatten\qr2.$add$/openlane/designs/blabla/src/blabla.v:766$125 ($add).
Removed top 32 bits (of 64) from port A of cell blabla.$flatten\qr2.$xor$/openlane/designs/blabla/src/blabla.v:764$124 ($xor).
Removed top 32 bits (of 64) from port Y of cell blabla.$flatten\qr2.$xor$/openlane/designs/blabla/src/blabla.v:764$124 ($xor).
Removed top 32 bits (of 64) from port B of cell blabla.$flatten\qr2.$xor$/openlane/designs/blabla/src/blabla.v:764$124 ($xor).
Removed top 32 bits (of 64) from port B of cell blabla.$flatten\qr2.$add$/openlane/designs/blabla/src/blabla.v:763$123 ($add).
Removed top 32 bits (of 64) from port Y of cell blabla.$flatten\qr2.$xor$/openlane/designs/blabla/src/blabla.v:761$122 ($xor).
Removed top 32 bits (of 64) from port A of cell blabla.$flatten\qr2.$xor$/openlane/designs/blabla/src/blabla.v:761$122 ($xor).
Removed top 32 bits (of 64) from port B of cell blabla.$flatten\qr2.$xor$/openlane/designs/blabla/src/blabla.v:761$122 ($xor).
Removed top 32 bits (of 64) from port B of cell blabla.$flatten\qr2.$add$/openlane/designs/blabla/src/blabla.v:760$121 ($add).
Removed top 32 bits (of 64) from port Y of cell blabla.$flatten\qr2.$xor$/openlane/designs/blabla/src/blabla.v:758$120 ($xor).
Removed top 32 bits (of 64) from port A of cell blabla.$flatten\qr2.$xor$/openlane/designs/blabla/src/blabla.v:758$120 ($xor).
Removed top 32 bits (of 64) from port B of cell blabla.$flatten\qr2.$xor$/openlane/designs/blabla/src/blabla.v:758$120 ($xor).
Removed top 32 bits (of 64) from port A of cell blabla.$flatten\qr3.$xor$/openlane/designs/blabla/src/blabla.v:767$126 ($xor).
Removed top 32 bits (of 64) from port Y of cell blabla.$flatten\qr3.$xor$/openlane/designs/blabla/src/blabla.v:767$126 ($xor).
Removed top 32 bits (of 64) from port B of cell blabla.$flatten\qr3.$xor$/openlane/designs/blabla/src/blabla.v:767$126 ($xor).
Removed top 32 bits (of 64) from port B of cell blabla.$flatten\qr3.$add$/openlane/designs/blabla/src/blabla.v:766$125 ($add).
Removed top 32 bits (of 64) from port A of cell blabla.$flatten\qr3.$xor$/openlane/designs/blabla/src/blabla.v:764$124 ($xor).
Removed top 32 bits (of 64) from port Y of cell blabla.$flatten\qr3.$xor$/openlane/designs/blabla/src/blabla.v:764$124 ($xor).
Removed top 32 bits (of 64) from port B of cell blabla.$flatten\qr3.$xor$/openlane/designs/blabla/src/blabla.v:764$124 ($xor).
Removed top 32 bits (of 64) from port B of cell blabla.$flatten\qr3.$add$/openlane/designs/blabla/src/blabla.v:763$123 ($add).
Removed top 32 bits (of 64) from port Y of cell blabla.$flatten\qr3.$xor$/openlane/designs/blabla/src/blabla.v:761$122 ($xor).
Removed top 32 bits (of 64) from port A of cell blabla.$flatten\qr3.$xor$/openlane/designs/blabla/src/blabla.v:761$122 ($xor).
Removed top 32 bits (of 64) from port B of cell blabla.$flatten\qr3.$xor$/openlane/designs/blabla/src/blabla.v:761$122 ($xor).
Removed top 32 bits (of 64) from port B of cell blabla.$flatten\qr3.$add$/openlane/designs/blabla/src/blabla.v:760$121 ($add).
Removed top 32 bits (of 64) from port Y of cell blabla.$flatten\qr3.$xor$/openlane/designs/blabla/src/blabla.v:758$120 ($xor).
Removed top 32 bits (of 64) from port A of cell blabla.$flatten\qr3.$xor$/openlane/designs/blabla/src/blabla.v:758$120 ($xor).
Removed top 32 bits (of 64) from port B of cell blabla.$flatten\qr3.$xor$/openlane/designs/blabla/src/blabla.v:758$120 ($xor).
Removed top 32 bits (of 64) from mux cell blabla.$procmux$706 ($mux).
Removed top 32 bits (of 64) from mux cell blabla.$procmux$718 ($mux).
Removed top 32 bits (of 64) from mux cell blabla.$procmux$730 ($mux).
Removed top 32 bits (of 64) from mux cell blabla.$procmux$742 ($mux).
Removed top 32 bits (of 64) from mux cell blabla.$procmux$562 ($pmux).
Removed top 32 bits (of 64) from mux cell blabla.$procmux$586 ($pmux).
Removed top 32 bits (of 64) from mux cell blabla.$procmux$610 ($pmux).
Removed top 32 bits (of 64) from mux cell blabla.$procmux$634 ($pmux).
Removed top 32 bits (of 64) from FF cell blabla.$auto$ff.cc:262:slice$1093 ($sdffe).
Removed top 32 bits (of 64) from FF cell blabla.$auto$ff.cc:262:slice$1091 ($sdffe).
Removed top 32 bits (of 64) from FF cell blabla.$auto$ff.cc:262:slice$1089 ($sdffe).
Removed top 32 bits (of 64) from FF cell blabla.$auto$ff.cc:262:slice$1133 ($sdffe).
Removed top 32 bits (of 64) from mux cell blabla.$procmux$658 ($mux).
Removed top 32 bits (of 64) from mux cell blabla.$procmux$661 ($mux).
Removed top 32 bits (of 64) from mux cell blabla.$procmux$664 ($mux).
Removed top 32 bits (of 64) from mux cell blabla.$procmux$667 ($mux).
Removed top 33 bits (of 64) from wire blabla.$1\state_new[0][63:0].
Removed top 32 bits (of 64) from wire blabla.$1\state_new[10][63:0].
Removed top 32 bits (of 64) from wire blabla.$1\state_new[11][63:0].
Removed top 32 bits (of 64) from wire blabla.$1\state_new[13][63:0].
Removed top 32 bits (of 64) from wire blabla.$1\state_new[1][63:0].
Removed top 33 bits (of 64) from wire blabla.$1\state_new[3][63:0].
Removed top 32 bits (of 64) from wire blabla.$1\state_new[9][63:0].
Removed top 32 bits (of 64) from wire blabla.$2\qr0_d[63:0].
Removed top 32 bits (of 64) from wire blabla.$2\qr1_d[63:0].
Removed top 32 bits (of 64) from wire blabla.$2\qr2_d[63:0].
Removed top 32 bits (of 64) from wire blabla.$2\qr3_d[63:0].
Removed top 32 bits (of 64) from wire blabla.$3\state_new[12][63:0].
Removed top 32 bits (of 64) from wire blabla.$3\state_new[13][63:0].
Removed top 32 bits (of 64) from wire blabla.$3\state_new[14][63:0].
Removed top 32 bits (of 64) from wire blabla.$3\state_new[15][63:0].
Removed top 32 bits (of 64) from wire blabla.$3\state_new[4][63:0].
Removed top 32 bits (of 64) from wire blabla.$3\state_new[5][63:0].
Removed top 32 bits (of 64) from wire blabla.$3\state_new[6][63:0].
Removed top 32 bits (of 64) from wire blabla.$3\state_new[7][63:0].
Removed top 6 bits (of 32) from wire blabla.init_state_word[1].
Removed top 32 bits (of 64) from wire blabla.qr0_b_prim.
Removed top 32 bits (of 64) from wire blabla.qr0_d.
Removed top 32 bits (of 64) from wire blabla.qr0_d_prim.
Removed top 32 bits (of 64) from wire blabla.qr1_b_prim.
Removed top 32 bits (of 64) from wire blabla.qr1_d.
Removed top 32 bits (of 64) from wire blabla.qr1_d_prim.
Removed top 32 bits (of 64) from wire blabla.qr2_b_prim.
Removed top 32 bits (of 64) from wire blabla.qr2_d.
Removed top 32 bits (of 64) from wire blabla.qr2_d_prim.
Removed top 32 bits (of 64) from wire blabla.qr3_b_prim.
Removed top 32 bits (of 64) from wire blabla.qr3_d.
Removed top 32 bits (of 64) from wire blabla.qr3_d_prim.
Removed top 32 bits (of 64) from wire blabla.state_new[12].
Removed top 32 bits (of 64) from wire blabla.state_new[13].
Removed top 32 bits (of 64) from wire blabla.state_new[14].
Removed top 32 bits (of 64) from wire blabla.state_reg[12].
Removed top 32 bits (of 64) from wire blabla.state_reg[14].

5.11. Executing PEEPOPT pass (run peephole optimizers).

5.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \blabla..
Removed 0 unused cells and 53 unused wires.
<suppressed ~1 debug messages>

5.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module blabla:
  creating $macc model for $add$/openlane/designs/blabla/src/blabla.v:501$100 ($add).
  creating $macc model for $add$/openlane/designs/blabla/src/blabla.v:501$101 ($add).
  creating $macc model for $add$/openlane/designs/blabla/src/blabla.v:501$102 ($add).
  creating $macc model for $add$/openlane/designs/blabla/src/blabla.v:501$103 ($add).
  creating $macc model for $add$/openlane/designs/blabla/src/blabla.v:501$104 ($add).
  creating $macc model for $add$/openlane/designs/blabla/src/blabla.v:501$89 ($add).
  creating $macc model for $add$/openlane/designs/blabla/src/blabla.v:501$90 ($add).
  creating $macc model for $add$/openlane/designs/blabla/src/blabla.v:501$91 ($add).
  creating $macc model for $add$/openlane/designs/blabla/src/blabla.v:501$92 ($add).
  creating $macc model for $add$/openlane/designs/blabla/src/blabla.v:501$93 ($add).
  creating $macc model for $add$/openlane/designs/blabla/src/blabla.v:501$94 ($add).
  creating $macc model for $add$/openlane/designs/blabla/src/blabla.v:501$95 ($add).
  creating $macc model for $add$/openlane/designs/blabla/src/blabla.v:501$96 ($add).
  creating $macc model for $add$/openlane/designs/blabla/src/blabla.v:501$97 ($add).
  creating $macc model for $add$/openlane/designs/blabla/src/blabla.v:501$98 ($add).
  creating $macc model for $add$/openlane/designs/blabla/src/blabla.v:501$99 ($add).
  creating $macc model for $add$/openlane/designs/blabla/src/blabla.v:536$107 ($add).
  creating $macc model for $add$/openlane/designs/blabla/src/blabla.v:560$109 ($add).
  creating $macc model for $add$/openlane/designs/blabla/src/blabla.v:588$111 ($add).
  creating $macc model for $add$/openlane/designs/blabla/src/blabla.v:594$113 ($add).
  creating $macc model for $flatten\qr0.$add$/openlane/designs/blabla/src/blabla.v:757$119 ($add).
  creating $macc model for $flatten\qr0.$add$/openlane/designs/blabla/src/blabla.v:760$121 ($add).
  creating $macc model for $flatten\qr0.$add$/openlane/designs/blabla/src/blabla.v:763$123 ($add).
  creating $macc model for $flatten\qr0.$add$/openlane/designs/blabla/src/blabla.v:766$125 ($add).
  creating $macc model for $flatten\qr1.$add$/openlane/designs/blabla/src/blabla.v:757$119 ($add).
  creating $macc model for $flatten\qr1.$add$/openlane/designs/blabla/src/blabla.v:760$121 ($add).
  creating $macc model for $flatten\qr1.$add$/openlane/designs/blabla/src/blabla.v:763$123 ($add).
  creating $macc model for $flatten\qr1.$add$/openlane/designs/blabla/src/blabla.v:766$125 ($add).
  creating $macc model for $flatten\qr2.$add$/openlane/designs/blabla/src/blabla.v:757$119 ($add).
  creating $macc model for $flatten\qr2.$add$/openlane/designs/blabla/src/blabla.v:760$121 ($add).
  creating $macc model for $flatten\qr2.$add$/openlane/designs/blabla/src/blabla.v:763$123 ($add).
  creating $macc model for $flatten\qr2.$add$/openlane/designs/blabla/src/blabla.v:766$125 ($add).
  creating $macc model for $flatten\qr3.$add$/openlane/designs/blabla/src/blabla.v:757$119 ($add).
  creating $macc model for $flatten\qr3.$add$/openlane/designs/blabla/src/blabla.v:760$121 ($add).
  creating $macc model for $flatten\qr3.$add$/openlane/designs/blabla/src/blabla.v:763$123 ($add).
  creating $macc model for $flatten\qr3.$add$/openlane/designs/blabla/src/blabla.v:766$125 ($add).
  creating $macc model for $sub$/openlane/designs/blabla/src/blabla.v:652$116 ($sub).
  creating $alu model for $macc $sub$/openlane/designs/blabla/src/blabla.v:652$116.
  creating $alu model for $macc $flatten\qr3.$add$/openlane/designs/blabla/src/blabla.v:766$125.
  creating $alu model for $macc $flatten\qr3.$add$/openlane/designs/blabla/src/blabla.v:763$123.
  creating $alu model for $macc $flatten\qr3.$add$/openlane/designs/blabla/src/blabla.v:760$121.
  creating $alu model for $macc $flatten\qr3.$add$/openlane/designs/blabla/src/blabla.v:757$119.
  creating $alu model for $macc $flatten\qr2.$add$/openlane/designs/blabla/src/blabla.v:766$125.
  creating $alu model for $macc $flatten\qr2.$add$/openlane/designs/blabla/src/blabla.v:763$123.
  creating $alu model for $macc $flatten\qr2.$add$/openlane/designs/blabla/src/blabla.v:760$121.
  creating $alu model for $macc $flatten\qr2.$add$/openlane/designs/blabla/src/blabla.v:757$119.
  creating $alu model for $macc $flatten\qr1.$add$/openlane/designs/blabla/src/blabla.v:766$125.
  creating $alu model for $macc $flatten\qr1.$add$/openlane/designs/blabla/src/blabla.v:763$123.
  creating $alu model for $macc $flatten\qr1.$add$/openlane/designs/blabla/src/blabla.v:760$121.
  creating $alu model for $macc $flatten\qr1.$add$/openlane/designs/blabla/src/blabla.v:757$119.
  creating $alu model for $macc $flatten\qr0.$add$/openlane/designs/blabla/src/blabla.v:766$125.
  creating $alu model for $macc $flatten\qr0.$add$/openlane/designs/blabla/src/blabla.v:763$123.
  creating $alu model for $macc $flatten\qr0.$add$/openlane/designs/blabla/src/blabla.v:760$121.
  creating $alu model for $macc $flatten\qr0.$add$/openlane/designs/blabla/src/blabla.v:757$119.
  creating $alu model for $macc $add$/openlane/designs/blabla/src/blabla.v:594$113.
  creating $alu model for $macc $add$/openlane/designs/blabla/src/blabla.v:588$111.
  creating $alu model for $macc $add$/openlane/designs/blabla/src/blabla.v:560$109.
  creating $alu model for $macc $add$/openlane/designs/blabla/src/blabla.v:536$107.
  creating $alu model for $macc $add$/openlane/designs/blabla/src/blabla.v:501$99.
  creating $alu model for $macc $add$/openlane/designs/blabla/src/blabla.v:501$98.
  creating $alu model for $macc $add$/openlane/designs/blabla/src/blabla.v:501$97.
  creating $alu model for $macc $add$/openlane/designs/blabla/src/blabla.v:501$96.
  creating $alu model for $macc $add$/openlane/designs/blabla/src/blabla.v:501$95.
  creating $alu model for $macc $add$/openlane/designs/blabla/src/blabla.v:501$94.
  creating $alu model for $macc $add$/openlane/designs/blabla/src/blabla.v:501$93.
  creating $alu model for $macc $add$/openlane/designs/blabla/src/blabla.v:501$92.
  creating $alu model for $macc $add$/openlane/designs/blabla/src/blabla.v:501$91.
  creating $alu model for $macc $add$/openlane/designs/blabla/src/blabla.v:501$90.
  creating $alu model for $macc $add$/openlane/designs/blabla/src/blabla.v:501$89.
  creating $alu model for $macc $add$/openlane/designs/blabla/src/blabla.v:501$104.
  creating $alu model for $macc $add$/openlane/designs/blabla/src/blabla.v:501$103.
  creating $alu model for $macc $add$/openlane/designs/blabla/src/blabla.v:501$102.
  creating $alu model for $macc $add$/openlane/designs/blabla/src/blabla.v:501$101.
  creating $alu model for $macc $add$/openlane/designs/blabla/src/blabla.v:501$100.
  creating $alu cell for $add$/openlane/designs/blabla/src/blabla.v:501$100: $auto$alumacc.cc:485:replace_alu$1171
  creating $alu cell for $add$/openlane/designs/blabla/src/blabla.v:501$101: $auto$alumacc.cc:485:replace_alu$1174
  creating $alu cell for $add$/openlane/designs/blabla/src/blabla.v:501$102: $auto$alumacc.cc:485:replace_alu$1177
  creating $alu cell for $add$/openlane/designs/blabla/src/blabla.v:501$103: $auto$alumacc.cc:485:replace_alu$1180
  creating $alu cell for $add$/openlane/designs/blabla/src/blabla.v:501$104: $auto$alumacc.cc:485:replace_alu$1183
  creating $alu cell for $add$/openlane/designs/blabla/src/blabla.v:501$89: $auto$alumacc.cc:485:replace_alu$1186
  creating $alu cell for $add$/openlane/designs/blabla/src/blabla.v:501$90: $auto$alumacc.cc:485:replace_alu$1189
  creating $alu cell for $add$/openlane/designs/blabla/src/blabla.v:501$91: $auto$alumacc.cc:485:replace_alu$1192
  creating $alu cell for $add$/openlane/designs/blabla/src/blabla.v:501$92: $auto$alumacc.cc:485:replace_alu$1195
  creating $alu cell for $add$/openlane/designs/blabla/src/blabla.v:501$93: $auto$alumacc.cc:485:replace_alu$1198
  creating $alu cell for $add$/openlane/designs/blabla/src/blabla.v:501$94: $auto$alumacc.cc:485:replace_alu$1201
  creating $alu cell for $add$/openlane/designs/blabla/src/blabla.v:501$95: $auto$alumacc.cc:485:replace_alu$1204
  creating $alu cell for $add$/openlane/designs/blabla/src/blabla.v:501$96: $auto$alumacc.cc:485:replace_alu$1207
  creating $alu cell for $add$/openlane/designs/blabla/src/blabla.v:501$97: $auto$alumacc.cc:485:replace_alu$1210
  creating $alu cell for $add$/openlane/designs/blabla/src/blabla.v:501$98: $auto$alumacc.cc:485:replace_alu$1213
  creating $alu cell for $add$/openlane/designs/blabla/src/blabla.v:501$99: $auto$alumacc.cc:485:replace_alu$1216
  creating $alu cell for $add$/openlane/designs/blabla/src/blabla.v:536$107: $auto$alumacc.cc:485:replace_alu$1219
  creating $alu cell for $add$/openlane/designs/blabla/src/blabla.v:560$109: $auto$alumacc.cc:485:replace_alu$1222
  creating $alu cell for $add$/openlane/designs/blabla/src/blabla.v:588$111: $auto$alumacc.cc:485:replace_alu$1225
  creating $alu cell for $add$/openlane/designs/blabla/src/blabla.v:594$113: $auto$alumacc.cc:485:replace_alu$1228
  creating $alu cell for $flatten\qr0.$add$/openlane/designs/blabla/src/blabla.v:757$119: $auto$alumacc.cc:485:replace_alu$1231
  creating $alu cell for $flatten\qr0.$add$/openlane/designs/blabla/src/blabla.v:760$121: $auto$alumacc.cc:485:replace_alu$1234
  creating $alu cell for $flatten\qr0.$add$/openlane/designs/blabla/src/blabla.v:763$123: $auto$alumacc.cc:485:replace_alu$1237
  creating $alu cell for $flatten\qr0.$add$/openlane/designs/blabla/src/blabla.v:766$125: $auto$alumacc.cc:485:replace_alu$1240
  creating $alu cell for $flatten\qr1.$add$/openlane/designs/blabla/src/blabla.v:757$119: $auto$alumacc.cc:485:replace_alu$1243
  creating $alu cell for $flatten\qr1.$add$/openlane/designs/blabla/src/blabla.v:760$121: $auto$alumacc.cc:485:replace_alu$1246
  creating $alu cell for $flatten\qr1.$add$/openlane/designs/blabla/src/blabla.v:763$123: $auto$alumacc.cc:485:replace_alu$1249
  creating $alu cell for $flatten\qr1.$add$/openlane/designs/blabla/src/blabla.v:766$125: $auto$alumacc.cc:485:replace_alu$1252
  creating $alu cell for $flatten\qr2.$add$/openlane/designs/blabla/src/blabla.v:757$119: $auto$alumacc.cc:485:replace_alu$1255
  creating $alu cell for $flatten\qr2.$add$/openlane/designs/blabla/src/blabla.v:760$121: $auto$alumacc.cc:485:replace_alu$1258
  creating $alu cell for $flatten\qr2.$add$/openlane/designs/blabla/src/blabla.v:763$123: $auto$alumacc.cc:485:replace_alu$1261
  creating $alu cell for $flatten\qr2.$add$/openlane/designs/blabla/src/blabla.v:766$125: $auto$alumacc.cc:485:replace_alu$1264
  creating $alu cell for $flatten\qr3.$add$/openlane/designs/blabla/src/blabla.v:757$119: $auto$alumacc.cc:485:replace_alu$1267
  creating $alu cell for $flatten\qr3.$add$/openlane/designs/blabla/src/blabla.v:760$121: $auto$alumacc.cc:485:replace_alu$1270
  creating $alu cell for $flatten\qr3.$add$/openlane/designs/blabla/src/blabla.v:763$123: $auto$alumacc.cc:485:replace_alu$1273
  creating $alu cell for $flatten\qr3.$add$/openlane/designs/blabla/src/blabla.v:766$125: $auto$alumacc.cc:485:replace_alu$1276
  creating $alu cell for $sub$/openlane/designs/blabla/src/blabla.v:652$116: $auto$alumacc.cc:485:replace_alu$1279
  created 37 $alu and 0 $macc cells.

5.14. Executing SHARE pass (SAT-based resource sharing).

5.15. Executing OPT pass (performing simple optimizations).

5.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module blabla.

5.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\blabla'.
Removed a total of 0 cells.

5.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \blabla..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

5.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \blabla.
Performed a total of 0 changes.

5.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\blabla'.
Removed a total of 0 cells.

5.15.6. Executing OPT_DFF pass (perform DFF optimizations).

5.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \blabla..

5.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module blabla.

5.15.9. Finished OPT passes. (There is nothing left to do.)

5.16. Executing MEMORY pass.

5.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

5.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

5.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

5.16.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

5.16.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \blabla..

5.16.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

5.16.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

5.16.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \blabla..

5.16.9. Executing MEMORY_COLLECT pass (generating $mem cells).

5.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \blabla..

5.18. Executing OPT pass (performing simple optimizations).

5.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module blabla.
<suppressed ~264 debug messages>

5.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\blabla'.
Removed a total of 0 cells.

5.18.3. Executing OPT_DFF pass (perform DFF optimizations).

5.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \blabla..
Removed 1 unused cells and 7 unused wires.
<suppressed ~2 debug messages>

5.18.5. Finished fast OPT passes.

5.19. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

5.20. Executing OPT pass (performing simple optimizations).

5.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module blabla.

5.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\blabla'.
Removed a total of 0 cells.

5.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \blabla..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~47 debug messages>

5.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \blabla.
    Consolidated identical input bits for $mux cell $procmux$682:
      Old ports: A={ 32'00000000000000000000000000000000 $1\state_new[7][63:0] [31:0] }, B={ 32'00000000000000000000000000000000 $3\state_new[7][63:0] }, Y=\state_new[7]
      New ports: A=$1\state_new[7][63:0] [31:0], B=$3\state_new[7][63:0], Y=\state_new[7] [31:0]
      New connections: \state_new[7] [63:32] = 0
    Consolidated identical input bits for $mux cell $procmux$685:
      Old ports: A={ 32'00000000000000000000000000000000 $1\state_new[6][63:0] [31:0] }, B={ 32'00000000000000000000000000000000 $3\state_new[6][63:0] }, Y=\state_new[6]
      New ports: A=$1\state_new[6][63:0] [31:0], B=$3\state_new[6][63:0], Y=\state_new[6] [31:0]
      New connections: \state_new[6] [63:32] = 0
    Consolidated identical input bits for $mux cell $procmux$688:
      Old ports: A={ 32'00000000000000000000000000000000 $1\state_new[5][63:0] [31:0] }, B={ 32'00000000000000000000000000000000 $3\state_new[5][63:0] }, Y=\state_new[5]
      New ports: A=$1\state_new[5][63:0] [31:0], B=$3\state_new[5][63:0], Y=\state_new[5] [31:0]
      New connections: \state_new[5] [63:32] = 0
    Consolidated identical input bits for $mux cell $procmux$691:
      Old ports: A={ 32'00000000000000000000000000000000 $1\state_new[4][63:0] [31:0] }, B={ 32'00000000000000000000000000000000 $3\state_new[4][63:0] }, Y=\state_new[4]
      New ports: A=$1\state_new[4][63:0] [31:0], B=$3\state_new[4][63:0], Y=\state_new[4] [31:0]
      New connections: \state_new[4] [63:32] = 0
    Consolidated identical input bits for $mux cell $procmux$798:
      Old ports: A=31'0000000000000000000000000000000, B=31'1101011001000000110010101110100, Y=$1\state_new[3][63:0]
      New ports: A=1'0, B=1'1, Y=$1\state_new[3][63:0] [2]
      New connections: { $1\state_new[3][63:0] [30:3] $1\state_new[3][63:0] [1:0] } = { $1\state_new[3][63:0] [2] $1\state_new[3][63:0] [2] 1'0 $1\state_new[3][63:0] [2] 1'0 $1\state_new[3][63:0] [2] $1\state_new[3][63:0] [2] 2'00 $1\state_new[3][63:0] [2] 6'000000 $1\state_new[3][63:0] [2] $1\state_new[3][63:0] [2] 2'00 $1\state_new[3][63:0] [2] 1'0 $1\state_new[3][63:0] [2] 1'0 $1\state_new[3][63:0] [2] $1\state_new[3][63:0] [2] $1\state_new[3][63:0] [2] 3'000 }
    Consolidated identical input bits for $mux cell $procmux$801:
      Old ports: A=0, B={ 29'01111001011000100010110100110 \init_state_word[2] [2:0] }, Y=$1\state_new[2][63:0] [31:0]
      New ports: A=4'0000, B={ 1'1 \init_state_word[2] [2:0] }, Y={ $1\state_new[2][63:0] [4] $1\state_new[2][63:0] [2:0] }
      New connections: { $1\state_new[2][63:0] [31:5] $1\state_new[2][63:0] [3] } = { 1'0 $1\state_new[2][63:0] [4] $1\state_new[2][63:0] [4] $1\state_new[2][63:0] [4] $1\state_new[2][63:0] [4] 2'00 $1\state_new[2][63:0] [4] 1'0 $1\state_new[2][63:0] [4] $1\state_new[2][63:0] [4] 3'000 $1\state_new[2][63:0] [4] 3'000 $1\state_new[2][63:0] [4] 1'0 $1\state_new[2][63:0] [4] $1\state_new[2][63:0] [4] 1'0 $1\state_new[2][63:0] [4] 2'00 $1\state_new[2][63:0] [4] 1'0 }
    Consolidated identical input bits for $mux cell $procmux$804:
      Old ports: A=0, B={ 6'001100 \init_state_word[1] }, Y=$1\state_new[1][63:0]
      New ports: A=27'000000000000000000000000000, B={ 1'1 \init_state_word[1] }, Y={ $1\state_new[1][63:0] [28] $1\state_new[1][63:0] [25:0] }
      New connections: { $1\state_new[1][63:0] [31:29] $1\state_new[1][63:0] [27:26] } = { 2'00 $1\state_new[1][63:0] [28] 2'00 }
    Consolidated identical input bits for $mux cell $procmux$807:
      Old ports: A=31'0000000000000000000000000000000, B=31'1100001011100000111100001100101, Y=$1\state_new[0][63:0]
      New ports: A=1'0, B=1'1, Y=$1\state_new[0][63:0] [0]
      New connections: $1\state_new[0][63:0] [30:1] = { $1\state_new[0][63:0] [0] $1\state_new[0][63:0] [0] 4'0000 $1\state_new[0][63:0] [0] 1'0 $1\state_new[0][63:0] [0] $1\state_new[0][63:0] [0] $1\state_new[0][63:0] [0] 5'00000 $1\state_new[0][63:0] [0] $1\state_new[0][63:0] [0] $1\state_new[0][63:0] [0] $1\state_new[0][63:0] [0] 4'0000 $1\state_new[0][63:0] [0] $1\state_new[0][63:0] [0] 2'00 $1\state_new[0][63:0] [0] 1'0 }
    Consolidated identical input bits for $mux cell $procmux$824:
      Old ports: A=3'110, B=3'010, Y=\init_state_word[2] [2:0]
      New ports: A=1'1, B=1'0, Y=\init_state_word[2] [2]
      New connections: \init_state_word[2] [1:0] = 2'10
    Consolidated identical input bits for $mux cell $procmux$827:
      Old ports: A=26'01001000000110010001101110, B=26'11001000000110010001101110, Y=\init_state_word[1]
      New ports: A=1'0, B=1'1, Y=\init_state_word[1] [25]
      New connections: \init_state_word[1] [24:0] = 25'1001000000110010001101110
  Optimizing cells in module \blabla.
    Consolidated identical input bits for $mux cell $procmux$801:
      Old ports: A=4'0000, B={ 1'1 \init_state_word[2] [2:0] }, Y={ $1\state_new[2][63:0] [4] $1\state_new[2][63:0] [2:0] }
      New ports: A=2'00, B={ \init_state_word[2] [2] 1'1 }, Y=$1\state_new[2][63:0] [2:1]
      New connections: { $1\state_new[2][63:0] [4] $1\state_new[2][63:0] [0] } = { $1\state_new[2][63:0] [1] 1'0 }
    Consolidated identical input bits for $mux cell $procmux$804:
      Old ports: A=27'000000000000000000000000000, B={ 1'1 \init_state_word[1] }, Y={ $1\state_new[1][63:0] [28] $1\state_new[1][63:0] [25:0] }
      New ports: A=2'00, B={ \init_state_word[1] [25] 1'1 }, Y={ $1\state_new[1][63:0] [25] $1\state_new[1][63:0] [1] }
      New connections: { $1\state_new[1][63:0] [28] $1\state_new[1][63:0] [24:2] $1\state_new[1][63:0] [0] } = { $1\state_new[1][63:0] [1] $1\state_new[1][63:0] [1] 2'00 $1\state_new[1][63:0] [1] 6'000000 $1\state_new[1][63:0] [1] $1\state_new[1][63:0] [1] 2'00 $1\state_new[1][63:0] [1] 3'000 $1\state_new[1][63:0] [1] $1\state_new[1][63:0] [1] 1'0 $1\state_new[1][63:0] [1] $1\state_new[1][63:0] [1] 1'0 }
  Optimizing cells in module \blabla.
Performed a total of 12 changes.

5.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\blabla'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

5.20.6. Executing OPT_SHARE pass.

5.20.7. Executing OPT_DFF pass (perform DFF optimizations).

5.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \blabla..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

5.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module blabla.
<suppressed ~5 debug messages>

5.20.10. Rerunning OPT passes. (Maybe there is more to do..)

5.20.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \blabla..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~45 debug messages>

5.20.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \blabla.
Performed a total of 0 changes.

5.20.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\blabla'.
Removed a total of 0 cells.

5.20.14. Executing OPT_SHARE pass.

5.20.15. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$1109 ($sdffe) from module blabla.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$1109 ($sdffe) from module blabla.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$1109 ($sdffe) from module blabla.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$1109 ($sdffe) from module blabla.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$1109 ($sdffe) from module blabla.
Setting constant 0-bit at position 37 on $auto$ff.cc:262:slice$1109 ($sdffe) from module blabla.
Setting constant 0-bit at position 38 on $auto$ff.cc:262:slice$1109 ($sdffe) from module blabla.
Setting constant 0-bit at position 39 on $auto$ff.cc:262:slice$1109 ($sdffe) from module blabla.
Setting constant 0-bit at position 40 on $auto$ff.cc:262:slice$1109 ($sdffe) from module blabla.
Setting constant 0-bit at position 41 on $auto$ff.cc:262:slice$1109 ($sdffe) from module blabla.
Setting constant 0-bit at position 42 on $auto$ff.cc:262:slice$1109 ($sdffe) from module blabla.
Setting constant 0-bit at position 43 on $auto$ff.cc:262:slice$1109 ($sdffe) from module blabla.
Setting constant 0-bit at position 44 on $auto$ff.cc:262:slice$1109 ($sdffe) from module blabla.
Setting constant 0-bit at position 45 on $auto$ff.cc:262:slice$1109 ($sdffe) from module blabla.
Setting constant 0-bit at position 46 on $auto$ff.cc:262:slice$1109 ($sdffe) from module blabla.
Setting constant 0-bit at position 47 on $auto$ff.cc:262:slice$1109 ($sdffe) from module blabla.
Setting constant 0-bit at position 48 on $auto$ff.cc:262:slice$1109 ($sdffe) from module blabla.
Setting constant 0-bit at position 49 on $auto$ff.cc:262:slice$1109 ($sdffe) from module blabla.
Setting constant 0-bit at position 50 on $auto$ff.cc:262:slice$1109 ($sdffe) from module blabla.
Setting constant 0-bit at position 51 on $auto$ff.cc:262:slice$1109 ($sdffe) from module blabla.
Setting constant 0-bit at position 52 on $auto$ff.cc:262:slice$1109 ($sdffe) from module blabla.
Setting constant 0-bit at position 53 on $auto$ff.cc:262:slice$1109 ($sdffe) from module blabla.
Setting constant 0-bit at position 54 on $auto$ff.cc:262:slice$1109 ($sdffe) from module blabla.
Setting constant 0-bit at position 55 on $auto$ff.cc:262:slice$1109 ($sdffe) from module blabla.
Setting constant 0-bit at position 56 on $auto$ff.cc:262:slice$1109 ($sdffe) from module blabla.
Setting constant 0-bit at position 57 on $auto$ff.cc:262:slice$1109 ($sdffe) from module blabla.
Setting constant 0-bit at position 58 on $auto$ff.cc:262:slice$1109 ($sdffe) from module blabla.
Setting constant 0-bit at position 59 on $auto$ff.cc:262:slice$1109 ($sdffe) from module blabla.
Setting constant 0-bit at position 60 on $auto$ff.cc:262:slice$1109 ($sdffe) from module blabla.
Setting constant 0-bit at position 61 on $auto$ff.cc:262:slice$1109 ($sdffe) from module blabla.
Setting constant 0-bit at position 62 on $auto$ff.cc:262:slice$1109 ($sdffe) from module blabla.
Setting constant 0-bit at position 63 on $auto$ff.cc:262:slice$1109 ($sdffe) from module blabla.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$1107 ($sdffe) from module blabla.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$1107 ($sdffe) from module blabla.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$1107 ($sdffe) from module blabla.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$1107 ($sdffe) from module blabla.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$1107 ($sdffe) from module blabla.
Setting constant 0-bit at position 37 on $auto$ff.cc:262:slice$1107 ($sdffe) from module blabla.
Setting constant 0-bit at position 38 on $auto$ff.cc:262:slice$1107 ($sdffe) from module blabla.
Setting constant 0-bit at position 39 on $auto$ff.cc:262:slice$1107 ($sdffe) from module blabla.
Setting constant 0-bit at position 40 on $auto$ff.cc:262:slice$1107 ($sdffe) from module blabla.
Setting constant 0-bit at position 41 on $auto$ff.cc:262:slice$1107 ($sdffe) from module blabla.
Setting constant 0-bit at position 42 on $auto$ff.cc:262:slice$1107 ($sdffe) from module blabla.
Setting constant 0-bit at position 43 on $auto$ff.cc:262:slice$1107 ($sdffe) from module blabla.
Setting constant 0-bit at position 44 on $auto$ff.cc:262:slice$1107 ($sdffe) from module blabla.
Setting constant 0-bit at position 45 on $auto$ff.cc:262:slice$1107 ($sdffe) from module blabla.
Setting constant 0-bit at position 46 on $auto$ff.cc:262:slice$1107 ($sdffe) from module blabla.
Setting constant 0-bit at position 47 on $auto$ff.cc:262:slice$1107 ($sdffe) from module blabla.
Setting constant 0-bit at position 48 on $auto$ff.cc:262:slice$1107 ($sdffe) from module blabla.
Setting constant 0-bit at position 49 on $auto$ff.cc:262:slice$1107 ($sdffe) from module blabla.
Setting constant 0-bit at position 50 on $auto$ff.cc:262:slice$1107 ($sdffe) from module blabla.
Setting constant 0-bit at position 51 on $auto$ff.cc:262:slice$1107 ($sdffe) from module blabla.
Setting constant 0-bit at position 52 on $auto$ff.cc:262:slice$1107 ($sdffe) from module blabla.
Setting constant 0-bit at position 53 on $auto$ff.cc:262:slice$1107 ($sdffe) from module blabla.
Setting constant 0-bit at position 54 on $auto$ff.cc:262:slice$1107 ($sdffe) from module blabla.
Setting constant 0-bit at position 55 on $auto$ff.cc:262:slice$1107 ($sdffe) from module blabla.
Setting constant 0-bit at position 56 on $auto$ff.cc:262:slice$1107 ($sdffe) from module blabla.
Setting constant 0-bit at position 57 on $auto$ff.cc:262:slice$1107 ($sdffe) from module blabla.
Setting constant 0-bit at position 58 on $auto$ff.cc:262:slice$1107 ($sdffe) from module blabla.
Setting constant 0-bit at position 59 on $auto$ff.cc:262:slice$1107 ($sdffe) from module blabla.
Setting constant 0-bit at position 60 on $auto$ff.cc:262:slice$1107 ($sdffe) from module blabla.
Setting constant 0-bit at position 61 on $auto$ff.cc:262:slice$1107 ($sdffe) from module blabla.
Setting constant 0-bit at position 62 on $auto$ff.cc:262:slice$1107 ($sdffe) from module blabla.
Setting constant 0-bit at position 63 on $auto$ff.cc:262:slice$1107 ($sdffe) from module blabla.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$1105 ($sdffe) from module blabla.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$1105 ($sdffe) from module blabla.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$1105 ($sdffe) from module blabla.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$1105 ($sdffe) from module blabla.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$1105 ($sdffe) from module blabla.
Setting constant 0-bit at position 37 on $auto$ff.cc:262:slice$1105 ($sdffe) from module blabla.
Setting constant 0-bit at position 38 on $auto$ff.cc:262:slice$1105 ($sdffe) from module blabla.
Setting constant 0-bit at position 39 on $auto$ff.cc:262:slice$1105 ($sdffe) from module blabla.
Setting constant 0-bit at position 40 on $auto$ff.cc:262:slice$1105 ($sdffe) from module blabla.
Setting constant 0-bit at position 41 on $auto$ff.cc:262:slice$1105 ($sdffe) from module blabla.
Setting constant 0-bit at position 42 on $auto$ff.cc:262:slice$1105 ($sdffe) from module blabla.
Setting constant 0-bit at position 43 on $auto$ff.cc:262:slice$1105 ($sdffe) from module blabla.
Setting constant 0-bit at position 44 on $auto$ff.cc:262:slice$1105 ($sdffe) from module blabla.
Setting constant 0-bit at position 45 on $auto$ff.cc:262:slice$1105 ($sdffe) from module blabla.
Setting constant 0-bit at position 46 on $auto$ff.cc:262:slice$1105 ($sdffe) from module blabla.
Setting constant 0-bit at position 47 on $auto$ff.cc:262:slice$1105 ($sdffe) from module blabla.
Setting constant 0-bit at position 48 on $auto$ff.cc:262:slice$1105 ($sdffe) from module blabla.
Setting constant 0-bit at position 49 on $auto$ff.cc:262:slice$1105 ($sdffe) from module blabla.
Setting constant 0-bit at position 50 on $auto$ff.cc:262:slice$1105 ($sdffe) from module blabla.
Setting constant 0-bit at position 51 on $auto$ff.cc:262:slice$1105 ($sdffe) from module blabla.
Setting constant 0-bit at position 52 on $auto$ff.cc:262:slice$1105 ($sdffe) from module blabla.
Setting constant 0-bit at position 53 on $auto$ff.cc:262:slice$1105 ($sdffe) from module blabla.
Setting constant 0-bit at position 54 on $auto$ff.cc:262:slice$1105 ($sdffe) from module blabla.
Setting constant 0-bit at position 55 on $auto$ff.cc:262:slice$1105 ($sdffe) from module blabla.
Setting constant 0-bit at position 56 on $auto$ff.cc:262:slice$1105 ($sdffe) from module blabla.
Setting constant 0-bit at position 57 on $auto$ff.cc:262:slice$1105 ($sdffe) from module blabla.
Setting constant 0-bit at position 58 on $auto$ff.cc:262:slice$1105 ($sdffe) from module blabla.
Setting constant 0-bit at position 59 on $auto$ff.cc:262:slice$1105 ($sdffe) from module blabla.
Setting constant 0-bit at position 60 on $auto$ff.cc:262:slice$1105 ($sdffe) from module blabla.
Setting constant 0-bit at position 61 on $auto$ff.cc:262:slice$1105 ($sdffe) from module blabla.
Setting constant 0-bit at position 62 on $auto$ff.cc:262:slice$1105 ($sdffe) from module blabla.
Setting constant 0-bit at position 63 on $auto$ff.cc:262:slice$1105 ($sdffe) from module blabla.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$1103 ($sdffe) from module blabla.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$1103 ($sdffe) from module blabla.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$1103 ($sdffe) from module blabla.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$1103 ($sdffe) from module blabla.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$1103 ($sdffe) from module blabla.
Setting constant 0-bit at position 37 on $auto$ff.cc:262:slice$1103 ($sdffe) from module blabla.
Setting constant 0-bit at position 38 on $auto$ff.cc:262:slice$1103 ($sdffe) from module blabla.
Setting constant 0-bit at position 39 on $auto$ff.cc:262:slice$1103 ($sdffe) from module blabla.
Setting constant 0-bit at position 40 on $auto$ff.cc:262:slice$1103 ($sdffe) from module blabla.
Setting constant 0-bit at position 41 on $auto$ff.cc:262:slice$1103 ($sdffe) from module blabla.
Setting constant 0-bit at position 42 on $auto$ff.cc:262:slice$1103 ($sdffe) from module blabla.
Setting constant 0-bit at position 43 on $auto$ff.cc:262:slice$1103 ($sdffe) from module blabla.
Setting constant 0-bit at position 44 on $auto$ff.cc:262:slice$1103 ($sdffe) from module blabla.
Setting constant 0-bit at position 45 on $auto$ff.cc:262:slice$1103 ($sdffe) from module blabla.
Setting constant 0-bit at position 46 on $auto$ff.cc:262:slice$1103 ($sdffe) from module blabla.
Setting constant 0-bit at position 47 on $auto$ff.cc:262:slice$1103 ($sdffe) from module blabla.
Setting constant 0-bit at position 48 on $auto$ff.cc:262:slice$1103 ($sdffe) from module blabla.
Setting constant 0-bit at position 49 on $auto$ff.cc:262:slice$1103 ($sdffe) from module blabla.
Setting constant 0-bit at position 50 on $auto$ff.cc:262:slice$1103 ($sdffe) from module blabla.
Setting constant 0-bit at position 51 on $auto$ff.cc:262:slice$1103 ($sdffe) from module blabla.
Setting constant 0-bit at position 52 on $auto$ff.cc:262:slice$1103 ($sdffe) from module blabla.
Setting constant 0-bit at position 53 on $auto$ff.cc:262:slice$1103 ($sdffe) from module blabla.
Setting constant 0-bit at position 54 on $auto$ff.cc:262:slice$1103 ($sdffe) from module blabla.
Setting constant 0-bit at position 55 on $auto$ff.cc:262:slice$1103 ($sdffe) from module blabla.
Setting constant 0-bit at position 56 on $auto$ff.cc:262:slice$1103 ($sdffe) from module blabla.
Setting constant 0-bit at position 57 on $auto$ff.cc:262:slice$1103 ($sdffe) from module blabla.
Setting constant 0-bit at position 58 on $auto$ff.cc:262:slice$1103 ($sdffe) from module blabla.
Setting constant 0-bit at position 59 on $auto$ff.cc:262:slice$1103 ($sdffe) from module blabla.
Setting constant 0-bit at position 60 on $auto$ff.cc:262:slice$1103 ($sdffe) from module blabla.
Setting constant 0-bit at position 61 on $auto$ff.cc:262:slice$1103 ($sdffe) from module blabla.
Setting constant 0-bit at position 62 on $auto$ff.cc:262:slice$1103 ($sdffe) from module blabla.
Setting constant 0-bit at position 63 on $auto$ff.cc:262:slice$1103 ($sdffe) from module blabla.

5.20.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \blabla..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

5.20.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module blabla.

5.20.18. Rerunning OPT passes. (Maybe there is more to do..)

5.20.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \blabla..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~45 debug messages>

5.20.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \blabla.
    Consolidated identical input bits for $mux cell $procmux$574:
      Old ports: A={ 32'00000000000000000000000000000000 \state_reg[7] [31:0] }, B={ 32'00000000000000000000000000000000 \state_reg[4] [31:0] }, Y=$2\qr3_b[63:0]
      New ports: A=\state_reg[7] [31:0], B=\state_reg[4] [31:0], Y=$2\qr3_b[63:0] [31:0]
      New connections: $2\qr3_b[63:0] [63:32] = 0
    Consolidated identical input bits for $mux cell $procmux$598:
      Old ports: A={ 32'00000000000000000000000000000000 \state_reg[6] [31:0] }, B={ 32'00000000000000000000000000000000 \state_reg[7] [31:0] }, Y=$2\qr2_b[63:0]
      New ports: A=\state_reg[6] [31:0], B=\state_reg[7] [31:0], Y=$2\qr2_b[63:0] [31:0]
      New connections: $2\qr2_b[63:0] [63:32] = 0
    Consolidated identical input bits for $mux cell $procmux$622:
      Old ports: A={ 32'00000000000000000000000000000000 \state_reg[5] [31:0] }, B={ 32'00000000000000000000000000000000 \state_reg[6] [31:0] }, Y=$2\qr1_b[63:0]
      New ports: A=\state_reg[5] [31:0], B=\state_reg[6] [31:0], Y=$2\qr1_b[63:0] [31:0]
      New connections: $2\qr1_b[63:0] [63:32] = 0
    Consolidated identical input bits for $mux cell $procmux$646:
      Old ports: A={ 32'00000000000000000000000000000000 \state_reg[4] [31:0] }, B={ 32'00000000000000000000000000000000 \state_reg[5] [31:0] }, Y=$2\qr0_b[63:0]
      New ports: A=\state_reg[4] [31:0], B=\state_reg[5] [31:0], Y=$2\qr0_b[63:0] [31:0]
      New connections: $2\qr0_b[63:0] [63:32] = 0
  Optimizing cells in module \blabla.
    Consolidated identical input bits for $mux cell $procmux$712:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=$2\qr3_b[63:0], Y=\qr3.b
      New ports: A=0, B=$2\qr3_b[63:0] [31:0], Y=\qr3.b [31:0]
      New connections: \qr3.b [63:32] = 0
    Consolidated identical input bits for $mux cell $procmux$724:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=$2\qr2_b[63:0], Y=\qr2.b
      New ports: A=0, B=$2\qr2_b[63:0] [31:0], Y=\qr2.b [31:0]
      New connections: \qr2.b [63:32] = 0
    Consolidated identical input bits for $mux cell $procmux$736:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=$2\qr1_b[63:0], Y=\qr1.b
      New ports: A=0, B=$2\qr1_b[63:0] [31:0], Y=\qr1.b [31:0]
      New connections: \qr1.b [63:32] = 0
    Consolidated identical input bits for $mux cell $procmux$748:
      Old ports: A=64'0000000000000000000000000000000000000000000000000000000000000000, B=$2\qr0_b[63:0], Y=\qr0.b
      New ports: A=0, B=$2\qr0_b[63:0] [31:0], Y=\qr0.b [31:0]
      New connections: \qr0.b [63:32] = 0
  Optimizing cells in module \blabla.
Performed a total of 8 changes.

5.20.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\blabla'.
Removed a total of 0 cells.

5.20.22. Executing OPT_SHARE pass.

5.20.23. Executing OPT_DFF pass (perform DFF optimizations).

5.20.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \blabla..

5.20.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module blabla.

5.20.26. Rerunning OPT passes. (Maybe there is more to do..)

5.20.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \blabla..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~45 debug messages>

5.20.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \blabla.
Performed a total of 0 changes.

5.20.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\blabla'.
Removed a total of 0 cells.

5.20.30. Executing OPT_SHARE pass.

5.20.31. Executing OPT_DFF pass (perform DFF optimizations).

5.20.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \blabla..

5.20.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module blabla.

5.20.34. Finished OPT passes. (There is nothing left to do.)

5.21. Executing TECHMAP pass (map to technology primitives).

5.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_90_alu for cells of type $alu.
Using template $paramod$723b23651574f0e7ee9d6af2596d5ec4353db843\_90_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$e891e6b399cf52748460a311fafe476815d24bd7\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using template $paramod$039520c137afc9cd69dd56c3fb11a4e1fbe5f664\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $not.
Using template $paramod$2126a3039e9678f6a4bd73d35a1f58ee2616afb2\_90_alu for cells of type $alu.
Using template $paramod$dde52db7035cb02b3cc5e73865788532339e3bcb\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000001000000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
No more expansions possible.
<suppressed ~9004 debug messages>

5.22. Executing OPT pass (performing simple optimizations).

5.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module blabla.
<suppressed ~5185 debug messages>

5.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\blabla'.
<suppressed ~267 debug messages>
Removed a total of 89 cells.

5.22.3. Executing OPT_DFF pass (perform DFF optimizations).

5.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \blabla..
Removed 4439 unused cells and 3784 unused wires.
<suppressed ~4440 debug messages>

5.22.5. Finished fast OPT passes.

5.23. Executing ABC pass (technology mapping using ABC).

5.23.1. Extracting gate netlist of module `\blabla' to `<abc-temp-dir>/input.blif'..
Extracted 10532 gates and 12023 wires to a netlist network with 1490 inputs and 1104 outputs.

5.23.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

5.23.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      661
ABC RESULTS:            ANDNOT cells:     3164
ABC RESULTS:               MUX cells:     1434
ABC RESULTS:              NAND cells:      575
ABC RESULTS:               NOR cells:      819
ABC RESULTS:               NOT cells:      642
ABC RESULTS:                OR cells:      508
ABC RESULTS:             ORNOT cells:      213
ABC RESULTS:              XNOR cells:      913
ABC RESULTS:               XOR cells:     2069
ABC RESULTS:        internal signals:     9429
ABC RESULTS:           input signals:     1490
ABC RESULTS:          output signals:     1104
Removing temp directory.

5.24. Executing OPT pass (performing simple optimizations).

5.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module blabla.
<suppressed ~727 debug messages>

5.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\blabla'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

5.24.3. Executing OPT_DFF pass (perform DFF optimizations).

5.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \blabla..
Removed 1 unused cells and 5883 unused wires.
<suppressed ~66 debug messages>

5.24.5. Finished fast OPT passes.

5.25. Executing HIERARCHY pass (managing design hierarchy).

5.25.1. Analyzing design hierarchy..
Top module:  \blabla

5.25.2. Analyzing design hierarchy..
Top module:  \blabla
Removed 0 unused modules.

5.26. Printing statistics.

=== blabla ===

   Number of wires:              10117
   Number of wire bits:          21673
   Number of public wires:         226
   Number of public wire bits:   11782
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              12090
     $_ANDNOT_                    3164
     $_AND_                        661
     $_DFF_P_                        5
     $_MUX_                       1434
     $_NAND_                       575
     $_NOR_                        813
     $_NOT_                        641
     $_ORNOT_                      213
     $_OR_                         507
     $_SDFFE_PN0P_                1094
     $_SDFFE_PN1P_                   1
     $_XNOR_                       913
     $_XOR_                       2069

5.27. Executing CHECK pass (checking for obvious problems).
Checking module blabla...
Found and reported 0 problems.

6. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/blabla/runs/mod11/tmp/synthesis/post_techmap.dot'.
Dumping module blabla to page 1.

7. Executing SHARE pass (SAT-based resource sharing).

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module blabla.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\blabla'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \blabla..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \blabla.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\blabla'.
Removed a total of 0 cells.

8.6. Executing OPT_DFF pass (perform DFF optimizations).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \blabla..

8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module blabla.

8.9. Finished OPT passes. (There is nothing left to do.)

9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \blabla..
Removed 0 unused cells and 161 unused wires.
<suppressed ~161 debug messages>

10. Printing statistics.

=== blabla ===

   Number of wires:               9956
   Number of wire bits:          14375
   Number of public wires:          65
   Number of public wire bits:    4484
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              12090
     $_ANDNOT_                    3164
     $_AND_                        661
     $_DFF_P_                        5
     $_MUX_                       1434
     $_NAND_                       575
     $_NOR_                        813
     $_NOT_                        641
     $_ORNOT_                      213
     $_OR_                         507
     $_SDFFE_PN0P_                1094
     $_SDFFE_PN1P_                   1
     $_XNOR_                       913
     $_XOR_                       2069

mapping tbuf

11. Executing TECHMAP pass (map to technology primitives).

11.1. Executing Verilog-2005 frontend: /home/licit/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/licit/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

11.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

12. Executing SIMPLEMAP pass (map simple cells to gate primitives).

13. Executing TECHMAP pass (map to technology primitives).

13.1. Executing Verilog-2005 frontend: /home/licit/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/licit/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

13.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

14. Executing SIMPLEMAP pass (map simple cells to gate primitives).

15. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

15.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\blabla':
  mapped 1100 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

16. Printing statistics.

=== blabla ===

   Number of wires:              12146
   Number of wire bits:          16565
   Number of public wires:          65
   Number of public wire bits:    4484
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              14280
     $_ANDNOT_                    3164
     $_AND_                        661
     $_MUX_                       3624
     $_NAND_                       575
     $_NOR_                        813
     $_NOT_                        641
     $_ORNOT_                      213
     $_OR_                         507
     $_XNOR_                       913
     $_XOR_                       2069
     sky130_fd_sc_hd__dfxtp_2     1100

[INFO]: USING STRATEGY AREA 0

17. Executing ABC pass (technology mapping using ABC).

17.1. Extracting gate netlist of module `\blabla' to `/tmp/yosys-abc-4LclJP/input.blif'..
Extracted 13180 gates and 15186 wires to a netlist network with 2004 inputs and 1100 outputs.

17.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-4LclJP/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-4LclJP/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-4LclJP/input.blif 
ABC: + read_lib -w /openlane/designs/blabla/runs/mod11/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.08 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/blabla/runs/mod11/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.11 sec
ABC: Memory =    7.77 MB. Time =     0.11 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/blabla/runs/mod11/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/blabla/runs/mod11/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 40000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 40000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 5 -S 750.0 
ABC: + upsize -D 40000 
ABC: Current delay (13345.12 ps) does not exceed the target delay (40000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 40000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =  11299 ( 16.7 %)   Cap = 10.0 ff (  4.0 %)   Area =    99093.79 ( 83.2 %)   Delay = 13466.88 ps  (  4.0 %)               
ABC: Path  0 --     551 : 0    4 pi                        A =   0.00  Df =  25.8  -14.6 ps  S =  41.4 ps  Cin =  0.0 ff  Cout =   7.5 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    3192 : 2    3 sky130_fd_sc_hd__and2b_2  A =   8.76  Df = 240.2  -24.1 ps  S =  54.3 ps  Cin =  1.6 ff  Cout =   6.9 ff  Cmax = 310.4 ff  G =  415  
ABC: Path  2 --    3193 : 1    5 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 408.4  -27.5 ps  S = 201.2 ps  Cin =  2.1 ff  Cout =  16.4 ff  Cmax = 130.0 ff  G =  740  
ABC: Path  3 --    4315 : 4    3 sky130_fd_sc_hd__a22o_2   A =  10.01  Df = 689.7  -55.6 ps  S =  95.3 ps  Cin =  2.3 ff  Cout =  15.6 ff  Cmax = 301.2 ff  G =  633  
ABC: Path  4 --    4371 : 2    3 sky130_fd_sc_hd__and2_2   A =   7.51  Df = 900.5  -98.6 ps  S =  64.4 ps  Cin =  1.5 ff  Cout =   8.6 ff  Cmax = 303.0 ff  G =  558  
ABC: Path  5 --    4401 : 2    2 sky130_fd_sc_hd__or2_2    A =   6.26  Df =1201.2 -231.1 ps  S =  76.4 ps  Cin =  1.5 ff  Cout =  10.6 ff  Cmax = 299.4 ff  G =  702  
ABC: Path  6 --    4404 : 4    2 sky130_fd_sc_hd__or4_2    A =   8.76  Df =1832.1 -620.7 ps  S = 113.6 ps  Cin =  1.5 ff  Cout =   6.7 ff  Cmax = 310.4 ff  G =  412  
ABC: Path  7 --    4405 : 4    1 sky130_fd_sc_hd__nor4_2   A =  12.51  Df =1962.8 -562.0 ps  S = 163.7 ps  Cin =  4.3 ff  Cout =   1.7 ff  Cmax =  64.1 ff  G =   38  
ABC: Path  8 --    4450 : 4    4 sky130_fd_sc_hd__o2bb2a_2 A =  11.26  Df =2220.9 -117.5 ps  S =  83.6 ps  Cin =  1.8 ff  Cout =  12.0 ff  Cmax = 294.8 ff  G =  653  
ABC: Path  9 --    4455 : 4    2 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =2554.7 -319.8 ps  S =  51.1 ps  Cin =  2.4 ff  Cout =   4.0 ff  Cmax = 325.0 ff  G =  163  
ABC: Path 10 --    4463 : 3    2 sky130_fd_sc_hd__and3_2   A =   7.51  Df =2765.9 -342.6 ps  S =  72.8 ps  Cin =  1.5 ff  Cout =   9.2 ff  Cmax = 309.5 ff  G =  593  
ABC: Path 11 --    4486 : 4    3 sky130_fd_sc_hd__o211ai_2 A =  12.51  Df =3013.2 -455.4 ps  S = 244.6 ps  Cin =  4.4 ff  Cout =  15.5 ff  Cmax = 133.7 ff  G =  339  
ABC: Path 12 --    4671 : 2    2 sky130_fd_sc_hd__or2b_2   A =   8.76  Df =3341.1 -591.1 ps  S =  58.5 ps  Cin =  1.6 ff  Cout =   5.0 ff  Cmax = 312.2 ff  G =  301  
ABC: Path 13 --    4688 : 4    2 sky130_fd_sc_hd__a31o_2   A =   8.76  Df =3618.1 -678.6 ps  S =  94.3 ps  Cin =  2.4 ff  Cout =  13.6 ff  Cmax = 271.9 ff  G =  556  
ABC: Path 14 --    4689 : 2    2 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =3890.2 -757.0 ps  S = 280.5 ps  Cin =  8.5 ff  Cout =  18.4 ff  Cmax = 121.8 ff  G =  208  
ABC: Path 15 --    4691 : 2    4 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =4284.5 -917.5 ps  S = 324.9 ps  Cin =  8.6 ff  Cout =  23.9 ff  Cmax = 130.0 ff  G =  269  
ABC: Path 16 --    4692 : 2    3 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =4536.2 -956.2 ps  S = 209.0 ps  Cin =  8.5 ff  Cout =  12.2 ff  Cmax = 121.8 ff  G =  137  
ABC: Path 17 --    4694 : 4    2 sky130_fd_sc_hd__or4_2    A =   8.76  Df =5148.8 -611.1 ps  S =  99.7 ps  Cin =  1.5 ff  Cout =   3.2 ff  Cmax = 310.4 ff  G =  205  
ABC: Path 18 --    4698 : 3    2 sky130_fd_sc_hd__or3_2    A =   7.51  Df =5574.3 -939.3 ps  S =  80.9 ps  Cin =  1.5 ff  Cout =   4.0 ff  Cmax = 310.4 ff  G =  253  
ABC: Path 19 --    4745 : 4    3 sky130_fd_sc_hd__a31o_2   A =   8.76  Df =5842.1-1030.1 ps  S =  84.7 ps  Cin =  2.4 ff  Cout =  11.8 ff  Cmax = 271.9 ff  G =  477  
ABC: Path 20 --    4826 : 3    4 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =6052.0-1089.8 ps  S =  66.5 ps  Cin =  2.4 ff  Cout =  10.7 ff  Cmax = 309.5 ff  G =  434  
ABC: Path 21 --    4839 : 3    3 sky130_fd_sc_hd__and3_2   A =   7.51  Df =6281.3-1108.6 ps  S =  80.7 ps  Cin =  1.5 ff  Cout =  10.9 ff  Cmax = 309.5 ff  G =  689  
ABC: Path 22 --    4840 : 3    3 sky130_fd_sc_hd__or3_2    A =   7.51  Df =6702.2 -306.7 ps  S =  86.6 ps  Cin =  1.5 ff  Cout =   5.5 ff  Cmax = 310.4 ff  G =  350  
ABC: Path 23 --    4842 : 3    2 sky130_fd_sc_hd__and3_2   A =   7.51  Df =6922.0 -312.6 ps  S =  63.9 ps  Cin =  1.5 ff  Cout =   7.2 ff  Cmax = 309.5 ff  G =  455  
ABC: Path 24 --    4844 : 5    1 sky130_fd_sc_hd__o221a_2  A =  11.26  Df =7139.2  -88.4 ps  S =  42.0 ps  Cin =  2.3 ff  Cout =   2.6 ff  Cmax = 281.1 ff  G =  101  
ABC: Path 25 --    4845 : 3    3 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =7352.8 -182.8 ps  S =  85.7 ps  Cin =  2.4 ff  Cout =  14.3 ff  Cmax = 309.5 ff  G =  581  
ABC: Path 26 --    4850 : 4    3 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =7711.6 -383.1 ps  S =  69.0 ps  Cin =  2.4 ff  Cout =  11.0 ff  Cmax = 325.0 ff  G =  446  
ABC: Path 27 --    4890 : 5    4 sky130_fd_sc_hd__o311ai_2 A =  16.27  Df =8104.7 -626.6 ps  S = 368.7 ps  Cin =  4.4 ff  Cout =  13.0 ff  Cmax =  82.4 ff  G =  284  
ABC: Path 28 --    4961 : 4    2 sky130_fd_sc_hd__a211oi_2 A =  12.51  Df =8222.4   -4.2 ps  S = 151.6 ps  Cin =  4.4 ff  Cout =   3.3 ff  Cmax =  88.8 ff  G =   71  
ABC: Path 29 --    5053 : 4    3 sky130_fd_sc_hd__or4_2    A =   8.76  Df =8914.1 -528.2 ps  S = 127.7 ps  Cin =  1.5 ff  Cout =   9.6 ff  Cmax = 310.4 ff  G =  619  
ABC: Path 30 --    5068 : 5    2 sky130_fd_sc_hd__a2111o_2 A =  12.51  Df =9357.2 -843.5 ps  S =  65.6 ps  Cin =  2.4 ff  Cout =   4.1 ff  Cmax = 324.1 ff  G =  161  
ABC: Path 31 --    5070 : 4    3 sky130_fd_sc_hd__a31o_2   A =   8.76  Df =9630.8 -935.0 ps  S =  83.9 ps  Cin =  2.4 ff  Cout =  11.6 ff  Cmax = 271.9 ff  G =  469  
ABC: Path 32 --    5115 : 3    3 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =9860.4-1015.5 ps  S =  61.0 ps  Cin =  2.4 ff  Cout =   9.5 ff  Cmax = 309.5 ff  G =  390  
ABC: Path 33 --    5118 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =10046.4 -198.4 ps  S =  36.8 ps  Cin =  2.4 ff  Cout =   4.0 ff  Cmax = 309.5 ff  G =  160  
ABC: Path 34 --    5119 : 2    4 sky130_fd_sc_hd__and2_2   A =   7.51  Df =10261.8 -154.3 ps  S =  98.8 ps  Cin =  1.5 ff  Cout =  16.0 ff  Cmax = 303.0 ff  G = 1044  
ABC: Path 35 --    5120 : 2    2 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =10425.9 -116.4 ps  S = 198.0 ps  Cin =  8.6 ff  Cout =  11.5 ff  Cmax = 130.0 ff  G =  128  
ABC: Path 36 --    5123 : 5    3 sky130_fd_sc_hd__a41o_2   A =  11.26  Df =10739.9 -160.1 ps  S =  98.8 ps  Cin =  2.3 ff  Cout =  15.9 ff  Cmax = 325.0 ff  G =  661  
ABC: Path 37 --    5127 : 5    3 sky130_fd_sc_hd__a311o_2  A =  11.26  Df =11148.9 -365.0 ps  S =  69.7 ps  Cin =  2.3 ff  Cout =   8.5 ff  Cmax = 298.5 ff  G =  359  
ABC: Path 38 --    5189 : 3    5 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =11393.0 -420.1 ps  S = 126.5 ps  Cin =  2.4 ff  Cout =  23.5 ff  Cmax = 309.5 ff  G =  962  
ABC: Path 39 --    5674 : 3    2 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =11566.9 -511.2 ps  S = 150.2 ps  Cin =  4.6 ff  Cout =   9.4 ff  Cmax = 128.2 ff  G =  194  
ABC: Path 40 --    5675 : 2    3 sky130_fd_sc_hd__nor2_2   A =   6.26  Df =11625.3 -457.6 ps  S = 113.4 ps  Cin =  4.4 ff  Cout =   7.8 ff  Cmax = 141.9 ff  G =  166  
ABC: Path 41 --    5701 : 3    2 sky130_fd_sc_hd__or3_2    A =   7.51  Df =12033.2 -737.5 ps  S =  80.3 ps  Cin =  1.5 ff  Cout =   4.0 ff  Cmax = 310.4 ff  G =  253  
ABC: Path 42 --    5715 : 4    1 sky130_fd_sc_hd__a31o_2   A =   8.76  Df =12304.5 -841.9 ps  S =  68.1 ps  Cin =  2.4 ff  Cout =   8.4 ff  Cmax = 271.9 ff  G =  350  
ABC: Path 43 --    5716 : 2    3 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =12504.5 -880.2 ps  S = 222.8 ps  Cin =  8.5 ff  Cout =  13.4 ff  Cmax = 121.8 ff  G =  152  
ABC: Path 44 --    5717 : 2    2 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =12699.3 -935.1 ps  S = 125.8 ps  Cin =  8.5 ff  Cout =   5.0 ff  Cmax = 121.8 ff  G =   55  
ABC: Path 45 --   13135 : 5    1 sky130_fd_sc_hd__a221o_2  A =  11.26  Df =13073.2-1156.7 ps  S =  47.1 ps  Cin =  2.3 ff  Cout =   1.5 ff  Cmax = 299.4 ff  G =   63  
ABC: Path 46 --   13136 : 2    1 sky130_fd_sc_hd__and2_2   A =   7.51  Df =13252.7-1215.8 ps  S =  34.8 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 303.0 ff  G =  143  
ABC: Path 47 --   13137 : 1    1 sky130_fd_sc_hd__buf_1    A =   3.75  Df =13466.9-1110.6 ps  S = 396.2 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi550 (\qr_ctr_reg).  End-point = po842 ($auto$rtlil.cc:2515:MuxGate$38186).
ABC: + print_stats -m 
ABC: netlist                       : i/o = 2004/ 1100  lat =    0  nd = 11299  edge =  27737  area =99109.20  delay =53.00  lev = 53
ABC: + write_blif /tmp/yosys-abc-4LclJP/output.blif 

17.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       48
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:       58
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:       83
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:      339
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:      298
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:      344
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:      683
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:      170
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       64
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:      350
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:      579
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:      225
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      148
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:       23
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:     1704
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:      187
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:      208
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:     1304
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:       64
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      744
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:      122
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:      188
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:      360
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:       39
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:       23
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:      112
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o311ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:      747
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:      119
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       75
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:     1102
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:      533
ABC RESULTS:        internal signals:    12082
ABC RESULTS:           input signals:     2004
ABC RESULTS:          output signals:     1100
Removing temp directory.

18. Executing SETUNDEF pass (replace undef values with defined constants).

19. Executing HILOMAP pass (mapping to constant drivers).

20. Executing SPLITNETS pass (splitting up multi-bit signals).

21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \blabla..
Removed 352 unused cells and 16915 unused wires.
<suppressed ~2831 debug messages>

22. Executing INSBUF pass (insert buffer cells for connected wires).

23. Executing CHECK pass (checking for obvious problems).
Checking module blabla...
Warning: Wire blabla.\ready is used but has no driver.
Warning: Wire blabla.\data_out_valid is used but has no driver.
Warning: Wire blabla.\data_out [511] is used but has no driver.
Warning: Wire blabla.\data_out [510] is used but has no driver.
Warning: Wire blabla.\data_out [509] is used but has no driver.
Warning: Wire blabla.\data_out [508] is used but has no driver.
Warning: Wire blabla.\data_out [507] is used but has no driver.
Warning: Wire blabla.\data_out [506] is used but has no driver.
Warning: Wire blabla.\data_out [505] is used but has no driver.
Warning: Wire blabla.\data_out [504] is used but has no driver.
Warning: Wire blabla.\data_out [503] is used but has no driver.
Warning: Wire blabla.\data_out [502] is used but has no driver.
Warning: Wire blabla.\data_out [501] is used but has no driver.
Warning: Wire blabla.\data_out [500] is used but has no driver.
Warning: Wire blabla.\data_out [499] is used but has no driver.
Warning: Wire blabla.\data_out [498] is used but has no driver.
Warning: Wire blabla.\data_out [497] is used but has no driver.
Warning: Wire blabla.\data_out [496] is used but has no driver.
Warning: Wire blabla.\data_out [495] is used but has no driver.
Warning: Wire blabla.\data_out [494] is used but has no driver.
Warning: Wire blabla.\data_out [493] is used but has no driver.
Warning: Wire blabla.\data_out [492] is used but has no driver.
Warning: Wire blabla.\data_out [491] is used but has no driver.
Warning: Wire blabla.\data_out [490] is used but has no driver.
Warning: Wire blabla.\data_out [489] is used but has no driver.
Warning: Wire blabla.\data_out [488] is used but has no driver.
Warning: Wire blabla.\data_out [487] is used but has no driver.
Warning: Wire blabla.\data_out [486] is used but has no driver.
Warning: Wire blabla.\data_out [485] is used but has no driver.
Warning: Wire blabla.\data_out [484] is used but has no driver.
Warning: Wire blabla.\data_out [483] is used but has no driver.
Warning: Wire blabla.\data_out [482] is used but has no driver.
Warning: Wire blabla.\data_out [481] is used but has no driver.
Warning: Wire blabla.\data_out [480] is used but has no driver.
Warning: Wire blabla.\data_out [479] is used but has no driver.
Warning: Wire blabla.\data_out [478] is used but has no driver.
Warning: Wire blabla.\data_out [477] is used but has no driver.
Warning: Wire blabla.\data_out [476] is used but has no driver.
Warning: Wire blabla.\data_out [475] is used but has no driver.
Warning: Wire blabla.\data_out [474] is used but has no driver.
Warning: Wire blabla.\data_out [473] is used but has no driver.
Warning: Wire blabla.\data_out [472] is used but has no driver.
Warning: Wire blabla.\data_out [471] is used but has no driver.
Warning: Wire blabla.\data_out [470] is used but has no driver.
Warning: Wire blabla.\data_out [469] is used but has no driver.
Warning: Wire blabla.\data_out [468] is used but has no driver.
Warning: Wire blabla.\data_out [467] is used but has no driver.
Warning: Wire blabla.\data_out [466] is used but has no driver.
Warning: Wire blabla.\data_out [465] is used but has no driver.
Warning: Wire blabla.\data_out [464] is used but has no driver.
Warning: Wire blabla.\data_out [463] is used but has no driver.
Warning: Wire blabla.\data_out [462] is used but has no driver.
Warning: Wire blabla.\data_out [461] is used but has no driver.
Warning: Wire blabla.\data_out [460] is used but has no driver.
Warning: Wire blabla.\data_out [459] is used but has no driver.
Warning: Wire blabla.\data_out [458] is used but has no driver.
Warning: Wire blabla.\data_out [457] is used but has no driver.
Warning: Wire blabla.\data_out [456] is used but has no driver.
Warning: Wire blabla.\data_out [455] is used but has no driver.
Warning: Wire blabla.\data_out [454] is used but has no driver.
Warning: Wire blabla.\data_out [453] is used but has no driver.
Warning: Wire blabla.\data_out [452] is used but has no driver.
Warning: Wire blabla.\data_out [451] is used but has no driver.
Warning: Wire blabla.\data_out [450] is used but has no driver.
Warning: Wire blabla.\data_out [449] is used but has no driver.
Warning: Wire blabla.\data_out [448] is used but has no driver.
Warning: Wire blabla.\data_out [447] is used but has no driver.
Warning: Wire blabla.\data_out [446] is used but has no driver.
Warning: Wire blabla.\data_out [445] is used but has no driver.
Warning: Wire blabla.\data_out [444] is used but has no driver.
Warning: Wire blabla.\data_out [443] is used but has no driver.
Warning: Wire blabla.\data_out [442] is used but has no driver.
Warning: Wire blabla.\data_out [441] is used but has no driver.
Warning: Wire blabla.\data_out [440] is used but has no driver.
Warning: Wire blabla.\data_out [439] is used but has no driver.
Warning: Wire blabla.\data_out [438] is used but has no driver.
Warning: Wire blabla.\data_out [437] is used but has no driver.
Warning: Wire blabla.\data_out [436] is used but has no driver.
Warning: Wire blabla.\data_out [435] is used but has no driver.
Warning: Wire blabla.\data_out [434] is used but has no driver.
Warning: Wire blabla.\data_out [433] is used but has no driver.
Warning: Wire blabla.\data_out [432] is used but has no driver.
Warning: Wire blabla.\data_out [431] is used but has no driver.
Warning: Wire blabla.\data_out [430] is used but has no driver.
Warning: Wire blabla.\data_out [429] is used but has no driver.
Warning: Wire blabla.\data_out [428] is used but has no driver.
Warning: Wire blabla.\data_out [427] is used but has no driver.
Warning: Wire blabla.\data_out [426] is used but has no driver.
Warning: Wire blabla.\data_out [425] is used but has no driver.
Warning: Wire blabla.\data_out [424] is used but has no driver.
Warning: Wire blabla.\data_out [423] is used but has no driver.
Warning: Wire blabla.\data_out [422] is used but has no driver.
Warning: Wire blabla.\data_out [421] is used but has no driver.
Warning: Wire blabla.\data_out [420] is used but has no driver.
Warning: Wire blabla.\data_out [419] is used but has no driver.
Warning: Wire blabla.\data_out [418] is used but has no driver.
Warning: Wire blabla.\data_out [417] is used but has no driver.
Warning: Wire blabla.\data_out [416] is used but has no driver.
Warning: Wire blabla.\data_out [415] is used but has no driver.
Warning: Wire blabla.\data_out [414] is used but has no driver.
Warning: Wire blabla.\data_out [413] is used but has no driver.
Warning: Wire blabla.\data_out [412] is used but has no driver.
Warning: Wire blabla.\data_out [411] is used but has no driver.
Warning: Wire blabla.\data_out [410] is used but has no driver.
Warning: Wire blabla.\data_out [409] is used but has no driver.
Warning: Wire blabla.\data_out [408] is used but has no driver.
Warning: Wire blabla.\data_out [407] is used but has no driver.
Warning: Wire blabla.\data_out [406] is used but has no driver.
Warning: Wire blabla.\data_out [405] is used but has no driver.
Warning: Wire blabla.\data_out [404] is used but has no driver.
Warning: Wire blabla.\data_out [403] is used but has no driver.
Warning: Wire blabla.\data_out [402] is used but has no driver.
Warning: Wire blabla.\data_out [401] is used but has no driver.
Warning: Wire blabla.\data_out [400] is used but has no driver.
Warning: Wire blabla.\data_out [399] is used but has no driver.
Warning: Wire blabla.\data_out [398] is used but has no driver.
Warning: Wire blabla.\data_out [397] is used but has no driver.
Warning: Wire blabla.\data_out [396] is used but has no driver.
Warning: Wire blabla.\data_out [395] is used but has no driver.
Warning: Wire blabla.\data_out [394] is used but has no driver.
Warning: Wire blabla.\data_out [393] is used but has no driver.
Warning: Wire blabla.\data_out [392] is used but has no driver.
Warning: Wire blabla.\data_out [391] is used but has no driver.
Warning: Wire blabla.\data_out [390] is used but has no driver.
Warning: Wire blabla.\data_out [389] is used but has no driver.
Warning: Wire blabla.\data_out [388] is used but has no driver.
Warning: Wire blabla.\data_out [387] is used but has no driver.
Warning: Wire blabla.\data_out [386] is used but has no driver.
Warning: Wire blabla.\data_out [385] is used but has no driver.
Warning: Wire blabla.\data_out [384] is used but has no driver.
Warning: Wire blabla.\data_out [383] is used but has no driver.
Warning: Wire blabla.\data_out [382] is used but has no driver.
Warning: Wire blabla.\data_out [381] is used but has no driver.
Warning: Wire blabla.\data_out [380] is used but has no driver.
Warning: Wire blabla.\data_out [379] is used but has no driver.
Warning: Wire blabla.\data_out [378] is used but has no driver.
Warning: Wire blabla.\data_out [377] is used but has no driver.
Warning: Wire blabla.\data_out [376] is used but has no driver.
Warning: Wire blabla.\data_out [375] is used but has no driver.
Warning: Wire blabla.\data_out [374] is used but has no driver.
Warning: Wire blabla.\data_out [373] is used but has no driver.
Warning: Wire blabla.\data_out [372] is used but has no driver.
Warning: Wire blabla.\data_out [371] is used but has no driver.
Warning: Wire blabla.\data_out [370] is used but has no driver.
Warning: Wire blabla.\data_out [369] is used but has no driver.
Warning: Wire blabla.\data_out [368] is used but has no driver.
Warning: Wire blabla.\data_out [367] is used but has no driver.
Warning: Wire blabla.\data_out [366] is used but has no driver.
Warning: Wire blabla.\data_out [365] is used but has no driver.
Warning: Wire blabla.\data_out [364] is used but has no driver.
Warning: Wire blabla.\data_out [363] is used but has no driver.
Warning: Wire blabla.\data_out [362] is used but has no driver.
Warning: Wire blabla.\data_out [361] is used but has no driver.
Warning: Wire blabla.\data_out [360] is used but has no driver.
Warning: Wire blabla.\data_out [359] is used but has no driver.
Warning: Wire blabla.\data_out [358] is used but has no driver.
Warning: Wire blabla.\data_out [357] is used but has no driver.
Warning: Wire blabla.\data_out [356] is used but has no driver.
Warning: Wire blabla.\data_out [355] is used but has no driver.
Warning: Wire blabla.\data_out [354] is used but has no driver.
Warning: Wire blabla.\data_out [353] is used but has no driver.
Warning: Wire blabla.\data_out [352] is used but has no driver.
Warning: Wire blabla.\data_out [351] is used but has no driver.
Warning: Wire blabla.\data_out [350] is used but has no driver.
Warning: Wire blabla.\data_out [349] is used but has no driver.
Warning: Wire blabla.\data_out [348] is used but has no driver.
Warning: Wire blabla.\data_out [347] is used but has no driver.
Warning: Wire blabla.\data_out [346] is used but has no driver.
Warning: Wire blabla.\data_out [345] is used but has no driver.
Warning: Wire blabla.\data_out [344] is used but has no driver.
Warning: Wire blabla.\data_out [343] is used but has no driver.
Warning: Wire blabla.\data_out [342] is used but has no driver.
Warning: Wire blabla.\data_out [341] is used but has no driver.
Warning: Wire blabla.\data_out [340] is used but has no driver.
Warning: Wire blabla.\data_out [339] is used but has no driver.
Warning: Wire blabla.\data_out [338] is used but has no driver.
Warning: Wire blabla.\data_out [337] is used but has no driver.
Warning: Wire blabla.\data_out [336] is used but has no driver.
Warning: Wire blabla.\data_out [335] is used but has no driver.
Warning: Wire blabla.\data_out [334] is used but has no driver.
Warning: Wire blabla.\data_out [333] is used but has no driver.
Warning: Wire blabla.\data_out [332] is used but has no driver.
Warning: Wire blabla.\data_out [331] is used but has no driver.
Warning: Wire blabla.\data_out [330] is used but has no driver.
Warning: Wire blabla.\data_out [329] is used but has no driver.
Warning: Wire blabla.\data_out [328] is used but has no driver.
Warning: Wire blabla.\data_out [327] is used but has no driver.
Warning: Wire blabla.\data_out [326] is used but has no driver.
Warning: Wire blabla.\data_out [325] is used but has no driver.
Warning: Wire blabla.\data_out [324] is used but has no driver.
Warning: Wire blabla.\data_out [323] is used but has no driver.
Warning: Wire blabla.\data_out [322] is used but has no driver.
Warning: Wire blabla.\data_out [321] is used but has no driver.
Warning: Wire blabla.\data_out [320] is used but has no driver.
Warning: Wire blabla.\data_out [319] is used but has no driver.
Warning: Wire blabla.\data_out [318] is used but has no driver.
Warning: Wire blabla.\data_out [317] is used but has no driver.
Warning: Wire blabla.\data_out [316] is used but has no driver.
Warning: Wire blabla.\data_out [315] is used but has no driver.
Warning: Wire blabla.\data_out [314] is used but has no driver.
Warning: Wire blabla.\data_out [313] is used but has no driver.
Warning: Wire blabla.\data_out [312] is used but has no driver.
Warning: Wire blabla.\data_out [311] is used but has no driver.
Warning: Wire blabla.\data_out [310] is used but has no driver.
Warning: Wire blabla.\data_out [309] is used but has no driver.
Warning: Wire blabla.\data_out [308] is used but has no driver.
Warning: Wire blabla.\data_out [307] is used but has no driver.
Warning: Wire blabla.\data_out [306] is used but has no driver.
Warning: Wire blabla.\data_out [305] is used but has no driver.
Warning: Wire blabla.\data_out [304] is used but has no driver.
Warning: Wire blabla.\data_out [303] is used but has no driver.
Warning: Wire blabla.\data_out [302] is used but has no driver.
Warning: Wire blabla.\data_out [301] is used but has no driver.
Warning: Wire blabla.\data_out [300] is used but has no driver.
Warning: Wire blabla.\data_out [299] is used but has no driver.
Warning: Wire blabla.\data_out [298] is used but has no driver.
Warning: Wire blabla.\data_out [297] is used but has no driver.
Warning: Wire blabla.\data_out [296] is used but has no driver.
Warning: Wire blabla.\data_out [295] is used but has no driver.
Warning: Wire blabla.\data_out [294] is used but has no driver.
Warning: Wire blabla.\data_out [293] is used but has no driver.
Warning: Wire blabla.\data_out [292] is used but has no driver.
Warning: Wire blabla.\data_out [291] is used but has no driver.
Warning: Wire blabla.\data_out [290] is used but has no driver.
Warning: Wire blabla.\data_out [289] is used but has no driver.
Warning: Wire blabla.\data_out [288] is used but has no driver.
Warning: Wire blabla.\data_out [287] is used but has no driver.
Warning: Wire blabla.\data_out [286] is used but has no driver.
Warning: Wire blabla.\data_out [285] is used but has no driver.
Warning: Wire blabla.\data_out [284] is used but has no driver.
Warning: Wire blabla.\data_out [283] is used but has no driver.
Warning: Wire blabla.\data_out [282] is used but has no driver.
Warning: Wire blabla.\data_out [281] is used but has no driver.
Warning: Wire blabla.\data_out [280] is used but has no driver.
Warning: Wire blabla.\data_out [279] is used but has no driver.
Warning: Wire blabla.\data_out [278] is used but has no driver.
Warning: Wire blabla.\data_out [277] is used but has no driver.
Warning: Wire blabla.\data_out [276] is used but has no driver.
Warning: Wire blabla.\data_out [275] is used but has no driver.
Warning: Wire blabla.\data_out [274] is used but has no driver.
Warning: Wire blabla.\data_out [273] is used but has no driver.
Warning: Wire blabla.\data_out [272] is used but has no driver.
Warning: Wire blabla.\data_out [271] is used but has no driver.
Warning: Wire blabla.\data_out [270] is used but has no driver.
Warning: Wire blabla.\data_out [269] is used but has no driver.
Warning: Wire blabla.\data_out [268] is used but has no driver.
Warning: Wire blabla.\data_out [267] is used but has no driver.
Warning: Wire blabla.\data_out [266] is used but has no driver.
Warning: Wire blabla.\data_out [265] is used but has no driver.
Warning: Wire blabla.\data_out [264] is used but has no driver.
Warning: Wire blabla.\data_out [263] is used but has no driver.
Warning: Wire blabla.\data_out [262] is used but has no driver.
Warning: Wire blabla.\data_out [261] is used but has no driver.
Warning: Wire blabla.\data_out [260] is used but has no driver.
Warning: Wire blabla.\data_out [259] is used but has no driver.
Warning: Wire blabla.\data_out [258] is used but has no driver.
Warning: Wire blabla.\data_out [257] is used but has no driver.
Warning: Wire blabla.\data_out [256] is used but has no driver.
Warning: Wire blabla.\data_out [255] is used but has no driver.
Warning: Wire blabla.\data_out [254] is used but has no driver.
Warning: Wire blabla.\data_out [253] is used but has no driver.
Warning: Wire blabla.\data_out [252] is used but has no driver.
Warning: Wire blabla.\data_out [251] is used but has no driver.
Warning: Wire blabla.\data_out [250] is used but has no driver.
Warning: Wire blabla.\data_out [249] is used but has no driver.
Warning: Wire blabla.\data_out [248] is used but has no driver.
Warning: Wire blabla.\data_out [247] is used but has no driver.
Warning: Wire blabla.\data_out [246] is used but has no driver.
Warning: Wire blabla.\data_out [245] is used but has no driver.
Warning: Wire blabla.\data_out [244] is used but has no driver.
Warning: Wire blabla.\data_out [243] is used but has no driver.
Warning: Wire blabla.\data_out [242] is used but has no driver.
Warning: Wire blabla.\data_out [241] is used but has no driver.
Warning: Wire blabla.\data_out [240] is used but has no driver.
Warning: Wire blabla.\data_out [239] is used but has no driver.
Warning: Wire blabla.\data_out [238] is used but has no driver.
Warning: Wire blabla.\data_out [237] is used but has no driver.
Warning: Wire blabla.\data_out [236] is used but has no driver.
Warning: Wire blabla.\data_out [235] is used but has no driver.
Warning: Wire blabla.\data_out [234] is used but has no driver.
Warning: Wire blabla.\data_out [233] is used but has no driver.
Warning: Wire blabla.\data_out [232] is used but has no driver.
Warning: Wire blabla.\data_out [231] is used but has no driver.
Warning: Wire blabla.\data_out [230] is used but has no driver.
Warning: Wire blabla.\data_out [229] is used but has no driver.
Warning: Wire blabla.\data_out [228] is used but has no driver.
Warning: Wire blabla.\data_out [227] is used but has no driver.
Warning: Wire blabla.\data_out [226] is used but has no driver.
Warning: Wire blabla.\data_out [225] is used but has no driver.
Warning: Wire blabla.\data_out [224] is used but has no driver.
Warning: Wire blabla.\data_out [223] is used but has no driver.
Warning: Wire blabla.\data_out [222] is used but has no driver.
Warning: Wire blabla.\data_out [221] is used but has no driver.
Warning: Wire blabla.\data_out [220] is used but has no driver.
Warning: Wire blabla.\data_out [219] is used but has no driver.
Warning: Wire blabla.\data_out [218] is used but has no driver.
Warning: Wire blabla.\data_out [217] is used but has no driver.
Warning: Wire blabla.\data_out [216] is used but has no driver.
Warning: Wire blabla.\data_out [215] is used but has no driver.
Warning: Wire blabla.\data_out [214] is used but has no driver.
Warning: Wire blabla.\data_out [213] is used but has no driver.
Warning: Wire blabla.\data_out [212] is used but has no driver.
Warning: Wire blabla.\data_out [211] is used but has no driver.
Warning: Wire blabla.\data_out [210] is used but has no driver.
Warning: Wire blabla.\data_out [209] is used but has no driver.
Warning: Wire blabla.\data_out [208] is used but has no driver.
Warning: Wire blabla.\data_out [207] is used but has no driver.
Warning: Wire blabla.\data_out [206] is used but has no driver.
Warning: Wire blabla.\data_out [205] is used but has no driver.
Warning: Wire blabla.\data_out [204] is used but has no driver.
Warning: Wire blabla.\data_out [203] is used but has no driver.
Warning: Wire blabla.\data_out [202] is used but has no driver.
Warning: Wire blabla.\data_out [201] is used but has no driver.
Warning: Wire blabla.\data_out [200] is used but has no driver.
Warning: Wire blabla.\data_out [199] is used but has no driver.
Warning: Wire blabla.\data_out [198] is used but has no driver.
Warning: Wire blabla.\data_out [197] is used but has no driver.
Warning: Wire blabla.\data_out [196] is used but has no driver.
Warning: Wire blabla.\data_out [195] is used but has no driver.
Warning: Wire blabla.\data_out [194] is used but has no driver.
Warning: Wire blabla.\data_out [193] is used but has no driver.
Warning: Wire blabla.\data_out [192] is used but has no driver.
Warning: Wire blabla.\data_out [191] is used but has no driver.
Warning: Wire blabla.\data_out [190] is used but has no driver.
Warning: Wire blabla.\data_out [189] is used but has no driver.
Warning: Wire blabla.\data_out [188] is used but has no driver.
Warning: Wire blabla.\data_out [187] is used but has no driver.
Warning: Wire blabla.\data_out [186] is used but has no driver.
Warning: Wire blabla.\data_out [185] is used but has no driver.
Warning: Wire blabla.\data_out [184] is used but has no driver.
Warning: Wire blabla.\data_out [183] is used but has no driver.
Warning: Wire blabla.\data_out [182] is used but has no driver.
Warning: Wire blabla.\data_out [181] is used but has no driver.
Warning: Wire blabla.\data_out [180] is used but has no driver.
Warning: Wire blabla.\data_out [179] is used but has no driver.
Warning: Wire blabla.\data_out [178] is used but has no driver.
Warning: Wire blabla.\data_out [177] is used but has no driver.
Warning: Wire blabla.\data_out [176] is used but has no driver.
Warning: Wire blabla.\data_out [175] is used but has no driver.
Warning: Wire blabla.\data_out [174] is used but has no driver.
Warning: Wire blabla.\data_out [173] is used but has no driver.
Warning: Wire blabla.\data_out [172] is used but has no driver.
Warning: Wire blabla.\data_out [171] is used but has no driver.
Warning: Wire blabla.\data_out [170] is used but has no driver.
Warning: Wire blabla.\data_out [169] is used but has no driver.
Warning: Wire blabla.\data_out [168] is used but has no driver.
Warning: Wire blabla.\data_out [167] is used but has no driver.
Warning: Wire blabla.\data_out [166] is used but has no driver.
Warning: Wire blabla.\data_out [165] is used but has no driver.
Warning: Wire blabla.\data_out [164] is used but has no driver.
Warning: Wire blabla.\data_out [163] is used but has no driver.
Warning: Wire blabla.\data_out [162] is used but has no driver.
Warning: Wire blabla.\data_out [161] is used but has no driver.
Warning: Wire blabla.\data_out [160] is used but has no driver.
Warning: Wire blabla.\data_out [159] is used but has no driver.
Warning: Wire blabla.\data_out [158] is used but has no driver.
Warning: Wire blabla.\data_out [157] is used but has no driver.
Warning: Wire blabla.\data_out [156] is used but has no driver.
Warning: Wire blabla.\data_out [155] is used but has no driver.
Warning: Wire blabla.\data_out [154] is used but has no driver.
Warning: Wire blabla.\data_out [153] is used but has no driver.
Warning: Wire blabla.\data_out [152] is used but has no driver.
Warning: Wire blabla.\data_out [151] is used but has no driver.
Warning: Wire blabla.\data_out [150] is used but has no driver.
Warning: Wire blabla.\data_out [149] is used but has no driver.
Warning: Wire blabla.\data_out [148] is used but has no driver.
Warning: Wire blabla.\data_out [147] is used but has no driver.
Warning: Wire blabla.\data_out [146] is used but has no driver.
Warning: Wire blabla.\data_out [145] is used but has no driver.
Warning: Wire blabla.\data_out [144] is used but has no driver.
Warning: Wire blabla.\data_out [143] is used but has no driver.
Warning: Wire blabla.\data_out [142] is used but has no driver.
Warning: Wire blabla.\data_out [141] is used but has no driver.
Warning: Wire blabla.\data_out [140] is used but has no driver.
Warning: Wire blabla.\data_out [139] is used but has no driver.
Warning: Wire blabla.\data_out [138] is used but has no driver.
Warning: Wire blabla.\data_out [137] is used but has no driver.
Warning: Wire blabla.\data_out [136] is used but has no driver.
Warning: Wire blabla.\data_out [135] is used but has no driver.
Warning: Wire blabla.\data_out [134] is used but has no driver.
Warning: Wire blabla.\data_out [133] is used but has no driver.
Warning: Wire blabla.\data_out [132] is used but has no driver.
Warning: Wire blabla.\data_out [131] is used but has no driver.
Warning: Wire blabla.\data_out [130] is used but has no driver.
Warning: Wire blabla.\data_out [129] is used but has no driver.
Warning: Wire blabla.\data_out [128] is used but has no driver.
Warning: Wire blabla.\data_out [127] is used but has no driver.
Warning: Wire blabla.\data_out [126] is used but has no driver.
Warning: Wire blabla.\data_out [125] is used but has no driver.
Warning: Wire blabla.\data_out [124] is used but has no driver.
Warning: Wire blabla.\data_out [123] is used but has no driver.
Warning: Wire blabla.\data_out [122] is used but has no driver.
Warning: Wire blabla.\data_out [121] is used but has no driver.
Warning: Wire blabla.\data_out [120] is used but has no driver.
Warning: Wire blabla.\data_out [119] is used but has no driver.
Warning: Wire blabla.\data_out [118] is used but has no driver.
Warning: Wire blabla.\data_out [117] is used but has no driver.
Warning: Wire blabla.\data_out [116] is used but has no driver.
Warning: Wire blabla.\data_out [115] is used but has no driver.
Warning: Wire blabla.\data_out [114] is used but has no driver.
Warning: Wire blabla.\data_out [113] is used but has no driver.
Warning: Wire blabla.\data_out [112] is used but has no driver.
Warning: Wire blabla.\data_out [111] is used but has no driver.
Warning: Wire blabla.\data_out [110] is used but has no driver.
Warning: Wire blabla.\data_out [109] is used but has no driver.
Warning: Wire blabla.\data_out [108] is used but has no driver.
Warning: Wire blabla.\data_out [107] is used but has no driver.
Warning: Wire blabla.\data_out [106] is used but has no driver.
Warning: Wire blabla.\data_out [105] is used but has no driver.
Warning: Wire blabla.\data_out [104] is used but has no driver.
Warning: Wire blabla.\data_out [103] is used but has no driver.
Warning: Wire blabla.\data_out [102] is used but has no driver.
Warning: Wire blabla.\data_out [101] is used but has no driver.
Warning: Wire blabla.\data_out [100] is used but has no driver.
Warning: Wire blabla.\data_out [99] is used but has no driver.
Warning: Wire blabla.\data_out [98] is used but has no driver.
Warning: Wire blabla.\data_out [97] is used but has no driver.
Warning: Wire blabla.\data_out [96] is used but has no driver.
Warning: Wire blabla.\data_out [95] is used but has no driver.
Warning: Wire blabla.\data_out [94] is used but has no driver.
Warning: Wire blabla.\data_out [93] is used but has no driver.
Warning: Wire blabla.\data_out [92] is used but has no driver.
Warning: Wire blabla.\data_out [91] is used but has no driver.
Warning: Wire blabla.\data_out [90] is used but has no driver.
Warning: Wire blabla.\data_out [89] is used but has no driver.
Warning: Wire blabla.\data_out [88] is used but has no driver.
Warning: Wire blabla.\data_out [87] is used but has no driver.
Warning: Wire blabla.\data_out [86] is used but has no driver.
Warning: Wire blabla.\data_out [85] is used but has no driver.
Warning: Wire blabla.\data_out [84] is used but has no driver.
Warning: Wire blabla.\data_out [83] is used but has no driver.
Warning: Wire blabla.\data_out [82] is used but has no driver.
Warning: Wire blabla.\data_out [81] is used but has no driver.
Warning: Wire blabla.\data_out [80] is used but has no driver.
Warning: Wire blabla.\data_out [79] is used but has no driver.
Warning: Wire blabla.\data_out [78] is used but has no driver.
Warning: Wire blabla.\data_out [77] is used but has no driver.
Warning: Wire blabla.\data_out [76] is used but has no driver.
Warning: Wire blabla.\data_out [75] is used but has no driver.
Warning: Wire blabla.\data_out [74] is used but has no driver.
Warning: Wire blabla.\data_out [73] is used but has no driver.
Warning: Wire blabla.\data_out [72] is used but has no driver.
Warning: Wire blabla.\data_out [71] is used but has no driver.
Warning: Wire blabla.\data_out [70] is used but has no driver.
Warning: Wire blabla.\data_out [69] is used but has no driver.
Warning: Wire blabla.\data_out [68] is used but has no driver.
Warning: Wire blabla.\data_out [67] is used but has no driver.
Warning: Wire blabla.\data_out [66] is used but has no driver.
Warning: Wire blabla.\data_out [65] is used but has no driver.
Warning: Wire blabla.\data_out [64] is used but has no driver.
Warning: Wire blabla.\data_out [63] is used but has no driver.
Warning: Wire blabla.\data_out [62] is used but has no driver.
Warning: Wire blabla.\data_out [61] is used but has no driver.
Warning: Wire blabla.\data_out [60] is used but has no driver.
Warning: Wire blabla.\data_out [59] is used but has no driver.
Warning: Wire blabla.\data_out [58] is used but has no driver.
Warning: Wire blabla.\data_out [57] is used but has no driver.
Warning: Wire blabla.\data_out [56] is used but has no driver.
Warning: Wire blabla.\data_out [55] is used but has no driver.
Warning: Wire blabla.\data_out [54] is used but has no driver.
Warning: Wire blabla.\data_out [53] is used but has no driver.
Warning: Wire blabla.\data_out [52] is used but has no driver.
Warning: Wire blabla.\data_out [51] is used but has no driver.
Warning: Wire blabla.\data_out [50] is used but has no driver.
Warning: Wire blabla.\data_out [49] is used but has no driver.
Warning: Wire blabla.\data_out [48] is used but has no driver.
Warning: Wire blabla.\data_out [47] is used but has no driver.
Warning: Wire blabla.\data_out [46] is used but has no driver.
Warning: Wire blabla.\data_out [45] is used but has no driver.
Warning: Wire blabla.\data_out [44] is used but has no driver.
Warning: Wire blabla.\data_out [43] is used but has no driver.
Warning: Wire blabla.\data_out [42] is used but has no driver.
Warning: Wire blabla.\data_out [41] is used but has no driver.
Warning: Wire blabla.\data_out [40] is used but has no driver.
Warning: Wire blabla.\data_out [39] is used but has no driver.
Warning: Wire blabla.\data_out [38] is used but has no driver.
Warning: Wire blabla.\data_out [37] is used but has no driver.
Warning: Wire blabla.\data_out [36] is used but has no driver.
Warning: Wire blabla.\data_out [35] is used but has no driver.
Warning: Wire blabla.\data_out [34] is used but has no driver.
Warning: Wire blabla.\data_out [33] is used but has no driver.
Warning: Wire blabla.\data_out [32] is used but has no driver.
Warning: Wire blabla.\data_out [31] is used but has no driver.
Warning: Wire blabla.\data_out [30] is used but has no driver.
Warning: Wire blabla.\data_out [29] is used but has no driver.
Warning: Wire blabla.\data_out [28] is used but has no driver.
Warning: Wire blabla.\data_out [27] is used but has no driver.
Warning: Wire blabla.\data_out [26] is used but has no driver.
Warning: Wire blabla.\data_out [25] is used but has no driver.
Warning: Wire blabla.\data_out [24] is used but has no driver.
Warning: Wire blabla.\data_out [23] is used but has no driver.
Warning: Wire blabla.\data_out [22] is used but has no driver.
Warning: Wire blabla.\data_out [21] is used but has no driver.
Warning: Wire blabla.\data_out [20] is used but has no driver.
Warning: Wire blabla.\data_out [19] is used but has no driver.
Warning: Wire blabla.\data_out [18] is used but has no driver.
Warning: Wire blabla.\data_out [17] is used but has no driver.
Warning: Wire blabla.\data_out [16] is used but has no driver.
Warning: Wire blabla.\data_out [15] is used but has no driver.
Warning: Wire blabla.\data_out [14] is used but has no driver.
Warning: Wire blabla.\data_out [13] is used but has no driver.
Warning: Wire blabla.\data_out [12] is used but has no driver.
Warning: Wire blabla.\data_out [11] is used but has no driver.
Warning: Wire blabla.\data_out [10] is used but has no driver.
Warning: Wire blabla.\data_out [9] is used but has no driver.
Warning: Wire blabla.\data_out [8] is used but has no driver.
Warning: Wire blabla.\data_out [7] is used but has no driver.
Warning: Wire blabla.\data_out [6] is used but has no driver.
Warning: Wire blabla.\data_out [5] is used but has no driver.
Warning: Wire blabla.\data_out [4] is used but has no driver.
Warning: Wire blabla.\data_out [3] is used but has no driver.
Warning: Wire blabla.\data_out [2] is used but has no driver.
Warning: Wire blabla.\data_out [1] is used but has no driver.
Warning: Wire blabla.\data_out [0] is used but has no driver.
Found and reported 514 problems.

24. Printing statistics.

=== blabla ===

   Number of wires:              11898
   Number of wire bits:          13305
   Number of public wires:         599
   Number of public wire bits:    2006
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              12399
     sky130_fd_sc_hd__a2111o_2       9
     sky130_fd_sc_hd__a2111oi_2      2
     sky130_fd_sc_hd__a211o_2       48
     sky130_fd_sc_hd__a211oi_2       7
     sky130_fd_sc_hd__a21bo_2       58
     sky130_fd_sc_hd__a21boi_2      83
     sky130_fd_sc_hd__a21o_2       339
     sky130_fd_sc_hd__a21oi_2      298
     sky130_fd_sc_hd__a221o_2      344
     sky130_fd_sc_hd__a221oi_2       4
     sky130_fd_sc_hd__a22o_2       683
     sky130_fd_sc_hd__a22oi_2      170
     sky130_fd_sc_hd__a2bb2o_2      14
     sky130_fd_sc_hd__a311o_2       15
     sky130_fd_sc_hd__a311oi_2       2
     sky130_fd_sc_hd__a31o_2        64
     sky130_fd_sc_hd__a31oi_2       11
     sky130_fd_sc_hd__a32o_2       350
     sky130_fd_sc_hd__a41o_2         4
     sky130_fd_sc_hd__and2_2       579
     sky130_fd_sc_hd__and2b_2      225
     sky130_fd_sc_hd__and3_2       148
     sky130_fd_sc_hd__and3b_2       12
     sky130_fd_sc_hd__and4_2        23
     sky130_fd_sc_hd__and4b_2        4
     sky130_fd_sc_hd__and4bb_2       4
     sky130_fd_sc_hd__buf_1       1704
     sky130_fd_sc_hd__buf_2          1
     sky130_fd_sc_hd__dfxtp_2     1100
     sky130_fd_sc_hd__inv_2        187
     sky130_fd_sc_hd__mux2_2       208
     sky130_fd_sc_hd__nand2_2     1304
     sky130_fd_sc_hd__nand2b_2       3
     sky130_fd_sc_hd__nand3_2       64
     sky130_fd_sc_hd__nand3b_2       4
     sky130_fd_sc_hd__nand4_2        2
     sky130_fd_sc_hd__nor2_2       744
     sky130_fd_sc_hd__nor3_2        19
     sky130_fd_sc_hd__nor3b_2        3
     sky130_fd_sc_hd__nor4_2         5
     sky130_fd_sc_hd__o2111a_2       4
     sky130_fd_sc_hd__o211a_2      122
     sky130_fd_sc_hd__o211ai_2      10
     sky130_fd_sc_hd__o21a_2       188
     sky130_fd_sc_hd__o21ai_2      360
     sky130_fd_sc_hd__o21ba_2       39
     sky130_fd_sc_hd__o21bai_2      23
     sky130_fd_sc_hd__o221a_2      112
     sky130_fd_sc_hd__o221ai_2       2
     sky130_fd_sc_hd__o22a_2        17
     sky130_fd_sc_hd__o22ai_2        1
     sky130_fd_sc_hd__o2bb2a_2      11
     sky130_fd_sc_hd__o311a_2        9
     sky130_fd_sc_hd__o311ai_2       3
     sky130_fd_sc_hd__o31a_2        28
     sky130_fd_sc_hd__o31ai_2        5
     sky130_fd_sc_hd__o32a_2         1
     sky130_fd_sc_hd__o41a_2         1
     sky130_fd_sc_hd__or2_2        747
     sky130_fd_sc_hd__or2b_2       119
     sky130_fd_sc_hd__or3_2         75
     sky130_fd_sc_hd__or3b_2        12
     sky130_fd_sc_hd__or4_2         19
     sky130_fd_sc_hd__or4b_2         5
     sky130_fd_sc_hd__or4bb_2        3
     sky130_fd_sc_hd__xnor2_2     1102
     sky130_fd_sc_hd__xor2_2       533

   Chip area for module '\blabla': 122491.228800

25. Executing Verilog backend.
Dumping module `\blabla'.

Warnings: 519 unique messages, 519 total
End of script. Logfile hash: 61b5669473, CPU: user 12.08s system 0.09s, MEM: 107.07 MB peak
Yosys 0.12+45 (git sha1 UNKNOWN, gcc 8.3.1 -fPIC -Os)
Time spent: 59% 2x abc (16 sec), 9% 35x opt_expr (2 sec), ...
