 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : ECE564MyDesign
Version: P-2019.03-SP1
Date   : Fri Nov 29 19:56:28 2019
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: counter1_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: accumulator_reg[255][35]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  counter1_reg[0]/CK (DFF_X2)                           0.0000 #   0.0000 r
  counter1_reg[0]/Q (DFF_X2)                            0.6678     0.6678 f
  U20114/ZN (NAND2_X4)                                  0.5745     1.2423 r
  U37143/ZN (INV_X8)                                    0.2919     1.5342 f
  U30738/ZN (AOI22_X1)                                  0.5509     2.0851 r
  U37126/ZN (NAND4_X2)                                  0.1687     2.2538 f
  U21131/ZN (AOI22_X2)                                  0.3212     2.5750 r
  U37076/ZN (AND4_X4)                                   0.2717     2.8467 r
  U37087/ZN (OAI22_X2)                                  0.0983     2.9450 f
  U37088/ZN (INV_X4)                                    0.0625     3.0075 r
  U21103/ZN (OAI221_X2)                                 0.1766     3.1841 f
  add_552/A[0] (ECE564MyDesign_DW01_add_0)              0.0000     3.1841 f
  add_552/U1/ZN (AND2_X4)                               0.3458     3.5299 f
  add_552/U1_1/CO (FA_X1)                               0.4821     4.0120 f
  add_552/U1_2/CO (FA_X1)                               0.5172     4.5293 f
  add_552/U1_3/CO (FA_X1)                               0.5172     5.0465 f
  add_552/U1_4/CO (FA_X1)                               0.5172     5.5638 f
  add_552/U1_5/CO (FA_X1)                               0.5172     6.0810 f
  add_552/U1_6/CO (FA_X1)                               0.5172     6.5982 f
  add_552/U1_7/CO (FA_X1)                               0.5172     7.1155 f
  add_552/U1_8/CO (FA_X1)                               0.5172     7.6327 f
  add_552/U1_9/CO (FA_X1)                               0.5172     8.1500 f
  add_552/U1_10/CO (FA_X1)                              0.5172     8.6672 f
  add_552/U1_11/CO (FA_X1)                              0.5172     9.1845 f
  add_552/U1_12/CO (FA_X1)                              0.5172     9.7017 f
  add_552/U1_13/CO (FA_X1)                              0.5172    10.2189 f
  add_552/U1_14/CO (FA_X1)                              0.5172    10.7362 f
  add_552/U1_15/CO (FA_X1)                              0.5172    11.2534 f
  add_552/U1_16/CO (FA_X1)                              0.5172    11.7707 f
  add_552/U1_17/CO (FA_X1)                              0.5172    12.2879 f
  add_552/U1_18/CO (FA_X1)                              0.5172    12.8052 f
  add_552/U1_19/CO (FA_X1)                              0.5172    13.3224 f
  add_552/U1_20/CO (FA_X1)                              0.5172    13.8397 f
  add_552/U1_21/CO (FA_X1)                              0.5172    14.3569 f
  add_552/U1_22/CO (FA_X1)                              0.5172    14.8741 f
  add_552/U1_23/CO (FA_X1)                              0.5172    15.3914 f
  add_552/U1_24/CO (FA_X1)                              0.5172    15.9086 f
  add_552/U1_25/CO (FA_X1)                              0.5172    16.4259 f
  add_552/U1_26/CO (FA_X1)                              0.5172    16.9431 f
  add_552/U1_27/CO (FA_X1)                              0.5172    17.4604 f
  add_552/U1_28/CO (FA_X1)                              0.5172    17.9776 f
  add_552/U1_29/CO (FA_X1)                              0.5172    18.4948 f
  add_552/U1_30/CO (FA_X1)                              0.5172    19.0121 f
  add_552/U1_31/CO (FA_X1)                              0.5172    19.5293 f
  add_552/U1_32/CO (FA_X1)                              0.5172    20.0466 f
  add_552/U1_33/CO (FA_X1)                              0.5172    20.5638 f
  add_552/U1_34/CO (FA_X1)                              0.5043    21.0681 f
  add_552/U3/ZN (INV_X4)                                0.0924    21.1605 r
  add_552/U2/ZN (XNOR2_X2)                              0.2649    21.4254 r
  add_552/SUM[35] (ECE564MyDesign_DW01_add_0)           0.0000    21.4254 r
  U9589/ZN (NAND3_X2)                                   0.1082    21.5336 f
  U20078/ZN (AND2_X4)                                   0.3687    21.9023 f
  U20025/ZN (INV_X32)                                   0.4221    22.3244 r
  U21410/ZN (AOI22_X2)                                  0.2132    22.5376 f
  U37653/ZN (INV_X4)                                    0.1070    22.6446 r
  accumulator_reg[255][35]/D (DFF_X1)                   0.0000    22.6446 r
  data arrival time                                               22.6446

  clock clk (rise edge)                                23.1000    23.1000
  clock network delay (ideal)                           0.0000    23.1000
  clock uncertainty                                    -0.0500    23.0500
  accumulator_reg[255][35]/CK (DFF_X1)                  0.0000    23.0500 r
  library setup time                                   -0.1752    22.8748
  data required time                                              22.8748
  --------------------------------------------------------------------------
  data required time                                              22.8748
  data arrival time                                              -22.6446
  --------------------------------------------------------------------------
  slack (MET)                                                      0.2301


1
