AR shiftreg4bitin16bitout behavioral /home/erid/Documents/GitHub/Xilinx-Projects/testRegister/ShiftReg4bitIN16bitOUT.vhd sub00/vhpl01 1561735353
AR clk1hz behavioral /home/erid/Documents/GitHub/Xilinx-Projects/testRegister/clk1hz.vhd sub00/vhpl03 1561735351
EN shiftreg4bitin16bitout NULL /home/erid/Documents/GitHub/Xilinx-Projects/testRegister/ShiftReg4bitIN16bitOUT.vhd sub00/vhpl00 1561735352
EN top NULL /home/erid/Documents/GitHub/Xilinx-Projects/testRegister/top.vhf sub00/vhpl04 1561735354
EN clk1hz NULL /home/erid/Documents/GitHub/Xilinx-Projects/testRegister/clk1hz.vhd sub00/vhpl02 1561735350
AR top behavioral /home/erid/Documents/GitHub/Xilinx-Projects/testRegister/top.vhf sub00/vhpl05 1561735355
