set ::env(PROJECT_NAME) ethernet_tri_mode
set ::env(DESIGN_TOP) MAC_top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/Communication_Controller/ethernet_tri_mode/trunk/rtl/verilog
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/Communication_Controller/ethernet_tri_mode/trunk/rtl/verilog/MAC_top.v
set ::env(CLOCK_COUNT) 6
set ::env(DOMAIN) controller

