<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - dot_product_7_block.v</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../dot_product_7_block.v" target="rtwreport_document_frame" id="linkToText_plain">dot_product_7_block.v</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">// </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">// File Name: hdl_prj2\hdlsrc\HDL_pfc_gold_fi_og\dot_product_7_block.v</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">// Created: 2025-04-29 18:38:06</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">// </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">// Generated by MATLAB 24.2, HDL Coder 24.2, and Simulink 24.2</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">// </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a>
</span><span><a class="LN" id="11">   11   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">// </span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">// Module: dot_product_7_block</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">// Source Path: HDL_pfc_gold_fi_og/simscape_system/HDL Subsystem/Fixed-Point State-Space/hNNewMatrixD/dot_product_7</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">// Hierarchy Level: 3</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">// Model version: 1.184</span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">// </span>
</span><span><a class="LN" id="18">   18   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" id="19">   19   </a>
</span><span><a class="LN" id="20">   20   </a>`timescale 1 ns / 1 ns
</span><span><a class="LN" id="21">   21   </a>
</span><span><a class="LN" id="22">   22   </a><span class="KW">module</span> dot_product_7_block
</span><span><a class="LN" id="23">   23   </a>          (clk,
</span><span><a class="LN" id="24">   24   </a>           reset,
</span><span><a class="LN" id="25">   25   </a>           enb,
</span><span><a class="LN" id="26">   26   </a>           enb_1_1_1,
</span><span><a class="LN" id="27">   27   </a>           in1_0,
</span><span><a class="LN" id="28">   28   </a>           in1_1,
</span><span><a class="LN" id="29">   29   </a>           in1_2,
</span><span><a class="LN" id="30">   30   </a>           in1_3,
</span><span><a class="LN" id="31">   31   </a>           in1_4,
</span><span><a class="LN" id="32">   32   </a>           in1_5,
</span><span><a class="LN" id="33">   33   </a>           in1_6,
</span><span><a class="LN" id="34">   34   </a>           in2_0,
</span><span><a class="LN" id="35">   35   </a>           in2_1,
</span><span><a class="LN" id="36">   36   </a>           in2_2,
</span><span><a class="LN" id="37">   37   </a>           in2_3,
</span><span><a class="LN" id="38">   38   </a>           in2_4,
</span><span><a class="LN" id="39">   39   </a>           in2_5,
</span><span><a class="LN" id="40">   40   </a>           in2_6,
</span><span><a class="LN" id="41">   41   </a>           out1);
</span><span><a class="LN" id="42">   42   </a>
</span><span><a class="LN" id="43">   43   </a>
</span><span><a class="LN" id="44">   44   </a>  <span class="KW">input</span>   clk;
</span><span><a class="LN" id="45">   45   </a>  <span class="KW">input</span>   reset;
</span><span><a class="LN" id="46">   46   </a>  <span class="KW">input</span>   enb;
</span><span><a class="LN" id="47">   47   </a>  <span class="KW">input</span>   enb_1_1_1;
</span><span><a class="LN" id="48">   48   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [24:0] in1_0;  <span class="CT">// sfix25_En19</span>
</span><span><a class="LN" id="49">   49   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [24:0] in1_1;  <span class="CT">// sfix25_En19</span>
</span><span><a class="LN" id="50">   50   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [24:0] in1_2;  <span class="CT">// sfix25_En19</span>
</span><span><a class="LN" id="51">   51   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [24:0] in1_3;  <span class="CT">// sfix25_En19</span>
</span><span><a class="LN" id="52">   52   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [24:0] in1_4;  <span class="CT">// sfix25_En19</span>
</span><span><a class="LN" id="53">   53   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [24:0] in1_5;  <span class="CT">// sfix25_En19</span>
</span><span><a class="LN" id="54">   54   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [24:0] in1_6;  <span class="CT">// sfix25_En19</span>
</span><span><a class="LN" id="55">   55   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [24:0] in2_0;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" id="56">   56   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [24:0] in2_1;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" id="57">   57   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [24:0] in2_2;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" id="58">   58   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [24:0] in2_3;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" id="59">   59   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [24:0] in2_4;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" id="60">   60   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [24:0] in2_5;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" id="61">   61   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [24:0] in2_6;  <span class="CT">// sfix25_En13</span>
</span><span><a class="LN" id="62">   62   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [49:0] out1;  <span class="CT">// sfix50_En32</span>
</span><span><a class="LN" id="63">   63   </a>
</span><span><a class="LN" id="64">   64   </a>
</span><span><a class="LN" id="65">   65   </a>  <span class="KW">wire</span> [124:0] mergedInput;  <span class="CT">// ufix125</span>
</span><span><a class="LN" id="66">   66   </a>  <span class="KW">reg</span> [124:0] mergedDelay_regin;  <span class="CT">// ufix125</span>
</span><span><a class="LN" id="67">   67   </a>  <span class="KW">reg</span> [2:0] mergedDelay_waddr;  <span class="CT">// ufix3</span>
</span><span><a class="LN" id="68">   68   </a>  <span class="KW">wire</span> mergedDelay_wrenb;  <span class="CT">// ufix1</span>
</span><span><a class="LN" id="69">   69   </a>  <span class="KW">reg</span> [2:0] mergedDelay_raddr;  <span class="CT">// ufix3</span>
</span><span><a class="LN" id="70">   70   </a>  <span class="KW">wire</span> [124:0] mergedDelay_regout;  <span class="CT">// ufix125</span>
</span><span><a class="LN" id="71">   71   </a>  <span class="KW">reg</span> [124:0] mergedOutput;  <span class="CT">// ufix125</span>
</span><span><a class="LN" id="72">   72   </a>  <span class="KW">wire</span> [49:0] mergedInput_1;  <span class="CT">// ufix50</span>
</span><span><a class="LN" id="73">   73   </a>  <span class="KW">reg</span> [49:0] mergedDelay_regin_1;  <span class="CT">// ufix50</span>
</span><span><a class="LN" id="74">   74   </a>  <span class="KW">reg</span> [2:0] mergedDelay_waddr_1;  <span class="CT">// ufix3</span>
</span><span><a class="LN" id="75">   75   </a>  <span class="KW">wire</span> mergedDelay_wrenb_1;  <span class="CT">// ufix1</span>
</span><span><a class="LN" id="76">   76   </a>  <span class="KW">reg</span> [2:0] mergedDelay_raddr_1;  <span class="CT">// ufix3</span>
</span><span><a class="LN" id="77">   77   </a>  <span class="KW">wire</span> [49:0] mergedDelay_regout_1;  <span class="CT">// ufix50</span>
</span><span><a class="LN" id="78">   78   </a>  <span class="KW">reg</span> [49:0] mergedOutput_1;  <span class="CT">// ufix50</span>
</span><span><a class="LN" id="79">   79   </a>  <span class="KW">wire</span> [24:0] slicedInput;  <span class="CT">// ufix25</span>
</span><span><a class="LN" id="80">   80   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] delayOut0;  <span class="CT">// sfix25_En19</span>
</span><span><a class="LN" id="81">   81   </a>  <span class="KW">wire</span> [24:0] slicedInput_1;  <span class="CT">// ufix25</span>
</span><span><a class="LN" id="82">   82   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] delayOut1;  <span class="CT">// sfix25_En19</span>
</span><span><a class="LN" id="83">   83   </a>  <span class="KW">wire</span> [24:0] slicedInput_2;  <span class="CT">// ufix25</span>
</span><span><a class="LN" id="84">   84   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] delayOut2;  <span class="CT">// sfix25_En19</span>
</span><span><a class="LN" id="85">   85   </a>  <span class="KW">wire</span> [24:0] slicedInput_3;  <span class="CT">// ufix25</span>
</span><span><a class="LN" id="86">   86   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] delayOut3;  <span class="CT">// sfix25_En19</span>
</span><span><a class="LN" id="87">   87   </a>  <span class="KW">wire</span> [24:0] slicedInput_4;  <span class="CT">// ufix25</span>
</span><span><a class="LN" id="88">   88   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] delayOut4;  <span class="CT">// sfix25_En19</span>
</span><span><a class="LN" id="89">   89   </a>  <span class="KW">wire</span> [24:0] slicedInput_5;  <span class="CT">// ufix25</span>
</span><span><a class="LN" id="90">   90   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] delayOut5;  <span class="CT">// sfix25_En19</span>
</span><span><a class="LN" id="91">   91   </a>  <span class="KW">wire</span> [24:0] slicedInput_6;  <span class="CT">// ufix25</span>
</span><span><a class="LN" id="92">   92   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] delayOut6;  <span class="CT">// sfix25_En19</span>
</span><span><a class="LN" id="93">   93   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] mul_in1 [0:6];  <span class="CT">// sfix25_En19 [7]</span>
</span><span><a class="LN" id="94">   94   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [24:0] mul_in2 [0:6];  <span class="CT">// sfix25_En13 [7]</span>
</span><span><a class="LN" id="95">   95   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [24:0] mul_in2_1 [0:6];  <span class="CT">// sfix25_En13 [7]</span>
</span><span><a class="LN" id="96">   96   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [49:0] mul_out1 [0:6];  <span class="CT">// sfix50_En32 [7]</span>
</span><span><a class="LN" id="97">   97   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [49:0] mul_out1_1 [0:6];  <span class="CT">// sfix50_En32 [7]</span>
</span><span><a class="LN" id="98">   98   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [49:0] mul_out1_0;  <span class="CT">// sfix50_En32</span>
</span><span><a class="LN" id="99">   99   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [49:0] mul_out1_2;  <span class="CT">// sfix50_En32</span>
</span><span><a class="LN" id="100">  100   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [49:0] mul_out1_4;  <span class="CT">// sfix50_En32</span>
</span><span><a class="LN" id="101">  101   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [49:0] mul_out1_5;  <span class="CT">// sfix50_En32</span>
</span><span><a class="LN" id="102">  102   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [49:0] sum_stage1_3;  <span class="CT">// sfix50_En32</span>
</span><span><a class="LN" id="103">  103   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [49:0] mul_out1_1_1;  <span class="CT">// sfix50_En32</span>
</span><span><a class="LN" id="104">  104   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [49:0] sum_stage1_1;  <span class="CT">// sfix50_En32</span>
</span><span><a class="LN" id="105">  105   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [49:0] mul_out1_3;  <span class="CT">// sfix50_En32</span>
</span><span><a class="LN" id="106">  106   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [49:0] sum_stage1_2;  <span class="CT">// sfix50_En32</span>
</span><span><a class="LN" id="107">  107   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [49:0] sum_stage2_1;  <span class="CT">// sfix50_En32</span>
</span><span><a class="LN" id="108">  108   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [49:0] mul_out1_6;  <span class="CT">// sfix50_En32</span>
</span><span><a class="LN" id="109">  109   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [49:0] sum_stage2_2;  <span class="CT">// sfix50_En32</span>
</span><span><a class="LN" id="110">  110   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [49:0] sum_stage3_1;  <span class="CT">// sfix50_En32</span>
</span><span><a class="LN" id="111">  111   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] HwModeRegister1_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="112">  112   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] HwModeRegister1_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="113">  113   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] PipelineRegister_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="114">  114   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] PipelineRegister_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="115">  115   </a>
</span><span><a class="LN" id="116">  116   </a>
</span><span><a class="LN" id="117">  117   </a>  <span class="KW">assign</span> mergedInput = <b>{</b>in1_0, in1_1, in1_2, in1_3, in1_4<b>}</b>;
</span><span><a class="LN" id="118">  118   </a>
</span><span><a class="LN" id="119">  119   </a>  <span class="CT">// Input register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="120">  120   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="121">  121   </a>    <span class="KW">begin</span> : mergedDelay_reginc_process
</span><span><a class="LN" id="122">  122   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="123">  123   </a>        mergedDelay_regin &lt;= 125'h00000000000000000000000000000000;
</span><span><a class="LN" id="124">  124   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="125">  125   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="126">  126   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="127">  127   </a>          mergedDelay_regin &lt;= mergedInput;
</span><span><a class="LN" id="128">  128   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="129">  129   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="130">  130   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="131">  131   </a>
</span><span><a class="LN" id="132">  132   </a>  <span class="CT">// Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="133">  133   </a>  <span class="CT">//  initial value   = 0</span>
</span><span><a class="LN" id="134">  134   </a>  <span class="CT">//  step value      = 1</span>
</span><span><a class="LN" id="135">  135   </a>  <span class="CT">//  count to value  = 3</span>
</span><span><a class="LN" id="136">  136   </a>  <span class="CT">// Write address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="137">  137   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="138">  138   </a>    <span class="KW">begin</span> : mergedDelay_wr_process
</span><span><a class="LN" id="139">  139   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="140">  140   </a>        mergedDelay_waddr &lt;= 3'b000;
</span><span><a class="LN" id="141">  141   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="142">  142   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="143">  143   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="144">  144   </a>          <span class="KW">if</span> (mergedDelay_waddr &gt;= 3'b011) <span class="KW">begin</span>
</span><span><a class="LN" id="145">  145   </a>            mergedDelay_waddr &lt;= 3'b000;
</span><span><a class="LN" id="146">  146   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="147">  147   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="148">  148   </a>            mergedDelay_waddr &lt;= mergedDelay_waddr + 3'b001;
</span><span><a class="LN" id="149">  149   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="150">  150   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="151">  151   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="152">  152   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="153">  153   </a>
</span><span><a class="LN" id="154">  154   </a>  <span class="KW">assign</span> mergedDelay_wrenb = 1'b1;
</span><span><a class="LN" id="155">  155   </a>
</span><span><a class="LN" id="156">  156   </a>  <span class="CT">// Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="157">  157   </a>  <span class="CT">//  initial value   = 1</span>
</span><span><a class="LN" id="158">  158   </a>  <span class="CT">//  step value      = 1</span>
</span><span><a class="LN" id="159">  159   </a>  <span class="CT">//  count to value  = 3</span>
</span><span><a class="LN" id="160">  160   </a>  <span class="CT">// Read address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="161">  161   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="162">  162   </a>    <span class="KW">begin</span> : mergedDelay_rd_process
</span><span><a class="LN" id="163">  163   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="164">  164   </a>        mergedDelay_raddr &lt;= 3'b001;
</span><span><a class="LN" id="165">  165   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="166">  166   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="167">  167   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="168">  168   </a>          <span class="KW">if</span> (mergedDelay_raddr &gt;= 3'b011) <span class="KW">begin</span>
</span><span><a class="LN" id="169">  169   </a>            mergedDelay_raddr &lt;= 3'b000;
</span><span><a class="LN" id="170">  170   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="171">  171   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="172">  172   </a>            mergedDelay_raddr &lt;= mergedDelay_raddr + 3'b001;
</span><span><a class="LN" id="173">  173   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="174">  174   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="175">  175   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="176">  176   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="177">  177   </a>
</span><span><a class="LN" id="178">  178   </a>  ShiftRegisterRAM_Wrapper_generic #(.AddrWidth(3),
</span><span><a class="LN" id="179">  179   </a>                                     .DataWidth(125)
</span><span><a class="LN" id="180">  180   </a>                                     )
</span><span><a class="LN" id="181">  181   </a>                                   u_ShiftRegisterRAM_Wrapper (.clk(clk),
</span><span><a class="LN" id="182">  182   </a>                                                               .reset(reset),
</span><span><a class="LN" id="183">  183   </a>                                                               .enb(enb),
</span><span><a class="LN" id="184">  184   </a>                                                               .enb_1_1_1(enb_1_1_1),
</span><span><a class="LN" id="185">  185   </a>                                                               .wr_din(mergedDelay_regin),
</span><span><a class="LN" id="186">  186   </a>                                                               .wr_addr(mergedDelay_waddr),
</span><span><a class="LN" id="187">  187   </a>                                                               .wr_en(mergedDelay_wrenb),  <span class="CT">// ufix1</span>
</span><span><a class="LN" id="188">  188   </a>                                                               .rd_addr(mergedDelay_raddr),
</span><span><a class="LN" id="189">  189   </a>                                                               .dout(mergedDelay_regout)
</span><span><a class="LN" id="190">  190   </a>                                                               );
</span><span><a class="LN" id="191">  191   </a>
</span><span><a class="LN" id="192">  192   </a>  <span class="CT">// Output register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="193">  193   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="194">  194   </a>    <span class="KW">begin</span> : mergedDelay_regoutc_process
</span><span><a class="LN" id="195">  195   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="196">  196   </a>        mergedOutput &lt;= 125'h00000000000000000000000000000000;
</span><span><a class="LN" id="197">  197   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="198">  198   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="199">  199   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="200">  200   </a>          mergedOutput &lt;= mergedDelay_regout;
</span><span><a class="LN" id="201">  201   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="202">  202   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="203">  203   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="204">  204   </a>
</span><span><a class="LN" id="205">  205   </a>  <span class="KW">assign</span> mergedInput_1 = <b>{</b>in1_5, in1_6<b>}</b>;
</span><span><a class="LN" id="206">  206   </a>
</span><span><a class="LN" id="207">  207   </a>  <span class="CT">// Input register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="208">  208   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="209">  209   </a>    <span class="KW">begin</span> : mergedDelay_reginc_1_process
</span><span><a class="LN" id="210">  210   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="211">  211   </a>        mergedDelay_regin_1 &lt;= 50'h0000000000000;
</span><span><a class="LN" id="212">  212   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="213">  213   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="214">  214   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="215">  215   </a>          mergedDelay_regin_1 &lt;= mergedInput_1;
</span><span><a class="LN" id="216">  216   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="217">  217   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="218">  218   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="219">  219   </a>
</span><span><a class="LN" id="220">  220   </a>  <span class="CT">// Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="221">  221   </a>  <span class="CT">//  initial value   = 0</span>
</span><span><a class="LN" id="222">  222   </a>  <span class="CT">//  step value      = 1</span>
</span><span><a class="LN" id="223">  223   </a>  <span class="CT">//  count to value  = 3</span>
</span><span><a class="LN" id="224">  224   </a>  <span class="CT">// Write address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="225">  225   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="226">  226   </a>    <span class="KW">begin</span> : mergedDelay_wr_1_process
</span><span><a class="LN" id="227">  227   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="228">  228   </a>        mergedDelay_waddr_1 &lt;= 3'b000;
</span><span><a class="LN" id="229">  229   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="230">  230   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="231">  231   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="232">  232   </a>          <span class="KW">if</span> (mergedDelay_waddr_1 &gt;= 3'b011) <span class="KW">begin</span>
</span><span><a class="LN" id="233">  233   </a>            mergedDelay_waddr_1 &lt;= 3'b000;
</span><span><a class="LN" id="234">  234   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="235">  235   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="236">  236   </a>            mergedDelay_waddr_1 &lt;= mergedDelay_waddr_1 + 3'b001;
</span><span><a class="LN" id="237">  237   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="238">  238   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="239">  239   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="240">  240   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="241">  241   </a>
</span><span><a class="LN" id="242">  242   </a>  <span class="KW">assign</span> mergedDelay_wrenb_1 = 1'b1;
</span><span><a class="LN" id="243">  243   </a>
</span><span><a class="LN" id="244">  244   </a>  <span class="CT">// Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="245">  245   </a>  <span class="CT">//  initial value   = 1</span>
</span><span><a class="LN" id="246">  246   </a>  <span class="CT">//  step value      = 1</span>
</span><span><a class="LN" id="247">  247   </a>  <span class="CT">//  count to value  = 3</span>
</span><span><a class="LN" id="248">  248   </a>  <span class="CT">// Read address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="249">  249   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="250">  250   </a>    <span class="KW">begin</span> : mergedDelay_rd_1_process
</span><span><a class="LN" id="251">  251   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="252">  252   </a>        mergedDelay_raddr_1 &lt;= 3'b001;
</span><span><a class="LN" id="253">  253   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="254">  254   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="255">  255   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="256">  256   </a>          <span class="KW">if</span> (mergedDelay_raddr_1 &gt;= 3'b011) <span class="KW">begin</span>
</span><span><a class="LN" id="257">  257   </a>            mergedDelay_raddr_1 &lt;= 3'b000;
</span><span><a class="LN" id="258">  258   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="259">  259   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="260">  260   </a>            mergedDelay_raddr_1 &lt;= mergedDelay_raddr_1 + 3'b001;
</span><span><a class="LN" id="261">  261   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="262">  262   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="263">  263   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="264">  264   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="265">  265   </a>
</span><span><a class="LN" id="266">  266   </a>  ShiftRegisterRAM_Wrapper_generic #(.AddrWidth(3),
</span><span><a class="LN" id="267">  267   </a>                                     .DataWidth(50)
</span><span><a class="LN" id="268">  268   </a>                                     )
</span><span><a class="LN" id="269">  269   </a>                                   u_ShiftRegisterRAM_Wrapper_1 (.clk(clk),
</span><span><a class="LN" id="270">  270   </a>                                                                 .reset(reset),
</span><span><a class="LN" id="271">  271   </a>                                                                 .enb(enb),
</span><span><a class="LN" id="272">  272   </a>                                                                 .enb_1_1_1(enb_1_1_1),
</span><span><a class="LN" id="273">  273   </a>                                                                 .wr_din(mergedDelay_regin_1),
</span><span><a class="LN" id="274">  274   </a>                                                                 .wr_addr(mergedDelay_waddr_1),
</span><span><a class="LN" id="275">  275   </a>                                                                 .wr_en(mergedDelay_wrenb_1),  <span class="CT">// ufix1</span>
</span><span><a class="LN" id="276">  276   </a>                                                                 .rd_addr(mergedDelay_raddr_1),
</span><span><a class="LN" id="277">  277   </a>                                                                 .dout(mergedDelay_regout_1)
</span><span><a class="LN" id="278">  278   </a>                                                                 );
</span><span><a class="LN" id="279">  279   </a>
</span><span><a class="LN" id="280">  280   </a>  <span class="CT">// Output register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="281">  281   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="282">  282   </a>    <span class="KW">begin</span> : mergedDelay_regoutc_1_process
</span><span><a class="LN" id="283">  283   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="284">  284   </a>        mergedOutput_1 &lt;= 50'h0000000000000;
</span><span><a class="LN" id="285">  285   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="286">  286   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="287">  287   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="288">  288   </a>          mergedOutput_1 &lt;= mergedDelay_regout_1;
</span><span><a class="LN" id="289">  289   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="290">  290   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="291">  291   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="292">  292   </a>
</span><span><a class="LN" id="293">  293   </a>  <span class="KW">assign</span> slicedInput = mergedOutput[124:100];
</span><span><a class="LN" id="294">  294   </a>
</span><span><a class="LN" id="295">  295   </a>  <span class="KW">assign</span> delayOut0 = slicedInput;
</span><span><a class="LN" id="296">  296   </a>
</span><span><a class="LN" id="297">  297   </a>  <span class="KW">assign</span> slicedInput_1 = mergedOutput[99:75];
</span><span><a class="LN" id="298">  298   </a>
</span><span><a class="LN" id="299">  299   </a>  <span class="KW">assign</span> delayOut1 = slicedInput_1;
</span><span><a class="LN" id="300">  300   </a>
</span><span><a class="LN" id="301">  301   </a>  <span class="KW">assign</span> slicedInput_2 = mergedOutput[74:50];
</span><span><a class="LN" id="302">  302   </a>
</span><span><a class="LN" id="303">  303   </a>  <span class="KW">assign</span> delayOut2 = slicedInput_2;
</span><span><a class="LN" id="304">  304   </a>
</span><span><a class="LN" id="305">  305   </a>  <span class="KW">assign</span> slicedInput_3 = mergedOutput[49:25];
</span><span><a class="LN" id="306">  306   </a>
</span><span><a class="LN" id="307">  307   </a>  <span class="KW">assign</span> delayOut3 = slicedInput_3;
</span><span><a class="LN" id="308">  308   </a>
</span><span><a class="LN" id="309">  309   </a>  <span class="KW">assign</span> slicedInput_4 = mergedOutput[24:0];
</span><span><a class="LN" id="310">  310   </a>
</span><span><a class="LN" id="311">  311   </a>  <span class="KW">assign</span> delayOut4 = slicedInput_4;
</span><span><a class="LN" id="312">  312   </a>
</span><span><a class="LN" id="313">  313   </a>  <span class="KW">assign</span> slicedInput_5 = mergedOutput_1[49:25];
</span><span><a class="LN" id="314">  314   </a>
</span><span><a class="LN" id="315">  315   </a>  <span class="KW">assign</span> delayOut5 = slicedInput_5;
</span><span><a class="LN" id="316">  316   </a>
</span><span><a class="LN" id="317">  317   </a>  <span class="KW">assign</span> slicedInput_6 = mergedOutput_1[24:0];
</span><span><a class="LN" id="318">  318   </a>
</span><span><a class="LN" id="319">  319   </a>  <span class="KW">assign</span> delayOut6 = slicedInput_6;
</span><span><a class="LN" id="320">  320   </a>
</span><span><a class="LN" id="321">  321   </a>  <span class="KW">assign</span> mul_in1[0] = delayOut0;
</span><span><a class="LN" id="322">  322   </a>  <span class="KW">assign</span> mul_in1[1] = delayOut1;
</span><span><a class="LN" id="323">  323   </a>  <span class="KW">assign</span> mul_in1[2] = delayOut2;
</span><span><a class="LN" id="324">  324   </a>  <span class="KW">assign</span> mul_in1[3] = delayOut3;
</span><span><a class="LN" id="325">  325   </a>  <span class="KW">assign</span> mul_in1[4] = delayOut4;
</span><span><a class="LN" id="326">  326   </a>  <span class="KW">assign</span> mul_in1[5] = delayOut5;
</span><span><a class="LN" id="327">  327   </a>  <span class="KW">assign</span> mul_in1[6] = delayOut6;
</span><span><a class="LN" id="328">  328   </a>
</span><span><a class="LN" id="329">  329   </a>  <span class="KW">assign</span> mul_in2[0] = in2_0;
</span><span><a class="LN" id="330">  330   </a>  <span class="KW">assign</span> mul_in2[1] = in2_1;
</span><span><a class="LN" id="331">  331   </a>  <span class="KW">assign</span> mul_in2[2] = in2_2;
</span><span><a class="LN" id="332">  332   </a>  <span class="KW">assign</span> mul_in2[3] = in2_3;
</span><span><a class="LN" id="333">  333   </a>  <span class="KW">assign</span> mul_in2[4] = in2_4;
</span><span><a class="LN" id="334">  334   </a>  <span class="KW">assign</span> mul_in2[5] = in2_5;
</span><span><a class="LN" id="335">  335   </a>  <span class="KW">assign</span> mul_in2[6] = in2_6;
</span><span><a class="LN" id="336">  336   </a>
</span><span><a class="LN" id="337">  337   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="338">  338   </a>    <span class="KW">begin</span> : HwModeRegister1_process
</span><span><a class="LN" id="339">  339   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="340">  340   </a>        <span class="KW">for</span>(HwModeRegister1_t_1 = 32'sd0; HwModeRegister1_t_1 &lt;= 32'sd6; HwModeRegister1_t_1 = HwModeRegister1_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="341">  341   </a>          mul_in2_1[HwModeRegister1_t_1] &lt;= 25'sb0000000000000000000000000;
</span><span><a class="LN" id="342">  342   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="343">  343   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="344">  344   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="345">  345   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="346">  346   </a>          <span class="KW">for</span>(HwModeRegister1_t_0_0 = 32'sd0; HwModeRegister1_t_0_0 &lt;= 32'sd6; HwModeRegister1_t_0_0 = HwModeRegister1_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="347">  347   </a>            mul_in2_1[HwModeRegister1_t_0_0] &lt;= mul_in2[HwModeRegister1_t_0_0];
</span><span><a class="LN" id="348">  348   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="349">  349   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="350">  350   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="351">  351   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="352">  352   </a>
</span><span><a class="LN" id="353">  353   </a>
</span><span><a  class="LN" id="354" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:556')" name="code2model">  354   </a>  <span class="KW">genvar</span> t_0_01;
</span><span><a  class="LN" id="355" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:556')" name="code2model">  355   </a>  <span class="KW">generate</span>
</span><span><a  class="LN" id="356" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:556')" name="code2model">  356   </a>    <span class="KW">for</span>(t_0_01 = 32'sd0; t_0_01 &lt;= 32'sd6; t_0_01 = t_0_01 + 32'sd1) <span class="KW">begin</span>:mul_out1_gen
</span><span><a  class="LN" id="357" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:556')" name="code2model">  357   </a>      <span class="KW">assign</span> mul_out1[t_0_01] = mul_in1[t_0_01] * mul_in2_1[t_0_01];
</span><span><a  class="LN" id="358" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:556')" name="code2model">  358   </a>    <span class="KW">end</span>
</span><span><a  class="LN" id="359" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:556')" name="code2model">  359   </a>  <span class="KW">endgenerate</span>
</span><span><a class="LN" id="360">  360   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="361">  361   </a>    <span class="KW">begin</span> : PipelineRegister_process
</span><span><a class="LN" id="362">  362   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="363">  363   </a>        <span class="KW">for</span>(PipelineRegister_t_1 = 32'sd0; PipelineRegister_t_1 &lt;= 32'sd6; PipelineRegister_t_1 = PipelineRegister_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="364">  364   </a>          mul_out1_1[PipelineRegister_t_1] &lt;= 50'sh0000000000000;
</span><span><a class="LN" id="365">  365   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="366">  366   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="367">  367   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="368">  368   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="369">  369   </a>          <span class="KW">for</span>(PipelineRegister_t_0_0 = 32'sd0; PipelineRegister_t_0_0 &lt;= 32'sd6; PipelineRegister_t_0_0 = PipelineRegister_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="370">  370   </a>            mul_out1_1[PipelineRegister_t_0_0] &lt;= mul_out1[PipelineRegister_t_0_0];
</span><span><a class="LN" id="371">  371   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="372">  372   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="373">  373   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="374">  374   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="375">  375   </a>
</span><span><a  class="LN" id="376" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:556')" name="code2model">  376   </a>  <span class="KW">assign</span> mul_out1_0 = mul_out1_1[0];
</span><span><a class="LN" id="377">  377   </a>  <span class="KW">assign</span> mul_out1_2 = mul_out1_1[2];
</span><span><a class="LN" id="378">  378   </a>
</span><span><a class="LN" id="379">  379   </a>  <span class="KW">assign</span> mul_out1_4 = mul_out1_1[4];
</span><span><a class="LN" id="380">  380   </a>
</span><span><a class="LN" id="381">  381   </a>  <span class="KW">assign</span> mul_out1_5 = mul_out1_1[5];
</span><span><a class="LN" id="382">  382   </a>
</span><span><a  class="LN" id="383" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:556')" name="code2model">  383   </a>  <span class="KW">assign</span> sum_stage1_3 = mul_out1_4 + mul_out1_5;
</span><span><a class="LN" id="384">  384   </a>  <span class="KW">assign</span> mul_out1_1_1 = mul_out1_1[1];
</span><span><a class="LN" id="385">  385   </a>
</span><span><a  class="LN" id="386" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:556')" name="code2model">  386   </a>  <span class="KW">assign</span> sum_stage1_1 = mul_out1_0 + mul_out1_1_1;
</span><span><a class="LN" id="387">  387   </a>  <span class="KW">assign</span> mul_out1_3 = mul_out1_1[3];
</span><span><a class="LN" id="388">  388   </a>
</span><span><a  class="LN" id="389" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:556')" name="code2model">  389   </a>  <span class="KW">assign</span> sum_stage1_2 = mul_out1_2 + mul_out1_3;
</span><span><a  class="LN" id="390" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:556')" name="code2model">  390   </a>  <span class="KW">assign</span> sum_stage2_1 = sum_stage1_1 + sum_stage1_2;
</span><span><a  class="LN" id="391" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:556')" name="code2model">  391   </a>  <span class="KW">assign</span> mul_out1_6 = mul_out1_1[6];
</span><span><a  class="LN" id="392" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:556')" name="code2model">  392   </a>  <span class="KW">assign</span> sum_stage2_2 = sum_stage1_3 + mul_out1_6;
</span><span><a  class="LN" id="393" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:556')" name="code2model">  393   </a>  <span class="KW">assign</span> sum_stage3_1 = sum_stage2_1 + sum_stage2_2;
</span><span><a class="LN" id="394">  394   </a>  <span class="KW">assign</span> out1 = sum_stage3_1;
</span><span><a class="LN" id="395">  395   </a>
</span><span><a class="LN" id="396">  396   </a><span class="KW">endmodule</span>  <span class="CT">// dot_product_7_block</span>
</span><span><a class="LN" id="397">  397   </a>
</span><span><a class="LN" id="398">  398   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
