\doxysection{Referencia de la estructura ADC\+\_\+\+Multi\+Mode\+Type\+Def}
\hypertarget{structADC__MultiModeTypeDef}{}\label{structADC__MultiModeTypeDef}\index{ADC\_MultiModeTypeDef@{ADC\_MultiModeTypeDef}}


ADC Configuration multi-\/mode structure definition ~\newline
  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h$>$}

\doxysubsubsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{structADC__MultiModeTypeDef_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structADC__MultiModeTypeDef_a441b28d66abfb0edd5ea1c5ee907dc5d}{DMAAccess\+Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structADC__MultiModeTypeDef_a0890c5bb0b43e8225ca5aab131074b1b}{Two\+Sampling\+Delay}}
\end{DoxyCompactItemize}


\doxysubsection{Descripci칩n detallada}
ADC Configuration multi-\/mode structure definition ~\newline
 

\doxysubsection{Documentaci칩n de campos}
\Hypertarget{structADC__MultiModeTypeDef_a441b28d66abfb0edd5ea1c5ee907dc5d}\label{structADC__MultiModeTypeDef_a441b28d66abfb0edd5ea1c5ee907dc5d} 
\index{ADC\_MultiModeTypeDef@{ADC\_MultiModeTypeDef}!DMAAccessMode@{DMAAccessMode}}
\index{DMAAccessMode@{DMAAccessMode}!ADC\_MultiModeTypeDef@{ADC\_MultiModeTypeDef}}
\doxysubsubsection{\texorpdfstring{DMAAccessMode}{DMAAccessMode}}
{\footnotesize\ttfamily uint32\+\_\+t DMAAccess\+Mode}

Configures the Direct memory access mode for multi ADC mode. This parameter can be a value of \doxylink{group__ADCEx__Direct__memory__access__mode__for__multi__mode}{ADC Direct Memory Access Mode For Multi Mode} \Hypertarget{structADC__MultiModeTypeDef_a0ffc93ec511ed9cf1663f6939bd3e839}\label{structADC__MultiModeTypeDef_a0ffc93ec511ed9cf1663f6939bd3e839} 
\index{ADC\_MultiModeTypeDef@{ADC\_MultiModeTypeDef}!Mode@{Mode}}
\index{Mode@{Mode}!ADC\_MultiModeTypeDef@{ADC\_MultiModeTypeDef}}
\doxysubsubsection{\texorpdfstring{Mode}{Mode}}
{\footnotesize\ttfamily uint32\+\_\+t Mode}

Configures the ADC to operate in independent or multi mode. This parameter can be a value of \doxylink{group__ADCEx__Common__mode}{ADC Common Mode} \Hypertarget{structADC__MultiModeTypeDef_a0890c5bb0b43e8225ca5aab131074b1b}\label{structADC__MultiModeTypeDef_a0890c5bb0b43e8225ca5aab131074b1b} 
\index{ADC\_MultiModeTypeDef@{ADC\_MultiModeTypeDef}!TwoSamplingDelay@{TwoSamplingDelay}}
\index{TwoSamplingDelay@{TwoSamplingDelay}!ADC\_MultiModeTypeDef@{ADC\_MultiModeTypeDef}}
\doxysubsubsection{\texorpdfstring{TwoSamplingDelay}{TwoSamplingDelay}}
{\footnotesize\ttfamily uint32\+\_\+t Two\+Sampling\+Delay}

Configures the Delay between 2 sampling phases. This parameter can be a value of \doxylink{group__ADC__delay__between__2__sampling__phases}{ADC Delay Between 2 Sampling Phases} 

La documentaci칩n de esta estructura est치 generada del siguiente archivo\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__adc__ex_8h}{stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}\end{DoxyCompactItemize}
