Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 18:13:12 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_155_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 Delay1No11_instance/Y_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 1.016ns (30.419%)  route 2.324ns (69.581%))
  Logic Levels:           7  (LUT5=5 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.477ns = ( 6.477 - 4.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.045ns (routing 0.921ns, distribution 1.124ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.836ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=20436, routed)       2.045     2.982    Delay1No11_instance/clk_IBUF_BUFG
    SLICE_X130Y375       FDCE                                         r  Delay1No11_instance/Y_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y375       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.061 f  Delay1No11_instance/Y_reg[25]/Q
                         net (fo=6, routed)           0.738     3.799    Delay1No10_instance/Y_reg[33]_0[25]
    SLICE_X147Y344       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     3.921 f  Delay1No10_instance/shiftedFracY_d1[33]_i_6/O
                         net (fo=4, routed)           0.090     4.011    Delay1No10_instance/shiftedFracY_d1[33]_i_6_n_0
    SLICE_X147Y345       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     4.100 f  Delay1No10_instance/shiftedFracY_d1[49]_i_12/O
                         net (fo=3, routed)           0.157     4.257    Delay1No10_instance/shiftedFracY_d1[49]_i_12_n_0
    SLICE_X145Y345       LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     4.392 f  Delay1No10_instance/shiftedFracY_d1[32]_i_12/O
                         net (fo=2, routed)           0.196     4.588    Delay1No10_instance/shiftedFracY_d1[32]_i_12_n_0
    SLICE_X146Y345       LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.135     4.723 r  Delay1No10_instance/shiftedFracY_d1[32]_i_6/O
                         net (fo=4, routed)           0.161     4.884    Delay1No10_instance/shiftedFracY_d1[32]_i_6_n_0
    SLICE_X146Y343       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     5.032 r  Delay1No10_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=34, routed)          0.282     5.314    Delay1No11_instance/shiftVal__5[0]
    SLICE_X148Y340       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     5.463 r  Delay1No11_instance/shiftedFracY_d1[40]_i_2/O
                         net (fo=4, routed)           0.362     5.825    Delay1No10_instance/level2[9]
    SLICE_X150Y342       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.159     5.984 r  Delay1No10_instance/shiftedFracY_d1[40]_i_1/O
                         net (fo=2, routed)           0.338     6.322    Sum10_1_impl_instance/FPAddSubOp_instance/level4[17]
    SLICE_X153Y342       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=20436, routed)       1.830     6.477    Sum10_1_impl_instance/FPAddSubOp_instance/clk
    SLICE_X153Y342       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[40]/C
                         clock pessimism              0.376     6.852    
                         clock uncertainty           -0.035     6.817    
    SLICE_X153Y342       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     6.842    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[40]
  -------------------------------------------------------------------
                         required time                          6.842    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                  0.520    




