// Seed: 981465035
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  input id_2;
  output id_1;
  type_3(
      id_1, 1
  );
  always @(posedge id_2 or posedge (id_2)) begin
    if (id_2) id_1 <= id_2;
  end
  reg id_2;
  always @(*) begin
    if (1) begin
      id_1 = id_2;
    end
  end
  assign id_1 = id_2;
endmodule
