{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743616661270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743616661270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  2 13:57:41 2025 " "Processing started: Wed Apr  2 13:57:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743616661270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743616661270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743616661270 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743616661489 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743616661489 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r0 R0 processor.v(416) " "Verilog HDL Declaration information at processor.v(416): object \"r0\" differs only in case from object \"R0\" in the same scope" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 416 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743616666457 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r1 R1 processor.v(416) " "Verilog HDL Declaration information at processor.v(416): object \"r1\" differs only in case from object \"R1\" in the same scope" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 416 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743616666457 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r2 R2 processor.v(416) " "Verilog HDL Declaration information at processor.v(416): object \"r2\" differs only in case from object \"R2\" in the same scope" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 416 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743616666457 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r3 R3 processor.v(416) " "Verilog HDL Declaration information at processor.v(416): object \"r3\" differs only in case from object \"R3\" in the same scope" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 416 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743616666457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 10 10 " "Found 10 design units, including 10 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743616666459 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath " "Found entity 2: datapath" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743616666459 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSM " "Found entity 3: FSM" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743616666459 ""} { "Info" "ISGN_ENTITY_NAME" "4 memory " "Found entity 4: memory" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 371 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743616666459 ""} { "Info" "ISGN_ENTITY_NAME" "5 register_file " "Found entity 5: register_file" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 405 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743616666459 ""} { "Info" "ISGN_ENTITY_NAME" "6 PC " "Found entity 6: PC" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 454 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743616666459 ""} { "Info" "ISGN_ENTITY_NAME" "7 ALU " "Found entity 7: ALU" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743616666459 ""} { "Info" "ISGN_ENTITY_NAME" "8 reg_LED " "Found entity 8: reg_LED" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 501 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743616666459 ""} { "Info" "ISGN_ENTITY_NAME" "9 reg_HEX " "Found entity 9: reg_HEX" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743616666459 ""} { "Info" "ISGN_ENTITY_NAME" "10 hex7seg " "Found entity 10: hex7seg" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 521 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743616666459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743616666459 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743616666475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:MEMORY " "Elaborating entity \"memory\" for hierarchy \"memory:MEMORY\"" {  } { { "processor.v" "MEMORY" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743616666481 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2 0 255 processor.v(389) " "Verilog HDL warning at processor.v(389): number of words (2) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 389 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1743616666482 "|processor|memory:MEMORY"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[0\] = 00010100 processor.v(391) " "Verilog HDL Display System Task info at processor.v(391): mem\[0\] = 00010100" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 391 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743616666482 "|processor|memory:MEMORY"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[1\] = 11110001 processor.v(391) " "Verilog HDL Display System Task info at processor.v(391): mem\[1\] = 11110001" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 391 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743616666482 "|processor|memory:MEMORY"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[2\] = ........ processor.v(391) " "Verilog HDL Display System Task info at processor.v(391): mem\[2\] = ........" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 391 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743616666482 "|processor|memory:MEMORY"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[3\] = ........ processor.v(391) " "Verilog HDL Display System Task info at processor.v(391): mem\[3\] = ........" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 391 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743616666482 "|processor|memory:MEMORY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_LED reg_LED:REGLED " "Elaborating entity \"reg_LED\" for hierarchy \"reg_LED:REGLED\"" {  } { { "processor.v" "REGLED" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743616666488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_HEX reg_HEX:H5 " "Elaborating entity \"reg_HEX\" for hierarchy \"reg_HEX:H5\"" {  } { { "processor.v" "H5" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743616666498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg reg_HEX:H5\|hex7seg:SEG " "Elaborating entity \"hex7seg\" for hierarchy \"reg_HEX:H5\|hex7seg:SEG\"" {  } { { "processor.v" "SEG" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743616666502 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Projects/DE10-Lite-Projects/SimProcV2/db/processor.ram0_memory_5896a733.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Projects/DE10-Lite-Projects/SimProcV2/db/processor.ram0_memory_5896a733.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1743616666630 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "memory:MEMORY\|mem " "RAM logic \"memory:MEMORY\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "processor.v" "mem" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 383 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1743616666640 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1743616666640 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Projects/DE10-Lite-Projects/SimProcV2/db/processor.ram0_memory_5896a733.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Projects/DE10-Lite-Projects/SimProcV2/db/processor.ram0_memory_5896a733.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1743616666659 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743616667009 "|processor|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743616667009 "|processor|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743616667009 "|processor|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743616667009 "|processor|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743616667009 "|processor|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743616667009 "|processor|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743616667009 "|processor|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Projects/DE10-Lite-Projects/SimProcV2/processor.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743616667009 "|processor|HEX2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1743616667009 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743616667062 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Projects/DE10-Lite-Projects/SimProcV2/output_files/processor.map.smsg " "Generated suppressed messages file C:/Projects/DE10-Lite-Projects/SimProcV2/output_files/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743616668048 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743616668142 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743616668142 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1264 " "Implemented 1264 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743616668207 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743616668207 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1199 " "Implemented 1199 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743616668207 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743616668207 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743616668233 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  2 13:57:48 2025 " "Processing ended: Wed Apr  2 13:57:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743616668233 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743616668233 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743616668233 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743616668233 ""}
