Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Dec  1 00:34:35 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.4 (Electric Cheetah)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/mat_inv/UniformILPNew/mat_inv_UniformILPNew_197_wrapper_ultrascale2_250/implementedSystem_toplevel_wrapper_timing_synth.rpt
| Design            : implementedSystem_toplevel_wrapper
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 DUT/Delay1No150_instance/Y_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/Add30_7_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 1.117ns (32.547%)  route 2.315ns (67.453%))
  Logic Levels:           9  (CARRY8=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.226ns = ( 7.226 - 4.000 ) 
    Source Clock Delay      (SCD):    3.909ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.951ns (routing 1.636ns, distribution 1.315ns)
  Clock Net Delay (Destination): 2.559ns (routing 1.490ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.607     0.607 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.607    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.607 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.930    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.958 r  clk_IBUF_BUFG_inst/O
    X1Y5 (CLOCK_ROOT)    net (fo=162142, routed)      2.951     3.909    DUT/Delay1No150_instance/clk_IBUF_BUFG
    SLICE_X101Y447       FDCE                                         r  DUT/Delay1No150_instance/Y_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y447       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.988 r  DUT/Delay1No150_instance/Y_reg[24]/Q
                         net (fo=8, routed)           0.825     4.813    DUT/Delay1No150_instance/Q[24]
    SLICE_X92Y407        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     4.936 r  DUT/Delay1No150_instance/geqOp_carry__0_i_12__4/O
                         net (fo=1, routed)           0.007     4.943    DUT/Add30_7_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[4]
    SLICE_X92Y407        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.096 r  DUT/Add30_7_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     5.122    DUT/Add30_7_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X92Y408        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     5.174 r  DUT/Add30_7_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.385     5.559    DUT/Delay1No151_instance/CO[0]
    SLICE_X90Y411        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.104     5.663 r  DUT/Delay1No151_instance/shiftedFracY_d1[12]_i_4__4/O
                         net (fo=3, routed)           0.184     5.847    DUT/Delay1No150_instance/Y_reg[23]_0[0]
    SLICE_X91Y413        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     5.948 r  DUT/Delay1No150_instance/shiftedFracY_d1[32]_i_9__4/O
                         net (fo=3, routed)           0.056     6.004    DUT/Delay1No150_instance/shiftedFracY_d1[32]_i_9__4_n_0
    SLICE_X91Y413        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     6.095 f  DUT/Delay1No150_instance/shiftedFracY_d1[45]_i_4__4/O
                         net (fo=31, routed)          0.367     6.462    DUT/Delay1No150_instance/shiftedFracY_d1_reg[45]
    SLICE_X94Y407        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.166     6.628 r  DUT/Delay1No150_instance/shiftedFracY_d1[41]_i_2__4/O
                         net (fo=2, routed)           0.151     6.779    DUT/Delay1No150_instance/shiftedFracY_d1[41]_i_2__4_n_0
    SLICE_X94Y405        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     6.904 r  DUT/Delay1No150_instance/shiftedFracY_d1[37]_i_1__4/O
                         net (fo=2, routed)           0.248     7.152    DUT/Delay1No150_instance/level4__0[5]
    SLICE_X91Y407        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     7.275 r  DUT/Delay1No150_instance/shiftedFracY_d1[21]_i_1__4/O
                         net (fo=1, routed)           0.066     7.341    DUT/Add30_7_impl_instance/FPAddSubOp_instance/shiftedFracY[10]
    SLICE_X91Y407        FDRE                                         r  DUT/Add30_7_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AV14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.356     4.356 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.356    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.356 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.643    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.667 r  clk_IBUF_BUFG_inst/O
    X1Y5 (CLOCK_ROOT)    net (fo=162142, routed)      2.559     7.226    DUT/Add30_7_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X91Y407        FDRE                                         r  DUT/Add30_7_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/C
                         clock pessimism              0.445     7.671    
                         clock uncertainty           -0.035     7.636    
    SLICE_X91Y407        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     7.661    DUT/Add30_7_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]
  -------------------------------------------------------------------
                         required time                          7.661    
                         arrival time                          -7.341    
  -------------------------------------------------------------------
                         slack                                  0.320    




