Analysis & Synthesis report for DDS_V2
Thu Oct 02 15:50:07 2025
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for circ_linebuf_800x8:u_circ|altsyncram:mem_rtl_0|altsyncram_lue1:auto_generated
 16. Parameter Settings for User Entity Instance: Top-level Entity: |DDS_V2
 17. Parameter Settings for User Entity Instance: LCD_DRIVER:u_lcd
 18. Parameter Settings for User Entity Instance: LCD_DRIVER:u_lcd|pll_ip:pll_ip_inst|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: LCD_DRIVER:u_lcd|lcd_hsync:u_lcd_hsync
 20. Parameter Settings for User Entity Instance: LCD_DRIVER:u_lcd|lcd_hde:u_lcd_hde
 21. Parameter Settings for User Entity Instance: LCD_DRIVER:u_lcd|lcd_vtiming:u_lcd_vtiming
 22. Parameter Settings for User Entity Instance: circ_linebuf_800x8:u_circ
 23. Parameter Settings for User Entity Instance: wave_draw_rgb565:u_draw
 24. Parameter Settings for Inferred Entity Instance: circ_linebuf_800x8:u_circ|altsyncram:mem_rtl_0
 25. altpll Parameter Settings by Entity Instance
 26. altsyncram Parameter Settings by Entity Instance
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Oct 02 15:50:07 2025       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; DDS_V2                                      ;
; Top-level Entity Name              ; DDS_V2                                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 492                                         ;
;     Total combinational functions  ; 465                                         ;
;     Dedicated logic registers      ; 146                                         ;
; Total registers                    ; 146                                         ;
; Total pins                         ; 42                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 6,400                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; DDS_V2             ; DDS_V2             ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-32        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                       ; Library ;
+------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+
; ../RTL/group2/circ_linebuf_800x8.v ; yes             ; User Verilog HDL File        ; D:/FPGAprj/DDS_V2/RTL/group2/circ_linebuf_800x8.v                                  ;         ;
; ../RTL/group2/wave_draw_rgb565.v   ; yes             ; User Verilog HDL File        ; D:/FPGAprj/DDS_V2/RTL/group2/wave_draw_rgb565.v                                    ;         ;
; ../RTL/lcd/lcd_vtiming.v           ; yes             ; User Verilog HDL File        ; D:/FPGAprj/DDS_V2/RTL/lcd/lcd_vtiming.v                                            ;         ;
; ../RTL/lcd/lcd_hsync.v             ; yes             ; User Verilog HDL File        ; D:/FPGAprj/DDS_V2/RTL/lcd/lcd_hsync.v                                              ;         ;
; ../RTL/lcd/lcd_hde.v               ; yes             ; User Verilog HDL File        ; D:/FPGAprj/DDS_V2/RTL/lcd/lcd_hde.v                                                ;         ;
; ../RTL/lcd/LCD_DRIVER.V            ; yes             ; User Verilog HDL File        ; D:/FPGAprj/DDS_V2/RTL/lcd/LCD_DRIVER.V                                             ;         ;
; ipcore/lcd_clk/ipcore/pll_ip.v     ; yes             ; User Wizard-Generated File   ; D:/FPGAprj/DDS_V2/PRJ/ipcore/lcd_clk/ipcore/pll_ip.v                               ;         ;
; ../RTL/wave_gen_0_255_10s.v        ; yes             ; User Verilog HDL File        ; D:/FPGAprj/DDS_V2/RTL/wave_gen_0_255_10s.v                                         ;         ;
; ../RTL/AD_IN_CTRL.v                ; yes             ; User Verilog HDL File        ; D:/FPGAprj/DDS_V2/RTL/AD_IN_CTRL.v                                                 ;         ;
; ../RTL/DDS_V2.V                    ; yes             ; User Verilog HDL File        ; D:/FPGAprj/DDS_V2/RTL/DDS_V2.V                                                     ;         ;
; ../RTL/DA_OUT_CTRL.V               ; yes             ; User Verilog HDL File        ; D:/FPGAprj/DDS_V2/RTL/DA_OUT_CTRL.V                                                ;         ;
; altpll.tdf                         ; yes             ; Megafunction                 ; c:/program files/altera/13.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal131.inc                     ; yes             ; Megafunction                 ; c:/program files/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc        ;         ;
; stratix_pll.inc                    ; yes             ; Megafunction                 ; c:/program files/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                  ; yes             ; Megafunction                 ; c:/program files/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                  ; yes             ; Megafunction                 ; c:/program files/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/pll_ip_altpll.v                 ; yes             ; Auto-Generated Megafunction  ; D:/FPGAprj/DDS_V2/PRJ/db/pll_ip_altpll.v                                           ;         ;
; altsyncram.tdf                     ; yes             ; Megafunction                 ; c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc              ; yes             ; Megafunction                 ; c:/program files/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                        ; yes             ; Megafunction                 ; c:/program files/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                     ; yes             ; Megafunction                 ; c:/program files/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                      ; yes             ; Megafunction                 ; c:/program files/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                         ; yes             ; Megafunction                 ; c:/program files/altera/13.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                         ; yes             ; Megafunction                 ; c:/program files/altera/13.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                       ; yes             ; Megafunction                 ; c:/program files/altera/13.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_lue1.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/FPGAprj/DDS_V2/PRJ/db/altsyncram_lue1.tdf                                       ;         ;
+------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 492         ;
;                                             ;             ;
; Total combinational functions               ; 465         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 196         ;
;     -- 3 input functions                    ; 103         ;
;     -- <=2 input functions                  ; 166         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 299         ;
;     -- arithmetic mode                      ; 166         ;
;                                             ;             ;
; Total registers                             ; 146         ;
;     -- Dedicated logic registers            ; 146         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 42          ;
; Total memory bits                           ; 6400        ;
; Embedded Multiplier 9-bit elements          ; 0           ;
; Total PLLs                                  ; 1           ;
;     -- PLLs                                 ; 1           ;
;                                             ;             ;
; Maximum fan-out node                        ; rst_n~input ;
; Maximum fan-out                             ; 101         ;
; Total fan-out                               ; 2177        ;
; Average fan-out                             ; 3.09        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                      ;
+--------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                 ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                              ; Library Name ;
+--------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+--------------+
; |DDS_V2                                    ; 465 (0)           ; 146 (0)      ; 6400        ; 0            ; 0       ; 0         ; 42   ; 0            ; |DDS_V2                                                                                          ; work         ;
;    |AD_IN_CTRL:u_ad_in|                    ; 1 (1)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_V2|AD_IN_CTRL:u_ad_in                                                                       ; work         ;
;    |DA_OUT_CTRL:u_da_out|                  ; 1 (1)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_V2|DA_OUT_CTRL:u_da_out                                                                     ; work         ;
;    |LCD_DRIVER:u_lcd|                      ; 95 (3)            ; 49 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_V2|LCD_DRIVER:u_lcd                                                                         ; work         ;
;       |lcd_hde:u_lcd_hde|                  ; 41 (41)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_V2|LCD_DRIVER:u_lcd|lcd_hde:u_lcd_hde                                                       ; work         ;
;       |lcd_hsync:u_lcd_hsync|              ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_V2|LCD_DRIVER:u_lcd|lcd_hsync:u_lcd_hsync                                                   ; work         ;
;       |lcd_vtiming:u_lcd_vtiming|          ; 48 (48)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_V2|LCD_DRIVER:u_lcd|lcd_vtiming:u_lcd_vtiming                                               ; work         ;
;       |pll_ip:pll_ip_inst|                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_V2|LCD_DRIVER:u_lcd|pll_ip:pll_ip_inst                                                      ; work         ;
;          |altpll:altpll_component|         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_V2|LCD_DRIVER:u_lcd|pll_ip:pll_ip_inst|altpll:altpll_component                              ; work         ;
;             |pll_ip_altpll:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_V2|LCD_DRIVER:u_lcd|pll_ip:pll_ip_inst|altpll:altpll_component|pll_ip_altpll:auto_generated ; work         ;
;    |circ_linebuf_800x8:u_circ|             ; 70 (70)           ; 30 (30)      ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_V2|circ_linebuf_800x8:u_circ                                                                ; work         ;
;       |altsyncram:mem_rtl_0|               ; 0 (0)             ; 0 (0)        ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_V2|circ_linebuf_800x8:u_circ|altsyncram:mem_rtl_0                                           ; work         ;
;          |altsyncram_lue1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_V2|circ_linebuf_800x8:u_circ|altsyncram:mem_rtl_0|altsyncram_lue1:auto_generated            ; work         ;
;    |wave_draw_rgb565:u_draw|               ; 89 (89)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_V2|wave_draw_rgb565:u_draw                                                                  ; work         ;
;    |wave_gen_0_255_10s:u_wave|             ; 209 (209)         ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_V2|wave_gen_0_255_10s:u_wave                                                                ; work         ;
+--------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                             ;
+------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; circ_linebuf_800x8:u_circ|altsyncram:mem_rtl_0|altsyncram_lue1:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 800          ; 8            ; 800          ; 8            ; 6400 ; None ;
+------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                             ; IP Include File                                      ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+------------------------------------------------------+
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |DDS_V2|LCD_DRIVER:u_lcd|pll_ip:pll_ip_inst ; D:/FPGAprj/DDS_V2/PRJ/ipcore/lcd_clk/ipcore/pll_ip.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                          ;
+--------------------------------------------------+----------------------------------------------------------+
; Register name                                    ; Reason for Removal                                       ;
+--------------------------------------------------+----------------------------------------------------------+
; wave_draw_rgb565:u_draw|pixel_out[0..10]         ; Stuck at GND due to stuck port data_in                   ;
; wave_draw_rgb565:u_draw|pixel_out[11..14]        ; Merged with wave_draw_rgb565:u_draw|pixel_out[15]        ;
; LCD_DRIVER:u_lcd|lcd_hsync:u_lcd_hsync|h_cnt[10] ; Merged with LCD_DRIVER:u_lcd|lcd_hde:u_lcd_hde|h_cnt[10] ;
; LCD_DRIVER:u_lcd|lcd_hsync:u_lcd_hsync|h_cnt[9]  ; Merged with LCD_DRIVER:u_lcd|lcd_hde:u_lcd_hde|h_cnt[9]  ;
; LCD_DRIVER:u_lcd|lcd_hsync:u_lcd_hsync|h_cnt[8]  ; Merged with LCD_DRIVER:u_lcd|lcd_hde:u_lcd_hde|h_cnt[8]  ;
; LCD_DRIVER:u_lcd|lcd_hsync:u_lcd_hsync|h_cnt[7]  ; Merged with LCD_DRIVER:u_lcd|lcd_hde:u_lcd_hde|h_cnt[7]  ;
; LCD_DRIVER:u_lcd|lcd_hsync:u_lcd_hsync|h_cnt[6]  ; Merged with LCD_DRIVER:u_lcd|lcd_hde:u_lcd_hde|h_cnt[6]  ;
; LCD_DRIVER:u_lcd|lcd_hsync:u_lcd_hsync|h_cnt[5]  ; Merged with LCD_DRIVER:u_lcd|lcd_hde:u_lcd_hde|h_cnt[5]  ;
; LCD_DRIVER:u_lcd|lcd_hsync:u_lcd_hsync|h_cnt[4]  ; Merged with LCD_DRIVER:u_lcd|lcd_hde:u_lcd_hde|h_cnt[4]  ;
; LCD_DRIVER:u_lcd|lcd_hsync:u_lcd_hsync|h_cnt[3]  ; Merged with LCD_DRIVER:u_lcd|lcd_hde:u_lcd_hde|h_cnt[3]  ;
; LCD_DRIVER:u_lcd|lcd_hsync:u_lcd_hsync|h_cnt[2]  ; Merged with LCD_DRIVER:u_lcd|lcd_hde:u_lcd_hde|h_cnt[2]  ;
; LCD_DRIVER:u_lcd|lcd_hsync:u_lcd_hsync|h_cnt[1]  ; Merged with LCD_DRIVER:u_lcd|lcd_hde:u_lcd_hde|h_cnt[1]  ;
; LCD_DRIVER:u_lcd|lcd_hsync:u_lcd_hsync|h_cnt[0]  ; Merged with LCD_DRIVER:u_lcd|lcd_hde:u_lcd_hde|h_cnt[0]  ;
; Total Number of Removed Registers = 26           ;                                                          ;
+--------------------------------------------------+----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 146   ;
; Number of registers using Synchronous Clear  ; 22    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 146   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 60    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; wave_gen_0_255_10s:u_wave|value[7]     ; 1       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                         ;
+-----------------------------------------+-------------------------------------+------+
; Register Name                           ; Megafunction                        ; Type ;
+-----------------------------------------+-------------------------------------+------+
; circ_linebuf_800x8:u_circ|rd_data[0..7] ; circ_linebuf_800x8:u_circ|mem_rtl_0 ; RAM  ;
+-----------------------------------------+-------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DDS_V2|LCD_DRIVER:u_lcd|lcd_vtiming:u_lcd_vtiming|pixel_ypos[9] ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DDS_V2|LCD_DRIVER:u_lcd|lcd_hde:u_lcd_hde|pixel_xpos[3]         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for circ_linebuf_800x8:u_circ|altsyncram:mem_rtl_0|altsyncram_lue1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DDS_V2 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; H_VALID        ; 800   ; Signed Integer                                ;
; V_VALID        ; 480   ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_DRIVER:u_lcd ;
+----------------+-------------+--------------------------------+
; Parameter Name ; Value       ; Type                           ;
+----------------+-------------+--------------------------------+
; H_SYNC         ; 00000000001 ; Unsigned Binary                ;
; H_BACK         ; 00000101110 ; Unsigned Binary                ;
; H_FRONT        ; 00011010010 ; Unsigned Binary                ;
; H_VALID        ; 01100100000 ; Unsigned Binary                ;
; H_TOTAL        ; 10000100001 ; Unsigned Binary                ;
; V_SYNC         ; 00000000001 ; Unsigned Binary                ;
; V_BACK         ; 00000010111 ; Unsigned Binary                ;
; V_FRONT        ; 00000010110 ; Unsigned Binary                ;
; V_VALID        ; 00111100000 ; Unsigned Binary                ;
; V_TOTAL        ; 01000001110 ; Unsigned Binary                ;
+----------------+-------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_DRIVER:u_lcd|pll_ip:pll_ip_inst|altpll:altpll_component ;
+-------------------------------+--------------------------+-----------------------------------------------+
; Parameter Name                ; Value                    ; Type                                          ;
+-------------------------------+--------------------------+-----------------------------------------------+
; OPERATION_MODE                ; SOURCE_SYNCHRONOUS       ; Untyped                                       ;
; PLL_TYPE                      ; AUTO                     ; Untyped                                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_ip ; Untyped                                       ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                                       ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                                       ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                                       ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer                                ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                                       ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                                       ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                                       ;
; LOCK_HIGH                     ; 1                        ; Untyped                                       ;
; LOCK_LOW                      ; 1                        ; Untyped                                       ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                                       ;
; SKIP_VCO                      ; OFF                      ; Untyped                                       ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                                       ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                                       ;
; BANDWIDTH                     ; 0                        ; Untyped                                       ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                                       ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                                       ;
; DOWN_SPREAD                   ; 0                        ; Untyped                                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                                       ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                                       ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                                       ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                                       ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                                       ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                                       ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                                       ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                                       ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                                       ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                                       ;
; CLK0_MULTIPLY_BY              ; 2079                     ; Signed Integer                                ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                                       ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                                       ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                                       ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                                       ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                                       ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                                       ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                                       ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                                       ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                                       ;
; CLK0_DIVIDE_BY                ; 3125                     ; Signed Integer                                ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                                       ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                                       ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                                       ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                                       ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                                       ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                                       ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                                       ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                                       ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                                       ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                                       ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                                       ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                                       ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                                       ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                                       ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                                       ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                                       ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                                       ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                                       ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                                       ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                                       ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                                       ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                                       ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                                       ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                                       ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                                       ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer                                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                       ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                                       ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                                       ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                                       ;
; DPA_DIVIDER                   ; 0                        ; Untyped                                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                                       ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                                       ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                                       ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                                       ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                                       ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                                       ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                                       ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                                       ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                                       ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                                       ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                                       ;
; VCO_MIN                       ; 0                        ; Untyped                                       ;
; VCO_MAX                       ; 0                        ; Untyped                                       ;
; VCO_CENTER                    ; 0                        ; Untyped                                       ;
; PFD_MIN                       ; 0                        ; Untyped                                       ;
; PFD_MAX                       ; 0                        ; Untyped                                       ;
; M_INITIAL                     ; 0                        ; Untyped                                       ;
; M                             ; 0                        ; Untyped                                       ;
; N                             ; 1                        ; Untyped                                       ;
; M2                            ; 1                        ; Untyped                                       ;
; N2                            ; 1                        ; Untyped                                       ;
; SS                            ; 1                        ; Untyped                                       ;
; C0_HIGH                       ; 0                        ; Untyped                                       ;
; C1_HIGH                       ; 0                        ; Untyped                                       ;
; C2_HIGH                       ; 0                        ; Untyped                                       ;
; C3_HIGH                       ; 0                        ; Untyped                                       ;
; C4_HIGH                       ; 0                        ; Untyped                                       ;
; C5_HIGH                       ; 0                        ; Untyped                                       ;
; C6_HIGH                       ; 0                        ; Untyped                                       ;
; C7_HIGH                       ; 0                        ; Untyped                                       ;
; C8_HIGH                       ; 0                        ; Untyped                                       ;
; C9_HIGH                       ; 0                        ; Untyped                                       ;
; C0_LOW                        ; 0                        ; Untyped                                       ;
; C1_LOW                        ; 0                        ; Untyped                                       ;
; C2_LOW                        ; 0                        ; Untyped                                       ;
; C3_LOW                        ; 0                        ; Untyped                                       ;
; C4_LOW                        ; 0                        ; Untyped                                       ;
; C5_LOW                        ; 0                        ; Untyped                                       ;
; C6_LOW                        ; 0                        ; Untyped                                       ;
; C7_LOW                        ; 0                        ; Untyped                                       ;
; C8_LOW                        ; 0                        ; Untyped                                       ;
; C9_LOW                        ; 0                        ; Untyped                                       ;
; C0_INITIAL                    ; 0                        ; Untyped                                       ;
; C1_INITIAL                    ; 0                        ; Untyped                                       ;
; C2_INITIAL                    ; 0                        ; Untyped                                       ;
; C3_INITIAL                    ; 0                        ; Untyped                                       ;
; C4_INITIAL                    ; 0                        ; Untyped                                       ;
; C5_INITIAL                    ; 0                        ; Untyped                                       ;
; C6_INITIAL                    ; 0                        ; Untyped                                       ;
; C7_INITIAL                    ; 0                        ; Untyped                                       ;
; C8_INITIAL                    ; 0                        ; Untyped                                       ;
; C9_INITIAL                    ; 0                        ; Untyped                                       ;
; C0_MODE                       ; BYPASS                   ; Untyped                                       ;
; C1_MODE                       ; BYPASS                   ; Untyped                                       ;
; C2_MODE                       ; BYPASS                   ; Untyped                                       ;
; C3_MODE                       ; BYPASS                   ; Untyped                                       ;
; C4_MODE                       ; BYPASS                   ; Untyped                                       ;
; C5_MODE                       ; BYPASS                   ; Untyped                                       ;
; C6_MODE                       ; BYPASS                   ; Untyped                                       ;
; C7_MODE                       ; BYPASS                   ; Untyped                                       ;
; C8_MODE                       ; BYPASS                   ; Untyped                                       ;
; C9_MODE                       ; BYPASS                   ; Untyped                                       ;
; C0_PH                         ; 0                        ; Untyped                                       ;
; C1_PH                         ; 0                        ; Untyped                                       ;
; C2_PH                         ; 0                        ; Untyped                                       ;
; C3_PH                         ; 0                        ; Untyped                                       ;
; C4_PH                         ; 0                        ; Untyped                                       ;
; C5_PH                         ; 0                        ; Untyped                                       ;
; C6_PH                         ; 0                        ; Untyped                                       ;
; C7_PH                         ; 0                        ; Untyped                                       ;
; C8_PH                         ; 0                        ; Untyped                                       ;
; C9_PH                         ; 0                        ; Untyped                                       ;
; L0_HIGH                       ; 1                        ; Untyped                                       ;
; L1_HIGH                       ; 1                        ; Untyped                                       ;
; G0_HIGH                       ; 1                        ; Untyped                                       ;
; G1_HIGH                       ; 1                        ; Untyped                                       ;
; G2_HIGH                       ; 1                        ; Untyped                                       ;
; G3_HIGH                       ; 1                        ; Untyped                                       ;
; E0_HIGH                       ; 1                        ; Untyped                                       ;
; E1_HIGH                       ; 1                        ; Untyped                                       ;
; E2_HIGH                       ; 1                        ; Untyped                                       ;
; E3_HIGH                       ; 1                        ; Untyped                                       ;
; L0_LOW                        ; 1                        ; Untyped                                       ;
; L1_LOW                        ; 1                        ; Untyped                                       ;
; G0_LOW                        ; 1                        ; Untyped                                       ;
; G1_LOW                        ; 1                        ; Untyped                                       ;
; G2_LOW                        ; 1                        ; Untyped                                       ;
; G3_LOW                        ; 1                        ; Untyped                                       ;
; E0_LOW                        ; 1                        ; Untyped                                       ;
; E1_LOW                        ; 1                        ; Untyped                                       ;
; E2_LOW                        ; 1                        ; Untyped                                       ;
; E3_LOW                        ; 1                        ; Untyped                                       ;
; L0_INITIAL                    ; 1                        ; Untyped                                       ;
; L1_INITIAL                    ; 1                        ; Untyped                                       ;
; G0_INITIAL                    ; 1                        ; Untyped                                       ;
; G1_INITIAL                    ; 1                        ; Untyped                                       ;
; G2_INITIAL                    ; 1                        ; Untyped                                       ;
; G3_INITIAL                    ; 1                        ; Untyped                                       ;
; E0_INITIAL                    ; 1                        ; Untyped                                       ;
; E1_INITIAL                    ; 1                        ; Untyped                                       ;
; E2_INITIAL                    ; 1                        ; Untyped                                       ;
; E3_INITIAL                    ; 1                        ; Untyped                                       ;
; L0_MODE                       ; BYPASS                   ; Untyped                                       ;
; L1_MODE                       ; BYPASS                   ; Untyped                                       ;
; G0_MODE                       ; BYPASS                   ; Untyped                                       ;
; G1_MODE                       ; BYPASS                   ; Untyped                                       ;
; G2_MODE                       ; BYPASS                   ; Untyped                                       ;
; G3_MODE                       ; BYPASS                   ; Untyped                                       ;
; E0_MODE                       ; BYPASS                   ; Untyped                                       ;
; E1_MODE                       ; BYPASS                   ; Untyped                                       ;
; E2_MODE                       ; BYPASS                   ; Untyped                                       ;
; E3_MODE                       ; BYPASS                   ; Untyped                                       ;
; L0_PH                         ; 0                        ; Untyped                                       ;
; L1_PH                         ; 0                        ; Untyped                                       ;
; G0_PH                         ; 0                        ; Untyped                                       ;
; G1_PH                         ; 0                        ; Untyped                                       ;
; G2_PH                         ; 0                        ; Untyped                                       ;
; G3_PH                         ; 0                        ; Untyped                                       ;
; E0_PH                         ; 0                        ; Untyped                                       ;
; E1_PH                         ; 0                        ; Untyped                                       ;
; E2_PH                         ; 0                        ; Untyped                                       ;
; E3_PH                         ; 0                        ; Untyped                                       ;
; M_PH                          ; 0                        ; Untyped                                       ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                                       ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                                       ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                                       ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                                       ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                                       ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                                       ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                                       ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                                       ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                                       ;
; CLK0_COUNTER                  ; G0                       ; Untyped                                       ;
; CLK1_COUNTER                  ; G0                       ; Untyped                                       ;
; CLK2_COUNTER                  ; G0                       ; Untyped                                       ;
; CLK3_COUNTER                  ; G0                       ; Untyped                                       ;
; CLK4_COUNTER                  ; G0                       ; Untyped                                       ;
; CLK5_COUNTER                  ; G0                       ; Untyped                                       ;
; CLK6_COUNTER                  ; E0                       ; Untyped                                       ;
; CLK7_COUNTER                  ; E1                       ; Untyped                                       ;
; CLK8_COUNTER                  ; E2                       ; Untyped                                       ;
; CLK9_COUNTER                  ; E3                       ; Untyped                                       ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                                       ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                                       ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                                       ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                                       ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                                       ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                                       ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                                       ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                                       ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                                       ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                                       ;
; M_TIME_DELAY                  ; 0                        ; Untyped                                       ;
; N_TIME_DELAY                  ; 0                        ; Untyped                                       ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                                       ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                                       ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                                       ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                                       ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                                       ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                                       ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                                       ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                                       ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                                       ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                                       ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                                       ;
; VCO_POST_SCALE                ; 0                        ; Untyped                                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                                       ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                                       ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                                       ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                                       ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                                       ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                                       ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                                       ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                                       ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                                       ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                                       ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                                       ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                                       ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                                       ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                                       ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                                       ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                                       ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                                       ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                                       ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                                       ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                                       ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                                       ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                                       ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                                       ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                                       ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                                       ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                                       ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                                       ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                                       ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                                       ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped                                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                                       ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                                       ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                                       ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                                       ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                                       ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                                       ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                                       ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                                       ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                                       ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                                       ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                                       ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                                       ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                                       ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                                       ;
; CBXI_PARAMETER                ; pll_ip_altpll            ; Untyped                                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                                       ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer                                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                                       ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                                       ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE                                ;
+-------------------------------+--------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_DRIVER:u_lcd|lcd_hsync:u_lcd_hsync ;
+----------------+-------------+------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                 ;
+----------------+-------------+------------------------------------------------------+
; H_SYNC         ; 00000000001 ; Unsigned Binary                                      ;
; H_BACK         ; 00000101110 ; Unsigned Binary                                      ;
; H_VALID        ; 01100100000 ; Unsigned Binary                                      ;
; H_FRONT        ; 00011010010 ; Unsigned Binary                                      ;
; HS_POL         ; 1           ; Unsigned Binary                                      ;
+----------------+-------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_DRIVER:u_lcd|lcd_hde:u_lcd_hde ;
+----------------+-------------+--------------------------------------------------+
; Parameter Name ; Value       ; Type                                             ;
+----------------+-------------+--------------------------------------------------+
; H_SYNC         ; 00000000001 ; Unsigned Binary                                  ;
; H_BACK         ; 00000101110 ; Unsigned Binary                                  ;
; H_VALID        ; 01100100000 ; Unsigned Binary                                  ;
; H_FRONT        ; 00011010010 ; Unsigned Binary                                  ;
+----------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_DRIVER:u_lcd|lcd_vtiming:u_lcd_vtiming ;
+----------------+-------------+----------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                     ;
+----------------+-------------+----------------------------------------------------------+
; V_SYNC         ; 00000000001 ; Unsigned Binary                                          ;
; V_BACK         ; 00000010111 ; Unsigned Binary                                          ;
; V_VALID        ; 00111100000 ; Unsigned Binary                                          ;
; V_FRONT        ; 00000010110 ; Unsigned Binary                                          ;
; VS_POL         ; 1           ; Unsigned Binary                                          ;
+----------------+-------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: circ_linebuf_800x8:u_circ ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; LEN            ; 800   ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_draw_rgb565:u_draw ;
+----------------+------------------+----------------------------------+
; Parameter Name ; Value            ; Type                             ;
+----------------+------------------+----------------------------------+
; H_VALID        ; 800              ; Signed Integer                   ;
; V_VALID        ; 480              ; Signed Integer                   ;
; Y_GAIN_SHIFT   ; 0                ; Signed Integer                   ;
; Y_BIAS         ; 0                ; Signed Integer                   ;
; THICK          ; 5                ; Signed Integer                   ;
; WAVE_COLOR     ; 1111100000000000 ; Unsigned Binary                  ;
; BG_COLOR       ; 0000000000000000 ; Unsigned Binary                  ;
+----------------+------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: circ_linebuf_800x8:u_circ|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                             ;
; WIDTH_A                            ; 8                    ; Untyped                             ;
; WIDTHAD_A                          ; 10                   ; Untyped                             ;
; NUMWORDS_A                         ; 800                  ; Untyped                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 8                    ; Untyped                             ;
; WIDTHAD_B                          ; 10                   ; Untyped                             ;
; NUMWORDS_B                         ; 800                  ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_lue1      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                ;
+-------------------------------+-------------------------------------------------------------+
; Name                          ; Value                                                       ;
+-------------------------------+-------------------------------------------------------------+
; Number of entity instances    ; 1                                                           ;
; Entity Instance               ; LCD_DRIVER:u_lcd|pll_ip:pll_ip_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; SOURCE_SYNCHRONOUS                                          ;
;     -- PLL_TYPE               ; AUTO                                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                                           ;
+-------------------------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                           ;
+-------------------------------------------+------------------------------------------------+
; Name                                      ; Value                                          ;
+-------------------------------------------+------------------------------------------------+
; Number of entity instances                ; 1                                              ;
; Entity Instance                           ; circ_linebuf_800x8:u_circ|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 8                                              ;
;     -- NUMWORDS_A                         ; 800                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 8                                              ;
;     -- NUMWORDS_B                         ; 800                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
+-------------------------------------------+------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Oct 02 15:50:06 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DDS_V2 -c DDS_V2
Info (11104): Parallel Compilation has detected 32 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 24 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/group2/circ_linebuf_800x8.v
    Info (12023): Found entity 1: circ_linebuf_800x8
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/group2/wave_draw_rgb565.v
    Info (12023): Found entity 1: wave_draw_rgb565
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/group2/wave_linebuf_pingpong.v
    Info (12023): Found entity 1: wave_linebuf_pingpong
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/lcd/pattern_gen.v
    Info (12023): Found entity 1: pattern_gen
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/lcd/lcd_vtiming.v
    Info (12023): Found entity 1: lcd_vtiming
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/lcd/lcd_hsync.v
    Info (12023): Found entity 1: lcd_hsync
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/lcd/lcd_hde.v
    Info (12023): Found entity 1: lcd_hde
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/lcd/lcd_drv.v
    Info (12023): Found entity 1: LCD_DRV
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/lcd/lcd_driver.v
    Info (12023): Found entity 1: LCD_DRIVER
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/group2/ram_800x8_dualclk.v
    Info (12023): Found entity 1: ram_800x8_dualclk
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/lcd_clk/ipcore/pll_ip.v
    Info (12023): Found entity 1: pll_ip
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/wave_gen_0_255_10s.v
    Info (12023): Found entity 1: wave_gen_0_255_10s
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/uart_tx_simple.v
    Info (12023): Found entity 1: uart_tx_simple
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/digit_to_seg.v
    Info (12023): Found entity 1: digit_to_seg
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/bin8_to_dec3.v
    Info (12023): Found entity 1: bin8_to_dec3
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/ad_in_ctrl.v
    Info (12023): Found entity 1: AD_IN_CTRL
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/seven_segment_display.v
    Info (12023): Found entity 1: seven_segment_display
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/outctrl.v
    Info (12023): Found entity 1: outctrl
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/dds_v2.v
    Info (12023): Found entity 1: DDS_V2
Info (12021): Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/da_out_ctrl.v
    Info (12023): Found entity 1: DA_OUT_CTRL
Info (12127): Elaborating entity "DDS_V2" for the top level hierarchy
Info (12128): Elaborating entity "AD_IN_CTRL" for hierarchy "AD_IN_CTRL:u_ad_in"
Info (12128): Elaborating entity "DA_OUT_CTRL" for hierarchy "DA_OUT_CTRL:u_da_out"
Info (12128): Elaborating entity "wave_gen_0_255_10s" for hierarchy "wave_gen_0_255_10s:u_wave"
Warning (10030): Net "sin_rom.data_a" at wave_gen_0_255_10s.v(19) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "sin_rom.waddr_a" at wave_gen_0_255_10s.v(19) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "sin_rom.we_a" at wave_gen_0_255_10s.v(19) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "LCD_DRIVER" for hierarchy "LCD_DRIVER:u_lcd"
Info (12128): Elaborating entity "pll_ip" for hierarchy "LCD_DRIVER:u_lcd|pll_ip:pll_ip_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "LCD_DRIVER:u_lcd|pll_ip:pll_ip_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "LCD_DRIVER:u_lcd|pll_ip:pll_ip_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "LCD_DRIVER:u_lcd|pll_ip:pll_ip_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "3125"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2079"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_ip"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "SOURCE_SYNCHRONOUS"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_ip_altpll.v
    Info (12023): Found entity 1: pll_ip_altpll
Info (12128): Elaborating entity "pll_ip_altpll" for hierarchy "LCD_DRIVER:u_lcd|pll_ip:pll_ip_inst|altpll:altpll_component|pll_ip_altpll:auto_generated"
Info (12128): Elaborating entity "lcd_hsync" for hierarchy "LCD_DRIVER:u_lcd|lcd_hsync:u_lcd_hsync"
Info (12128): Elaborating entity "lcd_hde" for hierarchy "LCD_DRIVER:u_lcd|lcd_hde:u_lcd_hde"
Info (12128): Elaborating entity "lcd_vtiming" for hierarchy "LCD_DRIVER:u_lcd|lcd_vtiming:u_lcd_vtiming"
Info (12128): Elaborating entity "circ_linebuf_800x8" for hierarchy "circ_linebuf_800x8:u_circ"
Warning (10230): Verilog HDL assignment warning at circ_linebuf_800x8.v(63): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at circ_linebuf_800x8.v(67): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "wave_draw_rgb565" for hierarchy "wave_draw_rgb565:u_draw"
Warning (10230): Verilog HDL assignment warning at wave_draw_rgb565.v(22): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at wave_draw_rgb565.v(23): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at wave_draw_rgb565.v(25): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at wave_draw_rgb565.v(26): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at wave_draw_rgb565.v(32): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at wave_draw_rgb565.v(33): truncated value with size 32 to match size of target (12)
Warning (276027): Inferred dual-clock RAM node "circ_linebuf_800x8:u_circ|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "circ_linebuf_800x8:u_circ|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 800
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 800
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M9K
Info (12130): Elaborated megafunction instantiation "circ_linebuf_800x8:u_circ|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "circ_linebuf_800x8:u_circ|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "800"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "800"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M9K"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lue1.tdf
    Info (12023): Found entity 1: altsyncram_lue1
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "lcd_rgb[0]" is stuck at GND
    Warning (13410): Pin "lcd_rgb[1]" is stuck at GND
    Warning (13410): Pin "lcd_rgb[2]" is stuck at GND
    Warning (13410): Pin "lcd_rgb[3]" is stuck at GND
    Warning (13410): Pin "lcd_rgb[4]" is stuck at GND
    Warning (13410): Pin "lcd_rgb[5]" is stuck at GND
    Warning (13410): Pin "lcd_rgb[6]" is stuck at GND
    Warning (13410): Pin "lcd_rgb[7]" is stuck at GND
    Warning (13410): Pin "lcd_rgb[8]" is stuck at GND
    Warning (13410): Pin "lcd_rgb[9]" is stuck at GND
    Warning (13410): Pin "lcd_rgb[10]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file D:/FPGAprj/DDS_V2/PRJ/output_files/DDS_V2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 555 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 504 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 4682 megabytes
    Info: Processing ended: Thu Oct 02 15:50:07 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/FPGAprj/DDS_V2/PRJ/output_files/DDS_V2.map.smsg.


