<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p5048" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_5048{left:69px;bottom:1141px;letter-spacing:-0.2px;}
#t2_5048{left:69px;bottom:68px;letter-spacing:0.09px;}
#t3_5048{left:126px;bottom:68px;letter-spacing:0.09px;}
#t4_5048{left:87px;bottom:1089px;letter-spacing:0.1px;}
#t5_5048{left:159px;bottom:1089px;letter-spacing:0.1px;}
#t6_5048{left:87px;bottom:1076px;letter-spacing:0.11px;}
#t7_5048{left:119px;bottom:1076px;letter-spacing:0.09px;word-spacing:0.01px;}
#t8_5048{left:69px;bottom:1062px;letter-spacing:0.11px;}
#t9_5048{left:186px;bottom:1062px;letter-spacing:0.1px;word-spacing:0.01px;}
#ta_5048{left:69px;bottom:1048px;letter-spacing:0.11px;}
#tb_5048{left:186px;bottom:1048px;letter-spacing:0.09px;word-spacing:0.05px;}
#tc_5048{left:69px;bottom:1034px;letter-spacing:0.1px;}
#td_5048{left:187px;bottom:1034px;letter-spacing:0.09px;}
#te_5048{left:69px;bottom:1021px;letter-spacing:0.1px;}
#tf_5048{left:164px;bottom:1021px;letter-spacing:0.1px;}
#tg_5048{left:69px;bottom:1007px;letter-spacing:0.11px;}
#th_5048{left:349px;bottom:1007px;letter-spacing:0.1px;}
#ti_5048{left:69px;bottom:993px;letter-spacing:0.1px;}
#tj_5048{left:165px;bottom:993px;letter-spacing:0.1px;}
#tk_5048{left:69px;bottom:979px;letter-spacing:0.1px;}
#tl_5048{left:165px;bottom:979px;letter-spacing:0.1px;}
#tm_5048{left:69px;bottom:966px;letter-spacing:0.1px;}
#tn_5048{left:171px;bottom:966px;letter-spacing:0.09px;word-spacing:0.01px;}
#to_5048{left:69px;bottom:952px;letter-spacing:0.1px;}
#tp_5048{left:173px;bottom:952px;letter-spacing:0.09px;}
#tq_5048{left:69px;bottom:938px;letter-spacing:0.1px;}
#tr_5048{left:178px;bottom:938px;letter-spacing:0.1px;}
#ts_5048{left:69px;bottom:924px;letter-spacing:0.11px;}
#tt_5048{left:181px;bottom:924px;letter-spacing:0.09px;}
#tu_5048{left:69px;bottom:911px;letter-spacing:0.1px;}
#tv_5048{left:167px;bottom:911px;letter-spacing:0.09px;word-spacing:-0.09px;}
#tw_5048{left:69px;bottom:897px;letter-spacing:0.11px;}
#tx_5048{left:87px;bottom:883px;letter-spacing:0.09px;word-spacing:-0.03px;}
#ty_5048{left:219px;bottom:883px;letter-spacing:0.09px;word-spacing:0.05px;}
#tz_5048{left:87px;bottom:869px;letter-spacing:0.09px;}
#t10_5048{left:216px;bottom:869px;letter-spacing:0.09px;}
#t11_5048{left:69px;bottom:856px;letter-spacing:0.09px;}
#t12_5048{left:87px;bottom:842px;letter-spacing:0.09px;}
#t13_5048{left:306px;bottom:842px;letter-spacing:0.1px;}
#t14_5048{left:87px;bottom:828px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t15_5048{left:198px;bottom:828px;letter-spacing:0.1px;word-spacing:0.01px;}
#t16_5048{left:87px;bottom:814px;letter-spacing:0.12px;}
#t17_5048{left:166px;bottom:814px;letter-spacing:0.1px;word-spacing:0.1px;}
#t18_5048{left:87px;bottom:801px;letter-spacing:0.09px;}
#t19_5048{left:164px;bottom:801px;letter-spacing:0.1px;}
#t1a_5048{left:87px;bottom:787px;letter-spacing:0.1px;}
#t1b_5048{left:296px;bottom:787px;letter-spacing:0.1px;}
#t1c_5048{left:87px;bottom:773px;letter-spacing:0.13px;}
#t1d_5048{left:110px;bottom:773px;letter-spacing:0.09px;word-spacing:0.1px;}
#t1e_5048{left:87px;bottom:759px;letter-spacing:0.09px;}
#t1f_5048{left:238px;bottom:759px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1g_5048{left:87px;bottom:746px;letter-spacing:0.11px;}
#t1h_5048{left:156px;bottom:746px;letter-spacing:0.1px;word-spacing:0.1px;}
#t1i_5048{left:87px;bottom:732px;letter-spacing:0.09px;}
#t1j_5048{left:241px;bottom:732px;letter-spacing:0.1px;}
#t1k_5048{left:69px;bottom:718px;letter-spacing:0.09px;}
#t1l_5048{left:153px;bottom:718px;letter-spacing:0.1px;}
#t1m_5048{left:69px;bottom:704px;letter-spacing:0.09px;}
#t1n_5048{left:87px;bottom:691px;letter-spacing:0.1px;}
#t1o_5048{left:194px;bottom:691px;letter-spacing:0.09px;}
#t1p_5048{left:87px;bottom:677px;letter-spacing:0.09px;}
#t1q_5048{left:164px;bottom:677px;letter-spacing:0.1px;}
#t1r_5048{left:87px;bottom:663px;letter-spacing:0.1px;}
#t1s_5048{left:136px;bottom:663px;letter-spacing:0.09px;}
#t1t_5048{left:87px;bottom:649px;letter-spacing:0.09px;word-spacing:-0.03px;}
#t1u_5048{left:241px;bottom:649px;letter-spacing:0.1px;}
#t1v_5048{left:69px;bottom:636px;letter-spacing:0.09px;}
#t1w_5048{left:190px;bottom:636px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1x_5048{left:69px;bottom:622px;letter-spacing:0.1px;}
#t1y_5048{left:69px;bottom:608px;letter-spacing:0.09px;}
#t1z_5048{left:129px;bottom:608px;letter-spacing:0.09px;word-spacing:0.01px;}
#t20_5048{left:87px;bottom:594px;letter-spacing:0.09px;}
#t21_5048{left:164px;bottom:594px;letter-spacing:0.1px;}
#t22_5048{left:87px;bottom:581px;letter-spacing:0.1px;}
#t23_5048{left:136px;bottom:581px;letter-spacing:0.09px;}
#t24_5048{left:87px;bottom:567px;letter-spacing:0.09px;word-spacing:-0.03px;}
#t25_5048{left:241px;bottom:567px;letter-spacing:0.1px;}
#t26_5048{left:69px;bottom:553px;letter-spacing:0.09px;}
#t27_5048{left:185px;bottom:553px;letter-spacing:0.09px;word-spacing:0.1px;}
#t28_5048{left:69px;bottom:539px;letter-spacing:0.09px;}
#t29_5048{left:208px;bottom:539px;letter-spacing:0.09px;word-spacing:0.04px;}
#t2a_5048{left:69px;bottom:526px;letter-spacing:0.11px;}
#t2b_5048{left:87px;bottom:512px;letter-spacing:0.09px;}
#t2c_5048{left:203px;bottom:512px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2d_5048{left:87px;bottom:498px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t2e_5048{left:201px;bottom:498px;letter-spacing:0.1px;}
#t2f_5048{left:87px;bottom:484px;letter-spacing:0.09px;}
#t2g_5048{left:164px;bottom:484px;letter-spacing:0.1px;}
#t2h_5048{left:87px;bottom:471px;letter-spacing:0.1px;}
#t2i_5048{left:136px;bottom:471px;letter-spacing:0.09px;}
#t2j_5048{left:87px;bottom:457px;letter-spacing:0.09px;word-spacing:-0.03px;}
#t2k_5048{left:233px;bottom:457px;letter-spacing:0.1px;}
#t2l_5048{left:87px;bottom:443px;letter-spacing:0.08px;}
#t2m_5048{left:109px;bottom:443px;letter-spacing:0.1px;word-spacing:0.01px;}
#t2n_5048{left:69px;bottom:429px;letter-spacing:0.1px;}
#t2o_5048{left:164px;bottom:429px;letter-spacing:0.09px;word-spacing:0.05px;}
#t2p_5048{left:69px;bottom:416px;letter-spacing:0.11px;}
#t2q_5048{left:87px;bottom:402px;letter-spacing:0.1px;}
#t2r_5048{left:322px;bottom:402px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2s_5048{left:87px;bottom:388px;letter-spacing:0.1px;}
#t2t_5048{left:240px;bottom:388px;letter-spacing:0.1px;}
#t2u_5048{left:87px;bottom:374px;letter-spacing:0.1px;}
#t2v_5048{left:126px;bottom:374px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2w_5048{left:87px;bottom:361px;letter-spacing:0.1px;word-spacing:0.01px;}
#t2x_5048{left:154px;bottom:361px;letter-spacing:0.1px;}
#t2y_5048{left:87px;bottom:347px;letter-spacing:0.07px;}
#t2z_5048{left:139px;bottom:347px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t30_5048{left:87px;bottom:333px;letter-spacing:0.09px;}
#t31_5048{left:164px;bottom:333px;letter-spacing:0.1px;}
#t32_5048{left:87px;bottom:319px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t33_5048{left:276px;bottom:319px;letter-spacing:0.1px;}
#t34_5048{left:87px;bottom:306px;letter-spacing:0.1px;}
#t35_5048{left:232px;bottom:306px;letter-spacing:0.1px;}
#t36_5048{left:87px;bottom:292px;letter-spacing:0.09px;}
#t37_5048{left:195px;bottom:292px;letter-spacing:0.09px;word-spacing:0.01px;}
#t38_5048{left:87px;bottom:278px;letter-spacing:0.09px;}
#t39_5048{left:197px;bottom:278px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3a_5048{left:87px;bottom:264px;letter-spacing:0.09px;}
#t3b_5048{left:225px;bottom:264px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3c_5048{left:87px;bottom:251px;letter-spacing:0.09px;}
#t3d_5048{left:183px;bottom:251px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3e_5048{left:69px;bottom:237px;letter-spacing:0.1px;}
#t3f_5048{left:173px;bottom:237px;letter-spacing:0.09px;word-spacing:0.04px;}
#t3g_5048{left:69px;bottom:223px;letter-spacing:0.1px;}
#t3h_5048{left:157px;bottom:223px;letter-spacing:0.1px;}
#t3i_5048{left:69px;bottom:209px;letter-spacing:0.1px;}
#t3j_5048{left:165px;bottom:209px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3k_5048{left:69px;bottom:196px;letter-spacing:0.11px;}
#t3l_5048{left:87px;bottom:182px;letter-spacing:0.09px;}
#t3m_5048{left:307px;bottom:182px;letter-spacing:0.09px;}
#t3n_5048{left:87px;bottom:168px;letter-spacing:0.1px;}
#t3o_5048{left:353px;bottom:168px;letter-spacing:0.1px;}
#t3p_5048{left:69px;bottom:154px;letter-spacing:0.1px;}
#t3q_5048{left:87px;bottom:141px;letter-spacing:0.1px;}
#t3r_5048{left:156px;bottom:141px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3s_5048{left:87px;bottom:127px;letter-spacing:0.09px;}
#t3t_5048{left:130px;bottom:127px;letter-spacing:0.09px;}
#t3u_5048{left:87px;bottom:113px;letter-spacing:0.1px;}
#t3v_5048{left:151px;bottom:113px;letter-spacing:0.1px;}
#t3w_5048{left:490px;bottom:1089px;letter-spacing:0.1px;}
#t3x_5048{left:668px;bottom:1089px;letter-spacing:0.09px;}
#t3y_5048{left:490px;bottom:1076px;letter-spacing:0.09px;}
#t3z_5048{left:609px;bottom:1076px;letter-spacing:0.1px;}
#t40_5048{left:490px;bottom:1062px;letter-spacing:0.1px;}
#t41_5048{left:565px;bottom:1062px;letter-spacing:0.1px;word-spacing:0.1px;}
#t42_5048{left:472px;bottom:1048px;letter-spacing:0.11px;}
#t43_5048{left:512px;bottom:1048px;letter-spacing:0.1px;}
#t44_5048{left:472px;bottom:1034px;letter-spacing:0.09px;word-spacing:0.01px;}
#t45_5048{left:565px;bottom:1034px;letter-spacing:0.09px;word-spacing:0.01px;}
#t46_5048{left:472px;bottom:1021px;letter-spacing:0.1px;}
#t47_5048{left:567px;bottom:1021px;letter-spacing:0.1px;word-spacing:0.01px;}
#t48_5048{left:472px;bottom:1007px;letter-spacing:0.1px;}
#t49_5048{left:570px;bottom:1007px;letter-spacing:0.09px;word-spacing:0.11px;}
#t4a_5048{left:472px;bottom:993px;letter-spacing:0.1px;}
#t4b_5048{left:845px;bottom:993px;}
#t4c_5048{left:527px;bottom:979px;letter-spacing:0.1px;word-spacing:0.01px;}
#t4d_5048{left:472px;bottom:966px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t4e_5048{left:527px;bottom:952px;letter-spacing:0.1px;}
#t4f_5048{left:586px;bottom:952px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4g_5048{left:472px;bottom:938px;letter-spacing:0.09px;word-spacing:-0.03px;}
#t4h_5048{left:686px;bottom:938px;letter-spacing:0.1px;}
#t4i_5048{left:472px;bottom:924px;letter-spacing:0.09px;}
#t4j_5048{left:798px;bottom:924px;}
#t4k_5048{left:527px;bottom:911px;letter-spacing:0.1px;}
#t4l_5048{left:472px;bottom:897px;letter-spacing:0.09px;}
#t4m_5048{left:618px;bottom:897px;letter-spacing:0.1px;word-spacing:0.01px;}
#t4n_5048{left:472px;bottom:883px;letter-spacing:0.09px;}
#t4o_5048{left:490px;bottom:869px;letter-spacing:0.09px;}
#t4p_5048{left:594px;bottom:869px;letter-spacing:0.09px;}
#t4q_5048{left:508px;bottom:856px;letter-spacing:0.09px;}
#t4r_5048{left:490px;bottom:842px;letter-spacing:0.09px;}
#t4s_5048{left:605px;bottom:842px;letter-spacing:0.1px;word-spacing:0.01px;}
#t4t_5048{left:490px;bottom:828px;letter-spacing:0.09px;}
#t4u_5048{left:584px;bottom:828px;letter-spacing:0.09px;}
#t4v_5048{left:508px;bottom:814px;letter-spacing:0.09px;}
#t4w_5048{left:472px;bottom:801px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t4x_5048{left:584px;bottom:801px;letter-spacing:0.09px;word-spacing:0.1px;}
#t4y_5048{left:472px;bottom:787px;letter-spacing:0.09px;}
#t4z_5048{left:839px;bottom:787px;}
#t50_5048{left:527px;bottom:773px;letter-spacing:0.09px;word-spacing:0.01px;}
#t51_5048{left:472px;bottom:759px;letter-spacing:0.09px;}
#t52_5048{left:840px;bottom:759px;}
#t53_5048{left:527px;bottom:746px;letter-spacing:0.09px;}
#t54_5048{left:472px;bottom:732px;letter-spacing:0.1px;}
#t55_5048{left:581px;bottom:732px;letter-spacing:0.09px;}
#t56_5048{left:472px;bottom:718px;letter-spacing:0.1px;}
#t57_5048{left:581px;bottom:718px;letter-spacing:0.09px;}
#t58_5048{left:472px;bottom:704px;letter-spacing:0.1px;}
#t59_5048{left:584px;bottom:704px;letter-spacing:0.09px;word-spacing:-0.04px;}
#t5a_5048{left:472px;bottom:691px;letter-spacing:0.1px;}
#t5b_5048{left:581px;bottom:691px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5c_5048{left:472px;bottom:677px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5d_5048{left:581px;bottom:677px;letter-spacing:0.09px;}
#t5e_5048{left:472px;bottom:663px;letter-spacing:0.1px;}
#t5f_5048{left:584px;bottom:663px;letter-spacing:0.09px;}
#t5g_5048{left:472px;bottom:649px;letter-spacing:0.09px;}
#t5h_5048{left:472px;bottom:636px;letter-spacing:0.09px;}
#t5i_5048{left:612px;bottom:636px;letter-spacing:0.1px;}
#t5j_5048{left:472px;bottom:622px;letter-spacing:0.09px;}
#t5k_5048{left:643px;bottom:622px;letter-spacing:0.09px;word-spacing:0.11px;}
#t5l_5048{left:490px;bottom:608px;letter-spacing:0.1px;}
#t5m_5048{left:571px;bottom:608px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5n_5048{left:490px;bottom:594px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5o_5048{left:600px;bottom:594px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5p_5048{left:472px;bottom:581px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t5q_5048{left:718px;bottom:581px;letter-spacing:0.09px;}
#t5r_5048{left:527px;bottom:567px;letter-spacing:0.09px;word-spacing:0.06px;}
#t5s_5048{left:472px;bottom:553px;letter-spacing:0.09px;}
#t5t_5048{left:679px;bottom:553px;letter-spacing:0.1px;}
#t5u_5048{left:472px;bottom:539px;letter-spacing:0.1px;}
#t5v_5048{left:541px;bottom:539px;letter-spacing:0.1px;}
#t5w_5048{left:472px;bottom:526px;letter-spacing:0.09px;}
#t5x_5048{left:490px;bottom:512px;letter-spacing:0.08px;word-spacing:0.01px;}
#t5y_5048{left:559px;bottom:512px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t5z_5048{left:490px;bottom:498px;letter-spacing:0.09px;}
#t60_5048{left:561px;bottom:498px;letter-spacing:0.1px;word-spacing:0.01px;}
#t61_5048{left:490px;bottom:484px;letter-spacing:0.09px;word-spacing:0.01px;}
#t62_5048{left:557px;bottom:484px;letter-spacing:0.1px;}
#t63_5048{left:490px;bottom:471px;letter-spacing:0.1px;word-spacing:0.01px;}
#t64_5048{left:557px;bottom:471px;letter-spacing:0.1px;}
#t65_5048{left:490px;bottom:457px;letter-spacing:0.09px;word-spacing:0.01px;}
#t66_5048{left:553px;bottom:457px;letter-spacing:0.1px;word-spacing:0.01px;}
#t67_5048{left:490px;bottom:443px;letter-spacing:0.1px;word-spacing:0.01px;}
#t68_5048{left:559px;bottom:443px;letter-spacing:0.09px;word-spacing:0.01px;}
#t69_5048{left:490px;bottom:429px;letter-spacing:0.09px;}
#t6a_5048{left:696px;bottom:429px;letter-spacing:0.1px;word-spacing:0.01px;}
#t6b_5048{left:490px;bottom:416px;letter-spacing:0.09px;}
#t6c_5048{left:656px;bottom:416px;letter-spacing:0.1px;word-spacing:0.01px;}
#t6d_5048{left:472px;bottom:402px;letter-spacing:0.11px;}
#t6e_5048{left:490px;bottom:388px;letter-spacing:0.11px;}
#t6f_5048{left:619px;bottom:388px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6g_5048{left:472px;bottom:374px;letter-spacing:0.11px;word-spacing:-0.05px;}
#t6h_5048{left:583px;bottom:374px;letter-spacing:0.1px;}
#t6i_5048{left:472px;bottom:361px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t6j_5048{left:579px;bottom:361px;letter-spacing:0.09px;}
#t6k_5048{left:490px;bottom:347px;letter-spacing:0.09px;word-spacing:-0.03px;}
#t6l_5048{left:649px;bottom:347px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6m_5048{left:490px;bottom:333px;letter-spacing:0.09px;}
#t6n_5048{left:561px;bottom:333px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6o_5048{left:490px;bottom:319px;letter-spacing:0.09px;}
#t6p_5048{left:729px;bottom:319px;letter-spacing:0.1px;}
#t6q_5048{left:490px;bottom:306px;letter-spacing:0.11px;word-spacing:-0.1px;}
#t6r_5048{left:574px;bottom:306px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6s_5048{left:508px;bottom:292px;letter-spacing:0.09px;word-spacing:0.03px;}
#t6t_5048{left:490px;bottom:278px;letter-spacing:0.1px;}
#t6u_5048{left:592px;bottom:278px;letter-spacing:0.1px;}
#t6v_5048{left:472px;bottom:264px;letter-spacing:0.1px;word-spacing:-0.04px;}
#t6w_5048{left:490px;bottom:251px;letter-spacing:0.09px;}
#t6x_5048{left:561px;bottom:251px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6y_5048{left:472px;bottom:237px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t6z_5048{left:577px;bottom:237px;letter-spacing:0.09px;}
#t70_5048{left:490px;bottom:223px;letter-spacing:0.09px;}
#t71_5048{left:561px;bottom:223px;letter-spacing:0.1px;}
#t72_5048{left:490px;bottom:209px;letter-spacing:0.09px;word-spacing:0.01px;}
#t73_5048{left:633px;bottom:209px;letter-spacing:0.1px;}
#t74_5048{left:472px;bottom:196px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t75_5048{left:490px;bottom:182px;letter-spacing:0.09px;}
#t76_5048{left:561px;bottom:182px;letter-spacing:0.1px;}
#t77_5048{left:472px;bottom:168px;letter-spacing:0.09px;word-spacing:-0.05px;}
#t78_5048{left:580px;bottom:168px;letter-spacing:0.09px;}
#t79_5048{left:490px;bottom:154px;letter-spacing:0.09px;}
#t7a_5048{left:561px;bottom:154px;letter-spacing:0.1px;}
#t7b_5048{left:490px;bottom:141px;letter-spacing:0.09px;word-spacing:0.01px;}
#t7c_5048{left:633px;bottom:141px;letter-spacing:0.1px;}
#t7d_5048{left:472px;bottom:127px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t7e_5048{left:490px;bottom:113px;letter-spacing:0.09px;}
#t7f_5048{left:561px;bottom:113px;letter-spacing:0.1px;}

.s1_5048{font-size:14px;font-family:Verdana-Bold_b5u;color:#0860A8;}
.s2_5048{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s3_5048{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts5048" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg5048Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg5048" style="-webkit-user-select: none;"><object width="935" height="1210" data="5048/5048.svg" type="image/svg+xml" id="pdf5048" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_5048" class="t s1_5048">INDEX </span>
<span id="t2_5048" class="t s2_5048">Index-24 </span><span id="t3_5048" class="t s2_5048">Combined Volumes 1, 2A, 2B, 2C, 2D, 3A, 3B, 3C, 3D, and 4 </span>
<span id="t4_5048" class="t s2_5048">SIMD integers</span><span id="t5_5048" class="t s3_5048">, Vol.1-4-8 </span>
<span id="t6_5048" class="t s2_5048">words</span><span id="t7_5048" class="t s3_5048">, Vol.1-9-3 </span>
<span id="t8_5048" class="t s2_5048">PACKSSDW instruction</span><span id="t9_5048" class="t s3_5048">, Vol.2-4-188 </span>
<span id="ta_5048" class="t s2_5048">PACKSSWB instruction</span><span id="tb_5048" class="t s3_5048">, Vol.1-9-7, Vol.2-4-188 </span>
<span id="tc_5048" class="t s2_5048">PACKUSWB instruction</span><span id="td_5048" class="t s3_5048">, Vol.1-9-7, Vol.2-4-201 </span>
<span id="te_5048" class="t s2_5048">PADDB instruction</span><span id="tf_5048" class="t s3_5048">, Vol.1-9-6 </span>
<span id="tg_5048" class="t s2_5048">PADDB/PADDW/PADDD/PADDQ - Add Packed Integers</span><span id="th_5048" class="t s3_5048">, Vol.2-4-206 </span>
<span id="ti_5048" class="t s2_5048">PADDD instruction</span><span id="tj_5048" class="t s3_5048">, Vol.1-9-6 </span>
<span id="tk_5048" class="t s2_5048">PADDQ instruction</span><span id="tl_5048" class="t s3_5048">, Vol.1-11-11 </span>
<span id="tm_5048" class="t s2_5048">PADDSB instruction</span><span id="tn_5048" class="t s3_5048">, Vol.1-9-7, Vol.2-4-213 </span>
<span id="to_5048" class="t s2_5048">PADDSW instruction</span><span id="tp_5048" class="t s3_5048">, Vol.1-9-7, Vol.2-4-213 </span>
<span id="tq_5048" class="t s2_5048">PADDUSB instruction</span><span id="tr_5048" class="t s3_5048">, Vol.1-9-7, Vol.2-4-217 </span>
<span id="ts_5048" class="t s2_5048">PADDUSW instruction</span><span id="tt_5048" class="t s3_5048">, Vol.1-9-7, Vol.2-4-217 </span>
<span id="tu_5048" class="t s2_5048">PADDW instruction</span><span id="tv_5048" class="t s3_5048">, Vol.1-9-6 </span>
<span id="tw_5048" class="t s2_5048">PAE paging </span>
<span id="tx_5048" class="t s2_5048">feature flag, CR4 register</span><span id="ty_5048" class="t s3_5048">, Vol.3-2-18, Vol.3-2-19 </span>
<span id="tz_5048" class="t s2_5048">flag, CR4 control register</span><span id="t10_5048" class="t s3_5048">, Vol.3-3-6, Vol.1-23-18, Vol.1-23-19 </span>
<span id="t11_5048" class="t s2_5048">Page attribute table (PAT) </span>
<span id="t12_5048" class="t s2_5048">compatibility with earlier IA-32 processors</span><span id="t13_5048" class="t s3_5048">, Vol.3-12-36 </span>
<span id="t14_5048" class="t s2_5048">detecting support for</span><span id="t15_5048" class="t s3_5048">, Vol.3-12-34 </span>
<span id="t16_5048" class="t s2_5048">IA32_PAT MSR</span><span id="t17_5048" class="t s3_5048">, Vol.3-12-34 </span>
<span id="t18_5048" class="t s2_5048">introduction to</span><span id="t19_5048" class="t s3_5048">, Vol.3-12-33 </span>
<span id="t1a_5048" class="t s2_5048">memory types that can be encoded with</span><span id="t1b_5048" class="t s3_5048">, Vol.3-12-34 </span>
<span id="t1c_5048" class="t s2_5048">MSR</span><span id="t1d_5048" class="t s3_5048">, Vol.3-12-13 </span>
<span id="t1e_5048" class="t s2_5048">precedence of cache controls</span><span id="t1f_5048" class="t s3_5048">, Vol.3-12-14 </span>
<span id="t1g_5048" class="t s2_5048">programming</span><span id="t1h_5048" class="t s3_5048">, Vol.3-12-35 </span>
<span id="t1i_5048" class="t s2_5048">selecting a memory type with</span><span id="t1j_5048" class="t s3_5048">, Vol.3-12-35 </span>
<span id="t1k_5048" class="t s2_5048">Page directories</span><span id="t1l_5048" class="t s3_5048">, Vol.3-2-6 </span>
<span id="t1m_5048" class="t s2_5048">Page directory </span>
<span id="t1n_5048" class="t s2_5048">base address (PDBR)</span><span id="t1o_5048" class="t s3_5048">, Vol.3-8-5 </span>
<span id="t1p_5048" class="t s2_5048">introduction to</span><span id="t1q_5048" class="t s3_5048">, Vol.3-2-6 </span>
<span id="t1r_5048" class="t s2_5048">overview</span><span id="t1s_5048" class="t s3_5048">, Vol.3-3-2 </span>
<span id="t1t_5048" class="t s2_5048">setting up during initialization</span><span id="t1u_5048" class="t s3_5048">, Vol.3-10-10 </span>
<span id="t1v_5048" class="t s2_5048">Page directory pointers</span><span id="t1w_5048" class="t s3_5048">, Vol.3-2-6 </span>
<span id="t1x_5048" class="t s2_5048">Page frame (see Page) </span>
<span id="t1y_5048" class="t s2_5048">Page tables</span><span id="t1z_5048" class="t s3_5048">, Vol.3-2-6 </span>
<span id="t20_5048" class="t s2_5048">introduction to</span><span id="t21_5048" class="t s3_5048">, Vol.3-2-6 </span>
<span id="t22_5048" class="t s2_5048">overview</span><span id="t23_5048" class="t s3_5048">, Vol.3-3-2 </span>
<span id="t24_5048" class="t s2_5048">setting up during initialization</span><span id="t25_5048" class="t s3_5048">, Vol.3-10-10 </span>
<span id="t26_5048" class="t s2_5048">Page-directory entries</span><span id="t27_5048" class="t s3_5048">, Vol.3-12-5 </span>
<span id="t28_5048" class="t s2_5048">Page-fault exception (#PF)</span><span id="t29_5048" class="t s3_5048">, Vol.3-4-54, Vol.3-6-44, Vol.1-23-21 </span>
<span id="t2a_5048" class="t s2_5048">Pages </span>
<span id="t2b_5048" class="t s2_5048">disabling protection of</span><span id="t2c_5048" class="t s3_5048">, Vol.3-5-1 </span>
<span id="t2d_5048" class="t s2_5048">enabling protection of</span><span id="t2e_5048" class="t s3_5048">, Vol.3-5-1 </span>
<span id="t2f_5048" class="t s2_5048">introduction to</span><span id="t2g_5048" class="t s3_5048">, Vol.3-2-6 </span>
<span id="t2h_5048" class="t s2_5048">overview</span><span id="t2i_5048" class="t s3_5048">, Vol.3-3-2 </span>
<span id="t2j_5048" class="t s2_5048">PG flag, CR0 control register</span><span id="t2k_5048" class="t s3_5048">, Vol.3-5-1 </span>
<span id="t2l_5048" class="t s2_5048">split</span><span id="t2m_5048" class="t s3_5048">, Vol.1-23-15 </span>
<span id="t2n_5048" class="t s2_5048">Page-table entries</span><span id="t2o_5048" class="t s3_5048">, Vol.3-12-5, Vol.3-12-19 </span>
<span id="t2p_5048" class="t s2_5048">Paging </span>
<span id="t2q_5048" class="t s2_5048">combining segment and page-level protection</span><span id="t2r_5048" class="t s3_5048">, Vol.3-5-29 </span>
<span id="t2s_5048" class="t s2_5048">combining with segmentation</span><span id="t2t_5048" class="t s3_5048">, Vol.3-3-5 </span>
<span id="t2u_5048" class="t s2_5048">defined</span><span id="t2v_5048" class="t s3_5048">, Vol.3-3-1 </span>
<span id="t2w_5048" class="t s2_5048">IA-32e mode</span><span id="t2x_5048" class="t s3_5048">, Vol.3-2-6 </span>
<span id="t2y_5048" class="t s2_5048">initializing</span><span id="t2z_5048" class="t s3_5048">, Vol.3-10-10 </span>
<span id="t30_5048" class="t s2_5048">introduction to</span><span id="t31_5048" class="t s3_5048">, Vol.3-2-6 </span>
<span id="t32_5048" class="t s2_5048">large page size MTRR considerations</span><span id="t33_5048" class="t s3_5048">, Vol.3-12-33 </span>
<span id="t34_5048" class="t s2_5048">mapping segments to pages</span><span id="t35_5048" class="t s3_5048">, Vol.3-4-54 </span>
<span id="t36_5048" class="t s2_5048">page-fault exception</span><span id="t37_5048" class="t s3_5048">, Vol.3-6-44, Vol.3-6-55, Vol.3-6-56 </span>
<span id="t38_5048" class="t s2_5048">page-level protection</span><span id="t39_5048" class="t s3_5048">, Vol.3-5-2, Vol.3-5-3, Vol.3-5-27 </span>
<span id="t3a_5048" class="t s2_5048">page-level protection flags</span><span id="t3b_5048" class="t s3_5048">, Vol.3-5-28 </span>
<span id="t3c_5048" class="t s2_5048">virtual-8086 tasks</span><span id="t3d_5048" class="t s3_5048">, Vol.3-21-7 </span>
<span id="t3e_5048" class="t s2_5048">PALIGNR instruction</span><span id="t3f_5048" class="t s3_5048">, Vol.1-5-26, Vol.1-12-8, Vol.2-4-221 </span>
<span id="t3g_5048" class="t s2_5048">PAND instruction</span><span id="t3h_5048" class="t s3_5048">, Vol.1-9-7, Vol.2-4-224 </span>
<span id="t3i_5048" class="t s2_5048">PANDN instruction</span><span id="t3j_5048" class="t s3_5048">, Vol.1-9-7, Vol.2-4-227 </span>
<span id="t3k_5048" class="t s2_5048">Parameter </span>
<span id="t3l_5048" class="t s2_5048">passing, between 16- and 32-bit call gates</span><span id="t3m_5048" class="t s3_5048">, Vol.3-22-6 </span>
<span id="t3n_5048" class="t s2_5048">translation, between 16- and 32-bit code segments</span><span id="t3o_5048" class="t s3_5048">, Vol.3-22-6 </span>
<span id="t3p_5048" class="t s2_5048">Parameter passing </span>
<span id="t3q_5048" class="t s2_5048">argument list</span><span id="t3r_5048" class="t s3_5048">, Vol.1-6-7 </span>
<span id="t3s_5048" class="t s2_5048">on stack</span><span id="t3t_5048" class="t s3_5048">, Vol.1-6-7 </span>
<span id="t3u_5048" class="t s2_5048">on the stack</span><span id="t3v_5048" class="t s3_5048">, Vol.1-6-7 </span>
<span id="t3w_5048" class="t s2_5048">through general-purpose registers</span><span id="t3x_5048" class="t s3_5048">, Vol.1-6-7 </span>
<span id="t3y_5048" class="t s2_5048">x87 FPU register stack</span><span id="t3z_5048" class="t s3_5048">, Vol.1-8-3 </span>
<span id="t40_5048" class="t s2_5048">XMM registers</span><span id="t41_5048" class="t s3_5048">, Vol.1-11-23 </span>
<span id="t42_5048" class="t s2_5048">GETSEC</span><span id="t43_5048" class="t s3_5048">, Vol.1-6-4 </span>
<span id="t44_5048" class="t s2_5048">PAUSE instruction</span><span id="t45_5048" class="t s3_5048">, Vol.1-11-12, Vol.2-4-230, Vol.3-2-16, Vol.3-26-3 </span>
<span id="t46_5048" class="t s2_5048">PAVGB instruction</span><span id="t47_5048" class="t s3_5048">, Vol.1-10-11, Vol.2-4-231 </span>
<span id="t48_5048" class="t s2_5048">PAVGW instruction</span><span id="t49_5048" class="t s3_5048">, Vol.2-4-231 </span>
<span id="t4a_5048" class="t s2_5048">PBi (performance monitoring/breakpoint pins) flags, DEBUGCTLMSR MSR</span><span id="t4b_5048" class="t s3_5048">, </span>
<span id="t4c_5048" class="t s3_5048">Vol.3-18-39, Vol.3-18-41 </span>
<span id="t4d_5048" class="t s2_5048">PC (pin control) flag, PerfEvtSel0 and PerfEvtSel1 MSRs (P6 family </span>
<span id="t4e_5048" class="t s2_5048">processors)</span><span id="t4f_5048" class="t s3_5048">, Vol.3-20-4, Vol.3-20-135 </span>
<span id="t4g_5048" class="t s2_5048">PC (precision) field, x87 FPU control word</span><span id="t4h_5048" class="t s3_5048">, Vol.1-8-7 </span>
<span id="t4i_5048" class="t s2_5048">PC0 and PC1 (pin control) fields, CESR MSR (Pentium processor)</span><span id="t4j_5048" class="t s3_5048">, </span>
<span id="t4k_5048" class="t s3_5048">Vol.3-20-137 </span>
<span id="t4l_5048" class="t s2_5048">PCD pin (Pentium processor)</span><span id="t4m_5048" class="t s3_5048">, Vol.3-12-13 </span>
<span id="t4n_5048" class="t s2_5048">PCD (page-level cache disable) flag </span>
<span id="t4o_5048" class="t s2_5048">CR3 control register</span><span id="t4p_5048" class="t s3_5048">, Vol.3-2-17, Vol.3-12-13, Vol.1-23-18, </span>
<span id="t4q_5048" class="t s3_5048">Vol.1-23-30 </span>
<span id="t4r_5048" class="t s2_5048">page-directory entries</span><span id="t4s_5048" class="t s3_5048">, Vol.3-10-7, Vol.3-12-13, Vol.3-12-33 </span>
<span id="t4t_5048" class="t s2_5048">page-table entries</span><span id="t4u_5048" class="t s3_5048">, Vol.3-10-7, Vol.3-12-13, Vol.3-12-33, </span>
<span id="t4v_5048" class="t s3_5048">Vol.1-23-31 </span>
<span id="t4w_5048" class="t s2_5048">PCE flag, CR4 register</span><span id="t4x_5048" class="t s3_5048">, Vol.2-4-542 </span>
<span id="t4y_5048" class="t s2_5048">PCE (performance monitoring counter enable) flag, CR4 control register</span><span id="t4z_5048" class="t s3_5048">, </span>
<span id="t50_5048" class="t s3_5048">Vol.3-2-18, Vol.3-5-24, Vol.3-20-109, Vol.3-20-135 </span>
<span id="t51_5048" class="t s2_5048">PCE (performance-monitoring counter enable) flag, CR4 control register</span><span id="t52_5048" class="t s3_5048">, </span>
<span id="t53_5048" class="t s3_5048">Vol.1-23-18 </span>
<span id="t54_5048" class="t s2_5048">PCMPEQB instruction</span><span id="t55_5048" class="t s3_5048">, Vol.1-9-7, Vol.2-4-245 </span>
<span id="t56_5048" class="t s2_5048">PCMPEQD instruction</span><span id="t57_5048" class="t s3_5048">, Vol.1-9-7, Vol.2-4-245 </span>
<span id="t58_5048" class="t s2_5048">PCMPEQW instruction</span><span id="t59_5048" class="t s3_5048">, Vol.1-9-7, Vol.2-4-245 </span>
<span id="t5a_5048" class="t s2_5048">PCMPGTB instruction</span><span id="t5b_5048" class="t s3_5048">, Vol.1-9-7, Vol.2-4-258 </span>
<span id="t5c_5048" class="t s2_5048">PCMPGTD instruction</span><span id="t5d_5048" class="t s3_5048">, Vol.1-9-7, Vol.2-4-258 </span>
<span id="t5e_5048" class="t s2_5048">PCMPGTW instruction</span><span id="t5f_5048" class="t s3_5048">, Vol.1-9-7, Vol.2-4-258 </span>
<span id="t5g_5048" class="t s2_5048">PDBR (see CR3 control register) </span>
<span id="t5h_5048" class="t s2_5048">PDEP - Parallel Bits Deposit</span><span id="t5i_5048" class="t s3_5048">, Vol.2-4-277 </span>
<span id="t5j_5048" class="t s2_5048">PE (inexact result exception) flag</span><span id="t5k_5048" class="t s3_5048">, Vol.1-11-16 </span>
<span id="t5l_5048" class="t s2_5048">MXCSR register</span><span id="t5m_5048" class="t s3_5048">, Vol.1-4-18 </span>
<span id="t5n_5048" class="t s2_5048">x87 FPU status word</span><span id="t5o_5048" class="t s3_5048">, Vol.1-4-18, Vol.1-8-4, Vol.1-8-5, Vol.1-8-30 </span>
<span id="t5p_5048" class="t s2_5048">PE (protection enable) flag, CR0 control register</span><span id="t5q_5048" class="t s3_5048">, Vol.3-2-17, Vol.3-5-1, </span>
<span id="t5r_5048" class="t s3_5048">Vol.3-10-10, Vol.3-10-13, Vol.4-32-9 </span>
<span id="t5s_5048" class="t s2_5048">PE (protection enable) flag, CR0 register</span><span id="t5t_5048" class="t s3_5048">, Vol.2-3-604 </span>
<span id="t5u_5048" class="t s2_5048">PEBS records</span><span id="t5v_5048" class="t s3_5048">, Vol.3-18-23 </span>
<span id="t5w_5048" class="t s2_5048">PEBS (precise event-based sampling) facilities </span>
<span id="t5x_5048" class="t s2_5048">availability of</span><span id="t5y_5048" class="t s3_5048">, Vol.3-20-119 </span>
<span id="t5z_5048" class="t s2_5048">description of</span><span id="t60_5048" class="t s3_5048">, Vol.3-20-107, Vol.3-20-119 </span>
<span id="t61_5048" class="t s2_5048">DS save area</span><span id="t62_5048" class="t s3_5048">, Vol.3-18-19 </span>
<span id="t63_5048" class="t s2_5048">IA-32e mode</span><span id="t64_5048" class="t s3_5048">, Vol.3-18-23 </span>
<span id="t65_5048" class="t s2_5048">PEBS buffer</span><span id="t66_5048" class="t s3_5048">, Vol.3-18-20, Vol.3-20-119 </span>
<span id="t67_5048" class="t s2_5048">PEBS records</span><span id="t68_5048" class="t s3_5048">, Vol.3-18-19, Vol.3-18-22 </span>
<span id="t69_5048" class="t s2_5048">writing a PEBS interrupt service routine</span><span id="t6a_5048" class="t s3_5048">, Vol.3-20-120 </span>
<span id="t6b_5048" class="t s2_5048">writing interrupt service routine</span><span id="t6c_5048" class="t s3_5048">, Vol.3-18-26 </span>
<span id="t6d_5048" class="t s2_5048">PEBS_UNAVAILABLE flag </span>
<span id="t6e_5048" class="t s2_5048">IA32_MISC_ENABLE MSR</span><span id="t6f_5048" class="t s3_5048">, Vol.3-18-20, Vol.4-2-380 </span>
<span id="t6g_5048" class="t s2_5048">Pending break enable</span><span id="t6h_5048" class="t s3_5048">, Vol.2-3-246 </span>
<span id="t6i_5048" class="t s2_5048">Pentium 4 processor</span><span id="t6j_5048" class="t s3_5048">, Vol.1-1-1, Vol.2-1-1, Vol.3-1-1, Vol.4-1-1 </span>
<span id="t6k_5048" class="t s2_5048">compatibility with FP software</span><span id="t6l_5048" class="t s3_5048">, Vol.1-23-7 </span>
<span id="t6m_5048" class="t s2_5048">description of</span><span id="t6n_5048" class="t s3_5048">, Vol.1-2-3, Vol.1-2-4 </span>
<span id="t6o_5048" class="t s2_5048">last branch, interrupt, and exception recording</span><span id="t6p_5048" class="t s3_5048">, Vol.3-18-35 </span>
<span id="t6q_5048" class="t s2_5048">MSRs supported</span><span id="t6r_5048" class="t s3_5048">, Vol.4-2-67, Vol.4-2-81, Vol.4-2-93, Vol.4-2-109, </span>
<span id="t6s_5048" class="t s3_5048">Vol.4-2-111, Vol.4-2-135, Vol.4-2-139, Vol.4-2-370, Vol.4-2-396 </span>
<span id="t6t_5048" class="t s2_5048">time-stamp counter</span><span id="t6u_5048" class="t s3_5048">, Vol.3-18-42 </span>
<span id="t6v_5048" class="t s2_5048">Pentium 4 processor supporting Hyper-Threading Technology </span>
<span id="t6w_5048" class="t s2_5048">description of</span><span id="t6x_5048" class="t s3_5048">, Vol.1-2-3, Vol.1-2-4 </span>
<span id="t6y_5048" class="t s2_5048">Pentium II processor</span><span id="t6z_5048" class="t s3_5048">, Vol.1-1-3, Vol.2-1-3, Vol.3-1-3, Vol.4-1-3 </span>
<span id="t70_5048" class="t s2_5048">description of</span><span id="t71_5048" class="t s3_5048">, Vol.1-2-2 </span>
<span id="t72_5048" class="t s2_5048">P6 family microarchitecture</span><span id="t73_5048" class="t s3_5048">, Vol.1-2-7 </span>
<span id="t74_5048" class="t s2_5048">Pentium II Xeon processor </span>
<span id="t75_5048" class="t s2_5048">description of</span><span id="t76_5048" class="t s3_5048">, Vol.1-2-2 </span>
<span id="t77_5048" class="t s2_5048">Pentium III processor</span><span id="t78_5048" class="t s3_5048">, Vol.1-1-3, Vol.2-1-3, Vol.3-1-3, Vol.4-1-3 </span>
<span id="t79_5048" class="t s2_5048">description of</span><span id="t7a_5048" class="t s3_5048">, Vol.1-2-2 </span>
<span id="t7b_5048" class="t s2_5048">P6 family microarchitecture</span><span id="t7c_5048" class="t s3_5048">, Vol.1-2-7 </span>
<span id="t7d_5048" class="t s2_5048">Pentium III Xeon processor </span>
<span id="t7e_5048" class="t s2_5048">description of</span><span id="t7f_5048" class="t s3_5048">, Vol.1-2-3 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
