# UVM-Project-Example
Simple SystemVerilog projects verified using the UVM methodology.
