Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/real/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fa02cc1b223e4af3add517042f7d126b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_timeClock_behav xil_defaultlib.tb_timeClock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'i_a1' [D:/portfolio/TimeClock/TimeClock.srcs/sources_1/imports/new/top_TimeClock.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'i_b1' [D:/portfolio/TimeClock/TimeClock.srcs/sources_1/imports/new/top_TimeClock.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'i_d1' [D:/portfolio/TimeClock/TimeClock.srcs/sources_1/imports/new/top_TimeClock.v:82]
WARNING: [VRFC 10-5021] port 'i_en' is not connected on this instance [D:/portfolio/TimeClock/TimeClock.srcs/sim_1/imports/new/tb_timeClock.v:13]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'i_a1' [D:/portfolio/TimeClock/TimeClock.srcs/sources_1/imports/new/top_TimeClock.v:102]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'i_b1' [D:/portfolio/TimeClock/TimeClock.srcs/sources_1/imports/new/top_TimeClock.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'i_d1' [D:/portfolio/TimeClock/TimeClock.srcs/sources_1/imports/new/top_TimeClock.v:105]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Clock_Divider
Compiling module xil_defaultlib.CounterFND
Compiling module xil_defaultlib.DecoderFNDDigit
Compiling module xil_defaultlib.TriBuff
Compiling module xil_defaultlib.TimeClockCounter
Compiling module xil_defaultlib.DigitDivider
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.Mux_8x1
Compiling module xil_defaultlib.Mux_2x1
Compiling module xil_defaultlib.BCDtoFND_Decoder
Compiling module xil_defaultlib.top_TimeClock
Compiling module xil_defaultlib.tb_timeClock
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_timeClock_behav
