<!-- Creator     : groff version 1.22.3 -->
<!-- CreationDate: Sun Aug 27 16:22:19 2017 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title></title>
</head>
<body>

<hr>


<p>LLVM-RTDYLD(1) User Commands LLVM-RTDYLD(1)</p>

<p style="margin-top: 1em">NAME <br>
llvm-rtdyld - manual page for llvm-rtdyld 4.0</p>

<p style="margin-top: 1em">DESCRIPTION <br>
ERROR: ld.so: object &rsquo;libfakeroot-sysv.so&rsquo; from
LD_PRELOAD cannot be preloaded (cannot open shared object
file): ignored. OVERVIEW: llvm MC-JIT tool</p>

<p style="margin-top: 1em">USAGE: llvm-rtdyld [options]
&lt;input file&gt;</p>

<p style="margin-top: 1em">OPTIONS:</p>

<p style="margin-top: 1em">General options:</p>

<p style="margin-top: 1em">-aarch64-neon-syntax - Choose
style of NEON code to emit from AArch64 backend:</p>

<p style="margin-top: 1em">=generic <br>
- Emit generic NEON assembly</p>

<p style="margin-top: 1em">=apple - Emit Apple-style NEON
assembly</p>

<p style="margin-top: 1em">-amdgpu-dump-rtmd - Dump AMDGPU
runtime metadata</p>

<p style="margin-top: 1em">-amdgpu-spill-sgpr-to-smem - Use
scalar stores to spill SGPRs if supported by subtarget</p>

<p style="margin-top: 1em">-amdgpu-vgpr-index-mode - Use
GPR indexing mode instead of movrel for vector indexing</p>

<p style="margin-top: 1em">-arm-execute-only -</p>

<p style="margin-top: 1em">-arm-implicit-it - Allow
conditional instructions outdside of an IT block</p>

<p style="margin-top: 1em">=always <br>
- Accept in both ISAs, emit implicit ITs in Thumb</p>

<p style="margin-top: 1em">=never - Warn in ARM, reject in
Thumb</p>

<p style="margin-top: 1em">=arm - Accept in ARM, reject in
Thumb</p>

<p style="margin-top: 1em">=thumb - Warn in ARM, emit
implicit ITs in Thumb</p>

<p style="margin-top: 1em">-bounds-checking-single-trap -
Use one trap block per function</p>

<p style="margin-top: 1em">-check=&lt;string&gt; - File
containing RuntimeDyld verifier checks.</p>

<p style="margin-top: 1em">-color - use colored syntax
highlighting (default=autodetect)</p>

<p style="margin-top: 1em">-disable-spill-fusing - Disable
fusing of spill code into instructions</p>

<p style="margin-top: 1em">-dylib=&lt;string&gt; - Add
library.</p>

<p style="margin-top: 1em">-enable-implicit-null-checks -
Fold null checks into faulting memory operations</p>

<p style="margin-top: 1em">-enable-load-pre -</p>

<p style="margin-top: 1em">-enable-name-compression -
Enable name string compression</p>

<p style="margin-top: 1em">-enable-objc-arc-opts -
enable/disable all ARC Optimizations</p>

<p style="margin-top: 1em">-enable-scoped-noalias -</p>

<p style="margin-top: 1em">-enable-tbaa -</p>

<p style="margin-top: 1em">-entry=&lt;string&gt; - Function
to call as entry point.</p>

<p style="margin-top: 1em">Action to perform:</p>

<p style="margin-top: 1em">-execute - Load, link, and
execute the inputs.</p>

<p style="margin-top: 1em">-printline - Load, link, and
print line information for each function.</p>

<p style="margin-top: 1em">-printdebugline - Load, link,
and print line information for each function using the debug
object</p>

<p style="margin-top: 1em">-printobjline - Like
-printlineinfo but does not load the object first</p>

<p style="margin-top: 1em">-verify - Load, link and verify
the resulting memory image.</p>

<p style="margin-top: 1em">-exhaustive-register-search -
Exhaustive Search for registers bypassing the depth and
interference cutoffs of last chance recoloring</p>

<p style="margin-top: 1em">-expensive-combines - Enable
expensive instruction combines</p>


<p style="margin-top: 1em">-filter-print-funcs=&lt;function
names&gt; - Only print IR for functions whose name match
this for all print-[before|after][-all] options</p>

<p style="margin-top: 1em">-gpsize=&lt;uint&gt; - Global
Pointer Addressing Size. <br>
The default size is 8.</p>

<p style="margin-top: 1em">-hash-based-counter-split -
Rename counter variable of a comdat function based on cfg
hash</p>

<p style="margin-top: 1em">-ignore-empty-index-file -
Ignore an empty index file and perform non-ThinLTO
compilation</p>


<p style="margin-top: 1em">-imp-null-check-page-size=&lt;int&gt;
- The page size of the target in bytes</p>


<p style="margin-top: 1em">-imp-null-max-insts-to-consider=&lt;uint&gt;
- The max number of instructions to consider hoisting loads
over (the algorithm is quadratic over this number)</p>


<p style="margin-top: 1em">-internalize-public-api-file=&lt;filename&gt;
- A file containing list of symbol names to preserve</p>


<p style="margin-top: 1em">-internalize-public-api-list=&lt;list&gt;
- A list of symbol names to preserve</p>

<p style="margin-top: 1em">-join-liveintervals - Coalesce
copies (default=true)</p>


<p style="margin-top: 1em">-limit-float-precision=&lt;uint&gt;
- Generate low-precision inline sequences for some float
libcalls</p>


<p style="margin-top: 1em">-lto-pass-remarks-output=&lt;filename&gt;
- Output filename for pass remarks</p>

<p style="margin-top: 1em">-mcpu=&lt;cpu-name&gt; - Target
a specific cpu type (-mcpu=help for details)</p>

<p style="margin-top: 1em">-merror-missing-parenthesis -
Error for missing parenthesis around predicate registers</p>

<p style="margin-top: 1em">-merror-noncontigious-register -
Error for register names that aren&rsquo;t contigious</p>

<p style="margin-top: 1em">-mfuture-regs - Enable future
registers</p>

<p style="margin-top: 1em">-mips-compact-branches - MIPS
Specific: Compact branch policy.</p>

<p style="margin-top: 1em">=never <br>
- Do not use compact branches if possible.</p>

<p style="margin-top: 1em">=optimal <br>
- Use compact branches where appropiate (default).</p>

<p style="margin-top: 1em">=always <br>
- Always use compact branches if possible.</p>

<p style="margin-top: 1em">-mips16-constant-islands -
Enable mips16 constant islands.</p>

<p style="margin-top: 1em">-mips16-hard-float - Enable
mips16 hard float.</p>

<p style="margin-top: 1em">-mno-compound - Disable looking
for compound instructions for Hexagon</p>

<p style="margin-top: 1em">-mno-fixup - Disable fixing up
resolved relocations for Hexagon</p>

<p style="margin-top: 1em">-mno-ldc1-sdc1 - Expand double
precision loads and stores to their single precision
counterparts</p>

<p style="margin-top: 1em">-mno-pairing - Disable looking
for duplex instructions for Hexagon</p>

<p style="margin-top: 1em">-mwarn-missing-parenthesis -
Warn for missing parenthesis around predicate registers</p>

<p style="margin-top: 1em">-mwarn-noncontigious-register -
Warn for register names that arent contigious</p>

<p style="margin-top: 1em">-mwarn-sign-mismatch - Warn for
mismatching a signed and unsigned value</p>

<p style="margin-top: 1em">-no-discriminators - Disable
generation of discriminator information.</p>

<p style="margin-top: 1em">-nvptx-sched4reg - NVPTX
Specific: schedule for register pressue</p>

<p style="margin-top: 1em">-preallocate - Allocate memory
upfront rather than on-demand</p>

<p style="margin-top: 1em">-print-after-all - Print IR
after each pass</p>

<p style="margin-top: 1em">-print-before-all - Print IR
before each pass</p>


<p style="margin-top: 1em">-print-machineinstrs=&lt;pass-name&gt;
- Print machine instrs</p>

<p style="margin-top: 1em">-r600-ir-structurize - Use
StructurizeCFG IR pass</p>

<p style="margin-top: 1em">-rdf-dump -</p>

<p style="margin-top: 1em">-rdf-limit=&lt;uint&gt; -</p>

<p style="margin-top: 1em">-regalloc - Register allocator
to use</p>

<p style="margin-top: 1em">=default <br>
- pick register allocator based on -O option</p>

<p style="margin-top: 1em">=pbqp - PBQP register
allocator</p>

<p style="margin-top: 1em">=greedy <br>
- greedy register allocator</p>

<p style="margin-top: 1em">=fast - fast register
allocator</p>

<p style="margin-top: 1em">=basic - basic register
allocator</p>


<p style="margin-top: 1em">-rewrite-map-file=&lt;filename&gt;
- Symbol Rewrite Map</p>

<p style="margin-top: 1em">-rng-seed=&lt;seed&gt; - Seed
for the random number generator</p>


<p style="margin-top: 1em">-sample-profile-check-record-coverage=&lt;N&gt;
- Emit a warning if less than N% of records in the input
profile are matched to the IR.</p>


<p style="margin-top: 1em">-sample-profile-check-sample-coverage=&lt;N&gt;
- Emit a warning if less than N% of samples in the input
profile are matched to the IR.</p>


<p style="margin-top: 1em">-sample-profile-inline-hot-threshold=&lt;N&gt;
- Inlined functions that account for more than N% of all
samples collected in the parent function, will be inlined
again.</p>


<p style="margin-top: 1em">-sample-profile-max-propagate-iterations=&lt;uint&gt;
- Maximum number of iterations to go through when
propagating sample block/edge weights through the CFG.</p>

<p style="margin-top: 1em">-stackmap-version=&lt;int&gt; -
Specify the stackmap encoding version (default = 2)</p>

<p style="margin-top: 1em">-static-func-full-module-prefix
- Use full module build paths in the profile counter names
for static functions.</p>

<p style="margin-top: 1em">-stats - Enable statistics
output from program (available with Asserts)</p>

<p style="margin-top: 1em">-stats-json - Display statistics
as json data</p>

<p style="margin-top: 1em">-summary-file=&lt;string&gt; -
The summary file to use for function importing.</p>

<p style="margin-top: 1em">-threads=&lt;int&gt; -</p>

<p style="margin-top: 1em">-time-passes - Time each pass,
printing elapsed time for each on exit</p>

<p style="margin-top: 1em">-triple=&lt;string&gt; - Target
triple for disassembler</p>

<p style="margin-top: 1em">-verify-debug-info -</p>

<p style="margin-top: 1em">-verify-dom-info - Verify
dominator info (time consuming)</p>

<p style="margin-top: 1em">-verify-loop-info - Verify loop
info (time consuming)</p>

<p style="margin-top: 1em">-verify-loop-lcssa - Verify loop
lcssa form (time consuming)</p>

<p style="margin-top: 1em">-verify-machine-dom-info -
Verify machine dominator info (time consuming)</p>

<p style="margin-top: 1em">-verify-regalloc - Verify during
register allocation</p>

<p style="margin-top: 1em">-verify-region-info - Verify
region info (time consuming)</p>

<p style="margin-top: 1em">-verify-scev - Verify
ScalarEvolution&rsquo;s backedge taken counts (slow)</p>

<p style="margin-top: 1em">-verify-scev-maps - Verify no
dangling value in ScalarEvolution&rsquo;s ExprValueMap
(slow)</p>


<p style="margin-top: 1em">-vp-counters-per-site=&lt;number&gt;
- The average number of profile counters allocated per value
profiling site.</p>

<p style="margin-top: 1em">-vp-static-alloc - Do static
counter allocation for value profiler</p>

<p style="margin-top: 1em">-x86-asm-syntax - Choose style
of code to emit from X86 backend:</p>

<p style="margin-top: 1em">=att - Emit AT&amp;T-style
assembly</p>

<p style="margin-top: 1em">=intel - Emit Intel-style
assembly</p>

<p style="margin-top: 1em">Generic Options:</p>

<p style="margin-top: 1em">-help - Display available
options (-help-hidden for more)</p>

<p style="margin-top: 1em">-help-list - Display list of
available options (-help-list-hidden for more)</p>

<p style="margin-top: 1em">-version - Display the version
of this program</p>

<p style="margin-top: 1em">SEE ALSO <br>
The full documentation for llvm-rtdyld is maintained as a
Texinfo manual. If the info and llvm-rtdyld programs are
properly installed at your site, the command</p>

<p style="margin-top: 1em">info llvm-rtdyld</p>

<p style="margin-top: 1em">should give you access to the
complete manual.</p>

<p style="margin-top: 1em">llvm-rtdyld 4.0 March 2017
LLVM-RTDYLD(1)</p>
<hr>
</body>
</html>
