{"version":"1.1.0","info":[["/home/zjw/CODE/MIPS_CPU_Design/alu.v",[[[[[["alu",[[4,0],[12,2]],[[4,7],[4,10]],[],["module"]],[48,9]],[[["A",[[5,1],[5,30]],[[5,29],[5,30]],["alu"],["port","input"]],["B",[[6,1],[6,30]],[[6,29],[6,30]],["alu"],["port","input"]],["ALUop",[[7,1],[7,34]],[[7,29],[7,34]],["alu"],["port","input"]],["Overflow",[[8,1],[8,37]],[[8,29],[8,37]],["alu"],["port","output"]],["CarryOut",[[9,1],[9,37]],[[9,29],[9,37]],["alu"],["port","output"]],["Zero",[[10,1],[10,33]],[[10,29],[10,33]],["alu"],["port","output"]],["Result",[[11,1],[11,35]],[[11,29],[11,35]],["alu"],["port","output"]],["ADD",[[14,1],[14,27]],[[14,24],[14,27]],["alu"],["variable","wire"]],["AND",[[14,1],[14,32]],[[14,29],[14,32]],["alu"],["variable","ADD"]],["OR",[[14,1],[14,36]],[[14,34],[14,36]],["alu"],["variable","AND"]],["XOR",[[14,1],[14,41]],[[14,38],[14,41]],["alu"],["variable","OR"]],["NOR",[[14,1],[14,46]],[[14,43],[14,46]],["alu"],["variable","XOR"]],["is_sub",[[15,1],[15,12]],[[15,6],[15,12]],["alu"],["variable","wire"]],["carry",[[15,1],[15,19]],[[15,14],[15,19]],["alu"],["variable","is_sub"]],["altbs",[[16,1],[16,12]],[[16,7],[16,12]],["alu"],["variable","wire"]],["altbu",[[17,1],[17,12]],[[17,7],[17,12]],["alu"],["variable","wire"]],["modified_B",[[22,1],[22,34]],[[22,24],[22,34]],["alu"],["variable","wire"]]]]]],null,null,null,[["DATA_WIDTH",[[2,0],[4,0]],[[2,8],[2,18]],["source.systemverilog"],["macro"]]]],null,0]],["/home/zjw/CODE/MIPS_CPU_Design/reg_file.v",[[[[[["reg_file",[[5,0],[14,2]],[[5,7],[5,15]],[],["module"]],[23,9]],[[["clk",[[6,1],[6,32]],[[6,29],[6,32]],["reg_file"],["port","input"]],["waddr",[[7,1],[7,34]],[[7,29],[7,34]],["reg_file"],["port","input"]],["raddr1",[[8,1],[8,35]],[[8,29],[8,35]],["reg_file"],["port","input"]],["raddr2",[[9,1],[9,35]],[[9,29],[9,35]],["reg_file"],["port","input"]],["wen",[[10,1],[10,32]],[[10,29],[10,32]],["reg_file"],["port","input"]],["wdata",[[11,1],[11,34]],[[11,29],[11,34]],["reg_file"],["port","input"]],["rdata1",[[12,1],[12,35]],[[12,29],[12,35]],["reg_file"],["port","output"]],["rdata2",[[13,1],[13,35]],[[13,29],[13,35]],["reg_file"],["port","output"]],["rf",[[16,1],[16,34]],[[16,25],[16,27]],["reg_file"],["variable","reg"]]]]]],null,null,null,[["DATA_WIDTH",[[2,0],[3,0]],[[2,8],[2,18]],["source.systemverilog"],["macro"]],["ADDR_WIDTH",[[3,0],[5,0]],[[3,8],[3,18]],["source.systemverilog"],["macro"]]]],null,0]],["/home/zjw/CODE/MIPS_CPU_Design/shifter.v",[[[[[["shifter",[[4,0],[9,2]],[[4,7],[4,14]],[],["module"]],[48,9]],[[["A",[[5,1],[5,29]],[[5,28],[5,29]],["shifter"],["port","input"]],["B",[[6,1],[6,29]],[[6,28],[6,29]],["shifter"],["port","input"]],["Shiftop",[[7,1],[7,35]],[[7,28],[7,35]],["shifter"],["port","input"]],["Result",[[8,1],[8,34]],[[8,28],[8,34]],["shifter"],["port","output"]],["Shifted1",[[11,1],[11,32]],[[11,24],[11,32]],["shifter"],["variable","wire"]],["Shifted2",[[11,1],[11,42]],[[11,34],[11,42]],["shifter"],["variable","Shifted1"]],["Shifted4",[[11,1],[11,52]],[[11,44],[11,52]],["shifter"],["variable","Shifted2"]],["Shifted8",[[11,1],[11,62]],[[11,54],[11,62]],["shifter"],["variable","Shifted4"]],["Shifted16",[[11,1],[11,73]],[[11,64],[11,73]],["shifter"],["variable","Shifted8"]]]]]],null,null,null,[["DATA_WIDTH",[[2,0],[4,0]],[[2,8],[2,18]],["source.systemverilog"],["macro"]]]],null,0]],["/home/zjw/CODE/MIPS_CPU_Design/simple_cpu.v",[[[[[["simple_cpu",[[2,0],[16,2]],[[2,7],[2,17]],[],["module"]],[122,9]],[[["clk",[[3,1],[3,22]],[[3,19],[3,22]],["simple_cpu"],["port","input"]],["rst",[[4,1],[4,22]],[[4,19],[4,22]],["simple_cpu"],["port","input"]],["PC",[[6,1],[6,21]],[[6,19],[6,21]],["simple_cpu"],["port","output"]],["Instruction",[[7,1],[7,30]],[[7,19],[7,30]],["simple_cpu"],["port","input"]],["Address",[[9,1],[9,26]],[[9,19],[9,26]],["simple_cpu"],["port","output"]],["MemWrite",[[10,1],[10,27]],[[10,19],[10,27]],["simple_cpu"],["port","output"]],["Write_data",[[11,1],[11,29]],[[11,19],[11,29]],["simple_cpu"],["port","output"]],["Write_strb",[[12,1],[12,29]],[[12,19],[12,29]],["simple_cpu"],["port","output"]],["Read_data",[[14,1],[14,28]],[[14,19],[14,28]],["simple_cpu"],["port","input"]],["MemRead",[[15,1],[15,26]],[[15,19],[15,26]],["simple_cpu"],["port","output"]],["RF_wen",[[22,1],[22,14]],[[22,8],[22,14]],["simple_cpu"],["variable","wire"]],["RF_waddr",[[23,1],[23,21]],[[23,13],[23,21]],["simple_cpu"],["variable","wire"]],["RF_wdata",[[24,1],[24,22]],[[24,14],[24,22]],["simple_cpu"],["variable","wire"]],["RF_raddr1",[[29,1],[29,21]],[[29,12],[29,21]],["simple_cpu"],["variable","wire"]],["RF_raddr2",[[29,1],[29,32]],[[29,23],[29,32]],["simple_cpu"],["variable","RF_raddr1"]],["RF_rdata1",[[30,1],[30,22]],[[30,13],[30,22]],["simple_cpu"],["variable","wire"]],["RF_rdata2",[[30,1],[30,33]],[[30,24],[30,33]],["simple_cpu"],["variable","RF_rdata1"]],["shiftOp",[[32,1],[32,19]],[[32,12],[32,19]],["simple_cpu"],["variable","wire"]],["shiftTarget",[[33,1],[33,24]],[[33,13],[33,24]],["simple_cpu"],["variable","wire"]],["shiftOut",[[33,1],[33,34]],[[33,26],[33,34]],["simple_cpu"],["variable","shiftTarget"]],["shiftNum",[[34,1],[34,20]],[[34,12],[34,20]],["simple_cpu"],["variable","wire"]],["aluOp",[[36,1],[36,17]],[[36,12],[36,17]],["simple_cpu"],["variable","wire"]],["aluA",[[37,1],[37,17]],[[37,13],[37,17]],["simple_cpu"],["variable","wire"]],["aluB",[[37,1],[37,23]],[[37,19],[37,23]],["simple_cpu"],["variable","aluA"]],["aluOut",[[37,1],[37,31]],[[37,25],[37,31]],["simple_cpu"],["variable","aluB"]],["aluZero",[[37,1],[37,40]],[[37,33],[37,40]],["simple_cpu"],["variable","aluOut"]],["pcNextInst",[[43,1],[43,79]],[[43,12],[43,22]],["simple_cpu"],["localparam"]],["pcOp",[[44,1],[44,16]],[[44,12],[44,16]],["simple_cpu"],["variable","wire"]],["opcode",[[46,1],[46,18]],[[46,12],[46,18]],["simple_cpu"],["variable","wire"]],["func",[[46,1],[46,24]],[[46,20],[46,24]],["simple_cpu"],["variable","opcode"]],["rs",[[47,1],[47,14]],[[47,12],[47,14]],["simple_cpu"],["variable","wire"]],["rt",[[47,1],[47,18]],[[47,16],[47,18]],["simple_cpu"],["variable","rs"]],["rd",[[47,1],[47,22]],[[47,20],[47,22]],["simple_cpu"],["variable","rt"]],["shamt",[[47,1],[47,29]],[[47,24],[47,29]],["simple_cpu"],["variable","rd"]],["src1",[[48,1],[48,17]],[[48,13],[48,17]],["simple_cpu"],["variable","wire"]],["src2",[[48,1],[48,23]],[[48,19],[48,23]],["simple_cpu"],["variable","src1"]],["immS16",[[49,1],[49,19]],[[49,13],[49,19]],["simple_cpu"],["variable","wire"]],["immU16",[[49,1],[49,27]],[[49,21],[49,27]],["simple_cpu"],["variable","immS16"]],["imm26",[[50,1],[50,18]],[[50,13],[50,18]],["simple_cpu"],["variable","wire"]],["regFile",[[54,1],[56,41]],[[54,10],[54,17]],["simple_cpu"],["instance","reg_file"]],["shifter",[[58,1],[58,86]],[[58,9],[58,16]],["simple_cpu"],["instance","shifter"]],["alu",[[60,1],[61,37]],[[60,5],[60,8]],["simple_cpu"],["instance","alu"]],["pcReg",[[63,1],[63,17]],[[63,12],[63,17]],["simple_cpu"],["variable","reg"]],["pcNext",[[64,1],[64,19]],[[64,13],[64,19]],["simple_cpu"],["variable","wire"]],["pcCond",[[83,1],[86,69]],[[83,6],[83,12]],["simple_cpu"],["variable","wire"]],["pcCondExt",[[87,1],[87,35]],[[87,12],[87,21]],["simple_cpu"],["variable","wire"]],["aluAOp",[[97,1],[97,12]],[[97,6],[97,12]],["simple_cpu"],["variable","wire"]],["pcOffset",[[108,1],[108,64]],[[108,13],[108,21]],["simple_cpu"],["variable","wire"]],["pcMask",[[109,1],[109,66]],[[109,13],[109,19]],["simple_cpu"],["variable","wire"]]]]]]],null,0]]]}