# HardwareCodegen Trait - Hardware Description Interface
#
# Implemented by the VHDL backend.
# Provides capabilities for generating hardware description code.

use compiler.mir.mir_data.{MirModule, MirBody, MirBlock}
use compiler.core.backend_types.{CompileError}

# ============================================================================
# VHDL Process Kind
# ============================================================================

enum VhdlProcessKind:
    """Kind of VHDL process."""
    Combinational
    Clocked
    AsyncReset

# ============================================================================
# HardwareCodegen Trait
# ============================================================================

trait HardwareCodegen:
    """Interface for hardware description generation backends."""
    fn compile_entity(func_name: text, body: MirBody) -> Result<text, CompileError>
    fn compile_package(module: MirModule) -> text
    fn compile_process(kind: VhdlProcessKind, body_block: MirBlock) -> text

# ============================================================================
# Exports
# ============================================================================

export HardwareCodegen, VhdlProcessKind
