Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr  7 09:54:20 2022
| Host         : DESKTOP-CRRKENA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file trafficSystem_timing_summary_routed.rpt -pb trafficSystem_timing_summary_routed.pb -rpx trafficSystem_timing_summary_routed.rpx -warn_on_violation
| Design       : trafficSystem
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    4           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (120)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (120)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clock/count_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock/count_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock/count_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock/count_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock/count_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock/count_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock/count_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock/count_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock/count_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock/count_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock/count_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock/count_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock/count_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock/count_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock/count_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock/count_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock/count_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock/count_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock/count_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock/count_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock/count_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock/count_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock/count_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock/count_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock/count_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock/count_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock/count_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock/count_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock/count_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock/count_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.964        0.000                      0                   60        0.261        0.000                      0                   60        4.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.964        0.000                      0                   60        0.261        0.000                      0                   60        4.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 clock/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.704ns (19.847%)  route 2.843ns (80.153%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.639     5.160    clock/clk
    SLICE_X65Y49         FDRE                                         r  clock/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.456     5.616 f  clock/count_reg[29]/Q
                         net (fo=2, routed)           0.816     6.432    clock/count_reg[29]
    SLICE_X64Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.556 r  clock/currentState[0][3]_i_5/O
                         net (fo=2, routed)           0.886     7.442    clock/currentState[0][3]_i_5_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.566 r  clock/count[0]_i_1/O
                         net (fo=30, routed)          1.142     8.707    clock/count[0]_i_1_n_0
    SLICE_X65Y48         FDRE                                         r  clock/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.520    14.861    clock/clk
    SLICE_X65Y48         FDRE                                         r  clock/count_reg[24]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X65Y48         FDRE (Setup_fdre_C_R)       -0.429    14.671    clock/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  5.964    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 clock/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.704ns (19.847%)  route 2.843ns (80.153%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.639     5.160    clock/clk
    SLICE_X65Y49         FDRE                                         r  clock/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.456     5.616 f  clock/count_reg[29]/Q
                         net (fo=2, routed)           0.816     6.432    clock/count_reg[29]
    SLICE_X64Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.556 r  clock/currentState[0][3]_i_5/O
                         net (fo=2, routed)           0.886     7.442    clock/currentState[0][3]_i_5_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.566 r  clock/count[0]_i_1/O
                         net (fo=30, routed)          1.142     8.707    clock/count[0]_i_1_n_0
    SLICE_X65Y48         FDRE                                         r  clock/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.520    14.861    clock/clk
    SLICE_X65Y48         FDRE                                         r  clock/count_reg[25]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X65Y48         FDRE (Setup_fdre_C_R)       -0.429    14.671    clock/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  5.964    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 clock/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.704ns (19.847%)  route 2.843ns (80.153%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.639     5.160    clock/clk
    SLICE_X65Y49         FDRE                                         r  clock/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.456     5.616 f  clock/count_reg[29]/Q
                         net (fo=2, routed)           0.816     6.432    clock/count_reg[29]
    SLICE_X64Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.556 r  clock/currentState[0][3]_i_5/O
                         net (fo=2, routed)           0.886     7.442    clock/currentState[0][3]_i_5_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.566 r  clock/count[0]_i_1/O
                         net (fo=30, routed)          1.142     8.707    clock/count[0]_i_1_n_0
    SLICE_X65Y48         FDRE                                         r  clock/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.520    14.861    clock/clk
    SLICE_X65Y48         FDRE                                         r  clock/count_reg[26]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X65Y48         FDRE (Setup_fdre_C_R)       -0.429    14.671    clock/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  5.964    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 clock/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.704ns (19.847%)  route 2.843ns (80.153%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.639     5.160    clock/clk
    SLICE_X65Y49         FDRE                                         r  clock/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.456     5.616 f  clock/count_reg[29]/Q
                         net (fo=2, routed)           0.816     6.432    clock/count_reg[29]
    SLICE_X64Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.556 r  clock/currentState[0][3]_i_5/O
                         net (fo=2, routed)           0.886     7.442    clock/currentState[0][3]_i_5_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.566 r  clock/count[0]_i_1/O
                         net (fo=30, routed)          1.142     8.707    clock/count[0]_i_1_n_0
    SLICE_X65Y48         FDRE                                         r  clock/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.520    14.861    clock/clk
    SLICE_X65Y48         FDRE                                         r  clock/count_reg[27]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X65Y48         FDRE (Setup_fdre_C_R)       -0.429    14.671    clock/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  5.964    

Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 clock/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.704ns (19.930%)  route 2.828ns (80.070%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.638     5.159    clock/clk
    SLICE_X65Y45         FDRE                                         r  clock/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.456     5.615 f  clock/count_reg[13]/Q
                         net (fo=2, routed)           0.864     6.480    clock/count_reg[13]
    SLICE_X64Y45         LUT6 (Prop_lut6_I3_O)        0.124     6.604 r  clock/currentState[0][3]_i_7/O
                         net (fo=2, routed)           0.820     7.424    clock/currentState[0][3]_i_7_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.548 r  clock/count[0]_i_1/O
                         net (fo=30, routed)          1.144     8.692    clock/count[0]_i_1_n_0
    SLICE_X65Y49         FDRE                                         r  clock/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.520    14.861    clock/clk
    SLICE_X65Y49         FDRE                                         r  clock/count_reg[28]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X65Y49         FDRE (Setup_fdre_C_R)       -0.429    14.671    clock/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -8.692    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 clock/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.704ns (19.930%)  route 2.828ns (80.070%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.638     5.159    clock/clk
    SLICE_X65Y45         FDRE                                         r  clock/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.456     5.615 f  clock/count_reg[13]/Q
                         net (fo=2, routed)           0.864     6.480    clock/count_reg[13]
    SLICE_X64Y45         LUT6 (Prop_lut6_I3_O)        0.124     6.604 r  clock/currentState[0][3]_i_7/O
                         net (fo=2, routed)           0.820     7.424    clock/currentState[0][3]_i_7_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.548 r  clock/count[0]_i_1/O
                         net (fo=30, routed)          1.144     8.692    clock/count[0]_i_1_n_0
    SLICE_X65Y49         FDRE                                         r  clock/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.520    14.861    clock/clk
    SLICE_X65Y49         FDRE                                         r  clock/count_reg[29]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X65Y49         FDRE (Setup_fdre_C_R)       -0.429    14.671    clock/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -8.692    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             6.105ns  (required time - arrival time)
  Source:                 clock/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 0.704ns (20.674%)  route 2.701ns (79.326%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.639     5.160    clock/clk
    SLICE_X65Y49         FDRE                                         r  clock/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.456     5.616 f  clock/count_reg[29]/Q
                         net (fo=2, routed)           0.816     6.432    clock/count_reg[29]
    SLICE_X64Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.556 r  clock/currentState[0][3]_i_5/O
                         net (fo=2, routed)           0.886     7.442    clock/currentState[0][3]_i_5_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.566 r  clock/count[0]_i_1/O
                         net (fo=30, routed)          1.000     8.565    clock/count[0]_i_1_n_0
    SLICE_X65Y47         FDRE                                         r  clock/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.520    14.861    clock/clk
    SLICE_X65Y47         FDRE                                         r  clock/count_reg[20]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X65Y47         FDRE (Setup_fdre_C_R)       -0.429    14.671    clock/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  6.105    

Slack (MET) :             6.105ns  (required time - arrival time)
  Source:                 clock/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 0.704ns (20.674%)  route 2.701ns (79.326%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.639     5.160    clock/clk
    SLICE_X65Y49         FDRE                                         r  clock/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.456     5.616 f  clock/count_reg[29]/Q
                         net (fo=2, routed)           0.816     6.432    clock/count_reg[29]
    SLICE_X64Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.556 r  clock/currentState[0][3]_i_5/O
                         net (fo=2, routed)           0.886     7.442    clock/currentState[0][3]_i_5_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.566 r  clock/count[0]_i_1/O
                         net (fo=30, routed)          1.000     8.565    clock/count[0]_i_1_n_0
    SLICE_X65Y47         FDRE                                         r  clock/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.520    14.861    clock/clk
    SLICE_X65Y47         FDRE                                         r  clock/count_reg[21]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X65Y47         FDRE (Setup_fdre_C_R)       -0.429    14.671    clock/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  6.105    

Slack (MET) :             6.105ns  (required time - arrival time)
  Source:                 clock/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 0.704ns (20.674%)  route 2.701ns (79.326%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.639     5.160    clock/clk
    SLICE_X65Y49         FDRE                                         r  clock/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.456     5.616 f  clock/count_reg[29]/Q
                         net (fo=2, routed)           0.816     6.432    clock/count_reg[29]
    SLICE_X64Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.556 r  clock/currentState[0][3]_i_5/O
                         net (fo=2, routed)           0.886     7.442    clock/currentState[0][3]_i_5_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.566 r  clock/count[0]_i_1/O
                         net (fo=30, routed)          1.000     8.565    clock/count[0]_i_1_n_0
    SLICE_X65Y47         FDRE                                         r  clock/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.520    14.861    clock/clk
    SLICE_X65Y47         FDRE                                         r  clock/count_reg[22]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X65Y47         FDRE (Setup_fdre_C_R)       -0.429    14.671    clock/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  6.105    

Slack (MET) :             6.105ns  (required time - arrival time)
  Source:                 clock/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 0.704ns (20.674%)  route 2.701ns (79.326%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.639     5.160    clock/clk
    SLICE_X65Y49         FDRE                                         r  clock/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.456     5.616 f  clock/count_reg[29]/Q
                         net (fo=2, routed)           0.816     6.432    clock/count_reg[29]
    SLICE_X64Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.556 r  clock/currentState[0][3]_i_5/O
                         net (fo=2, routed)           0.886     7.442    clock/currentState[0][3]_i_5_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.566 r  clock/count[0]_i_1/O
                         net (fo=30, routed)          1.000     8.565    clock/count[0]_i_1_n_0
    SLICE_X65Y47         FDRE                                         r  clock/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.520    14.861    clock/clk
    SLICE_X65Y47         FDRE                                         r  clock/count_reg[23]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X65Y47         FDRE (Setup_fdre_C_R)       -0.429    14.671    clock/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  6.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.596     1.479    clock/clk
    SLICE_X65Y47         FDRE                                         r  clock/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  clock/count_reg[23]/Q
                         net (fo=2, routed)           0.117     1.737    clock/count_reg[23]
    SLICE_X65Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  clock/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    clock/count_reg[20]_i_1_n_4
    SLICE_X65Y47         FDRE                                         r  clock/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.867     1.994    clock/clk
    SLICE_X65Y47         FDRE                                         r  clock/count_reg[23]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X65Y47         FDRE (Hold_fdre_C_D)         0.105     1.584    clock/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.594     1.477    clock/clk
    SLICE_X65Y42         FDRE                                         r  clock/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  clock/count_reg[3]/Q
                         net (fo=2, routed)           0.117     1.735    clock/count_reg[3]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  clock/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.843    clock/count_reg[0]_i_2_n_4
    SLICE_X65Y42         FDRE                                         r  clock/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.865     1.992    clock/clk
    SLICE_X65Y42         FDRE                                         r  clock/count_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X65Y42         FDRE (Hold_fdre_C_D)         0.105     1.582    clock/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clock/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.595     1.478    clock/clk
    SLICE_X65Y44         FDRE                                         r  clock/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.738    clock/count_reg[11]
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  clock/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    clock/count_reg[8]_i_1_n_4
    SLICE_X65Y44         FDRE                                         r  clock/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.866     1.993    clock/clk
    SLICE_X65Y44         FDRE                                         r  clock/count_reg[11]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X65Y44         FDRE (Hold_fdre_C_D)         0.105     1.583    clock/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clock/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.595     1.478    clock/clk
    SLICE_X65Y45         FDRE                                         r  clock/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock/count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.738    clock/count_reg[15]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  clock/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    clock/count_reg[12]_i_1_n_4
    SLICE_X65Y45         FDRE                                         r  clock/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.866     1.993    clock/clk
    SLICE_X65Y45         FDRE                                         r  clock/count_reg[15]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X65Y45         FDRE (Hold_fdre_C_D)         0.105     1.583    clock/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clock/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.596     1.479    clock/clk
    SLICE_X65Y48         FDRE                                         r  clock/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  clock/count_reg[27]/Q
                         net (fo=2, routed)           0.119     1.739    clock/count_reg[27]
    SLICE_X65Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  clock/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    clock/count_reg[24]_i_1_n_4
    SLICE_X65Y48         FDRE                                         r  clock/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.867     1.994    clock/clk
    SLICE_X65Y48         FDRE                                         r  clock/count_reg[27]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X65Y48         FDRE (Hold_fdre_C_D)         0.105     1.584    clock/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clock/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.595     1.478    clock/clk
    SLICE_X65Y46         FDRE                                         r  clock/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock/count_reg[19]/Q
                         net (fo=2, routed)           0.120     1.739    clock/count_reg[19]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  clock/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    clock/count_reg[16]_i_1_n_4
    SLICE_X65Y46         FDRE                                         r  clock/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.866     1.993    clock/clk
    SLICE_X65Y46         FDRE                                         r  clock/count_reg[19]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X65Y46         FDRE (Hold_fdre_C_D)         0.105     1.583    clock/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clock/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.595     1.478    clock/clk
    SLICE_X65Y43         FDRE                                         r  clock/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock/count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.739    clock/count_reg[7]
    SLICE_X65Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  clock/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    clock/count_reg[4]_i_1_n_4
    SLICE_X65Y43         FDRE                                         r  clock/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.866     1.993    clock/clk
    SLICE_X65Y43         FDRE                                         r  clock/count_reg[7]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X65Y43         FDRE (Hold_fdre_C_D)         0.105     1.583    clock/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clock/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.595     1.478    clock/clk
    SLICE_X65Y45         FDRE                                         r  clock/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock/count_reg[12]/Q
                         net (fo=2, routed)           0.114     1.733    clock/count_reg[12]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.848 r  clock/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.848    clock/count_reg[12]_i_1_n_7
    SLICE_X65Y45         FDRE                                         r  clock/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.866     1.993    clock/clk
    SLICE_X65Y45         FDRE                                         r  clock/count_reg[12]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X65Y45         FDRE (Hold_fdre_C_D)         0.105     1.583    clock/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clock/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.595     1.478    clock/clk
    SLICE_X65Y44         FDRE                                         r  clock/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock/count_reg[8]/Q
                         net (fo=2, routed)           0.114     1.733    clock/count_reg[8]
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.848 r  clock/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.848    clock/count_reg[8]_i_1_n_7
    SLICE_X65Y44         FDRE                                         r  clock/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.866     1.993    clock/clk
    SLICE_X65Y44         FDRE                                         r  clock/count_reg[8]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X65Y44         FDRE (Hold_fdre_C_D)         0.105     1.583    clock/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clock/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.596     1.479    clock/clk
    SLICE_X65Y47         FDRE                                         r  clock/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  clock/count_reg[20]/Q
                         net (fo=2, routed)           0.116     1.736    clock/count_reg[20]
    SLICE_X65Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.851 r  clock/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.851    clock/count_reg[20]_i_1_n_7
    SLICE_X65Y47         FDRE                                         r  clock/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.867     1.994    clock/clk
    SLICE_X65Y47         FDRE                                         r  clock/count_reg[20]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X65Y47         FDRE (Hold_fdre_C_D)         0.105     1.584    clock/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y42   clock/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y44   clock/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y44   clock/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y45   clock/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y45   clock/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y45   clock/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y45   clock/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y46   clock/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y46   clock/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y42   clock/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y42   clock/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y44   clock/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y44   clock/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y44   clock/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y44   clock/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y45   clock/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y45   clock/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y45   clock/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y45   clock/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y42   clock/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y42   clock/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y44   clock/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y44   clock/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y44   clock/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y44   clock/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y45   clock/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y45   clock/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y45   clock/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y45   clock/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 currentState_reg[0][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.773ns  (logic 4.147ns (42.433%)  route 5.626ns (57.567%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDCE                         0.000     0.000 r  currentState_reg[0][3]/C
    SLICE_X64Y44         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  currentState_reg[0][3]/Q
                         net (fo=8, routed)           0.851     1.369    currentState_reg_n_0_[0][3]
    SLICE_X64Y45         LUT2 (Prop_lut2_I0_O)        0.124     1.493 r  lB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.775     6.268    lB_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     9.773 r  lB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.773    lB[0]
    U16                                                               r  lB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 currentState_reg[0][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.786ns  (logic 4.303ns (48.973%)  route 4.483ns (51.027%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDCE                         0.000     0.000 r  currentState_reg[0][2]/C
    SLICE_X64Y45         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  currentState_reg[0][2]/Q
                         net (fo=8, routed)           0.873     1.351    currentState_reg_n_0_[0][2]
    SLICE_X64Y44         LUT4 (Prop_lut4_I0_O)        0.295     1.646 r  lB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.610     5.256    lB_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     8.786 r  lB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.786    lB[1]
    E19                                                               r  lB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 currentState_reg[0][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.801ns  (logic 4.387ns (56.239%)  route 3.414ns (43.761%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDCE                         0.000     0.000 r  currentState_reg[0][1]/C
    SLICE_X64Y45         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  currentState_reg[0][1]/Q
                         net (fo=7, routed)           1.145     1.663    currentState_reg_n_0_[0][1]
    SLICE_X64Y46         LUT4 (Prop_lut4_I2_O)        0.150     1.813 r  lA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.269     4.082    lA_OBUF[1]
    P1                   OBUF (Prop_obuf_I_O)         3.719     7.801 r  lA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.801    lA[1]
    P1                                                                r  lA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 currentState_reg[0][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.730ns  (logic 4.149ns (53.680%)  route 3.580ns (46.320%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDCE                         0.000     0.000 r  currentState_reg[0][1]/C
    SLICE_X64Y45         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  currentState_reg[0][1]/Q
                         net (fo=7, routed)           1.145     1.663    currentState_reg_n_0_[0][1]
    SLICE_X64Y46         LUT4 (Prop_lut4_I2_O)        0.124     1.787 r  lA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.436     4.222    lA_OBUF[0]
    N3                   OBUF (Prop_obuf_I_O)         3.507     7.730 r  lA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.730    lA[0]
    N3                                                                r  lA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sA
                            (input port)
  Destination:            currentState_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.117ns  (logic 1.580ns (50.693%)  route 1.537ns (49.307%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sA (IN)
                         net (fo=0)                   0.000     0.000    sA
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sA_IBUF_inst/O
                         net (fo=2, routed)           1.537     2.993    sA_IBUF
    SLICE_X64Y45         LUT6 (Prop_lut6_I1_O)        0.124     3.117 r  currentState[0][1]_i_1/O
                         net (fo=1, routed)           0.000     3.117    currentState[0][1]_i_1_n_0
    SLICE_X64Y45         FDCE                                         r  currentState_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sA
                            (input port)
  Destination:            currentState_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.107ns  (logic 1.580ns (50.856%)  route 1.527ns (49.144%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sA (IN)
                         net (fo=0)                   0.000     0.000    sA
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sA_IBUF_inst/O
                         net (fo=2, routed)           1.527     2.983    sA_IBUF
    SLICE_X64Y45         LUT6 (Prop_lut6_I3_O)        0.124     3.107 r  currentState[0][0]_i_1/O
                         net (fo=1, routed)           0.000     3.107    currentState[0][0]_i_1_n_0
    SLICE_X64Y45         FDCE                                         r  currentState_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            currentState_reg[0][0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.708ns  (logic 1.453ns (53.660%)  route 1.255ns (46.340%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=5, routed)           1.255     2.708    reset_IBUF
    SLICE_X64Y45         FDCE                                         f  currentState_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            currentState_reg[0][1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.708ns  (logic 1.453ns (53.660%)  route 1.255ns (46.340%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=5, routed)           1.255     2.708    reset_IBUF
    SLICE_X64Y45         FDCE                                         f  currentState_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            currentState_reg[0][2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.708ns  (logic 1.453ns (53.660%)  route 1.255ns (46.340%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=5, routed)           1.255     2.708    reset_IBUF
    SLICE_X64Y45         FDCE                                         f  currentState_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            currentState_reg[0][3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.577ns  (logic 1.453ns (56.379%)  route 1.124ns (43.621%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=5, routed)           1.124     2.577    reset_IBUF
    SLICE_X64Y44         FDCE                                         f  currentState_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 currentState_reg[0][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            currentState_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.209ns (56.393%)  route 0.162ns (43.607%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDCE                         0.000     0.000 r  currentState_reg[0][0]/C
    SLICE_X64Y45         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  currentState_reg[0][0]/Q
                         net (fo=7, routed)           0.162     0.326    currentState_reg_n_0_[0][0]
    SLICE_X64Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.371 r  currentState[0][0]_i_1/O
                         net (fo=1, routed)           0.000     0.371    currentState[0][0]_i_1_n_0
    SLICE_X64Y45         FDCE                                         r  currentState_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 currentState_reg[0][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            currentState_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.209ns (56.091%)  route 0.164ns (43.909%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDCE                         0.000     0.000 r  currentState_reg[0][0]/C
    SLICE_X64Y45         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  currentState_reg[0][0]/Q
                         net (fo=7, routed)           0.164     0.328    currentState_reg_n_0_[0][0]
    SLICE_X64Y45         LUT6 (Prop_lut6_I2_O)        0.045     0.373 r  currentState[0][1]_i_1/O
                         net (fo=1, routed)           0.000     0.373    currentState[0][1]_i_1_n_0
    SLICE_X64Y45         FDCE                                         r  currentState_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 currentState_reg[0][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            currentState_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDCE                         0.000     0.000 r  currentState_reg[0][3]/C
    SLICE_X64Y44         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  currentState_reg[0][3]/Q
                         net (fo=8, routed)           0.175     0.339    currentState_reg_n_0_[0][3]
    SLICE_X64Y44         LUT4 (Prop_lut4_I0_O)        0.043     0.382 r  currentState[0][3]_i_1/O
                         net (fo=1, routed)           0.000     0.382    currentState[0][3]_i_1_n_0
    SLICE_X64Y44         FDCE                                         r  currentState_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            currentState_reg[0][3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.647ns  (logic 0.221ns (34.152%)  route 0.426ns (65.848%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=5, routed)           0.426     0.647    reset_IBUF
    SLICE_X64Y44         FDCE                                         f  currentState_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            currentState_reg[0][0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.694ns  (logic 0.221ns (31.860%)  route 0.473ns (68.140%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=5, routed)           0.473     0.694    reset_IBUF
    SLICE_X64Y45         FDCE                                         f  currentState_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            currentState_reg[0][1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.694ns  (logic 0.221ns (31.860%)  route 0.473ns (68.140%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=5, routed)           0.473     0.694    reset_IBUF
    SLICE_X64Y45         FDCE                                         f  currentState_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            currentState_reg[0][2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.694ns  (logic 0.221ns (31.860%)  route 0.473ns (68.140%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=5, routed)           0.473     0.694    reset_IBUF
    SLICE_X64Y45         FDCE                                         f  currentState_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 currentState_reg[0][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            currentState_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.753ns  (logic 0.250ns (33.190%)  route 0.503ns (66.810%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDCE                         0.000     0.000 r  currentState_reg[0][2]/C
    SLICE_X64Y45         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  currentState_reg[0][2]/Q
                         net (fo=8, routed)           0.172     0.320    currentState_reg_n_0_[0][2]
    SLICE_X64Y45         LUT4 (Prop_lut4_I2_O)        0.102     0.422 r  currentState[0][2]_i_1/O
                         net (fo=1, routed)           0.331     0.753    currentState[0][2]_i_1_n_0
    SLICE_X64Y45         FDCE                                         r  currentState_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 currentState_reg[0][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.309ns  (logic 1.494ns (64.718%)  route 0.815ns (35.282%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDCE                         0.000     0.000 r  currentState_reg[0][3]/C
    SLICE_X64Y44         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  currentState_reg[0][3]/Q
                         net (fo=8, routed)           0.237     0.401    currentState_reg_n_0_[0][3]
    SLICE_X64Y46         LUT4 (Prop_lut4_I3_O)        0.048     0.449 r  lA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.577     1.027    lA_OBUF[1]
    P1                   OBUF (Prop_obuf_I_O)         1.282     2.309 r  lA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.309    lA[1]
    P1                                                                r  lA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 currentState_reg[0][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.310ns  (logic 1.417ns (61.374%)  route 0.892ns (38.626%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDCE                         0.000     0.000 r  currentState_reg[0][3]/C
    SLICE_X64Y44         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  currentState_reg[0][3]/Q
                         net (fo=8, routed)           0.237     0.401    currentState_reg_n_0_[0][3]
    SLICE_X64Y46         LUT4 (Prop_lut4_I0_O)        0.045     0.446 r  lA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.655     1.101    lA_OBUF[0]
    N3                   OBUF (Prop_obuf_I_O)         1.208     2.310 r  lA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.310    lA[0]
    N3                                                                r  lA[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.110ns  (logic 1.577ns (38.363%)  route 2.534ns (61.637%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=5, routed)           1.390     2.843    clock/AR[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.124     2.967 r  clock/count[0]_i_1/O
                         net (fo=30, routed)          1.144     4.110    clock/count[0]_i_1_n_0
    SLICE_X65Y49         FDRE                                         r  clock/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.520     4.861    clock/clk
    SLICE_X65Y49         FDRE                                         r  clock/count_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.110ns  (logic 1.577ns (38.363%)  route 2.534ns (61.637%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=5, routed)           1.390     2.843    clock/AR[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.124     2.967 r  clock/count[0]_i_1/O
                         net (fo=30, routed)          1.144     4.110    clock/count[0]_i_1_n_0
    SLICE_X65Y49         FDRE                                         r  clock/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.520     4.861    clock/clk
    SLICE_X65Y49         FDRE                                         r  clock/count_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.108ns  (logic 1.577ns (38.383%)  route 2.531ns (61.617%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=5, routed)           1.390     2.843    clock/AR[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.124     2.967 r  clock/count[0]_i_1/O
                         net (fo=30, routed)          1.142     4.108    clock/count[0]_i_1_n_0
    SLICE_X65Y48         FDRE                                         r  clock/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.520     4.861    clock/clk
    SLICE_X65Y48         FDRE                                         r  clock/count_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.108ns  (logic 1.577ns (38.383%)  route 2.531ns (61.617%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=5, routed)           1.390     2.843    clock/AR[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.124     2.967 r  clock/count[0]_i_1/O
                         net (fo=30, routed)          1.142     4.108    clock/count[0]_i_1_n_0
    SLICE_X65Y48         FDRE                                         r  clock/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.520     4.861    clock/clk
    SLICE_X65Y48         FDRE                                         r  clock/count_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.108ns  (logic 1.577ns (38.383%)  route 2.531ns (61.617%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=5, routed)           1.390     2.843    clock/AR[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.124     2.967 r  clock/count[0]_i_1/O
                         net (fo=30, routed)          1.142     4.108    clock/count[0]_i_1_n_0
    SLICE_X65Y48         FDRE                                         r  clock/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.520     4.861    clock/clk
    SLICE_X65Y48         FDRE                                         r  clock/count_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.108ns  (logic 1.577ns (38.383%)  route 2.531ns (61.617%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=5, routed)           1.390     2.843    clock/AR[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.124     2.967 r  clock/count[0]_i_1/O
                         net (fo=30, routed)          1.142     4.108    clock/count[0]_i_1_n_0
    SLICE_X65Y48         FDRE                                         r  clock/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.520     4.861    clock/clk
    SLICE_X65Y48         FDRE                                         r  clock/count_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.966ns  (logic 1.577ns (39.756%)  route 2.390ns (60.244%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=5, routed)           1.390     2.843    clock/AR[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.124     2.967 r  clock/count[0]_i_1/O
                         net (fo=30, routed)          1.000     3.966    clock/count[0]_i_1_n_0
    SLICE_X65Y47         FDRE                                         r  clock/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.520     4.861    clock/clk
    SLICE_X65Y47         FDRE                                         r  clock/count_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.966ns  (logic 1.577ns (39.756%)  route 2.390ns (60.244%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=5, routed)           1.390     2.843    clock/AR[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.124     2.967 r  clock/count[0]_i_1/O
                         net (fo=30, routed)          1.000     3.966    clock/count[0]_i_1_n_0
    SLICE_X65Y47         FDRE                                         r  clock/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.520     4.861    clock/clk
    SLICE_X65Y47         FDRE                                         r  clock/count_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.966ns  (logic 1.577ns (39.756%)  route 2.390ns (60.244%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=5, routed)           1.390     2.843    clock/AR[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.124     2.967 r  clock/count[0]_i_1/O
                         net (fo=30, routed)          1.000     3.966    clock/count[0]_i_1_n_0
    SLICE_X65Y47         FDRE                                         r  clock/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.520     4.861    clock/clk
    SLICE_X65Y47         FDRE                                         r  clock/count_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.966ns  (logic 1.577ns (39.756%)  route 2.390ns (60.244%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=5, routed)           1.390     2.843    clock/AR[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.124     2.967 r  clock/count[0]_i_1/O
                         net (fo=30, routed)          1.000     3.966    clock/count[0]_i_1_n_0
    SLICE_X65Y47         FDRE                                         r  clock/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.520     4.861    clock/clk
    SLICE_X65Y47         FDRE                                         r  clock/count_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.947ns  (logic 0.266ns (28.077%)  route 0.681ns (71.923%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=5, routed)           0.528     0.749    clock/AR[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.794 r  clock/count[0]_i_1/O
                         net (fo=30, routed)          0.154     0.947    clock/count[0]_i_1_n_0
    SLICE_X65Y43         FDRE                                         r  clock/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.866     1.993    clock/clk
    SLICE_X65Y43         FDRE                                         r  clock/count_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.947ns  (logic 0.266ns (28.077%)  route 0.681ns (71.923%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=5, routed)           0.528     0.749    clock/AR[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.794 r  clock/count[0]_i_1/O
                         net (fo=30, routed)          0.154     0.947    clock/count[0]_i_1_n_0
    SLICE_X65Y43         FDRE                                         r  clock/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.866     1.993    clock/clk
    SLICE_X65Y43         FDRE                                         r  clock/count_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.947ns  (logic 0.266ns (28.077%)  route 0.681ns (71.923%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=5, routed)           0.528     0.749    clock/AR[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.794 r  clock/count[0]_i_1/O
                         net (fo=30, routed)          0.154     0.947    clock/count[0]_i_1_n_0
    SLICE_X65Y43         FDRE                                         r  clock/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.866     1.993    clock/clk
    SLICE_X65Y43         FDRE                                         r  clock/count_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.947ns  (logic 0.266ns (28.077%)  route 0.681ns (71.923%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=5, routed)           0.528     0.749    clock/AR[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.794 r  clock/count[0]_i_1/O
                         net (fo=30, routed)          0.154     0.947    clock/count[0]_i_1_n_0
    SLICE_X65Y43         FDRE                                         r  clock/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.866     1.993    clock/clk
    SLICE_X65Y43         FDRE                                         r  clock/count_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.001ns  (logic 0.266ns (26.566%)  route 0.735ns (73.434%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=5, routed)           0.528     0.749    clock/AR[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.794 r  clock/count[0]_i_1/O
                         net (fo=30, routed)          0.208     1.001    clock/count[0]_i_1_n_0
    SLICE_X65Y42         FDRE                                         r  clock/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.865     1.992    clock/clk
    SLICE_X65Y42         FDRE                                         r  clock/count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.001ns  (logic 0.266ns (26.566%)  route 0.735ns (73.434%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=5, routed)           0.528     0.749    clock/AR[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.794 r  clock/count[0]_i_1/O
                         net (fo=30, routed)          0.208     1.001    clock/count[0]_i_1_n_0
    SLICE_X65Y42         FDRE                                         r  clock/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.865     1.992    clock/clk
    SLICE_X65Y42         FDRE                                         r  clock/count_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.001ns  (logic 0.266ns (26.566%)  route 0.735ns (73.434%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=5, routed)           0.528     0.749    clock/AR[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.794 r  clock/count[0]_i_1/O
                         net (fo=30, routed)          0.208     1.001    clock/count[0]_i_1_n_0
    SLICE_X65Y42         FDRE                                         r  clock/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.865     1.992    clock/clk
    SLICE_X65Y42         FDRE                                         r  clock/count_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.001ns  (logic 0.266ns (26.566%)  route 0.735ns (73.434%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=5, routed)           0.528     0.749    clock/AR[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.794 r  clock/count[0]_i_1/O
                         net (fo=30, routed)          0.208     1.001    clock/count[0]_i_1_n_0
    SLICE_X65Y42         FDRE                                         r  clock/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.865     1.992    clock/clk
    SLICE_X65Y42         FDRE                                         r  clock/count_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.159ns  (logic 0.266ns (22.944%)  route 0.893ns (77.056%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=5, routed)           0.528     0.749    clock/AR[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.794 r  clock/count[0]_i_1/O
                         net (fo=30, routed)          0.366     1.159    clock/count[0]_i_1_n_0
    SLICE_X65Y44         FDRE                                         r  clock/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.866     1.993    clock/clk
    SLICE_X65Y44         FDRE                                         r  clock/count_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clock/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.159ns  (logic 0.266ns (22.944%)  route 0.893ns (77.056%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=5, routed)           0.528     0.749    clock/AR[0]
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.794 r  clock/count[0]_i_1/O
                         net (fo=30, routed)          0.366     1.159    clock/count[0]_i_1_n_0
    SLICE_X65Y44         FDRE                                         r  clock/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.866     1.993    clock/clk
    SLICE_X65Y44         FDRE                                         r  clock/count_reg[11]/C





