gpasm-2.0.0_beta2 (Aug 27 2017)_divsint.asm       2017-9-12  18:09:47          PAGE  1


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00001 ;--------------------------------------------------------
                      00002 ; File Created by SN-SDCC : SinoMCU ANSI-C Compiler
                      00003 ; Version 1.0.0 (Sep 11 2017) (MINGW32)
                      00004 ; This file was generated Tue Sep 12 18:09:47 2017
                      00005 ;--------------------------------------------------------
                      00006 ; MC30/MC32 port for the RISC core
                      00007 ;--------------------------------------------------------
                      00008 ;       .file   "../libsdcc/_divsint.c"
                      00009         list    p=3264
                      00010         radix dec
                      00011         include "3264.inc"
                      00001                 LIST
                      00002 ;mc32p64.inc    Standard Header File, Version 1.00 by Sinomcu
                      00374                 LIST
                      00012 ;--------------------------------------------------------
                      00013 ; external declarations
                      00014 ;--------------------------------------------------------
                      00015         extern  __divuint
                      00016 
                      00017         extern PSAVE
                      00018         extern SSAVE
                      00019         extern WSAVE
                      00020         extern STK12
                      00021         extern STK11
                      00022         extern STK10
                      00023         extern STK09
                      00024         extern STK08
                      00025         extern STK07
                      00026         extern STK06
                      00027         extern STK05
                      00028         extern STK04
                      00029         extern STK03
                      00030         extern STK02
                      00031         extern STK01
                      00032         extern STK00
                      00033 ;--------------------------------------------------------
                      00034 ; global declarations
                      00035 ;--------------------------------------------------------
                      00036         global  __divsint
                      00037 
                      00038 ;--------------------------------------------------------
                      00039 ; global definitions
                      00040 ;--------------------------------------------------------
                      00041 ;--------------------------------------------------------
                      00042 ; absolute symbol definitions
                      00043 ;--------------------------------------------------------
                      00044 ;--------------------------------------------------------
                      00045 ; compiler-defined variables
                      00046 ;--------------------------------------------------------
                      00047 UDL__divsint_0  udata
0000                  00048 r0x1001 res     1
0000                  00049 r0x1000 res     1
0001                  00050 r0x1003 res     1
0001                  00051 r0x1002 res     1
0002                  00052 r0x1004 res     1
0002                  00053 r0x1005 res     1
0003                  00054 r0x1006 res     1
0003                  00055 r0x1007 res     1
0004                  00056 r0x1008 res     1
0004                  00057 r0x1009 res     1
                      00058 ;--------------------------------------------------------
                      00059 ; initialized data
                      00060 ;--------------------------------------------------------
                      00061 
                      00062 ;@Allocation info for local variables in function '_divsint'
                      00063 ;@_divsint _divuint                  Allocated to registers ;size:2
                      00064 ;@_divsint b                         Allocated to registers r0x1003 r0x1002 ;size:2
                      00065 ;@_divsint a                         Allocated to registers r0x1001 r0x1000 ;size:2
                      00066 ;@end Allocation info for local variables in function '_divsint';
                      00067 
                      00068 ;--------------------------------------------------------
                      00069 ; overlayable items in internal ram 
                      00070 ;--------------------------------------------------------
                      00071 ;       udata_ovr
                      00072 ;--------------------------------------------------------
                      00073 ; code
                      00074 ;--------------------------------------------------------
                      00075 code__divsint   code
                      00076 ;***
                      00077 ;  pBlock Stats: dbName = C
                      00078 ;***
                      00079 ;entry:  __divsint      ;Function start
                      00080 ; 2 exit points
                      00081 ;has an exit
                      00082 ;functions called:
                      00083 ;   __divuint
                      00084 ;   __divuint
                      00085 ;   __divuint
                      00086 ;   __divuint
                      00087 ;   __divuint
                      00088 ;   __divuint
                      00089 ;   __divuint
                      00090 ;   __divuint
                      00091 ;13 compiler assigned registers:
                      00092 ;   r0x1000
                      00093 ;   STK00
                      00094 ;   r0x1001
                      00095 ;   STK01
                      00096 ;   r0x1002
                      00097 ;   STK02
                      00098 ;   r0x1003
                      00099 ;   r0x1004
                      00100 ;   r0x1005
                      00101 ;   r0x1006
                      00102 ;   r0x1007
                      00103 ;   r0x1008
                      00104 ;   r0x1009
                      00105 ;; Starting pCode block
                      00106 ;;[ICODE] ../libsdcc/_divsint.c:32:  _entry($11) :
                      00107 ;;[ICODE] ../libsdcc/_divsint.c:32:     proc __divsint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int function ( int fixed, int fixed) fixed}
0000                  00108 __divsint       ;Function start
                      00109 ; 2 exit points
                      00110 ;;[ICODE] ../libsdcc/_divsint.c:32: iTemp0 [k2 lr3:38 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_a_1_2}[r0x1000 r0x1001 ] = recv __divsint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int function ( int fixed, int fixed) fixed}
                      00111 ;       .line   32; "../libsdcc/_divsint.c"     _divsint (int a, int b)
0000   5600           00112         MOVRA   r0x1000
0001   5800           00113         MOVAR   STK00
0002   5600           00114         MOVRA   r0x1001
                      00115 ;;[ICODE] ../libsdcc/_divsint.c:32: iTemp1 [k4 lr4:39 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_b_1_2}[r0x1002 r0x1003 ] = recv __divsint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int function ( int fixed, int fixed) fixed}
0003   5800           00116         MOVAR   STK01
0004   5600           00117         MOVRA   r0x1002
0005   5800           00118         MOVAR   STK02
0006   5600           00119         MOVRA   r0x1003
                      00120 ;;[ICODE] ../libsdcc/_divsint.c:34:     iTemp2 [k6 lr5:6 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp0 [k2 lr3:38 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_a_1_2}[r0x1000 r0x1001 ] < 0x0 {int literal}
                      00121 ;;signed compare: left < lit(0x0=0), size=2, mask=ffff
                      00122 ;       .line   34; "../libsdcc/_divsint.c"     if (a < 0) {
0007   C1B7           00123         BSET    STATUS,0
0008   EE00           00124         JBSET   r0x1000,7
0009   D1B7           00125         BCLR    STATUS,0
000A   E1B7           00126         JBSET   STATUS,0
000B   A000           00127         GOTO    _00112_DS_
                      00128 ;;genSkipc:3192: created from rifx:00CC608C
                      00129 ;;[ICODE] ../libsdcc/_divsint.c:34:     if iTemp2 [k6 lr5:6 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} == 0 goto _iffalse_2($8)
                      00130 ;;[ICODE] ../libsdcc/_divsint.c:36:     iTemp3 [k7 lr7:8 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp1 [k4 lr4:39 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_b_1_2}[r0x1002 r0x1003 ] < 0x0 {int literal}
                      00131 ;;signed compare: left < lit(0x0=0), size=2, mask=ffff
                      00132 ;       .line   36; "../libsdcc/_divsint.c"     if (b < 0)
000C   C1B7           00133         BSET    STATUS,0
000D   EE00           00134         JBSET   r0x1002,7
000E   D1B7           00135         BCLR    STATUS,0
000F   E1B7           00136         JBSET   STATUS,0
0010   A000           00137         GOTO    _00106_DS_
                      00138 ;;genSkipc:3192: created from rifx:00CC608C
                      00139 ;;[ICODE] ../libsdcc/_divsint.c:36:     if iTemp3 [k7 lr7:8 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} == 0 goto _iffalse_0($2)
                      00140 ;;[ICODE] ../libsdcc/_divsint.c:37:     iTemp4 [k9 lr9:10 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1004 r0x1005 ] = - iTemp0 [k2 lr3:38 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_a_1_2}[r0x1000 r0x1001 ]
                      00141 ;       .line   37; "../libsdcc/_divsint.c"     return _divuint ((unsigned int)-a, (unsigned int)-b);
0011   7000           00142         COMAR   r0x1001
0012   5600           00143         MOVRA   r0x1004
0013   7000           00144         COMAR   r0x1000
0014   5600           00145         MOVRA   r0x1005
0015   6600           00146         INCR    r0x1004
0016   F5B7           00147         JBCLR   STATUS,2
0017   6600           00148         INCR    r0x1005
                      00149 ;;[ICODE] ../libsdcc/_divsint.c:37:     iTemp5 [k10 lr10:14 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1006 r0x1007 ] = (unsigned-int fixed)iTemp4 [k9 lr9:10 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1004 r0x1005 ]
0018   5800           00150         MOVAR   r0x1004
0019   5600           00151         MOVRA   r0x1006
001A   5800           00152         MOVAR   r0x1005
001B   5600           00153         MOVRA   r0x1007
                      00154 ;;[ICODE] ../libsdcc/_divsint.c:37:     iTemp6 [k11 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1004 r0x1005 ] = - iTemp1 [k4 lr4:39 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_b_1_2}[r0x1002 r0x1003 ]
001C   7000           00155         COMAR   r0x1003
001D   5600           00156         MOVRA   r0x1004
001E   7000           00157         COMAR   r0x1002
001F   5600           00158         MOVRA   r0x1005
0020   6600           00159         INCR    r0x1004
0021   F5B7           00160         JBCLR   STATUS,2
0022   6600           00161         INCR    r0x1005
                      00162 ;;[ICODE] ../libsdcc/_divsint.c:37:     iTemp7 [k12 lr12:14 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1008 r0x1009 ] = (unsigned-int fixed)iTemp6 [k11 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1004 r0x1005 ]
                      00163 ;;112   MOVAR   r0x1004
                      00164 ;;114   MOVAR   r0x1005
                      00165 ;;[ICODE] ../libsdcc/_divsint.c:37:     send iTemp5 [k10 lr10:14 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1006 r0x1007 ]{argreg = 1}
                      00166 ;;[ICODE] ../libsdcc/_divsint.c:37:     send iTemp7 [k12 lr12:14 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1008 r0x1009 ]{argreg = 1}
                      00167 ;;[ICODE] ../libsdcc/_divsint.c:37:     iTemp8 [k15 lr15:16 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ] = call __divuint [k8 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
                      00168 ;;111   MOVAR   r0x1008
0023   5800           00169         MOVAR   r0x1004
0024   5600           00170         MOVRA   r0x1008
0025   5600           00171         MOVRA   STK02
                      00172 ;;113   MOVAR   r0x1009
0026   5800           00173         MOVAR   r0x1005
0027   5600           00174         MOVRA   r0x1009
0028   5600           00175         MOVRA   STK01
0029   5800           00176         MOVAR   r0x1006
002A   5600           00177         MOVRA   STK00
002B   5800           00178         MOVAR   r0x1007
002C   8000           00179         CALL    __divuint
002D   5600           00180         MOVRA   r0x1005
002E   5800           00181         MOVAR   STK00
002F   5600           00182         MOVRA   r0x1004
                      00183 ;;[ICODE] ../libsdcc/_divsint.c:37:     ret iTemp8 [k15 lr15:16 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ]
0030   5800           00184         MOVAR   r0x1004
0031   5600           00185         MOVRA   STK00
0032   5800           00186         MOVAR   r0x1005
0033   A000           00187         GOTO    _00114_DS_
                      00188 ;;[ICODE] ../libsdcc/_divsint.c:37:  _iffalse_0($2) :
                      00189 ;;[ICODE] ../libsdcc/_divsint.c:39:     iTemp9 [k16 lr18:19 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1004 r0x1005 ] = - iTemp0 [k2 lr3:38 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_a_1_2}[r0x1000 r0x1001 ]
0034                  00190 _00106_DS_
                      00191 ;       .line   39; "../libsdcc/_divsint.c"     return -_divuint ((unsigned int)-a, (unsigned int)b);
0034   7000           00192         COMAR   r0x1001
0035   5600           00193         MOVRA   r0x1004
0036   7000           00194         COMAR   r0x1000
0037   5600           00195         MOVRA   r0x1005
0038   6600           00196         INCR    r0x1004
0039   F5B7           00197         JBCLR   STATUS,2
003A   6600           00198         INCR    r0x1005
                      00199 ;;[ICODE] ../libsdcc/_divsint.c:39:     iTemp10 [k17 lr19:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1006 r0x1007 ] = (unsigned-int fixed)iTemp9 [k16 lr18:19 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1004 r0x1005 ]
003B   5800           00200         MOVAR   r0x1004
003C   5600           00201         MOVRA   r0x1006
003D   5800           00202         MOVAR   r0x1005
003E   5600           00203         MOVRA   r0x1007
                      00204 ;;[ICODE] ../libsdcc/_divsint.c:39:     iTemp11 [k18 lr20:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ] = (unsigned-int fixed)iTemp1 [k4 lr4:39 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_b_1_2}[r0x1002 r0x1003 ]
                      00205 ;;104   MOVAR   r0x1003
                      00206 ;;106   MOVAR   r0x1002
                      00207 ;;[ICODE] ../libsdcc/_divsint.c:39:     send iTemp10 [k17 lr19:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1006 r0x1007 ]{argreg = 1}
                      00208 ;;[ICODE] ../libsdcc/_divsint.c:39:     send iTemp11 [k18 lr20:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ]{argreg = 1}
                      00209 ;;[ICODE] ../libsdcc/_divsint.c:39:     iTemp12 [k19 lr23:24 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ] = call __divuint [k8 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
                      00210 ;;103   MOVAR   r0x1004
003F   5800           00211         MOVAR   r0x1003
0040   5600           00212         MOVRA   r0x1004
0041   5600           00213         MOVRA   STK02
                      00214 ;;105   MOVAR   r0x1005
0042   5800           00215         MOVAR   r0x1002
0043   5600           00216         MOVRA   r0x1005
0044   5600           00217         MOVRA   STK01
0045   5800           00218         MOVAR   r0x1006
0046   5600           00219         MOVRA   STK00
0047   5800           00220         MOVAR   r0x1007
0048   8000           00221         CALL    __divuint
0049   5600           00222         MOVRA   r0x1005
004A   5800           00223         MOVAR   STK00
004B   5600           00224         MOVRA   r0x1004
                      00225 ;;[ICODE] ../libsdcc/_divsint.c:39:     iTemp13 [k20 lr24:25 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ] = - iTemp12 [k19 lr23:24 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ]
004C   7200           00226         COMR    r0x1004
004D   7200           00227         COMR    r0x1005
004E   6600           00228         INCR    r0x1004
004F   F5B7           00229         JBCLR   STATUS,2
0050   6600           00230         INCR    r0x1005
                      00231 ;;[ICODE] ../libsdcc/_divsint.c:39:     ret iTemp13 [k20 lr24:25 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ]
0051   5800           00232         MOVAR   r0x1004
0052   5600           00233         MOVRA   STK00
0053   5800           00234         MOVAR   r0x1005
0054   A000           00235         GOTO    _00114_DS_
                      00236 ;;[ICODE] ../libsdcc/_divsint.c:39:  _iffalse_2($8) :
                      00237 ;;[ICODE] ../libsdcc/_divsint.c:42:     iTemp14 [k21 lr27:28 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp1 [k4 lr4:39 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_b_1_2}[r0x1002 r0x1003 ] < 0x0 {int literal}
                      00238 ;;signed compare: left < lit(0x0=0), size=2, mask=ffff
0055                  00239 _00112_DS_
                      00240 ;       .line   42; "../libsdcc/_divsint.c"     if (b < 0)
0055   C1B7           00241         BSET    STATUS,0
0056   EE00           00242         JBSET   r0x1002,7
0057   D1B7           00243         BCLR    STATUS,0
0058   E1B7           00244         JBSET   STATUS,0
0059   A000           00245         GOTO    _00109_DS_
                      00246 ;;genSkipc:3192: created from rifx:00CC608C
                      00247 ;;[ICODE] ../libsdcc/_divsint.c:42:     if iTemp14 [k21 lr27:28 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} == 0 goto _iffalse_1($5)
                      00248 ;;[ICODE] ../libsdcc/_divsint.c:43:     iTemp15 [k22 lr29:33 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ] = (unsigned-int fixed)iTemp0 [k2 lr3:38 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_a_1_2}[r0x1000 r0x1001 ]
                      00249 ;       .line   43; "../libsdcc/_divsint.c"     return -_divuint ((unsigned int)a, (unsigned int)-b);
005A   5800           00250         MOVAR   r0x1001
005B   5600           00251         MOVRA   r0x1004
005C   5800           00252         MOVAR   r0x1000
005D   5600           00253         MOVRA   r0x1005
                      00254 ;;[ICODE] ../libsdcc/_divsint.c:43:     iTemp16 [k23 lr30:31 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1006 r0x1007 ] = - iTemp1 [k4 lr4:39 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_b_1_2}[r0x1002 r0x1003 ]
005E   7000           00255         COMAR   r0x1003
005F   5600           00256         MOVRA   r0x1006
0060   7000           00257         COMAR   r0x1002
0061   5600           00258         MOVRA   r0x1007
0062   6600           00259         INCR    r0x1006
0063   F5B7           00260         JBCLR   STATUS,2
0064   6600           00261         INCR    r0x1007
                      00262 ;;[ICODE] ../libsdcc/_divsint.c:43:     iTemp17 [k24 lr31:33 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1008 r0x1009 ] = (unsigned-int fixed)iTemp16 [k23 lr30:31 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int fixed}[r0x1006 r0x1007 ]
                      00263 ;;108   MOVAR   r0x1006
                      00264 ;;110   MOVAR   r0x1007
                      00265 ;;[ICODE] ../libsdcc/_divsint.c:43:     send iTemp15 [k22 lr29:33 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ]{argreg = 1}
                      00266 ;;[ICODE] ../libsdcc/_divsint.c:43:     send iTemp17 [k24 lr31:33 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1008 r0x1009 ]{argreg = 1}
                      00267 ;;[ICODE] ../libsdcc/_divsint.c:43:     iTemp18 [k25 lr34:35 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ] = call __divuint [k8 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
                      00268 ;;107   MOVAR   r0x1008
0065   5800           00269         MOVAR   r0x1006
0066   5600           00270         MOVRA   r0x1008
0067   5600           00271         MOVRA   STK02
                      00272 ;;109   MOVAR   r0x1009
0068   5800           00273         MOVAR   r0x1007
0069   5600           00274         MOVRA   r0x1009
006A   5600           00275         MOVRA   STK01
006B   5800           00276         MOVAR   r0x1004
006C   5600           00277         MOVRA   STK00
006D   5800           00278         MOVAR   r0x1005
006E   8000           00279         CALL    __divuint
006F   5600           00280         MOVRA   r0x1005
0070   5800           00281         MOVAR   STK00
0071   5600           00282         MOVRA   r0x1004
                      00283 ;;[ICODE] ../libsdcc/_divsint.c:43:     iTemp19 [k26 lr35:36 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ] = - iTemp18 [k25 lr34:35 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ]
0072   7200           00284         COMR    r0x1004
0073   7200           00285         COMR    r0x1005
0074   6600           00286         INCR    r0x1004
0075   F5B7           00287         JBCLR   STATUS,2
0076   6600           00288         INCR    r0x1005
                      00289 ;;[ICODE] ../libsdcc/_divsint.c:43:     ret iTemp19 [k26 lr35:36 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ]
0077   5800           00290         MOVAR   r0x1004
0078   5600           00291         MOVRA   STK00
0079   5800           00292         MOVAR   r0x1005
007A   A000           00293         GOTO    _00114_DS_
                      00294 ;;[ICODE] ../libsdcc/_divsint.c:43:  _iffalse_1($5) :
                      00295 ;;[ICODE] ../libsdcc/_divsint.c:45:     iTemp20 [k27 lr38:41 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ] = (unsigned-int fixed)iTemp0 [k2 lr3:38 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_a_1_2}[r0x1000 r0x1001 ]
007B                  00296 _00109_DS_
                      00297 ;       .line   45; "../libsdcc/_divsint.c"     return _divuint ((unsigned int)a, (unsigned int)b);
007B   5800           00298         MOVAR   r0x1001
007C   5600           00299         MOVRA   r0x1004
007D   5800           00300         MOVAR   r0x1000
007E   5600           00301         MOVRA   r0x1005
                      00302 ;;[ICODE] ../libsdcc/_divsint.c:45:     iTemp21 [k28 lr39:41 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1000 r0x1001 ] = (unsigned-int fixed)iTemp1 [k4 lr4:39 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __divsint_b_1_2}[r0x1002 r0x1003 ]
                      00303 ;;100   MOVAR   r0x1003
                      00304 ;;102   MOVAR   r0x1002
                      00305 ;;[ICODE] ../libsdcc/_divsint.c:45:     send iTemp20 [k27 lr38:41 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1004 r0x1005 ]{argreg = 1}
                      00306 ;;[ICODE] ../libsdcc/_divsint.c:45:     send iTemp21 [k28 lr39:41 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1000 r0x1001 ]{argreg = 1}
                      00307 ;;[ICODE] ../libsdcc/_divsint.c:45:     iTemp22 [k29 lr42:43 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1000 r0x1001 ] = call __divuint [k8 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
                      00308 ;;99    MOVAR   r0x1001
007F   5800           00309         MOVAR   r0x1003
0080   5600           00310         MOVRA   r0x1001
0081   5600           00311         MOVRA   STK02
                      00312 ;;101   MOVAR   r0x1000
0082   5800           00313         MOVAR   r0x1002
0083   5600           00314         MOVRA   r0x1000
0084   5600           00315         MOVRA   STK01
0085   5800           00316         MOVAR   r0x1004
0086   5600           00317         MOVRA   STK00
0087   5800           00318         MOVAR   r0x1005
0088   8000           00319         CALL    __divuint
0089   5600           00320         MOVRA   r0x1000
008A   5800           00321         MOVAR   STK00
008B   5600           00322         MOVRA   r0x1001
                      00323 ;;[ICODE] ../libsdcc/_divsint.c:45:     ret iTemp22 [k29 lr42:43 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{unsigned-int fixed}[r0x1000 r0x1001 ]
008C   5800           00324         MOVAR   r0x1001
008D   5600           00325         MOVRA   STK00
008E   5800           00326         MOVAR   r0x1000
                      00327 ;;[ICODE] ../libsdcc/_divsint.c:45:  _return($10) :
                      00328 ;;[ICODE] ../libsdcc/_divsint.c:45:     eproc __divsint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int function ( int fixed, int fixed) fixed}
008F                  00329 _00114_DS_
008F   000C           00330         RETURN  
                      00331 ; exit point of __divsint
                      00332 
                      00333 
                      00334 ;       code size estimation:
                      00335 ;         144+    0 =   144 instructions (  288 byte)
                      00336 
                      00337         end
gpasm-2.0.0_beta2 (Aug 27 2017)_divsint.asm       2017-9-12  18:09:47          PAGE  2


SYMBOL TABLE
  LABEL                             VALUE

ADCR0                             000001EC
ADCR1                             000001ED
ADEOC                             00000001
ADIE                              00000006
ADIF                              00000006
ADIOS0                            00000000
ADIOS1                            00000001
ADIOS3                            00000003
ADIOS4                            00000004
ADIOS5                            00000005
ADIOS7                            00000007
ADOIS2                            00000002
ADOIS6                            00000006
ADON                              00000000
ADRH                              000001EE
ADRL                              000001EF
BUZ0OE                            00000005
BUZ1OE                            00000005
C                                 00000000
CLKS                              00000002
DC                                00000001
FSR                               000001B4
FSR0                              000001B4
FSR1                              000001B5
GIE                               00000007
HAAS                              00000006
HBB                               00000005
HCF                               00000007
HEN                               00000001
HFEN                              00000000
HIBYTE                            000001B3
HTX                               00000004
I2CADDR                           000001F1
I2CCR                             000001F0
I2CDATA                           000001F2
I2CIE                             00000005
I2CIF                             00000005
INDF                              000001B0
INDF0                             000001B0
INDF1                             000001B1
INDF2                             000001B2
INDF3                             000001B9
INT0IE                            00000002
INT0IF                            00000002
INT1IE                            00000003
INT1IF                            00000003
INTE                              000001BA
INTF                              000001BB
IOP0                              000001C0
IOP1                              000001C4
IOP2                              000001C8
IOP3                              000001CC
LFEN                              00000001
MCR                               000001B8
OEP0                              000001C1
OEP1                              000001C5
OEP2                              000001C9
OEP3                              000001CD
OSCM                              000001BC
P00                               00000000
P00OE                             00000000
P00PU                             00000000
P01                               00000001
P01OE                             00000001
P01PU                             00000001
P02                               00000002
P02OE                             00000002
P02PU                             00000002
P03                               00000003
P03OE                             00000003
P03PU                             00000003
P04                               00000004
P04OE                             00000004
P04PU                             00000004
P05                               00000005
P05OE                             00000005
P05PU                             00000005
P06                               00000006
P06OE                             00000006
P07                               00000007
P07OE                             00000007
P10                               00000000
P10OE                             00000000
P10PU                             00000000
P11                               00000001
P11OE                             00000001
P11PU                             00000001
P12                               00000002
P12OE                             00000002
P12PU                             00000002
P13                               00000003
P13OE                             00000003
P13PU                             00000003
P14                               00000004
P14OE                             00000004
P14PU                             00000004
P15                               00000005
P15OE                             00000005
P15PU                             00000005
P16                               00000006
P16OE                             00000006
P16PU                             00000006
P17                               00000007
P17OE                             00000007
P17PU                             00000007
P20                               00000000
P20OE                             00000000
P20PU                             00000000
P21                               00000001
P21OE                             00000001
P21PU                             00000001
P22                               00000002
P22OE                             00000002
P22PU                             00000002
P23                               00000003
P23OE                             00000003
P23PU                             00000003
P24                               00000004
P24OE                             00000004
P24PU                             00000004
P25                               00000005
P25OE                             00000005
P25PU                             00000005
P26                               00000006
P26OE                             00000006
P26PU                             00000006
P27                               00000007
P27OE                             00000007
P27PU                             00000007
P30                               00000000
P30OE                             00000000
P30PU                             00000000
P31                               00000001
P31OE                             00000001
P31PU                             00000001
PCL                               000001B6
PD                                00000004
PSAVE                             00000000
PUP0                              000001C2
PUP1                              000001C6
PUP2                              000001CA
PUP3                              000001CE
PWM0OE                            00000006
PWM1OE                            00000006
RXAK                              00000000
SRW                               00000002
SSAVE                             00000000
STATUS                            000001B7
STBH                              00000004
STBL                              00000005
STK00                             00000000
STK01                             00000000
STK02                             00000000
STK03                             00000000
STK04                             00000000
STK05                             00000000
STK06                             00000000
STK07                             00000000
STK08                             00000000
STK09                             00000000
STK10                             00000000
STK11                             00000000
STK12                             00000000
T0CNT                             000001D1
T0CR                              000001D0
T0DATA                            000001D3
T0IE                              00000000
T0IF                              00000000
T0LOAD                            000001D2
T1CNT                             000001D5
T1CR                              000001D4
T1DATA                            000001D7
T1IE                              00000001
T1IF                              00000001
T1LOAD                            000001D6
T2CNTH                            000001D9
T2CNTL                            000001DA
T2CR                              000001D8
T2IE                              00000004
T2IF                              00000004
T2LOADH                           000001DB
T2LOADL                           000001DC
T2MOD                             00000005
TC0EN                             00000007
TC1EN                             00000007
TC2EN                             00000007
TK0CLR                            00000003
TK0CNTH                           000001E2
TK0CNTL                           000001E3
TK0CRH                            000001E0
TK0CRL                            000001E1
TK0IE                             00000006
TK0IF                             00000007
TK0JE                             00000005
TK0RCE                            00000004
TK1CLR                            00000003
TK1CNTH                           000001E6
TK1CNTL                           000001E7
TK1CRH                            000001E4
TK1CRL                            000001E5
TK1IE                             00000006
TK1IF                             00000007
TK1JE                             00000005
TK1RCE                            00000004
TK2CLR                            00000003
TK2CNTH                           000001EA
TK2CNTL                           000001EB
TK2CRH                            000001E8
TK2CRL                            000001E9
TK2IE                             00000006
TK2IF                             00000007
TK2JE                             00000005
TK2RCE                            00000004
TO                                00000005
TXAK                              00000003
WSAVE                             00000000
Z                                 00000002
_00106_DS_                        00000034
_00109_DS_                        0000007B
_00112_DS_                        00000055
_00114_DS_                        0000008F
_CONFIG0                          00008000
_CONFIG1                          00008001
_CP_ALL                           00007FFF
_FCPU_128T                        0000FFEF
_FCPU_16T                         0000FFBF
_FCPU_256T                        0000FFFF
_FCPU_2T                          0000FF8F
_FCPU_32T                         0000FFCF
_FCPU_4T                          0000FF9F
_FCPU_64T                         0000FFDF
_FCPU_8T                          0000FFAF
_HRC_LRC                          0000FCFF
_HRC_LXT                          0000FDFF
_HXT_LRC                          0000FEFF
_MCLR_OFF                         0000FF7F
_MCLR_ON                          0000FFFF
_PTWRT_16_1024                    0000FFF7
_PTWRT_16_16                      0000DFF7
_PTWRT_256_256                    0000DFFF
_PTWRT_256_4096                   0000FFFF
_PTWRT_4_4                        0000DFF3
_PTWRT_4_512                      0000FFF3
_PTWRT_64_2048                    0000FFFB
_PTWRT_64_64                      0000DFFB
_VLVR_160                         0000E3FF
_VLVR_185                         0000E7FF
_VLVR_205                         0000EBFF
_VLVR_218                         0000EFFF
_VLVR_232                         0000F3FF
_VLVR_245                         0000F7FF
_VLVR_305                         0000FBFF
_VLVR_360                         0000FFFF
_WDT_ALWAYS_OFF                   0000FFFC
_WDT_ALWAYS_ON                    0000FFFF
_WDT_SLEEP_OFF                    0000FFFD
__32P64                           00000001
__divsint                         00000000
__divuint                         00000000
r0x1000                           00000001
r0x1001                           00000000
r0x1002                           00000003
r0x1003                           00000002
r0x1004                           00000004
r0x1005                           00000005
r0x1006                           00000006
r0x1007                           00000007
r0x1008                           00000008
r0x1009                           00000009

Errors   :     0
Warnings :     0 reported,     0 suppressed
Messages :     0 reported,     0 suppressed

