INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/logic_lab1/logic_lab1.srcs/sources_1/new/logic_lab1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_lab1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/logic_lab1/logic_lab1.srcs/sim_1/new/logic_lab1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_lab1_tb
