$date
	Thu Oct 29 12:20:52 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module programable_8_bit_microprocessor_tb $end
$var wire 24 ! MW [23:0] $end
$var wire 8 " MICROADDRESS [7:0] $end
$var wire 8 # DATA_OUT [7:0] $end
$var reg 8 $ DATA_IN_A [7:0] $end
$var reg 8 % DATA_IN_B [7:0] $end
$var reg 1 & GO_BAR $end
$var reg 1 ' JAM $end
$var reg 4 ( OPCODE [3:0] $end
$var reg 1 ) RESET $end
$var reg 1 * SYSTEM_CLK $end
$scope module CS $end
$var wire 24 + microword [23:0] $end
$var wire 8 , microaddress [7:0] $end
$var wire 13 - control_bits [23:11] $end
$var reg 3 . ALU_DEST [23:21] $end
$var reg 5 / ALU_FUNC [19:15] $end
$var reg 1 0 A_SOURCE $end
$var reg 4 1 BOP [12:9] $end
$var reg 1 2 B_SOURCE $end
$var reg 1 3 CIN $end
$var reg 1 4 COUNT $end
$var reg 4 5 MICRO_AD_HIGH [7:4] $end
$var reg 4 6 MICRO_AD_LOW [3:0] $end
$upscope $end
$scope module uut $end
$var wire 8 7 DATA_IN_A [7:0] $end
$var wire 8 8 DATA_IN_B [7:0] $end
$var wire 1 & GO_BAR $end
$var wire 1 ' JAM $end
$var wire 24 9 MW [23:0] $end
$var wire 4 : OPCODE [3:0] $end
$var wire 1 ) RESET $end
$var wire 1 * SYSTEM_CLK $end
$var wire 4 ; STATUS_BITS [3:0] $end
$var wire 8 < MICROADDRESS [7:0] $end
$var wire 1 = EIL_BAR $end
$var wire 8 > DATA_OUT [7:0] $end
$var wire 11 ? CONTROL_BITS [23:13] $end
$scope module CONTROL_SECTION $end
$var wire 1 & GO_BAR $end
$var wire 1 @ HIGH $end
$var wire 8 A HIGH8 [7:0] $end
$var wire 1 ' JAM $end
$var wire 1 B LOW $end
$var wire 1 C MPC_LOAD_BAR $end
$var wire 24 D MW [23:0] $end
$var wire 4 E OPCODE [3:0] $end
$var wire 1 ) RESET $end
$var wire 1 * SYSTEM_CLK $end
$var wire 4 F STATUS_BITS [3:0] $end
$var wire 1 G NOTHING $end
$var wire 1 H MPC_LOAD $end
$var wire 4 I MICRO_AD_LOW [3:0] $end
$var wire 4 J MICRO_AD_HIGH [7:4] $end
$var wire 8 K MICROADDRESS [7:0] $end
$var wire 1 = EIL_BAR $end
$var wire 4 L COUNTER_IN_HIGH_SIG [7:4] $end
$var wire 1 M COUNT $end
$var wire 11 N CONTROL_BITS [23:13] $end
$var wire 1 O COND_OUT $end
$var wire 8 P BUFFER_IN [7:0] $end
$var wire 4 Q BOP [12:9] $end
$scope module COND_SELECT $end
$var wire 1 R A $end
$var wire 1 S B $end
$var wire 1 T C $end
$var wire 1 U D0 $end
$var wire 1 B D1 $end
$var wire 1 V D2 $end
$var wire 1 W D3 $end
$var wire 1 & D4 $end
$var wire 1 X D5 $end
$var wire 1 B D6 $end
$var wire 1 B D7 $end
$var wire 1 Y EN $end
$var wire 1 B EN_BAR $end
$var wire 1 G Y $end
$var wire 1 O W $end
$scope module U1 $end
$var wire 1 R a $end
$var wire 1 S b $end
$var wire 1 T c $end
$var wire 1 U d0 $end
$var wire 1 B d1 $end
$var wire 1 V d2 $end
$var wire 1 W d3 $end
$var wire 1 & d4 $end
$var wire 1 X d5 $end
$var wire 1 B d6 $end
$var wire 1 B d7 $end
$var wire 1 Y en $end
$var wire 1 O w $end
$var reg 1 G y $end
$upscope $end
$upscope $end
$scope module COUNTER_8 $end
$var wire 1 M COUNT $end
$var wire 4 Z COUNTER_IN_LOW [3:0] $end
$var wire 1 [ HIGH $end
$var wire 1 C MPC_LOAD_BAR $end
$var wire 1 ) RESET $end
$var wire 1 * SYSTEM_CLK $end
$var wire 1 \ NOTHING $end
$var wire 8 ] COUNTER_OUT [7:0] $end
$var wire 4 ^ COUNTER_IN_HIGH [7:4] $end
$var wire 1 _ CARRY $end
$scope module COUNTER1 $end
$var wire 1 ` A $end
$var wire 1 a B $end
$var wire 1 b C $end
$var wire 1 * CLK $end
$var wire 1 ) CLR_BAR $end
$var wire 1 c D $end
$var wire 1 M ENP $end
$var wire 1 [ ENT $end
$var wire 1 C LD_BAR $end
$var wire 1 _ RCO $end
$var wire 1 d QD $end
$var wire 1 e QC $end
$var wire 1 f QB $end
$var wire 1 g QA $end
$scope module U1 $end
$var wire 1 ` a $end
$var wire 1 a b $end
$var wire 1 b c $end
$var wire 1 * clk $end
$var wire 1 ) clr_bar $end
$var wire 1 c d $end
$var wire 1 M enp $end
$var wire 1 [ ent $end
$var wire 1 h ent_and_enp $end
$var wire 1 i feedback_qa $end
$var wire 1 j feedback_qb $end
$var wire 1 k feedback_qc $end
$var wire 1 l feedback_qd $end
$var wire 1 m ld $end
$var wire 1 C ld_bar $end
$var wire 1 _ rco $end
$var wire 1 d qd $end
$var wire 1 e qc $end
$var wire 1 f qb $end
$var wire 1 g qa $end
$scope module OUTPUT_QA $end
$var wire 1 * clk $end
$var wire 1 ) clr_bar $end
$var wire 1 ` data $end
$var wire 1 i feedback $end
$var wire 1 n j $end
$var wire 1 o k $end
$var wire 1 m ld $end
$var wire 1 p to_j $end
$var wire 1 q to_j_and_k $end
$var wire 1 r to_k $end
$var wire 1 g q $end
$var wire 1 s NOTHING $end
$scope module JK $end
$var wire 1 * clk $end
$var wire 1 ) clr_bar $end
$var wire 1 n j $end
$var wire 1 o k $end
$var wire 1 s q_bar $end
$var reg 1 g q $end
$upscope $end
$upscope $end
$scope module OUTPUT_QB $end
$var wire 1 * clk $end
$var wire 1 ) clr_bar $end
$var wire 1 a data $end
$var wire 1 j feedback $end
$var wire 1 t j $end
$var wire 1 u k $end
$var wire 1 m ld $end
$var wire 1 v to_j $end
$var wire 1 w to_j_and_k $end
$var wire 1 x to_k $end
$var wire 1 f q $end
$var wire 1 y NOTHING $end
$scope module JK $end
$var wire 1 * clk $end
$var wire 1 ) clr_bar $end
$var wire 1 t j $end
$var wire 1 u k $end
$var wire 1 y q_bar $end
$var reg 1 f q $end
$upscope $end
$upscope $end
$scope module OUTPUT_QC $end
$var wire 1 * clk $end
$var wire 1 ) clr_bar $end
$var wire 1 b data $end
$var wire 1 k feedback $end
$var wire 1 z j $end
$var wire 1 { k $end
$var wire 1 m ld $end
$var wire 1 | to_j $end
$var wire 1 } to_j_and_k $end
$var wire 1 ~ to_k $end
$var wire 1 e q $end
$var wire 1 !" NOTHING $end
$scope module JK $end
$var wire 1 * clk $end
$var wire 1 ) clr_bar $end
$var wire 1 z j $end
$var wire 1 { k $end
$var wire 1 !" q_bar $end
$var reg 1 e q $end
$upscope $end
$upscope $end
$scope module OUTPUT_QD $end
$var wire 1 * clk $end
$var wire 1 ) clr_bar $end
$var wire 1 c data $end
$var wire 1 l feedback $end
$var wire 1 "" j $end
$var wire 1 #" k $end
$var wire 1 m ld $end
$var wire 1 $" to_j $end
$var wire 1 %" to_j_and_k $end
$var wire 1 &" to_k $end
$var wire 1 d q $end
$var wire 1 '" NOTHING $end
$scope module JK $end
$var wire 1 * clk $end
$var wire 1 ) clr_bar $end
$var wire 1 "" j $end
$var wire 1 #" k $end
$var wire 1 '" q_bar $end
$var reg 1 d q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module COUNTER2 $end
$var wire 1 (" A $end
$var wire 1 )" B $end
$var wire 1 *" C $end
$var wire 1 * CLK $end
$var wire 1 ) CLR_BAR $end
$var wire 1 +" D $end
$var wire 1 M ENP $end
$var wire 1 _ ENT $end
$var wire 1 C LD_BAR $end
$var wire 1 \ RCO $end
$var wire 1 ," QD $end
$var wire 1 -" QC $end
$var wire 1 ." QB $end
$var wire 1 /" QA $end
$scope module U1 $end
$var wire 1 (" a $end
$var wire 1 )" b $end
$var wire 1 *" c $end
$var wire 1 * clk $end
$var wire 1 ) clr_bar $end
$var wire 1 +" d $end
$var wire 1 M enp $end
$var wire 1 _ ent $end
$var wire 1 0" ent_and_enp $end
$var wire 1 1" feedback_qa $end
$var wire 1 2" feedback_qb $end
$var wire 1 3" feedback_qc $end
$var wire 1 4" feedback_qd $end
$var wire 1 5" ld $end
$var wire 1 C ld_bar $end
$var wire 1 \ rco $end
$var wire 1 ," qd $end
$var wire 1 -" qc $end
$var wire 1 ." qb $end
$var wire 1 /" qa $end
$scope module OUTPUT_QA $end
$var wire 1 * clk $end
$var wire 1 ) clr_bar $end
$var wire 1 (" data $end
$var wire 1 1" feedback $end
$var wire 1 6" j $end
$var wire 1 7" k $end
$var wire 1 5" ld $end
$var wire 1 8" to_j $end
$var wire 1 9" to_j_and_k $end
$var wire 1 :" to_k $end
$var wire 1 /" q $end
$var wire 1 ;" NOTHING $end
$scope module JK $end
$var wire 1 * clk $end
$var wire 1 ) clr_bar $end
$var wire 1 6" j $end
$var wire 1 7" k $end
$var wire 1 ;" q_bar $end
$var reg 1 /" q $end
$upscope $end
$upscope $end
$scope module OUTPUT_QB $end
$var wire 1 * clk $end
$var wire 1 ) clr_bar $end
$var wire 1 )" data $end
$var wire 1 2" feedback $end
$var wire 1 <" j $end
$var wire 1 =" k $end
$var wire 1 5" ld $end
$var wire 1 >" to_j $end
$var wire 1 ?" to_j_and_k $end
$var wire 1 @" to_k $end
$var wire 1 ." q $end
$var wire 1 A" NOTHING $end
$scope module JK $end
$var wire 1 * clk $end
$var wire 1 ) clr_bar $end
$var wire 1 <" j $end
$var wire 1 =" k $end
$var wire 1 A" q_bar $end
$var reg 1 ." q $end
$upscope $end
$upscope $end
$scope module OUTPUT_QC $end
$var wire 1 * clk $end
$var wire 1 ) clr_bar $end
$var wire 1 *" data $end
$var wire 1 3" feedback $end
$var wire 1 B" j $end
$var wire 1 C" k $end
$var wire 1 5" ld $end
$var wire 1 D" to_j $end
$var wire 1 E" to_j_and_k $end
$var wire 1 F" to_k $end
$var wire 1 -" q $end
$var wire 1 G" NOTHING $end
$scope module JK $end
$var wire 1 * clk $end
$var wire 1 ) clr_bar $end
$var wire 1 B" j $end
$var wire 1 C" k $end
$var wire 1 G" q_bar $end
$var reg 1 -" q $end
$upscope $end
$upscope $end
$scope module OUTPUT_QD $end
$var wire 1 * clk $end
$var wire 1 ) clr_bar $end
$var wire 1 +" data $end
$var wire 1 4" feedback $end
$var wire 1 H" j $end
$var wire 1 I" k $end
$var wire 1 5" ld $end
$var wire 1 J" to_j $end
$var wire 1 K" to_j_and_k $end
$var wire 1 L" to_k $end
$var wire 1 ," q $end
$var wire 1 M" NOTHING $end
$scope module JK $end
$var wire 1 * clk $end
$var wire 1 ) clr_bar $end
$var wire 1 H" j $end
$var wire 1 I" k $end
$var wire 1 M" q_bar $end
$var reg 1 ," q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module MUX8 $end
$var wire 8 N" A8 [7:0] $end
$var wire 8 O" B8 [7:0] $end
$var wire 1 P" EN $end
$var wire 1 B EN_BAR $end
$var wire 1 ' S $end
$var wire 8 Q" Y8 [7:0] $end
$scope module MUX0 $end
$var wire 4 R" a [3:0] $end
$var wire 4 S" b [3:0] $end
$var wire 1 P" en $end
$var wire 1 ' s $end
$var reg 4 T" y [3:0] $end
$upscope $end
$scope module MUX1 $end
$var wire 4 U" a [3:0] $end
$var wire 4 V" b [3:0] $end
$var wire 1 P" en $end
$var wire 1 ' s $end
$var reg 4 W" y [3:0] $end
$upscope $end
$upscope $end
$scope module OPCODEDEC0 $end
$var wire 1 = EIL_BAR $end
$var wire 1 X" LOW $end
$var wire 4 Y" MW_AD_HIGH [7:4] $end
$var wire 4 Z" MW_BOP [12:9] $end
$var wire 4 [" OPCODE [3:0] $end
$var wire 1 \" W1 $end
$var wire 4 ]" TO_COUNTER [7:4] $end
$scope module U1 $end
$var wire 4 ^" A4 [3:0] $end
$var wire 4 _" B4 [3:0] $end
$var wire 1 `" EN $end
$var wire 1 X" EN_BAR $end
$var wire 4 a" Y4 [3:0] $end
$var wire 1 \" S $end
$scope module MUX0 $end
$var wire 4 b" a [3:0] $end
$var wire 4 c" b [3:0] $end
$var wire 1 `" en $end
$var wire 1 \" s $end
$var reg 4 d" y [3:0] $end
$upscope $end
$upscope $end
$scope module U2 $end
$var wire 1 e" a $end
$var wire 1 f" b $end
$var wire 1 g" c $end
$var wire 1 h" d $end
$var wire 1 \" y $end
$upscope $end
$upscope $end
$scope module XOR_2 $end
$var wire 1 i" a $end
$var wire 1 O b $end
$var wire 1 H y $end
$upscope $end
$upscope $end
$scope module PROCESSOR_SECTION $end
$var wire 11 j" CONTROL_BITS [23:13] $end
$var wire 8 k" DATA_IN_A [7:0] $end
$var wire 8 l" DATA_IN_B [7:0] $end
$var wire 8 m" DATA_OUT [7:0] $end
$var wire 1 = EIL_BAR $end
$var wire 1 n" LOW $end
$var wire 1 * SYSTEM_CLK $end
$var wire 4 o" STATUS_BITS [3:0] $end
$var wire 8 p" IN_ZP [7:0] $end
$var wire 8 q" DATA_OUT_TB [7:0] $end
$var wire 8 r" DATA_OUT_TA [7:0] $end
$var wire 8 s" DATA_OUT_B [7:0] $end
$var wire 8 t" DATA_OUT_A [7:0] $end
$var wire 1 u" CIN $end
$var wire 1 v" B_SOURCE $end
$var wire 1 w" A_SOURCE $end
$var wire 8 x" ALU_OUT [7:0] $end
$var wire 8 y" ALU_IN_B [7:0] $end
$var wire 8 z" ALU_IN_A [7:0] $end
$var wire 5 {" ALU_FUNC [19:15] $end
$var wire 3 |" ALU_DEST [23:21] $end
$scope module ALU1 $end
$var wire 5 }" ALU_FUNC [19:15] $end
$var wire 1 ~" C4 $end
$var wire 1 u" CIN $end
$var wire 1 !# Z $end
$var wire 8 "# OUT8 [7:0] $end
$var wire 1 ## NOTHING4 $end
$var wire 1 $# NOTHING3 $end
$var wire 1 %# NOTHING2 $end
$var wire 1 &# NOTHING1 $end
$var wire 8 '# IN_B [7:0] $end
$var wire 8 (# IN_A [7:0] $end
$var wire 1 )# CARRY $end
$var wire 1 *# C8 $end
$var wire 1 +# AEQB2 $end
$var wire 1 ,# AEQB1 $end
$scope module AND1 $end
$var wire 1 !# y $end
$var wire 1 +# b $end
$var wire 1 ,# a $end
$upscope $end
$scope module U1 $end
$var wire 1 -# A0_BAR $end
$var wire 1 .# A1_BAR $end
$var wire 1 /# A2_BAR $end
$var wire 1 0# A3_BAR $end
$var wire 1 1# B0_BAR $end
$var wire 1 2# B1_BAR $end
$var wire 1 3# B2_BAR $end
$var wire 1 4# B3_BAR $end
$var wire 1 u" CI $end
$var wire 1 5# M $end
$var wire 1 6# S0 $end
$var wire 1 7# S0_SIG $end
$var wire 1 8# S1 $end
$var wire 1 9# S1_SIG $end
$var wire 1 :# S2 $end
$var wire 1 ;# S2_SIG $end
$var wire 1 <# S3 $end
$var wire 1 =# S3_SIG $end
$var wire 1 &# P_BAR $end
$var wire 1 %# G_BAR $end
$var wire 1 ># F3_SIG $end
$var wire 1 ?# F3_BAR $end
$var wire 1 @# F2_SIG $end
$var wire 1 A# F2_BAR $end
$var wire 1 B# F1_SIG $end
$var wire 1 C# F1_BAR $end
$var wire 1 D# F0_SIG $end
$var wire 1 E# F0_BAR $end
$var wire 1 )# CO $end
$var wire 1 F# B3_SIG $end
$var wire 1 G# B2_SIG $end
$var wire 1 H# B1_SIG $end
$var wire 1 I# B0_SIG $end
$var wire 1 ,# AEQB $end
$var wire 1 J# A3_SIG $end
$var wire 1 K# A2_SIG $end
$var wire 1 L# A1_SIG $end
$var wire 1 M# A0_SIG $end
$scope module INV1 $end
$var wire 1 0# a $end
$var wire 1 J# y $end
$upscope $end
$scope module INV10 $end
$var wire 1 A# y $end
$var wire 1 @# a $end
$upscope $end
$scope module INV11 $end
$var wire 1 C# y $end
$var wire 1 B# a $end
$upscope $end
$scope module INV12 $end
$var wire 1 E# y $end
$var wire 1 D# a $end
$upscope $end
$scope module INV2 $end
$var wire 1 /# a $end
$var wire 1 K# y $end
$upscope $end
$scope module INV3 $end
$var wire 1 .# a $end
$var wire 1 L# y $end
$upscope $end
$scope module INV4 $end
$var wire 1 -# a $end
$var wire 1 M# y $end
$upscope $end
$scope module INV5 $end
$var wire 1 4# a $end
$var wire 1 F# y $end
$upscope $end
$scope module INV6 $end
$var wire 1 3# a $end
$var wire 1 G# y $end
$upscope $end
$scope module INV7 $end
$var wire 1 2# a $end
$var wire 1 H# y $end
$upscope $end
$scope module INV8 $end
$var wire 1 1# a $end
$var wire 1 I# y $end
$upscope $end
$scope module INV9 $end
$var wire 1 ?# y $end
$var wire 1 ># a $end
$upscope $end
$scope module U1 $end
$var wire 1 M# a0 $end
$var wire 1 L# a1 $end
$var wire 1 K# a2 $end
$var wire 1 J# a3 $end
$var wire 1 I# b0 $end
$var wire 1 H# b1 $end
$var wire 1 G# b2 $end
$var wire 1 F# b3 $end
$var wire 1 u" ci_bar $end
$var wire 1 5# m $end
$var wire 1 7# s0 $end
$var wire 1 9# s1 $end
$var wire 1 ;# s2 $end
$var wire 1 =# s3 $end
$var wire 1 %# y $end
$var wire 1 &# x $end
$var wire 1 N# m_bar $end
$var wire 1 O# input3_out2 $end
$var wire 1 P# input3_out1 $end
$var wire 1 Q# input2_out2 $end
$var wire 1 R# input2_out1 $end
$var wire 1 S# input1_out2 $end
$var wire 1 T# input1_out1 $end
$var wire 1 U# input0_out2 $end
$var wire 1 V# input0_out1 $end
$var wire 1 ># f3 $end
$var wire 1 @# f2 $end
$var wire 1 B# f1 $end
$var wire 1 D# f0 $end
$var wire 1 )# co_bar $end
$var wire 1 ,# aeqb $end
$scope module AEQB $end
$var wire 1 ,# aeqb $end
$var wire 1 ># f3 $end
$var wire 1 @# f2 $end
$var wire 1 B# f1 $end
$var wire 1 D# f0 $end
$upscope $end
$scope module GPC $end
$var wire 1 u" ci_bar $end
$var wire 1 )# co_bar $end
$var wire 1 &# x $end
$var wire 1 %# y $end
$var wire 1 O# input3_out2 $end
$var wire 1 P# input3_out1 $end
$var wire 1 Q# input2_out2 $end
$var wire 1 R# input2_out1 $end
$var wire 1 S# input1_out2 $end
$var wire 1 T# input1_out1 $end
$var wire 1 U# input0_out2 $end
$var wire 1 V# input0_out1 $end
$upscope $end
$scope module INPUT0 $end
$var wire 1 M# a $end
$var wire 1 I# b $end
$var wire 1 V# out1 $end
$var wire 1 U# out2 $end
$var wire 1 7# s0 $end
$var wire 1 9# s1 $end
$var wire 1 ;# s2 $end
$var wire 1 =# s3 $end
$upscope $end
$scope module INPUT1 $end
$var wire 1 L# a $end
$var wire 1 H# b $end
$var wire 1 T# out1 $end
$var wire 1 S# out2 $end
$var wire 1 7# s0 $end
$var wire 1 9# s1 $end
$var wire 1 ;# s2 $end
$var wire 1 =# s3 $end
$upscope $end
$scope module INPUT2 $end
$var wire 1 K# a $end
$var wire 1 G# b $end
$var wire 1 R# out1 $end
$var wire 1 Q# out2 $end
$var wire 1 7# s0 $end
$var wire 1 9# s1 $end
$var wire 1 ;# s2 $end
$var wire 1 =# s3 $end
$upscope $end
$scope module INPUT3 $end
$var wire 1 J# a $end
$var wire 1 F# b $end
$var wire 1 P# out1 $end
$var wire 1 O# out2 $end
$var wire 1 7# s0 $end
$var wire 1 9# s1 $end
$var wire 1 ;# s2 $end
$var wire 1 =# s3 $end
$upscope $end
$scope module M_BAR $end
$var wire 1 5# a $end
$var wire 1 N# y $end
$upscope $end
$scope module OUT_F0 $end
$var wire 1 u" ci_bar $end
$var wire 1 D# f0 $end
$var wire 1 V# input0_out1 $end
$var wire 1 U# input0_out2 $end
$var wire 1 N# m_bar $end
$upscope $end
$scope module OUT_F1 $end
$var wire 1 u" ci_bar $end
$var wire 1 B# f1 $end
$var wire 1 V# input0_out1 $end
$var wire 1 U# input0_out2 $end
$var wire 1 T# input1_out1 $end
$var wire 1 S# input1_out2 $end
$var wire 1 N# m_bar $end
$upscope $end
$scope module OUT_F2 $end
$var wire 1 u" ci_bar $end
$var wire 1 @# f2 $end
$var wire 1 V# input0_out1 $end
$var wire 1 U# input0_out2 $end
$var wire 1 T# input1_out1 $end
$var wire 1 S# input1_out2 $end
$var wire 1 R# input2_out1 $end
$var wire 1 Q# input2_out2 $end
$var wire 1 N# m_bar $end
$upscope $end
$scope module OUT_F3 $end
$var wire 1 u" ci_bar $end
$var wire 1 ># f3 $end
$var wire 1 V# input0_out1 $end
$var wire 1 U# input0_out2 $end
$var wire 1 T# input1_out1 $end
$var wire 1 S# input1_out2 $end
$var wire 1 R# input2_out1 $end
$var wire 1 Q# input2_out2 $end
$var wire 1 P# input3_out1 $end
$var wire 1 O# input3_out2 $end
$var wire 1 N# m_bar $end
$upscope $end
$upscope $end
$upscope $end
$scope module U2 $end
$var wire 1 W# A0_BAR $end
$var wire 1 X# A1_BAR $end
$var wire 1 Y# A2_BAR $end
$var wire 1 Z# A3_BAR $end
$var wire 1 [# B0_BAR $end
$var wire 1 \# B1_BAR $end
$var wire 1 ]# B2_BAR $end
$var wire 1 ^# B3_BAR $end
$var wire 1 )# CI $end
$var wire 1 _# M $end
$var wire 1 `# S0 $end
$var wire 1 a# S0_SIG $end
$var wire 1 b# S1 $end
$var wire 1 c# S1_SIG $end
$var wire 1 d# S2 $end
$var wire 1 e# S2_SIG $end
$var wire 1 f# S3 $end
$var wire 1 g# S3_SIG $end
$var wire 1 $# P_BAR $end
$var wire 1 ## G_BAR $end
$var wire 1 h# F3_SIG $end
$var wire 1 i# F3_BAR $end
$var wire 1 j# F2_SIG $end
$var wire 1 k# F2_BAR $end
$var wire 1 l# F1_SIG $end
$var wire 1 m# F1_BAR $end
$var wire 1 n# F0_SIG $end
$var wire 1 o# F0_BAR $end
$var wire 1 *# CO $end
$var wire 1 p# B3_SIG $end
$var wire 1 q# B2_SIG $end
$var wire 1 r# B1_SIG $end
$var wire 1 s# B0_SIG $end
$var wire 1 +# AEQB $end
$var wire 1 t# A3_SIG $end
$var wire 1 u# A2_SIG $end
$var wire 1 v# A1_SIG $end
$var wire 1 w# A0_SIG $end
$scope module INV1 $end
$var wire 1 Z# a $end
$var wire 1 t# y $end
$upscope $end
$scope module INV10 $end
$var wire 1 k# y $end
$var wire 1 j# a $end
$upscope $end
$scope module INV11 $end
$var wire 1 m# y $end
$var wire 1 l# a $end
$upscope $end
$scope module INV12 $end
$var wire 1 o# y $end
$var wire 1 n# a $end
$upscope $end
$scope module INV2 $end
$var wire 1 Y# a $end
$var wire 1 u# y $end
$upscope $end
$scope module INV3 $end
$var wire 1 X# a $end
$var wire 1 v# y $end
$upscope $end
$scope module INV4 $end
$var wire 1 W# a $end
$var wire 1 w# y $end
$upscope $end
$scope module INV5 $end
$var wire 1 ^# a $end
$var wire 1 p# y $end
$upscope $end
$scope module INV6 $end
$var wire 1 ]# a $end
$var wire 1 q# y $end
$upscope $end
$scope module INV7 $end
$var wire 1 \# a $end
$var wire 1 r# y $end
$upscope $end
$scope module INV8 $end
$var wire 1 [# a $end
$var wire 1 s# y $end
$upscope $end
$scope module INV9 $end
$var wire 1 i# y $end
$var wire 1 h# a $end
$upscope $end
$scope module U1 $end
$var wire 1 w# a0 $end
$var wire 1 v# a1 $end
$var wire 1 u# a2 $end
$var wire 1 t# a3 $end
$var wire 1 s# b0 $end
$var wire 1 r# b1 $end
$var wire 1 q# b2 $end
$var wire 1 p# b3 $end
$var wire 1 )# ci_bar $end
$var wire 1 _# m $end
$var wire 1 a# s0 $end
$var wire 1 c# s1 $end
$var wire 1 e# s2 $end
$var wire 1 g# s3 $end
$var wire 1 ## y $end
$var wire 1 $# x $end
$var wire 1 x# m_bar $end
$var wire 1 y# input3_out2 $end
$var wire 1 z# input3_out1 $end
$var wire 1 {# input2_out2 $end
$var wire 1 |# input2_out1 $end
$var wire 1 }# input1_out2 $end
$var wire 1 ~# input1_out1 $end
$var wire 1 !$ input0_out2 $end
$var wire 1 "$ input0_out1 $end
$var wire 1 h# f3 $end
$var wire 1 j# f2 $end
$var wire 1 l# f1 $end
$var wire 1 n# f0 $end
$var wire 1 *# co_bar $end
$var wire 1 +# aeqb $end
$scope module AEQB $end
$var wire 1 +# aeqb $end
$var wire 1 h# f3 $end
$var wire 1 j# f2 $end
$var wire 1 l# f1 $end
$var wire 1 n# f0 $end
$upscope $end
$scope module GPC $end
$var wire 1 )# ci_bar $end
$var wire 1 *# co_bar $end
$var wire 1 $# x $end
$var wire 1 ## y $end
$var wire 1 y# input3_out2 $end
$var wire 1 z# input3_out1 $end
$var wire 1 {# input2_out2 $end
$var wire 1 |# input2_out1 $end
$var wire 1 }# input1_out2 $end
$var wire 1 ~# input1_out1 $end
$var wire 1 !$ input0_out2 $end
$var wire 1 "$ input0_out1 $end
$upscope $end
$scope module INPUT0 $end
$var wire 1 w# a $end
$var wire 1 s# b $end
$var wire 1 "$ out1 $end
$var wire 1 !$ out2 $end
$var wire 1 a# s0 $end
$var wire 1 c# s1 $end
$var wire 1 e# s2 $end
$var wire 1 g# s3 $end
$upscope $end
$scope module INPUT1 $end
$var wire 1 v# a $end
$var wire 1 r# b $end
$var wire 1 ~# out1 $end
$var wire 1 }# out2 $end
$var wire 1 a# s0 $end
$var wire 1 c# s1 $end
$var wire 1 e# s2 $end
$var wire 1 g# s3 $end
$upscope $end
$scope module INPUT2 $end
$var wire 1 u# a $end
$var wire 1 q# b $end
$var wire 1 |# out1 $end
$var wire 1 {# out2 $end
$var wire 1 a# s0 $end
$var wire 1 c# s1 $end
$var wire 1 e# s2 $end
$var wire 1 g# s3 $end
$upscope $end
$scope module INPUT3 $end
$var wire 1 t# a $end
$var wire 1 p# b $end
$var wire 1 z# out1 $end
$var wire 1 y# out2 $end
$var wire 1 a# s0 $end
$var wire 1 c# s1 $end
$var wire 1 e# s2 $end
$var wire 1 g# s3 $end
$upscope $end
$scope module M_BAR $end
$var wire 1 _# a $end
$var wire 1 x# y $end
$upscope $end
$scope module OUT_F0 $end
$var wire 1 )# ci_bar $end
$var wire 1 n# f0 $end
$var wire 1 "$ input0_out1 $end
$var wire 1 !$ input0_out2 $end
$var wire 1 x# m_bar $end
$upscope $end
$scope module OUT_F1 $end
$var wire 1 )# ci_bar $end
$var wire 1 l# f1 $end
$var wire 1 "$ input0_out1 $end
$var wire 1 !$ input0_out2 $end
$var wire 1 ~# input1_out1 $end
$var wire 1 }# input1_out2 $end
$var wire 1 x# m_bar $end
$upscope $end
$scope module OUT_F2 $end
$var wire 1 )# ci_bar $end
$var wire 1 j# f2 $end
$var wire 1 "$ input0_out1 $end
$var wire 1 !$ input0_out2 $end
$var wire 1 ~# input1_out1 $end
$var wire 1 }# input1_out2 $end
$var wire 1 |# input2_out1 $end
$var wire 1 {# input2_out2 $end
$var wire 1 x# m_bar $end
$upscope $end
$scope module OUT_F3 $end
$var wire 1 )# ci_bar $end
$var wire 1 h# f3 $end
$var wire 1 "$ input0_out1 $end
$var wire 1 !$ input0_out2 $end
$var wire 1 ~# input1_out1 $end
$var wire 1 }# input1_out2 $end
$var wire 1 |# input2_out1 $end
$var wire 1 {# input2_out2 $end
$var wire 1 z# input3_out1 $end
$var wire 1 y# input3_out2 $end
$var wire 1 x# m_bar $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module F_REGISTER $end
$var wire 8 #$ DATA_IN [7:0] $end
$var wire 1 $$ ENABLE_CLK $end
$var wire 1 %$ LOW $end
$var wire 1 * SYSTEM_CLK $end
$var wire 1 &$ W1 $end
$var wire 8 '$ DATA_OUT [7:0] $end
$scope module DFFS $end
$var wire 8 ($ D [7:0] $end
$var wire 1 )$ EN $end
$var wire 1 %$ EN_BAR $end
$var wire 8 *$ Q [7:0] $end
$var wire 1 &$ CLK $end
$scope module U1 $end
$var wire 1 +$ NOTHING $end
$var wire 1 ,$ d0 $end
$var wire 1 -$ d1 $end
$var wire 1 .$ d2 $end
$var wire 1 /$ d3 $end
$var wire 1 0$ d4 $end
$var wire 1 1$ d5 $end
$var wire 1 2$ d6 $end
$var wire 1 3$ d7 $end
$var wire 1 4$ en $end
$var wire 1 %$ en_bar $end
$var wire 1 5$ feedback $end
$var wire 1 6$ to_en $end
$var wire 1 7$ q7 $end
$var wire 1 8$ q6 $end
$var wire 1 9$ q5 $end
$var wire 1 :$ q4 $end
$var wire 1 ;$ q3 $end
$var wire 1 <$ q2 $end
$var wire 1 =$ q1 $end
$var wire 1 >$ q0 $end
$var wire 1 &$ clk $end
$scope module DFF0 $end
$var wire 1 ,$ d $end
$var wire 1 6$ en $end
$var wire 1 +$ q_bar $end
$var wire 1 &$ clk $end
$var reg 1 >$ q $end
$upscope $end
$scope module DFF1 $end
$var wire 1 -$ d $end
$var wire 1 6$ en $end
$var wire 1 +$ q_bar $end
$var wire 1 &$ clk $end
$var reg 1 =$ q $end
$upscope $end
$scope module DFF2 $end
$var wire 1 .$ d $end
$var wire 1 6$ en $end
$var wire 1 +$ q_bar $end
$var wire 1 &$ clk $end
$var reg 1 <$ q $end
$upscope $end
$scope module DFF3 $end
$var wire 1 /$ d $end
$var wire 1 6$ en $end
$var wire 1 +$ q_bar $end
$var wire 1 &$ clk $end
$var reg 1 ;$ q $end
$upscope $end
$scope module DFF4 $end
$var wire 1 0$ d $end
$var wire 1 6$ en $end
$var wire 1 +$ q_bar $end
$var wire 1 &$ clk $end
$var reg 1 :$ q $end
$upscope $end
$scope module DFF5 $end
$var wire 1 1$ d $end
$var wire 1 6$ en $end
$var wire 1 +$ q_bar $end
$var wire 1 &$ clk $end
$var reg 1 9$ q $end
$upscope $end
$scope module DFF6 $end
$var wire 1 2$ d $end
$var wire 1 6$ en $end
$var wire 1 +$ q_bar $end
$var wire 1 &$ clk $end
$var reg 1 8$ q $end
$upscope $end
$scope module DFF7 $end
$var wire 1 3$ d $end
$var wire 1 6$ en $end
$var wire 1 +$ q_bar $end
$var wire 1 &$ clk $end
$var reg 1 7$ q $end
$upscope $end
$upscope $end
$upscope $end
$scope module OR1 $end
$var wire 1 * a $end
$var wire 1 $$ b $end
$var wire 1 &$ y $end
$upscope $end
$upscope $end
$scope module MUX_A $end
$var wire 1 ?$ EN $end
$var wire 1 n" EN_BAR $end
$var wire 1 w" S $end
$var wire 8 @$ Y8 [7:0] $end
$var wire 8 A$ B8 [7:0] $end
$var wire 8 B$ A8 [7:0] $end
$scope module MUX0 $end
$var wire 4 C$ a [3:0] $end
$var wire 4 D$ b [3:0] $end
$var wire 1 ?$ en $end
$var wire 1 w" s $end
$var reg 4 E$ y [3:0] $end
$upscope $end
$scope module MUX1 $end
$var wire 4 F$ a [3:0] $end
$var wire 4 G$ b [3:0] $end
$var wire 1 ?$ en $end
$var wire 1 w" s $end
$var reg 4 H$ y [3:0] $end
$upscope $end
$upscope $end
$scope module MUX_B $end
$var wire 1 I$ EN $end
$var wire 1 n" EN_BAR $end
$var wire 1 v" S $end
$var wire 8 J$ Y8 [7:0] $end
$var wire 8 K$ B8 [7:0] $end
$var wire 8 L$ A8 [7:0] $end
$scope module MUX0 $end
$var wire 4 M$ a [3:0] $end
$var wire 4 N$ b [3:0] $end
$var wire 1 I$ en $end
$var wire 1 v" s $end
$var reg 4 O$ y [3:0] $end
$upscope $end
$scope module MUX1 $end
$var wire 4 P$ a [3:0] $end
$var wire 4 Q$ b [3:0] $end
$var wire 1 I$ en $end
$var wire 1 v" s $end
$var reg 4 R$ y [3:0] $end
$upscope $end
$upscope $end
$scope module REGISTERA $end
$var wire 8 S$ DATA_IN [7:0] $end
$var wire 1 = ENABLE_CLK $end
$var wire 1 T$ LOW $end
$var wire 1 * SYSTEM_CLK $end
$var wire 1 U$ W1 $end
$var wire 8 V$ DATA_OUT [7:0] $end
$scope module DFFS $end
$var wire 8 W$ D [7:0] $end
$var wire 1 X$ EN $end
$var wire 1 T$ EN_BAR $end
$var wire 8 Y$ Q [7:0] $end
$var wire 1 U$ CLK $end
$scope module U1 $end
$var wire 1 Z$ NOTHING $end
$var wire 1 [$ d0 $end
$var wire 1 \$ d1 $end
$var wire 1 ]$ d2 $end
$var wire 1 ^$ d3 $end
$var wire 1 _$ d4 $end
$var wire 1 `$ d5 $end
$var wire 1 a$ d6 $end
$var wire 1 b$ d7 $end
$var wire 1 c$ en $end
$var wire 1 T$ en_bar $end
$var wire 1 d$ feedback $end
$var wire 1 e$ to_en $end
$var wire 1 f$ q7 $end
$var wire 1 g$ q6 $end
$var wire 1 h$ q5 $end
$var wire 1 i$ q4 $end
$var wire 1 j$ q3 $end
$var wire 1 k$ q2 $end
$var wire 1 l$ q1 $end
$var wire 1 m$ q0 $end
$var wire 1 U$ clk $end
$scope module DFF0 $end
$var wire 1 [$ d $end
$var wire 1 e$ en $end
$var wire 1 Z$ q_bar $end
$var wire 1 U$ clk $end
$var reg 1 m$ q $end
$upscope $end
$scope module DFF1 $end
$var wire 1 \$ d $end
$var wire 1 e$ en $end
$var wire 1 Z$ q_bar $end
$var wire 1 U$ clk $end
$var reg 1 l$ q $end
$upscope $end
$scope module DFF2 $end
$var wire 1 ]$ d $end
$var wire 1 e$ en $end
$var wire 1 Z$ q_bar $end
$var wire 1 U$ clk $end
$var reg 1 k$ q $end
$upscope $end
$scope module DFF3 $end
$var wire 1 ^$ d $end
$var wire 1 e$ en $end
$var wire 1 Z$ q_bar $end
$var wire 1 U$ clk $end
$var reg 1 j$ q $end
$upscope $end
$scope module DFF4 $end
$var wire 1 _$ d $end
$var wire 1 e$ en $end
$var wire 1 Z$ q_bar $end
$var wire 1 U$ clk $end
$var reg 1 i$ q $end
$upscope $end
$scope module DFF5 $end
$var wire 1 `$ d $end
$var wire 1 e$ en $end
$var wire 1 Z$ q_bar $end
$var wire 1 U$ clk $end
$var reg 1 h$ q $end
$upscope $end
$scope module DFF6 $end
$var wire 1 a$ d $end
$var wire 1 e$ en $end
$var wire 1 Z$ q_bar $end
$var wire 1 U$ clk $end
$var reg 1 g$ q $end
$upscope $end
$scope module DFF7 $end
$var wire 1 b$ d $end
$var wire 1 e$ en $end
$var wire 1 Z$ q_bar $end
$var wire 1 U$ clk $end
$var reg 1 f$ q $end
$upscope $end
$upscope $end
$upscope $end
$scope module OR1 $end
$var wire 1 * a $end
$var wire 1 = b $end
$var wire 1 U$ y $end
$upscope $end
$upscope $end
$scope module REGISTERB $end
$var wire 8 n$ DATA_IN [7:0] $end
$var wire 1 = ENABLE_CLK $end
$var wire 1 o$ LOW $end
$var wire 1 * SYSTEM_CLK $end
$var wire 1 p$ W1 $end
$var wire 8 q$ DATA_OUT [7:0] $end
$scope module DFFS $end
$var wire 8 r$ D [7:0] $end
$var wire 1 s$ EN $end
$var wire 1 o$ EN_BAR $end
$var wire 8 t$ Q [7:0] $end
$var wire 1 p$ CLK $end
$scope module U1 $end
$var wire 1 u$ NOTHING $end
$var wire 1 v$ d0 $end
$var wire 1 w$ d1 $end
$var wire 1 x$ d2 $end
$var wire 1 y$ d3 $end
$var wire 1 z$ d4 $end
$var wire 1 {$ d5 $end
$var wire 1 |$ d6 $end
$var wire 1 }$ d7 $end
$var wire 1 ~$ en $end
$var wire 1 o$ en_bar $end
$var wire 1 !% feedback $end
$var wire 1 "% to_en $end
$var wire 1 #% q7 $end
$var wire 1 $% q6 $end
$var wire 1 %% q5 $end
$var wire 1 &% q4 $end
$var wire 1 '% q3 $end
$var wire 1 (% q2 $end
$var wire 1 )% q1 $end
$var wire 1 *% q0 $end
$var wire 1 p$ clk $end
$scope module DFF0 $end
$var wire 1 v$ d $end
$var wire 1 "% en $end
$var wire 1 u$ q_bar $end
$var wire 1 p$ clk $end
$var reg 1 *% q $end
$upscope $end
$scope module DFF1 $end
$var wire 1 w$ d $end
$var wire 1 "% en $end
$var wire 1 u$ q_bar $end
$var wire 1 p$ clk $end
$var reg 1 )% q $end
$upscope $end
$scope module DFF2 $end
$var wire 1 x$ d $end
$var wire 1 "% en $end
$var wire 1 u$ q_bar $end
$var wire 1 p$ clk $end
$var reg 1 (% q $end
$upscope $end
$scope module DFF3 $end
$var wire 1 y$ d $end
$var wire 1 "% en $end
$var wire 1 u$ q_bar $end
$var wire 1 p$ clk $end
$var reg 1 '% q $end
$upscope $end
$scope module DFF4 $end
$var wire 1 z$ d $end
$var wire 1 "% en $end
$var wire 1 u$ q_bar $end
$var wire 1 p$ clk $end
$var reg 1 &% q $end
$upscope $end
$scope module DFF5 $end
$var wire 1 {$ d $end
$var wire 1 "% en $end
$var wire 1 u$ q_bar $end
$var wire 1 p$ clk $end
$var reg 1 %% q $end
$upscope $end
$scope module DFF6 $end
$var wire 1 |$ d $end
$var wire 1 "% en $end
$var wire 1 u$ q_bar $end
$var wire 1 p$ clk $end
$var reg 1 $% q $end
$upscope $end
$scope module DFF7 $end
$var wire 1 }$ d $end
$var wire 1 "% en $end
$var wire 1 u$ q_bar $end
$var wire 1 p$ clk $end
$var reg 1 #% q $end
$upscope $end
$upscope $end
$upscope $end
$scope module OR1 $end
$var wire 1 * a $end
$var wire 1 = b $end
$var wire 1 p$ y $end
$upscope $end
$upscope $end
$scope module TEMP_REGISTER_A $end
$var wire 8 +% DATA_IN [7:0] $end
$var wire 1 ,% ENABLE_CLK $end
$var wire 1 -% LOW $end
$var wire 1 * SYSTEM_CLK $end
$var wire 1 .% W1 $end
$var wire 8 /% DATA_OUT [7:0] $end
$scope module DFFS $end
$var wire 8 0% D [7:0] $end
$var wire 1 1% EN $end
$var wire 1 -% EN_BAR $end
$var wire 8 2% Q [7:0] $end
$var wire 1 .% CLK $end
$scope module U1 $end
$var wire 1 3% NOTHING $end
$var wire 1 4% d0 $end
$var wire 1 5% d1 $end
$var wire 1 6% d2 $end
$var wire 1 7% d3 $end
$var wire 1 8% d4 $end
$var wire 1 9% d5 $end
$var wire 1 :% d6 $end
$var wire 1 ;% d7 $end
$var wire 1 <% en $end
$var wire 1 -% en_bar $end
$var wire 1 =% feedback $end
$var wire 1 >% to_en $end
$var wire 1 ?% q7 $end
$var wire 1 @% q6 $end
$var wire 1 A% q5 $end
$var wire 1 B% q4 $end
$var wire 1 C% q3 $end
$var wire 1 D% q2 $end
$var wire 1 E% q1 $end
$var wire 1 F% q0 $end
$var wire 1 .% clk $end
$scope module DFF0 $end
$var wire 1 4% d $end
$var wire 1 >% en $end
$var wire 1 3% q_bar $end
$var wire 1 .% clk $end
$var reg 1 F% q $end
$upscope $end
$scope module DFF1 $end
$var wire 1 5% d $end
$var wire 1 >% en $end
$var wire 1 3% q_bar $end
$var wire 1 .% clk $end
$var reg 1 E% q $end
$upscope $end
$scope module DFF2 $end
$var wire 1 6% d $end
$var wire 1 >% en $end
$var wire 1 3% q_bar $end
$var wire 1 .% clk $end
$var reg 1 D% q $end
$upscope $end
$scope module DFF3 $end
$var wire 1 7% d $end
$var wire 1 >% en $end
$var wire 1 3% q_bar $end
$var wire 1 .% clk $end
$var reg 1 C% q $end
$upscope $end
$scope module DFF4 $end
$var wire 1 8% d $end
$var wire 1 >% en $end
$var wire 1 3% q_bar $end
$var wire 1 .% clk $end
$var reg 1 B% q $end
$upscope $end
$scope module DFF5 $end
$var wire 1 9% d $end
$var wire 1 >% en $end
$var wire 1 3% q_bar $end
$var wire 1 .% clk $end
$var reg 1 A% q $end
$upscope $end
$scope module DFF6 $end
$var wire 1 :% d $end
$var wire 1 >% en $end
$var wire 1 3% q_bar $end
$var wire 1 .% clk $end
$var reg 1 @% q $end
$upscope $end
$scope module DFF7 $end
$var wire 1 ;% d $end
$var wire 1 >% en $end
$var wire 1 3% q_bar $end
$var wire 1 .% clk $end
$var reg 1 ?% q $end
$upscope $end
$upscope $end
$upscope $end
$scope module OR1 $end
$var wire 1 * a $end
$var wire 1 ,% b $end
$var wire 1 .% y $end
$upscope $end
$upscope $end
$scope module TEMP_REGISTER_B $end
$var wire 8 G% DATA_IN [7:0] $end
$var wire 1 H% ENABLE_CLK $end
$var wire 1 I% LOW $end
$var wire 1 * SYSTEM_CLK $end
$var wire 1 J% W1 $end
$var wire 8 K% DATA_OUT [7:0] $end
$scope module DFFS $end
$var wire 8 L% D [7:0] $end
$var wire 1 M% EN $end
$var wire 1 I% EN_BAR $end
$var wire 8 N% Q [7:0] $end
$var wire 1 J% CLK $end
$scope module U1 $end
$var wire 1 O% NOTHING $end
$var wire 1 P% d0 $end
$var wire 1 Q% d1 $end
$var wire 1 R% d2 $end
$var wire 1 S% d3 $end
$var wire 1 T% d4 $end
$var wire 1 U% d5 $end
$var wire 1 V% d6 $end
$var wire 1 W% d7 $end
$var wire 1 X% en $end
$var wire 1 I% en_bar $end
$var wire 1 Y% feedback $end
$var wire 1 Z% to_en $end
$var wire 1 [% q7 $end
$var wire 1 \% q6 $end
$var wire 1 ]% q5 $end
$var wire 1 ^% q4 $end
$var wire 1 _% q3 $end
$var wire 1 `% q2 $end
$var wire 1 a% q1 $end
$var wire 1 b% q0 $end
$var wire 1 J% clk $end
$scope module DFF0 $end
$var wire 1 P% d $end
$var wire 1 Z% en $end
$var wire 1 O% q_bar $end
$var wire 1 J% clk $end
$var reg 1 b% q $end
$upscope $end
$scope module DFF1 $end
$var wire 1 Q% d $end
$var wire 1 Z% en $end
$var wire 1 O% q_bar $end
$var wire 1 J% clk $end
$var reg 1 a% q $end
$upscope $end
$scope module DFF2 $end
$var wire 1 R% d $end
$var wire 1 Z% en $end
$var wire 1 O% q_bar $end
$var wire 1 J% clk $end
$var reg 1 `% q $end
$upscope $end
$scope module DFF3 $end
$var wire 1 S% d $end
$var wire 1 Z% en $end
$var wire 1 O% q_bar $end
$var wire 1 J% clk $end
$var reg 1 _% q $end
$upscope $end
$scope module DFF4 $end
$var wire 1 T% d $end
$var wire 1 Z% en $end
$var wire 1 O% q_bar $end
$var wire 1 J% clk $end
$var reg 1 ^% q $end
$upscope $end
$scope module DFF5 $end
$var wire 1 U% d $end
$var wire 1 Z% en $end
$var wire 1 O% q_bar $end
$var wire 1 J% clk $end
$var reg 1 ]% q $end
$upscope $end
$scope module DFF6 $end
$var wire 1 V% d $end
$var wire 1 Z% en $end
$var wire 1 O% q_bar $end
$var wire 1 J% clk $end
$var reg 1 \% q $end
$upscope $end
$scope module DFF7 $end
$var wire 1 W% d $end
$var wire 1 Z% en $end
$var wire 1 O% q_bar $end
$var wire 1 J% clk $end
$var reg 1 [% q $end
$upscope $end
$upscope $end
$upscope $end
$scope module OR1 $end
$var wire 1 * a $end
$var wire 1 H% b $end
$var wire 1 J% y $end
$upscope $end
$upscope $end
$scope module ZP_BIT1 $end
$var wire 8 c% F8 [7:0] $end
$var wire 1 d% ZP_BAR $end
$var wire 5 e% W [4:0] $end
$scope module U1 $end
$var wire 1 f% a $end
$var wire 1 g% b $end
$var wire 1 h% y $end
$upscope $end
$scope module U2 $end
$var wire 1 i% a $end
$var wire 1 j% b $end
$var wire 1 k% y $end
$upscope $end
$scope module U3 $end
$var wire 1 l% a $end
$var wire 1 m% b $end
$var wire 1 n% y $end
$upscope $end
$scope module U4 $end
$var wire 1 o% a $end
$var wire 1 p% b $end
$var wire 1 q% y $end
$upscope $end
$scope module U5 $end
$var wire 1 r% a $end
$var wire 1 s% b $end
$var wire 1 t% c $end
$var wire 1 u% d $end
$var wire 1 d% y $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xu%
xt%
xs%
xr%
xq%
xp%
xo%
xn%
xm%
xl%
xk%
xj%
xi%
xh%
xg%
xf%
bzxxxx e%
xd%
bx c%
xb%
xa%
x`%
x_%
x^%
x]%
x\%
x[%
xZ%
xY%
1X%
xW%
xV%
xU%
xT%
xS%
xR%
xQ%
xP%
xO%
bx N%
1M%
bx L%
bx K%
xJ%
0I%
xH%
bx G%
xF%
xE%
xD%
xC%
xB%
xA%
x@%
x?%
x>%
x=%
1<%
x;%
x:%
x9%
x8%
x7%
x6%
x5%
x4%
x3%
bx 2%
11%
bx 0%
bx /%
x.%
0-%
x,%
bx +%
x*%
x)%
x(%
x'%
x&%
x%%
x$%
x#%
x"%
x!%
1~$
0}$
0|$
0{$
0z$
0y$
0x$
0w$
0v$
xu$
bx t$
1s$
b0 r$
bx q$
xp$
0o$
b0 n$
xm$
xl$
xk$
xj$
xi$
xh$
xg$
xf$
xe$
xd$
1c$
0b$
0a$
0`$
0_$
0^$
0]$
0\$
0[$
xZ$
bx Y$
1X$
b0 W$
bx V$
xU$
0T$
b0 S$
bx R$
bx Q$
bx P$
bx O$
bx N$
bx M$
bx L$
bx K$
bx J$
1I$
bx H$
bx G$
bx F$
bx E$
bx D$
bx C$
bx B$
bx A$
bx @$
1?$
x>$
x=$
x<$
x;$
x:$
x9$
x8$
x7$
x6$
x5$
14$
x3$
x2$
x1$
x0$
x/$
x.$
x-$
x,$
x+$
bx *$
1)$
bx ($
bx '$
x&$
0%$
x$$
bx #$
x"$
x!$
x~#
x}#
x|#
x{#
xz#
xy#
xx#
xw#
xv#
xu#
xt#
xs#
xr#
xq#
xp#
xo#
xn#
xm#
xl#
xk#
xj#
xi#
xh#
zg#
xf#
ze#
xd#
zc#
xb#
za#
x`#
x_#
x^#
x]#
x\#
x[#
xZ#
xY#
xX#
xW#
xV#
xU#
xT#
xS#
xR#
xQ#
xP#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
z=#
x<#
z;#
x:#
z9#
x8#
z7#
x6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
x.#
x-#
x,#
x+#
x*#
x)#
bx (#
bx '#
x&#
x%#
x$#
x##
bx "#
x!#
x~"
bx }"
bx |"
bx {"
bx z"
bx y"
bx x"
xw"
xv"
xu"
bx t"
bx s"
bx r"
bx q"
bx p"
bx o"
0n"
bx m"
b0 l"
b0 k"
bx j"
xi"
xh"
xg"
xf"
xe"
bx d"
bx c"
b0 b"
bx a"
1`"
bx _"
b0 ^"
bx ]"
x\"
b0 ["
bx Z"
bx Y"
0X"
bx W"
b1111 V"
bx U"
bx T"
b1111 S"
bx R"
bx Q"
1P"
b11111111 O"
bx N"
xM"
xL"
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
xD"
xC"
xB"
xA"
x@"
x?"
x>"
x="
x<"
x;"
x:"
x9"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
x0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
x`
x_
bx ^
bx ]
x\
1[
bx Z
1Y
xX
xW
xV
xU
xT
xS
xR
bx Q
bx P
0O
bx N
xM
bx L
bx K
bx J
bx I
xH
1G
bx F
b0 E
bx D
xC
0B
b11111111 A
1@
bx ?
bx >
x=
bx <
bx ;
b0 :
bx 9
b0 8
b0 7
bx 6
bx 5
x4
x3
x2
bx 1
x0
bx /
bx .
b0xxxxxxxxxxx -
bx ,
bx +
0*
1)
b0 (
0'
1&
b0 %
b0 $
bx #
bx "
bx !
$end
#10
1&$
1U$
1p$
1.%
1J%
1*
#15
b0 L
b0 ^
b0 ]"
b0 a"
b0 d"
1t
1z
1""
1v
1|
1$"
0n
0u
0x
0{
0~
0#"
0&"
0p
1w
1}
1%"
19"
1?"
1E"
1K"
1=
1\"
1o
1m
15"
1r
0C
0N#
0x#
1q
1H
0<#
0:#
18#
16#
15#
0f#
0d#
1b#
1`#
1_#
1,%
1H%
0$$
0`
1a
1b
1c
1i
1h
0R
1S
1T
1i"
0e"
1f"
1g"
1h"
0w"
0v"
b10011 {"
b10011 }"
0u"
b11 |"
b1110 I
b1110 Z
b0 J
b0 Y"
b0 _"
b0 c"
1M
b1110 Q
b1110 Z"
b1101001100 ?
b1101001100 N
b1101001100 j"
b11010011001110100001110 !
b11010011001110100001110 +
b11010011001110100001110 9
b11010011001110100001110 D
b1110 6
b0 5
14
b1110 1
00
02
b10011 /
03
b1101001100 -
b11 .
b0 W"
b0 "
b0 ,
b0 <
b0 K
b0 Q"
b0 T"
01"
00"
1;"
02"
03"
04"
0\
1A"
1G"
1M"
b0 U"
1s
0j
0k
0l
0_
1y
1!"
1'"
b0 R"
0/"
0."
0-"
0,"
0g
0f
0e
b0 P
b0 ]
b0 N"
0d
0)
#20
16$
05$
0&$
0*
#30
1&$
1*
#35
1)
#40
0&$
0*
#50
1n
1p
0t
0z
0""
06"
07"
18"
1:"
0<"
0="
1>"
1@"
0B"
0C"
1D"
1F"
0H"
0I"
1J"
1L"
0w
0}
0%"
09"
0?"
0E"
0K"
0u
0{
0#"
0m
05"
1x
1~
1&"
1C
0H
1<#
1:#
08#
06#
1f#
1d#
0b#
0`#
0,%
0H%
1$$
0a
0b
0c
0i"
0h"
b11100 {"
b11100 }"
b100 |"
b0 I
b0 Z
b110 Q
b110 Z"
b10001110000 ?
b10001110000 N
b10001110000 j"
b100011100000110100000000 !
b100011100000110100000000 +
b100011100000110100000000 9
b100011100000110100000000 D
b0 6
b110 1
b11100 /
b10001110000 -
b100 .
b1110 "
b1110 ,
b1110 <
b1110 K
b1110 Q"
b1110 T"
0y
0!"
0'"
b1110 R"
1f
1e
b1110 P
b1110 ]
b1110 N"
1d
1&$
1*
#60
1>%
1Z%
0=%
0Y%
0.%
0J%
0*
#70
0<#
0:#
18#
16#
0f#
0d#
1b#
1`#
1,%
1H%
1`
1a
1b
1c
0S
0f"
b10011 {"
b10011 }"
b111 |"
b1111 I
b1111 Z
b100 Q
b100 Z"
b11101001100 ?
b11101001100 N
b11101001100 j"
b111010011000100100001111 !
b111010011000100100001111 +
b111010011000100100001111 9
b111010011000100100001111 D
b1111 6
b100 1
b10011 /
b11101001100 -
b111 .
b1111 "
b1111 ,
b1111 <
b1111 K
b1111 Q"
b1111 T"
16"
17"
1t
1u
1z
1{
1""
1#"
19"
1w
1}
1%"
11"
10"
0s
1j
1k
1l
1_
b1111 R"
b1111 P
b1111 ]
b1111 N"
1g
1.%
1J%
1*
#80
0*
#90
xB"
xH"
1n
0o
1p
0r
0v
0|
0$"
x8"
x:"
x>"
x@"
xC"
xD"
xF"
xI"
xJ"
xL"
1E"
1K"
0=
0\"
1m
15"
0C
1H
0a
0b
0c
1R
1S
1i"
1e"
1f"
1h"
b1 I
b1 Z
b1111 Q
b1111 Z"
b111010011001111100000001 !
b111010011001111100000001 +
b111010011001111100000001 9
b111010011001111100000001 D
b1 6
b1111 1
b1 W"
b10000 "
b10000 ,
b10000 <
b10000 K
b10000 Q"
b0 T"
x6"
x7"
x<"
x="
0t
1u
0z
1{
0""
1#"
19"
1?"
1w
1}
1%"
01"
00"
0;"
02"
b1 U"
1s
0j
0k
0l
0_
1y
1!"
1'"
b0 R"
1/"
0g
0f
0e
b10000 P
b10000 ]
b10000 N"
0d
1*
#100
1Z$
b0 D$
b0 G$
1u$
b0 N$
b0 Q$
0m$
0l$
0k$
0j$
0i$
0h$
0g$
b0 t"
b0 A$
b0 V$
b0 Y$
0f$
0*%
0)%
0(%
0'%
0&%
0%%
0$%
b0 s"
b0 K$
b0 q$
b0 t$
0#%
1e$
1"%
0d$
0!%
0U$
0p$
0*
#110
0n
0u
1v
0{
1|
0#"
1$"
06"
07"
18"
1:"
0<"
0="
1>"
1@"
0B"
0C"
1D"
1F"
0H"
0I"
1J"
1L"
0q
0w
0}
0%"
09"
0?"
0E"
0K"
0o
0m
05"
1r
1C
1=
1\"
1N#
1x#
0H
1<#
05#
1f#
0_#
0,%
0H%
0$$
0`
0i
0h
0R
0S
0T
0i"
0e"
0f"
0g"
0h"
b1011 {"
b1011 }"
b0 |"
b0 I
b0 Z
0M
b0 Q
b0 Z"
b101100 ?
b101100 N
b101100 j"
b1011000000000000000 !
b1011000000000000000 +
b1011000000000000000 9
b1011000000000000000 D
b0 6
04
b0 1
b1011 /
b101100 -
b0 .
b10001 "
b10001 ,
b10001 <
b10001 K
b10001 Q"
b1 T"
0s
0j
b1 R"
b10001 P
b10001 ]
b10001 N"
1g
1U$
1p$
1*
#120
0&$
0.%
0J%
0*
#130
1&$
1.%
1J%
1*
#140
0&$
0.%
0J%
0*
#150
1&$
1.%
1J%
1*
#160
0&$
0.%
0J%
0*
#170
1&$
1.%
1J%
1*
#180
0&$
0.%
0J%
0*
#190
1&$
1.%
1J%
1*
#200
0&$
0.%
0J%
0*
#210
1&$
1.%
1J%
1*
#220
0&$
0.%
0J%
0*
#230
1&$
1.%
1J%
1*
#240
0&$
0.%
0J%
0*
#250
1&$
1.%
1J%
1*
#260
0&$
0.%
0J%
0*
#270
1&$
1.%
1J%
1*
#280
0&$
0.%
0J%
0*
#290
1&$
1.%
1J%
1*
#300
0&$
0.%
0J%
0*
#310
1&$
1.%
1J%
1*
#320
0&$
0.%
0J%
0*
#330
1&$
1.%
1J%
1*
#340
0&$
0.%
0J%
0*
#350
1&$
1.%
1J%
1*
#360
0&$
0.%
0J%
0*
#370
1&$
1.%
1J%
1*
#380
0&$
0.%
0J%
0*
#390
1&$
1.%
1J%
1*
#400
0&$
0.%
0J%
0*
#410
1&$
1.%
1J%
1*
#420
0&$
0.%
0J%
0*
#430
1&$
1.%
1J%
1*
#435
1v$
1w$
1]$
b11 %
b11 8
b11 l"
b11 n$
b11 r$
b100 $
b100 7
b100 k"
b100 S$
b100 W$
0&
b1 (
b1 :
b1 E
b1 ["
b1 ^"
b1 b"
#440
0&$
0.%
0J%
0*
#450
1&$
1.%
1J%
1*
#455
1&
#460
0&$
0.%
0J%
0*
#470
1&$
1.%
1J%
1*
#480
0&$
0.%
0J%
0*
#490
1&$
1.%
1J%
1*
#500
0&$
0.%
0J%
0*
#510
1&$
1.%
1J%
1*
#520
0&$
0.%
0J%
0*
#530
1&$
1.%
1J%
1*
#540
0&$
0.%
0J%
0*
#550
1&$
1.%
1J%
1*
#555
0v$
1[$
1\$
b10 %
b10 8
b10 l"
b10 n$
b10 r$
b111 $
b111 7
b111 k"
b111 S$
b111 W$
b10 (
b10 :
b10 E
b10 ["
b10 ^"
b10 b"
#560
0&$
0.%
0J%
0*
#570
1&$
1.%
1J%
1*
#575
0&
#580
0&$
0.%
0J%
0*
#590
1&$
1.%
1J%
1*
#600
0&$
0.%
0J%
0*
#610
1&$
1.%
1J%
1*
#620
0&$
0.%
0J%
0*
#630
1&$
1.%
1J%
1*
#640
0&$
0.%
0J%
0*
#650
1&$
1.%
1J%
1*
#660
0&$
0.%
0J%
0*
#670
1&$
1.%
1J%
1*
#680
0&$
0.%
0J%
0*
#690
1&$
1.%
1J%
1*
#695
