#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x561b9d64a1b0 .scope module, "controller_tb" "controller_tb" 2 11;
 .timescale -9 -12;
v0x561b9d67bda0_0 .net "ALU_src", 0 0, v0x561b9d655ab0_0;  1 drivers
v0x561b9d67be60_0 .net "ab_set", 0 0, v0x561b9d655b50_0;  1 drivers
v0x561b9d67bf30_0 .net "alu_control", 3 0, v0x561b9d67b250_0;  1 drivers
v0x561b9d67c030_0 .var "clk", 0 0;
v0x561b9d67c100_0 .net "const_src", 0 0, v0x561b9d67b3d0_0;  1 drivers
v0x561b9d67c1a0_0 .var "func_code", 10 0;
v0x561b9d67c270_0 .net "mem_read", 0 0, v0x561b9d67b5c0_0;  1 drivers
v0x561b9d67c340_0 .net "mem_write", 0 0, v0x561b9d67b680_0;  1 drivers
v0x561b9d67c410_0 .var "op_code", 5 0;
v0x561b9d67c4e0_0 .net "reg_data", 0 0, v0x561b9d67b820_0;  1 drivers
v0x561b9d67c5b0_0 .net "reg_to_pc", 0 0, v0x561b9d67b8e0_0;  1 drivers
v0x561b9d67c680_0 .net "reg_write", 0 0, v0x561b9d67b9a0_0;  1 drivers
v0x561b9d67c750_0 .net "reg_write_select", 0 0, v0x561b9d67ba60_0;  1 drivers
v0x561b9d67c820_0 .var "reset", 0 0;
S_0x561b9d64a330 .scope module, "uut" "controller" 2 28, 3 11 0, S_0x561b9d64a1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "op_code"
    .port_info 1 /INPUT 11 "func_code"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /OUTPUT 4 "alu_control"
    .port_info 5 /OUTPUT 1 "ab_set"
    .port_info 6 /OUTPUT 1 "reg_write"
    .port_info 7 /OUTPUT 1 "mem_write"
    .port_info 8 /OUTPUT 1 "mem_read"
    .port_info 9 /OUTPUT 1 "ALU_src"
    .port_info 10 /OUTPUT 1 "reg_data"
    .port_info 11 /OUTPUT 1 "const_src"
    .port_info 12 /OUTPUT 1 "reg_to_PC"
    .port_info 13 /OUTPUT 1 "reg_write_select"
v0x561b9d655ab0_0 .var "ALU_src", 0 0;
v0x561b9d655b50_0 .var "ab_set", 0 0;
v0x561b9d67b250_0 .var "alu_control", 3 0;
v0x561b9d67b310_0 .net "clk", 0 0, v0x561b9d67c030_0;  1 drivers
v0x561b9d67b3d0_0 .var "const_src", 0 0;
v0x561b9d67b4e0_0 .net "func_code", 10 0, v0x561b9d67c1a0_0;  1 drivers
v0x561b9d67b5c0_0 .var "mem_read", 0 0;
v0x561b9d67b680_0 .var "mem_write", 0 0;
v0x561b9d67b740_0 .net "op_code", 5 0, v0x561b9d67c410_0;  1 drivers
v0x561b9d67b820_0 .var "reg_data", 0 0;
v0x561b9d67b8e0_0 .var "reg_to_PC", 0 0;
v0x561b9d67b9a0_0 .var "reg_write", 0 0;
v0x561b9d67ba60_0 .var "reg_write_select", 0 0;
v0x561b9d67bb20_0 .net "reset", 0 0, v0x561b9d67c820_0;  1 drivers
E_0x561b9d629b40 .event edge, v0x561b9d67bb20_0, v0x561b9d67b740_0, v0x561b9d67b4e0_0;
    .scope S_0x561b9d64a330;
T_0 ;
    %wait E_0x561b9d629b40;
    %load/vec4 v0x561b9d67bb20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561b9d67b250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d655b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d655ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67ba60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x561b9d67b740_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x561b9d67b4e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 11;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 11;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 11;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 11;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 11;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 11;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 11;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 11;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 11;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 11;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561b9d67b250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d655b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d655ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67ba60_0, 0;
    %jmp T_0.15;
T_0.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561b9d67b250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d655b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d67b9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d655ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d67b820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67ba60_0, 0;
    %jmp T_0.15;
T_0.5 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x561b9d67b250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d655b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d67b9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d655ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d67b820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67ba60_0, 0;
    %jmp T_0.15;
T_0.6 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561b9d67b250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d655b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d67b9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d655ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d67b820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67ba60_0, 0;
    %jmp T_0.15;
T_0.7 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x561b9d67b250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d655b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d67b9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d655ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d67b820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67ba60_0, 0;
    %jmp T_0.15;
T_0.8 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x561b9d67b250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d655b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d67b9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d655ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d67b820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d67b3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67ba60_0, 0;
    %jmp T_0.15;
T_0.9 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x561b9d67b250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d655b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d67b9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d655ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d67b820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d67b3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67ba60_0, 0;
    %jmp T_0.15;
T_0.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x561b9d67b250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d655b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d67b9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d655ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d67b820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67ba60_0, 0;
    %jmp T_0.15;
T_0.11 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x561b9d67b250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d655b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d67b9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d655ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d67b820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67ba60_0, 0;
    %jmp T_0.15;
T_0.12 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x561b9d67b250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d655b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d67b9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d655ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d67b820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d67b3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67ba60_0, 0;
    %jmp T_0.15;
T_0.13 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x561b9d67b250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d655b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d67b9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d655ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d67b820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67ba60_0, 0;
    %jmp T_0.15;
T_0.15 ;
    %pop/vec4 1;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x561b9d67b740_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561b9d67b250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d655b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d655ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67ba60_0, 0;
    %jmp T_0.29;
T_0.16 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561b9d67b250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d655b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d67b9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d655ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d67b820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67ba60_0, 0;
    %jmp T_0.29;
T_0.17 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x561b9d67b250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d655b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d67b9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d655ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d67b820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67ba60_0, 0;
    %jmp T_0.29;
T_0.18 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x561b9d67b250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d655b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d67b9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d67b5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d655ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d67ba60_0, 0;
    %jmp T_0.29;
T_0.19 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x561b9d67b250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d655b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d67b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d655ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d67ba60_0, 0;
    %jmp T_0.29;
T_0.20 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x561b9d67b250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d655b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d655ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67ba60_0, 0;
    %jmp T_0.29;
T_0.21 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x561b9d67b250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d655b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d655ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67ba60_0, 0;
    %jmp T_0.29;
T_0.22 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x561b9d67b250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d655b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d655ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d67b820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67ba60_0, 0;
    %jmp T_0.29;
T_0.23 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x561b9d67b250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d655b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d655ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67ba60_0, 0;
    %jmp T_0.29;
T_0.24 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x561b9d67b250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d655b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d655ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67ba60_0, 0;
    %jmp T_0.29;
T_0.25 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561b9d67b250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d655b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d67b9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d655ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b3d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d67b8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67ba60_0, 0;
    %jmp T_0.29;
T_0.26 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x561b9d67b250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d655b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d655ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67ba60_0, 0;
    %jmp T_0.29;
T_0.27 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x561b9d67b250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d655b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b9d655ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67b8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b9d67ba60_0, 0;
    %jmp T_0.29;
T_0.29 ;
    %pop/vec4 1;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x561b9d64a1b0;
T_1 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x561b9d67c410_0, 0, 6;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x561b9d67c1a0_0, 0, 11;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b9d67c030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b9d67c820_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 54 "$monitor", "op_code=%d, alu_control=%d, ab_set=%d, reg_write=%d, mem_write=%d, ALU_src=%d, reg_data=%d, const_src=%d, reg_to_pc=%d, reg_write_select=%d, mem_read=%d", v0x561b9d67c410_0, v0x561b9d67bf30_0, v0x561b9d67be60_0, v0x561b9d67c680_0, v0x561b9d67c340_0, v0x561b9d67bda0_0, v0x561b9d67c4e0_0, v0x561b9d67c100_0, v0x561b9d67c5b0_0, v0x561b9d67c750_0, v0x561b9d67c270_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x561b9d67c410_0, 0, 6;
    %load/vec4 v0x561b9d67c030_0;
    %inv;
    %store/vec4 v0x561b9d67c030_0, 0, 1;
    %load/vec4 v0x561b9d67c030_0;
    %inv;
    %store/vec4 v0x561b9d67c030_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x561b9d67c410_0, 0, 6;
    %load/vec4 v0x561b9d67c030_0;
    %inv;
    %store/vec4 v0x561b9d67c030_0, 0, 1;
    %load/vec4 v0x561b9d67c030_0;
    %inv;
    %store/vec4 v0x561b9d67c030_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x561b9d67c410_0, 0, 6;
    %load/vec4 v0x561b9d67c030_0;
    %inv;
    %store/vec4 v0x561b9d67c030_0, 0, 1;
    %load/vec4 v0x561b9d67c030_0;
    %inv;
    %store/vec4 v0x561b9d67c030_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x561b9d67c410_0, 0, 6;
    %load/vec4 v0x561b9d67c030_0;
    %inv;
    %store/vec4 v0x561b9d67c030_0, 0, 1;
    %load/vec4 v0x561b9d67c030_0;
    %inv;
    %store/vec4 v0x561b9d67c030_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x561b9d67c410_0, 0, 6;
    %load/vec4 v0x561b9d67c030_0;
    %inv;
    %store/vec4 v0x561b9d67c030_0, 0, 1;
    %load/vec4 v0x561b9d67c030_0;
    %inv;
    %store/vec4 v0x561b9d67c030_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x561b9d67c410_0, 0, 6;
    %load/vec4 v0x561b9d67c030_0;
    %inv;
    %store/vec4 v0x561b9d67c030_0, 0, 1;
    %load/vec4 v0x561b9d67c030_0;
    %inv;
    %store/vec4 v0x561b9d67c030_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x561b9d67c410_0, 0, 6;
    %load/vec4 v0x561b9d67c030_0;
    %inv;
    %store/vec4 v0x561b9d67c030_0, 0, 1;
    %load/vec4 v0x561b9d67c030_0;
    %inv;
    %store/vec4 v0x561b9d67c030_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x561b9d67c410_0, 0, 6;
    %load/vec4 v0x561b9d67c030_0;
    %inv;
    %store/vec4 v0x561b9d67c030_0, 0, 1;
    %load/vec4 v0x561b9d67c030_0;
    %inv;
    %store/vec4 v0x561b9d67c030_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x561b9d67c410_0, 0, 6;
    %load/vec4 v0x561b9d67c030_0;
    %inv;
    %store/vec4 v0x561b9d67c030_0, 0, 1;
    %load/vec4 v0x561b9d67c030_0;
    %inv;
    %store/vec4 v0x561b9d67c030_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x561b9d67c410_0, 0, 6;
    %load/vec4 v0x561b9d67c030_0;
    %inv;
    %store/vec4 v0x561b9d67c030_0, 0, 1;
    %load/vec4 v0x561b9d67c030_0;
    %inv;
    %store/vec4 v0x561b9d67c030_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x561b9d67c410_0, 0, 6;
    %load/vec4 v0x561b9d67c030_0;
    %inv;
    %store/vec4 v0x561b9d67c030_0, 0, 1;
    %load/vec4 v0x561b9d67c030_0;
    %inv;
    %store/vec4 v0x561b9d67c030_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x561b9d67c410_0, 0, 6;
    %load/vec4 v0x561b9d67c030_0;
    %inv;
    %store/vec4 v0x561b9d67c030_0, 0, 1;
    %load/vec4 v0x561b9d67c030_0;
    %inv;
    %store/vec4 v0x561b9d67c030_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x561b9d67c410_0, 0, 6;
    %load/vec4 v0x561b9d67c030_0;
    %inv;
    %store/vec4 v0x561b9d67c030_0, 0, 1;
    %load/vec4 v0x561b9d67c030_0;
    %inv;
    %store/vec4 v0x561b9d67c030_0, 0, 1;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "controller_tb.v";
    "controller.v";
