# //  ModelSim SE-64 10.6c Jul 25 2017Linux 4.13.0-36-generic
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {TB_MODULE_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.TB_MODULE 
# Start time: 19:49:07 on Nov 20,2023
# ** Error: (vsim-7) Failed to open info file "/zwork/dd_/tut_vhdlcomb02_given/VHDLComb02_ex03/VHDLComb02_ex03/VHDLComb02_ex03.sim/sim_1/behav/modelsim/modelsim_lib/msim/xil_defaultlib/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "/zwork/dd_/tut_vhdlcomb02_given/VHDLComb02_ex03/VHDLComb02_ex03/VHDLComb02_ex03.sim/sim_1/behav/modelsim/modelsim_lib/msim/xil_defaultlib/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): ../../../../VHDLComb02_ex03.srcs/sources_1/imports/hdl/module.vhd(23): (vopt-1270) Bad default binding for component instance "sevenseg_inst: sevenseg".
#  (Component port "bin" is not on the entity.)
# ** Warning: ../../../../VHDLComb02_ex03.srcs/sources_1/imports/hdl/module.vhd(23): (vopt-3473) Component instance "/TB_MODULE/DUT/sevenseg_inst : sevenseg" is not bound.
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./TB_MODULE_simulate.do PAUSED at line 9
# End time: 20:05:09 on Nov 20,2023, Elapsed time: 0:16:02
# Errors: 2, Warnings: 0
