{
  "module_name": "ethtool.h",
  "hash_id": "1a76a2413646c50b605e81c7f68b000b530419f0907f76627391becd60faee04",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/linux/ethtool.h",
  "human_readable_source": " \n \n\n#ifndef _UAPI_LINUX_ETHTOOL_H\n#define _UAPI_LINUX_ETHTOOL_H\n\n#include <linux/const.h>\n#include <linux/types.h>\n#include <linux/if_ether.h>\n\n#ifndef __KERNEL__\n#include <limits.h>  \n#endif\n\n \n\n \n\n \nstruct ethtool_cmd {\n\t__u32\tcmd;\n\t__u32\tsupported;\n\t__u32\tadvertising;\n\t__u16\tspeed;\n\t__u8\tduplex;\n\t__u8\tport;\n\t__u8\tphy_address;\n\t__u8\ttransceiver;\n\t__u8\tautoneg;\n\t__u8\tmdio_support;\n\t__u32\tmaxtxpkt;\n\t__u32\tmaxrxpkt;\n\t__u16\tspeed_hi;\n\t__u8\teth_tp_mdix;\n\t__u8\teth_tp_mdix_ctrl;\n\t__u32\tlp_advertising;\n\t__u32\treserved[2];\n};\n\nstatic inline void ethtool_cmd_speed_set(struct ethtool_cmd *ep,\n\t\t\t\t\t __u32 speed)\n{\n\tep->speed = (__u16)(speed & 0xFFFF);\n\tep->speed_hi = (__u16)(speed >> 16);\n}\n\nstatic inline __u32 ethtool_cmd_speed(const struct ethtool_cmd *ep)\n{\n\treturn (ep->speed_hi << 16) | ep->speed;\n}\n\n \n#define ETH_MDIO_SUPPORTS_C22\t1\n\n \n#define ETH_MDIO_SUPPORTS_C45\t2\n\n#define ETHTOOL_FWVERS_LEN\t32\n#define ETHTOOL_BUSINFO_LEN\t32\n#define ETHTOOL_EROMVERS_LEN\t32\n\n \nstruct ethtool_drvinfo {\n\t__u32\tcmd;\n\tchar\tdriver[32];\n\tchar\tversion[32];\n\tchar\tfw_version[ETHTOOL_FWVERS_LEN];\n\tchar\tbus_info[ETHTOOL_BUSINFO_LEN];\n\tchar\terom_version[ETHTOOL_EROMVERS_LEN];\n\tchar\treserved2[12];\n\t__u32\tn_priv_flags;\n\t__u32\tn_stats;\n\t__u32\ttestinfo_len;\n\t__u32\teedump_len;\n\t__u32\tregdump_len;\n};\n\n#define SOPASS_MAX\t6\n\n \nstruct ethtool_wolinfo {\n\t__u32\tcmd;\n\t__u32\tsupported;\n\t__u32\twolopts;\n\t__u8\tsopass[SOPASS_MAX];\n};\n\n \nstruct ethtool_value {\n\t__u32\tcmd;\n\t__u32\tdata;\n};\n\n#define PFC_STORM_PREVENTION_AUTO\t0xffff\n#define PFC_STORM_PREVENTION_DISABLE\t0\n\nenum tunable_id {\n\tETHTOOL_ID_UNSPEC,\n\tETHTOOL_RX_COPYBREAK,\n\tETHTOOL_TX_COPYBREAK,\n\tETHTOOL_PFC_PREVENTION_TOUT,  \n\tETHTOOL_TX_COPYBREAK_BUF_SIZE,\n\t \n\t__ETHTOOL_TUNABLE_COUNT,\n};\n\nenum tunable_type_id {\n\tETHTOOL_TUNABLE_UNSPEC,\n\tETHTOOL_TUNABLE_U8,\n\tETHTOOL_TUNABLE_U16,\n\tETHTOOL_TUNABLE_U32,\n\tETHTOOL_TUNABLE_U64,\n\tETHTOOL_TUNABLE_STRING,\n\tETHTOOL_TUNABLE_S8,\n\tETHTOOL_TUNABLE_S16,\n\tETHTOOL_TUNABLE_S32,\n\tETHTOOL_TUNABLE_S64,\n};\n\nstruct ethtool_tunable {\n\t__u32\tcmd;\n\t__u32\tid;\n\t__u32\ttype_id;\n\t__u32\tlen;\n\tvoid\t*data[];\n};\n\n#define DOWNSHIFT_DEV_DEFAULT_COUNT\t0xff\n#define DOWNSHIFT_DEV_DISABLE\t\t0\n\n \n#define ETHTOOL_PHY_FAST_LINK_DOWN_ON\t0\n#define ETHTOOL_PHY_FAST_LINK_DOWN_OFF\t0xff\n\n \n#define ETHTOOL_PHY_EDPD_DFLT_TX_MSECS\t\t0xffff\n#define ETHTOOL_PHY_EDPD_NO_TX\t\t\t0xfffe\n#define ETHTOOL_PHY_EDPD_DISABLE\t\t0\n\nenum phy_tunable_id {\n\tETHTOOL_PHY_ID_UNSPEC,\n\tETHTOOL_PHY_DOWNSHIFT,\n\tETHTOOL_PHY_FAST_LINK_DOWN,\n\tETHTOOL_PHY_EDPD,\n\t \n\t__ETHTOOL_PHY_TUNABLE_COUNT,\n};\n\n \nstruct ethtool_regs {\n\t__u32\tcmd;\n\t__u32\tversion;\n\t__u32\tlen;\n\t__u8\tdata[];\n};\n\n \nstruct ethtool_eeprom {\n\t__u32\tcmd;\n\t__u32\tmagic;\n\t__u32\toffset;\n\t__u32\tlen;\n\t__u8\tdata[];\n};\n\n \nstruct ethtool_eee {\n\t__u32\tcmd;\n\t__u32\tsupported;\n\t__u32\tadvertised;\n\t__u32\tlp_advertised;\n\t__u32\teee_active;\n\t__u32\teee_enabled;\n\t__u32\ttx_lpi_enabled;\n\t__u32\ttx_lpi_timer;\n\t__u32\treserved[2];\n};\n\n \nstruct ethtool_modinfo {\n\t__u32   cmd;\n\t__u32   type;\n\t__u32   eeprom_len;\n\t__u32   reserved[8];\n};\n\n \nstruct ethtool_coalesce {\n\t__u32\tcmd;\n\t__u32\trx_coalesce_usecs;\n\t__u32\trx_max_coalesced_frames;\n\t__u32\trx_coalesce_usecs_irq;\n\t__u32\trx_max_coalesced_frames_irq;\n\t__u32\ttx_coalesce_usecs;\n\t__u32\ttx_max_coalesced_frames;\n\t__u32\ttx_coalesce_usecs_irq;\n\t__u32\ttx_max_coalesced_frames_irq;\n\t__u32\tstats_block_coalesce_usecs;\n\t__u32\tuse_adaptive_rx_coalesce;\n\t__u32\tuse_adaptive_tx_coalesce;\n\t__u32\tpkt_rate_low;\n\t__u32\trx_coalesce_usecs_low;\n\t__u32\trx_max_coalesced_frames_low;\n\t__u32\ttx_coalesce_usecs_low;\n\t__u32\ttx_max_coalesced_frames_low;\n\t__u32\tpkt_rate_high;\n\t__u32\trx_coalesce_usecs_high;\n\t__u32\trx_max_coalesced_frames_high;\n\t__u32\ttx_coalesce_usecs_high;\n\t__u32\ttx_max_coalesced_frames_high;\n\t__u32\trate_sample_interval;\n};\n\n \nstruct ethtool_ringparam {\n\t__u32\tcmd;\n\t__u32\trx_max_pending;\n\t__u32\trx_mini_max_pending;\n\t__u32\trx_jumbo_max_pending;\n\t__u32\ttx_max_pending;\n\t__u32\trx_pending;\n\t__u32\trx_mini_pending;\n\t__u32\trx_jumbo_pending;\n\t__u32\ttx_pending;\n};\n\n \n\nstruct ethtool_channels {\n\t__u32\tcmd;\n\t__u32\tmax_rx;\n\t__u32\tmax_tx;\n\t__u32\tmax_other;\n\t__u32\tmax_combined;\n\t__u32\trx_count;\n\t__u32\ttx_count;\n\t__u32\tother_count;\n\t__u32\tcombined_count;\n};\n\n \nstruct ethtool_pauseparam {\n\t__u32\tcmd;\n\t__u32\tautoneg;\n\t__u32\trx_pause;\n\t__u32\ttx_pause;\n};\n\n \nenum ethtool_link_ext_state {\n\tETHTOOL_LINK_EXT_STATE_AUTONEG,\n\tETHTOOL_LINK_EXT_STATE_LINK_TRAINING_FAILURE,\n\tETHTOOL_LINK_EXT_STATE_LINK_LOGICAL_MISMATCH,\n\tETHTOOL_LINK_EXT_STATE_BAD_SIGNAL_INTEGRITY,\n\tETHTOOL_LINK_EXT_STATE_NO_CABLE,\n\tETHTOOL_LINK_EXT_STATE_CABLE_ISSUE,\n\tETHTOOL_LINK_EXT_STATE_EEPROM_ISSUE,\n\tETHTOOL_LINK_EXT_STATE_CALIBRATION_FAILURE,\n\tETHTOOL_LINK_EXT_STATE_POWER_BUDGET_EXCEEDED,\n\tETHTOOL_LINK_EXT_STATE_OVERHEAT,\n\tETHTOOL_LINK_EXT_STATE_MODULE,\n};\n\n \nenum ethtool_link_ext_substate_autoneg {\n\tETHTOOL_LINK_EXT_SUBSTATE_AN_NO_PARTNER_DETECTED = 1,\n\tETHTOOL_LINK_EXT_SUBSTATE_AN_ACK_NOT_RECEIVED,\n\tETHTOOL_LINK_EXT_SUBSTATE_AN_NEXT_PAGE_EXCHANGE_FAILED,\n\tETHTOOL_LINK_EXT_SUBSTATE_AN_NO_PARTNER_DETECTED_FORCE_MODE,\n\tETHTOOL_LINK_EXT_SUBSTATE_AN_FEC_MISMATCH_DURING_OVERRIDE,\n\tETHTOOL_LINK_EXT_SUBSTATE_AN_NO_HCD,\n};\n\n \nenum ethtool_link_ext_substate_link_training {\n\tETHTOOL_LINK_EXT_SUBSTATE_LT_KR_FRAME_LOCK_NOT_ACQUIRED = 1,\n\tETHTOOL_LINK_EXT_SUBSTATE_LT_KR_LINK_INHIBIT_TIMEOUT,\n\tETHTOOL_LINK_EXT_SUBSTATE_LT_KR_LINK_PARTNER_DID_NOT_SET_RECEIVER_READY,\n\tETHTOOL_LINK_EXT_SUBSTATE_LT_REMOTE_FAULT,\n};\n\n \nenum ethtool_link_ext_substate_link_logical_mismatch {\n\tETHTOOL_LINK_EXT_SUBSTATE_LLM_PCS_DID_NOT_ACQUIRE_BLOCK_LOCK = 1,\n\tETHTOOL_LINK_EXT_SUBSTATE_LLM_PCS_DID_NOT_ACQUIRE_AM_LOCK,\n\tETHTOOL_LINK_EXT_SUBSTATE_LLM_PCS_DID_NOT_GET_ALIGN_STATUS,\n\tETHTOOL_LINK_EXT_SUBSTATE_LLM_FC_FEC_IS_NOT_LOCKED,\n\tETHTOOL_LINK_EXT_SUBSTATE_LLM_RS_FEC_IS_NOT_LOCKED,\n};\n\n \nenum ethtool_link_ext_substate_bad_signal_integrity {\n\tETHTOOL_LINK_EXT_SUBSTATE_BSI_LARGE_NUMBER_OF_PHYSICAL_ERRORS = 1,\n\tETHTOOL_LINK_EXT_SUBSTATE_BSI_UNSUPPORTED_RATE,\n\tETHTOOL_LINK_EXT_SUBSTATE_BSI_SERDES_REFERENCE_CLOCK_LOST,\n\tETHTOOL_LINK_EXT_SUBSTATE_BSI_SERDES_ALOS,\n};\n\n \nenum ethtool_link_ext_substate_cable_issue {\n\tETHTOOL_LINK_EXT_SUBSTATE_CI_UNSUPPORTED_CABLE = 1,\n\tETHTOOL_LINK_EXT_SUBSTATE_CI_CABLE_TEST_FAILURE,\n};\n\n \nenum ethtool_link_ext_substate_module {\n\tETHTOOL_LINK_EXT_SUBSTATE_MODULE_CMIS_NOT_READY = 1,\n};\n\n#define ETH_GSTRING_LEN\t\t32\n\n \nenum ethtool_stringset {\n\tETH_SS_TEST\t\t= 0,\n\tETH_SS_STATS,\n\tETH_SS_PRIV_FLAGS,\n\tETH_SS_NTUPLE_FILTERS,\n\tETH_SS_FEATURES,\n\tETH_SS_RSS_HASH_FUNCS,\n\tETH_SS_TUNABLES,\n\tETH_SS_PHY_STATS,\n\tETH_SS_PHY_TUNABLES,\n\tETH_SS_LINK_MODES,\n\tETH_SS_MSG_CLASSES,\n\tETH_SS_WOL_MODES,\n\tETH_SS_SOF_TIMESTAMPING,\n\tETH_SS_TS_TX_TYPES,\n\tETH_SS_TS_RX_FILTERS,\n\tETH_SS_UDP_TUNNEL_TYPES,\n\tETH_SS_STATS_STD,\n\tETH_SS_STATS_ETH_PHY,\n\tETH_SS_STATS_ETH_MAC,\n\tETH_SS_STATS_ETH_CTRL,\n\tETH_SS_STATS_RMON,\n\n\t \n\tETH_SS_COUNT\n};\n\n \nenum ethtool_mac_stats_src {\n\tETHTOOL_MAC_STATS_SRC_AGGREGATE,\n\tETHTOOL_MAC_STATS_SRC_EMAC,\n\tETHTOOL_MAC_STATS_SRC_PMAC,\n};\n\n \nenum ethtool_module_power_mode_policy {\n\tETHTOOL_MODULE_POWER_MODE_POLICY_HIGH = 1,\n\tETHTOOL_MODULE_POWER_MODE_POLICY_AUTO,\n};\n\n \nenum ethtool_module_power_mode {\n\tETHTOOL_MODULE_POWER_MODE_LOW = 1,\n\tETHTOOL_MODULE_POWER_MODE_HIGH,\n};\n\n \nenum ethtool_podl_pse_admin_state {\n\tETHTOOL_PODL_PSE_ADMIN_STATE_UNKNOWN = 1,\n\tETHTOOL_PODL_PSE_ADMIN_STATE_DISABLED,\n\tETHTOOL_PODL_PSE_ADMIN_STATE_ENABLED,\n};\n\n \nenum ethtool_podl_pse_pw_d_status {\n\tETHTOOL_PODL_PSE_PW_D_STATUS_UNKNOWN = 1,\n\tETHTOOL_PODL_PSE_PW_D_STATUS_DISABLED,\n\tETHTOOL_PODL_PSE_PW_D_STATUS_SEARCHING,\n\tETHTOOL_PODL_PSE_PW_D_STATUS_DELIVERING,\n\tETHTOOL_PODL_PSE_PW_D_STATUS_SLEEP,\n\tETHTOOL_PODL_PSE_PW_D_STATUS_IDLE,\n\tETHTOOL_PODL_PSE_PW_D_STATUS_ERROR,\n};\n\n \nenum ethtool_mm_verify_status {\n\tETHTOOL_MM_VERIFY_STATUS_UNKNOWN,\n\tETHTOOL_MM_VERIFY_STATUS_INITIAL,\n\tETHTOOL_MM_VERIFY_STATUS_VERIFYING,\n\tETHTOOL_MM_VERIFY_STATUS_SUCCEEDED,\n\tETHTOOL_MM_VERIFY_STATUS_FAILED,\n\tETHTOOL_MM_VERIFY_STATUS_DISABLED,\n};\n\n \nstruct ethtool_gstrings {\n\t__u32\tcmd;\n\t__u32\tstring_set;\n\t__u32\tlen;\n\t__u8\tdata[];\n};\n\n \nstruct ethtool_sset_info {\n\t__u32\tcmd;\n\t__u32\treserved;\n\t__u64\tsset_mask;\n\t__u32\tdata[];\n};\n\n \n\nenum ethtool_test_flags {\n\tETH_TEST_FL_OFFLINE\t= (1 << 0),\n\tETH_TEST_FL_FAILED\t= (1 << 1),\n\tETH_TEST_FL_EXTERNAL_LB\t= (1 << 2),\n\tETH_TEST_FL_EXTERNAL_LB_DONE\t= (1 << 3),\n};\n\n \nstruct ethtool_test {\n\t__u32\tcmd;\n\t__u32\tflags;\n\t__u32\treserved;\n\t__u32\tlen;\n\t__u64\tdata[];\n};\n\n \nstruct ethtool_stats {\n\t__u32\tcmd;\n\t__u32\tn_stats;\n\t__u64\tdata[];\n};\n\n \nstruct ethtool_perm_addr {\n\t__u32\tcmd;\n\t__u32\tsize;\n\t__u8\tdata[];\n};\n\n \nenum ethtool_flags {\n\tETH_FLAG_TXVLAN\t\t= (1 << 7),\t \n\tETH_FLAG_RXVLAN\t\t= (1 << 8),\t \n\tETH_FLAG_LRO\t\t= (1 << 15),\t \n\tETH_FLAG_NTUPLE\t\t= (1 << 27),\t \n\tETH_FLAG_RXHASH\t\t= (1 << 28),\n};\n\n \n\n \nstruct ethtool_tcpip4_spec {\n\t__be32\tip4src;\n\t__be32\tip4dst;\n\t__be16\tpsrc;\n\t__be16\tpdst;\n\t__u8    tos;\n};\n\n \nstruct ethtool_ah_espip4_spec {\n\t__be32\tip4src;\n\t__be32\tip4dst;\n\t__be32\tspi;\n\t__u8    tos;\n};\n\n#define\tETH_RX_NFC_IP4\t1\n\n \nstruct ethtool_usrip4_spec {\n\t__be32\tip4src;\n\t__be32\tip4dst;\n\t__be32\tl4_4_bytes;\n\t__u8    tos;\n\t__u8    ip_ver;\n\t__u8    proto;\n};\n\n \nstruct ethtool_tcpip6_spec {\n\t__be32\tip6src[4];\n\t__be32\tip6dst[4];\n\t__be16\tpsrc;\n\t__be16\tpdst;\n\t__u8    tclass;\n};\n\n \nstruct ethtool_ah_espip6_spec {\n\t__be32\tip6src[4];\n\t__be32\tip6dst[4];\n\t__be32\tspi;\n\t__u8    tclass;\n};\n\n \nstruct ethtool_usrip6_spec {\n\t__be32\tip6src[4];\n\t__be32\tip6dst[4];\n\t__be32\tl4_4_bytes;\n\t__u8    tclass;\n\t__u8    l4_proto;\n};\n\nunion ethtool_flow_union {\n\tstruct ethtool_tcpip4_spec\t\ttcp_ip4_spec;\n\tstruct ethtool_tcpip4_spec\t\tudp_ip4_spec;\n\tstruct ethtool_tcpip4_spec\t\tsctp_ip4_spec;\n\tstruct ethtool_ah_espip4_spec\t\tah_ip4_spec;\n\tstruct ethtool_ah_espip4_spec\t\tesp_ip4_spec;\n\tstruct ethtool_usrip4_spec\t\tusr_ip4_spec;\n\tstruct ethtool_tcpip6_spec\t\ttcp_ip6_spec;\n\tstruct ethtool_tcpip6_spec\t\tudp_ip6_spec;\n\tstruct ethtool_tcpip6_spec\t\tsctp_ip6_spec;\n\tstruct ethtool_ah_espip6_spec\t\tah_ip6_spec;\n\tstruct ethtool_ah_espip6_spec\t\tesp_ip6_spec;\n\tstruct ethtool_usrip6_spec\t\tusr_ip6_spec;\n\tstruct ethhdr\t\t\t\tether_spec;\n\t__u8\t\t\t\t\thdata[52];\n};\n\n \nstruct ethtool_flow_ext {\n\t__u8\t\tpadding[2];\n\tunsigned char\th_dest[ETH_ALEN];\n\t__be16\t\tvlan_etype;\n\t__be16\t\tvlan_tci;\n\t__be32\t\tdata[2];\n};\n\n \nstruct ethtool_rx_flow_spec {\n\t__u32\t\tflow_type;\n\tunion ethtool_flow_union h_u;\n\tstruct ethtool_flow_ext h_ext;\n\tunion ethtool_flow_union m_u;\n\tstruct ethtool_flow_ext m_ext;\n\t__u64\t\tring_cookie;\n\t__u32\t\tlocation;\n};\n\n \n#define ETHTOOL_RX_FLOW_SPEC_RING\t0x00000000FFFFFFFFLL\n#define ETHTOOL_RX_FLOW_SPEC_RING_VF\t0x000000FF00000000LL\n#define ETHTOOL_RX_FLOW_SPEC_RING_VF_OFF 32\nstatic inline __u64 ethtool_get_flow_spec_ring(__u64 ring_cookie)\n{\n\treturn ETHTOOL_RX_FLOW_SPEC_RING & ring_cookie;\n}\n\nstatic inline __u64 ethtool_get_flow_spec_ring_vf(__u64 ring_cookie)\n{\n\treturn (ETHTOOL_RX_FLOW_SPEC_RING_VF & ring_cookie) >>\n\t\t\t\tETHTOOL_RX_FLOW_SPEC_RING_VF_OFF;\n}\n\n \nstruct ethtool_rxnfc {\n\t__u32\t\t\t\tcmd;\n\t__u32\t\t\t\tflow_type;\n\t__u64\t\t\t\tdata;\n\tstruct ethtool_rx_flow_spec\tfs;\n\tunion {\n\t\t__u32\t\t\trule_cnt;\n\t\t__u32\t\t\trss_context;\n\t};\n\t__u32\t\t\t\trule_locs[];\n};\n\n\n \nstruct ethtool_rxfh_indir {\n\t__u32\tcmd;\n\t__u32\tsize;\n\t__u32\tring_index[];\n};\n\n \nstruct ethtool_rxfh {\n\t__u32   cmd;\n\t__u32\trss_context;\n\t__u32   indir_size;\n\t__u32   key_size;\n\t__u8\thfunc;\n\t__u8\trsvd8[3];\n\t__u32\trsvd32;\n\t__u32   rss_config[];\n};\n#define ETH_RXFH_CONTEXT_ALLOC\t\t0xffffffff\n#define ETH_RXFH_INDIR_NO_CHANGE\t0xffffffff\n\n \nstruct ethtool_rx_ntuple_flow_spec {\n\t__u32\t\t flow_type;\n\tunion {\n\t\tstruct ethtool_tcpip4_spec\t\ttcp_ip4_spec;\n\t\tstruct ethtool_tcpip4_spec\t\tudp_ip4_spec;\n\t\tstruct ethtool_tcpip4_spec\t\tsctp_ip4_spec;\n\t\tstruct ethtool_ah_espip4_spec\t\tah_ip4_spec;\n\t\tstruct ethtool_ah_espip4_spec\t\tesp_ip4_spec;\n\t\tstruct ethtool_usrip4_spec\t\tusr_ip4_spec;\n\t\tstruct ethhdr\t\t\t\tether_spec;\n\t\t__u8\t\t\t\t\thdata[72];\n\t} h_u, m_u;\n\n\t__u16\t        vlan_tag;\n\t__u16\t        vlan_tag_mask;\n\t__u64\t\tdata;\n\t__u64\t\tdata_mask;\n\n\t__s32\t\taction;\n#define ETHTOOL_RXNTUPLE_ACTION_DROP\t(-1)\t \n#define ETHTOOL_RXNTUPLE_ACTION_CLEAR\t(-2)\t \n};\n\n \nstruct ethtool_rx_ntuple {\n\t__u32\t\t\t\t\tcmd;\n\tstruct ethtool_rx_ntuple_flow_spec\tfs;\n};\n\n#define ETHTOOL_FLASH_MAX_FILENAME\t128\nenum ethtool_flash_op_type {\n\tETHTOOL_FLASH_ALL_REGIONS\t= 0,\n};\n\n \nstruct ethtool_flash {\n\t__u32\tcmd;\n\t__u32\tregion;\n\tchar\tdata[ETHTOOL_FLASH_MAX_FILENAME];\n};\n\n \nstruct ethtool_dump {\n\t__u32\tcmd;\n\t__u32\tversion;\n\t__u32\tflag;\n\t__u32\tlen;\n\t__u8\tdata[];\n};\n\n#define ETH_FW_DUMP_DISABLE 0\n\n \n\n \nstruct ethtool_get_features_block {\n\t__u32\tavailable;\n\t__u32\trequested;\n\t__u32\tactive;\n\t__u32\tnever_changed;\n};\n\n \nstruct ethtool_gfeatures {\n\t__u32\tcmd;\n\t__u32\tsize;\n\tstruct ethtool_get_features_block features[];\n};\n\n \nstruct ethtool_set_features_block {\n\t__u32\tvalid;\n\t__u32\trequested;\n};\n\n \nstruct ethtool_sfeatures {\n\t__u32\tcmd;\n\t__u32\tsize;\n\tstruct ethtool_set_features_block features[];\n};\n\n \nstruct ethtool_ts_info {\n\t__u32\tcmd;\n\t__u32\tso_timestamping;\n\t__s32\tphc_index;\n\t__u32\ttx_types;\n\t__u32\ttx_reserved[3];\n\t__u32\trx_filters;\n\t__u32\trx_reserved[3];\n};\n\n \nenum ethtool_sfeatures_retval_bits {\n\tETHTOOL_F_UNSUPPORTED__BIT,\n\tETHTOOL_F_WISH__BIT,\n\tETHTOOL_F_COMPAT__BIT,\n};\n\n#define ETHTOOL_F_UNSUPPORTED   (1 << ETHTOOL_F_UNSUPPORTED__BIT)\n#define ETHTOOL_F_WISH          (1 << ETHTOOL_F_WISH__BIT)\n#define ETHTOOL_F_COMPAT        (1 << ETHTOOL_F_COMPAT__BIT)\n\n#define MAX_NUM_QUEUE\t\t4096\n\n \nstruct ethtool_per_queue_op {\n\t__u32\tcmd;\n\t__u32\tsub_command;\n\t__u32\tqueue_mask[__KERNEL_DIV_ROUND_UP(MAX_NUM_QUEUE, 32)];\n\tchar\tdata[];\n};\n\n \nstruct ethtool_fecparam {\n\t__u32   cmd;\n\t \n\t__u32   active_fec;\n\t__u32   fec;\n\t__u32   reserved;\n};\n\n \nenum ethtool_fec_config_bits {\n\tETHTOOL_FEC_NONE_BIT,\n\tETHTOOL_FEC_AUTO_BIT,\n\tETHTOOL_FEC_OFF_BIT,\n\tETHTOOL_FEC_RS_BIT,\n\tETHTOOL_FEC_BASER_BIT,\n\tETHTOOL_FEC_LLRS_BIT,\n};\n\n#define ETHTOOL_FEC_NONE\t\t(1 << ETHTOOL_FEC_NONE_BIT)\n#define ETHTOOL_FEC_AUTO\t\t(1 << ETHTOOL_FEC_AUTO_BIT)\n#define ETHTOOL_FEC_OFF\t\t\t(1 << ETHTOOL_FEC_OFF_BIT)\n#define ETHTOOL_FEC_RS\t\t\t(1 << ETHTOOL_FEC_RS_BIT)\n#define ETHTOOL_FEC_BASER\t\t(1 << ETHTOOL_FEC_BASER_BIT)\n#define ETHTOOL_FEC_LLRS\t\t(1 << ETHTOOL_FEC_LLRS_BIT)\n\n \n#define ETHTOOL_GSET\t\t0x00000001  \n#define ETHTOOL_SSET\t\t0x00000002  \n#define ETHTOOL_GDRVINFO\t0x00000003  \n#define ETHTOOL_GREGS\t\t0x00000004  \n#define ETHTOOL_GWOL\t\t0x00000005  \n#define ETHTOOL_SWOL\t\t0x00000006  \n#define ETHTOOL_GMSGLVL\t\t0x00000007  \n#define ETHTOOL_SMSGLVL\t\t0x00000008  \n#define ETHTOOL_NWAY_RST\t0x00000009  \n \n#define ETHTOOL_GLINK\t\t0x0000000a\n#define ETHTOOL_GEEPROM\t\t0x0000000b  \n#define ETHTOOL_SEEPROM\t\t0x0000000c  \n#define ETHTOOL_GCOALESCE\t0x0000000e  \n#define ETHTOOL_SCOALESCE\t0x0000000f  \n#define ETHTOOL_GRINGPARAM\t0x00000010  \n#define ETHTOOL_SRINGPARAM\t0x00000011  \n#define ETHTOOL_GPAUSEPARAM\t0x00000012  \n#define ETHTOOL_SPAUSEPARAM\t0x00000013  \n#define ETHTOOL_GRXCSUM\t\t0x00000014  \n#define ETHTOOL_SRXCSUM\t\t0x00000015  \n#define ETHTOOL_GTXCSUM\t\t0x00000016  \n#define ETHTOOL_STXCSUM\t\t0x00000017  \n#define ETHTOOL_GSG\t\t0x00000018  \n#define ETHTOOL_SSG\t\t0x00000019  \n#define ETHTOOL_TEST\t\t0x0000001a  \n#define ETHTOOL_GSTRINGS\t0x0000001b  \n#define ETHTOOL_PHYS_ID\t\t0x0000001c  \n#define ETHTOOL_GSTATS\t\t0x0000001d  \n#define ETHTOOL_GTSO\t\t0x0000001e  \n#define ETHTOOL_STSO\t\t0x0000001f  \n#define ETHTOOL_GPERMADDR\t0x00000020  \n#define ETHTOOL_GUFO\t\t0x00000021  \n#define ETHTOOL_SUFO\t\t0x00000022  \n#define ETHTOOL_GGSO\t\t0x00000023  \n#define ETHTOOL_SGSO\t\t0x00000024  \n#define ETHTOOL_GFLAGS\t\t0x00000025  \n#define ETHTOOL_SFLAGS\t\t0x00000026  \n#define ETHTOOL_GPFLAGS\t\t0x00000027  \n#define ETHTOOL_SPFLAGS\t\t0x00000028  \n\n#define ETHTOOL_GRXFH\t\t0x00000029  \n#define ETHTOOL_SRXFH\t\t0x0000002a  \n#define ETHTOOL_GGRO\t\t0x0000002b  \n#define ETHTOOL_SGRO\t\t0x0000002c  \n#define ETHTOOL_GRXRINGS\t0x0000002d  \n#define ETHTOOL_GRXCLSRLCNT\t0x0000002e  \n#define ETHTOOL_GRXCLSRULE\t0x0000002f  \n#define ETHTOOL_GRXCLSRLALL\t0x00000030  \n#define ETHTOOL_SRXCLSRLDEL\t0x00000031  \n#define ETHTOOL_SRXCLSRLINS\t0x00000032  \n#define ETHTOOL_FLASHDEV\t0x00000033  \n#define ETHTOOL_RESET\t\t0x00000034  \n#define ETHTOOL_SRXNTUPLE\t0x00000035  \n#define ETHTOOL_GRXNTUPLE\t0x00000036  \n#define ETHTOOL_GSSET_INFO\t0x00000037  \n#define ETHTOOL_GRXFHINDIR\t0x00000038  \n#define ETHTOOL_SRXFHINDIR\t0x00000039  \n\n#define ETHTOOL_GFEATURES\t0x0000003a  \n#define ETHTOOL_SFEATURES\t0x0000003b  \n#define ETHTOOL_GCHANNELS\t0x0000003c  \n#define ETHTOOL_SCHANNELS\t0x0000003d  \n#define ETHTOOL_SET_DUMP\t0x0000003e  \n#define ETHTOOL_GET_DUMP_FLAG\t0x0000003f  \n#define ETHTOOL_GET_DUMP_DATA\t0x00000040  \n#define ETHTOOL_GET_TS_INFO\t0x00000041  \n#define ETHTOOL_GMODULEINFO\t0x00000042  \n#define ETHTOOL_GMODULEEEPROM\t0x00000043  \n#define ETHTOOL_GEEE\t\t0x00000044  \n#define ETHTOOL_SEEE\t\t0x00000045  \n\n#define ETHTOOL_GRSSH\t\t0x00000046  \n#define ETHTOOL_SRSSH\t\t0x00000047  \n#define ETHTOOL_GTUNABLE\t0x00000048  \n#define ETHTOOL_STUNABLE\t0x00000049  \n#define ETHTOOL_GPHYSTATS\t0x0000004a  \n\n#define ETHTOOL_PERQUEUE\t0x0000004b  \n\n#define ETHTOOL_GLINKSETTINGS\t0x0000004c  \n#define ETHTOOL_SLINKSETTINGS\t0x0000004d  \n#define ETHTOOL_PHY_GTUNABLE\t0x0000004e  \n#define ETHTOOL_PHY_STUNABLE\t0x0000004f  \n#define ETHTOOL_GFECPARAM\t0x00000050  \n#define ETHTOOL_SFECPARAM\t0x00000051  \n\n \n#define SPARC_ETH_GSET\t\tETHTOOL_GSET\n#define SPARC_ETH_SSET\t\tETHTOOL_SSET\n\n \nenum ethtool_link_mode_bit_indices {\n\tETHTOOL_LINK_MODE_10baseT_Half_BIT\t= 0,\n\tETHTOOL_LINK_MODE_10baseT_Full_BIT\t= 1,\n\tETHTOOL_LINK_MODE_100baseT_Half_BIT\t= 2,\n\tETHTOOL_LINK_MODE_100baseT_Full_BIT\t= 3,\n\tETHTOOL_LINK_MODE_1000baseT_Half_BIT\t= 4,\n\tETHTOOL_LINK_MODE_1000baseT_Full_BIT\t= 5,\n\tETHTOOL_LINK_MODE_Autoneg_BIT\t\t= 6,\n\tETHTOOL_LINK_MODE_TP_BIT\t\t= 7,\n\tETHTOOL_LINK_MODE_AUI_BIT\t\t= 8,\n\tETHTOOL_LINK_MODE_MII_BIT\t\t= 9,\n\tETHTOOL_LINK_MODE_FIBRE_BIT\t\t= 10,\n\tETHTOOL_LINK_MODE_BNC_BIT\t\t= 11,\n\tETHTOOL_LINK_MODE_10000baseT_Full_BIT\t= 12,\n\tETHTOOL_LINK_MODE_Pause_BIT\t\t= 13,\n\tETHTOOL_LINK_MODE_Asym_Pause_BIT\t= 14,\n\tETHTOOL_LINK_MODE_2500baseX_Full_BIT\t= 15,\n\tETHTOOL_LINK_MODE_Backplane_BIT\t\t= 16,\n\tETHTOOL_LINK_MODE_1000baseKX_Full_BIT\t= 17,\n\tETHTOOL_LINK_MODE_10000baseKX4_Full_BIT\t= 18,\n\tETHTOOL_LINK_MODE_10000baseKR_Full_BIT\t= 19,\n\tETHTOOL_LINK_MODE_10000baseR_FEC_BIT\t= 20,\n\tETHTOOL_LINK_MODE_20000baseMLD2_Full_BIT = 21,\n\tETHTOOL_LINK_MODE_20000baseKR2_Full_BIT\t= 22,\n\tETHTOOL_LINK_MODE_40000baseKR4_Full_BIT\t= 23,\n\tETHTOOL_LINK_MODE_40000baseCR4_Full_BIT\t= 24,\n\tETHTOOL_LINK_MODE_40000baseSR4_Full_BIT\t= 25,\n\tETHTOOL_LINK_MODE_40000baseLR4_Full_BIT\t= 26,\n\tETHTOOL_LINK_MODE_56000baseKR4_Full_BIT\t= 27,\n\tETHTOOL_LINK_MODE_56000baseCR4_Full_BIT\t= 28,\n\tETHTOOL_LINK_MODE_56000baseSR4_Full_BIT\t= 29,\n\tETHTOOL_LINK_MODE_56000baseLR4_Full_BIT\t= 30,\n\tETHTOOL_LINK_MODE_25000baseCR_Full_BIT\t= 31,\n\n\t \n\n\tETHTOOL_LINK_MODE_25000baseKR_Full_BIT\t= 32,\n\tETHTOOL_LINK_MODE_25000baseSR_Full_BIT\t= 33,\n\tETHTOOL_LINK_MODE_50000baseCR2_Full_BIT\t= 34,\n\tETHTOOL_LINK_MODE_50000baseKR2_Full_BIT\t= 35,\n\tETHTOOL_LINK_MODE_100000baseKR4_Full_BIT\t= 36,\n\tETHTOOL_LINK_MODE_100000baseSR4_Full_BIT\t= 37,\n\tETHTOOL_LINK_MODE_100000baseCR4_Full_BIT\t= 38,\n\tETHTOOL_LINK_MODE_100000baseLR4_ER4_Full_BIT\t= 39,\n\tETHTOOL_LINK_MODE_50000baseSR2_Full_BIT\t\t= 40,\n\tETHTOOL_LINK_MODE_1000baseX_Full_BIT\t= 41,\n\tETHTOOL_LINK_MODE_10000baseCR_Full_BIT\t= 42,\n\tETHTOOL_LINK_MODE_10000baseSR_Full_BIT\t= 43,\n\tETHTOOL_LINK_MODE_10000baseLR_Full_BIT\t= 44,\n\tETHTOOL_LINK_MODE_10000baseLRM_Full_BIT\t= 45,\n\tETHTOOL_LINK_MODE_10000baseER_Full_BIT\t= 46,\n\tETHTOOL_LINK_MODE_2500baseT_Full_BIT\t= 47,\n\tETHTOOL_LINK_MODE_5000baseT_Full_BIT\t= 48,\n\n\tETHTOOL_LINK_MODE_FEC_NONE_BIT\t= 49,\n\tETHTOOL_LINK_MODE_FEC_RS_BIT\t= 50,\n\tETHTOOL_LINK_MODE_FEC_BASER_BIT\t= 51,\n\tETHTOOL_LINK_MODE_50000baseKR_Full_BIT\t\t = 52,\n\tETHTOOL_LINK_MODE_50000baseSR_Full_BIT\t\t = 53,\n\tETHTOOL_LINK_MODE_50000baseCR_Full_BIT\t\t = 54,\n\tETHTOOL_LINK_MODE_50000baseLR_ER_FR_Full_BIT\t = 55,\n\tETHTOOL_LINK_MODE_50000baseDR_Full_BIT\t\t = 56,\n\tETHTOOL_LINK_MODE_100000baseKR2_Full_BIT\t = 57,\n\tETHTOOL_LINK_MODE_100000baseSR2_Full_BIT\t = 58,\n\tETHTOOL_LINK_MODE_100000baseCR2_Full_BIT\t = 59,\n\tETHTOOL_LINK_MODE_100000baseLR2_ER2_FR2_Full_BIT = 60,\n\tETHTOOL_LINK_MODE_100000baseDR2_Full_BIT\t = 61,\n\tETHTOOL_LINK_MODE_200000baseKR4_Full_BIT\t = 62,\n\tETHTOOL_LINK_MODE_200000baseSR4_Full_BIT\t = 63,\n\tETHTOOL_LINK_MODE_200000baseLR4_ER4_FR4_Full_BIT = 64,\n\tETHTOOL_LINK_MODE_200000baseDR4_Full_BIT\t = 65,\n\tETHTOOL_LINK_MODE_200000baseCR4_Full_BIT\t = 66,\n\tETHTOOL_LINK_MODE_100baseT1_Full_BIT\t\t = 67,\n\tETHTOOL_LINK_MODE_1000baseT1_Full_BIT\t\t = 68,\n\tETHTOOL_LINK_MODE_400000baseKR8_Full_BIT\t = 69,\n\tETHTOOL_LINK_MODE_400000baseSR8_Full_BIT\t = 70,\n\tETHTOOL_LINK_MODE_400000baseLR8_ER8_FR8_Full_BIT = 71,\n\tETHTOOL_LINK_MODE_400000baseDR8_Full_BIT\t = 72,\n\tETHTOOL_LINK_MODE_400000baseCR8_Full_BIT\t = 73,\n\tETHTOOL_LINK_MODE_FEC_LLRS_BIT\t\t\t = 74,\n\tETHTOOL_LINK_MODE_100000baseKR_Full_BIT\t\t = 75,\n\tETHTOOL_LINK_MODE_100000baseSR_Full_BIT\t\t = 76,\n\tETHTOOL_LINK_MODE_100000baseLR_ER_FR_Full_BIT\t = 77,\n\tETHTOOL_LINK_MODE_100000baseCR_Full_BIT\t\t = 78,\n\tETHTOOL_LINK_MODE_100000baseDR_Full_BIT\t\t = 79,\n\tETHTOOL_LINK_MODE_200000baseKR2_Full_BIT\t = 80,\n\tETHTOOL_LINK_MODE_200000baseSR2_Full_BIT\t = 81,\n\tETHTOOL_LINK_MODE_200000baseLR2_ER2_FR2_Full_BIT = 82,\n\tETHTOOL_LINK_MODE_200000baseDR2_Full_BIT\t = 83,\n\tETHTOOL_LINK_MODE_200000baseCR2_Full_BIT\t = 84,\n\tETHTOOL_LINK_MODE_400000baseKR4_Full_BIT\t = 85,\n\tETHTOOL_LINK_MODE_400000baseSR4_Full_BIT\t = 86,\n\tETHTOOL_LINK_MODE_400000baseLR4_ER4_FR4_Full_BIT = 87,\n\tETHTOOL_LINK_MODE_400000baseDR4_Full_BIT\t = 88,\n\tETHTOOL_LINK_MODE_400000baseCR4_Full_BIT\t = 89,\n\tETHTOOL_LINK_MODE_100baseFX_Half_BIT\t\t = 90,\n\tETHTOOL_LINK_MODE_100baseFX_Full_BIT\t\t = 91,\n\tETHTOOL_LINK_MODE_10baseT1L_Full_BIT\t\t = 92,\n\tETHTOOL_LINK_MODE_800000baseCR8_Full_BIT\t = 93,\n\tETHTOOL_LINK_MODE_800000baseKR8_Full_BIT\t = 94,\n\tETHTOOL_LINK_MODE_800000baseDR8_Full_BIT\t = 95,\n\tETHTOOL_LINK_MODE_800000baseDR8_2_Full_BIT\t = 96,\n\tETHTOOL_LINK_MODE_800000baseSR8_Full_BIT\t = 97,\n\tETHTOOL_LINK_MODE_800000baseVR8_Full_BIT\t = 98,\n\tETHTOOL_LINK_MODE_10baseT1S_Full_BIT\t\t = 99,\n\tETHTOOL_LINK_MODE_10baseT1S_Half_BIT\t\t = 100,\n\tETHTOOL_LINK_MODE_10baseT1S_P2MP_Half_BIT\t = 101,\n\n\t \n\t__ETHTOOL_LINK_MODE_MASK_NBITS\n};\n\n#define __ETHTOOL_LINK_MODE_LEGACY_MASK(base_name)\t\\\n\t(1UL << (ETHTOOL_LINK_MODE_ ## base_name ## _BIT))\n\n \n#define SUPPORTED_10baseT_Half\t\t__ETHTOOL_LINK_MODE_LEGACY_MASK(10baseT_Half)\n#define SUPPORTED_10baseT_Full\t\t__ETHTOOL_LINK_MODE_LEGACY_MASK(10baseT_Full)\n#define SUPPORTED_100baseT_Half\t\t__ETHTOOL_LINK_MODE_LEGACY_MASK(100baseT_Half)\n#define SUPPORTED_100baseT_Full\t\t__ETHTOOL_LINK_MODE_LEGACY_MASK(100baseT_Full)\n#define SUPPORTED_1000baseT_Half\t__ETHTOOL_LINK_MODE_LEGACY_MASK(1000baseT_Half)\n#define SUPPORTED_1000baseT_Full\t__ETHTOOL_LINK_MODE_LEGACY_MASK(1000baseT_Full)\n#define SUPPORTED_Autoneg\t\t__ETHTOOL_LINK_MODE_LEGACY_MASK(Autoneg)\n#define SUPPORTED_TP\t\t\t__ETHTOOL_LINK_MODE_LEGACY_MASK(TP)\n#define SUPPORTED_AUI\t\t\t__ETHTOOL_LINK_MODE_LEGACY_MASK(AUI)\n#define SUPPORTED_MII\t\t\t__ETHTOOL_LINK_MODE_LEGACY_MASK(MII)\n#define SUPPORTED_FIBRE\t\t\t__ETHTOOL_LINK_MODE_LEGACY_MASK(FIBRE)\n#define SUPPORTED_BNC\t\t\t__ETHTOOL_LINK_MODE_LEGACY_MASK(BNC)\n#define SUPPORTED_10000baseT_Full\t__ETHTOOL_LINK_MODE_LEGACY_MASK(10000baseT_Full)\n#define SUPPORTED_Pause\t\t\t__ETHTOOL_LINK_MODE_LEGACY_MASK(Pause)\n#define SUPPORTED_Asym_Pause\t\t__ETHTOOL_LINK_MODE_LEGACY_MASK(Asym_Pause)\n#define SUPPORTED_2500baseX_Full\t__ETHTOOL_LINK_MODE_LEGACY_MASK(2500baseX_Full)\n#define SUPPORTED_Backplane\t\t__ETHTOOL_LINK_MODE_LEGACY_MASK(Backplane)\n#define SUPPORTED_1000baseKX_Full\t__ETHTOOL_LINK_MODE_LEGACY_MASK(1000baseKX_Full)\n#define SUPPORTED_10000baseKX4_Full\t__ETHTOOL_LINK_MODE_LEGACY_MASK(10000baseKX4_Full)\n#define SUPPORTED_10000baseKR_Full\t__ETHTOOL_LINK_MODE_LEGACY_MASK(10000baseKR_Full)\n#define SUPPORTED_10000baseR_FEC\t__ETHTOOL_LINK_MODE_LEGACY_MASK(10000baseR_FEC)\n#define SUPPORTED_20000baseMLD2_Full\t__ETHTOOL_LINK_MODE_LEGACY_MASK(20000baseMLD2_Full)\n#define SUPPORTED_20000baseKR2_Full\t__ETHTOOL_LINK_MODE_LEGACY_MASK(20000baseKR2_Full)\n#define SUPPORTED_40000baseKR4_Full\t__ETHTOOL_LINK_MODE_LEGACY_MASK(40000baseKR4_Full)\n#define SUPPORTED_40000baseCR4_Full\t__ETHTOOL_LINK_MODE_LEGACY_MASK(40000baseCR4_Full)\n#define SUPPORTED_40000baseSR4_Full\t__ETHTOOL_LINK_MODE_LEGACY_MASK(40000baseSR4_Full)\n#define SUPPORTED_40000baseLR4_Full\t__ETHTOOL_LINK_MODE_LEGACY_MASK(40000baseLR4_Full)\n#define SUPPORTED_56000baseKR4_Full\t__ETHTOOL_LINK_MODE_LEGACY_MASK(56000baseKR4_Full)\n#define SUPPORTED_56000baseCR4_Full\t__ETHTOOL_LINK_MODE_LEGACY_MASK(56000baseCR4_Full)\n#define SUPPORTED_56000baseSR4_Full\t__ETHTOOL_LINK_MODE_LEGACY_MASK(56000baseSR4_Full)\n#define SUPPORTED_56000baseLR4_Full\t__ETHTOOL_LINK_MODE_LEGACY_MASK(56000baseLR4_Full)\n \n\n \n#define ADVERTISED_10baseT_Half\t\t__ETHTOOL_LINK_MODE_LEGACY_MASK(10baseT_Half)\n#define ADVERTISED_10baseT_Full\t\t__ETHTOOL_LINK_MODE_LEGACY_MASK(10baseT_Full)\n#define ADVERTISED_100baseT_Half\t__ETHTOOL_LINK_MODE_LEGACY_MASK(100baseT_Half)\n#define ADVERTISED_100baseT_Full\t__ETHTOOL_LINK_MODE_LEGACY_MASK(100baseT_Full)\n#define ADVERTISED_1000baseT_Half\t__ETHTOOL_LINK_MODE_LEGACY_MASK(1000baseT_Half)\n#define ADVERTISED_1000baseT_Full\t__ETHTOOL_LINK_MODE_LEGACY_MASK(1000baseT_Full)\n#define ADVERTISED_Autoneg\t\t__ETHTOOL_LINK_MODE_LEGACY_MASK(Autoneg)\n#define ADVERTISED_TP\t\t\t__ETHTOOL_LINK_MODE_LEGACY_MASK(TP)\n#define ADVERTISED_AUI\t\t\t__ETHTOOL_LINK_MODE_LEGACY_MASK(AUI)\n#define ADVERTISED_MII\t\t\t__ETHTOOL_LINK_MODE_LEGACY_MASK(MII)\n#define ADVERTISED_FIBRE\t\t__ETHTOOL_LINK_MODE_LEGACY_MASK(FIBRE)\n#define ADVERTISED_BNC\t\t\t__ETHTOOL_LINK_MODE_LEGACY_MASK(BNC)\n#define ADVERTISED_10000baseT_Full\t__ETHTOOL_LINK_MODE_LEGACY_MASK(10000baseT_Full)\n#define ADVERTISED_Pause\t\t__ETHTOOL_LINK_MODE_LEGACY_MASK(Pause)\n#define ADVERTISED_Asym_Pause\t\t__ETHTOOL_LINK_MODE_LEGACY_MASK(Asym_Pause)\n#define ADVERTISED_2500baseX_Full\t__ETHTOOL_LINK_MODE_LEGACY_MASK(2500baseX_Full)\n#define ADVERTISED_Backplane\t\t__ETHTOOL_LINK_MODE_LEGACY_MASK(Backplane)\n#define ADVERTISED_1000baseKX_Full\t__ETHTOOL_LINK_MODE_LEGACY_MASK(1000baseKX_Full)\n#define ADVERTISED_10000baseKX4_Full\t__ETHTOOL_LINK_MODE_LEGACY_MASK(10000baseKX4_Full)\n#define ADVERTISED_10000baseKR_Full\t__ETHTOOL_LINK_MODE_LEGACY_MASK(10000baseKR_Full)\n#define ADVERTISED_10000baseR_FEC\t__ETHTOOL_LINK_MODE_LEGACY_MASK(10000baseR_FEC)\n#define ADVERTISED_20000baseMLD2_Full\t__ETHTOOL_LINK_MODE_LEGACY_MASK(20000baseMLD2_Full)\n#define ADVERTISED_20000baseKR2_Full\t__ETHTOOL_LINK_MODE_LEGACY_MASK(20000baseKR2_Full)\n#define ADVERTISED_40000baseKR4_Full\t__ETHTOOL_LINK_MODE_LEGACY_MASK(40000baseKR4_Full)\n#define ADVERTISED_40000baseCR4_Full\t__ETHTOOL_LINK_MODE_LEGACY_MASK(40000baseCR4_Full)\n#define ADVERTISED_40000baseSR4_Full\t__ETHTOOL_LINK_MODE_LEGACY_MASK(40000baseSR4_Full)\n#define ADVERTISED_40000baseLR4_Full\t__ETHTOOL_LINK_MODE_LEGACY_MASK(40000baseLR4_Full)\n#define ADVERTISED_56000baseKR4_Full\t__ETHTOOL_LINK_MODE_LEGACY_MASK(56000baseKR4_Full)\n#define ADVERTISED_56000baseCR4_Full\t__ETHTOOL_LINK_MODE_LEGACY_MASK(56000baseCR4_Full)\n#define ADVERTISED_56000baseSR4_Full\t__ETHTOOL_LINK_MODE_LEGACY_MASK(56000baseSR4_Full)\n#define ADVERTISED_56000baseLR4_Full\t__ETHTOOL_LINK_MODE_LEGACY_MASK(56000baseLR4_Full)\n \n\n \n\n \n#define SPEED_10\t\t10\n#define SPEED_100\t\t100\n#define SPEED_1000\t\t1000\n#define SPEED_2500\t\t2500\n#define SPEED_5000\t\t5000\n#define SPEED_10000\t\t10000\n#define SPEED_14000\t\t14000\n#define SPEED_20000\t\t20000\n#define SPEED_25000\t\t25000\n#define SPEED_40000\t\t40000\n#define SPEED_50000\t\t50000\n#define SPEED_56000\t\t56000\n#define SPEED_100000\t\t100000\n#define SPEED_200000\t\t200000\n#define SPEED_400000\t\t400000\n#define SPEED_800000\t\t800000\n\n#define SPEED_UNKNOWN\t\t-1\n\nstatic inline int ethtool_validate_speed(__u32 speed)\n{\n\treturn speed <= INT_MAX || speed == (__u32)SPEED_UNKNOWN;\n}\n\n \n#define DUPLEX_HALF\t\t0x00\n#define DUPLEX_FULL\t\t0x01\n#define DUPLEX_UNKNOWN\t\t0xff\n\nstatic inline int ethtool_validate_duplex(__u8 duplex)\n{\n\tswitch (duplex) {\n\tcase DUPLEX_HALF:\n\tcase DUPLEX_FULL:\n\tcase DUPLEX_UNKNOWN:\n\t\treturn 1;\n\t}\n\n\treturn 0;\n}\n\n#define MASTER_SLAVE_CFG_UNSUPPORTED\t\t0\n#define MASTER_SLAVE_CFG_UNKNOWN\t\t1\n#define MASTER_SLAVE_CFG_MASTER_PREFERRED\t2\n#define MASTER_SLAVE_CFG_SLAVE_PREFERRED\t3\n#define MASTER_SLAVE_CFG_MASTER_FORCE\t\t4\n#define MASTER_SLAVE_CFG_SLAVE_FORCE\t\t5\n#define MASTER_SLAVE_STATE_UNSUPPORTED\t\t0\n#define MASTER_SLAVE_STATE_UNKNOWN\t\t1\n#define MASTER_SLAVE_STATE_MASTER\t\t2\n#define MASTER_SLAVE_STATE_SLAVE\t\t3\n#define MASTER_SLAVE_STATE_ERR\t\t\t4\n\n \n \n#define RATE_MATCH_NONE\t\t0\n \n#define RATE_MATCH_PAUSE\t1\n \n#define RATE_MATCH_CRS\t\t2\n \n#define RATE_MATCH_OPEN_LOOP\t3\n\n \n#define PORT_TP\t\t\t0x00\n#define PORT_AUI\t\t0x01\n#define PORT_MII\t\t0x02\n#define PORT_FIBRE\t\t0x03\n#define PORT_BNC\t\t0x04\n#define PORT_DA\t\t\t0x05\n#define PORT_NONE\t\t0xef\n#define PORT_OTHER\t\t0xff\n\n \n#define XCVR_INTERNAL\t\t0x00  \n#define XCVR_EXTERNAL\t\t0x01  \n#define XCVR_DUMMY1\t\t0x02\n#define XCVR_DUMMY2\t\t0x03\n#define XCVR_DUMMY3\t\t0x04\n\n \n#define AUTONEG_DISABLE\t\t0x00\n#define AUTONEG_ENABLE\t\t0x01\n\n \n#define ETH_TP_MDI_INVALID\t0x00  \n#define ETH_TP_MDI\t\t0x01  \n#define ETH_TP_MDI_X\t\t0x02  \n#define ETH_TP_MDI_AUTO\t\t0x03  \n\n \n#define WAKE_PHY\t\t(1 << 0)\n#define WAKE_UCAST\t\t(1 << 1)\n#define WAKE_MCAST\t\t(1 << 2)\n#define WAKE_BCAST\t\t(1 << 3)\n#define WAKE_ARP\t\t(1 << 4)\n#define WAKE_MAGIC\t\t(1 << 5)\n#define WAKE_MAGICSECURE\t(1 << 6)  \n#define WAKE_FILTER\t\t(1 << 7)\n\n#define WOL_MODE_COUNT\t\t8\n\n \n#define\tTCP_V4_FLOW\t0x01\t \n#define\tUDP_V4_FLOW\t0x02\t \n#define\tSCTP_V4_FLOW\t0x03\t \n#define\tAH_ESP_V4_FLOW\t0x04\t \n#define\tTCP_V6_FLOW\t0x05\t \n#define\tUDP_V6_FLOW\t0x06\t \n#define\tSCTP_V6_FLOW\t0x07\t \n#define\tAH_ESP_V6_FLOW\t0x08\t \n#define\tAH_V4_FLOW\t0x09\t \n#define\tESP_V4_FLOW\t0x0a\t \n#define\tAH_V6_FLOW\t0x0b\t \n#define\tESP_V6_FLOW\t0x0c\t \n#define\tIPV4_USER_FLOW\t0x0d\t \n#define\tIP_USER_FLOW\tIPV4_USER_FLOW\n#define\tIPV6_USER_FLOW\t0x0e\t \n#define\tIPV4_FLOW\t0x10\t \n#define\tIPV6_FLOW\t0x11\t \n#define\tETHER_FLOW\t0x12\t \n \n#define\tFLOW_EXT\t0x80000000\n#define\tFLOW_MAC_EXT\t0x40000000\n \n#define\tFLOW_RSS\t0x20000000\n\n \n#define\tRXH_L2DA\t(1 << 1)\n#define\tRXH_VLAN\t(1 << 2)\n#define\tRXH_L3_PROTO\t(1 << 3)\n#define\tRXH_IP_SRC\t(1 << 4)\n#define\tRXH_IP_DST\t(1 << 5)\n#define\tRXH_L4_B_0_1\t(1 << 6)  \n#define\tRXH_L4_B_2_3\t(1 << 7)  \n#define\tRXH_DISCARD\t(1 << 31)\n\n#define\tRX_CLS_FLOW_DISC\t0xffffffffffffffffULL\n#define RX_CLS_FLOW_WAKE\t0xfffffffffffffffeULL\n\n \n#define RX_CLS_LOC_SPECIAL\t0x80000000\t \n#define RX_CLS_LOC_ANY\t\t0xffffffff\n#define RX_CLS_LOC_FIRST\t0xfffffffe\n#define RX_CLS_LOC_LAST\t\t0xfffffffd\n\n \n#define ETH_MODULE_SFF_8079\t\t0x1\n#define ETH_MODULE_SFF_8079_LEN\t\t256\n#define ETH_MODULE_SFF_8472\t\t0x2\n#define ETH_MODULE_SFF_8472_LEN\t\t512\n#define ETH_MODULE_SFF_8636\t\t0x3\n#define ETH_MODULE_SFF_8636_LEN\t\t256\n#define ETH_MODULE_SFF_8436\t\t0x4\n#define ETH_MODULE_SFF_8436_LEN\t\t256\n\n#define ETH_MODULE_SFF_8636_MAX_LEN     640\n#define ETH_MODULE_SFF_8436_MAX_LEN     640\n\n \n \nenum ethtool_reset_flags {\n\t \n\tETH_RESET_MGMT\t\t= 1 << 0,\t \n\tETH_RESET_IRQ\t\t= 1 << 1,\t \n\tETH_RESET_DMA\t\t= 1 << 2,\t \n\tETH_RESET_FILTER\t= 1 << 3,\t \n\tETH_RESET_OFFLOAD\t= 1 << 4,\t \n\tETH_RESET_MAC\t\t= 1 << 5,\t \n\tETH_RESET_PHY\t\t= 1 << 6,\t \n\tETH_RESET_RAM\t\t= 1 << 7,\t \n\tETH_RESET_AP\t\t= 1 << 8,\t \n\n\tETH_RESET_DEDICATED\t= 0x0000ffff,\t \n\tETH_RESET_ALL\t\t= 0xffffffff,\t \n};\n#define ETH_RESET_SHARED_SHIFT\t16\n\n\n \nstruct ethtool_link_settings {\n\t__u32\tcmd;\n\t__u32\tspeed;\n\t__u8\tduplex;\n\t__u8\tport;\n\t__u8\tphy_address;\n\t__u8\tautoneg;\n\t__u8\tmdio_support;\n\t__u8\teth_tp_mdix;\n\t__u8\teth_tp_mdix_ctrl;\n\t__s8\tlink_mode_masks_nwords;\n\t__u8\ttransceiver;\n\t__u8\tmaster_slave_cfg;\n\t__u8\tmaster_slave_state;\n\t__u8\trate_matching;\n\t__u32\treserved[7];\n\t__u32\tlink_mode_masks[];\n\t \n};\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}