$version Generated by VerilatedVcd $end
$date Thu Jun 20 15:29:27 2019
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 4 clock $end
  $var wire 16 C io_LeftIO_bits_data [15:0] $end
  $var wire  1 A io_LeftIO_bits_predicate $end
  $var wire 10 B io_LeftIO_bits_taskID [9:0] $end
  $var wire  1 ? io_LeftIO_ready $end
  $var wire  1 @ io_LeftIO_valid $end
  $var wire 16 > io_Out_0_bits_data [15:0] $end
  $var wire  1 < io_Out_0_bits_predicate $end
  $var wire 10 = io_Out_0_bits_taskID [9:0] $end
  $var wire  1 : io_Out_0_ready $end
  $var wire  1 ; io_Out_0_valid $end
  $var wire 16 H io_RightIO_bits_data [15:0] $end
  $var wire  1 F io_RightIO_bits_predicate $end
  $var wire 10 G io_RightIO_bits_taskID [9:0] $end
  $var wire  1 D io_RightIO_ready $end
  $var wire  1 E io_RightIO_valid $end
  $var wire  1 9 io_enable_bits_control $end
  $var wire 10 8 io_enable_bits_taskID [9:0] $end
  $var wire  1 6 io_enable_ready $end
  $var wire  1 7 io_enable_valid $end
  $var wire  1 5 reset $end
  $scope module ComputeNode $end
   $var wire 16 $ FU_io_in1 [15:0] $end
   $var wire 16 % FU_io_in2 [15:0] $end
   $var wire 16 # FU_io_out [15:0] $end
   $var wire  1 4 clock $end
   $var wire  1 ' enable_R_control $end
   $var wire 10 & enable_R_taskID [9:0] $end
   $var wire  1 ( enable_valid_R $end
   $var wire 16 C io_LeftIO_bits_data [15:0] $end
   $var wire  1 A io_LeftIO_bits_predicate $end
   $var wire 10 B io_LeftIO_bits_taskID [9:0] $end
   $var wire  1 ? io_LeftIO_ready $end
   $var wire  1 @ io_LeftIO_valid $end
   $var wire 16 > io_Out_0_bits_data [15:0] $end
   $var wire  1 < io_Out_0_bits_predicate $end
   $var wire 10 = io_Out_0_bits_taskID [9:0] $end
   $var wire  1 : io_Out_0_ready $end
   $var wire  1 ; io_Out_0_valid $end
   $var wire 16 H io_RightIO_bits_data [15:0] $end
   $var wire  1 F io_RightIO_bits_predicate $end
   $var wire 10 G io_RightIO_bits_taskID [9:0] $end
   $var wire  1 D io_RightIO_ready $end
   $var wire  1 E io_RightIO_valid $end
   $var wire  1 9 io_enable_bits_control $end
   $var wire 10 8 io_enable_bits_taskID [9:0] $end
   $var wire  1 6 io_enable_ready $end
   $var wire  1 7 io_enable_valid $end
   $var wire 16 $ left_R_data [15:0] $end
   $var wire 10 , left_R_taskID [9:0] $end
   $var wire  1 - left_valid_R $end
   $var wire 16 2 out_data_R_data [15:0] $end
   $var wire  1 1 out_data_R_predicate $end
   $var wire  1 ) out_ready_R_0 $end
   $var wire  1 * out_valid_R_0 $end
   $var wire  1 5 reset $end
   $var wire 16 % right_R_data [15:0] $end
   $var wire 10 . right_R_taskID [9:0] $end
   $var wire  1 / right_valid_R $end
   $var wire  1 3 state $end
   $var wire 10 0 task_ID_R [9:0] $end
   $var wire 15 + value [14:0] $end
   $scope module FU $end
    $var wire 16 $ io_in1 [15:0] $end
    $var wire 16 % io_in2 [15:0] $end
    $var wire 16 # io_out [15:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000000000000000 #
b0000000000000000 $
b0000000000000000 %
b0000000000 &
0'
0(
0)
0*
b000000000000000 +
b0000000000 ,
0-
b0000000000 .
0/
b0000000000 0
01
b0000000000000000 2
03
04
15
16
07
b0000000000 8
09
0:
0;
0<
b0000000000 =
b0000000000000000 >
1?
0@
0A
b0000000000 B
b0000000000000000 C
1D
0E
0F
b0000000000 G
b0000000000000000 H
#1
14
#2
04
#3
14
#4
04
#5
14
#6
04
#7
14
#8
04
#9
14
#10
04
05
b0000000000000010 C
b0000000000000001 H
#11
b000000000000001 +
14
#12
04
17
19
1:
1@
1A
1E
1F
#13
b0000000000000011 #
b0000000000000010 $
b0000000000000001 %
1'
1(
b000000000000010 +
1-
1/
14
06
0?
0D
#14
04
#15
1*
b000000000000011 +
11
b0000000000000011 2
13
14
1;
1<
b0000000000000011 >
#16
04
#17
0(
0*
b000000000000100 +
0-
0/
01
03
14
16
0;
0<
1?
1D
#18
04
#19
1(
b000000000000101 +
1-
1/
14
06
0?
0D
#20
04
#21
1*
b000000000000110 +
11
13
14
1;
1<
#22
04
#23
0(
0*
b000000000000111 +
0-
0/
01
03
14
16
0;
0<
1?
1D
#24
04
#25
1(
b000000000001000 +
1-
1/
14
06
0?
0D
#26
04
#27
1*
b000000000001001 +
11
13
14
1;
1<
#28
04
#29
0(
0*
b000000000001010 +
0-
0/
01
03
14
16
0;
0<
1?
1D
#30
04
#31
1(
b000000000001011 +
1-
1/
14
06
0?
0D
#32
04
#33
1*
b000000000001100 +
11
13
14
1;
1<
