<stg><name>run_single_head</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:0 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln16 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln16"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="77">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i77 %ctx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="77" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i77 %ctx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %head_idx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %head_idx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_idx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_idx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %layer_idx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %layer_idx

]]></Node>
<StgValue><ssdm name="layer_idx_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="77" op_0_bw="77" op_1_bw="77">
<![CDATA[
entry:9 %ctx_read = read i77 @_ssdm_op_Read.ap_auto.i77P0A, i77 %ctx

]]></Node>
<StgValue><ssdm name="ctx_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="44" op_0_bw="77">
<![CDATA[
entry:10 %trunc_ln23 = trunc i77 %ctx_read

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="77">
<![CDATA[
entry:11 %trunc_ln27 = trunc i77 %ctx_read

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %icmp_ln27 = icmp_ne  i32 %trunc_ln27, i32 %layer_idx_read

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="44" op_0_bw="32">
<![CDATA[
entry:13 %zext_ln27 = zext i32 %layer_idx_read

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="44" op_0_bw="1" op_1_bw="44" op_2_bw="44">
<![CDATA[
entry:14 %select_ln27 = select i1 %icmp_ln27, i44 %zext_ln27, i44 %trunc_ln23

]]></Node>
<StgValue><ssdm name="select_ln27"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="44" op_2_bw="32">
<![CDATA[
entry:15 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %select_ln27, i32 40

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:16 %br_ln32 = br i1 %tmp_1, void %if.end3, void %land.lhs.true

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="44" op_2_bw="32">
<![CDATA[
land.lhs.true:0 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %select_ln27, i32 43

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true:1 %br_ln32 = br i1 %tmp_3, void %if.end3, void %if.then1

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="2" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then1:0 %tmp = partselect i2 @_ssdm_op_PartSelect.i2.i44.i32.i32, i44 %select_ln27, i32 42, i32 43

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="40" op_0_bw="44">
<![CDATA[
if.then1:1 %trunc_ln33 = trunc i44 %select_ln27

]]></Node>
<StgValue><ssdm name="trunc_ln33"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="44" op_0_bw="44" op_1_bw="2" op_2_bw="2" op_3_bw="40">
<![CDATA[
if.then1:2 %or_ln = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i2.i2.i40, i2 %tmp, i2 2, i40 %trunc_ln33

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
if.then1:3 %br_ln35 = br void %if.end3

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="44" op_0_bw="44" op_1_bw="0" op_2_bw="44" op_3_bw="0" op_4_bw="44" op_5_bw="0">
<![CDATA[
if.end3:0 %ctx_new_0 = phi i44 %or_ln, void %if.then1, i44 %select_ln27, void %land.lhs.true, i44 %select_ln27, void %entry

]]></Node>
<StgValue><ssdm name="ctx_new_0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
if.end3:1 %empty = phi i1 0, void %if.then1, i1 1, void %land.lhs.true, i1 0, void %entry

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="47" op_0_bw="44">
<![CDATA[
if.end3:2 %zext_ln38 = zext i44 %ctx_new_0

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end3:3 %trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i44.i32.i32, i44 %ctx_new_0, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
if.end3:4 %switch_ln38 = switch i8 %trunc_ln3, void %sw.epilog, i8 0, void %sw.bb, i8 1, void %sw.bb17, i8 4, void %sw.bb33

]]></Node>
<StgValue><ssdm name="switch_ln38"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb33:0 %br_ln64 = br i1 %empty, void %if.then35, void %if.else42

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="4"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="44" op_2_bw="32">
<![CDATA[
if.then35:0 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %ctx_new_0, i32 42

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="4"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then35:1 %br_ln65 = br i1 %tmp_13, void %sw.epilog, void %if.then37

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="4"/>
<literal name="empty" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="3" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then37:0 %tmp_12 = partselect i3 @_ssdm_op_PartSelect.i3.i44.i32.i32, i44 %ctx_new_0, i32 41, i32 43

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="4"/>
<literal name="empty" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="44">
<![CDATA[
if.then37:1 %trunc_ln68 = trunc i44 %ctx_new_0

]]></Node>
<StgValue><ssdm name="trunc_ln68"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="4"/>
<literal name="empty" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="45" op_0_bw="45" op_1_bw="1" op_2_bw="3" op_3_bw="1" op_4_bw="40">
<![CDATA[
if.then37:2 %or_ln6 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i1.i3.i1.i40, i1 1, i3 %tmp_12, i1 1, i40 %trunc_ln68

]]></Node>
<StgValue><ssdm name="or_ln6"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="4"/>
<literal name="empty" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="47" op_0_bw="45">
<![CDATA[
if.then37:3 %sext_ln69 = sext i45 %or_ln6

]]></Node>
<StgValue><ssdm name="sext_ln69"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="4"/>
<literal name="empty" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
if.then37:4 %br_ln69 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="4"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="44" op_2_bw="32">
<![CDATA[
if.else42:0 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %ctx_new_0, i32 41

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="4"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else42:1 %br_ln70 = br i1 %tmp_11, void %sw.epilog, void %if.then44

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="4"/>
<literal name="empty" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="2" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then44:0 %tmp_10 = partselect i2 @_ssdm_op_PartSelect.i2.i44.i32.i32, i44 %ctx_new_0, i32 42, i32 43

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="4"/>
<literal name="empty" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="44" op_2_bw="32">
<![CDATA[
if.then44:1 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %ctx_new_0, i32 40

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="4"/>
<literal name="empty" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="44">
<![CDATA[
if.then44:2 %trunc_ln71 = trunc i44 %ctx_new_0

]]></Node>
<StgValue><ssdm name="trunc_ln71"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="4"/>
<literal name="empty" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="44" op_0_bw="44" op_1_bw="2" op_2_bw="1" op_3_bw="1" op_4_bw="8" op_5_bw="32">
<![CDATA[
if.then44:3 %or_ln5 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i2.i1.i1.i8.i32, i2 %tmp_10, i1 0, i1 %tmp_17, i8 13, i32 %trunc_ln71

]]></Node>
<StgValue><ssdm name="or_ln5"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="4"/>
<literal name="empty" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="47" op_0_bw="44">
<![CDATA[
if.then44:4 %zext_ln73 = zext i44 %or_ln5

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="4"/>
<literal name="empty" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
if.then44:5 %br_ln73 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb17:0 %br_ln52 = br i1 %empty, void %if.then19, void %if.else26

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="1"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="44" op_2_bw="32">
<![CDATA[
if.then19:0 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %ctx_new_0, i32 42

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="1"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then19:1 %br_ln53 = br i1 %tmp_9, void %sw.epilog, void %if.then21

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="1"/>
<literal name="empty" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="3" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then21:0 %tmp_s = partselect i3 @_ssdm_op_PartSelect.i3.i44.i32.i32, i44 %ctx_new_0, i32 41, i32 43

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="1"/>
<literal name="empty" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="40" op_0_bw="44">
<![CDATA[
if.then21:1 %trunc_ln56 = trunc i44 %ctx_new_0

]]></Node>
<StgValue><ssdm name="trunc_ln56"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="1"/>
<literal name="empty" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="47" op_0_bw="47" op_1_bw="3" op_2_bw="3" op_3_bw="1" op_4_bw="40">
<![CDATA[
if.then21:2 %or_ln4 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i3.i3.i1.i40, i3 5, i3 %tmp_s, i1 1, i40 %trunc_ln56

]]></Node>
<StgValue><ssdm name="or_ln4"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="1"/>
<literal name="empty" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
if.then21:3 %br_ln57 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="1"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="44" op_2_bw="32">
<![CDATA[
if.else26:0 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %ctx_new_0, i32 41

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="1"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else26:1 %br_ln58 = br i1 %tmp_8, void %sw.epilog, void %if.then28

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="1"/>
<literal name="empty" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="2" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then28:0 %tmp_7 = partselect i2 @_ssdm_op_PartSelect.i2.i44.i32.i32, i44 %ctx_new_0, i32 42, i32 43

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="1"/>
<literal name="empty" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="44" op_2_bw="32">
<![CDATA[
if.then28:1 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %ctx_new_0, i32 40

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="1"/>
<literal name="empty" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="44">
<![CDATA[
if.then28:2 %trunc_ln59 = trunc i44 %ctx_new_0

]]></Node>
<StgValue><ssdm name="trunc_ln59"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="1"/>
<literal name="empty" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="44" op_0_bw="44" op_1_bw="2" op_2_bw="1" op_3_bw="1" op_4_bw="8" op_5_bw="32">
<![CDATA[
if.then28:3 %or_ln3 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i2.i1.i1.i8.i32, i2 %tmp_7, i1 0, i1 %tmp_16, i8 4, i32 %trunc_ln59

]]></Node>
<StgValue><ssdm name="or_ln3"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="1"/>
<literal name="empty" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="47" op_0_bw="44">
<![CDATA[
if.then28:4 %zext_ln61 = zext i44 %or_ln3

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="1"/>
<literal name="empty" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
if.then28:5 %br_ln61 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb:0 %br_ln40 = br i1 %empty, void %if.then5, void %if.else

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="44" op_2_bw="32">
<![CDATA[
if.then5:0 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %ctx_new_0, i32 42

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then5:1 %br_ln41 = br i1 %tmp_6, void %sw.epilog, void %if.then6

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="0"/>
<literal name="empty" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="3" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then6:0 %tmp_5 = partselect i3 @_ssdm_op_PartSelect.i3.i44.i32.i32, i44 %ctx_new_0, i32 41, i32 43

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="0"/>
<literal name="empty" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="40" op_0_bw="44">
<![CDATA[
if.then6:1 %trunc_ln44 = trunc i44 %ctx_new_0

]]></Node>
<StgValue><ssdm name="trunc_ln44"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="0"/>
<literal name="empty" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="45" op_0_bw="45" op_1_bw="1" op_2_bw="3" op_3_bw="1" op_4_bw="40">
<![CDATA[
if.then6:2 %or_ln2 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i1.i3.i1.i40, i1 1, i3 %tmp_5, i1 1, i40 %trunc_ln44

]]></Node>
<StgValue><ssdm name="or_ln2"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="0"/>
<literal name="empty" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="46" op_0_bw="45">
<![CDATA[
if.then6:3 %sext_ln45 = sext i45 %or_ln2

]]></Node>
<StgValue><ssdm name="sext_ln45"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="0"/>
<literal name="empty" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="47" op_0_bw="46">
<![CDATA[
if.then6:4 %zext_ln45 = zext i46 %sext_ln45

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="0"/>
<literal name="empty" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
if.then6:5 %br_ln45 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="44" op_2_bw="32">
<![CDATA[
if.else:0 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %ctx_new_0, i32 41

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else:1 %br_ln46 = br i1 %tmp_4, void %sw.epilog, void %if.then12

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="0"/>
<literal name="empty" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="2" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then12:0 %tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i44.i32.i32, i44 %ctx_new_0, i32 42, i32 43

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="0"/>
<literal name="empty" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="44" op_2_bw="32">
<![CDATA[
if.then12:1 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %ctx_new_0, i32 40

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="0"/>
<literal name="empty" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="44">
<![CDATA[
if.then12:2 %trunc_ln47 = trunc i44 %ctx_new_0

]]></Node>
<StgValue><ssdm name="trunc_ln47"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="0"/>
<literal name="empty" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="44" op_0_bw="44" op_1_bw="2" op_2_bw="1" op_3_bw="1" op_4_bw="8" op_5_bw="32">
<![CDATA[
if.then12:3 %or_ln1 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i2.i1.i1.i8.i32, i2 %tmp_2, i1 0, i1 %tmp_14, i8 1, i32 %trunc_ln47

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="0"/>
<literal name="empty" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="47" op_0_bw="44">
<![CDATA[
if.then12:4 %zext_ln49 = zext i44 %or_ln1

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3" val="0"/>
<literal name="empty" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
if.then12:5 %br_ln49 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="47" op_0_bw="47" op_1_bw="0" op_2_bw="47" op_3_bw="0" op_4_bw="47" op_5_bw="0" op_6_bw="47" op_7_bw="0" op_8_bw="47" op_9_bw="0" op_10_bw="47" op_11_bw="0" op_12_bw="47" op_13_bw="0" op_14_bw="47" op_15_bw="0" op_16_bw="47" op_17_bw="0" op_18_bw="47" op_19_bw="0" op_20_bw="47" op_21_bw="0" op_22_bw="47" op_23_bw="0" op_24_bw="47" op_25_bw="0">
<![CDATA[
sw.epilog:0 %ctx_new_1 = phi i47 %zext_ln38, void %if.end3, i47 %zext_ln73, void %if.then44, i47 %zext_ln38, void %if.else42, i47 %sext_ln69, void %if.then37, i47 %zext_ln38, void %if.then35, i47 %zext_ln61, void %if.then28, i47 %zext_ln38, void %if.else26, i47 %or_ln4, void %if.then21, i47 %zext_ln38, void %if.then19, i47 %zext_ln49, void %if.then12, i47 %zext_ln38, void %if.else, i47 %zext_ln45, void %if.then6, i47 %zext_ln38, void %if.then5

]]></Node>
<StgValue><ssdm name="ctx_new_1"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0">
<![CDATA[
sw.epilog:1 %empty_6 = phi i1 %empty, void %if.end3, i1 1, void %if.then44, i1 1, void %if.else42, i1 1, void %if.then37, i1 0, void %if.then35, i1 1, void %if.then28, i1 1, void %if.else26, i1 1, void %if.then21, i1 0, void %if.then19, i1 1, void %if.then12, i1 1, void %if.else, i1 1, void %if.then6, i1 0, void %if.then5

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0" op_10_bw="8" op_11_bw="0" op_12_bw="8" op_13_bw="0" op_14_bw="8" op_15_bw="0" op_16_bw="8" op_17_bw="0" op_18_bw="8" op_19_bw="0" op_20_bw="8" op_21_bw="0" op_22_bw="8" op_23_bw="0" op_24_bw="8" op_25_bw="0">
<![CDATA[
sw.epilog:2 %empty_7 = phi i8 %trunc_ln3, void %if.end3, i8 13, void %if.then44, i8 4, void %if.else42, i8 4, void %if.then37, i8 4, void %if.then35, i8 4, void %if.then28, i8 1, void %if.else26, i8 1, void %if.then21, i8 1, void %if.then19, i8 1, void %if.then12, i8 0, void %if.else, i8 0, void %if.then6, i8 0, void %if.then5

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="77" op_0_bw="47">
<![CDATA[
sw.epilog:3 %zext_ln80 = zext i47 %ctx_new_1

]]></Node>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.epilog:4 %icmp_ln80 = icmp_eq  i8 %empty_7, i8 13

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="77" op_2_bw="77" op_3_bw="0">
<![CDATA[
sw.epilog:5 %write_ln34 = write void @_ssdm_op_Write.ap_auto.i77P0A, i77 %ctx, i77 %zext_ln80

]]></Node>
<StgValue><ssdm name="write_ln34"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.epilog:6 %br_ln80 = br i1 %icmp_ln80, void %land.end, void %land.rhs

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.rhs:0 %xor_ln80 = xor i1 %empty_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln80"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
land.rhs:1 %br_ln0 = br void %land.end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
land.end:0 %finished = phi i1 %xor_ln80, void %land.rhs, i1 0, void %sw.epilog

]]></Node>
<StgValue><ssdm name="finished"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1">
<![CDATA[
land.end:1 %ret_ln82 = ret i1 %finished

]]></Node>
<StgValue><ssdm name="ret_ln82"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
