library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity VGA is
	port(
		CLOCK_in		:	in STD_LOGIC;
		VGA_HS		:	out STD_LOGIC;
		VGA_VS		:	out STD_LOGIC;
		VGA_CLOCK	:	out STD_LOGIC;
		VGA_BLANK_N	:	out STD_LOGIC;
		VGA_SYNC		:	out STD_LOGIC;
		VGA_R			:	out STD_LOGIC_VECTOR(9 downto 0);
		VGA_G			:	out STD_LOGIC_VECTOR(9 downto 0);
		VGA_B			:	out STD_LOGIC_VECTOR(9 downto 0)
	);
end VGA;


architecture MAIN of VGA is

	signal VGACLK	:	STD_LOGIC	:= '0';	
	signal RESET	:	STD_LOGIC	:= '0';	
	--------------------------------------------------------
	
	component PLL is
		port(
			clk_in_clk	:	in  STD_LOGIC	:= 'X';	
			reset_reset	:	in  STD_LOGIC	:= 'X';	
			clk_out_clk	:	out STD_LOGIC				
		);
	end component PLL;
	--------------------------------------------------------

	component SYNC is
		port(
			CLK	:	in STD_LOGIC;
			HSYNC	:	out STD_LOGIC;
			VSYNC	:	out STD_LOGIC;
			R		:	out STD_LOGIC_VECTOR(9 downto 0);
			G		:	out STD_LOGIC_VECTOR(9 downto 0);
			B		:	out STD_LOGIC_VECTOR(9 downto 0)
		);
	end component SYNC;
	--------------------------------------------------------

	begin
	C1: PLL port map(CLOCK_in,RESET,VGACLK);
	C2: SYNC port map(VGACLK,VGA_HS,VGA_VS,VGA_R,VGA_G,VGA_B);
	VGA_CLOCK<=VGACLK;
	VGA_BLANK_N<='1';
	VGA_SYNC<='0';
end MAin;