// Seed: 120006157
module module_0 (
    output tri0 id_0,
    input  wire id_1,
    output wand id_2,
    output wor  id_3,
    input  tri1 id_4,
    input  tri0 id_5,
    output tri1 id_6
);
  real id_8;
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input supply0 id_2,
    output wire id_3
);
  wire id_5;
  xor (id_3, id_1, id_5);
  module_0(
      id_3, id_2, id_3, id_3, id_0, id_1, id_3
  ); id_6(
      .id_0(""), .id_1(1), .id_2(id_3)
  );
endmodule
