/* SPDX-License-Identifier: BSD-3-Clause */
/*
 * Copyright 2021 NXP
 */

#ifndef S32_GEN1_PINCTRL_H
#define S32_GEN1_PINCTRL_H

#ifndef BIT
#define BIT(nr)		(1U << (nr))
#endif

#define SIUL2_MSCR_S32_G1_OBE		BIT(21) /* Output buffer enable. */
#define SIUL2_MSCR_S32_G1_ODE		BIT(20) /* Open drain eable. */
#define SIUL2_MSCR_S32_G1_IBE		BIT(19) /* Input buffer enable. */
#define SIUL2_MSCR_S32_G1_PUE		BIT(13) /* Pull enable. */
#define SIUL2_MSCR_S32_G1_PUS		BIT(12) /* Pull-up enalbe. */
#define SIUL2_MSCR_S32_G1_SMC_DIS	BIT(5) /* Safe mode conrol disable*/

#define SIUL2_MSCR_S32_G1_SRC_208MHz		(0 << 14)
#define SIUL2_MSCR_S32_G1_SRC_150MHz		(4 << 14)
#define SIUL2_MSCR_S32_G1_SRC_100MHz		(5 << 14)
#define SIUL2_MSCR_S32_G1_SRC_50MHz		(6 << 14)
#define SIUL2_MSCR_S32_G1_SRC_25MHz		(7 << 14)

#define SIUL2_MSCR_S32_G1_MUX_ID_0	(0)
#define SIUL2_MSCR_S32_G1_MUX_ID_1	(1)
#define SIUL2_MSCR_S32_G1_MUX_ID_2	(2)
#define SIUL2_MSCR_S32_G1_MUX_ID_3	(3)
#define SIUL2_MSCR_S32_G1_MUX_ID_4	(4)
#define SIUL2_MSCR_S32_G1_MUX_ID_5	(5)
#define SIUL2_MSCR_S32_G1_MUX_ID_6	(6)
#define SIUL2_MSCR_S32_G1_MUX_ID_7	(7)

#define DSPI_SCK_PIN_CFG	(SIUL2_MSCR_S32_G1_OBE | \
	SIUL2_MSCR_S32_G1_SRC_50MHz)

#define DSPI_CS_PIN_CFG	(SIUL2_MSCR_S32_G1_OBE | \
	SIUL2_MSCR_S32_G1_PUE | SIUL2_MSCR_S32_G1_PUS | \
	SIUL2_MSCR_S32_G1_SRC_50MHz)

#define DSPI_SIN_PIN_CFG	(SIUL2_MSCR_S32_G1_IBE | \
	SIUL2_MSCR_S32_G1_PUE | SIUL2_MSCR_S32_G1_PUS | \
	SIUL2_MSCR_S32_G1_SRC_50MHz)

#define DSPI_SOUT_PIN_CFG	(SIUL2_MSCR_S32_G1_OBE | \
	SIUL2_MSCR_S32_G1_SRC_50MHz)

#define I2C_PIN_CFG		(SIUL2_MSCR_S32_G1_OBE | \
	SIUL2_MSCR_S32_G1_ODE | SIUL2_MSCR_S32_G1_IBE | \
	SIUL2_MSCR_S32_G1_SRC_25MHz)

#define MDC_PIN_CFG		(SIUL2_MSCR_S32_G1_OBE)

#define MDIO_PIN_CFG		(SIUL2_MSCR_S32_G1_OBE | \
	SIUL2_MSCR_S32_G1_IBE)

#define ENET_CLK_PIN_CFG	(SIUL2_MSCR_S32_G1_OBE | \
	SIUL2_MSCR_S32_G1_PUE | SIUL2_MSCR_S32_G1_PUS)

#define ENET_OUT_PIN_CFG	(SIUL2_MSCR_S32_G1_OBE)

#define ENET_IN_PIN_CFG		(SIUL2_MSCR_S32_G1_IBE)

#define QSPI_DATA_PIN_CFG	(SIUL2_MSCR_S32_G1_SRC_208MHz | \
	SIUL2_MSCR_S32_G1_OBE | SIUL2_MSCR_S32_G1_IBE | \
	SIUL2_MSCR_S32_G1_PUE | SIUL2_MSCR_S32_G1_SMC_DIS)

#define QSPI_DQS_PIN_CFG	QSPI_DATA_PIN_CFG

#define QSPI_CLK_PIN_CFG	(SIUL2_MSCR_S32_G1_SRC_208MHz | \
	 SIUL2_MSCR_S32_G1_OBE)

#define QSPI_CS_PIN_CFG		(SIUL2_MSCR_S32_G1_SRC_208MHz | \
	SIUL2_MSCR_S32_G1_OBE | SIUL2_MSCR_S32_G1_PUE | \
	SIUL2_MSCR_S32_G1_PUS | SIUL2_MSCR_S32_G1_SMC_DIS)

#define SD0_D_PIN_CFG		(SIUL2_MSCR_S32_G1_SRC_208MHz | \
	 SIUL2_MSCR_S32_G1_OBE | SIUL2_MSCR_S32_G1_IBE | \
	 SIUL2_MSCR_S32_G1_PUE | SIUL2_MSCR_S32_G1_PUS | \
	 SIUL2_MSCR_S32_G1_SMC_DIS)

#define SD0_CMD_PIN_CFG		SD0_D_PIN_CFG

#define USB_ULPI_IN_PIN_CFG	(SIUL2_MSCR_S32_G1_IBE)

#define USB_ULPI_OUT_PIN_CFG	(SIUL2_MSCR_S32_G1_OBE)

#define USB_ULPI_DATA_PIN_CFG	(SIUL2_MSCR_S32_G1_SRC_208MHz | \
	 SIUL2_MSCR_S32_G1_OBE | SIUL2_MSCR_S32_G1_IBE)

#define SD0_CMD_IMCR		(515)
#define SD0_D0_IMCR		(516)
#define SD0_D1_IMCR		(517)
#define SD0_D7_IMCR		(518)
#define SD0_D6_IMCR		(519)
#define SD0_D2_IMCR		(520)
#define SD0_D3_IMCR		(521)
#define SD0_D4_IMCR		(522)
#define SD0_D5_IMCR		(523)
#define SD0_DQS_IMCR		(524)

#define GMAC0_MDIO_IMCR		(527)
#define GMAC0_RX_CLK_IMCR	(529)
#define GMAC0_RX_DV_IMCR	(530)
#define GMAC0_RX_D0_IMCR	(531)
#define GMAC0_RX_D1_IMCR	(532)
#define GMAC0_RX_D2_IMCR	(533)
#define GMAC0_RX_D3_IMCR	(534)
#define GMAC0_TX_CLK_IMCR	(538)

#define QSPI_DATA0_A_IMCR	(540)
#define QSPI_DATA1_A_IMCR	(541)
#define QSPI_DATA2_A_IMCR	(542)
#define QSPI_DATA3_A_IMCR	(543)
#define QSPI_DATA4_A_IMCR	(544)
#define QSPI_DATA5_A_IMCR	(545)
#define QSPI_DATA6_A_IMCR	(546)
#define QSPI_DATA7_A_IMCR	(547)
#define QSPI_DQS_A_IMCR		(548)

#define I2C0_SDA_IMCR		(565)
#define I2C0_SCL_IMCR		(566)

#endif
