
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003310                       # Number of seconds simulated
sim_ticks                                  3310482936                       # Number of ticks simulated
final_tick                               574870055088                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  80913                       # Simulator instruction rate (inst/s)
host_op_rate                                   110714                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 265209                       # Simulator tick rate (ticks/s)
host_mem_usage                               16883564                       # Number of bytes of host memory used
host_seconds                                 12482.52                       # Real time elapsed on the host
sim_insts                                  1010000001                       # Number of instructions simulated
sim_ops                                    1381990327                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       170624                       # Number of bytes read from this memory
system.physmem.bytes_read::total               176000                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        29952                       # Number of bytes written to this memory
system.physmem.bytes_written::total             29952                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         1333                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1375                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             234                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  234                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst      1623932                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     51540516                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                53164449                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst      1623932                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1623932                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9047623                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9047623                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9047623                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst      1623932                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     51540516                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               62212071                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                   16                       # Number of system calls
system.switch_cpus.numCycles                  7938809                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          2859447                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2491703                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       189363                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1428317                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1380044                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           201424                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         5849                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3494979                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               15867690                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             2859447                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1581468                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3360344                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          877400                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         337499                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1718682                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         91021                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      7879643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.322339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.294493                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4519299     57.35%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           599976      7.61%     64.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           295670      3.75%     68.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           219613      2.79%     71.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           182406      2.31%     73.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           158520      2.01%     75.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            54982      0.70%     76.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           196485      2.49%     79.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1652692     20.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      7879643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.360186                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.998749                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3619132                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        314248                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3246055                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         16287                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         683916                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       314507                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          2905                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       17746137                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4630                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         683916                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3770157                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          130705                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        42446                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3109915                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        142499                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       17183749                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            16                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          71541                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         58180                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands     22765346                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      78253413                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     78253413                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      14914599                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          7850656                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         2207                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         1203                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            365947                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      2620021                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       599583                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads         8003                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       197418                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           16155281                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         2221                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          13772240                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        18248                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      4661570                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     12699367                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          136                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      7879643                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.747825                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.858567                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2817895     35.76%     35.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1677035     21.28%     57.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       852294     10.82%     67.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       997946     12.66%     80.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       743931      9.44%     89.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       477132      6.06%     96.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       205500      2.61%     98.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        60885      0.77%     99.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        47025      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      7879643                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           58930     72.89%     72.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          12743     15.76%     88.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          9170     11.34%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10811617     78.50%     78.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       109959      0.80%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc          999      0.01%     79.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2352392     17.08%     96.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       497273      3.61%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       13772240                       # Type of FU issued
system.switch_cpus.iq.rate                   1.734799                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               80843                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.005870                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     35523213                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     20819194                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     13289942                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       13853083                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        23237                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       735240                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          127                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          128                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       156801                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         683916                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           72288                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          6962                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     16157504                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        62769                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       2620021                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       599583                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1183                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           4068                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            47                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          128                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        95832                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       112115                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       207947                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      13470159                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       2250087                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       302080                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     2                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2734444                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2016901                       # Number of branches executed
system.switch_cpus.iew.exec_stores             484357                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.696748                       # Inst execution rate
system.switch_cpus.iew.wb_sent               13315168                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              13289942                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           8002074                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          19741810                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.674047                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.405336                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     11377306                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      4780286                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         2085                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       187601                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7195727                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.581120                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.291558                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      3355683     46.63%     46.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1536190     21.35%     67.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       836926     11.63%     79.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       305976      4.25%     83.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       262412      3.65%     87.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       116720      1.62%     89.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       280845      3.90%     93.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        76782      1.07%     94.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       424193      5.90%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7195727                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       11377306                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                2327553                       # Number of memory references committed
system.switch_cpus.commit.loads               1884774                       # Number of loads committed
system.switch_cpus.commit.membars                1030                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1779483                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           9936986                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       155199                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        424193                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             22928918                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            33000079                       # The number of ROB writes
system.switch_cpus.timesIdled                    3181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   59166                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              11377306                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.793881                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.793881                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.259635                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.259635                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         62353912                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17449829                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        18291234                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           2078                       # number of misc regfile writes
system.l2.replacements                           1375                       # number of replacements
system.l2.tagsinuse                      16382.562193                       # Cycle average of tags in use
system.l2.total_refs                           243865                       # Total number of references to valid blocks.
system.l2.sampled_refs                          17756                       # Sample count of references to valid blocks.
system.l2.avg_refs                          13.734231                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           909.576314                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      39.420430                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     679.573318                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           14753.992131                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.055516                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.002406                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.041478                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.900512                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999912                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         4288                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    4292                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1330                       # number of Writeback hits
system.l2.Writeback_hits::total                  1330                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    48                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst             4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          4336                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4340                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         4336                       # number of overall hits
system.l2.overall_hits::total                    4340                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1333                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1375                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1333                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1375                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1333                       # number of overall misses
system.l2.overall_misses::total                  1375                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      2159558                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     54197133                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        56356691                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      2159558                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     54197133                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         56356691                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      2159558                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     54197133                       # number of overall miss cycles
system.l2.overall_miss_latency::total        56356691                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         5621                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5667                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1330                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1330                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                48                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         5669                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5715                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         5669                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5715                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.913043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.237146                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.242633                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.913043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.235138                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.240595                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.913043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.235138                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.240595                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 51418.047619                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 40658.014254                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 40986.684364                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 51418.047619                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 40658.014254                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 40986.684364                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 51418.047619                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 40658.014254                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 40986.684364                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  234                       # number of writebacks
system.l2.writebacks::total                       234                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1333                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1375                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1333                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1375                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1333                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1375                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      1917328                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     46455159                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     48372487                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      1917328                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     46455159                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     48372487                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      1917328                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     46455159                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     48372487                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.237146                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.242633                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.913043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.235138                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.240595                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.913043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.235138                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.240595                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 45650.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 34850.081770                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 35179.990545                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 45650.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 34850.081770                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 35179.990545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 45650.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 34850.081770                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 35179.990545                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      4                       # number of replacements
system.cpu.icache.tagsinuse                557.871362                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001751546                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    564                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1776155.223404                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    42.614886                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst     515.256476                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.068293                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.825732                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.894025                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1718627                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1718627                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1718627                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1718627                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1718627                       # number of overall hits
system.cpu.icache.overall_hits::total         1718627                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           55                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            55                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           55                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             55                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           55                       # number of overall misses
system.cpu.icache.overall_misses::total            55                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      2882105                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2882105                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      2882105                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2882105                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      2882105                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2882105                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1718682                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1718682                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1718682                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1718682                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1718682                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1718682                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000032                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000032                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 52401.909091                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52401.909091                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 52401.909091                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52401.909091                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 52401.909091                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52401.909091                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            9                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           46                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           46                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           46                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      2505503                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2505503                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      2505503                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2505503                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      2505503                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2505503                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 54467.456522                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54467.456522                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 54467.456522                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54467.456522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 54467.456522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54467.456522                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   5669                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                223023069                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   5925                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               37641.024304                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   201.234773                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      54.765227                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.786073                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.213927                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      2048221                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2048221                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       440420                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         440420                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1151                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1151                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1039                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1039                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      2488641                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2488641                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      2488641                       # number of overall hits
system.cpu.dcache.overall_hits::total         2488641                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        16434                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16434                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          144                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          144                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        16578                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16578                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        16578                       # number of overall misses
system.cpu.dcache.overall_misses::total         16578                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    523578517                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    523578517                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data      4971733                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4971733                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    528550250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    528550250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    528550250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    528550250                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      2064655                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2064655                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       440564                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       440564                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1039                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1039                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      2505219                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2505219                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      2505219                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2505219                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.007960                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007960                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000327                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000327                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.006617                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006617                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.006617                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006617                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 31859.469210                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31859.469210                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 34525.923611                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34525.923611                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 31882.630595                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31882.630595                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 31882.630595                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31882.630595                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         1330                       # number of writebacks
system.cpu.dcache.writebacks::total              1330                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        10813                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10813                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data           96                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           96                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        10909                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10909                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        10909                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10909                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         5621                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5621                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data           48                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         5669                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5669                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         5669                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5669                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     91060224                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     91060224                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data      1141839                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1141839                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data     92202063                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     92202063                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data     92202063                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     92202063                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.002722                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002722                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000109                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000109                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002263                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002263                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002263                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002263                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 16200.004270                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16200.004270                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 23788.312500                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23788.312500                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 16264.255248                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16264.255248                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 16264.255248                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16264.255248                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
