-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             ls5382@newnano.poly.edu                             
-- Generated date:           Thu Sep 16 21:30:47 EDT 2021                        

Solution Settings: peaceNTT.v7
  Current state: schedule
  Project: Catapult_3
  
  Design Input Files Specified
    $PROJECT_HOME/include/config.h
      $MGC_HOME/shared/include/ac_math.h
        $MGC_HOME/shared/include/ac_math/ac_abs.h
          $MGC_HOME/shared/include/ac_int.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_shift.h
            $MGC_HOME/shared/include/ac_math/ac_normalize.h
        $MGC_HOME/shared/include/ac_math/ac_arccos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_arcsin_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl_ha.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl_ha.h
        $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_div.h
        $MGC_HOME/shared/include/ac_math/ac_hcordic.h
        $MGC_HOME/shared/include/ac_math/ac_inverse_sqrt_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_log_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_pow_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_lut.h
        $MGC_HOME/shared/include/ac_math/ac_sqrt.h
        $MGC_HOME/shared/include/ac_math/ac_tan_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_softmax_pwl.h
    $PROJECT_HOME/../../../../NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp
      $PROJECT_HOME/../../../../NTT_Xilinx/Catapult/peaseNTT/include/ntt.h
        $PROJECT_HOME/../../../../NTT_Xilinx/Catapult/peaseNTT/include/config.h
          $MGC_HOME/shared/include/ac_int.h
          $MGC_HOME/shared/include/ac_math.h
            $MGC_HOME/shared/include/ac_math/ac_abs.h
              $MGC_HOME/shared/include/ac_fixed.h
              $MGC_HOME/shared/include/ac_float.h
              $MGC_HOME/shared/include/ac_complex.h
              $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
                $MGC_HOME/shared/include/ac_math/ac_shift.h
                $MGC_HOME/shared/include/ac_math/ac_normalize.h
            $MGC_HOME/shared/include/ac_math/ac_arccos_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_arcsin_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_atan_pwl.h
              $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_atan_pwl_ha.h
              $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl_ha.h
            $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_div.h
            $MGC_HOME/shared/include/ac_math/ac_hcordic.h
            $MGC_HOME/shared/include/ac_math/ac_inverse_sqrt_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_log_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_pow_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_sincos_lut.h
            $MGC_HOME/shared/include/ac_math/ac_sqrt.h
            $MGC_HOME/shared/include/ac_math/ac_tan_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_softmax_pwl.h
      $PROJECT_HOME/../../../../NTT_Xilinx/Catapult/peaseNTT/include/utils.h
    $PROJECT_HOME/../../../../NTT_Xilinx/Catapult/peaseNTT_md/directives.tcl
    $PROJECT_HOME/../../../../NTT_Xilinx/Catapult/peaseNTT/include/ntt.h
    $PROJECT_HOME/../../../../NTT_Xilinx/Catapult/peaseNTT/include/main.h
    $PROJECT_HOME/../../../../NTT_Xilinx/Catapult/peaseNTT/include/utils.h
    $PROJECT_HOME/../../../../NTT_Xilinx/Catapult/peaseNTT/src/main.cpp
    $PROJECT_HOME/../../../../NTT_Xilinx/Catapult/peaseNTT/src/utils.cpp
  
  Processes/Blocks in Design
    Process        Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------- ----------------------- ------- ---------- ------------ -- --------
    /peaceNTT/core                      54  986129     986134            0  0          
    Design Total:                       54  986129     986134            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising  5.000             20.00    0.000000 /peaceNTT/core           
    
  I/O Data Ranges
    Port                  Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    --------------------- ---- -------- --------- --------- ------- -------- --------
    clk                   IN   Unsigned         1                                     
    rst                   IN   Unsigned         1                                     
    vec:rsc.qa            IN   Unsigned        64                                     
    vec:rsc.qb            IN   Unsigned        64                                     
    p:rsc.dat             IN   Unsigned        64                                     
    g:rsc.dat             IN   Unsigned        64                                     
    result:rsc.qa         IN   Unsigned        64                                     
    result:rsc.qb         IN   Unsigned        64                                     
    twiddle:rsc.q         IN   Unsigned        64                                     
    vec:rsc.adra          OUT  Unsigned        10                                     
    vec:rsc.da            OUT  Unsigned        64                                     
    vec:rsc.wea           OUT  Unsigned         1                                     
    vec:rsc.adrb          OUT  Unsigned        10                                     
    vec:rsc.db            OUT  Unsigned        64                                     
    vec:rsc.web           OUT  Unsigned         1                                     
    vec:rsc.triosy.lz     OUT  Unsigned         1                                     
    p:rsc.triosy.lz       OUT  Unsigned         1                                     
    g:rsc.triosy.lz       OUT  Unsigned         1                                     
    result:rsc.adra       OUT  Unsigned        10                                     
    result:rsc.da         OUT  Unsigned        64                                     
    result:rsc.wea        OUT  Unsigned         1                                     
    result:rsc.adrb       OUT  Unsigned        10                                     
    result:rsc.db         OUT  Unsigned        64                                     
    result:rsc.web        OUT  Unsigned         1                                     
    result:rsc.triosy.lz  OUT  Unsigned         1                                     
    twiddle:rsc.radr      OUT  Unsigned        10                                     
    twiddle:rsc.triosy.lz OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /peaceNTT/core/xt:rsc
      Memory Component: BLOCK_DPRAM_RBW_DUAL         Size:         1024 x 64
      External:         false                        Packing Mode: absolute
      Memory Map:
      Variable          Indices Phys Memory Address        
      ----------------- ------- --------------------------
      /peaceNTT/core/xt    0:63 000003ff-00000000 (1023-0) 
      
    Resource Name: /peaceNTT/vec:rsc
      Memory Component: BLOCK_DPRAM_RBW_DUAL         Size:         1024 x 64
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable      Indices Phys Memory Address        
      ------------- ------- --------------------------
      /peaceNTT/vec    0:63 000003ff-00000000 (1023-0) 
      
    Resource Name: /peaceNTT/p:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable    Indices Phys Memory Address     
      ----------- ------- -----------------------
      /peaceNTT/p    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /peaceNTT/g:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable    Indices Phys Memory Address     
      ----------- ------- -----------------------
      /peaceNTT/g    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /peaceNTT/result:rsc
      Memory Component: BLOCK_DPRAM_RBW_DUAL         Size:         1024 x 64
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable         Indices Phys Memory Address        
      ---------------- ------- --------------------------
      /peaceNTT/result    0:63 000003ff-00000000 (1023-0) 
      
    Resource Name: /peaceNTT/twiddle:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         1024 x 64
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable          Indices Phys Memory Address        
      ----------------- ------- --------------------------
      /peaceNTT/twiddle    0:63 000003ff-00000000 (1023-0) 
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process        Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    -------------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /peaceNTT/core core:rlp           Infinite       0       986134    4.93 ms                       
    /peaceNTT/core  main              Infinite       2       986134    4.93 ms                       
    /peaceNTT/core   COPY_LOOP            1024       3         3072   15.36 us                       
    /peaceNTT/core   STAGE_LOOP             10       2       983060    4.92 ms                       
    /peaceNTT/core    COMP_LOOP            512     186        95232  476.16 us                       
    /peaceNTT/core    COPY_LOOP#1         1024       3         3072   15.36 us                       
    
  Loop Execution Profile
    Process        Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    -------------- ---------------- ------------ -------------------------- ----------------- --------
    /peaceNTT/core core:rlp                   0                        0.00           986134           
    /peaceNTT/core  main                      2                        0.00           986134           
    /peaceNTT/core   COPY_LOOP             3072                        0.31             3072           
    /peaceNTT/core   STAGE_LOOP              20                        0.00           983060           
    /peaceNTT/core    COMP_LOOP          952320                       96.57           952320           
    /peaceNTT/core    COPY_LOOP#1         30720                        3.12            30720           
    
  End of Report
