m255
K4
z2
13
cModel Technology
Z0 dF:/Git/verilog/assignment/work2
!s112 0.1
!i10d 8192
!i10e 25
!i10f 100
vDEC8_3
Z1 V`JN@9S9cnhjKRR_L]QIcM3
r1
31
IV4U^fz8K@i5daX34NDDMi0
Z2 dF:/Git/verilog/assignment/work2
w1428666816
8F:/Git/verilog/assignment/work2/dec8_3.v
FF:/Git/verilog/assignment/work2/dec8_3.v
L0 1
Z3 OL;L;10.2c;57
Z4 o-work work2 -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
n@d@e@c8_3
!s85 0
!i10b 1
!s100 T37;Qf2TP@1S7WgKI_0RD1
!s108 1428666825.140000
!s107 F:/Git/verilog/assignment/work2/dec8_3.v|
!s90 -reportprogress|300|-work|work2|-vopt|F:/Git/verilog/assignment/work2/dec8_3.v|
!i111 0
vDEC8_3_tb
R1
r1
!s85 0
31
IiTU=fFW:9XREaDfNB?ZB^0
R2
w1428667333
8F:/Git/verilog/assignment/work2/dec8_3_tb.v
FF:/Git/verilog/assignment/work2/dec8_3_tb.v
L0 1
R3
R4
n@d@e@c8_3_tb
!i10b 1
!s100 B3ccjbEmiHiM7of7d>]2D3
!s108 1428667343.882000
!s107 F:/Git/verilog/assignment/work2/dec8_3_tb.v|
!s90 -reportprogress|300|-work|work2|-vopt|F:/Git/verilog/assignment/work2/dec8_3_tb.v|
!i111 0
