// Autogenerated using stratification.
requires "x86-configuration.k"

module DECW-R16
  imports X86-CONFIGURATION

  rule <k>
    execinstr (decw R1:R16,  .Typedoperands) => .
  ...</k>
    <regstate>
RSMap:Map => updateMap(RSMap,
 "SF" |-> (extractMInt(addMInt(concatenateMInt(mi(1, 0), extractMInt(getParentValue(R1, RSMap), 48, 64)), mi(17, 65535)), 1, 2) )

 "AF" |-> ((#ifMInt ( notBool  (  ( uvalueMInt(andMInt(lshrMInt(xorMInt(xorMInt(extractMInt(getParentValue(R1, RSMap), 48, 64), mi(16, 65535)), extractMInt(addMInt(concatenateMInt(mi(1, 0), extractMInt(getParentValue(R1, RSMap), 48, 64)), mi(17, 65535)), 1, 17)), 4), mi(16, 1)))  ==K  0 )  )  ) #then ( mi(1, 1) ) #else ( mi(1, 0) ) #fi)  )

 "PF" |-> ((#ifMInt ( (  ( countOnes(extractMInt(addMInt(concatenateMInt(mi(1, 0), extractMInt(getParentValue(R1, RSMap), 48, 64)), mi(17, 65535)), 9, 17), 0)  &Int  1 )  ==K  0 )  ) #then ( mi(1, 1) ) #else ( mi(1, 0) ) #fi)  )

 "OF" |-> ((#ifMInt ( ( eqMInt(extractMInt(getParentValue(R1, RSMap), 48, 49), mi(1, 1))  andBool   notBool  ( eqMInt(extractMInt(getParentValue(R1, RSMap), 48, 49), extractMInt(addMInt(concatenateMInt(mi(1, 0), extractMInt(getParentValue(R1, RSMap), 48, 64)), mi(17, 65535)), 1, 2)) )  )  ) #then ( mi(1, 1) ) #else ( mi(1, 0) ) #fi)  )

convToRegKeys(R1) |-> (concatenateMInt(extractMInt(getParentValue(R1, RSMap), 0, 48), extractMInt(addMInt(concatenateMInt(mi(1, 0), extractMInt(getParentValue(R1, RSMap), 48, 64)), mi(17, 65535)), 1, 17)) )

 "ZF" |-> ((#ifMInt (eqMInt(extractMInt(addMInt(concatenateMInt(mi(1, 0), extractMInt(getParentValue(R1, RSMap), 48, 64)), mi(17, 65535)), 1, 17), mi(16, 0)) ) #then ( mi(1, 1) ) #else ( mi(1, 0) ) #fi)    )


)

    </regstate>
endmodule

module DECW-R16-SEMANTICS
  imports DECW-R16
endmodule
/*
TargetInstr:
decw %bx
RWSet:
maybe read:{ %bx }
must read:{ %bx }
maybe write:{ %bx %pf %af %zf %sf %of }
must write:{ %bx %pf %af %zf %sf %of }
maybe undef:{ }
must undef:{ }
required flags:{ }

Circuit:
circuit:xorq %rax, %rax                 #  1     0     3      OPC=xorq_r64_r64
circuit:movq $0xffffffffffffffff, %rsi  #  2     0x3   10     OPC=movq_r64_imm64
circuit:xchgw %ax, %bx                  #  3     0xd   3      OPC=xchgw_r16_r16
circuit:callq .read_cf_into_rbx         #  4     0x10  5      OPC=callq_label
circuit:adcw %bx, %ax                   #  5     0x15  3      OPC=adcw_r16_r16
circuit:addw %ax, %si                   #  6     0x18  3      OPC=addw_r16_r16
circuit:movswq %si, %rbx                #  7     0x1b  4      OPC=movswq_r64_r16
BVF:
WARNING: No live out values provided, assuming { }
WARNING: No def in values provided; assuming { %mxcsr::rc[0] }
Target

decw %bx

  maybe read:      { %bx }
  must read:       { %bx }
  maybe write:     { %bx %pf %af %zf %sf %of }
  must write:      { %bx %pf %af %zf %sf %of }
  maybe undef:     { }
  must undef:      { }
  required flags:  { }

Circuits:

%rbx   : (concat <%rbx|64>[63:16] (plus (concat <0x0|1> <%rbx|64>[15:0]) <0xffff|17>)[15:0])

%pf    : (not (xor (xor (xor (xor (xor (xor (xor (== (plus (concat <0x0|1> <%rbx|64>[15:0]) <0xffff|17>)[0:0] <0x1|1>) (== (plus (concat <0x0|1> <%rbx|64>[15:0]) <0xffff|17>)[1:1] <0x1|1>)) (== (plus (concat <0x0|1> <%rbx|64>[15:0]) <0xffff|17>)[2:2] <0x1|1>)) (== (plus (concat <0x0|1> <%rbx|64>[15:0]) <0xffff|17>)[3:3] <0x1|1>)) (== (plus (concat <0x0|1> <%rbx|64>[15:0]) <0xffff|17>)[4:4] <0x1|1>)) (== (plus (concat <0x0|1> <%rbx|64>[15:0]) <0xffff|17>)[5:5] <0x1|1>)) (== (plus (concat <0x0|1> <%rbx|64>[15:0]) <0xffff|17>)[6:6] <0x1|1>)) (== (plus (concat <0x0|1> <%rbx|64>[15:0]) <0xffff|17>)[7:7] <0x1|1>)))
%af    : (== (plus (concat <0x0|1> <%rbx|64>[3:0]) <0xf|5>)[4:4] <0x1|1>)
%zf    : (== (plus (concat <0x0|1> <%rbx|64>[15:0]) <0xffff|17>)[15:0] <0x0|16>)
%sf    : (== (plus (concat <0x0|1> <%rbx|64>[15:0]) <0xffff|17>)[15:15] <0x1|1>)
%of    : (and (== (== <%rbx|64>[15:15] <0x1|1>) TRUE) (not (== (== <%rbx|64>[15:15] <0x1|1>) (== (plus (concat <0x0|1> <%rbx|64>[15:0]) <0xffff|17>)[15:15] <0x1|1>))))

sigfpe  : <sigfpe>
sigbus  : <sigbus>
sigsegv : <sigsegv>

*/