@W: MT530 :"c:\microsemi_prj\hw8\q1b\hdl\synchronizer.v":24:0:24:5|Found inferred clock CD3FF|Bclk which controls 4 sequential elements including synchronizer.sync. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\microsemi_prj\hw8\q1b\hdl\synchronizer.v":10:0:10:5|Found inferred clock CD3FF|Aclk which controls 2 sequential elements including synchronizer.S1. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\microsemi_prj\hw8\q1b\hdl\cd3ff.v":29:3:29:4|Found inferred clock Synchronizer|sync_inferred_clock which controls 1 sequential elements including dataLocked. This clock has no specified timing constraint which may adversely impact design performance. 
