

================================================================
== Vivado HLS Report for 'knn_vote'
================================================================
* Date:           Sat Apr 10 17:38:23 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        digit_t1
* Solution:       base
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.017|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  364|  364|  364|  364|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- INIT_1                   |    3|    3|         1|          -|          -|     3|    no    |
        |- INIT_2                   |   10|   10|         1|          -|          -|    10|    no    |
        |- LANES                    |  320|  320|        32|          -|          -|    10|    no    |
        | + INSERTION_SORT_OUTER    |   30|   30|        10|          -|          -|     3|    no    |
        |  ++ INSERTION_SORT_INNER  |    3|    3|         1|          -|          -|     3|    no    |
        |  ++ INSERT                |    3|    3|         1|          -|          -|     3|    no    |
        |- INCREMENT                |    6|    6|         2|          -|          -|     3|    no    |
        |- VOTE                     |   20|   20|         2|          -|          -|    10|    no    |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 3 4 
4 --> 5 9 
5 --> 6 4 
6 --> 7 
7 --> 7 8 
8 --> 8 5 
9 --> 10 11 
10 --> 9 
11 --> 12 
12 --> 11 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%min_distance_list_0 = alloca i32"   --->   Operation 13 'alloca' 'min_distance_list_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%min_distance_list_1 = alloca i32"   --->   Operation 14 'alloca' 'min_distance_list_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%min_distance_list_2_25 = alloca i32"   --->   Operation 15 'alloca' 'min_distance_list_2_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%label_list_0_0 = alloca i32"   --->   Operation 16 'alloca' 'label_list_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%label_list_1_0 = alloca i32"   --->   Operation 17 'alloca' 'label_list_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%label_list_2_0 = alloca i32"   --->   Operation 18 'alloca' 'label_list_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%vote_list = alloca [10 x i32], align 16" [digitrec.cpp:75]   --->   Operation 19 'alloca' 'vote_list' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 20 [1/1] (0.65ns)   --->   "br label %branch9" [digitrec.cpp:81]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 0.65>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %i, %branch9.backedge ]"   --->   Operation 21 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%min_distance_list_0_3 = load i32* %min_distance_list_0"   --->   Operation 22 'load' 'min_distance_list_0_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%min_distance_list_1_3 = load i32* %min_distance_list_1"   --->   Operation 23 'load' 'min_distance_list_1_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%min_distance_list_2_22 = load i32* %min_distance_list_2_25"   --->   Operation 24 'load' 'min_distance_list_2_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%label_list_0_0_load = load i32* %label_list_0_0"   --->   Operation 25 'load' 'label_list_0_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%label_list_1_0_load = load i32* %label_list_1_0"   --->   Operation 26 'load' 'label_list_1_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%label_list_2_0_load = load i32* %label_list_2_0"   --->   Operation 27 'load' 'label_list_2_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.44ns)   --->   "%icmp_ln81 = icmp eq i2 %i_0, -1" [digitrec.cpp:81]   --->   Operation 28 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 29 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.54ns)   --->   "%i = add i2 %i_0, 1" [digitrec.cpp:81]   --->   Operation 30 'add' 'i' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln81, label %.preheader5.preheader, label %1" [digitrec.cpp:81]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str1) nounwind" [digitrec.cpp:82]   --->   Operation 32 'specloopname' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.58ns)   --->   "switch i2 %i_0, label %branch11 [
    i2 0, label %.branch9.backedge_crit_edge
    i2 1, label %branch10
  ]" [digitrec.cpp:84]   --->   Operation 33 'switch' <Predicate = (!icmp_ln81)> <Delay = 0.58>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "store i32 9, i32* %label_list_1_0"   --->   Operation 34 'store' <Predicate = (!icmp_ln81 & i_0 == 1)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "store i32 256, i32* %min_distance_list_1"   --->   Operation 35 'store' <Predicate = (!icmp_ln81 & i_0 == 1)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br label %branch9.backedge"   --->   Operation 36 'br' <Predicate = (!icmp_ln81 & i_0 == 1)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "store i32 9, i32* %label_list_0_0" [digitrec.cpp:84]   --->   Operation 37 'store' <Predicate = (!icmp_ln81 & i_0 == 0)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "store i32 256, i32* %min_distance_list_0" [digitrec.cpp:84]   --->   Operation 38 'store' <Predicate = (!icmp_ln81 & i_0 == 0)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br label %branch9.backedge" [digitrec.cpp:84]   --->   Operation 39 'br' <Predicate = (!icmp_ln81 & i_0 == 0)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "store i32 9, i32* %label_list_2_0"   --->   Operation 40 'store' <Predicate = (!icmp_ln81 & i_0 != 0 & i_0 != 1)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "store i32 256, i32* %min_distance_list_2_25"   --->   Operation 41 'store' <Predicate = (!icmp_ln81 & i_0 != 0 & i_0 != 1)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br label %branch9.backedge"   --->   Operation 42 'br' <Predicate = (!icmp_ln81 & i_0 != 0 & i_0 != 1)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br label %branch9"   --->   Operation 43 'br' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.65ns)   --->   "br label %.preheader5" [digitrec.cpp:88]   --->   Operation 44 'br' <Predicate = (icmp_ln81)> <Delay = 0.65>

State 3 <SV = 2> <Delay = 0.79>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%i1_0 = phi i4 [ %i_1, %2 ], [ 0, %.preheader5.preheader ]"   --->   Operation 45 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.72ns)   --->   "%icmp_ln88 = icmp eq i4 %i1_0, -6" [digitrec.cpp:88]   --->   Operation 46 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 47 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.79ns)   --->   "%i_1 = add i4 %i1_0, 1" [digitrec.cpp:88]   --->   Operation 48 'add' 'i_1' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln88, label %.preheader4.preheader, label %2" [digitrec.cpp:88]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str2) nounwind" [digitrec.cpp:89]   --->   Operation 50 'specloopname' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i4 %i1_0 to i64" [digitrec.cpp:91]   --->   Operation 51 'zext' 'zext_ln91' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%vote_list_addr = getelementptr inbounds [10 x i32]* %vote_list, i64 0, i64 %zext_ln91" [digitrec.cpp:91]   --->   Operation 52 'getelementptr' 'vote_list_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.67ns)   --->   "store i32 0, i32* %vote_list_addr, align 4" [digitrec.cpp:91]   --->   Operation 53 'store' <Predicate = (!icmp_ln88)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br label %.preheader5" [digitrec.cpp:88]   --->   Operation 54 'br' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%min_distance_list_2_1 = alloca i32"   --->   Operation 55 'alloca' 'min_distance_list_2_1' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%min_distance_list_2_3 = alloca i32"   --->   Operation 56 'alloca' 'min_distance_list_2_3' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%min_distance_list_2_2 = alloca i32"   --->   Operation 57 'alloca' 'min_distance_list_2_2' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%label_list_2_1 = alloca i32"   --->   Operation 58 'alloca' 'label_list_2_1' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%label_list_2_3 = alloca i32"   --->   Operation 59 'alloca' 'label_list_2_3' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%label_list_2_2 = alloca i32"   --->   Operation 60 'alloca' 'label_list_2_2' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.65ns)   --->   "store i32 %label_list_2_0_load, i32* %label_list_2_2" [digitrec.cpp:96]   --->   Operation 61 'store' <Predicate = (icmp_ln88)> <Delay = 0.65>
ST_3 : Operation 62 [1/1] (0.65ns)   --->   "store i32 %label_list_1_0_load, i32* %label_list_2_3" [digitrec.cpp:96]   --->   Operation 62 'store' <Predicate = (icmp_ln88)> <Delay = 0.65>
ST_3 : Operation 63 [1/1] (0.65ns)   --->   "store i32 %label_list_0_0_load, i32* %label_list_2_1" [digitrec.cpp:96]   --->   Operation 63 'store' <Predicate = (icmp_ln88)> <Delay = 0.65>
ST_3 : Operation 64 [1/1] (0.65ns)   --->   "store i32 %min_distance_list_2_22, i32* %min_distance_list_2_2" [digitrec.cpp:96]   --->   Operation 64 'store' <Predicate = (icmp_ln88)> <Delay = 0.65>
ST_3 : Operation 65 [1/1] (0.65ns)   --->   "store i32 %min_distance_list_1_3, i32* %min_distance_list_2_3" [digitrec.cpp:96]   --->   Operation 65 'store' <Predicate = (icmp_ln88)> <Delay = 0.65>
ST_3 : Operation 66 [1/1] (0.65ns)   --->   "store i32 %min_distance_list_0_3, i32* %min_distance_list_2_1" [digitrec.cpp:96]   --->   Operation 66 'store' <Predicate = (icmp_ln88)> <Delay = 0.65>
ST_3 : Operation 67 [1/1] (0.65ns)   --->   "br label %.preheader4" [digitrec.cpp:96]   --->   Operation 67 'br' <Predicate = (icmp_ln88)> <Delay = 0.65>

State 4 <SV = 3> <Delay = 0.79>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%label_list_2_21 = phi i4 [ %i_3, %LANES_end ], [ 0, %.preheader4.preheader ]"   --->   Operation 68 'phi' 'label_list_2_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i4 %label_list_2_21 to i32" [digitrec.cpp:96]   --->   Operation 69 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i4 %label_list_2_21 to i7" [digitrec.cpp:96]   --->   Operation 70 'zext' 'zext_ln96_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.72ns)   --->   "%icmp_ln96 = icmp eq i4 %label_list_2_21, -6" [digitrec.cpp:96]   --->   Operation 71 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 72 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.79ns)   --->   "%i_3 = add i4 %label_list_2_21, 1" [digitrec.cpp:96]   --->   Operation 73 'add' 'i_3' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln96, label %.preheader2.preheader, label %LANES_begin" [digitrec.cpp:96]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str3) nounwind" [digitrec.cpp:97]   --->   Operation 75 'specloopname' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str3)" [digitrec.cpp:97]   --->   Operation 76 'specregionbegin' 'tmp' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %label_list_2_21, i2 0)" [digitrec.cpp:105]   --->   Operation 77 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln105_1 = zext i6 %shl_ln to i7" [digitrec.cpp:105]   --->   Operation 78 'zext' 'zext_ln105_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.78ns)   --->   "%sub_ln105 = sub i7 %zext_ln105_1, %zext_ln96_1" [digitrec.cpp:105]   --->   Operation 79 'sub' 'sub_ln105' <Predicate = (!icmp_ln96)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.65ns)   --->   "br label %3" [digitrec.cpp:98]   --->   Operation 80 'br' <Predicate = (!icmp_ln96)> <Delay = 0.65>
ST_4 : Operation 81 [1/1] (0.65ns)   --->   "br label %.preheader2" [digitrec.cpp:126]   --->   Operation 81 'br' <Predicate = (icmp_ln96)> <Delay = 0.65>

State 5 <SV = 4> <Delay = 1.45>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %LANES_begin ], [ %j, %INSERTION_SORT_OUTER_end ]"   --->   Operation 82 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i2 %j_0 to i7" [digitrec.cpp:98]   --->   Operation 83 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.44ns)   --->   "%icmp_ln98 = icmp eq i2 %j_0, -1" [digitrec.cpp:98]   --->   Operation 84 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 85 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.54ns)   --->   "%j = add i2 %j_0, 1" [digitrec.cpp:98]   --->   Operation 86 'add' 'j' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %icmp_ln98, label %LANES_end, label %INSERTION_SORT_OUTER_begin" [digitrec.cpp:98]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.77ns)   --->   "%add_ln105 = add i7 %sub_ln105, %zext_ln98" [digitrec.cpp:105]   --->   Operation 88 'add' 'add_ln105' <Predicate = (!icmp_ln98)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln105 = sext i7 %add_ln105 to i32" [digitrec.cpp:105]   --->   Operation 89 'sext' 'sext_ln105' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %sext_ln105 to i64" [digitrec.cpp:105]   --->   Operation 90 'zext' 'zext_ln105' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%knn_set_addr = getelementptr [30 x i11]* %knn_set, i64 0, i64 %zext_ln105" [digitrec.cpp:105]   --->   Operation 91 'getelementptr' 'knn_set_addr' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 92 [2/2] (0.67ns)   --->   "%knn_set_load = load i11* %knn_set_addr, align 2" [digitrec.cpp:105]   --->   Operation 92 'load' 'knn_set_load' <Predicate = (!icmp_ln98)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str3, i32 %tmp)" [digitrec.cpp:123]   --->   Operation 93 'specregionend' 'empty_7' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "br label %.preheader4" [digitrec.cpp:96]   --->   Operation 94 'br' <Predicate = (icmp_ln98)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.67>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str4) nounwind" [digitrec.cpp:99]   --->   Operation 95 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str4)" [digitrec.cpp:99]   --->   Operation 96 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/2] (0.67ns)   --->   "%knn_set_load = load i11* %knn_set_addr, align 2" [digitrec.cpp:105]   --->   Operation 97 'load' 'knn_set_load' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%min_distance_list_2_21 = sext i11 %knn_set_load to i32" [digitrec.cpp:105]   --->   Operation 98 'sext' 'min_distance_list_2_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.65ns)   --->   "br label %4" [digitrec.cpp:102]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.65>

State 7 <SV = 6> <Delay = 1.81>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ 0, %INSERTION_SORT_OUTER_begin ], [ %r, %_ifconv ]"   --->   Operation 100 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%pos_0 = phi i32 [ 1000, %INSERTION_SORT_OUTER_begin ], [ %pos, %_ifconv ]"   --->   Operation 101 'phi' 'pos_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i2 %r_0 to i32" [digitrec.cpp:102]   --->   Operation 102 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.44ns)   --->   "%icmp_ln102 = icmp eq i2 %r_0, -1" [digitrec.cpp:102]   --->   Operation 103 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 104 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.54ns)   --->   "%r = add i2 %r_0, 1" [digitrec.cpp:102]   --->   Operation 105 'add' 'r' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %icmp_ln102, label %.preheader3.preheader, label %_ifconv" [digitrec.cpp:102]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%min_distance_list_2_23 = load i32* %min_distance_list_2_1" [digitrec.cpp:105]   --->   Operation 107 'load' 'min_distance_list_2_23' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%min_distance_list_2_24 = load i32* %min_distance_list_2_3" [digitrec.cpp:105]   --->   Operation 108 'load' 'min_distance_list_2_24' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%min_distance_list_2_26 = load i32* %min_distance_list_2_2" [digitrec.cpp:105]   --->   Operation 109 'load' 'min_distance_list_2_26' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str5) nounwind" [digitrec.cpp:103]   --->   Operation 110 'specloopname' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.40ns)   --->   "%tmp_3 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %min_distance_list_2_23, i32 %min_distance_list_2_24, i32 %min_distance_list_2_26, i2 %r_0)" [digitrec.cpp:105]   --->   Operation 111 'mux' 'tmp_3' <Predicate = (!icmp_ln102)> <Delay = 0.40> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.99ns)   --->   "%icmp_ln105 = icmp slt i32 %min_distance_list_2_21, %tmp_3" [digitrec.cpp:105]   --->   Operation 112 'icmp' 'icmp_ln105' <Predicate = (!icmp_ln102)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %pos_0, i32 2, i32 31)" [digitrec.cpp:105]   --->   Operation 113 'partselect' 'tmp_4' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (1.00ns)   --->   "%icmp_ln105_1 = icmp sgt i30 %tmp_4, 0" [digitrec.cpp:105]   --->   Operation 114 'icmp' 'icmp_ln105_1' <Predicate = (!icmp_ln102)> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node pos)   --->   "%phitmp = select i1 %icmp_ln105_1, i32 %zext_ln102, i32 %pos_0" [digitrec.cpp:105]   --->   Operation 115 'select' 'phitmp' <Predicate = (!icmp_ln102)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.41ns) (out node of the LUT)   --->   "%pos = select i1 %icmp_ln105, i32 %phitmp, i32 %pos_0" [digitrec.cpp:105]   --->   Operation 116 'select' 'pos' <Predicate = (!icmp_ln102)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "br label %4" [digitrec.cpp:102]   --->   Operation 117 'br' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i32 %pos_0 to i2" [digitrec.cpp:118]   --->   Operation 118 'trunc' 'trunc_ln118' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.44ns)   --->   "%icmp_ln118 = icmp eq i2 %trunc_ln118, 1" [digitrec.cpp:118]   --->   Operation 119 'icmp' 'icmp_ln118' <Predicate = (icmp_ln102)> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.44ns)   --->   "%icmp_ln118_1 = icmp eq i2 %trunc_ln118, 0" [digitrec.cpp:118]   --->   Operation 120 'icmp' 'icmp_ln118_1' <Predicate = (icmp_ln102)> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.65ns)   --->   "br label %.preheader3" [digitrec.cpp:108]   --->   Operation 121 'br' <Predicate = (icmp_ln102)> <Delay = 0.65>

State 8 <SV = 7> <Delay = 3.01>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%r3_0 = phi i2 [ -1, %.preheader3.preheader ], [ %r_1, %_ifconv5 ]"   --->   Operation 122 'phi' 'r3_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.44ns)   --->   "%icmp_ln108 = icmp eq i2 %r3_0, 0" [digitrec.cpp:108]   --->   Operation 123 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 124 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108, label %INSERTION_SORT_OUTER_end, label %_ifconv5" [digitrec.cpp:108]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%min_distance_list_2_27 = load i32* %min_distance_list_2_1" [digitrec.cpp:116]   --->   Operation 126 'load' 'min_distance_list_2_27' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%min_distance_list_2_28 = load i32* %min_distance_list_2_3" [digitrec.cpp:116]   --->   Operation 127 'load' 'min_distance_list_2_28' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%min_distance_list_2_29 = load i32* %min_distance_list_2_2" [digitrec.cpp:116]   --->   Operation 128 'load' 'min_distance_list_2_29' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%label_list_2_1_load_1 = load i32* %label_list_2_1" [digitrec.cpp:116]   --->   Operation 129 'load' 'label_list_2_1_load_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%label_list_2_3_load_1 = load i32* %label_list_2_3" [digitrec.cpp:116]   --->   Operation 130 'load' 'label_list_2_3_load_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%label_list_2_2_load_1 = load i32* %label_list_2_2" [digitrec.cpp:116]   --->   Operation 131 'load' 'label_list_2_2_load_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str6) nounwind" [digitrec.cpp:109]   --->   Operation 132 'specloopname' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.54ns)   --->   "%r_1 = add i2 %r3_0, -1" [digitrec.cpp:111]   --->   Operation 133 'add' 'r_1' <Predicate = (!icmp_ln108)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i2 %r_1 to i32" [digitrec.cpp:111]   --->   Operation 134 'zext' 'zext_ln111' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.99ns)   --->   "%icmp_ln111 = icmp sgt i32 %zext_ln111, %pos_0" [digitrec.cpp:111]   --->   Operation 135 'icmp' 'icmp_ln111' <Predicate = (!icmp_ln108)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (0.44ns)   --->   "%icmp_ln113 = icmp eq i2 %r3_0, -2" [digitrec.cpp:113]   --->   Operation 136 'icmp' 'icmp_ln113' <Predicate = (!icmp_ln108)> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.41ns)   --->   "%min_distance_list_2_20 = select i1 %icmp_ln113, i32 %min_distance_list_2_27, i32 %min_distance_list_2_28" [digitrec.cpp:113]   --->   Operation 137 'select' 'min_distance_list_2_20' <Predicate = (!icmp_ln108)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (0.99ns)   --->   "%icmp_ln116 = icmp eq i32 %zext_ln111, %pos_0" [digitrec.cpp:116]   --->   Operation 138 'icmp' 'icmp_ln116' <Predicate = (!icmp_ln108)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node min_distance_list_2_5)   --->   "%min_distance_list_2 = select i1 %icmp_ln113, i32 %min_distance_list_2_29, i32 %min_distance_list_2_28" [digitrec.cpp:113]   --->   Operation 139 'select' 'min_distance_list_2' <Predicate = (!icmp_ln108)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.44ns)   --->   "%icmp_ln113_1 = icmp eq i2 %r3_0, 1" [digitrec.cpp:113]   --->   Operation 140 'icmp' 'icmp_ln113_1' <Predicate = (!icmp_ln108)> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.41ns) (out node of the LUT)   --->   "%min_distance_list_2_5 = select i1 %icmp_ln113_1, i32 %min_distance_list_2_29, i32 %min_distance_list_2" [digitrec.cpp:113]   --->   Operation 141 'select' 'min_distance_list_2_5' <Predicate = (!icmp_ln108)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node min_distance_list_2_18)   --->   "%min_distance_list_2_6 = select i1 %icmp_ln113_1, i32 %min_distance_list_2_28, i32 %min_distance_list_2_20" [digitrec.cpp:113]   --->   Operation 142 'select' 'min_distance_list_2_6' <Predicate = (!icmp_ln108)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node min_distance_list_2_19)   --->   "%min_distance_list_2_7 = select i1 %icmp_ln113_1, i32 %min_distance_list_2_20, i32 %min_distance_list_2_27" [digitrec.cpp:113]   --->   Operation 143 'select' 'min_distance_list_2_7' <Predicate = (!icmp_ln108)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 144 [1/1] (0.41ns)   --->   "%label_list_2_20 = select i1 %icmp_ln113, i32 %label_list_2_1_load_1, i32 %label_list_2_3_load_1" [digitrec.cpp:114]   --->   Operation 144 'select' 'label_list_2_20' <Predicate = (!icmp_ln108)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node min_distance_list_2_10)   --->   "%min_distance_list_2_9 = select i1 %icmp_ln118, i32 %min_distance_list_2_29, i32 %min_distance_list_2_21" [digitrec.cpp:118]   --->   Operation 145 'select' 'min_distance_list_2_9' <Predicate = (!icmp_ln108 & !icmp_ln118_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 146 [1/1] (0.41ns) (out node of the LUT)   --->   "%min_distance_list_2_10 = select i1 %icmp_ln118_1, i32 %min_distance_list_2_29, i32 %min_distance_list_2_9" [digitrec.cpp:118]   --->   Operation 146 'select' 'min_distance_list_2_10' <Predicate = (!icmp_ln108)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node min_distance_list_2_12)   --->   "%min_distance_list_2_11 = select i1 %icmp_ln118, i32 %min_distance_list_2_21, i32 %min_distance_list_2_28" [digitrec.cpp:118]   --->   Operation 147 'select' 'min_distance_list_2_11' <Predicate = (!icmp_ln108 & !icmp_ln118_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.41ns) (out node of the LUT)   --->   "%min_distance_list_2_12 = select i1 %icmp_ln118_1, i32 %min_distance_list_2_28, i32 %min_distance_list_2_11" [digitrec.cpp:118]   --->   Operation 148 'select' 'min_distance_list_2_12' <Predicate = (!icmp_ln108)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node min_distance_list_2_16)   --->   "%min_distance_list_2_13 = select i1 %icmp_ln118_1, i32 %min_distance_list_2_21, i32 %min_distance_list_2_27" [digitrec.cpp:118]   --->   Operation 149 'select' 'min_distance_list_2_13' <Predicate = (!icmp_ln108)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node label_list_2_5)   --->   "%label_list_2 = select i1 %icmp_ln113, i32 %label_list_2_2_load_1, i32 %label_list_2_3_load_1" [digitrec.cpp:114]   --->   Operation 150 'select' 'label_list_2' <Predicate = (!icmp_ln108)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (0.41ns) (out node of the LUT)   --->   "%label_list_2_5 = select i1 %icmp_ln113_1, i32 %label_list_2_2_load_1, i32 %label_list_2" [digitrec.cpp:114]   --->   Operation 151 'select' 'label_list_2_5' <Predicate = (!icmp_ln108)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node label_list_2_18)   --->   "%label_list_2_6 = select i1 %icmp_ln113_1, i32 %label_list_2_3_load_1, i32 %label_list_2_20" [digitrec.cpp:114]   --->   Operation 152 'select' 'label_list_2_6' <Predicate = (!icmp_ln108)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node label_list_2_19)   --->   "%label_list_2_7 = select i1 %icmp_ln113_1, i32 %label_list_2_20, i32 %label_list_2_1_load_1" [digitrec.cpp:114]   --->   Operation 153 'select' 'label_list_2_7' <Predicate = (!icmp_ln108)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node label_list_2_10)   --->   "%label_list_2_9 = select i1 %icmp_ln118, i32 %label_list_2_2_load_1, i32 %zext_ln96" [digitrec.cpp:119]   --->   Operation 154 'select' 'label_list_2_9' <Predicate = (!icmp_ln108 & !icmp_ln118_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (0.41ns) (out node of the LUT)   --->   "%label_list_2_10 = select i1 %icmp_ln118_1, i32 %label_list_2_2_load_1, i32 %label_list_2_9" [digitrec.cpp:119]   --->   Operation 155 'select' 'label_list_2_10' <Predicate = (!icmp_ln108)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node label_list_2_12)   --->   "%label_list_2_11 = select i1 %icmp_ln118, i32 %zext_ln96, i32 %label_list_2_3_load_1" [digitrec.cpp:119]   --->   Operation 156 'select' 'label_list_2_11' <Predicate = (!icmp_ln108 & !icmp_ln118_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (0.41ns) (out node of the LUT)   --->   "%label_list_2_12 = select i1 %icmp_ln118_1, i32 %label_list_2_3_load_1, i32 %label_list_2_11" [digitrec.cpp:119]   --->   Operation 157 'select' 'label_list_2_12' <Predicate = (!icmp_ln108)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node label_list_2_16)   --->   "%label_list_2_13 = select i1 %icmp_ln118_1, i32 %zext_ln96, i32 %label_list_2_1_load_1" [digitrec.cpp:119]   --->   Operation 158 'select' 'label_list_2_13' <Predicate = (!icmp_ln108)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 159 [1/1] (0.41ns) (out node of the LUT)   --->   "%label_list_2_14 = select i1 %icmp_ln116, i32 %label_list_2_10, i32 %label_list_2_2_load_1" [digitrec.cpp:116]   --->   Operation 159 'select' 'label_list_2_14' <Predicate = (!icmp_ln108)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.41ns) (out node of the LUT)   --->   "%label_list_2_15 = select i1 %icmp_ln116, i32 %label_list_2_12, i32 %label_list_2_3_load_1" [digitrec.cpp:116]   --->   Operation 160 'select' 'label_list_2_15' <Predicate = (!icmp_ln108)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 161 [1/1] (0.41ns) (out node of the LUT)   --->   "%label_list_2_16 = select i1 %icmp_ln116, i32 %label_list_2_13, i32 %label_list_2_1_load_1" [digitrec.cpp:116]   --->   Operation 161 'select' 'label_list_2_16' <Predicate = (!icmp_ln108)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (0.41ns) (out node of the LUT)   --->   "%min_distance_list_2_14 = select i1 %icmp_ln116, i32 %min_distance_list_2_10, i32 %min_distance_list_2_29" [digitrec.cpp:116]   --->   Operation 162 'select' 'min_distance_list_2_14' <Predicate = (!icmp_ln108)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (0.41ns) (out node of the LUT)   --->   "%min_distance_list_2_15 = select i1 %icmp_ln116, i32 %min_distance_list_2_12, i32 %min_distance_list_2_28" [digitrec.cpp:116]   --->   Operation 163 'select' 'min_distance_list_2_15' <Predicate = (!icmp_ln108)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.41ns) (out node of the LUT)   --->   "%min_distance_list_2_16 = select i1 %icmp_ln116, i32 %min_distance_list_2_13, i32 %min_distance_list_2_27" [digitrec.cpp:116]   --->   Operation 164 'select' 'min_distance_list_2_16' <Predicate = (!icmp_ln108)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (0.41ns) (out node of the LUT)   --->   "%label_list_2_17 = select i1 %icmp_ln111, i32 %label_list_2_5, i32 %label_list_2_14" [digitrec.cpp:111]   --->   Operation 165 'select' 'label_list_2_17' <Predicate = (!icmp_ln108)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.41ns) (out node of the LUT)   --->   "%label_list_2_18 = select i1 %icmp_ln111, i32 %label_list_2_6, i32 %label_list_2_15" [digitrec.cpp:111]   --->   Operation 166 'select' 'label_list_2_18' <Predicate = (!icmp_ln108)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.41ns) (out node of the LUT)   --->   "%label_list_2_19 = select i1 %icmp_ln111, i32 %label_list_2_7, i32 %label_list_2_16" [digitrec.cpp:111]   --->   Operation 167 'select' 'label_list_2_19' <Predicate = (!icmp_ln108)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.41ns) (out node of the LUT)   --->   "%min_distance_list_2_17 = select i1 %icmp_ln111, i32 %min_distance_list_2_5, i32 %min_distance_list_2_14" [digitrec.cpp:111]   --->   Operation 168 'select' 'min_distance_list_2_17' <Predicate = (!icmp_ln108)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (0.41ns) (out node of the LUT)   --->   "%min_distance_list_2_18 = select i1 %icmp_ln111, i32 %min_distance_list_2_6, i32 %min_distance_list_2_15" [digitrec.cpp:111]   --->   Operation 169 'select' 'min_distance_list_2_18' <Predicate = (!icmp_ln108)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (0.41ns) (out node of the LUT)   --->   "%min_distance_list_2_19 = select i1 %icmp_ln111, i32 %min_distance_list_2_7, i32 %min_distance_list_2_16" [digitrec.cpp:111]   --->   Operation 170 'select' 'min_distance_list_2_19' <Predicate = (!icmp_ln108)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (0.65ns)   --->   "store i32 %label_list_2_17, i32* %label_list_2_2" [digitrec.cpp:108]   --->   Operation 171 'store' <Predicate = (!icmp_ln108)> <Delay = 0.65>
ST_8 : Operation 172 [1/1] (0.65ns)   --->   "store i32 %label_list_2_18, i32* %label_list_2_3" [digitrec.cpp:108]   --->   Operation 172 'store' <Predicate = (!icmp_ln108)> <Delay = 0.65>
ST_8 : Operation 173 [1/1] (0.65ns)   --->   "store i32 %label_list_2_19, i32* %label_list_2_1" [digitrec.cpp:108]   --->   Operation 173 'store' <Predicate = (!icmp_ln108)> <Delay = 0.65>
ST_8 : Operation 174 [1/1] (0.65ns)   --->   "store i32 %min_distance_list_2_17, i32* %min_distance_list_2_2" [digitrec.cpp:108]   --->   Operation 174 'store' <Predicate = (!icmp_ln108)> <Delay = 0.65>
ST_8 : Operation 175 [1/1] (0.65ns)   --->   "store i32 %min_distance_list_2_18, i32* %min_distance_list_2_3" [digitrec.cpp:108]   --->   Operation 175 'store' <Predicate = (!icmp_ln108)> <Delay = 0.65>
ST_8 : Operation 176 [1/1] (0.65ns)   --->   "store i32 %min_distance_list_2_19, i32* %min_distance_list_2_1" [digitrec.cpp:108]   --->   Operation 176 'store' <Predicate = (!icmp_ln108)> <Delay = 0.65>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "br label %.preheader3" [digitrec.cpp:108]   --->   Operation 177 'br' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str4, i32 %tmp_2)" [digitrec.cpp:122]   --->   Operation 178 'specregionend' 'empty' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "br label %3" [digitrec.cpp:98]   --->   Operation 179 'br' <Predicate = (icmp_ln108)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 1.08>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%i4_0 = phi i2 [ %i_2, %5 ], [ 0, %.preheader2.preheader ]"   --->   Operation 180 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.44ns)   --->   "%icmp_ln126 = icmp eq i2 %i4_0, -1" [digitrec.cpp:126]   --->   Operation 181 'icmp' 'icmp_ln126' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 182 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.54ns)   --->   "%i_2 = add i2 %i4_0, 1" [digitrec.cpp:126]   --->   Operation 183 'add' 'i_2' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "br i1 %icmp_ln126, label %.preheader.preheader, label %5" [digitrec.cpp:126]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%label_list_2_1_load = load i32* %label_list_2_1" [digitrec.cpp:129]   --->   Operation 185 'load' 'label_list_2_1_load' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%label_list_2_3_load = load i32* %label_list_2_3" [digitrec.cpp:129]   --->   Operation 186 'load' 'label_list_2_3_load' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%label_list_2_2_load = load i32* %label_list_2_2" [digitrec.cpp:129]   --->   Operation 187 'load' 'label_list_2_2_load' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (0.40ns)   --->   "%tmp_1 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %label_list_2_1_load, i32 %label_list_2_3_load, i32 %label_list_2_2_load, i2 %i4_0)" [digitrec.cpp:129]   --->   Operation 188 'mux' 'tmp_1' <Predicate = (!icmp_ln126)> <Delay = 0.40> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln129 = sext i32 %tmp_1 to i64" [digitrec.cpp:129]   --->   Operation 189 'sext' 'sext_ln129' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%vote_list_addr_1 = getelementptr inbounds [10 x i32]* %vote_list, i64 0, i64 %sext_ln129" [digitrec.cpp:129]   --->   Operation 190 'getelementptr' 'vote_list_addr_1' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_9 : Operation 191 [2/2] (0.67ns)   --->   "%vote_list_load = load i32* %vote_list_addr_1, align 4" [digitrec.cpp:129]   --->   Operation 191 'load' 'vote_list_load' <Predicate = (!icmp_ln126)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 192 [1/1] (0.65ns)   --->   "br label %.preheader" [digitrec.cpp:136]   --->   Operation 192 'br' <Predicate = (icmp_ln126)> <Delay = 0.65>

State 10 <SV = 5> <Delay = 2.37>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str7) nounwind" [digitrec.cpp:127]   --->   Operation 193 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 194 [1/2] (0.67ns)   --->   "%vote_list_load = load i32* %vote_list_addr_1, align 4" [digitrec.cpp:129]   --->   Operation 194 'load' 'vote_list_load' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 195 [1/1] (1.01ns)   --->   "%add_ln129 = add nsw i32 %vote_list_load, 1" [digitrec.cpp:129]   --->   Operation 195 'add' 'add_ln129' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 196 [1/1] (0.67ns)   --->   "store i32 %add_ln129, i32* %vote_list_addr_1, align 4" [digitrec.cpp:129]   --->   Operation 196 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "br label %.preheader2" [digitrec.cpp:126]   --->   Operation 197 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 5> <Delay = 0.79>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%max_vote_0 = phi i8 [ %select_ln139, %6 ], [ 0, %.preheader.preheader ]" [digitrec.cpp:139]   --->   Operation 198 'phi' 'max_vote_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%i5_0 = phi i4 [ %i_4, %6 ], [ 0, %.preheader.preheader ]"   --->   Operation 199 'phi' 'i5_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (0.72ns)   --->   "%icmp_ln136 = icmp eq i4 %i5_0, -6" [digitrec.cpp:136]   --->   Operation 200 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 201 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 202 [1/1] (0.79ns)   --->   "%i_4 = add i4 %i5_0, 1" [digitrec.cpp:136]   --->   Operation 202 'add' 'i_4' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "br i1 %icmp_ln136, label %7, label %6" [digitrec.cpp:136]   --->   Operation 203 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln139_1 = zext i4 %i5_0 to i64" [digitrec.cpp:139]   --->   Operation 204 'zext' 'zext_ln139_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_11 : Operation 205 [1/1] (0.00ns)   --->   "%vote_list_addr_2 = getelementptr inbounds [10 x i32]* %vote_list, i64 0, i64 %zext_ln139_1" [digitrec.cpp:139]   --->   Operation 205 'getelementptr' 'vote_list_addr_2' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_11 : Operation 206 [2/2] (0.67ns)   --->   "%vote_list_load_1 = load i32* %vote_list_addr_2, align 4" [digitrec.cpp:139]   --->   Operation 206 'load' 'vote_list_load_1' <Predicate = (!icmp_ln136)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i8 %max_vote_0 to i64" [digitrec.cpp:139]   --->   Operation 207 'zext' 'zext_ln139' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%vote_list_addr_3 = getelementptr inbounds [10 x i32]* %vote_list, i64 0, i64 %zext_ln139" [digitrec.cpp:139]   --->   Operation 208 'getelementptr' 'vote_list_addr_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_11 : Operation 209 [2/2] (0.67ns)   --->   "%vote_list_load_2 = load i32* %vote_list_addr_3, align 4" [digitrec.cpp:139]   --->   Operation 209 'load' 'vote_list_load_2' <Predicate = (!icmp_ln136)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "ret i8 %max_vote_0" [digitrec.cpp:145]   --->   Operation 210 'ret' <Predicate = (icmp_ln136)> <Delay = 0.00>

State 12 <SV = 6> <Delay = 2.05>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str8) nounwind" [digitrec.cpp:137]   --->   Operation 211 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 212 [1/2] (0.67ns)   --->   "%vote_list_load_1 = load i32* %vote_list_addr_2, align 4" [digitrec.cpp:139]   --->   Operation 212 'load' 'vote_list_load_1' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 213 [1/2] (0.67ns)   --->   "%vote_list_load_2 = load i32* %vote_list_addr_3, align 4" [digitrec.cpp:139]   --->   Operation 213 'load' 'vote_list_load_2' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 214 [1/1] (0.99ns)   --->   "%icmp_ln139 = icmp slt i32 %vote_list_load_1, %vote_list_load_2" [digitrec.cpp:139]   --->   Operation 214 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%max_vote = zext i4 %i5_0 to i8" [digitrec.cpp:141]   --->   Operation 215 'zext' 'max_vote' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 216 [1/1] (0.38ns)   --->   "%select_ln139 = select i1 %icmp_ln139, i8 %max_vote_0, i8 %max_vote" [digitrec.cpp:139]   --->   Operation 216 'select' 'select_ln139' <Predicate = true> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "br label %.preheader" [digitrec.cpp:136]   --->   Operation 217 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', digitrec.cpp:81) [11]  (0.656 ns)

 <State 2>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', digitrec.cpp:88) [42]  (0.656 ns)

 <State 3>: 0.797ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', digitrec.cpp:88) [42]  (0 ns)
	'add' operation ('i', digitrec.cpp:88) [45]  (0.797 ns)

 <State 4>: 0.797ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', digitrec.cpp:96) [68]  (0 ns)
	'add' operation ('i', digitrec.cpp:96) [73]  (0.797 ns)

 <State 5>: 1.45ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', digitrec.cpp:98) [83]  (0 ns)
	'add' operation ('add_ln105', digitrec.cpp:105) [92]  (0.773 ns)
	'getelementptr' operation ('knn_set_addr', digitrec.cpp:105) [95]  (0 ns)
	'load' operation ('knn_set_load', digitrec.cpp:105) on array 'knn_set' [96]  (0.677 ns)

 <State 6>: 0.677ns
The critical path consists of the following:
	'load' operation ('knn_set_load', digitrec.cpp:105) on array 'knn_set' [96]  (0.677 ns)

 <State 7>: 1.81ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', digitrec.cpp:102) [100]  (0 ns)
	'mux' operation ('tmp_3', digitrec.cpp:105) [112]  (0.409 ns)
	'icmp' operation ('icmp_ln105', digitrec.cpp:105) [113]  (0.991 ns)
	'select' operation ('pos', digitrec.cpp:105) [117]  (0.411 ns)

 <State 8>: 3.02ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', digitrec.cpp:111) [125]  (0 ns)
	'add' operation ('r', digitrec.cpp:111) [137]  (0.548 ns)
	'icmp' operation ('icmp_ln116', digitrec.cpp:116) [142]  (0.991 ns)
	'select' operation ('label_list[2]', digitrec.cpp:116) [163]  (0.411 ns)
	'select' operation ('label_list[2]', digitrec.cpp:111) [169]  (0.411 ns)
	'store' operation ('store_ln108', digitrec.cpp:108) of variable 'label_list[2]', digitrec.cpp:111 on local variable 'label_list[2]' [175]  (0.656 ns)

 <State 9>: 1.09ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', digitrec.cpp:126) [191]  (0 ns)
	'mux' operation ('tmp_1', digitrec.cpp:129) [201]  (0.409 ns)
	'getelementptr' operation ('vote_list_addr_1', digitrec.cpp:129) [203]  (0 ns)
	'load' operation ('vote_list_load', digitrec.cpp:129) on array 'vote_list', digitrec.cpp:75 [204]  (0.677 ns)

 <State 10>: 2.37ns
The critical path consists of the following:
	'load' operation ('vote_list_load', digitrec.cpp:129) on array 'vote_list', digitrec.cpp:75 [204]  (0.677 ns)
	'add' operation ('add_ln129', digitrec.cpp:129) [205]  (1.02 ns)
	'store' operation ('store_ln129', digitrec.cpp:129) of variable 'add_ln129', digitrec.cpp:129 on array 'vote_list', digitrec.cpp:75 [206]  (0.677 ns)

 <State 11>: 0.797ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', digitrec.cpp:136) [212]  (0 ns)
	'add' operation ('i', digitrec.cpp:136) [215]  (0.797 ns)

 <State 12>: 2.06ns
The critical path consists of the following:
	'load' operation ('vote_list_load_1', digitrec.cpp:139) on array 'vote_list', digitrec.cpp:75 [221]  (0.677 ns)
	'icmp' operation ('icmp_ln139', digitrec.cpp:139) [225]  (0.991 ns)
	'select' operation ('select_ln139', digitrec.cpp:139) [227]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
