

================================================================
== Vitis HLS Report for 'fir_hw_wrapped'
================================================================
* Date:           Sat Nov  5 11:49:12 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fir_filter
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.543 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8255|     8255|  82.550 us|  82.550 us|  8256|  8256|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                    |                                         |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_fir_hw_wrapped_Pipeline_VITIS_LOOP_45_1_fu_173  |fir_hw_wrapped_Pipeline_VITIS_LOOP_45_1  |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
        |grp_fir_hw_wrapped_Pipeline_VITIS_LOOP_57_3_fu_192  |fir_hw_wrapped_Pipeline_VITIS_LOOP_57_3  |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
        |grp_fir_hw_wrapped_Pipeline_L1_fu_212               |fir_hw_wrapped_Pipeline_L1               |     2094|     2094|  20.940 us|  20.940 us|  2094|  2094|       no|
        |grp_fir_hw_wrapped_Pipeline_VITIS_LOOP_72_5_fu_229  |fir_hw_wrapped_Pipeline_VITIS_LOOP_72_5  |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   40|    4906|   4482|    0|
|Memory           |       36|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    396|    -|
|Register         |        -|    -|     272|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       36|   40|    5178|   4880|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        8|   11|       3|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |CONTROL_BUS_s_axi_U                                 |CONTROL_BUS_s_axi                        |        0|   0|    36|    40|    0|
    |grp_fir_hw_wrapped_Pipeline_L1_fu_212               |fir_hw_wrapped_Pipeline_L1               |        0|  40|  4826|  4208|    0|
    |grp_fir_hw_wrapped_Pipeline_VITIS_LOOP_45_1_fu_173  |fir_hw_wrapped_Pipeline_VITIS_LOOP_45_1  |        0|   0|    14|    71|    0|
    |grp_fir_hw_wrapped_Pipeline_VITIS_LOOP_57_3_fu_192  |fir_hw_wrapped_Pipeline_VITIS_LOOP_57_3  |        0|   0|    14|    71|    0|
    |grp_fir_hw_wrapped_Pipeline_VITIS_LOOP_72_5_fu_229  |fir_hw_wrapped_Pipeline_VITIS_LOOP_72_5  |        0|   0|    16|    92|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |Total                                               |                                         |        0|  40|  4906|  4482|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |a_U    |a_RAM_AUTO_1R1W       |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |b_U    |b_RAM_1WNR_AUTO_1R1W  |       14|  0|   0|    0|  1024|   32|     1|        32768|
    |b_1_U  |b_RAM_1WNR_AUTO_1R1W  |       14|  0|   0|    0|  1024|   32|     1|        32768|
    |out_U  |out_RAM_AUTO_1R1W     |        4|  0|   0|    0|  2048|   32|     1|        65536|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                      |       36|  0|   0|    0|  6144|  128|     4|       196608|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                              Variable Name                              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_fir_hw_wrapped_Pipeline_VITIS_LOOP_72_5_fu_229_OUTPUT_STREAM_TREADY  |       and|   0|  0|   2|           1|           1|
    +-------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                    |          |   0|  0|   2|           1|           1|
    +-------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |INPUT_STREAM_TREADY_int_regslice  |  14|          3|    1|          3|
    |a_address0                        |  31|          6|   11|         66|
    |a_address1                        |  26|          5|   11|         55|
    |a_ce0                             |  14|          3|    1|          3|
    |a_we0                             |   9|          2|    1|          2|
    |ap_NS_fsm                         |  65|         13|    1|         13|
    |b_1_address0                      |  14|          3|   10|         30|
    |b_1_ce0                           |  14|          3|    1|          3|
    |b_1_ce1                           |   9|          2|    1|          2|
    |b_1_ce2                           |   9|          2|    1|          2|
    |b_1_ce3                           |   9|          2|    1|          2|
    |b_1_ce4                           |   9|          2|    1|          2|
    |b_1_ce5                           |   9|          2|    1|          2|
    |b_1_ce6                           |   9|          2|    1|          2|
    |b_1_ce7                           |   9|          2|    1|          2|
    |b_1_we0                           |   9|          2|    1|          2|
    |b_address0                        |  14|          3|   10|         30|
    |b_ce0                             |  14|          3|    1|          3|
    |b_ce1                             |   9|          2|    1|          2|
    |b_ce2                             |   9|          2|    1|          2|
    |b_ce3                             |   9|          2|    1|          2|
    |b_ce4                             |   9|          2|    1|          2|
    |b_ce5                             |   9|          2|    1|          2|
    |b_ce6                             |   9|          2|    1|          2|
    |b_ce7                             |   9|          2|    1|          2|
    |b_we0                             |   9|          2|    1|          2|
    |out_address0                      |  14|          3|   11|         33|
    |out_ce0                           |  14|          3|    1|          3|
    |out_we0                           |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 396|         84|   77|        278|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |a_load_1_reg_263                                                 |  32|   0|   32|          0|
    |a_load_2_reg_278                                                 |  32|   0|   32|          0|
    |a_load_3_reg_283                                                 |  32|   0|   32|          0|
    |a_load_4_reg_298                                                 |  32|   0|   32|          0|
    |a_load_5_reg_303                                                 |  32|   0|   32|          0|
    |a_load_6_reg_318                                                 |  32|   0|   32|          0|
    |a_load_7_reg_323                                                 |  32|   0|   32|          0|
    |a_load_reg_258                                                   |  32|   0|   32|          0|
    |ap_CS_fsm                                                        |  12|   0|   12|          0|
    |grp_fir_hw_wrapped_Pipeline_L1_fu_212_ap_start_reg               |   1|   0|    1|          0|
    |grp_fir_hw_wrapped_Pipeline_VITIS_LOOP_45_1_fu_173_ap_start_reg  |   1|   0|    1|          0|
    |grp_fir_hw_wrapped_Pipeline_VITIS_LOOP_57_3_fu_192_ap_start_reg  |   1|   0|    1|          0|
    |grp_fir_hw_wrapped_Pipeline_VITIS_LOOP_72_5_fu_229_ap_start_reg  |   1|   0|    1|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 272|   0|  272|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------+-----+-----+------------+------------------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |   in|    1|       s_axi|             CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_AWREADY  |  out|    1|       s_axi|             CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_AWADDR   |   in|    4|       s_axi|             CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_WVALID   |   in|    1|       s_axi|             CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_WREADY   |  out|    1|       s_axi|             CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_WDATA    |   in|   32|       s_axi|             CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_WSTRB    |   in|    4|       s_axi|             CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_ARVALID  |   in|    1|       s_axi|             CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_ARREADY  |  out|    1|       s_axi|             CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_ARADDR   |   in|    4|       s_axi|             CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_RVALID   |  out|    1|       s_axi|             CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_RREADY   |   in|    1|       s_axi|             CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_RDATA    |  out|   32|       s_axi|             CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_RRESP    |  out|    2|       s_axi|             CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_BVALID   |  out|    1|       s_axi|             CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_BREADY   |   in|    1|       s_axi|             CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_BRESP    |  out|    2|       s_axi|             CONTROL_BUS|   return void|
|ap_clk                     |   in|    1|  ap_ctrl_hs|          fir_hw_wrapped|  return value|
|ap_rst_n                   |   in|    1|  ap_ctrl_hs|          fir_hw_wrapped|  return value|
|interrupt                  |  out|    1|  ap_ctrl_hs|          fir_hw_wrapped|  return value|
|INPUT_STREAM_TDATA         |   in|   32|        axis|   INPUT_STREAM_V_data_V|       pointer|
|INPUT_STREAM_TVALID        |   in|    1|        axis|   INPUT_STREAM_V_dest_V|       pointer|
|INPUT_STREAM_TREADY        |  out|    1|        axis|   INPUT_STREAM_V_dest_V|       pointer|
|INPUT_STREAM_TDEST         |   in|    5|        axis|   INPUT_STREAM_V_dest_V|       pointer|
|INPUT_STREAM_TKEEP         |   in|    4|        axis|   INPUT_STREAM_V_keep_V|       pointer|
|INPUT_STREAM_TSTRB         |   in|    4|        axis|   INPUT_STREAM_V_strb_V|       pointer|
|INPUT_STREAM_TUSER         |   in|    4|        axis|   INPUT_STREAM_V_user_V|       pointer|
|INPUT_STREAM_TLAST         |   in|    1|        axis|   INPUT_STREAM_V_last_V|       pointer|
|INPUT_STREAM_TID           |   in|    5|        axis|     INPUT_STREAM_V_id_V|       pointer|
|OUTPUT_STREAM_TDATA        |  out|   32|        axis|  OUTPUT_STREAM_V_data_V|       pointer|
|OUTPUT_STREAM_TVALID       |  out|    1|        axis|  OUTPUT_STREAM_V_dest_V|       pointer|
|OUTPUT_STREAM_TREADY       |   in|    1|        axis|  OUTPUT_STREAM_V_dest_V|       pointer|
|OUTPUT_STREAM_TDEST        |  out|    5|        axis|  OUTPUT_STREAM_V_dest_V|       pointer|
|OUTPUT_STREAM_TKEEP        |  out|    4|        axis|  OUTPUT_STREAM_V_keep_V|       pointer|
|OUTPUT_STREAM_TSTRB        |  out|    4|        axis|  OUTPUT_STREAM_V_strb_V|       pointer|
|OUTPUT_STREAM_TUSER        |  out|    4|        axis|  OUTPUT_STREAM_V_user_V|       pointer|
|OUTPUT_STREAM_TLAST        |  out|    1|        axis|  OUTPUT_STREAM_V_last_V|       pointer|
|OUTPUT_STREAM_TID          |  out|    5|        axis|    OUTPUT_STREAM_V_id_V|       pointer|
+---------------------------+-----+-----+------------+------------------------+--------------+

