void F_1 ( struct V_1 * V_2 , struct V_3 * V_4 )\r\n{\r\nvolatile T_1 * V_5 ;\r\nV_5 = ( T_1 * ) V_4 -> V_6 ;\r\nV_5 [ 0 ] = 0 ;\r\nasm volatile ("sync");\r\nasm volatile ("tlbie %0" : : "r" (pte->pte.eaddr) : "memory");\r\nasm volatile ("sync");\r\nasm volatile ("tlbsync");\r\n}\r\nstatic T_2 F_2 ( struct V_1 * V_2 , T_3 V_7 )\r\n{\r\nreturn ( T_2 ) ( ( ( V_7 >> ( V_8 * 7 ) ) & V_9 ) ^\r\n( ( V_7 >> ( V_8 * 6 ) ) & V_9 ) ^\r\n( ( V_7 >> ( V_8 * 5 ) ) & V_9 ) ^\r\n( ( V_7 >> ( V_8 * 4 ) ) & V_9 ) ^\r\n( ( V_7 >> ( V_8 * 3 ) ) & V_9 ) ^\r\n( ( V_7 >> ( V_8 * 2 ) ) & V_9 ) ^\r\n( ( V_7 >> ( V_8 * 1 ) ) & V_9 ) ^\r\n( ( V_7 >> ( V_8 * 0 ) ) & V_9 ) ) ;\r\n}\r\nstatic struct V_10 * F_3 ( struct V_1 * V_2 , T_3 V_7 )\r\n{\r\nstruct V_10 * V_11 ;\r\nT_2 V_12 ;\r\nif ( V_2 -> V_13 . V_14 -> V_15 & V_16 )\r\nV_7 |= V_17 ;\r\nV_12 = F_2 ( V_2 , V_7 ) ;\r\nV_11 = & F_4 ( V_2 ) -> V_18 [ V_12 ] ;\r\nif ( V_11 -> V_19 == V_7 ) {\r\nF_5 ( L_1 ,\r\nV_7 , V_11 -> V_20 ) ;\r\nreturn V_11 ;\r\n}\r\nV_11 = & F_4 ( V_2 ) -> V_18 [ V_9 - V_12 ] ;\r\nif ( V_11 -> V_19 == V_7 ) {\r\nF_5 ( L_1 ,\r\nV_7 , V_11 -> V_20 ) ;\r\nreturn V_11 ;\r\n}\r\nF_5 ( L_2 , V_7 ) ;\r\nreturn NULL ;\r\n}\r\nstatic T_1 * F_6 ( struct V_1 * V_2 , T_1 V_21 , T_1 V_22 ,\r\nbool V_23 )\r\n{\r\nT_1 V_24 , V_25 ;\r\nT_4 V_5 = V_26 ;\r\nV_24 = ( V_22 & ~ V_27 ) >> 12 ;\r\nV_25 = ( ( V_21 ^ V_24 ) << 6 ) ;\r\nif ( ! V_23 )\r\nV_25 = ~ V_25 ;\r\nV_25 &= V_28 ;\r\nV_5 |= V_25 ;\r\nF_7 ( L_3 ,\r\nV_26 , V_25 , V_28 , V_5 ) ;\r\nreturn ( T_1 * ) V_5 ;\r\n}\r\nint F_8 ( struct V_1 * V_2 , struct V_29 * V_30 )\r\n{\r\nT_5 V_31 ;\r\nT_3 V_32 ;\r\nT_3 V_21 ;\r\nstruct V_10 * V_11 ;\r\nvolatile T_1 * V_5 ;\r\nT_1 V_22 = V_30 -> V_22 ;\r\nT_1 V_33 , V_34 ;\r\nregister int V_35 = 0 ;\r\nbool V_23 = false ;\r\nbool V_36 = false ;\r\nstruct V_3 * V_4 ;\r\nV_31 = F_9 ( V_2 , V_30 -> V_37 >> V_38 ) ;\r\nif ( F_10 ( V_31 ) ) {\r\nF_11 ( V_39 L_4 ,\r\nV_30 -> V_22 ) ;\r\nreturn - V_40 ;\r\n}\r\nV_31 <<= V_38 ;\r\nV_2 -> V_13 . V_41 . V_42 ( V_2 , V_30 -> V_22 >> V_43 , & V_21 ) ;\r\nV_11 = F_3 ( V_2 , V_21 ) ;\r\nif ( ! V_11 ) {\r\nF_12 ( V_2 , V_22 ) ;\r\nV_11 = F_3 ( V_2 , V_21 ) ;\r\n}\r\nF_13 ( ! V_11 ) ;\r\nV_21 = V_11 -> V_20 ;\r\nV_32 = ( V_21 << V_43 ) | ( V_22 & ~ V_27 ) ;\r\nV_44:\r\nif ( V_35 == 16 ) {\r\nV_23 = ! V_23 ;\r\nV_36 = true ;\r\nV_35 = 0 ;\r\n}\r\nV_5 = F_6 ( V_2 , V_21 , V_22 , V_23 ) ;\r\nif ( ! V_36 && ( V_5 [ V_35 ] & V_45 ) ) {\r\nV_35 += 2 ;\r\ngoto V_44;\r\n}\r\nF_7 ( L_5 , V_5 , V_35 ) ;\r\nF_7 ( L_6 , V_5 [ 0 ] , V_5 [ 1 ] ) ;\r\nF_7 ( L_6 , V_5 [ 2 ] , V_5 [ 3 ] ) ;\r\nF_7 ( L_6 , V_5 [ 4 ] , V_5 [ 5 ] ) ;\r\nF_7 ( L_6 , V_5 [ 6 ] , V_5 [ 7 ] ) ;\r\nF_7 ( L_6 , V_5 [ 8 ] , V_5 [ 9 ] ) ;\r\nF_7 ( L_6 , V_5 [ 10 ] , V_5 [ 11 ] ) ;\r\nF_7 ( L_6 , V_5 [ 12 ] , V_5 [ 13 ] ) ;\r\nF_7 ( L_6 , V_5 [ 14 ] , V_5 [ 15 ] ) ;\r\nV_33 = ( ( V_22 & 0x0fffffff ) >> 22 ) | ( V_21 << 7 ) | V_45 |\r\n( V_23 ? 0 : V_46 ) ;\r\nV_34 = V_31 | V_47 | V_48 | V_49 ;\r\nif ( V_30 -> V_50 ) {\r\nV_34 |= V_51 ;\r\nF_14 ( V_2 -> V_52 , V_30 -> V_37 >> V_38 ) ;\r\n} else {\r\nV_34 |= V_53 ;\r\n}\r\nF_15 () ;\r\nif ( V_5 [ V_35 ] ) {\r\nV_5 [ V_35 ] = 0 ;\r\nasm volatile ("sync");\r\n}\r\nV_5 [ V_35 + 1 ] = V_34 ;\r\nV_5 [ V_35 ] = V_33 ;\r\nasm volatile ("sync");\r\nF_16 () ;\r\nF_7 ( L_7 , V_5 ) ;\r\nF_7 ( L_6 , V_5 [ 0 ] , V_5 [ 1 ] ) ;\r\nF_7 ( L_6 , V_5 [ 2 ] , V_5 [ 3 ] ) ;\r\nF_7 ( L_6 , V_5 [ 4 ] , V_5 [ 5 ] ) ;\r\nF_7 ( L_6 , V_5 [ 6 ] , V_5 [ 7 ] ) ;\r\nF_7 ( L_6 , V_5 [ 8 ] , V_5 [ 9 ] ) ;\r\nF_7 ( L_6 , V_5 [ 10 ] , V_5 [ 11 ] ) ;\r\nF_7 ( L_6 , V_5 [ 12 ] , V_5 [ 13 ] ) ;\r\nF_7 ( L_6 , V_5 [ 14 ] , V_5 [ 15 ] ) ;\r\nV_4 = F_17 ( V_2 ) ;\r\nF_7 ( L_8 ,\r\nV_30 -> V_50 ? 'w' : '-' ,\r\nV_30 -> V_54 ? 'x' : '-' ,\r\nV_30 -> V_22 , ( T_4 ) V_5 , V_32 ,\r\nV_30 -> V_55 , V_31 ) ;\r\nV_4 -> V_6 = ( T_4 ) & V_5 [ V_35 ] ;\r\nV_4 -> V_56 = V_32 ;\r\nV_4 -> V_4 = * V_30 ;\r\nV_4 -> V_57 = V_31 >> V_38 ;\r\nF_18 ( V_2 , V_4 ) ;\r\nreturn 0 ;\r\n}\r\nstatic struct V_10 * F_19 ( struct V_1 * V_2 , T_3 V_7 )\r\n{\r\nstruct V_10 * V_11 ;\r\nstruct V_58 * V_59 = F_4 ( V_2 ) ;\r\nT_2 V_12 ;\r\nstatic int V_60 = 0 ;\r\nif ( V_2 -> V_13 . V_14 -> V_15 & V_16 )\r\nV_7 |= V_17 ;\r\nV_12 = F_2 ( V_2 , V_7 ) ;\r\nif ( V_60 )\r\nV_12 = V_9 - V_12 ;\r\nV_11 = & F_4 ( V_2 ) -> V_18 [ V_12 ] ;\r\nV_60 = ! V_60 ;\r\nif ( V_59 -> V_61 >= V_62 ) {\r\nV_59 -> V_61 = 0 ;\r\nmemset ( V_59 -> V_18 , 0 ,\r\nsizeof( struct V_10 ) * V_63 ) ;\r\nF_20 ( V_2 , 0 , 0 ) ;\r\nF_21 ( V_2 ) ;\r\n}\r\nV_11 -> V_20 = V_59 -> V_64 [ V_59 -> V_61 ] ;\r\nV_59 -> V_61 ++ ;\r\nV_11 -> V_19 = V_7 ;\r\nV_11 -> V_65 = true ;\r\nreturn V_11 ;\r\n}\r\nint F_12 ( struct V_1 * V_2 , T_4 V_22 )\r\n{\r\nT_1 V_66 = V_22 >> V_43 ;\r\nT_3 V_7 ;\r\nT_1 V_67 ;\r\nstruct V_10 * V_11 ;\r\nstruct V_68 * V_69 = F_22 ( V_2 ) ;\r\nif ( V_2 -> V_13 . V_41 . V_42 ( V_2 , V_66 , & V_7 ) ) {\r\nV_69 -> V_67 [ V_66 ] = V_70 ;\r\nreturn - V_71 ;\r\n}\r\nV_11 = F_3 ( V_2 , V_7 ) ;\r\nif ( ! V_11 )\r\nV_11 = F_19 ( V_2 , V_7 ) ;\r\nV_11 -> V_72 = V_66 ;\r\nV_67 = V_11 -> V_20 | V_73 ;\r\nV_69 -> V_67 [ V_66 ] = V_67 ;\r\nF_5 ( L_9 , V_66 , V_67 ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_21 ( struct V_1 * V_2 )\r\n{\r\nint V_74 ;\r\nstruct V_68 * V_69 = F_22 ( V_2 ) ;\r\nF_5 ( L_10 , F_23 ( V_69 -> V_67 ) ) ;\r\nfor ( V_74 = 0 ; V_74 < F_23 ( V_69 -> V_67 ) ; V_74 ++ )\r\nV_69 -> V_67 [ V_74 ] = V_70 ;\r\n}\r\nvoid F_24 ( struct V_1 * V_2 )\r\n{\r\nint V_74 ;\r\nF_25 ( V_2 ) ;\r\nF_26 () ;\r\nfor ( V_74 = 0 ; V_74 < V_75 ; V_74 ++ )\r\nF_27 ( F_4 ( V_2 ) -> V_76 [ V_74 ] ) ;\r\nF_28 () ;\r\n}\r\nint F_29 ( struct V_1 * V_2 )\r\n{\r\nstruct V_58 * V_77 = F_4 ( V_2 ) ;\r\nint V_78 ;\r\nT_4 V_79 ;\r\nint V_74 ;\r\nint V_80 ;\r\nfor ( V_74 = 0 ; V_74 < V_75 ; V_74 ++ ) {\r\nV_78 = F_30 () ;\r\nif ( V_78 < 0 )\r\ngoto V_81;\r\nV_77 -> V_76 [ V_74 ] = V_78 ;\r\nfor ( V_80 = 0 ; V_80 < 16 ; V_80 ++ )\r\nV_77 -> V_64 [ ( V_74 * 16 ) + V_80 ] = F_31 ( V_78 , V_80 ) ;\r\n}\r\nV_77 -> V_61 = 0 ;\r\nasm ( "mfsdr1 %0" : "=r"(sdr1) );\r\nV_28 = ( ( V_79 & 0x1FF ) << 16 ) | 0xFFC0 ;\r\nV_26 = ( T_4 ) F_32 ( V_79 & 0xffff0000 ) ;\r\nF_33 ( V_2 ) ;\r\nreturn 0 ;\r\nV_81:\r\nfor ( V_80 = 0 ; V_80 < V_74 ; V_80 ++ ) {\r\nif ( ! V_77 -> V_76 [ V_80 ] )\r\ncontinue;\r\nF_27 ( F_4 ( V_2 ) -> V_76 [ V_80 ] ) ;\r\n}\r\nreturn - 1 ;\r\n}
