
CONTROL_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015d48  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000014d0  08015fe8  08015fe8  00016fe8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080174b8  080174b8  000184b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080174c0  080174c0  000184c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080174c4  080174c4  000184c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000204  24000000  080174c8  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001480  24000204  080176cc  00019204  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24001684  080176cc  00019684  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00019204  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002515f  00000000  00000000  00019232  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004f51  00000000  00000000  0003e391  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001ac0  00000000  00000000  000432e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000014a0  00000000  00000000  00044da8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003ef87  00000000  00000000  00046248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00029edb  00000000  00000000  000851cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001817c7  00000000  00000000  000af0aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00230871  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008560  00000000  00000000  002308b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000063  00000000  00000000  00238e14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000204 	.word	0x24000204
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08015fd0 	.word	0x08015fd0

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000208 	.word	0x24000208
 80002dc:	08015fd0 	.word	0x08015fd0

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	@ 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b9c0 	b.w	8000aa0 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f83e 	bl	80007a8 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__aeabi_d2lz>:
 8000738:	b508      	push	{r3, lr}
 800073a:	4602      	mov	r2, r0
 800073c:	460b      	mov	r3, r1
 800073e:	ec43 2b17 	vmov	d7, r2, r3
 8000742:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074a:	d403      	bmi.n	8000754 <__aeabi_d2lz+0x1c>
 800074c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000750:	f000 b80a 	b.w	8000768 <__aeabi_d2ulz>
 8000754:	eeb1 7b47 	vneg.f64	d7, d7
 8000758:	ec51 0b17 	vmov	r0, r1, d7
 800075c:	f000 f804 	bl	8000768 <__aeabi_d2ulz>
 8000760:	4240      	negs	r0, r0
 8000762:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000766:	bd08      	pop	{r3, pc}

08000768 <__aeabi_d2ulz>:
 8000768:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 8000798 <__aeabi_d2ulz+0x30>
 800076c:	ec41 0b17 	vmov	d7, r0, r1
 8000770:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007a0 <__aeabi_d2ulz+0x38>
 8000774:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000778:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800077c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000780:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000784:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000788:	ee16 1a10 	vmov	r1, s12
 800078c:	ee17 0a90 	vmov	r0, s15
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	f3af 8000 	nop.w
 8000798:	00000000 	.word	0x00000000
 800079c:	3df00000 	.word	0x3df00000
 80007a0:	00000000 	.word	0x00000000
 80007a4:	41f00000 	.word	0x41f00000

080007a8 <__udivmoddi4>:
 80007a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007ac:	9d08      	ldr	r5, [sp, #32]
 80007ae:	468e      	mov	lr, r1
 80007b0:	4604      	mov	r4, r0
 80007b2:	4688      	mov	r8, r1
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d14a      	bne.n	800084e <__udivmoddi4+0xa6>
 80007b8:	428a      	cmp	r2, r1
 80007ba:	4617      	mov	r7, r2
 80007bc:	d962      	bls.n	8000884 <__udivmoddi4+0xdc>
 80007be:	fab2 f682 	clz	r6, r2
 80007c2:	b14e      	cbz	r6, 80007d8 <__udivmoddi4+0x30>
 80007c4:	f1c6 0320 	rsb	r3, r6, #32
 80007c8:	fa01 f806 	lsl.w	r8, r1, r6
 80007cc:	fa20 f303 	lsr.w	r3, r0, r3
 80007d0:	40b7      	lsls	r7, r6
 80007d2:	ea43 0808 	orr.w	r8, r3, r8
 80007d6:	40b4      	lsls	r4, r6
 80007d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007dc:	fa1f fc87 	uxth.w	ip, r7
 80007e0:	fbb8 f1fe 	udiv	r1, r8, lr
 80007e4:	0c23      	lsrs	r3, r4, #16
 80007e6:	fb0e 8811 	mls	r8, lr, r1, r8
 80007ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80007ee:	fb01 f20c 	mul.w	r2, r1, ip
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d909      	bls.n	800080a <__udivmoddi4+0x62>
 80007f6:	18fb      	adds	r3, r7, r3
 80007f8:	f101 30ff 	add.w	r0, r1, #4294967295
 80007fc:	f080 80ea 	bcs.w	80009d4 <__udivmoddi4+0x22c>
 8000800:	429a      	cmp	r2, r3
 8000802:	f240 80e7 	bls.w	80009d4 <__udivmoddi4+0x22c>
 8000806:	3902      	subs	r1, #2
 8000808:	443b      	add	r3, r7
 800080a:	1a9a      	subs	r2, r3, r2
 800080c:	b2a3      	uxth	r3, r4
 800080e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000812:	fb0e 2210 	mls	r2, lr, r0, r2
 8000816:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800081a:	fb00 fc0c 	mul.w	ip, r0, ip
 800081e:	459c      	cmp	ip, r3
 8000820:	d909      	bls.n	8000836 <__udivmoddi4+0x8e>
 8000822:	18fb      	adds	r3, r7, r3
 8000824:	f100 32ff 	add.w	r2, r0, #4294967295
 8000828:	f080 80d6 	bcs.w	80009d8 <__udivmoddi4+0x230>
 800082c:	459c      	cmp	ip, r3
 800082e:	f240 80d3 	bls.w	80009d8 <__udivmoddi4+0x230>
 8000832:	443b      	add	r3, r7
 8000834:	3802      	subs	r0, #2
 8000836:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800083a:	eba3 030c 	sub.w	r3, r3, ip
 800083e:	2100      	movs	r1, #0
 8000840:	b11d      	cbz	r5, 800084a <__udivmoddi4+0xa2>
 8000842:	40f3      	lsrs	r3, r6
 8000844:	2200      	movs	r2, #0
 8000846:	e9c5 3200 	strd	r3, r2, [r5]
 800084a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800084e:	428b      	cmp	r3, r1
 8000850:	d905      	bls.n	800085e <__udivmoddi4+0xb6>
 8000852:	b10d      	cbz	r5, 8000858 <__udivmoddi4+0xb0>
 8000854:	e9c5 0100 	strd	r0, r1, [r5]
 8000858:	2100      	movs	r1, #0
 800085a:	4608      	mov	r0, r1
 800085c:	e7f5      	b.n	800084a <__udivmoddi4+0xa2>
 800085e:	fab3 f183 	clz	r1, r3
 8000862:	2900      	cmp	r1, #0
 8000864:	d146      	bne.n	80008f4 <__udivmoddi4+0x14c>
 8000866:	4573      	cmp	r3, lr
 8000868:	d302      	bcc.n	8000870 <__udivmoddi4+0xc8>
 800086a:	4282      	cmp	r2, r0
 800086c:	f200 8105 	bhi.w	8000a7a <__udivmoddi4+0x2d2>
 8000870:	1a84      	subs	r4, r0, r2
 8000872:	eb6e 0203 	sbc.w	r2, lr, r3
 8000876:	2001      	movs	r0, #1
 8000878:	4690      	mov	r8, r2
 800087a:	2d00      	cmp	r5, #0
 800087c:	d0e5      	beq.n	800084a <__udivmoddi4+0xa2>
 800087e:	e9c5 4800 	strd	r4, r8, [r5]
 8000882:	e7e2      	b.n	800084a <__udivmoddi4+0xa2>
 8000884:	2a00      	cmp	r2, #0
 8000886:	f000 8090 	beq.w	80009aa <__udivmoddi4+0x202>
 800088a:	fab2 f682 	clz	r6, r2
 800088e:	2e00      	cmp	r6, #0
 8000890:	f040 80a4 	bne.w	80009dc <__udivmoddi4+0x234>
 8000894:	1a8a      	subs	r2, r1, r2
 8000896:	0c03      	lsrs	r3, r0, #16
 8000898:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800089c:	b280      	uxth	r0, r0
 800089e:	b2bc      	uxth	r4, r7
 80008a0:	2101      	movs	r1, #1
 80008a2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008a6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ae:	fb04 f20c 	mul.w	r2, r4, ip
 80008b2:	429a      	cmp	r2, r3
 80008b4:	d907      	bls.n	80008c6 <__udivmoddi4+0x11e>
 80008b6:	18fb      	adds	r3, r7, r3
 80008b8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008bc:	d202      	bcs.n	80008c4 <__udivmoddi4+0x11c>
 80008be:	429a      	cmp	r2, r3
 80008c0:	f200 80e0 	bhi.w	8000a84 <__udivmoddi4+0x2dc>
 80008c4:	46c4      	mov	ip, r8
 80008c6:	1a9b      	subs	r3, r3, r2
 80008c8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008cc:	fb0e 3312 	mls	r3, lr, r2, r3
 80008d0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008d4:	fb02 f404 	mul.w	r4, r2, r4
 80008d8:	429c      	cmp	r4, r3
 80008da:	d907      	bls.n	80008ec <__udivmoddi4+0x144>
 80008dc:	18fb      	adds	r3, r7, r3
 80008de:	f102 30ff 	add.w	r0, r2, #4294967295
 80008e2:	d202      	bcs.n	80008ea <__udivmoddi4+0x142>
 80008e4:	429c      	cmp	r4, r3
 80008e6:	f200 80ca 	bhi.w	8000a7e <__udivmoddi4+0x2d6>
 80008ea:	4602      	mov	r2, r0
 80008ec:	1b1b      	subs	r3, r3, r4
 80008ee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80008f2:	e7a5      	b.n	8000840 <__udivmoddi4+0x98>
 80008f4:	f1c1 0620 	rsb	r6, r1, #32
 80008f8:	408b      	lsls	r3, r1
 80008fa:	fa22 f706 	lsr.w	r7, r2, r6
 80008fe:	431f      	orrs	r7, r3
 8000900:	fa0e f401 	lsl.w	r4, lr, r1
 8000904:	fa20 f306 	lsr.w	r3, r0, r6
 8000908:	fa2e fe06 	lsr.w	lr, lr, r6
 800090c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000910:	4323      	orrs	r3, r4
 8000912:	fa00 f801 	lsl.w	r8, r0, r1
 8000916:	fa1f fc87 	uxth.w	ip, r7
 800091a:	fbbe f0f9 	udiv	r0, lr, r9
 800091e:	0c1c      	lsrs	r4, r3, #16
 8000920:	fb09 ee10 	mls	lr, r9, r0, lr
 8000924:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000928:	fb00 fe0c 	mul.w	lr, r0, ip
 800092c:	45a6      	cmp	lr, r4
 800092e:	fa02 f201 	lsl.w	r2, r2, r1
 8000932:	d909      	bls.n	8000948 <__udivmoddi4+0x1a0>
 8000934:	193c      	adds	r4, r7, r4
 8000936:	f100 3aff 	add.w	sl, r0, #4294967295
 800093a:	f080 809c 	bcs.w	8000a76 <__udivmoddi4+0x2ce>
 800093e:	45a6      	cmp	lr, r4
 8000940:	f240 8099 	bls.w	8000a76 <__udivmoddi4+0x2ce>
 8000944:	3802      	subs	r0, #2
 8000946:	443c      	add	r4, r7
 8000948:	eba4 040e 	sub.w	r4, r4, lr
 800094c:	fa1f fe83 	uxth.w	lr, r3
 8000950:	fbb4 f3f9 	udiv	r3, r4, r9
 8000954:	fb09 4413 	mls	r4, r9, r3, r4
 8000958:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800095c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000960:	45a4      	cmp	ip, r4
 8000962:	d908      	bls.n	8000976 <__udivmoddi4+0x1ce>
 8000964:	193c      	adds	r4, r7, r4
 8000966:	f103 3eff 	add.w	lr, r3, #4294967295
 800096a:	f080 8082 	bcs.w	8000a72 <__udivmoddi4+0x2ca>
 800096e:	45a4      	cmp	ip, r4
 8000970:	d97f      	bls.n	8000a72 <__udivmoddi4+0x2ca>
 8000972:	3b02      	subs	r3, #2
 8000974:	443c      	add	r4, r7
 8000976:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800097a:	eba4 040c 	sub.w	r4, r4, ip
 800097e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000982:	4564      	cmp	r4, ip
 8000984:	4673      	mov	r3, lr
 8000986:	46e1      	mov	r9, ip
 8000988:	d362      	bcc.n	8000a50 <__udivmoddi4+0x2a8>
 800098a:	d05f      	beq.n	8000a4c <__udivmoddi4+0x2a4>
 800098c:	b15d      	cbz	r5, 80009a6 <__udivmoddi4+0x1fe>
 800098e:	ebb8 0203 	subs.w	r2, r8, r3
 8000992:	eb64 0409 	sbc.w	r4, r4, r9
 8000996:	fa04 f606 	lsl.w	r6, r4, r6
 800099a:	fa22 f301 	lsr.w	r3, r2, r1
 800099e:	431e      	orrs	r6, r3
 80009a0:	40cc      	lsrs	r4, r1
 80009a2:	e9c5 6400 	strd	r6, r4, [r5]
 80009a6:	2100      	movs	r1, #0
 80009a8:	e74f      	b.n	800084a <__udivmoddi4+0xa2>
 80009aa:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ae:	0c01      	lsrs	r1, r0, #16
 80009b0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009b4:	b280      	uxth	r0, r0
 80009b6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009ba:	463b      	mov	r3, r7
 80009bc:	4638      	mov	r0, r7
 80009be:	463c      	mov	r4, r7
 80009c0:	46b8      	mov	r8, r7
 80009c2:	46be      	mov	lr, r7
 80009c4:	2620      	movs	r6, #32
 80009c6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ca:	eba2 0208 	sub.w	r2, r2, r8
 80009ce:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009d2:	e766      	b.n	80008a2 <__udivmoddi4+0xfa>
 80009d4:	4601      	mov	r1, r0
 80009d6:	e718      	b.n	800080a <__udivmoddi4+0x62>
 80009d8:	4610      	mov	r0, r2
 80009da:	e72c      	b.n	8000836 <__udivmoddi4+0x8e>
 80009dc:	f1c6 0220 	rsb	r2, r6, #32
 80009e0:	fa2e f302 	lsr.w	r3, lr, r2
 80009e4:	40b7      	lsls	r7, r6
 80009e6:	40b1      	lsls	r1, r6
 80009e8:	fa20 f202 	lsr.w	r2, r0, r2
 80009ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009f0:	430a      	orrs	r2, r1
 80009f2:	fbb3 f8fe 	udiv	r8, r3, lr
 80009f6:	b2bc      	uxth	r4, r7
 80009f8:	fb0e 3318 	mls	r3, lr, r8, r3
 80009fc:	0c11      	lsrs	r1, r2, #16
 80009fe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a02:	fb08 f904 	mul.w	r9, r8, r4
 8000a06:	40b0      	lsls	r0, r6
 8000a08:	4589      	cmp	r9, r1
 8000a0a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a0e:	b280      	uxth	r0, r0
 8000a10:	d93e      	bls.n	8000a90 <__udivmoddi4+0x2e8>
 8000a12:	1879      	adds	r1, r7, r1
 8000a14:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a18:	d201      	bcs.n	8000a1e <__udivmoddi4+0x276>
 8000a1a:	4589      	cmp	r9, r1
 8000a1c:	d81f      	bhi.n	8000a5e <__udivmoddi4+0x2b6>
 8000a1e:	eba1 0109 	sub.w	r1, r1, r9
 8000a22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a26:	fb09 f804 	mul.w	r8, r9, r4
 8000a2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a2e:	b292      	uxth	r2, r2
 8000a30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a34:	4542      	cmp	r2, r8
 8000a36:	d229      	bcs.n	8000a8c <__udivmoddi4+0x2e4>
 8000a38:	18ba      	adds	r2, r7, r2
 8000a3a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a3e:	d2c4      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a40:	4542      	cmp	r2, r8
 8000a42:	d2c2      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a44:	f1a9 0102 	sub.w	r1, r9, #2
 8000a48:	443a      	add	r2, r7
 8000a4a:	e7be      	b.n	80009ca <__udivmoddi4+0x222>
 8000a4c:	45f0      	cmp	r8, lr
 8000a4e:	d29d      	bcs.n	800098c <__udivmoddi4+0x1e4>
 8000a50:	ebbe 0302 	subs.w	r3, lr, r2
 8000a54:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a58:	3801      	subs	r0, #1
 8000a5a:	46e1      	mov	r9, ip
 8000a5c:	e796      	b.n	800098c <__udivmoddi4+0x1e4>
 8000a5e:	eba7 0909 	sub.w	r9, r7, r9
 8000a62:	4449      	add	r1, r9
 8000a64:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a68:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a6c:	fb09 f804 	mul.w	r8, r9, r4
 8000a70:	e7db      	b.n	8000a2a <__udivmoddi4+0x282>
 8000a72:	4673      	mov	r3, lr
 8000a74:	e77f      	b.n	8000976 <__udivmoddi4+0x1ce>
 8000a76:	4650      	mov	r0, sl
 8000a78:	e766      	b.n	8000948 <__udivmoddi4+0x1a0>
 8000a7a:	4608      	mov	r0, r1
 8000a7c:	e6fd      	b.n	800087a <__udivmoddi4+0xd2>
 8000a7e:	443b      	add	r3, r7
 8000a80:	3a02      	subs	r2, #2
 8000a82:	e733      	b.n	80008ec <__udivmoddi4+0x144>
 8000a84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a88:	443b      	add	r3, r7
 8000a8a:	e71c      	b.n	80008c6 <__udivmoddi4+0x11e>
 8000a8c:	4649      	mov	r1, r9
 8000a8e:	e79c      	b.n	80009ca <__udivmoddi4+0x222>
 8000a90:	eba1 0109 	sub.w	r1, r1, r9
 8000a94:	46c4      	mov	ip, r8
 8000a96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a9a:	fb09 f804 	mul.w	r8, r9, r4
 8000a9e:	e7c4      	b.n	8000a2a <__udivmoddi4+0x282>

08000aa0 <__aeabi_idiv0>:
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop

08000aa4 <KalmanFilter>:
//=====¿ª¹Ø=====//
int8_t switch_state= 0;

// ---------- 内部函数 ----------
static float KalmanFilter(float measurement)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b083      	sub	sp, #12
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	ed87 0a01 	vstr	s0, [r7, #4]
    P = P + Q;
 8000aae:	4b24      	ldr	r3, [pc, #144]	@ (8000b40 <KalmanFilter+0x9c>)
 8000ab0:	ed93 7a00 	vldr	s14, [r3]
 8000ab4:	4b23      	ldr	r3, [pc, #140]	@ (8000b44 <KalmanFilter+0xa0>)
 8000ab6:	edd3 7a00 	vldr	s15, [r3]
 8000aba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000abe:	4b20      	ldr	r3, [pc, #128]	@ (8000b40 <KalmanFilter+0x9c>)
 8000ac0:	edc3 7a00 	vstr	s15, [r3]
    K = P / (P + R);
 8000ac4:	4b1e      	ldr	r3, [pc, #120]	@ (8000b40 <KalmanFilter+0x9c>)
 8000ac6:	edd3 6a00 	vldr	s13, [r3]
 8000aca:	4b1d      	ldr	r3, [pc, #116]	@ (8000b40 <KalmanFilter+0x9c>)
 8000acc:	ed93 7a00 	vldr	s14, [r3]
 8000ad0:	4b1d      	ldr	r3, [pc, #116]	@ (8000b48 <KalmanFilter+0xa4>)
 8000ad2:	edd3 7a00 	vldr	s15, [r3]
 8000ad6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000ada:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ade:	4b1b      	ldr	r3, [pc, #108]	@ (8000b4c <KalmanFilter+0xa8>)
 8000ae0:	edc3 7a00 	vstr	s15, [r3]
    x = x + K * (measurement - x);
 8000ae4:	4b1a      	ldr	r3, [pc, #104]	@ (8000b50 <KalmanFilter+0xac>)
 8000ae6:	edd3 7a00 	vldr	s15, [r3]
 8000aea:	ed97 7a01 	vldr	s14, [r7, #4]
 8000aee:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000af2:	4b16      	ldr	r3, [pc, #88]	@ (8000b4c <KalmanFilter+0xa8>)
 8000af4:	edd3 7a00 	vldr	s15, [r3]
 8000af8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000afc:	4b14      	ldr	r3, [pc, #80]	@ (8000b50 <KalmanFilter+0xac>)
 8000afe:	edd3 7a00 	vldr	s15, [r3]
 8000b02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b06:	4b12      	ldr	r3, [pc, #72]	@ (8000b50 <KalmanFilter+0xac>)
 8000b08:	edc3 7a00 	vstr	s15, [r3]
    P = (1 - K) * P;
 8000b0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000b4c <KalmanFilter+0xa8>)
 8000b0e:	edd3 7a00 	vldr	s15, [r3]
 8000b12:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000b16:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000b1a:	4b09      	ldr	r3, [pc, #36]	@ (8000b40 <KalmanFilter+0x9c>)
 8000b1c:	edd3 7a00 	vldr	s15, [r3]
 8000b20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b24:	4b06      	ldr	r3, [pc, #24]	@ (8000b40 <KalmanFilter+0x9c>)
 8000b26:	edc3 7a00 	vstr	s15, [r3]
    return x;
 8000b2a:	4b09      	ldr	r3, [pc, #36]	@ (8000b50 <KalmanFilter+0xac>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	ee07 3a90 	vmov	s15, r3
}
 8000b32:	eeb0 0a67 	vmov.f32	s0, s15
 8000b36:	370c      	adds	r7, #12
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3e:	4770      	bx	lr
 8000b40:	2400000c 	.word	0x2400000c
 8000b44:	24000004 	.word	0x24000004
 8000b48:	24000008 	.word	0x24000008
 8000b4c:	24000240 	.word	0x24000240
 8000b50:	2400023c 	.word	0x2400023c

08000b54 <OD_Init>:

// ---------- 初始化 ----------
void OD_Init(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
    interation_count = 0;
 8000b58:	4b10      	ldr	r3, [pc, #64]	@ (8000b9c <OD_Init+0x48>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	801a      	strh	r2, [r3, #0]
    total_value = 0;
 8000b5e:	4b10      	ldr	r3, [pc, #64]	@ (8000ba0 <OD_Init+0x4c>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	601a      	str	r2, [r3, #0]
    baseline_value = 0;
 8000b64:	4b0f      	ldr	r3, [pc, #60]	@ (8000ba4 <OD_Init+0x50>)
 8000b66:	f04f 0200 	mov.w	r2, #0
 8000b6a:	601a      	str	r2, [r3, #0]
    min_log_value = 0;
 8000b6c:	4b0e      	ldr	r3, [pc, #56]	@ (8000ba8 <OD_Init+0x54>)
 8000b6e:	f04f 0200 	mov.w	r2, #0
 8000b72:	601a      	str	r2, [r3, #0]
    od_result = 0;
 8000b74:	4b0d      	ldr	r3, [pc, #52]	@ (8000bac <OD_Init+0x58>)
 8000b76:	f04f 0200 	mov.w	r2, #0
 8000b7a:	601a      	str	r2, [r3, #0]
    x = 0;
 8000b7c:	4b0c      	ldr	r3, [pc, #48]	@ (8000bb0 <OD_Init+0x5c>)
 8000b7e:	f04f 0200 	mov.w	r2, #0
 8000b82:	601a      	str	r2, [r3, #0]
    P = 1.0f;
 8000b84:	4b0b      	ldr	r3, [pc, #44]	@ (8000bb4 <OD_Init+0x60>)
 8000b86:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8000b8a:	601a      	str	r2, [r3, #0]
    switch_state = 1;
 8000b8c:	4b0a      	ldr	r3, [pc, #40]	@ (8000bb8 <OD_Init+0x64>)
 8000b8e:	2201      	movs	r2, #1
 8000b90:	701a      	strb	r2, [r3, #0]
}
 8000b92:	bf00      	nop
 8000b94:	46bd      	mov	sp, r7
 8000b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9a:	4770      	bx	lr
 8000b9c:	24000000 	.word	0x24000000
 8000ba0:	24000228 	.word	0x24000228
 8000ba4:	2400022c 	.word	0x2400022c
 8000ba8:	24000234 	.word	0x24000234
 8000bac:	24000230 	.word	0x24000230
 8000bb0:	2400023c 	.word	0x2400023c
 8000bb4:	2400000c 	.word	0x2400000c
 8000bb8:	24000244 	.word	0x24000244

08000bbc <Get_Data>:

int32_t Get_Data()
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b086      	sub	sp, #24
 8000bc0:	af00      	add	r7, sp, #0
    int32_t results1 = 0;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	617b      	str	r3, [r7, #20]
    int32_t results2 = 0;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	613b      	str	r3, [r7, #16]
    int32_t results = 0;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	607b      	str	r3, [r7, #4]
    // ¿ªLED
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8000bce:	2201      	movs	r2, #1
 8000bd0:	2140      	movs	r1, #64	@ 0x40
 8000bd2:	4834      	ldr	r0, [pc, #208]	@ (8000ca4 <Get_Data+0xe8>)
 8000bd4:	f009 fadc 	bl	800a190 <HAL_GPIO_WritePin>
    HAL_Delay(1500);
 8000bd8:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000bdc:	f004 fc86 	bl	80054ec <HAL_Delay>

    for (int i = 0; i < 40; i++)
 8000be0:	2300      	movs	r3, #0
 8000be2:	60fb      	str	r3, [r7, #12]
 8000be4:	e01e      	b.n	8000c24 <Get_Data+0x68>
    {   uint16_t adc_data = 0;
 8000be6:	2300      	movs	r3, #0
 8000be8:	807b      	strh	r3, [r7, #2]
    	Get_MAN_CH_Data(MAN_CH_2, &adc_data);  // CH2 ±39.0625mV
 8000bea:	1cbb      	adds	r3, r7, #2
 8000bec:	4619      	mov	r1, r3
 8000bee:	f44f 4048 	mov.w	r0, #51200	@ 0xc800
 8000bf2:	f000 fbc5 	bl	8001380 <Get_MAN_CH_Data>

         data1 = adc_data;
 8000bf6:	887b      	ldrh	r3, [r7, #2]
 8000bf8:	461a      	mov	r2, r3
 8000bfa:	4b2b      	ldr	r3, [pc, #172]	@ (8000ca8 <Get_Data+0xec>)
 8000bfc:	601a      	str	r2, [r3, #0]
        if(data1 == INT32_MIN)
 8000bfe:	4b2a      	ldr	r3, [pc, #168]	@ (8000ca8 <Get_Data+0xec>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000c06:	d101      	bne.n	8000c0c <Get_Data+0x50>
        {
            return 0;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	e047      	b.n	8000c9c <Get_Data+0xe0>
        }
        results1 = results1 + data1;
 8000c0c:	4b26      	ldr	r3, [pc, #152]	@ (8000ca8 <Get_Data+0xec>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	697a      	ldr	r2, [r7, #20]
 8000c12:	4413      	add	r3, r2
 8000c14:	617b      	str	r3, [r7, #20]
       printf("result1:%ld\n",results1);
 8000c16:	6979      	ldr	r1, [r7, #20]
 8000c18:	4824      	ldr	r0, [pc, #144]	@ (8000cac <Get_Data+0xf0>)
 8000c1a:	f011 fb43 	bl	80122a4 <iprintf>
    for (int i = 0; i < 40; i++)
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	3301      	adds	r3, #1
 8000c22:	60fb      	str	r3, [r7, #12]
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	2b27      	cmp	r3, #39	@ 0x27
 8000c28:	dddd      	ble.n	8000be6 <Get_Data+0x2a>
    }

    // ¹ØLED
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	2140      	movs	r1, #64	@ 0x40
 8000c2e:	481d      	ldr	r0, [pc, #116]	@ (8000ca4 <Get_Data+0xe8>)
 8000c30:	f009 faae 	bl	800a190 <HAL_GPIO_WritePin>
    HAL_Delay(1500);
 8000c34:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000c38:	f004 fc58 	bl	80054ec <HAL_Delay>
    for (int i = 0; i < 40; i++)
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	60bb      	str	r3, [r7, #8]
 8000c40:	e01e      	b.n	8000c80 <Get_Data+0xc4>
    {
    	uint16_t adc_data = 0;
 8000c42:	2300      	movs	r3, #0
 8000c44:	803b      	strh	r3, [r7, #0]
    	Get_MAN_CH_Data(MAN_CH_2, &adc_data);  // CH2 ±39.0625mV
 8000c46:	463b      	mov	r3, r7
 8000c48:	4619      	mov	r1, r3
 8000c4a:	f44f 4048 	mov.w	r0, #51200	@ 0xc800
 8000c4e:	f000 fb97 	bl	8001380 <Get_MAN_CH_Data>
        data2 = adc_data ;
 8000c52:	883b      	ldrh	r3, [r7, #0]
 8000c54:	461a      	mov	r2, r3
 8000c56:	4b16      	ldr	r3, [pc, #88]	@ (8000cb0 <Get_Data+0xf4>)
 8000c58:	601a      	str	r2, [r3, #0]
        if(data2 == INT32_MIN)
 8000c5a:	4b15      	ldr	r3, [pc, #84]	@ (8000cb0 <Get_Data+0xf4>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000c62:	d101      	bne.n	8000c68 <Get_Data+0xac>
        {
            return 0;
 8000c64:	2300      	movs	r3, #0
 8000c66:	e019      	b.n	8000c9c <Get_Data+0xe0>
        }
        results2 = results2 + data2;
 8000c68:	4b11      	ldr	r3, [pc, #68]	@ (8000cb0 <Get_Data+0xf4>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	693a      	ldr	r2, [r7, #16]
 8000c6e:	4413      	add	r3, r2
 8000c70:	613b      	str	r3, [r7, #16]
      printf("result2:%ld\n",results2);
 8000c72:	6939      	ldr	r1, [r7, #16]
 8000c74:	480f      	ldr	r0, [pc, #60]	@ (8000cb4 <Get_Data+0xf8>)
 8000c76:	f011 fb15 	bl	80122a4 <iprintf>
    for (int i = 0; i < 40; i++)
 8000c7a:	68bb      	ldr	r3, [r7, #8]
 8000c7c:	3301      	adds	r3, #1
 8000c7e:	60bb      	str	r3, [r7, #8]
 8000c80:	68bb      	ldr	r3, [r7, #8]
 8000c82:	2b27      	cmp	r3, #39	@ 0x27
 8000c84:	dddd      	ble.n	8000c42 <Get_Data+0x86>
    }

    results = ((results1 - results2) / 40);
 8000c86:	697a      	ldr	r2, [r7, #20]
 8000c88:	693b      	ldr	r3, [r7, #16]
 8000c8a:	1ad3      	subs	r3, r2, r3
 8000c8c:	4a0a      	ldr	r2, [pc, #40]	@ (8000cb8 <Get_Data+0xfc>)
 8000c8e:	fb82 1203 	smull	r1, r2, r2, r3
 8000c92:	1112      	asrs	r2, r2, #4
 8000c94:	17db      	asrs	r3, r3, #31
 8000c96:	1ad3      	subs	r3, r2, r3
 8000c98:	607b      	str	r3, [r7, #4]
    return results;
 8000c9a:	687b      	ldr	r3, [r7, #4]
}
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	3718      	adds	r7, #24
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	58020000 	.word	0x58020000
 8000ca8:	24000220 	.word	0x24000220
 8000cac:	08015fe8 	.word	0x08015fe8
 8000cb0:	24000224 	.word	0x24000224
 8000cb4:	08015ff8 	.word	0x08015ff8
 8000cb8:	66666667 	.word	0x66666667

08000cbc <OD_Task>:

void OD_Task(void){
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	ed2d 8b02 	vpush	{d8}
 8000cc2:	b084      	sub	sp, #16
 8000cc4:	af02      	add	r7, sp, #8
	if(switch_state)
 8000cc6:	4b86      	ldr	r3, [pc, #536]	@ (8000ee0 <OD_Task+0x224>)
 8000cc8:	f993 3000 	ldrsb.w	r3, [r3]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	f000 8100 	beq.w	8000ed2 <OD_Task+0x216>
					{
		//printf("OD_Task executed, switch_state: %d\n", switch_state); // 新增调试打印
	        raw_result = Get_Data();
 8000cd2:	f7ff ff73 	bl	8000bbc <Get_Data>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	4a82      	ldr	r2, [pc, #520]	@ (8000ee4 <OD_Task+0x228>)
 8000cda:	6013      	str	r3, [r2, #0]

	        if (interation_count < Max_Interation - Min_Interation)
 8000cdc:	4b82      	ldr	r3, [pc, #520]	@ (8000ee8 <OD_Task+0x22c>)
 8000cde:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ce2:	2b13      	cmp	r3, #19
 8000ce4:	dc09      	bgt.n	8000cfa <OD_Task+0x3e>
	        {
	            interation_count++;
 8000ce6:	4b80      	ldr	r3, [pc, #512]	@ (8000ee8 <OD_Task+0x22c>)
 8000ce8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cec:	b29b      	uxth	r3, r3
 8000cee:	3301      	adds	r3, #1
 8000cf0:	b29b      	uxth	r3, r3
 8000cf2:	b21a      	sxth	r2, r3
 8000cf4:	4b7c      	ldr	r3, [pc, #496]	@ (8000ee8 <OD_Task+0x22c>)
 8000cf6:	801a      	strh	r2, [r3, #0]
	            float filtered_value = KalmanFilter(od_result);
							if (filtered_value < 0) filtered_value = 0;
							printf("filtered_OD_value: %.6f ,baseline_value: %.6f \r\n",filtered_value, baseline_value);
	        }
				}
}
 8000cf8:	e0eb      	b.n	8000ed2 <OD_Task+0x216>
	        else if (interation_count >= Max_Interation - Min_Interation && interation_count < Max_Interation)
 8000cfa:	4b7b      	ldr	r3, [pc, #492]	@ (8000ee8 <OD_Task+0x22c>)
 8000cfc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d00:	2b13      	cmp	r3, #19
 8000d02:	dd32      	ble.n	8000d6a <OD_Task+0xae>
 8000d04:	4b78      	ldr	r3, [pc, #480]	@ (8000ee8 <OD_Task+0x22c>)
 8000d06:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d0a:	2b27      	cmp	r3, #39	@ 0x27
 8000d0c:	dc2d      	bgt.n	8000d6a <OD_Task+0xae>
	            interation_count++;
 8000d0e:	4b76      	ldr	r3, [pc, #472]	@ (8000ee8 <OD_Task+0x22c>)
 8000d10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d14:	b29b      	uxth	r3, r3
 8000d16:	3301      	adds	r3, #1
 8000d18:	b29b      	uxth	r3, r3
 8000d1a:	b21a      	sxth	r2, r3
 8000d1c:	4b72      	ldr	r3, [pc, #456]	@ (8000ee8 <OD_Task+0x22c>)
 8000d1e:	801a      	strh	r2, [r3, #0]
	            total_value += raw_result;
 8000d20:	4b72      	ldr	r3, [pc, #456]	@ (8000eec <OD_Task+0x230>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	4a6f      	ldr	r2, [pc, #444]	@ (8000ee4 <OD_Task+0x228>)
 8000d26:	6812      	ldr	r2, [r2, #0]
 8000d28:	4413      	add	r3, r2
 8000d2a:	4a70      	ldr	r2, [pc, #448]	@ (8000eec <OD_Task+0x230>)
 8000d2c:	6013      	str	r3, [r2, #0]
	            baseline_value = (float)total_value / (interation_count - Min_Interation);
 8000d2e:	4b6f      	ldr	r3, [pc, #444]	@ (8000eec <OD_Task+0x230>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	ee07 3a90 	vmov	s15, r3
 8000d36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000d3a:	4b6b      	ldr	r3, [pc, #428]	@ (8000ee8 <OD_Task+0x22c>)
 8000d3c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d40:	3b14      	subs	r3, #20
 8000d42:	ee07 3a90 	vmov	s15, r3
 8000d46:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d4e:	4b68      	ldr	r3, [pc, #416]	@ (8000ef0 <OD_Task+0x234>)
 8000d50:	edc3 7a00 	vstr	s15, [r3]
	            printf("OD Baseline Calculated,baseline_value: %.6f \r\n", baseline_value);
 8000d54:	4b66      	ldr	r3, [pc, #408]	@ (8000ef0 <OD_Task+0x234>)
 8000d56:	edd3 7a00 	vldr	s15, [r3]
 8000d5a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000d5e:	ec53 2b17 	vmov	r2, r3, d7
 8000d62:	4864      	ldr	r0, [pc, #400]	@ (8000ef4 <OD_Task+0x238>)
 8000d64:	f011 fa9e 	bl	80122a4 <iprintf>
}
 8000d68:	e0b3      	b.n	8000ed2 <OD_Task+0x216>
	            if (raw_result <= 0)
 8000d6a:	4b5e      	ldr	r3, [pc, #376]	@ (8000ee4 <OD_Task+0x228>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	dc15      	bgt.n	8000d9e <OD_Task+0xe2>
	                od_result = od_result;
 8000d72:	4b61      	ldr	r3, [pc, #388]	@ (8000ef8 <OD_Task+0x23c>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4a60      	ldr	r2, [pc, #384]	@ (8000ef8 <OD_Task+0x23c>)
 8000d78:	6013      	str	r3, [r2, #0]
	                printf("OD_value: %.6f ,baseline_value: %.6f \r\n",od_result, baseline_value);
 8000d7a:	4b5f      	ldr	r3, [pc, #380]	@ (8000ef8 <OD_Task+0x23c>)
 8000d7c:	edd3 7a00 	vldr	s15, [r3]
 8000d80:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000d84:	4b5a      	ldr	r3, [pc, #360]	@ (8000ef0 <OD_Task+0x234>)
 8000d86:	edd3 7a00 	vldr	s15, [r3]
 8000d8a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000d8e:	ed8d 7b00 	vstr	d7, [sp]
 8000d92:	ec53 2b16 	vmov	r2, r3, d6
 8000d96:	4859      	ldr	r0, [pc, #356]	@ (8000efc <OD_Task+0x240>)
 8000d98:	f011 fa84 	bl	80122a4 <iprintf>
 8000d9c:	e076      	b.n	8000e8c <OD_Task+0x1d0>
	            else if (raw_result < baseline_value)
 8000d9e:	4b51      	ldr	r3, [pc, #324]	@ (8000ee4 <OD_Task+0x228>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	ee07 3a90 	vmov	s15, r3
 8000da6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000daa:	4b51      	ldr	r3, [pc, #324]	@ (8000ef0 <OD_Task+0x234>)
 8000dac:	edd3 7a00 	vldr	s15, [r3]
 8000db0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000db4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000db8:	d538      	bpl.n	8000e2c <OD_Task+0x170>
									float log_value = log10( baseline_value/ raw_result);
 8000dba:	4b4d      	ldr	r3, [pc, #308]	@ (8000ef0 <OD_Task+0x234>)
 8000dbc:	edd3 6a00 	vldr	s13, [r3]
 8000dc0:	4b48      	ldr	r3, [pc, #288]	@ (8000ee4 <OD_Task+0x228>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	ee07 3a90 	vmov	s15, r3
 8000dc8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000dcc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000dd0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000dd4:	eeb0 0b47 	vmov.f64	d0, d7
 8000dd8:	f014 fe92 	bl	8015b00 <log10>
 8000ddc:	eeb0 7b40 	vmov.f64	d7, d0
 8000de0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000de4:	edc7 7a00 	vstr	s15, [r7]
									if (log_value > min_log_value)
 8000de8:	4b45      	ldr	r3, [pc, #276]	@ (8000f00 <OD_Task+0x244>)
 8000dea:	edd3 7a00 	vldr	s15, [r3]
 8000dee:	ed97 7a00 	vldr	s14, [r7]
 8000df2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000df6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dfa:	dd02      	ble.n	8000e02 <OD_Task+0x146>
											min_log_value = log_value;
 8000dfc:	4a40      	ldr	r2, [pc, #256]	@ (8000f00 <OD_Task+0x244>)
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	6013      	str	r3, [r2, #0]
	                od_result = log_value;
 8000e02:	4a3d      	ldr	r2, [pc, #244]	@ (8000ef8 <OD_Task+0x23c>)
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	6013      	str	r3, [r2, #0]
	                printf("OD_value: %.6f ,baseline_value: %.6f \r\n",od_result, baseline_value);
 8000e08:	4b3b      	ldr	r3, [pc, #236]	@ (8000ef8 <OD_Task+0x23c>)
 8000e0a:	edd3 7a00 	vldr	s15, [r3]
 8000e0e:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000e12:	4b37      	ldr	r3, [pc, #220]	@ (8000ef0 <OD_Task+0x234>)
 8000e14:	edd3 7a00 	vldr	s15, [r3]
 8000e18:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e1c:	ed8d 7b00 	vstr	d7, [sp]
 8000e20:	ec53 2b16 	vmov	r2, r3, d6
 8000e24:	4835      	ldr	r0, [pc, #212]	@ (8000efc <OD_Task+0x240>)
 8000e26:	f011 fa3d 	bl	80122a4 <iprintf>
 8000e2a:	e02f      	b.n	8000e8c <OD_Task+0x1d0>
								od_result = min_log_value + log10(raw_result / baseline_value);
 8000e2c:	4b34      	ldr	r3, [pc, #208]	@ (8000f00 <OD_Task+0x244>)
 8000e2e:	edd3 7a00 	vldr	s15, [r3]
 8000e32:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8000e36:	4b2b      	ldr	r3, [pc, #172]	@ (8000ee4 <OD_Task+0x228>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	ee07 3a90 	vmov	s15, r3
 8000e3e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000e42:	4b2b      	ldr	r3, [pc, #172]	@ (8000ef0 <OD_Task+0x234>)
 8000e44:	ed93 7a00 	vldr	s14, [r3]
 8000e48:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e4c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e50:	eeb0 0b47 	vmov.f64	d0, d7
 8000e54:	f014 fe54 	bl	8015b00 <log10>
 8000e58:	eeb0 7b40 	vmov.f64	d7, d0
 8000e5c:	ee38 7b07 	vadd.f64	d7, d8, d7
 8000e60:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000e64:	4b24      	ldr	r3, [pc, #144]	@ (8000ef8 <OD_Task+0x23c>)
 8000e66:	edc3 7a00 	vstr	s15, [r3]
								printf("OD_value: %.6f ,baseline_value: %.6f \r\n",od_result, baseline_value);
 8000e6a:	4b23      	ldr	r3, [pc, #140]	@ (8000ef8 <OD_Task+0x23c>)
 8000e6c:	edd3 7a00 	vldr	s15, [r3]
 8000e70:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000e74:	4b1e      	ldr	r3, [pc, #120]	@ (8000ef0 <OD_Task+0x234>)
 8000e76:	edd3 7a00 	vldr	s15, [r3]
 8000e7a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e7e:	ed8d 7b00 	vstr	d7, [sp]
 8000e82:	ec53 2b16 	vmov	r2, r3, d6
 8000e86:	481d      	ldr	r0, [pc, #116]	@ (8000efc <OD_Task+0x240>)
 8000e88:	f011 fa0c 	bl	80122a4 <iprintf>
	            float filtered_value = KalmanFilter(od_result);
 8000e8c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ef8 <OD_Task+0x23c>)
 8000e8e:	edd3 7a00 	vldr	s15, [r3]
 8000e92:	eeb0 0a67 	vmov.f32	s0, s15
 8000e96:	f7ff fe05 	bl	8000aa4 <KalmanFilter>
 8000e9a:	ed87 0a01 	vstr	s0, [r7, #4]
							if (filtered_value < 0) filtered_value = 0;
 8000e9e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ea2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000ea6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000eaa:	d502      	bpl.n	8000eb2 <OD_Task+0x1f6>
 8000eac:	f04f 0300 	mov.w	r3, #0
 8000eb0:	607b      	str	r3, [r7, #4]
							printf("filtered_OD_value: %.6f ,baseline_value: %.6f \r\n",filtered_value, baseline_value);
 8000eb2:	edd7 7a01 	vldr	s15, [r7, #4]
 8000eb6:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000eba:	4b0d      	ldr	r3, [pc, #52]	@ (8000ef0 <OD_Task+0x234>)
 8000ebc:	edd3 7a00 	vldr	s15, [r3]
 8000ec0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000ec4:	ed8d 7b00 	vstr	d7, [sp]
 8000ec8:	ec53 2b16 	vmov	r2, r3, d6
 8000ecc:	480d      	ldr	r0, [pc, #52]	@ (8000f04 <OD_Task+0x248>)
 8000ece:	f011 f9e9 	bl	80122a4 <iprintf>
}
 8000ed2:	bf00      	nop
 8000ed4:	3708      	adds	r7, #8
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	ecbd 8b02 	vpop	{d8}
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	24000244 	.word	0x24000244
 8000ee4:	24000238 	.word	0x24000238
 8000ee8:	24000000 	.word	0x24000000
 8000eec:	24000228 	.word	0x24000228
 8000ef0:	2400022c 	.word	0x2400022c
 8000ef4:	08016008 	.word	0x08016008
 8000ef8:	24000230 	.word	0x24000230
 8000efc:	08016038 	.word	0x08016038
 8000f00:	24000234 	.word	0x24000234
 8000f04:	08016060 	.word	0x08016060

08000f08 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b08a      	sub	sp, #40	@ 0x28
 8000f0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000f0e:	f107 031c 	add.w	r3, r7, #28
 8000f12:	2200      	movs	r2, #0
 8000f14:	601a      	str	r2, [r3, #0]
 8000f16:	605a      	str	r2, [r3, #4]
 8000f18:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f1a:	463b      	mov	r3, r7
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]
 8000f20:	605a      	str	r2, [r3, #4]
 8000f22:	609a      	str	r2, [r3, #8]
 8000f24:	60da      	str	r2, [r3, #12]
 8000f26:	611a      	str	r2, [r3, #16]
 8000f28:	615a      	str	r2, [r3, #20]
 8000f2a:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f2c:	4b31      	ldr	r3, [pc, #196]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f2e:	4a32      	ldr	r2, [pc, #200]	@ (8000ff8 <MX_ADC1_Init+0xf0>)
 8000f30:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000f32:	4b30      	ldr	r3, [pc, #192]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f34:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000f38:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000f3a:	4b2e      	ldr	r3, [pc, #184]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f40:	4b2c      	ldr	r3, [pc, #176]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f46:	4b2b      	ldr	r3, [pc, #172]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f48:	2204      	movs	r2, #4
 8000f4a:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f4c:	4b29      	ldr	r3, [pc, #164]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f52:	4b28      	ldr	r3, [pc, #160]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 8000f58:	4b26      	ldr	r3, [pc, #152]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f5e:	4b25      	ldr	r3, [pc, #148]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f64:	4b23      	ldr	r3, [pc, #140]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f6a:	4b22      	ldr	r3, [pc, #136]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000f70:	4b20      	ldr	r3, [pc, #128]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f76:	4b1f      	ldr	r3, [pc, #124]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000f7c:	4b1d      	ldr	r3, [pc, #116]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000f82:	4b1c      	ldr	r3, [pc, #112]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 8000f8a:	4b1a      	ldr	r3, [pc, #104]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f90:	4818      	ldr	r0, [pc, #96]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f92:	f004 fd41 	bl	8005a18 <HAL_ADC_Init>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000f9c:	f001 f9a5 	bl	80022ea <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000fa4:	f107 031c 	add.w	r3, r7, #28
 8000fa8:	4619      	mov	r1, r3
 8000faa:	4812      	ldr	r0, [pc, #72]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000fac:	f005 fe9e 	bl	8006cec <HAL_ADCEx_MultiModeConfigChannel>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d001      	beq.n	8000fba <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000fb6:	f001 f998 	bl	80022ea <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000fba:	4b10      	ldr	r3, [pc, #64]	@ (8000ffc <MX_ADC1_Init+0xf4>)
 8000fbc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000fbe:	2306      	movs	r3, #6
 8000fc0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000fc6:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000fca:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000fcc:	2304      	movs	r3, #4
 8000fce:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fd8:	463b      	mov	r3, r7
 8000fda:	4619      	mov	r1, r3
 8000fdc:	4805      	ldr	r0, [pc, #20]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000fde:	f005 f8bd 	bl	800615c <HAL_ADC_ConfigChannel>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8000fe8:	f001 f97f 	bl	80022ea <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000fec:	bf00      	nop
 8000fee:	3728      	adds	r7, #40	@ 0x28
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	24000248 	.word	0x24000248
 8000ff8:	40022000 	.word	0x40022000
 8000ffc:	10c00010 	.word	0x10c00010

08001000 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b088      	sub	sp, #32
 8001004:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001006:	1d3b      	adds	r3, r7, #4
 8001008:	2200      	movs	r2, #0
 800100a:	601a      	str	r2, [r3, #0]
 800100c:	605a      	str	r2, [r3, #4]
 800100e:	609a      	str	r2, [r3, #8]
 8001010:	60da      	str	r2, [r3, #12]
 8001012:	611a      	str	r2, [r3, #16]
 8001014:	615a      	str	r2, [r3, #20]
 8001016:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001018:	4b2b      	ldr	r3, [pc, #172]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 800101a:	4a2c      	ldr	r2, [pc, #176]	@ (80010cc <MX_ADC2_Init+0xcc>)
 800101c:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 800101e:	4b2a      	ldr	r3, [pc, #168]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001020:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001024:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 8001026:	4b28      	ldr	r3, [pc, #160]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001028:	2200      	movs	r2, #0
 800102a:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800102c:	4b26      	ldr	r3, [pc, #152]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 800102e:	2200      	movs	r2, #0
 8001030:	60da      	str	r2, [r3, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001032:	4b25      	ldr	r3, [pc, #148]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001034:	2204      	movs	r2, #4
 8001036:	611a      	str	r2, [r3, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001038:	4b23      	ldr	r3, [pc, #140]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 800103a:	2200      	movs	r2, #0
 800103c:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800103e:	4b22      	ldr	r3, [pc, #136]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001040:	2200      	movs	r2, #0
 8001042:	755a      	strb	r2, [r3, #21]
  hadc2.Init.NbrOfConversion = 1;
 8001044:	4b20      	ldr	r3, [pc, #128]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001046:	2201      	movs	r2, #1
 8001048:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800104a:	4b1f      	ldr	r3, [pc, #124]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 800104c:	2200      	movs	r2, #0
 800104e:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001050:	4b1d      	ldr	r3, [pc, #116]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001052:	2200      	movs	r2, #0
 8001054:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001056:	4b1c      	ldr	r3, [pc, #112]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001058:	2200      	movs	r2, #0
 800105a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800105c:	4b1a      	ldr	r3, [pc, #104]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 800105e:	2200      	movs	r2, #0
 8001060:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001062:	4b19      	ldr	r3, [pc, #100]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001064:	2200      	movs	r2, #0
 8001066:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001068:	4b17      	ldr	r3, [pc, #92]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 800106a:	2200      	movs	r2, #0
 800106c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 800106e:	4b16      	ldr	r3, [pc, #88]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001070:	2200      	movs	r2, #0
 8001072:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Oversampling.Ratio = 1;
 8001076:	4b14      	ldr	r3, [pc, #80]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001078:	2201      	movs	r2, #1
 800107a:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800107c:	4812      	ldr	r0, [pc, #72]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 800107e:	f004 fccb 	bl	8005a18 <HAL_ADC_Init>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d001      	beq.n	800108c <MX_ADC2_Init+0x8c>
  {
    Error_Handler();
 8001088:	f001 f92f 	bl	80022ea <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800108c:	4b10      	ldr	r3, [pc, #64]	@ (80010d0 <MX_ADC2_Init+0xd0>)
 800108e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001090:	2306      	movs	r3, #6
 8001092:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001094:	2300      	movs	r3, #0
 8001096:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001098:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800109c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800109e:	2304      	movs	r3, #4
 80010a0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80010a2:	2300      	movs	r3, #0
 80010a4:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 80010a6:	2300      	movs	r3, #0
 80010a8:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80010aa:	1d3b      	adds	r3, r7, #4
 80010ac:	4619      	mov	r1, r3
 80010ae:	4806      	ldr	r0, [pc, #24]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 80010b0:	f005 f854 	bl	800615c <HAL_ADC_ConfigChannel>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <MX_ADC2_Init+0xbe>
  {
    Error_Handler();
 80010ba:	f001 f916 	bl	80022ea <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80010be:	bf00      	nop
 80010c0:	3720      	adds	r7, #32
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	240002ac 	.word	0x240002ac
 80010cc:	40022100 	.word	0x40022100
 80010d0:	14f00020 	.word	0x14f00020

080010d4 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b08c      	sub	sp, #48	@ 0x30
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010dc:	f107 031c 	add.w	r3, r7, #28
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	605a      	str	r2, [r3, #4]
 80010e6:	609a      	str	r2, [r3, #8]
 80010e8:	60da      	str	r2, [r3, #12]
 80010ea:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a46      	ldr	r2, [pc, #280]	@ (800120c <HAL_ADC_MspInit+0x138>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d14e      	bne.n	8001194 <HAL_ADC_MspInit+0xc0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80010f6:	4b46      	ldr	r3, [pc, #280]	@ (8001210 <HAL_ADC_MspInit+0x13c>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	3301      	adds	r3, #1
 80010fc:	4a44      	ldr	r2, [pc, #272]	@ (8001210 <HAL_ADC_MspInit+0x13c>)
 80010fe:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001100:	4b43      	ldr	r3, [pc, #268]	@ (8001210 <HAL_ADC_MspInit+0x13c>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	2b01      	cmp	r3, #1
 8001106:	d10e      	bne.n	8001126 <HAL_ADC_MspInit+0x52>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001108:	4b42      	ldr	r3, [pc, #264]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 800110a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800110e:	4a41      	ldr	r2, [pc, #260]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 8001110:	f043 0320 	orr.w	r3, r3, #32
 8001114:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001118:	4b3e      	ldr	r3, [pc, #248]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 800111a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800111e:	f003 0320 	and.w	r3, r3, #32
 8001122:	61bb      	str	r3, [r7, #24]
 8001124:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001126:	4b3b      	ldr	r3, [pc, #236]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 8001128:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800112c:	4a39      	ldr	r2, [pc, #228]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 800112e:	f043 0304 	orr.w	r3, r3, #4
 8001132:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001136:	4b37      	ldr	r3, [pc, #220]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 8001138:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800113c:	f003 0304 	and.w	r3, r3, #4
 8001140:	617b      	str	r3, [r7, #20]
 8001142:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001144:	4b33      	ldr	r3, [pc, #204]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 8001146:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800114a:	4a32      	ldr	r2, [pc, #200]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 800114c:	f043 0302 	orr.w	r3, r3, #2
 8001150:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001154:	4b2f      	ldr	r3, [pc, #188]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 8001156:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800115a:	f003 0302 	and.w	r3, r3, #2
 800115e:	613b      	str	r3, [r7, #16]
 8001160:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_INP4
    PB1     ------> ADC1_INP5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001162:	2310      	movs	r3, #16
 8001164:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001166:	2303      	movs	r3, #3
 8001168:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116a:	2300      	movs	r3, #0
 800116c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800116e:	f107 031c 	add.w	r3, r7, #28
 8001172:	4619      	mov	r1, r3
 8001174:	4828      	ldr	r0, [pc, #160]	@ (8001218 <HAL_ADC_MspInit+0x144>)
 8001176:	f008 fe5b 	bl	8009e30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800117a:	2302      	movs	r3, #2
 800117c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800117e:	2303      	movs	r3, #3
 8001180:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001182:	2300      	movs	r3, #0
 8001184:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001186:	f107 031c 	add.w	r3, r7, #28
 800118a:	4619      	mov	r1, r3
 800118c:	4823      	ldr	r0, [pc, #140]	@ (800121c <HAL_ADC_MspInit+0x148>)
 800118e:	f008 fe4f 	bl	8009e30 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8001192:	e037      	b.n	8001204 <HAL_ADC_MspInit+0x130>
  else if(adcHandle->Instance==ADC2)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4a21      	ldr	r2, [pc, #132]	@ (8001220 <HAL_ADC_MspInit+0x14c>)
 800119a:	4293      	cmp	r3, r2
 800119c:	d132      	bne.n	8001204 <HAL_ADC_MspInit+0x130>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800119e:	4b1c      	ldr	r3, [pc, #112]	@ (8001210 <HAL_ADC_MspInit+0x13c>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	3301      	adds	r3, #1
 80011a4:	4a1a      	ldr	r2, [pc, #104]	@ (8001210 <HAL_ADC_MspInit+0x13c>)
 80011a6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80011a8:	4b19      	ldr	r3, [pc, #100]	@ (8001210 <HAL_ADC_MspInit+0x13c>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	2b01      	cmp	r3, #1
 80011ae:	d10e      	bne.n	80011ce <HAL_ADC_MspInit+0xfa>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80011b0:	4b18      	ldr	r3, [pc, #96]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 80011b2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80011b6:	4a17      	ldr	r2, [pc, #92]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 80011b8:	f043 0320 	orr.w	r3, r3, #32
 80011bc:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80011c0:	4b14      	ldr	r3, [pc, #80]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 80011c2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80011c6:	f003 0320 	and.w	r3, r3, #32
 80011ca:	60fb      	str	r3, [r7, #12]
 80011cc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ce:	4b11      	ldr	r3, [pc, #68]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 80011d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011d4:	4a0f      	ldr	r2, [pc, #60]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 80011d6:	f043 0302 	orr.w	r3, r3, #2
 80011da:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011de:	4b0d      	ldr	r3, [pc, #52]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 80011e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011e4:	f003 0302 	and.w	r3, r3, #2
 80011e8:	60bb      	str	r3, [r7, #8]
 80011ea:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80011ec:	2302      	movs	r3, #2
 80011ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011f0:	2303      	movs	r3, #3
 80011f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f4:	2300      	movs	r3, #0
 80011f6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011f8:	f107 031c 	add.w	r3, r7, #28
 80011fc:	4619      	mov	r1, r3
 80011fe:	4807      	ldr	r0, [pc, #28]	@ (800121c <HAL_ADC_MspInit+0x148>)
 8001200:	f008 fe16 	bl	8009e30 <HAL_GPIO_Init>
}
 8001204:	bf00      	nop
 8001206:	3730      	adds	r7, #48	@ 0x30
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	40022000 	.word	0x40022000
 8001210:	24000310 	.word	0x24000310
 8001214:	58024400 	.word	0x58024400
 8001218:	58020800 	.word	0x58020800
 800121c:	58020400 	.word	0x58020400
 8001220:	40022100 	.word	0x40022100

08001224 <ADS8688_Write_Command>:

extern SPI_HandleTypeDef hspi4;

// 写命令函数
void ADS8688_Write_Command(uint16_t com)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b084      	sub	sp, #16
 8001228:	af00      	add	r7, sp, #0
 800122a:	4603      	mov	r3, r0
 800122c:	80fb      	strh	r3, [r7, #6]
    uint8_t wr_data[2];
    wr_data[0] = (uint8_t)(com >> 8);
 800122e:	88fb      	ldrh	r3, [r7, #6]
 8001230:	0a1b      	lsrs	r3, r3, #8
 8001232:	b29b      	uxth	r3, r3
 8001234:	b2db      	uxtb	r3, r3
 8001236:	733b      	strb	r3, [r7, #12]
    wr_data[1] = (uint8_t)(com & 0xFF);
 8001238:	88fb      	ldrh	r3, [r7, #6]
 800123a:	b2db      	uxtb	r3, r3
 800123c:	737b      	strb	r3, [r7, #13]

    ADS8688_CS_LOW();
 800123e:	2200      	movs	r2, #0
 8001240:	2110      	movs	r1, #16
 8001242:	480a      	ldr	r0, [pc, #40]	@ (800126c <ADS8688_Write_Command+0x48>)
 8001244:	f008 ffa4 	bl	800a190 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi4, wr_data, 2, HAL_MAX_DELAY);
 8001248:	f107 010c 	add.w	r1, r7, #12
 800124c:	f04f 33ff 	mov.w	r3, #4294967295
 8001250:	2202      	movs	r2, #2
 8001252:	4807      	ldr	r0, [pc, #28]	@ (8001270 <ADS8688_Write_Command+0x4c>)
 8001254:	f00c fdf8 	bl	800de48 <HAL_SPI_Transmit>
    ADS8688_CS_HIGH();
 8001258:	2201      	movs	r2, #1
 800125a:	2110      	movs	r1, #16
 800125c:	4803      	ldr	r0, [pc, #12]	@ (800126c <ADS8688_Write_Command+0x48>)
 800125e:	f008 ff97 	bl	800a190 <HAL_GPIO_WritePin>
}
 8001262:	bf00      	nop
 8001264:	3710      	adds	r7, #16
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	58021000 	.word	0x58021000
 8001270:	24000ac4 	.word	0x24000ac4

08001274 <ADS8688_Write_Program>:

// 写寄存器函数
void ADS8688_Write_Program(uint8_t addr, uint8_t data)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b084      	sub	sp, #16
 8001278:	af00      	add	r7, sp, #0
 800127a:	4603      	mov	r3, r0
 800127c:	460a      	mov	r2, r1
 800127e:	71fb      	strb	r3, [r7, #7]
 8001280:	4613      	mov	r3, r2
 8001282:	71bb      	strb	r3, [r7, #6]
    uint8_t wr_data[2];
    wr_data[0] = (addr << 1) | 0x01;
 8001284:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001288:	005b      	lsls	r3, r3, #1
 800128a:	b25b      	sxtb	r3, r3
 800128c:	f043 0301 	orr.w	r3, r3, #1
 8001290:	b25b      	sxtb	r3, r3
 8001292:	b2db      	uxtb	r3, r3
 8001294:	733b      	strb	r3, [r7, #12]
    wr_data[1] = data;
 8001296:	79bb      	ldrb	r3, [r7, #6]
 8001298:	737b      	strb	r3, [r7, #13]

    ADS8688_CS_LOW();
 800129a:	2200      	movs	r2, #0
 800129c:	2110      	movs	r1, #16
 800129e:	480a      	ldr	r0, [pc, #40]	@ (80012c8 <ADS8688_Write_Program+0x54>)
 80012a0:	f008 ff76 	bl	800a190 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi4, wr_data, 2, HAL_MAX_DELAY);
 80012a4:	f107 010c 	add.w	r1, r7, #12
 80012a8:	f04f 33ff 	mov.w	r3, #4294967295
 80012ac:	2202      	movs	r2, #2
 80012ae:	4807      	ldr	r0, [pc, #28]	@ (80012cc <ADS8688_Write_Program+0x58>)
 80012b0:	f00c fdca 	bl	800de48 <HAL_SPI_Transmit>
    ADS8688_CS_HIGH();
 80012b4:	2201      	movs	r2, #1
 80012b6:	2110      	movs	r1, #16
 80012b8:	4803      	ldr	r0, [pc, #12]	@ (80012c8 <ADS8688_Write_Program+0x54>)
 80012ba:	f008 ff69 	bl	800a190 <HAL_GPIO_WritePin>
}
 80012be:	bf00      	nop
 80012c0:	3710      	adds	r7, #16
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	58021000 	.word	0x58021000
 80012cc:	24000ac4 	.word	0x24000ac4

080012d0 <ADS8688_Init>:

// 初始化函数（全部通道 0~10.24V）
void ADS8688_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
    ADS8688_DAISY_LOW();
 80012d4:	2200      	movs	r2, #0
 80012d6:	2108      	movs	r1, #8
 80012d8:	4826      	ldr	r0, [pc, #152]	@ (8001374 <ADS8688_Init+0xa4>)
 80012da:	f008 ff59 	bl	800a190 <HAL_GPIO_WritePin>

    // 硬件复位
    ADS8688_RST_LOW();
 80012de:	2200      	movs	r2, #0
 80012e0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012e4:	4824      	ldr	r0, [pc, #144]	@ (8001378 <ADS8688_Init+0xa8>)
 80012e6:	f008 ff53 	bl	800a190 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 80012ea:	2002      	movs	r0, #2
 80012ec:	f004 f8fe 	bl	80054ec <HAL_Delay>
    ADS8688_RST_HIGH();
 80012f0:	2201      	movs	r2, #1
 80012f2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012f6:	4820      	ldr	r0, [pc, #128]	@ (8001378 <ADS8688_Init+0xa8>)
 80012f8:	f008 ff4a 	bl	800a190 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 80012fc:	2002      	movs	r0, #2
 80012fe:	f004 f8f5 	bl	80054ec <HAL_Delay>

    // 软件复位
    ADS8688_Write_Command(RST);
 8001302:	f44f 4005 	mov.w	r0, #34048	@ 0x8500
 8001306:	f7ff ff8d 	bl	8001224 <ADS8688_Write_Command>
    HAL_Delay(2);
 800130a:	2002      	movs	r0, #2
 800130c:	f004 f8ee 	bl	80054ec <HAL_Delay>

    // 所有通道：单极 0–10.24V
    ADS8688_Write_Program(CH0_INPUT_RANGE, VREF_U_25);
 8001310:	2105      	movs	r1, #5
 8001312:	2005      	movs	r0, #5
 8001314:	f7ff ffae 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH1_INPUT_RANGE, VREF_U_25);
 8001318:	2105      	movs	r1, #5
 800131a:	2006      	movs	r0, #6
 800131c:	f7ff ffaa 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH2_INPUT_RANGE, VREF_B_0625);
 8001320:	2102      	movs	r1, #2
 8001322:	2007      	movs	r0, #7
 8001324:	f7ff ffa6 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH3_INPUT_RANGE, VREF_U_25);
 8001328:	2105      	movs	r1, #5
 800132a:	2008      	movs	r0, #8
 800132c:	f7ff ffa2 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH4_INPUT_RANGE, VREF_U_25);
 8001330:	2105      	movs	r1, #5
 8001332:	2009      	movs	r0, #9
 8001334:	f7ff ff9e 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH5_INPUT_RANGE, VREF_U_25);
 8001338:	2105      	movs	r1, #5
 800133a:	200a      	movs	r0, #10
 800133c:	f7ff ff9a 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH6_INPUT_RANGE, VREF_U_25);
 8001340:	2105      	movs	r1, #5
 8001342:	200b      	movs	r0, #11
 8001344:	f7ff ff96 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH7_INPUT_RANGE, VREF_U_25);
 8001348:	2105      	movs	r1, #5
 800134a:	200c      	movs	r0, #12
 800134c:	f7ff ff92 	bl	8001274 <ADS8688_Write_Program>

    // 启用全部通道
    ADS8688_Write_Program(CH_PWR_DN, 0x00);
 8001350:	2100      	movs	r1, #0
 8001352:	2002      	movs	r0, #2
 8001354:	f7ff ff8e 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(AUTO_SEQ_EN, 0xFF);
 8001358:	21ff      	movs	r1, #255	@ 0xff
 800135a:	2001      	movs	r0, #1
 800135c:	f7ff ff8a 	bl	8001274 <ADS8688_Write_Program>

    // 选择通道 0 开始
    ADS8688_Write_Command(MAN_CH_0);
 8001360:	f44f 4040 	mov.w	r0, #49152	@ 0xc000
 8001364:	f7ff ff5e 	bl	8001224 <ADS8688_Write_Command>

    printf("ADS8688 Initialized: CH2 ±39.0625mV, CH0/1/3~7 4–20mA\r\n");
 8001368:	4804      	ldr	r0, [pc, #16]	@ (800137c <ADS8688_Init+0xac>)
 800136a:	f011 f80b 	bl	8012384 <puts>
}
 800136e:	bf00      	nop
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	58021000 	.word	0x58021000
 8001378:	58020800 	.word	0x58020800
 800137c:	08016094 	.word	0x08016094

08001380 <Get_MAN_CH_Data>:

// 读取单通道原始值
void Get_MAN_CH_Data(uint16_t ch, uint16_t *data)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b088      	sub	sp, #32
 8001384:	af02      	add	r7, sp, #8
 8001386:	4603      	mov	r3, r0
 8001388:	6039      	str	r1, [r7, #0]
 800138a:	80fb      	strh	r3, [r7, #6]
    uint8_t Tx[4] = {0}, Rx[4] = {0};
 800138c:	2300      	movs	r3, #0
 800138e:	617b      	str	r3, [r7, #20]
 8001390:	2300      	movs	r3, #0
 8001392:	613b      	str	r3, [r7, #16]

    ADS8688_Write_Command(ch);
 8001394:	88fb      	ldrh	r3, [r7, #6]
 8001396:	4618      	mov	r0, r3
 8001398:	f7ff ff44 	bl	8001224 <ADS8688_Write_Command>
    for (volatile int i = 0; i < 10; i++);  // 简单延时
 800139c:	2300      	movs	r3, #0
 800139e:	60fb      	str	r3, [r7, #12]
 80013a0:	e002      	b.n	80013a8 <Get_MAN_CH_Data+0x28>
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	3301      	adds	r3, #1
 80013a6:	60fb      	str	r3, [r7, #12]
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	2b09      	cmp	r3, #9
 80013ac:	ddf9      	ble.n	80013a2 <Get_MAN_CH_Data+0x22>

    ADS8688_CS_LOW();
 80013ae:	2200      	movs	r2, #0
 80013b0:	2110      	movs	r1, #16
 80013b2:	4811      	ldr	r0, [pc, #68]	@ (80013f8 <Get_MAN_CH_Data+0x78>)
 80013b4:	f008 feec 	bl	800a190 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi4, Tx, Rx, 4, HAL_MAX_DELAY);
 80013b8:	f107 0210 	add.w	r2, r7, #16
 80013bc:	f107 0114 	add.w	r1, r7, #20
 80013c0:	f04f 33ff 	mov.w	r3, #4294967295
 80013c4:	9300      	str	r3, [sp, #0]
 80013c6:	2304      	movs	r3, #4
 80013c8:	480c      	ldr	r0, [pc, #48]	@ (80013fc <Get_MAN_CH_Data+0x7c>)
 80013ca:	f00c ff2b 	bl	800e224 <HAL_SPI_TransmitReceive>
    ADS8688_CS_HIGH();
 80013ce:	2201      	movs	r2, #1
 80013d0:	2110      	movs	r1, #16
 80013d2:	4809      	ldr	r0, [pc, #36]	@ (80013f8 <Get_MAN_CH_Data+0x78>)
 80013d4:	f008 fedc 	bl	800a190 <HAL_GPIO_WritePin>

    *data = ((uint16_t)Rx[2] << 8) | Rx[3];
 80013d8:	7cbb      	ldrb	r3, [r7, #18]
 80013da:	b21b      	sxth	r3, r3
 80013dc:	021b      	lsls	r3, r3, #8
 80013de:	b21a      	sxth	r2, r3
 80013e0:	7cfb      	ldrb	r3, [r7, #19]
 80013e2:	b21b      	sxth	r3, r3
 80013e4:	4313      	orrs	r3, r2
 80013e6:	b21b      	sxth	r3, r3
 80013e8:	b29a      	uxth	r2, r3
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	801a      	strh	r2, [r3, #0]
}
 80013ee:	bf00      	nop
 80013f0:	3718      	adds	r7, #24
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	58021000 	.word	0x58021000
 80013fc:	24000ac4 	.word	0x24000ac4

08001400 <ADS8688_ReadOxygen>:

// 读取指定通道并换算为 mA 与 DO(%)
void ADS8688_ReadOxygen(uint8_t ch)
{
 8001400:	b5b0      	push	{r4, r5, r7, lr}
 8001402:	b0a0      	sub	sp, #128	@ 0x80
 8001404:	af06      	add	r7, sp, #24
 8001406:	4603      	mov	r3, r0
 8001408:	71fb      	strb	r3, [r7, #7]
    if (ch > 7) return; // 防止越界
 800140a:	79fb      	ldrb	r3, [r7, #7]
 800140c:	2b07      	cmp	r3, #7
 800140e:	f200 80a1 	bhi.w	8001554 <ADS8688_ReadOxygen+0x154>

    const uint16_t channels[8] = {
 8001412:	4b52      	ldr	r3, [pc, #328]	@ (800155c <ADS8688_ReadOxygen+0x15c>)
 8001414:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8001418:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800141a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        MAN_CH_0, MAN_CH_1, MAN_CH_2, MAN_CH_3,
        MAN_CH_4, MAN_CH_5, MAN_CH_6, MAN_CH_7
    };
    const char *names[8] = {
 800141e:	4b50      	ldr	r3, [pc, #320]	@ (8001560 <ADS8688_ReadOxygen+0x160>)
 8001420:	f107 0410 	add.w	r4, r7, #16
 8001424:	461d      	mov	r5, r3
 8001426:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001428:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800142a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800142e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        "CH0","CH1","CH2","CH3","CH4","CH5","CH6","CH7"
    };
    // ==== 校准参数 ====
    // 实测电压点：4 mA → 约 1.996 V，20 mA → 约 9.980 V
    const float V_ZERO = 1.996f;   // V @ 4 mA
 8001432:	4b4c      	ldr	r3, [pc, #304]	@ (8001564 <ADS8688_ReadOxygen+0x164>)
 8001434:	663b      	str	r3, [r7, #96]	@ 0x60
    const float V_FULL = 9.980f;   // V @ 20 mA
 8001436:	4b4c      	ldr	r3, [pc, #304]	@ (8001568 <ADS8688_ReadOxygen+0x168>)
 8001438:	65fb      	str	r3, [r7, #92]	@ 0x5c
    const float V_FS = 10.24f;     // ADS8688 满量程电压 (V)
 800143a:	4b4c      	ldr	r3, [pc, #304]	@ (800156c <ADS8688_ReadOxygen+0x16c>)
 800143c:	65bb      	str	r3, [r7, #88]	@ 0x58
    const float ADC_FULL = 65536.0f;
 800143e:	f04f 438f 	mov.w	r3, #1199570944	@ 0x47800000
 8001442:	657b      	str	r3, [r7, #84]	@ 0x54

    // 量程对应的溶氧上下限 (mg/L)
    const float DO_LRV = 0.0f;     // 4 mA 对应 0 mg/L
 8001444:	f04f 0300 	mov.w	r3, #0
 8001448:	653b      	str	r3, [r7, #80]	@ 0x50
    const float DO_URV = 20.0f;    // 20 mA 对应 20 mg/L
 800144a:	4b49      	ldr	r3, [pc, #292]	@ (8001570 <ADS8688_ReadOxygen+0x170>)
 800144c:	64fb      	str	r3, [r7, #76]	@ 0x4c

        uint16_t adc_data;
        Get_MAN_CH_Data(channels[ch], &adc_data);
 800144e:	79fb      	ldrb	r3, [r7, #7]
 8001450:	005b      	lsls	r3, r3, #1
 8001452:	3368      	adds	r3, #104	@ 0x68
 8001454:	443b      	add	r3, r7
 8001456:	f833 3c38 	ldrh.w	r3, [r3, #-56]
 800145a:	f107 020e 	add.w	r2, r7, #14
 800145e:	4611      	mov	r1, r2
 8001460:	4618      	mov	r0, r3
 8001462:	f7ff ff8d 	bl	8001380 <Get_MAN_CH_Data>

        // 1. ADC码 → 电压 (V)
        float voltage = (float)adc_data * V_FS / ADC_FULL;
 8001466:	89fb      	ldrh	r3, [r7, #14]
 8001468:	ee07 3a90 	vmov	s15, r3
 800146c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001470:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001474:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001478:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 800147c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001480:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

        // 2. 电压 → 电流 (mA)，含两点校准补偿
        float current_mA = (voltage - V_ZERO) / (V_FULL - V_ZERO) * 16.0f + 4.0f;
 8001484:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8001488:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800148c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001490:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8001494:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001498:	ee37 7a67 	vsub.f32	s14, s14, s15
 800149c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014a0:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 80014a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014a8:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80014ac:	ee77 7a87 	vadd.f32	s15, s15, s14
 80014b0:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44

        // 4. 线性换算成溶氧 mg/L
        float ratio = (current_mA - 4.0f) / 16.0f;
 80014b4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80014b8:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80014bc:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80014c0:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80014c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014c8:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
        if (ratio < 0.0f) ratio = 0.0f;
 80014cc:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 80014d0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014d8:	d502      	bpl.n	80014e0 <ADS8688_ReadOxygen+0xe0>
 80014da:	f04f 0300 	mov.w	r3, #0
 80014de:	667b      	str	r3, [r7, #100]	@ 0x64
        if (ratio > 1.0f) ratio = 1.0f;
 80014e0:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 80014e4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80014e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014f0:	dd02      	ble.n	80014f8 <ADS8688_ReadOxygen+0xf8>
 80014f2:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80014f6:	667b      	str	r3, [r7, #100]	@ 0x64
        float DO_mgL = ratio * (DO_URV - DO_LRV) + DO_LRV;
 80014f8:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80014fc:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8001500:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001504:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8001508:	ee67 7a27 	vmul.f32	s15, s14, s15
 800150c:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8001510:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001514:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40

        // 5. 打印结果
        printf("%s: %7.3f V | %6.3f mA | DO=%6.2f mg/L | adc=0x%04X\r\n",
 8001518:	79fb      	ldrb	r3, [r7, #7]
 800151a:	009b      	lsls	r3, r3, #2
 800151c:	3368      	adds	r3, #104	@ 0x68
 800151e:	443b      	add	r3, r7
 8001520:	f853 1c58 	ldr.w	r1, [r3, #-88]
 8001524:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001528:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 800152c:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001530:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001534:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8001538:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 800153c:	89fb      	ldrh	r3, [r7, #14]
 800153e:	9304      	str	r3, [sp, #16]
 8001540:	ed8d 6b02 	vstr	d6, [sp, #8]
 8001544:	ed8d 7b00 	vstr	d7, [sp]
 8001548:	ec53 2b15 	vmov	r2, r3, d5
 800154c:	4809      	ldr	r0, [pc, #36]	@ (8001574 <ADS8688_ReadOxygen+0x174>)
 800154e:	f010 fea9 	bl	80122a4 <iprintf>
 8001552:	e000      	b.n	8001556 <ADS8688_ReadOxygen+0x156>
    if (ch > 7) return; // 防止越界
 8001554:	bf00      	nop
               names[ch], voltage, current_mA, DO_mgL, adc_data);

}
 8001556:	3768      	adds	r7, #104	@ 0x68
 8001558:	46bd      	mov	sp, r7
 800155a:	bdb0      	pop	{r4, r5, r7, pc}
 800155c:	08016108 	.word	0x08016108
 8001560:	08016138 	.word	0x08016138
 8001564:	3fff7cee 	.word	0x3fff7cee
 8001568:	411fae14 	.word	0x411fae14
 800156c:	4123d70a 	.word	0x4123d70a
 8001570:	41a00000 	.word	0x41a00000
 8001574:	080160d0 	.word	0x080160d0

08001578 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800157e:	4b39      	ldr	r3, [pc, #228]	@ (8001664 <MX_DMA_Init+0xec>)
 8001580:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001584:	4a37      	ldr	r2, [pc, #220]	@ (8001664 <MX_DMA_Init+0xec>)
 8001586:	f043 0301 	orr.w	r3, r3, #1
 800158a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800158e:	4b35      	ldr	r3, [pc, #212]	@ (8001664 <MX_DMA_Init+0xec>)
 8001590:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001594:	f003 0301 	and.w	r3, r3, #1
 8001598:	607b      	str	r3, [r7, #4]
 800159a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800159c:	4b31      	ldr	r3, [pc, #196]	@ (8001664 <MX_DMA_Init+0xec>)
 800159e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80015a2:	4a30      	ldr	r2, [pc, #192]	@ (8001664 <MX_DMA_Init+0xec>)
 80015a4:	f043 0302 	orr.w	r3, r3, #2
 80015a8:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80015ac:	4b2d      	ldr	r3, [pc, #180]	@ (8001664 <MX_DMA_Init+0xec>)
 80015ae:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80015b2:	f003 0302 	and.w	r3, r3, #2
 80015b6:	603b      	str	r3, [r7, #0]
 80015b8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80015ba:	2200      	movs	r2, #0
 80015bc:	2100      	movs	r1, #0
 80015be:	200b      	movs	r0, #11
 80015c0:	f005 fd4d 	bl	800705e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80015c4:	200b      	movs	r0, #11
 80015c6:	f005 fd64 	bl	8007092 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80015ca:	2200      	movs	r2, #0
 80015cc:	2100      	movs	r1, #0
 80015ce:	200c      	movs	r0, #12
 80015d0:	f005 fd45 	bl	800705e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80015d4:	200c      	movs	r0, #12
 80015d6:	f005 fd5c 	bl	8007092 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 80015da:	2200      	movs	r2, #0
 80015dc:	2100      	movs	r1, #0
 80015de:	200d      	movs	r0, #13
 80015e0:	f005 fd3d 	bl	800705e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 80015e4:	200d      	movs	r0, #13
 80015e6:	f005 fd54 	bl	8007092 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 80015ea:	2200      	movs	r2, #0
 80015ec:	2100      	movs	r1, #0
 80015ee:	200e      	movs	r0, #14
 80015f0:	f005 fd35 	bl	800705e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80015f4:	200e      	movs	r0, #14
 80015f6:	f005 fd4c 	bl	8007092 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80015fa:	2200      	movs	r2, #0
 80015fc:	2100      	movs	r1, #0
 80015fe:	200f      	movs	r0, #15
 8001600:	f005 fd2d 	bl	800705e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001604:	200f      	movs	r0, #15
 8001606:	f005 fd44 	bl	8007092 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800160a:	2200      	movs	r2, #0
 800160c:	2100      	movs	r1, #0
 800160e:	2010      	movs	r0, #16
 8001610:	f005 fd25 	bl	800705e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001614:	2010      	movs	r0, #16
 8001616:	f005 fd3c 	bl	8007092 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800161a:	2200      	movs	r2, #0
 800161c:	2100      	movs	r1, #0
 800161e:	2011      	movs	r0, #17
 8001620:	f005 fd1d 	bl	800705e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001624:	2011      	movs	r0, #17
 8001626:	f005 fd34 	bl	8007092 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 800162a:	2200      	movs	r2, #0
 800162c:	2100      	movs	r1, #0
 800162e:	202f      	movs	r0, #47	@ 0x2f
 8001630:	f005 fd15 	bl	800705e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8001634:	202f      	movs	r0, #47	@ 0x2f
 8001636:	f005 fd2c 	bl	8007092 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800163a:	2200      	movs	r2, #0
 800163c:	2100      	movs	r1, #0
 800163e:	2038      	movs	r0, #56	@ 0x38
 8001640:	f005 fd0d 	bl	800705e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001644:	2038      	movs	r0, #56	@ 0x38
 8001646:	f005 fd24 	bl	8007092 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800164a:	2200      	movs	r2, #0
 800164c:	2100      	movs	r1, #0
 800164e:	2039      	movs	r0, #57	@ 0x39
 8001650:	f005 fd05 	bl	800705e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001654:	2039      	movs	r0, #57	@ 0x39
 8001656:	f005 fd1c 	bl	8007092 <HAL_NVIC_EnableIRQ>

}
 800165a:	bf00      	nop
 800165c:	3708      	adds	r7, #8
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	58024400 	.word	0x58024400

08001668 <Get_Endgas>:
#include "endgas.h"

void Get_Endgas(void){
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
    static const uint8_t cmd_Endgas[8] = {0x06, 0x03, 0x00, 0x01, 0x00, 0x08, 0x14, 0x7B};
    memset(rx_data4, 0, sizeof(rx_data4));
 800166c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001670:	2100      	movs	r1, #0
 8001672:	480c      	ldr	r0, [pc, #48]	@ (80016a4 <Get_Endgas+0x3c>)
 8001674:	f010 ff88 	bl	8012588 <memset>

    tx_ox_flag = 0;
 8001678:	4b0b      	ldr	r3, [pc, #44]	@ (80016a8 <Get_Endgas+0x40>)
 800167a:	2200      	movs	r2, #0
 800167c:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart4, (uint8_t*)cmd_Endgas, sizeof(cmd_Endgas));
 800167e:	2208      	movs	r2, #8
 8001680:	490a      	ldr	r1, [pc, #40]	@ (80016ac <Get_Endgas+0x44>)
 8001682:	480b      	ldr	r0, [pc, #44]	@ (80016b0 <Get_Endgas+0x48>)
 8001684:	f00d ff24 	bl	800f4d0 <HAL_UART_Transmit_DMA>
    while (tx_ox_flag == 0);  // 等待发送完成再启动接收
 8001688:	bf00      	nop
 800168a:	4b07      	ldr	r3, [pc, #28]	@ (80016a8 <Get_Endgas+0x40>)
 800168c:	781b      	ldrb	r3, [r3, #0]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d0fb      	beq.n	800168a <Get_Endgas+0x22>

    HAL_UARTEx_ReceiveToIdle_DMA(&huart4, rx_data4, sizeof(rx_data4));
 8001692:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001696:	4903      	ldr	r1, [pc, #12]	@ (80016a4 <Get_Endgas+0x3c>)
 8001698:	4805      	ldr	r0, [pc, #20]	@ (80016b0 <Get_Endgas+0x48>)
 800169a:	f00f fe63 	bl	8011364 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 800169e:	bf00      	nop
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	24000498 	.word	0x24000498
 80016a8:	24000698 	.word	0x24000698
 80016ac:	08016690 	.word	0x08016690
 80016b0:	24000da0 	.word	0x24000da0

080016b4 <Read_Endgas>:
 void Read_Endgas(void) {
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b086      	sub	sp, #24
 80016b8:	af00      	add	r7, sp, #0


     uint16_t len = RX_BUFFER_SIZE;
 80016ba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80016be:	81fb      	strh	r3, [r7, #14]
     uint8_t found = 0;
 80016c0:	2300      	movs	r3, #0
 80016c2:	75fb      	strb	r3, [r7, #23]
     // 调试打印：查看当前接收缓冲区的实际数据
         printf("endgas dump: ");
 80016c4:	4865      	ldr	r0, [pc, #404]	@ (800185c <Read_Endgas+0x1a8>)
 80016c6:	f010 fded 	bl	80122a4 <iprintf>
         for (uint16_t k = 0; k < 40; k++) {  // 打印前40字节够用了
 80016ca:	2300      	movs	r3, #0
 80016cc:	82bb      	strh	r3, [r7, #20]
 80016ce:	e009      	b.n	80016e4 <Read_Endgas+0x30>
             printf("%02X ", rx_data4[k]);
 80016d0:	8abb      	ldrh	r3, [r7, #20]
 80016d2:	4a63      	ldr	r2, [pc, #396]	@ (8001860 <Read_Endgas+0x1ac>)
 80016d4:	5cd3      	ldrb	r3, [r2, r3]
 80016d6:	4619      	mov	r1, r3
 80016d8:	4862      	ldr	r0, [pc, #392]	@ (8001864 <Read_Endgas+0x1b0>)
 80016da:	f010 fde3 	bl	80122a4 <iprintf>
         for (uint16_t k = 0; k < 40; k++) {  // 打印前40字节够用了
 80016de:	8abb      	ldrh	r3, [r7, #20]
 80016e0:	3301      	adds	r3, #1
 80016e2:	82bb      	strh	r3, [r7, #20]
 80016e4:	8abb      	ldrh	r3, [r7, #20]
 80016e6:	2b27      	cmp	r3, #39	@ 0x27
 80016e8:	d9f2      	bls.n	80016d0 <Read_Endgas+0x1c>
         }
         printf("\n");
 80016ea:	200a      	movs	r0, #10
 80016ec:	f010 fdec 	bl	80122c8 <putchar>
     // 遍历缓冲区查找报文头 06 03 10 00 06
     for (uint16_t i = 0; i < len - 12; i++) { // 后续至少要有12字节数据
 80016f0:	2300      	movs	r3, #0
 80016f2:	827b      	strh	r3, [r7, #18]
 80016f4:	e0a1      	b.n	800183a <Read_Endgas+0x186>
         if (rx_data4[i] == 0x06 &&
 80016f6:	8a7b      	ldrh	r3, [r7, #18]
 80016f8:	4a59      	ldr	r2, [pc, #356]	@ (8001860 <Read_Endgas+0x1ac>)
 80016fa:	5cd3      	ldrb	r3, [r2, r3]
 80016fc:	2b06      	cmp	r3, #6
 80016fe:	f040 8099 	bne.w	8001834 <Read_Endgas+0x180>
             rx_data4[i+1] == 0x03 &&
 8001702:	8a7b      	ldrh	r3, [r7, #18]
 8001704:	3301      	adds	r3, #1
 8001706:	4a56      	ldr	r2, [pc, #344]	@ (8001860 <Read_Endgas+0x1ac>)
 8001708:	5cd3      	ldrb	r3, [r2, r3]
         if (rx_data4[i] == 0x06 &&
 800170a:	2b03      	cmp	r3, #3
 800170c:	f040 8092 	bne.w	8001834 <Read_Endgas+0x180>
             rx_data4[i+2] == 0x10 &&
 8001710:	8a7b      	ldrh	r3, [r7, #18]
 8001712:	3302      	adds	r3, #2
 8001714:	4a52      	ldr	r2, [pc, #328]	@ (8001860 <Read_Endgas+0x1ac>)
 8001716:	5cd3      	ldrb	r3, [r2, r3]
             rx_data4[i+1] == 0x03 &&
 8001718:	2b10      	cmp	r3, #16
 800171a:	f040 808b 	bne.w	8001834 <Read_Endgas+0x180>
             rx_data4[i+3] == 0x00 &&
 800171e:	8a7b      	ldrh	r3, [r7, #18]
 8001720:	3303      	adds	r3, #3
 8001722:	4a4f      	ldr	r2, [pc, #316]	@ (8001860 <Read_Endgas+0x1ac>)
 8001724:	5cd3      	ldrb	r3, [r2, r3]
             rx_data4[i+2] == 0x10 &&
 8001726:	2b00      	cmp	r3, #0
 8001728:	f040 8084 	bne.w	8001834 <Read_Endgas+0x180>
             rx_data4[i+4] == 0x06)
 800172c:	8a7b      	ldrh	r3, [r7, #18]
 800172e:	3304      	adds	r3, #4
 8001730:	4a4b      	ldr	r2, [pc, #300]	@ (8001860 <Read_Endgas+0x1ac>)
 8001732:	5cd3      	ldrb	r3, [r2, r3]
             rx_data4[i+3] == 0x00 &&
 8001734:	2b06      	cmp	r3, #6
 8001736:	d17d      	bne.n	8001834 <Read_Endgas+0x180>
         {
             found = 1;
 8001738:	2301      	movs	r3, #1
 800173a:	75fb      	strb	r3, [r7, #23]
             printf("找到尾气报文头，位置: %d\n", i);
 800173c:	8a7b      	ldrh	r3, [r7, #18]
 800173e:	4619      	mov	r1, r3
 8001740:	4849      	ldr	r0, [pc, #292]	@ (8001868 <Read_Endgas+0x1b4>)
 8001742:	f010 fdaf 	bl	80122a4 <iprintf>

             // 打印报文头后的完整报文（12字节数据 + CRC）
             printf("尾气原始报文: ");
 8001746:	4849      	ldr	r0, [pc, #292]	@ (800186c <Read_Endgas+0x1b8>)
 8001748:	f010 fdac 	bl	80122a4 <iprintf>
             for (uint16_t j = i; j < i + 13; j++) {
 800174c:	8a7b      	ldrh	r3, [r7, #18]
 800174e:	823b      	strh	r3, [r7, #16]
 8001750:	e009      	b.n	8001766 <Read_Endgas+0xb2>
                 printf("%02X ", rx_data4[j]);
 8001752:	8a3b      	ldrh	r3, [r7, #16]
 8001754:	4a42      	ldr	r2, [pc, #264]	@ (8001860 <Read_Endgas+0x1ac>)
 8001756:	5cd3      	ldrb	r3, [r2, r3]
 8001758:	4619      	mov	r1, r3
 800175a:	4842      	ldr	r0, [pc, #264]	@ (8001864 <Read_Endgas+0x1b0>)
 800175c:	f010 fda2 	bl	80122a4 <iprintf>
             for (uint16_t j = i; j < i + 13; j++) {
 8001760:	8a3b      	ldrh	r3, [r7, #16]
 8001762:	3301      	adds	r3, #1
 8001764:	823b      	strh	r3, [r7, #16]
 8001766:	8a7b      	ldrh	r3, [r7, #18]
 8001768:	f103 020c 	add.w	r2, r3, #12
 800176c:	8a3b      	ldrh	r3, [r7, #16]
 800176e:	429a      	cmp	r2, r3
 8001770:	daef      	bge.n	8001752 <Read_Endgas+0x9e>
             }
             printf("\n");
 8001772:	200a      	movs	r0, #10
 8001774:	f010 fda8 	bl	80122c8 <putchar>

             // 只解析原本的三个数据
             uint16_t temp_raw = ((uint16_t)rx_data4[i+5] << 8) | rx_data4[i+6];
 8001778:	8a7b      	ldrh	r3, [r7, #18]
 800177a:	3305      	adds	r3, #5
 800177c:	4a38      	ldr	r2, [pc, #224]	@ (8001860 <Read_Endgas+0x1ac>)
 800177e:	5cd3      	ldrb	r3, [r2, r3]
 8001780:	b21b      	sxth	r3, r3
 8001782:	021b      	lsls	r3, r3, #8
 8001784:	b21a      	sxth	r2, r3
 8001786:	8a7b      	ldrh	r3, [r7, #18]
 8001788:	3306      	adds	r3, #6
 800178a:	4935      	ldr	r1, [pc, #212]	@ (8001860 <Read_Endgas+0x1ac>)
 800178c:	5ccb      	ldrb	r3, [r1, r3]
 800178e:	b21b      	sxth	r3, r3
 8001790:	4313      	orrs	r3, r2
 8001792:	b21b      	sxth	r3, r3
 8001794:	81bb      	strh	r3, [r7, #12]
             uint16_t co2_raw  = ((uint16_t)rx_data4[i+9] << 8) | rx_data4[i+10];
 8001796:	8a7b      	ldrh	r3, [r7, #18]
 8001798:	3309      	adds	r3, #9
 800179a:	4a31      	ldr	r2, [pc, #196]	@ (8001860 <Read_Endgas+0x1ac>)
 800179c:	5cd3      	ldrb	r3, [r2, r3]
 800179e:	b21b      	sxth	r3, r3
 80017a0:	021b      	lsls	r3, r3, #8
 80017a2:	b21a      	sxth	r2, r3
 80017a4:	8a7b      	ldrh	r3, [r7, #18]
 80017a6:	330a      	adds	r3, #10
 80017a8:	492d      	ldr	r1, [pc, #180]	@ (8001860 <Read_Endgas+0x1ac>)
 80017aa:	5ccb      	ldrb	r3, [r1, r3]
 80017ac:	b21b      	sxth	r3, r3
 80017ae:	4313      	orrs	r3, r2
 80017b0:	b21b      	sxth	r3, r3
 80017b2:	817b      	strh	r3, [r7, #10]
             uint16_t o2_raw   = ((uint16_t)rx_data4[i+11] << 8) | rx_data4[i+12];
 80017b4:	8a7b      	ldrh	r3, [r7, #18]
 80017b6:	330b      	adds	r3, #11
 80017b8:	4a29      	ldr	r2, [pc, #164]	@ (8001860 <Read_Endgas+0x1ac>)
 80017ba:	5cd3      	ldrb	r3, [r2, r3]
 80017bc:	b21b      	sxth	r3, r3
 80017be:	021b      	lsls	r3, r3, #8
 80017c0:	b21a      	sxth	r2, r3
 80017c2:	8a7b      	ldrh	r3, [r7, #18]
 80017c4:	330c      	adds	r3, #12
 80017c6:	4926      	ldr	r1, [pc, #152]	@ (8001860 <Read_Endgas+0x1ac>)
 80017c8:	5ccb      	ldrb	r3, [r1, r3]
 80017ca:	b21b      	sxth	r3, r3
 80017cc:	4313      	orrs	r3, r2
 80017ce:	b21b      	sxth	r3, r3
 80017d0:	813b      	strh	r3, [r7, #8]

             float temp_celsius = (float)temp_raw / 10.0f;
 80017d2:	89bb      	ldrh	r3, [r7, #12]
 80017d4:	ee07 3a90 	vmov	s15, r3
 80017d8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017dc:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 80017e0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017e4:	edc7 7a01 	vstr	s15, [r7, #4]
             float o2_percent   = (float)o2_raw / 100.0f;
 80017e8:	893b      	ldrh	r3, [r7, #8]
 80017ea:	ee07 3a90 	vmov	s15, r3
 80017ee:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017f2:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 8001870 <Read_Endgas+0x1bc>
 80017f6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017fa:	edc7 7a00 	vstr	s15, [r7]

             printf("解析后的尾气数据:\n");
 80017fe:	481d      	ldr	r0, [pc, #116]	@ (8001874 <Read_Endgas+0x1c0>)
 8001800:	f010 fdc0 	bl	8012384 <puts>
             printf("gas_temp: %.1f °C\n", temp_celsius);
 8001804:	edd7 7a01 	vldr	s15, [r7, #4]
 8001808:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800180c:	ec53 2b17 	vmov	r2, r3, d7
 8001810:	4819      	ldr	r0, [pc, #100]	@ (8001878 <Read_Endgas+0x1c4>)
 8001812:	f010 fd47 	bl	80122a4 <iprintf>
             printf("gas_CO₂: %d ppm\n", co2_raw);
 8001816:	897b      	ldrh	r3, [r7, #10]
 8001818:	4619      	mov	r1, r3
 800181a:	4818      	ldr	r0, [pc, #96]	@ (800187c <Read_Endgas+0x1c8>)
 800181c:	f010 fd42 	bl	80122a4 <iprintf>
             printf("gas_O₂ : %.2f %%\n", o2_percent);
 8001820:	edd7 7a00 	vldr	s15, [r7]
 8001824:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001828:	ec53 2b17 	vmov	r2, r3, d7
 800182c:	4814      	ldr	r0, [pc, #80]	@ (8001880 <Read_Endgas+0x1cc>)
 800182e:	f010 fd39 	bl	80122a4 <iprintf>

             break; // 找到第一个报文后退出
 8001832:	e008      	b.n	8001846 <Read_Endgas+0x192>
     for (uint16_t i = 0; i < len - 12; i++) { // 后续至少要有12字节数据
 8001834:	8a7b      	ldrh	r3, [r7, #18]
 8001836:	3301      	adds	r3, #1
 8001838:	827b      	strh	r3, [r7, #18]
 800183a:	8a7a      	ldrh	r2, [r7, #18]
 800183c:	89fb      	ldrh	r3, [r7, #14]
 800183e:	3b0c      	subs	r3, #12
 8001840:	429a      	cmp	r2, r3
 8001842:	f6ff af58 	blt.w	80016f6 <Read_Endgas+0x42>
         }
     }

     if (!found) {
 8001846:	7dfb      	ldrb	r3, [r7, #23]
 8001848:	2b00      	cmp	r3, #0
 800184a:	d102      	bne.n	8001852 <Read_Endgas+0x19e>
         printf("未找到有效尾气报文头\n");
 800184c:	480d      	ldr	r0, [pc, #52]	@ (8001884 <Read_Endgas+0x1d0>)
 800184e:	f010 fd99 	bl	8012384 <puts>
     }
 }
 8001852:	bf00      	nop
 8001854:	3718      	adds	r7, #24
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	08016174 	.word	0x08016174
 8001860:	24000498 	.word	0x24000498
 8001864:	08016184 	.word	0x08016184
 8001868:	0801618c 	.word	0x0801618c
 800186c:	080161b0 	.word	0x080161b0
 8001870:	42c80000 	.word	0x42c80000
 8001874:	080161c8 	.word	0x080161c8
 8001878:	080161e4 	.word	0x080161e4
 800187c:	080161f8 	.word	0x080161f8
 8001880:	0801620c 	.word	0x0801620c
 8001884:	08016220 	.word	0x08016220

08001888 <Endgas_Task>:

 void Endgas_Task(void){
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
     Get_Endgas();
 800188e:	f7ff feeb 	bl	8001668 <Get_Endgas>

     // 等待数据到达（最多200ms）
     uint32_t start = HAL_GetTick();
 8001892:	f003 fe1f 	bl	80054d4 <HAL_GetTick>
 8001896:	6078      	str	r0, [r7, #4]
     while (!rx_ox_flag && (HAL_GetTick() - start < 200)) {}
 8001898:	bf00      	nop
 800189a:	4b0e      	ldr	r3, [pc, #56]	@ (80018d4 <Endgas_Task+0x4c>)
 800189c:	781b      	ldrb	r3, [r3, #0]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d106      	bne.n	80018b0 <Endgas_Task+0x28>
 80018a2:	f003 fe17 	bl	80054d4 <HAL_GetTick>
 80018a6:	4602      	mov	r2, r0
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	1ad3      	subs	r3, r2, r3
 80018ac:	2bc7      	cmp	r3, #199	@ 0xc7
 80018ae:	d9f4      	bls.n	800189a <Endgas_Task+0x12>

     if (rx_ox_flag) {
 80018b0:	4b08      	ldr	r3, [pc, #32]	@ (80018d4 <Endgas_Task+0x4c>)
 80018b2:	781b      	ldrb	r3, [r3, #0]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d005      	beq.n	80018c4 <Endgas_Task+0x3c>
         Read_Endgas();
 80018b8:	f7ff fefc 	bl	80016b4 <Read_Endgas>
         rx_ox_flag = 0;
 80018bc:	4b05      	ldr	r3, [pc, #20]	@ (80018d4 <Endgas_Task+0x4c>)
 80018be:	2200      	movs	r2, #0
 80018c0:	701a      	strb	r2, [r3, #0]
     } else {
         printf("尾气接收超时\n");
     }
 }
 80018c2:	e002      	b.n	80018ca <Endgas_Task+0x42>
         printf("尾气接收超时\n");
 80018c4:	4804      	ldr	r0, [pc, #16]	@ (80018d8 <Endgas_Task+0x50>)
 80018c6:	f010 fd5d 	bl	8012384 <puts>
 }
 80018ca:	bf00      	nop
 80018cc:	3708      	adds	r7, #8
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	24000699 	.word	0x24000699
 80018d8:	08016240 	.word	0x08016240

080018dc <MX_GPIO_Init>:
/** Configure pins
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b08c      	sub	sp, #48	@ 0x30
 80018e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e2:	f107 031c 	add.w	r3, r7, #28
 80018e6:	2200      	movs	r2, #0
 80018e8:	601a      	str	r2, [r3, #0]
 80018ea:	605a      	str	r2, [r3, #4]
 80018ec:	609a      	str	r2, [r3, #8]
 80018ee:	60da      	str	r2, [r3, #12]
 80018f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80018f2:	4b56      	ldr	r3, [pc, #344]	@ (8001a4c <MX_GPIO_Init+0x170>)
 80018f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018f8:	4a54      	ldr	r2, [pc, #336]	@ (8001a4c <MX_GPIO_Init+0x170>)
 80018fa:	f043 0310 	orr.w	r3, r3, #16
 80018fe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001902:	4b52      	ldr	r3, [pc, #328]	@ (8001a4c <MX_GPIO_Init+0x170>)
 8001904:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001908:	f003 0310 	and.w	r3, r3, #16
 800190c:	61bb      	str	r3, [r7, #24]
 800190e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001910:	4b4e      	ldr	r3, [pc, #312]	@ (8001a4c <MX_GPIO_Init+0x170>)
 8001912:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001916:	4a4d      	ldr	r2, [pc, #308]	@ (8001a4c <MX_GPIO_Init+0x170>)
 8001918:	f043 0304 	orr.w	r3, r3, #4
 800191c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001920:	4b4a      	ldr	r3, [pc, #296]	@ (8001a4c <MX_GPIO_Init+0x170>)
 8001922:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001926:	f003 0304 	and.w	r3, r3, #4
 800192a:	617b      	str	r3, [r7, #20]
 800192c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800192e:	4b47      	ldr	r3, [pc, #284]	@ (8001a4c <MX_GPIO_Init+0x170>)
 8001930:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001934:	4a45      	ldr	r2, [pc, #276]	@ (8001a4c <MX_GPIO_Init+0x170>)
 8001936:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800193a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800193e:	4b43      	ldr	r3, [pc, #268]	@ (8001a4c <MX_GPIO_Init+0x170>)
 8001940:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001944:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001948:	613b      	str	r3, [r7, #16]
 800194a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800194c:	4b3f      	ldr	r3, [pc, #252]	@ (8001a4c <MX_GPIO_Init+0x170>)
 800194e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001952:	4a3e      	ldr	r2, [pc, #248]	@ (8001a4c <MX_GPIO_Init+0x170>)
 8001954:	f043 0301 	orr.w	r3, r3, #1
 8001958:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800195c:	4b3b      	ldr	r3, [pc, #236]	@ (8001a4c <MX_GPIO_Init+0x170>)
 800195e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001962:	f003 0301 	and.w	r3, r3, #1
 8001966:	60fb      	str	r3, [r7, #12]
 8001968:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800196a:	4b38      	ldr	r3, [pc, #224]	@ (8001a4c <MX_GPIO_Init+0x170>)
 800196c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001970:	4a36      	ldr	r2, [pc, #216]	@ (8001a4c <MX_GPIO_Init+0x170>)
 8001972:	f043 0302 	orr.w	r3, r3, #2
 8001976:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800197a:	4b34      	ldr	r3, [pc, #208]	@ (8001a4c <MX_GPIO_Init+0x170>)
 800197c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001980:	f003 0302 	and.w	r3, r3, #2
 8001984:	60bb      	str	r3, [r7, #8]
 8001986:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001988:	4b30      	ldr	r3, [pc, #192]	@ (8001a4c <MX_GPIO_Init+0x170>)
 800198a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800198e:	4a2f      	ldr	r2, [pc, #188]	@ (8001a4c <MX_GPIO_Init+0x170>)
 8001990:	f043 0308 	orr.w	r3, r3, #8
 8001994:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001998:	4b2c      	ldr	r3, [pc, #176]	@ (8001a4c <MX_GPIO_Init+0x170>)
 800199a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800199e:	f003 0308 	and.w	r3, r3, #8
 80019a2:	607b      	str	r3, [r7, #4]
 80019a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 80019a6:	2200      	movs	r2, #0
 80019a8:	2118      	movs	r1, #24
 80019aa:	4829      	ldr	r0, [pc, #164]	@ (8001a50 <MX_GPIO_Init+0x174>)
 80019ac:	f008 fbf0 	bl	800a190 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80019b0:	2200      	movs	r2, #0
 80019b2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80019b6:	4827      	ldr	r0, [pc, #156]	@ (8001a54 <MX_GPIO_Init+0x178>)
 80019b8:	f008 fbea 	bl	800a190 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80019bc:	2200      	movs	r2, #0
 80019be:	2140      	movs	r1, #64	@ 0x40
 80019c0:	4825      	ldr	r0, [pc, #148]	@ (8001a58 <MX_GPIO_Init+0x17c>)
 80019c2:	f008 fbe5 	bl	800a190 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, GPIO_PIN_RESET);
 80019c6:	2200      	movs	r2, #0
 80019c8:	2101      	movs	r1, #1
 80019ca:	4824      	ldr	r0, [pc, #144]	@ (8001a5c <MX_GPIO_Init+0x180>)
 80019cc:	f008 fbe0 	bl	800a190 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE3 PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80019d0:	2318      	movs	r3, #24
 80019d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019d4:	2301      	movs	r3, #1
 80019d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d8:	2300      	movs	r3, #0
 80019da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019dc:	2300      	movs	r3, #0
 80019de:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019e0:	f107 031c 	add.w	r3, r7, #28
 80019e4:	4619      	mov	r1, r3
 80019e6:	481a      	ldr	r0, [pc, #104]	@ (8001a50 <MX_GPIO_Init+0x174>)
 80019e8:	f008 fa22 	bl	8009e30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80019ec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019f2:	2301      	movs	r3, #1
 80019f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f6:	2300      	movs	r3, #0
 80019f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019fa:	2300      	movs	r3, #0
 80019fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019fe:	f107 031c 	add.w	r3, r7, #28
 8001a02:	4619      	mov	r1, r3
 8001a04:	4813      	ldr	r0, [pc, #76]	@ (8001a54 <MX_GPIO_Init+0x178>)
 8001a06:	f008 fa13 	bl	8009e30 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001a0a:	2340      	movs	r3, #64	@ 0x40
 8001a0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a12:	2300      	movs	r3, #0
 8001a14:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a16:	2300      	movs	r3, #0
 8001a18:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001a1a:	f107 031c 	add.w	r3, r7, #28
 8001a1e:	4619      	mov	r1, r3
 8001a20:	480d      	ldr	r0, [pc, #52]	@ (8001a58 <MX_GPIO_Init+0x17c>)
 8001a22:	f008 fa05 	bl	8009e30 <HAL_GPIO_Init>

  /*Configure GPIO pin : RELAY_Pin */
  GPIO_InitStruct.Pin = RELAY_Pin;
 8001a26:	2301      	movs	r3, #1
 8001a28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a32:	2300      	movs	r3, #0
 8001a34:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(RELAY_GPIO_Port, &GPIO_InitStruct);
 8001a36:	f107 031c 	add.w	r3, r7, #28
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	4807      	ldr	r0, [pc, #28]	@ (8001a5c <MX_GPIO_Init+0x180>)
 8001a3e:	f008 f9f7 	bl	8009e30 <HAL_GPIO_Init>

}
 8001a42:	bf00      	nop
 8001a44:	3730      	adds	r7, #48	@ 0x30
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	58024400 	.word	0x58024400
 8001a50:	58021000 	.word	0x58021000
 8001a54:	58020800 	.word	0x58020800
 8001a58:	58020000 	.word	0x58020000
 8001a5c:	58020400 	.word	0x58020400

08001a60 <_write>:
//_write 非阻塞 DMA 重定向
#define UART_TX_BUFFER_SIZE 256
uint8_t uart_tx_buffer[UART_TX_BUFFER_SIZE];
volatile uint8_t tx_busy = 0;

int _write(int file, char *ptr, int len) {
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b086      	sub	sp, #24
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	60f8      	str	r0, [r7, #12]
 8001a68:	60b9      	str	r1, [r7, #8]
 8001a6a:	607a      	str	r2, [r7, #4]
    if(len > UART_TX_BUFFER_SIZE) len = UART_TX_BUFFER_SIZE;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001a72:	dd02      	ble.n	8001a7a <_write+0x1a>
 8001a74:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a78:	607b      	str	r3, [r7, #4]

    // 等待前一次发送完成（带超时）
    uint32_t start = HAL_GetTick();
 8001a7a:	f003 fd2b 	bl	80054d4 <HAL_GetTick>
 8001a7e:	6178      	str	r0, [r7, #20]
    while(tx_busy && (HAL_GetTick() - start < 100)) {
 8001a80:	bf00      	nop
 8001a82:	4b14      	ldr	r3, [pc, #80]	@ (8001ad4 <_write+0x74>)
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	b2db      	uxtb	r3, r3
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d006      	beq.n	8001a9a <_write+0x3a>
 8001a8c:	f003 fd22 	bl	80054d4 <HAL_GetTick>
 8001a90:	4602      	mov	r2, r0
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	1ad3      	subs	r3, r2, r3
 8001a96:	2b63      	cmp	r3, #99	@ 0x63
 8001a98:	d9f3      	bls.n	8001a82 <_write+0x22>
        // 等待或执行其他任务
    }

    if(tx_busy) {
 8001a9a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ad4 <_write+0x74>)
 8001a9c:	781b      	ldrb	r3, [r3, #0]
 8001a9e:	b2db      	uxtb	r3, r3
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d001      	beq.n	8001aa8 <_write+0x48>
        return 0; // 超时仍未完成，放弃发送
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	e010      	b.n	8001aca <_write+0x6a>
    }

    memcpy(uart_tx_buffer, ptr, len);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	461a      	mov	r2, r3
 8001aac:	68b9      	ldr	r1, [r7, #8]
 8001aae:	480a      	ldr	r0, [pc, #40]	@ (8001ad8 <_write+0x78>)
 8001ab0:	f010 fde9 	bl	8012686 <memcpy>
    tx_busy = 1;
 8001ab4:	4b07      	ldr	r3, [pc, #28]	@ (8001ad4 <_write+0x74>)
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart1, uart_tx_buffer, len);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	b29b      	uxth	r3, r3
 8001abe:	461a      	mov	r2, r3
 8001ac0:	4905      	ldr	r1, [pc, #20]	@ (8001ad8 <_write+0x78>)
 8001ac2:	4806      	ldr	r0, [pc, #24]	@ (8001adc <_write+0x7c>)
 8001ac4:	f00d fd04 	bl	800f4d0 <HAL_UART_Transmit_DMA>

    return len;
 8001ac8:	687b      	ldr	r3, [r7, #4]
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	3718      	adds	r7, #24
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	24000414 	.word	0x24000414
 8001ad8:	24000314 	.word	0x24000314
 8001adc:	24000ec8 	.word	0x24000ec8

08001ae0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001ae4:	f000 fbd5 	bl	8002292 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ae8:	f003 fc6e 	bl	80053c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001aec:	f000 fb2e 	bl	800214c <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001af0:	f000 fba0 	bl	8002234 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001af4:	f7ff fef2 	bl	80018dc <MX_GPIO_Init>
  MX_DMA_Init();
 8001af8:	f7ff fd3e 	bl	8001578 <MX_DMA_Init>
  MX_USART6_UART_Init();
 8001afc:	f002 ffa8 	bl	8004a50 <MX_USART6_UART_Init>
  MX_TIM4_Init();
 8001b00:	f002 fd76 	bl	80045f0 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8001b04:	f002 ff0c 	bl	8004920 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001b08:	f002 ff56 	bl	80049b8 <MX_USART3_UART_Init>
  MX_UART4_Init();
 8001b0c:	f002 fe70 	bl	80047f0 <MX_UART4_Init>
  MX_ADC2_Init();
 8001b10:	f7ff fa76 	bl	8001000 <MX_ADC2_Init>
  MX_UART7_Init();
 8001b14:	f002 feb8 	bl	8004888 <MX_UART7_Init>
  MX_ADC1_Init();
 8001b18:	f7ff f9f6 	bl	8000f08 <MX_ADC1_Init>
  MX_SPI4_Init();
 8001b1c:	f001 ff1e 	bl	800395c <MX_SPI4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim4);
 8001b20:	4893      	ldr	r0, [pc, #588]	@ (8001d70 <main+0x290>)
 8001b22:	f00c fff9 	bl	800eb18 <HAL_TIM_Base_Start>
  OD_Init();
 8001b26:	f7ff f815 	bl	8000b54 <OD_Init>
  HAL_Delay(50);
 8001b2a:	2032      	movs	r0, #50	@ 0x32
 8001b2c:	f003 fcde 	bl	80054ec <HAL_Delay>
  ADS8688_Init();
 8001b30:	f7ff fbce 	bl	80012d0 <ADS8688_Init>
  printf("ADS8688 Initialized Successfully!\r\n");
 8001b34:	488f      	ldr	r0, [pc, #572]	@ (8001d74 <main+0x294>)
 8001b36:	f010 fc25 	bl	8012384 <puts>
  HAL_Delay(50);
 8001b3a:	2032      	movs	r0, #50	@ 0x32
 8001b3c:	f003 fcd6 	bl	80054ec <HAL_Delay>
  Relay_Init();
 8001b40:	f001 feb6 	bl	80038b0 <Relay_Init>
  HAL_Delay(50);
 8001b44:	2032      	movs	r0, #50	@ 0x32
 8001b46:	f003 fcd1 	bl	80054ec <HAL_Delay>
  static uint32_t last_OD_time = 0;//OD任务计时
  static uint32_t last_Endgas_time = 0;//尾气任务计时
  static uint32_t last_ph_time = 0;//ph任务计时
  static uint32_t last_temp_time = 0;  // 温控任务计时器
  static uint32_t last_ox_time = 0;// 溶氧任务计时器
  HAL_UARTEx_ReceiveToIdle_DMA(&huart7, rx_data7, sizeof(rx_data7));
 8001b4a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b4e:	498a      	ldr	r1, [pc, #552]	@ (8001d78 <main+0x298>)
 8001b50:	488a      	ldr	r0, [pc, #552]	@ (8001d7c <main+0x29c>)
 8001b52:	f00f fc07 	bl	8011364 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(huart7.hdmarx, DMA_IT_HT);
 8001b56:	4b89      	ldr	r3, [pc, #548]	@ (8001d7c <main+0x29c>)
 8001b58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4a88      	ldr	r2, [pc, #544]	@ (8001d80 <main+0x2a0>)
 8001b60:	4293      	cmp	r3, r2
 8001b62:	d068      	beq.n	8001c36 <main+0x156>
 8001b64:	4b85      	ldr	r3, [pc, #532]	@ (8001d7c <main+0x29c>)
 8001b66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a85      	ldr	r2, [pc, #532]	@ (8001d84 <main+0x2a4>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d061      	beq.n	8001c36 <main+0x156>
 8001b72:	4b82      	ldr	r3, [pc, #520]	@ (8001d7c <main+0x29c>)
 8001b74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4a83      	ldr	r2, [pc, #524]	@ (8001d88 <main+0x2a8>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d05a      	beq.n	8001c36 <main+0x156>
 8001b80:	4b7e      	ldr	r3, [pc, #504]	@ (8001d7c <main+0x29c>)
 8001b82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a80      	ldr	r2, [pc, #512]	@ (8001d8c <main+0x2ac>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d053      	beq.n	8001c36 <main+0x156>
 8001b8e:	4b7b      	ldr	r3, [pc, #492]	@ (8001d7c <main+0x29c>)
 8001b90:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a7e      	ldr	r2, [pc, #504]	@ (8001d90 <main+0x2b0>)
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	d04c      	beq.n	8001c36 <main+0x156>
 8001b9c:	4b77      	ldr	r3, [pc, #476]	@ (8001d7c <main+0x29c>)
 8001b9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a7b      	ldr	r2, [pc, #492]	@ (8001d94 <main+0x2b4>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d045      	beq.n	8001c36 <main+0x156>
 8001baa:	4b74      	ldr	r3, [pc, #464]	@ (8001d7c <main+0x29c>)
 8001bac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a79      	ldr	r2, [pc, #484]	@ (8001d98 <main+0x2b8>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d03e      	beq.n	8001c36 <main+0x156>
 8001bb8:	4b70      	ldr	r3, [pc, #448]	@ (8001d7c <main+0x29c>)
 8001bba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a76      	ldr	r2, [pc, #472]	@ (8001d9c <main+0x2bc>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d037      	beq.n	8001c36 <main+0x156>
 8001bc6:	4b6d      	ldr	r3, [pc, #436]	@ (8001d7c <main+0x29c>)
 8001bc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4a74      	ldr	r2, [pc, #464]	@ (8001da0 <main+0x2c0>)
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	d030      	beq.n	8001c36 <main+0x156>
 8001bd4:	4b69      	ldr	r3, [pc, #420]	@ (8001d7c <main+0x29c>)
 8001bd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a71      	ldr	r2, [pc, #452]	@ (8001da4 <main+0x2c4>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d029      	beq.n	8001c36 <main+0x156>
 8001be2:	4b66      	ldr	r3, [pc, #408]	@ (8001d7c <main+0x29c>)
 8001be4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a6f      	ldr	r2, [pc, #444]	@ (8001da8 <main+0x2c8>)
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d022      	beq.n	8001c36 <main+0x156>
 8001bf0:	4b62      	ldr	r3, [pc, #392]	@ (8001d7c <main+0x29c>)
 8001bf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a6c      	ldr	r2, [pc, #432]	@ (8001dac <main+0x2cc>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d01b      	beq.n	8001c36 <main+0x156>
 8001bfe:	4b5f      	ldr	r3, [pc, #380]	@ (8001d7c <main+0x29c>)
 8001c00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4a6a      	ldr	r2, [pc, #424]	@ (8001db0 <main+0x2d0>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d014      	beq.n	8001c36 <main+0x156>
 8001c0c:	4b5b      	ldr	r3, [pc, #364]	@ (8001d7c <main+0x29c>)
 8001c0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a67      	ldr	r2, [pc, #412]	@ (8001db4 <main+0x2d4>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d00d      	beq.n	8001c36 <main+0x156>
 8001c1a:	4b58      	ldr	r3, [pc, #352]	@ (8001d7c <main+0x29c>)
 8001c1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4a65      	ldr	r2, [pc, #404]	@ (8001db8 <main+0x2d8>)
 8001c24:	4293      	cmp	r3, r2
 8001c26:	d006      	beq.n	8001c36 <main+0x156>
 8001c28:	4b54      	ldr	r3, [pc, #336]	@ (8001d7c <main+0x29c>)
 8001c2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a62      	ldr	r2, [pc, #392]	@ (8001dbc <main+0x2dc>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d10c      	bne.n	8001c50 <main+0x170>
 8001c36:	4b51      	ldr	r3, [pc, #324]	@ (8001d7c <main+0x29c>)
 8001c38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	4b4e      	ldr	r3, [pc, #312]	@ (8001d7c <main+0x29c>)
 8001c42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f022 0208 	bic.w	r2, r2, #8
 8001c4c:	601a      	str	r2, [r3, #0]
 8001c4e:	e00b      	b.n	8001c68 <main+0x188>
 8001c50:	4b4a      	ldr	r3, [pc, #296]	@ (8001d7c <main+0x29c>)
 8001c52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	681a      	ldr	r2, [r3, #0]
 8001c5a:	4b48      	ldr	r3, [pc, #288]	@ (8001d7c <main+0x29c>)
 8001c5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f022 0204 	bic.w	r2, r2, #4
 8001c66:	601a      	str	r2, [r3, #0]
  HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rx_data3, sizeof(rx_data3));
 8001c68:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c6c:	4954      	ldr	r1, [pc, #336]	@ (8001dc0 <main+0x2e0>)
 8001c6e:	4855      	ldr	r0, [pc, #340]	@ (8001dc4 <main+0x2e4>)
 8001c70:	f00f fb78 	bl	8011364 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(huart3.hdmarx, DMA_IT_HT);
 8001c74:	4b53      	ldr	r3, [pc, #332]	@ (8001dc4 <main+0x2e4>)
 8001c76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a40      	ldr	r2, [pc, #256]	@ (8001d80 <main+0x2a0>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d068      	beq.n	8001d54 <main+0x274>
 8001c82:	4b50      	ldr	r3, [pc, #320]	@ (8001dc4 <main+0x2e4>)
 8001c84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4a3e      	ldr	r2, [pc, #248]	@ (8001d84 <main+0x2a4>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d061      	beq.n	8001d54 <main+0x274>
 8001c90:	4b4c      	ldr	r3, [pc, #304]	@ (8001dc4 <main+0x2e4>)
 8001c92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a3b      	ldr	r2, [pc, #236]	@ (8001d88 <main+0x2a8>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d05a      	beq.n	8001d54 <main+0x274>
 8001c9e:	4b49      	ldr	r3, [pc, #292]	@ (8001dc4 <main+0x2e4>)
 8001ca0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4a39      	ldr	r2, [pc, #228]	@ (8001d8c <main+0x2ac>)
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d053      	beq.n	8001d54 <main+0x274>
 8001cac:	4b45      	ldr	r3, [pc, #276]	@ (8001dc4 <main+0x2e4>)
 8001cae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4a36      	ldr	r2, [pc, #216]	@ (8001d90 <main+0x2b0>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d04c      	beq.n	8001d54 <main+0x274>
 8001cba:	4b42      	ldr	r3, [pc, #264]	@ (8001dc4 <main+0x2e4>)
 8001cbc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4a34      	ldr	r2, [pc, #208]	@ (8001d94 <main+0x2b4>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d045      	beq.n	8001d54 <main+0x274>
 8001cc8:	4b3e      	ldr	r3, [pc, #248]	@ (8001dc4 <main+0x2e4>)
 8001cca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a31      	ldr	r2, [pc, #196]	@ (8001d98 <main+0x2b8>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d03e      	beq.n	8001d54 <main+0x274>
 8001cd6:	4b3b      	ldr	r3, [pc, #236]	@ (8001dc4 <main+0x2e4>)
 8001cd8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a2f      	ldr	r2, [pc, #188]	@ (8001d9c <main+0x2bc>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d037      	beq.n	8001d54 <main+0x274>
 8001ce4:	4b37      	ldr	r3, [pc, #220]	@ (8001dc4 <main+0x2e4>)
 8001ce6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4a2c      	ldr	r2, [pc, #176]	@ (8001da0 <main+0x2c0>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d030      	beq.n	8001d54 <main+0x274>
 8001cf2:	4b34      	ldr	r3, [pc, #208]	@ (8001dc4 <main+0x2e4>)
 8001cf4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4a2a      	ldr	r2, [pc, #168]	@ (8001da4 <main+0x2c4>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d029      	beq.n	8001d54 <main+0x274>
 8001d00:	4b30      	ldr	r3, [pc, #192]	@ (8001dc4 <main+0x2e4>)
 8001d02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a27      	ldr	r2, [pc, #156]	@ (8001da8 <main+0x2c8>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d022      	beq.n	8001d54 <main+0x274>
 8001d0e:	4b2d      	ldr	r3, [pc, #180]	@ (8001dc4 <main+0x2e4>)
 8001d10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4a25      	ldr	r2, [pc, #148]	@ (8001dac <main+0x2cc>)
 8001d18:	4293      	cmp	r3, r2
 8001d1a:	d01b      	beq.n	8001d54 <main+0x274>
 8001d1c:	4b29      	ldr	r3, [pc, #164]	@ (8001dc4 <main+0x2e4>)
 8001d1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a22      	ldr	r2, [pc, #136]	@ (8001db0 <main+0x2d0>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d014      	beq.n	8001d54 <main+0x274>
 8001d2a:	4b26      	ldr	r3, [pc, #152]	@ (8001dc4 <main+0x2e4>)
 8001d2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4a20      	ldr	r2, [pc, #128]	@ (8001db4 <main+0x2d4>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d00d      	beq.n	8001d54 <main+0x274>
 8001d38:	4b22      	ldr	r3, [pc, #136]	@ (8001dc4 <main+0x2e4>)
 8001d3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4a1d      	ldr	r2, [pc, #116]	@ (8001db8 <main+0x2d8>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d006      	beq.n	8001d54 <main+0x274>
 8001d46:	4b1f      	ldr	r3, [pc, #124]	@ (8001dc4 <main+0x2e4>)
 8001d48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a1b      	ldr	r2, [pc, #108]	@ (8001dbc <main+0x2dc>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d139      	bne.n	8001dc8 <main+0x2e8>
 8001d54:	4b1b      	ldr	r3, [pc, #108]	@ (8001dc4 <main+0x2e4>)
 8001d56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	681a      	ldr	r2, [r3, #0]
 8001d5e:	4b19      	ldr	r3, [pc, #100]	@ (8001dc4 <main+0x2e4>)
 8001d60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f022 0208 	bic.w	r2, r2, #8
 8001d6a:	601a      	str	r2, [r3, #0]
 8001d6c:	e038      	b.n	8001de0 <main+0x300>
 8001d6e:	bf00      	nop
 8001d70:	24000d54 	.word	0x24000d54
 8001d74:	08016254 	.word	0x08016254
 8001d78:	24000b4c 	.word	0x24000b4c
 8001d7c:	24000e34 	.word	0x24000e34
 8001d80:	40020010 	.word	0x40020010
 8001d84:	40020028 	.word	0x40020028
 8001d88:	40020040 	.word	0x40020040
 8001d8c:	40020058 	.word	0x40020058
 8001d90:	40020070 	.word	0x40020070
 8001d94:	40020088 	.word	0x40020088
 8001d98:	400200a0 	.word	0x400200a0
 8001d9c:	400200b8 	.word	0x400200b8
 8001da0:	40020410 	.word	0x40020410
 8001da4:	40020428 	.word	0x40020428
 8001da8:	40020440 	.word	0x40020440
 8001dac:	40020458 	.word	0x40020458
 8001db0:	40020470 	.word	0x40020470
 8001db4:	40020488 	.word	0x40020488
 8001db8:	400204a0 	.word	0x400204a0
 8001dbc:	400204b8 	.word	0x400204b8
 8001dc0:	240006ac 	.word	0x240006ac
 8001dc4:	24000f5c 	.word	0x24000f5c
 8001dc8:	4b8e      	ldr	r3, [pc, #568]	@ (8002004 <main+0x524>)
 8001dca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	681a      	ldr	r2, [r3, #0]
 8001dd2:	4b8c      	ldr	r3, [pc, #560]	@ (8002004 <main+0x524>)
 8001dd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f022 0204 	bic.w	r2, r2, #4
 8001dde:	601a      	str	r2, [r3, #0]
  HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_data6, sizeof(rx_data6));
 8001de0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001de4:	4988      	ldr	r1, [pc, #544]	@ (8002008 <main+0x528>)
 8001de6:	4889      	ldr	r0, [pc, #548]	@ (800200c <main+0x52c>)
 8001de8:	f00f fabc 	bl	8011364 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(huart6.hdmarx, DMA_IT_HT);
 8001dec:	4b87      	ldr	r3, [pc, #540]	@ (800200c <main+0x52c>)
 8001dee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a86      	ldr	r2, [pc, #536]	@ (8002010 <main+0x530>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d068      	beq.n	8001ecc <main+0x3ec>
 8001dfa:	4b84      	ldr	r3, [pc, #528]	@ (800200c <main+0x52c>)
 8001dfc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a84      	ldr	r2, [pc, #528]	@ (8002014 <main+0x534>)
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d061      	beq.n	8001ecc <main+0x3ec>
 8001e08:	4b80      	ldr	r3, [pc, #512]	@ (800200c <main+0x52c>)
 8001e0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a81      	ldr	r2, [pc, #516]	@ (8002018 <main+0x538>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d05a      	beq.n	8001ecc <main+0x3ec>
 8001e16:	4b7d      	ldr	r3, [pc, #500]	@ (800200c <main+0x52c>)
 8001e18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4a7f      	ldr	r2, [pc, #508]	@ (800201c <main+0x53c>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d053      	beq.n	8001ecc <main+0x3ec>
 8001e24:	4b79      	ldr	r3, [pc, #484]	@ (800200c <main+0x52c>)
 8001e26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a7c      	ldr	r2, [pc, #496]	@ (8002020 <main+0x540>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d04c      	beq.n	8001ecc <main+0x3ec>
 8001e32:	4b76      	ldr	r3, [pc, #472]	@ (800200c <main+0x52c>)
 8001e34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4a7a      	ldr	r2, [pc, #488]	@ (8002024 <main+0x544>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d045      	beq.n	8001ecc <main+0x3ec>
 8001e40:	4b72      	ldr	r3, [pc, #456]	@ (800200c <main+0x52c>)
 8001e42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a77      	ldr	r2, [pc, #476]	@ (8002028 <main+0x548>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d03e      	beq.n	8001ecc <main+0x3ec>
 8001e4e:	4b6f      	ldr	r3, [pc, #444]	@ (800200c <main+0x52c>)
 8001e50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	4a75      	ldr	r2, [pc, #468]	@ (800202c <main+0x54c>)
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d037      	beq.n	8001ecc <main+0x3ec>
 8001e5c:	4b6b      	ldr	r3, [pc, #428]	@ (800200c <main+0x52c>)
 8001e5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a72      	ldr	r2, [pc, #456]	@ (8002030 <main+0x550>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d030      	beq.n	8001ecc <main+0x3ec>
 8001e6a:	4b68      	ldr	r3, [pc, #416]	@ (800200c <main+0x52c>)
 8001e6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4a70      	ldr	r2, [pc, #448]	@ (8002034 <main+0x554>)
 8001e74:	4293      	cmp	r3, r2
 8001e76:	d029      	beq.n	8001ecc <main+0x3ec>
 8001e78:	4b64      	ldr	r3, [pc, #400]	@ (800200c <main+0x52c>)
 8001e7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a6d      	ldr	r2, [pc, #436]	@ (8002038 <main+0x558>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d022      	beq.n	8001ecc <main+0x3ec>
 8001e86:	4b61      	ldr	r3, [pc, #388]	@ (800200c <main+0x52c>)
 8001e88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a6b      	ldr	r2, [pc, #428]	@ (800203c <main+0x55c>)
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d01b      	beq.n	8001ecc <main+0x3ec>
 8001e94:	4b5d      	ldr	r3, [pc, #372]	@ (800200c <main+0x52c>)
 8001e96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a68      	ldr	r2, [pc, #416]	@ (8002040 <main+0x560>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d014      	beq.n	8001ecc <main+0x3ec>
 8001ea2:	4b5a      	ldr	r3, [pc, #360]	@ (800200c <main+0x52c>)
 8001ea4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4a66      	ldr	r2, [pc, #408]	@ (8002044 <main+0x564>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d00d      	beq.n	8001ecc <main+0x3ec>
 8001eb0:	4b56      	ldr	r3, [pc, #344]	@ (800200c <main+0x52c>)
 8001eb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a63      	ldr	r2, [pc, #396]	@ (8002048 <main+0x568>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d006      	beq.n	8001ecc <main+0x3ec>
 8001ebe:	4b53      	ldr	r3, [pc, #332]	@ (800200c <main+0x52c>)
 8001ec0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4a61      	ldr	r2, [pc, #388]	@ (800204c <main+0x56c>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d10c      	bne.n	8001ee6 <main+0x406>
 8001ecc:	4b4f      	ldr	r3, [pc, #316]	@ (800200c <main+0x52c>)
 8001ece:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	681a      	ldr	r2, [r3, #0]
 8001ed6:	4b4d      	ldr	r3, [pc, #308]	@ (800200c <main+0x52c>)
 8001ed8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f022 0208 	bic.w	r2, r2, #8
 8001ee2:	601a      	str	r2, [r3, #0]
 8001ee4:	e00b      	b.n	8001efe <main+0x41e>
 8001ee6:	4b49      	ldr	r3, [pc, #292]	@ (800200c <main+0x52c>)
 8001ee8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	681a      	ldr	r2, [r3, #0]
 8001ef0:	4b46      	ldr	r3, [pc, #280]	@ (800200c <main+0x52c>)
 8001ef2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f022 0204 	bic.w	r2, r2, #4
 8001efc:	601a      	str	r2, [r3, #0]
  HAL_UARTEx_ReceiveToIdle_DMA(&huart4, rx_data4, sizeof(rx_data4));
 8001efe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f02:	4953      	ldr	r1, [pc, #332]	@ (8002050 <main+0x570>)
 8001f04:	4853      	ldr	r0, [pc, #332]	@ (8002054 <main+0x574>)
 8001f06:	f00f fa2d 	bl	8011364 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(huart4.hdmarx, DMA_IT_HT);
 8001f0a:	4b52      	ldr	r3, [pc, #328]	@ (8002054 <main+0x574>)
 8001f0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4a3f      	ldr	r2, [pc, #252]	@ (8002010 <main+0x530>)
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d068      	beq.n	8001fea <main+0x50a>
 8001f18:	4b4e      	ldr	r3, [pc, #312]	@ (8002054 <main+0x574>)
 8001f1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a3c      	ldr	r2, [pc, #240]	@ (8002014 <main+0x534>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d061      	beq.n	8001fea <main+0x50a>
 8001f26:	4b4b      	ldr	r3, [pc, #300]	@ (8002054 <main+0x574>)
 8001f28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a3a      	ldr	r2, [pc, #232]	@ (8002018 <main+0x538>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d05a      	beq.n	8001fea <main+0x50a>
 8001f34:	4b47      	ldr	r3, [pc, #284]	@ (8002054 <main+0x574>)
 8001f36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a37      	ldr	r2, [pc, #220]	@ (800201c <main+0x53c>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d053      	beq.n	8001fea <main+0x50a>
 8001f42:	4b44      	ldr	r3, [pc, #272]	@ (8002054 <main+0x574>)
 8001f44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4a35      	ldr	r2, [pc, #212]	@ (8002020 <main+0x540>)
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	d04c      	beq.n	8001fea <main+0x50a>
 8001f50:	4b40      	ldr	r3, [pc, #256]	@ (8002054 <main+0x574>)
 8001f52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a32      	ldr	r2, [pc, #200]	@ (8002024 <main+0x544>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d045      	beq.n	8001fea <main+0x50a>
 8001f5e:	4b3d      	ldr	r3, [pc, #244]	@ (8002054 <main+0x574>)
 8001f60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a30      	ldr	r2, [pc, #192]	@ (8002028 <main+0x548>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d03e      	beq.n	8001fea <main+0x50a>
 8001f6c:	4b39      	ldr	r3, [pc, #228]	@ (8002054 <main+0x574>)
 8001f6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a2d      	ldr	r2, [pc, #180]	@ (800202c <main+0x54c>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d037      	beq.n	8001fea <main+0x50a>
 8001f7a:	4b36      	ldr	r3, [pc, #216]	@ (8002054 <main+0x574>)
 8001f7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a2b      	ldr	r2, [pc, #172]	@ (8002030 <main+0x550>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d030      	beq.n	8001fea <main+0x50a>
 8001f88:	4b32      	ldr	r3, [pc, #200]	@ (8002054 <main+0x574>)
 8001f8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a28      	ldr	r2, [pc, #160]	@ (8002034 <main+0x554>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d029      	beq.n	8001fea <main+0x50a>
 8001f96:	4b2f      	ldr	r3, [pc, #188]	@ (8002054 <main+0x574>)
 8001f98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4a26      	ldr	r2, [pc, #152]	@ (8002038 <main+0x558>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d022      	beq.n	8001fea <main+0x50a>
 8001fa4:	4b2b      	ldr	r3, [pc, #172]	@ (8002054 <main+0x574>)
 8001fa6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a23      	ldr	r2, [pc, #140]	@ (800203c <main+0x55c>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d01b      	beq.n	8001fea <main+0x50a>
 8001fb2:	4b28      	ldr	r3, [pc, #160]	@ (8002054 <main+0x574>)
 8001fb4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a21      	ldr	r2, [pc, #132]	@ (8002040 <main+0x560>)
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d014      	beq.n	8001fea <main+0x50a>
 8001fc0:	4b24      	ldr	r3, [pc, #144]	@ (8002054 <main+0x574>)
 8001fc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a1e      	ldr	r2, [pc, #120]	@ (8002044 <main+0x564>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d00d      	beq.n	8001fea <main+0x50a>
 8001fce:	4b21      	ldr	r3, [pc, #132]	@ (8002054 <main+0x574>)
 8001fd0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a1c      	ldr	r2, [pc, #112]	@ (8002048 <main+0x568>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d006      	beq.n	8001fea <main+0x50a>
 8001fdc:	4b1d      	ldr	r3, [pc, #116]	@ (8002054 <main+0x574>)
 8001fde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4a19      	ldr	r2, [pc, #100]	@ (800204c <main+0x56c>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d136      	bne.n	8002058 <main+0x578>
 8001fea:	4b1a      	ldr	r3, [pc, #104]	@ (8002054 <main+0x574>)
 8001fec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	4b17      	ldr	r3, [pc, #92]	@ (8002054 <main+0x574>)
 8001ff6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f022 0208 	bic.w	r2, r2, #8
 8002000:	601a      	str	r2, [r3, #0]
 8002002:	e035      	b.n	8002070 <main+0x590>
 8002004:	24000f5c 	.word	0x24000f5c
 8002008:	240008c0 	.word	0x240008c0
 800200c:	24000ff0 	.word	0x24000ff0
 8002010:	40020010 	.word	0x40020010
 8002014:	40020028 	.word	0x40020028
 8002018:	40020040 	.word	0x40020040
 800201c:	40020058 	.word	0x40020058
 8002020:	40020070 	.word	0x40020070
 8002024:	40020088 	.word	0x40020088
 8002028:	400200a0 	.word	0x400200a0
 800202c:	400200b8 	.word	0x400200b8
 8002030:	40020410 	.word	0x40020410
 8002034:	40020428 	.word	0x40020428
 8002038:	40020440 	.word	0x40020440
 800203c:	40020458 	.word	0x40020458
 8002040:	40020470 	.word	0x40020470
 8002044:	40020488 	.word	0x40020488
 8002048:	400204a0 	.word	0x400204a0
 800204c:	400204b8 	.word	0x400204b8
 8002050:	24000498 	.word	0x24000498
 8002054:	24000da0 	.word	0x24000da0
 8002058:	4b36      	ldr	r3, [pc, #216]	@ (8002134 <main+0x654>)
 800205a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	681a      	ldr	r2, [r3, #0]
 8002062:	4b34      	ldr	r3, [pc, #208]	@ (8002134 <main+0x654>)
 8002064:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f022 0204 	bic.w	r2, r2, #4
 800206e:	601a      	str	r2, [r3, #0]
  Get_Sign();
 8002070:	f001 fd34 	bl	8003adc <Get_Sign>
  HAL_Delay(50);
 8002074:	2032      	movs	r0, #50	@ 0x32
 8002076:	f003 fa39 	bl	80054ec <HAL_Delay>
  SpeedMode();
 800207a:	f001 fe03 	bl	8003c84 <SpeedMode>
  HAL_Delay(50);
 800207e:	2032      	movs	r0, #50	@ 0x32
 8002080:	f003 fa34 	bl	80054ec <HAL_Delay>
  Start_Stir();
 8002084:	f001 fed2 	bl	8003e2c <Start_Stir>
  NTC_Control_Init();  // 初始化温控（执行自整定）
 8002088:	f000 f936 	bl	80022f8 <NTC_Control_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	    // 每 1000ms 执行一次 pH 任务
	      if (HAL_GetTick() - last_ph_time >= 3000) {
 800208c:	f003 fa22 	bl	80054d4 <HAL_GetTick>
 8002090:	4602      	mov	r2, r0
 8002092:	4b29      	ldr	r3, [pc, #164]	@ (8002138 <main+0x658>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	1ad3      	subs	r3, r2, r3
 8002098:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 800209c:	4293      	cmp	r3, r2
 800209e:	d906      	bls.n	80020ae <main+0x5ce>
	          Task_PH();
 80020a0:	f000 fc9e 	bl	80029e0 <Task_PH>
	          last_ph_time = HAL_GetTick();
 80020a4:	f003 fa16 	bl	80054d4 <HAL_GetTick>
 80020a8:	4603      	mov	r3, r0
 80020aa:	4a23      	ldr	r2, [pc, #140]	@ (8002138 <main+0x658>)
 80020ac:	6013      	str	r3, [r2, #0]
	      }
	      // 每 1000ms 执行一次 尾气 任务
	      	      if (HAL_GetTick() - last_Endgas_time >= 1000) {
 80020ae:	f003 fa11 	bl	80054d4 <HAL_GetTick>
 80020b2:	4602      	mov	r2, r0
 80020b4:	4b21      	ldr	r3, [pc, #132]	@ (800213c <main+0x65c>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	1ad3      	subs	r3, r2, r3
 80020ba:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80020be:	d306      	bcc.n	80020ce <main+0x5ee>
	      	    	Send_Task();
 80020c0:	f000 fb42 	bl	8002748 <Send_Task>
	      	    	last_Endgas_time = HAL_GetTick();
 80020c4:	f003 fa06 	bl	80054d4 <HAL_GetTick>
 80020c8:	4603      	mov	r3, r0
 80020ca:	4a1c      	ldr	r2, [pc, #112]	@ (800213c <main+0x65c>)
 80020cc:	6013      	str	r3, [r2, #0]
	      	      }

	      // 每1000ms执行一次温控任务
	      if (HAL_GetTick() - last_temp_time >= 1000) {
 80020ce:	f003 fa01 	bl	80054d4 <HAL_GetTick>
 80020d2:	4602      	mov	r2, r0
 80020d4:	4b1a      	ldr	r3, [pc, #104]	@ (8002140 <main+0x660>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	1ad3      	subs	r3, r2, r3
 80020da:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80020de:	d306      	bcc.n	80020ee <main+0x60e>
	        NTC_Control_Update();  // 更新温度控制
 80020e0:	f000 f93a 	bl	8002358 <NTC_Control_Update>
	        last_temp_time = HAL_GetTick();
 80020e4:	f003 f9f6 	bl	80054d4 <HAL_GetTick>
 80020e8:	4603      	mov	r3, r0
 80020ea:	4a15      	ldr	r2, [pc, #84]	@ (8002140 <main+0x660>)
 80020ec:	6013      	str	r3, [r2, #0]
	      }

	      if (HAL_GetTick() - last_ox_time >= 2000) {
 80020ee:	f003 f9f1 	bl	80054d4 <HAL_GetTick>
 80020f2:	4602      	mov	r2, r0
 80020f4:	4b13      	ldr	r3, [pc, #76]	@ (8002144 <main+0x664>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	1ad3      	subs	r3, r2, r3
 80020fa:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80020fe:	d307      	bcc.n	8002110 <main+0x630>
	    	 ADS8688_ReadOxygen(4);  // 更新温度控制
 8002100:	2004      	movs	r0, #4
 8002102:	f7ff f97d 	bl	8001400 <ADS8688_ReadOxygen>
	    	 //ADS8688_ReadCH2Voltage();
	      	      last_ox_time = HAL_GetTick();
 8002106:	f003 f9e5 	bl	80054d4 <HAL_GetTick>
 800210a:	4603      	mov	r3, r0
 800210c:	4a0d      	ldr	r2, [pc, #52]	@ (8002144 <main+0x664>)
 800210e:	6013      	str	r3, [r2, #0]
	      	      }
	      if (HAL_GetTick() - last_OD_time >= 4000) {
 8002110:	f003 f9e0 	bl	80054d4 <HAL_GetTick>
 8002114:	4602      	mov	r2, r0
 8002116:	4b0c      	ldr	r3, [pc, #48]	@ (8002148 <main+0x668>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	1ad3      	subs	r3, r2, r3
 800211c:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8002120:	d3b4      	bcc.n	800208c <main+0x5ac>
	    	  OD_Task();             // 更新OD控制
 8002122:	f7fe fdcb 	bl	8000cbc <OD_Task>
	      	   last_OD_time = HAL_GetTick();
 8002126:	f003 f9d5 	bl	80054d4 <HAL_GetTick>
 800212a:	4603      	mov	r3, r0
 800212c:	4a06      	ldr	r2, [pc, #24]	@ (8002148 <main+0x668>)
 800212e:	6013      	str	r3, [r2, #0]
	      if (HAL_GetTick() - last_ph_time >= 3000) {
 8002130:	e7ac      	b.n	800208c <main+0x5ac>
 8002132:	bf00      	nop
 8002134:	24000da0 	.word	0x24000da0
 8002138:	24000418 	.word	0x24000418
 800213c:	2400041c 	.word	0x2400041c
 8002140:	24000420 	.word	0x24000420
 8002144:	24000424 	.word	0x24000424
 8002148:	24000428 	.word	0x24000428

0800214c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b09c      	sub	sp, #112	@ 0x70
 8002150:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002152:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002156:	224c      	movs	r2, #76	@ 0x4c
 8002158:	2100      	movs	r1, #0
 800215a:	4618      	mov	r0, r3
 800215c:	f010 fa14 	bl	8012588 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002160:	1d3b      	adds	r3, r7, #4
 8002162:	2220      	movs	r2, #32
 8002164:	2100      	movs	r1, #0
 8002166:	4618      	mov	r0, r3
 8002168:	f010 fa0e 	bl	8012588 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800216c:	2002      	movs	r0, #2
 800216e:	f008 f829 	bl	800a1c4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002172:	2300      	movs	r3, #0
 8002174:	603b      	str	r3, [r7, #0]
 8002176:	4b2c      	ldr	r3, [pc, #176]	@ (8002228 <SystemClock_Config+0xdc>)
 8002178:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800217a:	4a2b      	ldr	r2, [pc, #172]	@ (8002228 <SystemClock_Config+0xdc>)
 800217c:	f023 0301 	bic.w	r3, r3, #1
 8002180:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8002182:	4b29      	ldr	r3, [pc, #164]	@ (8002228 <SystemClock_Config+0xdc>)
 8002184:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002186:	f003 0301 	and.w	r3, r3, #1
 800218a:	603b      	str	r3, [r7, #0]
 800218c:	4b27      	ldr	r3, [pc, #156]	@ (800222c <SystemClock_Config+0xe0>)
 800218e:	699b      	ldr	r3, [r3, #24]
 8002190:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002194:	4a25      	ldr	r2, [pc, #148]	@ (800222c <SystemClock_Config+0xe0>)
 8002196:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800219a:	6193      	str	r3, [r2, #24]
 800219c:	4b23      	ldr	r3, [pc, #140]	@ (800222c <SystemClock_Config+0xe0>)
 800219e:	699b      	ldr	r3, [r3, #24]
 80021a0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80021a4:	603b      	str	r3, [r7, #0]
 80021a6:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80021a8:	bf00      	nop
 80021aa:	4b20      	ldr	r3, [pc, #128]	@ (800222c <SystemClock_Config+0xe0>)
 80021ac:	699b      	ldr	r3, [r3, #24]
 80021ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80021b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80021b6:	d1f8      	bne.n	80021aa <SystemClock_Config+0x5e>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSI);
 80021b8:	4b1d      	ldr	r3, [pc, #116]	@ (8002230 <SystemClock_Config+0xe4>)
 80021ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021bc:	4a1c      	ldr	r2, [pc, #112]	@ (8002230 <SystemClock_Config+0xe4>)
 80021be:	f023 0303 	bic.w	r3, r3, #3
 80021c2:	6293      	str	r3, [r2, #40]	@ 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80021c4:	2302      	movs	r3, #2
 80021c6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80021c8:	2301      	movs	r3, #1
 80021ca:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80021cc:	2340      	movs	r3, #64	@ 0x40
 80021ce:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80021d0:	2300      	movs	r3, #0
 80021d2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021d8:	4618      	mov	r0, r3
 80021da:	f008 f82d 	bl	800a238 <HAL_RCC_OscConfig>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d001      	beq.n	80021e8 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80021e4:	f000 f881 	bl	80022ea <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021e8:	233f      	movs	r3, #63	@ 0x3f
 80021ea:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80021ec:	2300      	movs	r3, #0
 80021ee:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80021f0:	2300      	movs	r3, #0
 80021f2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80021f4:	2300      	movs	r3, #0
 80021f6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80021f8:	2300      	movs	r3, #0
 80021fa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80021fc:	2340      	movs	r3, #64	@ 0x40
 80021fe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8002200:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002204:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8002206:	2300      	movs	r3, #0
 8002208:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800220a:	1d3b      	adds	r3, r7, #4
 800220c:	2101      	movs	r1, #1
 800220e:	4618      	mov	r0, r3
 8002210:	f008 fc6c 	bl	800aaec <HAL_RCC_ClockConfig>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d001      	beq.n	800221e <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800221a:	f000 f866 	bl	80022ea <Error_Handler>
  }
}
 800221e:	bf00      	nop
 8002220:	3770      	adds	r7, #112	@ 0x70
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	58000400 	.word	0x58000400
 800222c:	58024800 	.word	0x58024800
 8002230:	58024400 	.word	0x58024400

08002234 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b0b0      	sub	sp, #192	@ 0xc0
 8002238:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800223a:	463b      	mov	r3, r7
 800223c:	22c0      	movs	r2, #192	@ 0xc0
 800223e:	2100      	movs	r1, #0
 8002240:	4618      	mov	r0, r3
 8002242:	f010 f9a1 	bl	8012588 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002246:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800224a:	f04f 0300 	mov.w	r3, #0
 800224e:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 4;
 8002252:	2304      	movs	r3, #4
 8002254:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 10;
 8002256:	230a      	movs	r3, #10
 8002258:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 800225a:	2302      	movs	r3, #2
 800225c:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 800225e:	2302      	movs	r3, #2
 8002260:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8002262:	2302      	movs	r3, #2
 8002264:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8002266:	23c0      	movs	r3, #192	@ 0xc0
 8002268:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 800226a:	2320      	movs	r3, #32
 800226c:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 800226e:	2300      	movs	r3, #0
 8002270:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8002272:	2300      	movs	r3, #0
 8002274:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002278:	463b      	mov	r3, r7
 800227a:	4618      	mov	r0, r3
 800227c:	f008 ffc2 	bl	800b204 <HAL_RCCEx_PeriphCLKConfig>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d001      	beq.n	800228a <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 8002286:	f000 f830 	bl	80022ea <Error_Handler>
  }
}
 800228a:	bf00      	nop
 800228c:	37c0      	adds	r7, #192	@ 0xc0
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}

08002292 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8002292:	b580      	push	{r7, lr}
 8002294:	b084      	sub	sp, #16
 8002296:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8002298:	463b      	mov	r3, r7
 800229a:	2200      	movs	r2, #0
 800229c:	601a      	str	r2, [r3, #0]
 800229e:	605a      	str	r2, [r3, #4]
 80022a0:	609a      	str	r2, [r3, #8]
 80022a2:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80022a4:	f004 ff10 	bl	80070c8 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80022a8:	2301      	movs	r3, #1
 80022aa:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80022ac:	2300      	movs	r3, #0
 80022ae:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80022b0:	2300      	movs	r3, #0
 80022b2:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80022b4:	231f      	movs	r3, #31
 80022b6:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80022b8:	2387      	movs	r3, #135	@ 0x87
 80022ba:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80022bc:	2300      	movs	r3, #0
 80022be:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80022c0:	2300      	movs	r3, #0
 80022c2:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80022c4:	2301      	movs	r3, #1
 80022c6:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80022c8:	2301      	movs	r3, #1
 80022ca:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80022cc:	2300      	movs	r3, #0
 80022ce:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80022d0:	2300      	movs	r3, #0
 80022d2:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80022d4:	463b      	mov	r3, r7
 80022d6:	4618      	mov	r0, r3
 80022d8:	f004 ff2e 	bl	8007138 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80022dc:	2004      	movs	r0, #4
 80022de:	f004 ff0b 	bl	80070f8 <HAL_MPU_Enable>

}
 80022e2:	bf00      	nop
 80022e4:	3710      	adds	r7, #16
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}

080022ea <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022ea:	b480      	push	{r7}
 80022ec:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022ee:	b672      	cpsid	i
}
 80022f0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80022f2:	bf00      	nop
 80022f4:	e7fd      	b.n	80022f2 <Error_Handler+0x8>
	...

080022f8 <NTC_Control_Init>:
TempStage_t temp_stage = TEMP_STAGE_PREHEAT;
static uint32_t preheat_start_time = 0;

// ==================== 初始化 ====================
void NTC_Control_Init(void)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b082      	sub	sp, #8
 80022fc:	af02      	add	r7, sp, #8
    printf("\r\n=== [NTC] Temperature Control Init ===\r\n");
 80022fe:	480f      	ldr	r0, [pc, #60]	@ (800233c <NTC_Control_Init+0x44>)
 8002300:	f010 f840 	bl	8012384 <puts>
    printf("Target: %.2f°C | Preheat tolerance: ±%.2f°C\r\n",
 8002304:	f04f 0200 	mov.w	r2, #0
 8002308:	4b0d      	ldr	r3, [pc, #52]	@ (8002340 <NTC_Control_Init+0x48>)
 800230a:	e9cd 2300 	strd	r2, r3, [sp]
 800230e:	f04f 0200 	mov.w	r2, #0
 8002312:	4b0c      	ldr	r3, [pc, #48]	@ (8002344 <NTC_Control_Init+0x4c>)
 8002314:	480c      	ldr	r0, [pc, #48]	@ (8002348 <NTC_Control_Init+0x50>)
 8002316:	f00f ffc5 	bl	80122a4 <iprintf>
           SETPOINT, PRE_ADJUST_TOLERANCE);

    temp_stage = TEMP_STAGE_PREHEAT;
 800231a:	4b0c      	ldr	r3, [pc, #48]	@ (800234c <NTC_Control_Init+0x54>)
 800231c:	2200      	movs	r2, #0
 800231e:	701a      	strb	r2, [r3, #0]
    preheat_start_time = HAL_GetTick();
 8002320:	f003 f8d8 	bl	80054d4 <HAL_GetTick>
 8002324:	4603      	mov	r3, r0
 8002326:	4a0a      	ldr	r2, [pc, #40]	@ (8002350 <NTC_Control_Init+0x58>)
 8002328:	6013      	str	r3, [r2, #0]
    Relay_Switch(1);
 800232a:	2001      	movs	r0, #1
 800232c:	f001 faf8 	bl	8003920 <Relay_Switch>
    printf("[NTC] Enter PREHEAT stage...\r\n");
 8002330:	4808      	ldr	r0, [pc, #32]	@ (8002354 <NTC_Control_Init+0x5c>)
 8002332:	f010 f827 	bl	8012384 <puts>
}
 8002336:	bf00      	nop
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}
 800233c:	08016278 	.word	0x08016278
 8002340:	3ff00000 	.word	0x3ff00000
 8002344:	40428000 	.word	0x40428000
 8002348:	080162a4 	.word	0x080162a4
 800234c:	24000490 	.word	0x24000490
 8002350:	24000494 	.word	0x24000494
 8002354:	080162d8 	.word	0x080162d8

08002358 <NTC_Control_Update>:

// ==================== 主循环任务 ====================
void NTC_Control_Update(void)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b08c      	sub	sp, #48	@ 0x30
 800235c:	af08      	add	r7, sp, #32
    float temp = Read_Temperature();
 800235e:	f002 f885 	bl	800446c <Read_Temperature>
 8002362:	ed87 0a03 	vstr	s0, [r7, #12]
    uint32_t now = HAL_GetTick();
 8002366:	f003 f8b5 	bl	80054d4 <HAL_GetTick>
 800236a:	60b8      	str	r0, [r7, #8]

    // ---------- 阶段1：预热 ----------
    if (temp_stage == TEMP_STAGE_PREHEAT) {
 800236c:	4b8b      	ldr	r3, [pc, #556]	@ (800259c <NTC_Control_Update+0x244>)
 800236e:	781b      	ldrb	r3, [r3, #0]
 8002370:	2b00      	cmp	r3, #0
 8002372:	f040 8087 	bne.w	8002484 <NTC_Control_Update+0x12c>
        float diff = fabsf(temp - SETPOINT);
 8002376:	edd7 7a03 	vldr	s15, [r7, #12]
 800237a:	ed9f 7a89 	vldr	s14, [pc, #548]	@ 80025a0 <NTC_Control_Update+0x248>
 800237e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002382:	eef0 7ae7 	vabs.f32	s15, s15
 8002386:	edc7 7a00 	vstr	s15, [r7]

        if (diff <= PRE_ADJUST_TOLERANCE) {
 800238a:	edd7 7a00 	vldr	s15, [r7]
 800238e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002392:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002396:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800239a:	d82f      	bhi.n	80023fc <NTC_Control_Update+0xa4>
            Relay_Switch(0);
 800239c:	2000      	movs	r0, #0
 800239e:	f001 fabf 	bl	8003920 <Relay_Switch>
            printf("[NTC] Preheat done (%.2f°C), start PID AutoTune...\r\n", temp);
 80023a2:	edd7 7a03 	vldr	s15, [r7, #12]
 80023a6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80023aa:	ec53 2b17 	vmov	r2, r3, d7
 80023ae:	487d      	ldr	r0, [pc, #500]	@ (80025a4 <NTC_Control_Update+0x24c>)
 80023b0:	f00f ff78 	bl	80122a4 <iprintf>

            PID_Init(&pid, pid_params.Kp, pid_params.Ki, pid_params.Kd, -100, 100);
 80023b4:	4b7c      	ldr	r3, [pc, #496]	@ (80025a8 <NTC_Control_Update+0x250>)
 80023b6:	edd3 7a00 	vldr	s15, [r3]
 80023ba:	4b7b      	ldr	r3, [pc, #492]	@ (80025a8 <NTC_Control_Update+0x250>)
 80023bc:	ed93 7a01 	vldr	s14, [r3, #4]
 80023c0:	4b79      	ldr	r3, [pc, #484]	@ (80025a8 <NTC_Control_Update+0x250>)
 80023c2:	edd3 6a02 	vldr	s13, [r3, #8]
 80023c6:	ed9f 2a79 	vldr	s4, [pc, #484]	@ 80025ac <NTC_Control_Update+0x254>
 80023ca:	eddf 1a79 	vldr	s3, [pc, #484]	@ 80025b0 <NTC_Control_Update+0x258>
 80023ce:	eeb0 1a66 	vmov.f32	s2, s13
 80023d2:	eef0 0a47 	vmov.f32	s1, s14
 80023d6:	eeb0 0a67 	vmov.f32	s0, s15
 80023da:	4876      	ldr	r0, [pc, #472]	@ (80025b4 <NTC_Control_Update+0x25c>)
 80023dc:	f000 fbe0 	bl	8002ba0 <PID_Init>
            PID_AutoTune_Init(&tune_handle, &pid_params,
 80023e0:	4b75      	ldr	r3, [pc, #468]	@ (80025b8 <NTC_Control_Update+0x260>)
 80023e2:	9300      	str	r3, [sp, #0]
 80023e4:	ed9f 0a6e 	vldr	s0, [pc, #440]	@ 80025a0 <NTC_Control_Update+0x248>
 80023e8:	4b74      	ldr	r3, [pc, #464]	@ (80025bc <NTC_Control_Update+0x264>)
 80023ea:	4a75      	ldr	r2, [pc, #468]	@ (80025c0 <NTC_Control_Update+0x268>)
 80023ec:	496e      	ldr	r1, [pc, #440]	@ (80025a8 <NTC_Control_Update+0x250>)
 80023ee:	4875      	ldr	r0, [pc, #468]	@ (80025c4 <NTC_Control_Update+0x26c>)
 80023f0:	f000 fd1e 	bl	8002e30 <PID_AutoTune_Init>
                              Read_Temperature, Relay_Switch,
                              SETPOINT, AUTO_TUNE_DURATION);

            temp_stage = TEMP_STAGE_AUTOTUNE;
 80023f4:	4b69      	ldr	r3, [pc, #420]	@ (800259c <NTC_Control_Update+0x244>)
 80023f6:	2201      	movs	r2, #1
 80023f8:	701a      	strb	r2, [r3, #0]
            return;
 80023fa:	e0cb      	b.n	8002594 <NTC_Control_Update+0x23c>
        }

        if (now - preheat_start_time > PREHEAT_TIMEOUT) {
 80023fc:	4b72      	ldr	r3, [pc, #456]	@ (80025c8 <NTC_Control_Update+0x270>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	68ba      	ldr	r2, [r7, #8]
 8002402:	1ad3      	subs	r3, r2, r3
 8002404:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8002408:	4293      	cmp	r3, r2
 800240a:	d922      	bls.n	8002452 <NTC_Control_Update+0xfa>
            Relay_Switch(0);
 800240c:	2000      	movs	r0, #0
 800240e:	f001 fa87 	bl	8003920 <Relay_Switch>
            printf("[NTC] Preheat timeout after %.1fs, skip autotune.\r\n",
 8002412:	f04f 0200 	mov.w	r2, #0
 8002416:	4b6d      	ldr	r3, [pc, #436]	@ (80025cc <NTC_Control_Update+0x274>)
 8002418:	486d      	ldr	r0, [pc, #436]	@ (80025d0 <NTC_Control_Update+0x278>)
 800241a:	f00f ff43 	bl	80122a4 <iprintf>
                   PREHEAT_TIMEOUT / 1000.0f);

            PID_Init(&pid, pid_params.Kp, pid_params.Ki, pid_params.Kd, -100, 100);
 800241e:	4b62      	ldr	r3, [pc, #392]	@ (80025a8 <NTC_Control_Update+0x250>)
 8002420:	edd3 7a00 	vldr	s15, [r3]
 8002424:	4b60      	ldr	r3, [pc, #384]	@ (80025a8 <NTC_Control_Update+0x250>)
 8002426:	ed93 7a01 	vldr	s14, [r3, #4]
 800242a:	4b5f      	ldr	r3, [pc, #380]	@ (80025a8 <NTC_Control_Update+0x250>)
 800242c:	edd3 6a02 	vldr	s13, [r3, #8]
 8002430:	ed9f 2a5e 	vldr	s4, [pc, #376]	@ 80025ac <NTC_Control_Update+0x254>
 8002434:	eddf 1a5e 	vldr	s3, [pc, #376]	@ 80025b0 <NTC_Control_Update+0x258>
 8002438:	eeb0 1a66 	vmov.f32	s2, s13
 800243c:	eef0 0a47 	vmov.f32	s1, s14
 8002440:	eeb0 0a67 	vmov.f32	s0, s15
 8002444:	485b      	ldr	r0, [pc, #364]	@ (80025b4 <NTC_Control_Update+0x25c>)
 8002446:	f000 fbab 	bl	8002ba0 <PID_Init>
            temp_stage = TEMP_STAGE_PID;
 800244a:	4b54      	ldr	r3, [pc, #336]	@ (800259c <NTC_Control_Update+0x244>)
 800244c:	2202      	movs	r2, #2
 800244e:	701a      	strb	r2, [r3, #0]
            return;
 8002450:	e0a0      	b.n	8002594 <NTC_Control_Update+0x23c>
        }

        Relay_Switch(temp < SETPOINT ? 1 : 0);
 8002452:	edd7 7a03 	vldr	s15, [r7, #12]
 8002456:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 80025a0 <NTC_Control_Update+0x248>
 800245a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800245e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002462:	bf4c      	ite	mi
 8002464:	2301      	movmi	r3, #1
 8002466:	2300      	movpl	r3, #0
 8002468:	b2db      	uxtb	r3, r3
 800246a:	4618      	mov	r0, r3
 800246c:	f001 fa58 	bl	8003920 <Relay_Switch>
        printf("[NTC] Preheating... %.2f°C\r\n", temp);
 8002470:	edd7 7a03 	vldr	s15, [r7, #12]
 8002474:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002478:	ec53 2b17 	vmov	r2, r3, d7
 800247c:	4855      	ldr	r0, [pc, #340]	@ (80025d4 <NTC_Control_Update+0x27c>)
 800247e:	f00f ff11 	bl	80122a4 <iprintf>
        return;
 8002482:	e087      	b.n	8002594 <NTC_Control_Update+0x23c>
    }

    // ---------- 阶段2：自整定 ----------
    if (temp_stage == TEMP_STAGE_AUTOTUNE) {
 8002484:	4b45      	ldr	r3, [pc, #276]	@ (800259c <NTC_Control_Update+0x244>)
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	2b01      	cmp	r3, #1
 800248a:	d137      	bne.n	80024fc <NTC_Control_Update+0x1a4>
        PID_AutoTune_Task(&tune_handle);
 800248c:	484d      	ldr	r0, [pc, #308]	@ (80025c4 <NTC_Control_Update+0x26c>)
 800248e:	f000 fd1d 	bl	8002ecc <PID_AutoTune_Task>

        if (tune_handle.state == TUNE_IDLE) {
 8002492:	4b4c      	ldr	r3, [pc, #304]	@ (80025c4 <NTC_Control_Update+0x26c>)
 8002494:	781b      	ldrb	r3, [r3, #0]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d17b      	bne.n	8002592 <NTC_Control_Update+0x23a>
            printf("[NTC] PID AutoTune complete.\r\n");
 800249a:	484f      	ldr	r0, [pc, #316]	@ (80025d8 <NTC_Control_Update+0x280>)
 800249c:	f00f ff72 	bl	8012384 <puts>
            printf("Tuned Params: Kp=%.3f Ki=%.3f Kd=%.3f\r\n",
                   pid_params.Kp, pid_params.Ki, pid_params.Kd);
 80024a0:	4b41      	ldr	r3, [pc, #260]	@ (80025a8 <NTC_Control_Update+0x250>)
 80024a2:	edd3 7a00 	vldr	s15, [r3]
            printf("Tuned Params: Kp=%.3f Ki=%.3f Kd=%.3f\r\n",
 80024a6:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
                   pid_params.Kp, pid_params.Ki, pid_params.Kd);
 80024aa:	4b3f      	ldr	r3, [pc, #252]	@ (80025a8 <NTC_Control_Update+0x250>)
 80024ac:	edd3 7a01 	vldr	s15, [r3, #4]
            printf("Tuned Params: Kp=%.3f Ki=%.3f Kd=%.3f\r\n",
 80024b0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
                   pid_params.Kp, pid_params.Ki, pid_params.Kd);
 80024b4:	4b3c      	ldr	r3, [pc, #240]	@ (80025a8 <NTC_Control_Update+0x250>)
 80024b6:	edd3 6a02 	vldr	s13, [r3, #8]
            printf("Tuned Params: Kp=%.3f Ki=%.3f Kd=%.3f\r\n",
 80024ba:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 80024be:	ed8d 6b02 	vstr	d6, [sp, #8]
 80024c2:	ed8d 7b00 	vstr	d7, [sp]
 80024c6:	ec53 2b15 	vmov	r2, r3, d5
 80024ca:	4844      	ldr	r0, [pc, #272]	@ (80025dc <NTC_Control_Update+0x284>)
 80024cc:	f00f feea 	bl	80122a4 <iprintf>

            PID_UpdateParams(&pid, pid_params.Kp, pid_params.Ki, pid_params.Kd);
 80024d0:	4b35      	ldr	r3, [pc, #212]	@ (80025a8 <NTC_Control_Update+0x250>)
 80024d2:	edd3 7a00 	vldr	s15, [r3]
 80024d6:	4b34      	ldr	r3, [pc, #208]	@ (80025a8 <NTC_Control_Update+0x250>)
 80024d8:	ed93 7a01 	vldr	s14, [r3, #4]
 80024dc:	4b32      	ldr	r3, [pc, #200]	@ (80025a8 <NTC_Control_Update+0x250>)
 80024de:	edd3 6a02 	vldr	s13, [r3, #8]
 80024e2:	eeb0 1a66 	vmov.f32	s2, s13
 80024e6:	eef0 0a47 	vmov.f32	s1, s14
 80024ea:	eeb0 0a67 	vmov.f32	s0, s15
 80024ee:	4831      	ldr	r0, [pc, #196]	@ (80025b4 <NTC_Control_Update+0x25c>)
 80024f0:	f000 fc7c 	bl	8002dec <PID_UpdateParams>
            temp_stage = TEMP_STAGE_PID;
 80024f4:	4b29      	ldr	r3, [pc, #164]	@ (800259c <NTC_Control_Update+0x244>)
 80024f6:	2202      	movs	r2, #2
 80024f8:	701a      	strb	r2, [r3, #0]
        }
        return;
 80024fa:	e04a      	b.n	8002592 <NTC_Control_Update+0x23a>
    }

    // ---------- 阶段3：正常PID控制 ----------
    if (temp_stage == TEMP_STAGE_PID) {
 80024fc:	4b27      	ldr	r3, [pc, #156]	@ (800259c <NTC_Control_Update+0x244>)
 80024fe:	781b      	ldrb	r3, [r3, #0]
 8002500:	2b02      	cmp	r3, #2
 8002502:	d147      	bne.n	8002594 <NTC_Control_Update+0x23c>
        float output = PID_Calculate(&pid, SETPOINT, temp,1.0f);  // ← 修正函数名
 8002504:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8002508:	edd7 0a03 	vldr	s1, [r7, #12]
 800250c:	ed9f 0a24 	vldr	s0, [pc, #144]	@ 80025a0 <NTC_Control_Update+0x248>
 8002510:	4828      	ldr	r0, [pc, #160]	@ (80025b4 <NTC_Control_Update+0x25c>)
 8002512:	f000 fb79 	bl	8002c08 <PID_Calculate>
 8002516:	ed87 0a01 	vstr	s0, [r7, #4]

        if (temp < FORCE_HEATING_THRESHOLD || output > 0) {
 800251a:	edd7 7a03 	vldr	s15, [r7, #12]
 800251e:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 80025e0 <NTC_Control_Update+0x288>
 8002522:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002526:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800252a:	d406      	bmi.n	800253a <NTC_Control_Update+0x1e2>
 800252c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002530:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002534:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002538:	dd03      	ble.n	8002542 <NTC_Control_Update+0x1ea>
            Relay_Switch(1);
 800253a:	2001      	movs	r0, #1
 800253c:	f001 f9f0 	bl	8003920 <Relay_Switch>
 8002540:	e002      	b.n	8002548 <NTC_Control_Update+0x1f0>
        } else {
            Relay_Switch(0);
 8002542:	2000      	movs	r0, #0
 8002544:	f001 f9ec 	bl	8003920 <Relay_Switch>
        }

        printf("[NTC] PID: T=%.2f°C | Out=%.2f | Kp=%.2f Ki=%.2f Kd=%.2f\r\n",
 8002548:	edd7 7a03 	vldr	s15, [r7, #12]
 800254c:	eeb7 3ae7 	vcvt.f64.f32	d3, s15
 8002550:	edd7 7a01 	vldr	s15, [r7, #4]
 8002554:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
               temp, output, pid.params.Kp, pid.params.Ki, pid.params.Kd);
 8002558:	4b16      	ldr	r3, [pc, #88]	@ (80025b4 <NTC_Control_Update+0x25c>)
 800255a:	edd3 6a00 	vldr	s13, [r3]
        printf("[NTC] PID: T=%.2f°C | Out=%.2f | Kp=%.2f Ki=%.2f Kd=%.2f\r\n",
 800255e:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
               temp, output, pid.params.Kp, pid.params.Ki, pid.params.Kd);
 8002562:	4b14      	ldr	r3, [pc, #80]	@ (80025b4 <NTC_Control_Update+0x25c>)
 8002564:	edd3 5a01 	vldr	s11, [r3, #4]
        printf("[NTC] PID: T=%.2f°C | Out=%.2f | Kp=%.2f Ki=%.2f Kd=%.2f\r\n",
 8002568:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
               temp, output, pid.params.Kp, pid.params.Ki, pid.params.Kd);
 800256c:	4b11      	ldr	r3, [pc, #68]	@ (80025b4 <NTC_Control_Update+0x25c>)
 800256e:	edd3 4a02 	vldr	s9, [r3, #8]
        printf("[NTC] PID: T=%.2f°C | Out=%.2f | Kp=%.2f Ki=%.2f Kd=%.2f\r\n",
 8002572:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
 8002576:	ed8d 4b06 	vstr	d4, [sp, #24]
 800257a:	ed8d 5b04 	vstr	d5, [sp, #16]
 800257e:	ed8d 6b02 	vstr	d6, [sp, #8]
 8002582:	ed8d 7b00 	vstr	d7, [sp]
 8002586:	ec53 2b13 	vmov	r2, r3, d3
 800258a:	4816      	ldr	r0, [pc, #88]	@ (80025e4 <NTC_Control_Update+0x28c>)
 800258c:	f00f fe8a 	bl	80122a4 <iprintf>
 8002590:	e000      	b.n	8002594 <NTC_Control_Update+0x23c>
        return;
 8002592:	bf00      	nop
    }
}
 8002594:	3710      	adds	r7, #16
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	24000490 	.word	0x24000490
 80025a0:	42140000 	.word	0x42140000
 80025a4:	080162f8 	.word	0x080162f8
 80025a8:	24000010 	.word	0x24000010
 80025ac:	42c80000 	.word	0x42c80000
 80025b0:	c2c80000 	.word	0xc2c80000
 80025b4:	2400042c 	.word	0x2400042c
 80025b8:	000493e0 	.word	0x000493e0
 80025bc:	08003921 	.word	0x08003921
 80025c0:	0800446d 	.word	0x0800446d
 80025c4:	24000454 	.word	0x24000454
 80025c8:	24000494 	.word	0x24000494
 80025cc:	404e0000 	.word	0x404e0000
 80025d0:	08016330 	.word	0x08016330
 80025d4:	08016364 	.word	0x08016364
 80025d8:	08016384 	.word	0x08016384
 80025dc:	080163a4 	.word	0x080163a4
 80025e0:	42100000 	.word	0x42100000
 80025e4:	080163cc 	.word	0x080163cc

080025e8 <ModbusBytesToFloat>:
 uint8_t rx_ox_flag = 0;
 uint8_t current_device = 0;  // 0设置为溶氧设备，1设置为尾气设备

 // 把Modbus返回的4字节转float (ABCD顺序大端)
 static float ModbusBytesToFloat(uint8_t *data)
 {
 80025e8:	b480      	push	{r7}
 80025ea:	b085      	sub	sp, #20
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
     uint32_t temp = ((uint32_t)data[0] << 24) |
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	061a      	lsls	r2, r3, #24
                     ((uint32_t)data[1] << 16) |
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	3301      	adds	r3, #1
 80025fa:	781b      	ldrb	r3, [r3, #0]
 80025fc:	041b      	lsls	r3, r3, #16
     uint32_t temp = ((uint32_t)data[0] << 24) |
 80025fe:	431a      	orrs	r2, r3
                     ((uint32_t)data[2] << 8)  |
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	3302      	adds	r3, #2
 8002604:	781b      	ldrb	r3, [r3, #0]
 8002606:	021b      	lsls	r3, r3, #8
                     ((uint32_t)data[1] << 16) |
 8002608:	4313      	orrs	r3, r2
                     ((uint32_t)data[3]);
 800260a:	687a      	ldr	r2, [r7, #4]
 800260c:	3203      	adds	r2, #3
 800260e:	7812      	ldrb	r2, [r2, #0]
                     ((uint32_t)data[2] << 8)  |
 8002610:	4313      	orrs	r3, r2
     uint32_t temp = ((uint32_t)data[0] << 24) |
 8002612:	60fb      	str	r3, [r7, #12]
     float value;
     memcpy(&value, &temp, 4);
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	60bb      	str	r3, [r7, #8]
     return value;
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	ee07 3a90 	vmov	s15, r3
 }
 800261e:	eeb0 0a67 	vmov.f32	s0, s15
 8002622:	3714      	adds	r7, #20
 8002624:	46bd      	mov	sp, r7
 8002626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262a:	4770      	bx	lr

0800262c <Oxygen_Get>:
	           // 开启接收
	       HAL_UARTEx_ReceiveToIdle_DMA(&huart4, rx_data4, sizeof(rx_data4));
	       __HAL_DMA_DISABLE_IT(huart4.hdmarx, DMA_IT_HT);
}
//读2个寄存器，回复4位16进制浮点数转换
   void Oxygen_Get() {
 800262c:	b580      	push	{r7, lr}
 800262e:	b082      	sub	sp, #8
 8002630:	af00      	add	r7, sp, #0
	   // 清空接收缓存
	   memset(rx_data4, 0, sizeof(rx_data4));
 8002632:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002636:	2100      	movs	r1, #0
 8002638:	480d      	ldr	r0, [pc, #52]	@ (8002670 <Oxygen_Get+0x44>)
 800263a:	f00f ffa5 	bl	8012588 <memset>
       uint8_t sendBuffer[] = {0x0A, 0x03, 0x00, 0x00, 0x00, 0x02, 0xC5, 0x70};
 800263e:	4a0d      	ldr	r2, [pc, #52]	@ (8002674 <Oxygen_Get+0x48>)
 8002640:	463b      	mov	r3, r7
 8002642:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002646:	e883 0003 	stmia.w	r3, {r0, r1}
       tx_ox_flag = 0;
 800264a:	4b0b      	ldr	r3, [pc, #44]	@ (8002678 <Oxygen_Get+0x4c>)
 800264c:	2200      	movs	r2, #0
 800264e:	701a      	strb	r2, [r3, #0]
       HAL_UART_Transmit_DMA(&huart4, sendBuffer, sizeof(sendBuffer));
 8002650:	463b      	mov	r3, r7
 8002652:	2208      	movs	r2, #8
 8002654:	4619      	mov	r1, r3
 8002656:	4809      	ldr	r0, [pc, #36]	@ (800267c <Oxygen_Get+0x50>)
 8002658:	f00c ff3a 	bl	800f4d0 <HAL_UART_Transmit_DMA>
       // 启动接收
       HAL_UARTEx_ReceiveToIdle_DMA(&huart4, rx_data4, sizeof(rx_data4));
 800265c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002660:	4903      	ldr	r1, [pc, #12]	@ (8002670 <Oxygen_Get+0x44>)
 8002662:	4806      	ldr	r0, [pc, #24]	@ (800267c <Oxygen_Get+0x50>)
 8002664:	f00e fe7e 	bl	8011364 <HAL_UARTEx_ReceiveToIdle_DMA>
   }
 8002668:	bf00      	nop
 800266a:	3708      	adds	r7, #8
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}
 8002670:	24000498 	.word	0x24000498
 8002674:	08016410 	.word	0x08016410
 8002678:	24000698 	.word	0x24000698
 800267c:	24000da0 	.word	0x24000da0

08002680 <Oxygen_Read>:

   void Oxygen_Read(void) {
 8002680:	b580      	push	{r7, lr}
 8002682:	b082      	sub	sp, #8
 8002684:	af00      	add	r7, sp, #0
	   // 调试打印：查看当前接收缓冲区的实际数据
	       printf("ox dump: ");
 8002686:	4814      	ldr	r0, [pc, #80]	@ (80026d8 <Oxygen_Read+0x58>)
 8002688:	f00f fe0c 	bl	80122a4 <iprintf>
	       for (uint16_t k = 0; k < 40; k++) {  // 打印前40字节够用了
 800268c:	2300      	movs	r3, #0
 800268e:	80fb      	strh	r3, [r7, #6]
 8002690:	e009      	b.n	80026a6 <Oxygen_Read+0x26>
	           printf("%02X ", rx_data4[k]);
 8002692:	88fb      	ldrh	r3, [r7, #6]
 8002694:	4a11      	ldr	r2, [pc, #68]	@ (80026dc <Oxygen_Read+0x5c>)
 8002696:	5cd3      	ldrb	r3, [r2, r3]
 8002698:	4619      	mov	r1, r3
 800269a:	4811      	ldr	r0, [pc, #68]	@ (80026e0 <Oxygen_Read+0x60>)
 800269c:	f00f fe02 	bl	80122a4 <iprintf>
	       for (uint16_t k = 0; k < 40; k++) {  // 打印前40字节够用了
 80026a0:	88fb      	ldrh	r3, [r7, #6]
 80026a2:	3301      	adds	r3, #1
 80026a4:	80fb      	strh	r3, [r7, #6]
 80026a6:	88fb      	ldrh	r3, [r7, #6]
 80026a8:	2b27      	cmp	r3, #39	@ 0x27
 80026aa:	d9f2      	bls.n	8002692 <Oxygen_Read+0x12>
	       }
	       printf("\n");
 80026ac:	200a      	movs	r0, #10
 80026ae:	f00f fe0b 	bl	80122c8 <putchar>
	   float oxygen = ModbusBytesToFloat(&rx_data4[3]);
 80026b2:	480c      	ldr	r0, [pc, #48]	@ (80026e4 <Oxygen_Read+0x64>)
 80026b4:	f7ff ff98 	bl	80025e8 <ModbusBytesToFloat>
 80026b8:	ed87 0a00 	vstr	s0, [r7]
	    printf("Oxygen=%.2f\r\n", oxygen);
 80026bc:	edd7 7a00 	vldr	s15, [r7]
 80026c0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80026c4:	ec53 2b17 	vmov	r2, r3, d7
 80026c8:	4807      	ldr	r0, [pc, #28]	@ (80026e8 <Oxygen_Read+0x68>)
 80026ca:	f00f fdeb 	bl	80122a4 <iprintf>
   }
 80026ce:	bf00      	nop
 80026d0:	3708      	adds	r7, #8
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	08016418 	.word	0x08016418
 80026dc:	24000498 	.word	0x24000498
 80026e0:	08016424 	.word	0x08016424
 80026e4:	2400049b 	.word	0x2400049b
 80026e8:	0801642c 	.word	0x0801642c

080026ec <Oxygen_Task>:

   void Oxygen_Task(void) {
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b082      	sub	sp, #8
 80026f0:	af00      	add	r7, sp, #0
//           initialized = 1;
//           return;  // 首次初始化后直接返回
//       }

       // 正常读取流程
       Oxygen_Get();
 80026f2:	f7ff ff9b 	bl	800262c <Oxygen_Get>

       // 添加接收等待逻辑（非阻塞方式）
       uint32_t start = HAL_GetTick();
 80026f6:	f002 feed 	bl	80054d4 <HAL_GetTick>
 80026fa:	6078      	str	r0, [r7, #4]
       while (!rx_ox_flag && (HAL_GetTick() - start < 100)) {
 80026fc:	bf00      	nop
 80026fe:	4b0f      	ldr	r3, [pc, #60]	@ (800273c <Oxygen_Task+0x50>)
 8002700:	781b      	ldrb	r3, [r3, #0]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d106      	bne.n	8002714 <Oxygen_Task+0x28>
 8002706:	f002 fee5 	bl	80054d4 <HAL_GetTick>
 800270a:	4602      	mov	r2, r0
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	1ad3      	subs	r3, r2, r3
 8002710:	2b63      	cmp	r3, #99	@ 0x63
 8002712:	d9f4      	bls.n	80026fe <Oxygen_Task+0x12>
           // 等待100ms或直到接收完成
       }

       if (rx_ox_flag) {
 8002714:	4b09      	ldr	r3, [pc, #36]	@ (800273c <Oxygen_Task+0x50>)
 8002716:	781b      	ldrb	r3, [r3, #0]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d00a      	beq.n	8002732 <Oxygen_Task+0x46>
           Oxygen_Read();
 800271c:	f7ff ffb0 	bl	8002680 <Oxygen_Read>
           rx_ox_flag = 0;  // 清除接收标志
 8002720:	4b06      	ldr	r3, [pc, #24]	@ (800273c <Oxygen_Task+0x50>)
 8002722:	2200      	movs	r2, #0
 8002724:	701a      	strb	r2, [r3, #0]

           // 重新启动下一次接收
           HAL_UARTEx_ReceiveToIdle_DMA(&huart4, rx_data4, sizeof(rx_data4));
 8002726:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800272a:	4905      	ldr	r1, [pc, #20]	@ (8002740 <Oxygen_Task+0x54>)
 800272c:	4805      	ldr	r0, [pc, #20]	@ (8002744 <Oxygen_Task+0x58>)
 800272e:	f00e fe19 	bl	8011364 <HAL_UARTEx_ReceiveToIdle_DMA>
       }
   }
 8002732:	bf00      	nop
 8002734:	3708      	adds	r7, #8
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	24000699 	.word	0x24000699
 8002740:	24000498 	.word	0x24000498
 8002744:	24000da0 	.word	0x24000da0

08002748 <Send_Task>:

void Send_Task(void){
 8002748:	b580      	push	{r7, lr}
 800274a:	af00      	add	r7, sp, #0
	if(current_device==0){
 800274c:	4b08      	ldr	r3, [pc, #32]	@ (8002770 <Send_Task+0x28>)
 800274e:	781b      	ldrb	r3, [r3, #0]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d105      	bne.n	8002760 <Send_Task+0x18>
		Oxygen_Task();
 8002754:	f7ff ffca 	bl	80026ec <Oxygen_Task>
		current_device=1;
 8002758:	4b05      	ldr	r3, [pc, #20]	@ (8002770 <Send_Task+0x28>)
 800275a:	2201      	movs	r2, #1
 800275c:	701a      	strb	r2, [r3, #0]
	}
	else{
		Endgas_Task();
		current_device=0;
	}
}
 800275e:	e004      	b.n	800276a <Send_Task+0x22>
		Endgas_Task();
 8002760:	f7ff f892 	bl	8001888 <Endgas_Task>
		current_device=0;
 8002764:	4b02      	ldr	r3, [pc, #8]	@ (8002770 <Send_Task+0x28>)
 8002766:	2200      	movs	r2, #0
 8002768:	701a      	strb	r2, [r3, #0]
}
 800276a:	bf00      	nop
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	2400069a 	.word	0x2400069a

08002774 <requestPH>:
uint8_t rx_ph_flag = 0;            // USART3 接收完成标志（DMA 完成后置1）
uint8_t tx_ph_flag = 0;            // USART3 发送完成标志（DMA 完成后置1）


// ========== 发送 pH 请求 ==========
void requestPH(void) {
 8002774:	b580      	push	{r7, lr}
 8002776:	b084      	sub	sp, #16
 8002778:	af00      	add	r7, sp, #0
    uint8_t requestPH[] = {0x01,0x03,0x00,0x64,0x00,0x02,0x85,0xD4};
 800277a:	4a15      	ldr	r2, [pc, #84]	@ (80027d0 <requestPH+0x5c>)
 800277c:	1d3b      	adds	r3, r7, #4
 800277e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002782:	e883 0003 	stmia.w	r3, {r0, r1}
    tx_ph_flag = 0;
 8002786:	4b13      	ldr	r3, [pc, #76]	@ (80027d4 <requestPH+0x60>)
 8002788:	2200      	movs	r2, #0
 800278a:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart3, requestPH, sizeof(requestPH));
 800278c:	1d3b      	adds	r3, r7, #4
 800278e:	2208      	movs	r2, #8
 8002790:	4619      	mov	r1, r3
 8002792:	4811      	ldr	r0, [pc, #68]	@ (80027d8 <requestPH+0x64>)
 8002794:	f00c fe9c 	bl	800f4d0 <HAL_UART_Transmit_DMA>

    uint32_t timeout = HAL_GetTick();
 8002798:	f002 fe9c 	bl	80054d4 <HAL_GetTick>
 800279c:	60f8      	str	r0, [r7, #12]
    while(tx_ph_flag == 0 && (HAL_GetTick() - timeout) < 1000) {}
 800279e:	bf00      	nop
 80027a0:	4b0c      	ldr	r3, [pc, #48]	@ (80027d4 <requestPH+0x60>)
 80027a2:	781b      	ldrb	r3, [r3, #0]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d107      	bne.n	80027b8 <requestPH+0x44>
 80027a8:	f002 fe94 	bl	80054d4 <HAL_GetTick>
 80027ac:	4602      	mov	r2, r0
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	1ad3      	subs	r3, r2, r3
 80027b2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80027b6:	d3f3      	bcc.n	80027a0 <requestPH+0x2c>
    if(tx_ph_flag == 0) printf("pH发送超时\r\n");
 80027b8:	4b06      	ldr	r3, [pc, #24]	@ (80027d4 <requestPH+0x60>)
 80027ba:	781b      	ldrb	r3, [r3, #0]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d102      	bne.n	80027c6 <requestPH+0x52>
 80027c0:	4806      	ldr	r0, [pc, #24]	@ (80027dc <requestPH+0x68>)
 80027c2:	f00f fddf 	bl	8012384 <puts>
}
 80027c6:	bf00      	nop
 80027c8:	3710      	adds	r7, #16
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}
 80027ce:	bf00      	nop
 80027d0:	0801644c 	.word	0x0801644c
 80027d4:	240008ad 	.word	0x240008ad
 80027d8:	24000f5c 	.word	0x24000f5c
 80027dc:	0801643c 	.word	0x0801643c

080027e0 <readPH>:

// ========== 解析 pH 报文 ==========
void readPH(void) {
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b084      	sub	sp, #16
 80027e4:	af02      	add	r7, sp, #8
    if(rx_data3[0] == 0x01 && rx_data3[1] == 0x03 && rx_data3[2] == 0x04) {
 80027e6:	4b2e      	ldr	r3, [pc, #184]	@ (80028a0 <readPH+0xc0>)
 80027e8:	781b      	ldrb	r3, [r3, #0]
 80027ea:	2b01      	cmp	r3, #1
 80027ec:	d149      	bne.n	8002882 <readPH+0xa2>
 80027ee:	4b2c      	ldr	r3, [pc, #176]	@ (80028a0 <readPH+0xc0>)
 80027f0:	785b      	ldrb	r3, [r3, #1]
 80027f2:	2b03      	cmp	r3, #3
 80027f4:	d145      	bne.n	8002882 <readPH+0xa2>
 80027f6:	4b2a      	ldr	r3, [pc, #168]	@ (80028a0 <readPH+0xc0>)
 80027f8:	789b      	ldrb	r3, [r3, #2]
 80027fa:	2b04      	cmp	r3, #4
 80027fc:	d141      	bne.n	8002882 <readPH+0xa2>
        union { uint8_t bytes[4]; float value; } phData;
        phData.bytes[0] = rx_data3[6];
 80027fe:	4b28      	ldr	r3, [pc, #160]	@ (80028a0 <readPH+0xc0>)
 8002800:	799b      	ldrb	r3, [r3, #6]
 8002802:	713b      	strb	r3, [r7, #4]
        phData.bytes[1] = rx_data3[5];
 8002804:	4b26      	ldr	r3, [pc, #152]	@ (80028a0 <readPH+0xc0>)
 8002806:	795b      	ldrb	r3, [r3, #5]
 8002808:	717b      	strb	r3, [r7, #5]
        phData.bytes[2] = rx_data3[4];
 800280a:	4b25      	ldr	r3, [pc, #148]	@ (80028a0 <readPH+0xc0>)
 800280c:	791b      	ldrb	r3, [r3, #4]
 800280e:	71bb      	strb	r3, [r7, #6]
        phData.bytes[3] = rx_data3[3];
 8002810:	4b23      	ldr	r3, [pc, #140]	@ (80028a0 <readPH+0xc0>)
 8002812:	78db      	ldrb	r3, [r3, #3]
 8002814:	71fb      	strb	r3, [r7, #7]
        ph_read = phData.value;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	4a22      	ldr	r2, [pc, #136]	@ (80028a4 <readPH+0xc4>)
 800281a:	6013      	str	r3, [r2, #0]

        if(ph_read >= 0.0f && ph_read <= 14.0f) {
 800281c:	4b21      	ldr	r3, [pc, #132]	@ (80028a4 <readPH+0xc4>)
 800281e:	edd3 7a00 	vldr	s15, [r3]
 8002822:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002826:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800282a:	db1f      	blt.n	800286c <readPH+0x8c>
 800282c:	4b1d      	ldr	r3, [pc, #116]	@ (80028a4 <readPH+0xc4>)
 800282e:	edd3 7a00 	vldr	s15, [r3]
 8002832:	eeb2 7a0c 	vmov.f32	s14, #44	@ 0x41600000  14.0
 8002836:	eef4 7ac7 	vcmpe.f32	s15, s14
 800283a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800283e:	d815      	bhi.n	800286c <readPH+0x8c>
            ph_current = ph_read;
 8002840:	4b18      	ldr	r3, [pc, #96]	@ (80028a4 <readPH+0xc4>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a18      	ldr	r2, [pc, #96]	@ (80028a8 <readPH+0xc8>)
 8002846:	6013      	str	r3, [r2, #0]
        } else {
            printf("pH 解析值异常(%.2f)，跳过更新\r\n", ph_read);
            return;
        }
        printf("Get_pH: %.2f (SetPoint: %.2f)\r\n", ph_current, ph_set);
 8002848:	4b17      	ldr	r3, [pc, #92]	@ (80028a8 <readPH+0xc8>)
 800284a:	edd3 7a00 	vldr	s15, [r3]
 800284e:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8002852:	4b16      	ldr	r3, [pc, #88]	@ (80028ac <readPH+0xcc>)
 8002854:	edd3 7a00 	vldr	s15, [r3]
 8002858:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800285c:	ed8d 7b00 	vstr	d7, [sp]
 8002860:	ec53 2b16 	vmov	r2, r3, d6
 8002864:	4812      	ldr	r0, [pc, #72]	@ (80028b0 <readPH+0xd0>)
 8002866:	f00f fd1d 	bl	80122a4 <iprintf>
    if(rx_data3[0] == 0x01 && rx_data3[1] == 0x03 && rx_data3[2] == 0x04) {
 800286a:	e015      	b.n	8002898 <readPH+0xb8>
            printf("pH 解析值异常(%.2f)，跳过更新\r\n", ph_read);
 800286c:	4b0d      	ldr	r3, [pc, #52]	@ (80028a4 <readPH+0xc4>)
 800286e:	edd3 7a00 	vldr	s15, [r3]
 8002872:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002876:	ec53 2b17 	vmov	r2, r3, d7
 800287a:	480e      	ldr	r0, [pc, #56]	@ (80028b4 <readPH+0xd4>)
 800287c:	f00f fd12 	bl	80122a4 <iprintf>
 8002880:	e00a      	b.n	8002898 <readPH+0xb8>
    } else {
        printf("pH 报文无效！头:0x%02X 0x%02X 0x%02X\r\n", rx_data3[0], rx_data3[1], rx_data3[2]);
 8002882:	4b07      	ldr	r3, [pc, #28]	@ (80028a0 <readPH+0xc0>)
 8002884:	781b      	ldrb	r3, [r3, #0]
 8002886:	4619      	mov	r1, r3
 8002888:	4b05      	ldr	r3, [pc, #20]	@ (80028a0 <readPH+0xc0>)
 800288a:	785b      	ldrb	r3, [r3, #1]
 800288c:	461a      	mov	r2, r3
 800288e:	4b04      	ldr	r3, [pc, #16]	@ (80028a0 <readPH+0xc0>)
 8002890:	789b      	ldrb	r3, [r3, #2]
 8002892:	4809      	ldr	r0, [pc, #36]	@ (80028b8 <readPH+0xd8>)
 8002894:	f00f fd06 	bl	80122a4 <iprintf>
    }
}
 8002898:	3708      	adds	r7, #8
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}
 800289e:	bf00      	nop
 80028a0:	240006ac 	.word	0x240006ac
 80028a4:	24000020 	.word	0x24000020
 80028a8:	2400069c 	.word	0x2400069c
 80028ac:	2400001c 	.word	0x2400001c
 80028b0:	08016454 	.word	0x08016454
 80028b4:	08016474 	.word	0x08016474
 80028b8:	080164a0 	.word	0x080164a0

080028bc <adjustPH>:

// ========== 调整 pH 并控制泵 ==========
void adjustPH(void) {
 80028bc:	b580      	push	{r7, lr}
 80028be:	b082      	sub	sp, #8
 80028c0:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 80028c2:	f002 fe07 	bl	80054d4 <HAL_GetTick>
 80028c6:	6078      	str	r0, [r7, #4]

    // 如果泵正在运行，检查是否到达运行时间
    if (pump_running) {
 80028c8:	4b39      	ldr	r3, [pc, #228]	@ (80029b0 <adjustPH+0xf4>)
 80028ca:	781b      	ldrb	r3, [r3, #0]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d024      	beq.n	800291a <adjustPH+0x5e>
        if (now - pump_start_time >= PUMP_RUNTIME) {
 80028d0:	4b38      	ldr	r3, [pc, #224]	@ (80029b4 <adjustPH+0xf8>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	687a      	ldr	r2, [r7, #4]
 80028d6:	1ad3      	subs	r3, r2, r3
 80028d8:	f240 52db 	movw	r2, #1499	@ 0x5db
 80028dc:	4293      	cmp	r3, r2
 80028de:	d961      	bls.n	80029a4 <adjustPH+0xe8>
            if (current_pump_type == 1) {
 80028e0:	4b35      	ldr	r3, [pc, #212]	@ (80029b8 <adjustPH+0xfc>)
 80028e2:	781b      	ldrb	r3, [r3, #0]
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d105      	bne.n	80028f4 <adjustPH+0x38>
                Stop_AcidPump();
 80028e8:	f000 fe3e 	bl	8003568 <Stop_AcidPump>
                printf("Acid_PUMP_STOP\n");
 80028ec:	4833      	ldr	r0, [pc, #204]	@ (80029bc <adjustPH+0x100>)
 80028ee:	f00f fd49 	bl	8012384 <puts>
 80028f2:	e008      	b.n	8002906 <adjustPH+0x4a>
            } else if (current_pump_type == 2) {
 80028f4:	4b30      	ldr	r3, [pc, #192]	@ (80029b8 <adjustPH+0xfc>)
 80028f6:	781b      	ldrb	r3, [r3, #0]
 80028f8:	2b02      	cmp	r3, #2
 80028fa:	d104      	bne.n	8002906 <adjustPH+0x4a>
                Stop_AlkaliPump();
 80028fc:	f000 ff06 	bl	800370c <Stop_AlkaliPump>
                printf("Alkali_PUMP_STOP\n");
 8002900:	482f      	ldr	r0, [pc, #188]	@ (80029c0 <adjustPH+0x104>)
 8002902:	f00f fd3f 	bl	8012384 <puts>
            }

            pump_running = 0;          // 更新状态
 8002906:	4b2a      	ldr	r3, [pc, #168]	@ (80029b0 <adjustPH+0xf4>)
 8002908:	2200      	movs	r2, #0
 800290a:	701a      	strb	r2, [r3, #0]
            current_pump_type = 0;     // 清空泵类型
 800290c:	4b2a      	ldr	r3, [pc, #168]	@ (80029b8 <adjustPH+0xfc>)
 800290e:	2200      	movs	r2, #0
 8002910:	701a      	strb	r2, [r3, #0]
            pump_stop_time = now;      // 记录停止时间
 8002912:	4a2c      	ldr	r2, [pc, #176]	@ (80029c4 <adjustPH+0x108>)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6013      	str	r3, [r2, #0]
        }
        return; // 正在运行时，不再判断 pH
 8002918:	e044      	b.n	80029a4 <adjustPH+0xe8>
    }

    // 冷却时间内，不允许再次启动
    if (now - pump_stop_time < PUMP_COOLDOWN) {
 800291a:	4b2a      	ldr	r3, [pc, #168]	@ (80029c4 <adjustPH+0x108>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	687a      	ldr	r2, [r7, #4]
 8002920:	1ad3      	subs	r3, r2, r3
 8002922:	4a29      	ldr	r2, [pc, #164]	@ (80029c8 <adjustPH+0x10c>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d93f      	bls.n	80029a8 <adjustPH+0xec>
        return;
    }

    // 检查 pH 偏差，决定是否启动泵
    if (ph_current < (ph_set - deadband)) {
 8002928:	4b28      	ldr	r3, [pc, #160]	@ (80029cc <adjustPH+0x110>)
 800292a:	ed93 7a00 	vldr	s14, [r3]
 800292e:	4b28      	ldr	r3, [pc, #160]	@ (80029d0 <adjustPH+0x114>)
 8002930:	edd3 7a00 	vldr	s15, [r3]
 8002934:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002938:	4b26      	ldr	r3, [pc, #152]	@ (80029d4 <adjustPH+0x118>)
 800293a:	edd3 7a00 	vldr	s15, [r3]
 800293e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002942:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002946:	dd0e      	ble.n	8002966 <adjustPH+0xaa>
        Start_AlkaliPump();
 8002948:	f000 fd3a 	bl	80033c0 <Start_AlkaliPump>
        pump_running = 1;
 800294c:	4b18      	ldr	r3, [pc, #96]	@ (80029b0 <adjustPH+0xf4>)
 800294e:	2201      	movs	r2, #1
 8002950:	701a      	strb	r2, [r3, #0]
        current_pump_type = 2;  // 标记为碱泵
 8002952:	4b19      	ldr	r3, [pc, #100]	@ (80029b8 <adjustPH+0xfc>)
 8002954:	2202      	movs	r2, #2
 8002956:	701a      	strb	r2, [r3, #0]
        pump_start_time = now;
 8002958:	4a16      	ldr	r2, [pc, #88]	@ (80029b4 <adjustPH+0xf8>)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6013      	str	r3, [r2, #0]
        printf("Alkali_PUMP_START\n");
 800295e:	481e      	ldr	r0, [pc, #120]	@ (80029d8 <adjustPH+0x11c>)
 8002960:	f00f fd10 	bl	8012384 <puts>
 8002964:	e021      	b.n	80029aa <adjustPH+0xee>
    }
    else if (ph_current > (ph_set + deadband)) {
 8002966:	4b19      	ldr	r3, [pc, #100]	@ (80029cc <adjustPH+0x110>)
 8002968:	ed93 7a00 	vldr	s14, [r3]
 800296c:	4b18      	ldr	r3, [pc, #96]	@ (80029d0 <adjustPH+0x114>)
 800296e:	edd3 7a00 	vldr	s15, [r3]
 8002972:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002976:	4b17      	ldr	r3, [pc, #92]	@ (80029d4 <adjustPH+0x118>)
 8002978:	edd3 7a00 	vldr	s15, [r3]
 800297c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002980:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002984:	d511      	bpl.n	80029aa <adjustPH+0xee>
        Start_AcidPump();
 8002986:	f000 fc47 	bl	8003218 <Start_AcidPump>
        pump_running = 1;
 800298a:	4b09      	ldr	r3, [pc, #36]	@ (80029b0 <adjustPH+0xf4>)
 800298c:	2201      	movs	r2, #1
 800298e:	701a      	strb	r2, [r3, #0]
        current_pump_type = 1;  // 标记为酸泵
 8002990:	4b09      	ldr	r3, [pc, #36]	@ (80029b8 <adjustPH+0xfc>)
 8002992:	2201      	movs	r2, #1
 8002994:	701a      	strb	r2, [r3, #0]
        pump_start_time = now;
 8002996:	4a07      	ldr	r2, [pc, #28]	@ (80029b4 <adjustPH+0xf8>)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6013      	str	r3, [r2, #0]
        printf("Acid_PUMP_START\n");
 800299c:	480f      	ldr	r0, [pc, #60]	@ (80029dc <adjustPH+0x120>)
 800299e:	f00f fcf1 	bl	8012384 <puts>
 80029a2:	e002      	b.n	80029aa <adjustPH+0xee>
        return; // 正在运行时，不再判断 pH
 80029a4:	bf00      	nop
 80029a6:	e000      	b.n	80029aa <adjustPH+0xee>
        return;
 80029a8:	bf00      	nop
    }
}
 80029aa:	3708      	adds	r7, #8
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bd80      	pop	{r7, pc}
 80029b0:	240006a0 	.word	0x240006a0
 80029b4:	240006a4 	.word	0x240006a4
 80029b8:	2400069b 	.word	0x2400069b
 80029bc:	080164d0 	.word	0x080164d0
 80029c0:	080164e0 	.word	0x080164e0
 80029c4:	240006a8 	.word	0x240006a8
 80029c8:	0002bf1f 	.word	0x0002bf1f
 80029cc:	2400001c 	.word	0x2400001c
 80029d0:	24000024 	.word	0x24000024
 80029d4:	2400069c 	.word	0x2400069c
 80029d8:	080164f4 	.word	0x080164f4
 80029dc:	08016508 	.word	0x08016508

080029e0 <Task_PH>:


// ========== pH 任务主函数 ==========
void Task_PH(void) {
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b082      	sub	sp, #8
 80029e4:	af00      	add	r7, sp, #0
    requestPH();
 80029e6:	f7ff fec5 	bl	8002774 <requestPH>

    uint32_t timeout = HAL_GetTick();
 80029ea:	f002 fd73 	bl	80054d4 <HAL_GetTick>
 80029ee:	6078      	str	r0, [r7, #4]
    while(!rx_ph_flag && (HAL_GetTick() - timeout) < 100) {}
 80029f0:	bf00      	nop
 80029f2:	4b57      	ldr	r3, [pc, #348]	@ (8002b50 <Task_PH+0x170>)
 80029f4:	781b      	ldrb	r3, [r3, #0]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d106      	bne.n	8002a08 <Task_PH+0x28>
 80029fa:	f002 fd6b 	bl	80054d4 <HAL_GetTick>
 80029fe:	4602      	mov	r2, r0
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	1ad3      	subs	r3, r2, r3
 8002a04:	2b63      	cmp	r3, #99	@ 0x63
 8002a06:	d9f4      	bls.n	80029f2 <Task_PH+0x12>

    if(rx_ph_flag) {
 8002a08:	4b51      	ldr	r3, [pc, #324]	@ (8002b50 <Task_PH+0x170>)
 8002a0a:	781b      	ldrb	r3, [r3, #0]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	f000 8095 	beq.w	8002b3c <Task_PH+0x15c>
        readPH();
 8002a12:	f7ff fee5 	bl	80027e0 <readPH>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rx_data3, sizeof(rx_data3));
 8002a16:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a1a:	494e      	ldr	r1, [pc, #312]	@ (8002b54 <Task_PH+0x174>)
 8002a1c:	484e      	ldr	r0, [pc, #312]	@ (8002b58 <Task_PH+0x178>)
 8002a1e:	f00e fca1 	bl	8011364 <HAL_UARTEx_ReceiveToIdle_DMA>
        __HAL_DMA_DISABLE_IT(huart3.hdmarx, DMA_IT_HT);
 8002a22:	4b4d      	ldr	r3, [pc, #308]	@ (8002b58 <Task_PH+0x178>)
 8002a24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4a4c      	ldr	r2, [pc, #304]	@ (8002b5c <Task_PH+0x17c>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d068      	beq.n	8002b02 <Task_PH+0x122>
 8002a30:	4b49      	ldr	r3, [pc, #292]	@ (8002b58 <Task_PH+0x178>)
 8002a32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a49      	ldr	r2, [pc, #292]	@ (8002b60 <Task_PH+0x180>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d061      	beq.n	8002b02 <Task_PH+0x122>
 8002a3e:	4b46      	ldr	r3, [pc, #280]	@ (8002b58 <Task_PH+0x178>)
 8002a40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a47      	ldr	r2, [pc, #284]	@ (8002b64 <Task_PH+0x184>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d05a      	beq.n	8002b02 <Task_PH+0x122>
 8002a4c:	4b42      	ldr	r3, [pc, #264]	@ (8002b58 <Task_PH+0x178>)
 8002a4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a44      	ldr	r2, [pc, #272]	@ (8002b68 <Task_PH+0x188>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d053      	beq.n	8002b02 <Task_PH+0x122>
 8002a5a:	4b3f      	ldr	r3, [pc, #252]	@ (8002b58 <Task_PH+0x178>)
 8002a5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4a42      	ldr	r2, [pc, #264]	@ (8002b6c <Task_PH+0x18c>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d04c      	beq.n	8002b02 <Task_PH+0x122>
 8002a68:	4b3b      	ldr	r3, [pc, #236]	@ (8002b58 <Task_PH+0x178>)
 8002a6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a3f      	ldr	r2, [pc, #252]	@ (8002b70 <Task_PH+0x190>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d045      	beq.n	8002b02 <Task_PH+0x122>
 8002a76:	4b38      	ldr	r3, [pc, #224]	@ (8002b58 <Task_PH+0x178>)
 8002a78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4a3d      	ldr	r2, [pc, #244]	@ (8002b74 <Task_PH+0x194>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d03e      	beq.n	8002b02 <Task_PH+0x122>
 8002a84:	4b34      	ldr	r3, [pc, #208]	@ (8002b58 <Task_PH+0x178>)
 8002a86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a3a      	ldr	r2, [pc, #232]	@ (8002b78 <Task_PH+0x198>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d037      	beq.n	8002b02 <Task_PH+0x122>
 8002a92:	4b31      	ldr	r3, [pc, #196]	@ (8002b58 <Task_PH+0x178>)
 8002a94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a38      	ldr	r2, [pc, #224]	@ (8002b7c <Task_PH+0x19c>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d030      	beq.n	8002b02 <Task_PH+0x122>
 8002aa0:	4b2d      	ldr	r3, [pc, #180]	@ (8002b58 <Task_PH+0x178>)
 8002aa2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a35      	ldr	r2, [pc, #212]	@ (8002b80 <Task_PH+0x1a0>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d029      	beq.n	8002b02 <Task_PH+0x122>
 8002aae:	4b2a      	ldr	r3, [pc, #168]	@ (8002b58 <Task_PH+0x178>)
 8002ab0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a33      	ldr	r2, [pc, #204]	@ (8002b84 <Task_PH+0x1a4>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d022      	beq.n	8002b02 <Task_PH+0x122>
 8002abc:	4b26      	ldr	r3, [pc, #152]	@ (8002b58 <Task_PH+0x178>)
 8002abe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a30      	ldr	r2, [pc, #192]	@ (8002b88 <Task_PH+0x1a8>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d01b      	beq.n	8002b02 <Task_PH+0x122>
 8002aca:	4b23      	ldr	r3, [pc, #140]	@ (8002b58 <Task_PH+0x178>)
 8002acc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a2e      	ldr	r2, [pc, #184]	@ (8002b8c <Task_PH+0x1ac>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d014      	beq.n	8002b02 <Task_PH+0x122>
 8002ad8:	4b1f      	ldr	r3, [pc, #124]	@ (8002b58 <Task_PH+0x178>)
 8002ada:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a2b      	ldr	r2, [pc, #172]	@ (8002b90 <Task_PH+0x1b0>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d00d      	beq.n	8002b02 <Task_PH+0x122>
 8002ae6:	4b1c      	ldr	r3, [pc, #112]	@ (8002b58 <Task_PH+0x178>)
 8002ae8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a29      	ldr	r2, [pc, #164]	@ (8002b94 <Task_PH+0x1b4>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d006      	beq.n	8002b02 <Task_PH+0x122>
 8002af4:	4b18      	ldr	r3, [pc, #96]	@ (8002b58 <Task_PH+0x178>)
 8002af6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a26      	ldr	r2, [pc, #152]	@ (8002b98 <Task_PH+0x1b8>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d10c      	bne.n	8002b1c <Task_PH+0x13c>
 8002b02:	4b15      	ldr	r3, [pc, #84]	@ (8002b58 <Task_PH+0x178>)
 8002b04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	681a      	ldr	r2, [r3, #0]
 8002b0c:	4b12      	ldr	r3, [pc, #72]	@ (8002b58 <Task_PH+0x178>)
 8002b0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f022 0208 	bic.w	r2, r2, #8
 8002b18:	601a      	str	r2, [r3, #0]
 8002b1a:	e00b      	b.n	8002b34 <Task_PH+0x154>
 8002b1c:	4b0e      	ldr	r3, [pc, #56]	@ (8002b58 <Task_PH+0x178>)
 8002b1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	4b0c      	ldr	r3, [pc, #48]	@ (8002b58 <Task_PH+0x178>)
 8002b28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f022 0204 	bic.w	r2, r2, #4
 8002b32:	601a      	str	r2, [r3, #0]
        rx_ph_flag = 0;
 8002b34:	4b06      	ldr	r3, [pc, #24]	@ (8002b50 <Task_PH+0x170>)
 8002b36:	2200      	movs	r2, #0
 8002b38:	701a      	strb	r2, [r3, #0]
 8002b3a:	e002      	b.n	8002b42 <Task_PH+0x162>
    } else {
        printf("pH 接收超时\r\n");
 8002b3c:	4817      	ldr	r0, [pc, #92]	@ (8002b9c <Task_PH+0x1bc>)
 8002b3e:	f00f fc21 	bl	8012384 <puts>
    }

    adjustPH();
 8002b42:	f7ff febb 	bl	80028bc <adjustPH>
}
 8002b46:	bf00      	nop
 8002b48:	3708      	adds	r7, #8
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	bf00      	nop
 8002b50:	240008ac 	.word	0x240008ac
 8002b54:	240006ac 	.word	0x240006ac
 8002b58:	24000f5c 	.word	0x24000f5c
 8002b5c:	40020010 	.word	0x40020010
 8002b60:	40020028 	.word	0x40020028
 8002b64:	40020040 	.word	0x40020040
 8002b68:	40020058 	.word	0x40020058
 8002b6c:	40020070 	.word	0x40020070
 8002b70:	40020088 	.word	0x40020088
 8002b74:	400200a0 	.word	0x400200a0
 8002b78:	400200b8 	.word	0x400200b8
 8002b7c:	40020410 	.word	0x40020410
 8002b80:	40020428 	.word	0x40020428
 8002b84:	40020440 	.word	0x40020440
 8002b88:	40020458 	.word	0x40020458
 8002b8c:	40020470 	.word	0x40020470
 8002b90:	40020488 	.word	0x40020488
 8002b94:	400204a0 	.word	0x400204a0
 8002b98:	400204b8 	.word	0x400204b8
 8002b9c:	08016518 	.word	0x08016518

08002ba0 <PID_Init>:
#include "pid.h"
#include "stdio.h"

// ================= PID 初始化 =================
void PID_Init(PID_HandleTypeDef *pid, float Kp, float Ki, float Kd, float min, float max) {
 8002ba0:	b480      	push	{r7}
 8002ba2:	b087      	sub	sp, #28
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6178      	str	r0, [r7, #20]
 8002ba8:	ed87 0a04 	vstr	s0, [r7, #16]
 8002bac:	edc7 0a03 	vstr	s1, [r7, #12]
 8002bb0:	ed87 1a02 	vstr	s2, [r7, #8]
 8002bb4:	edc7 1a01 	vstr	s3, [r7, #4]
 8002bb8:	ed87 2a00 	vstr	s4, [r7]
    pid->params.Kp = Kp;
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	693a      	ldr	r2, [r7, #16]
 8002bc0:	601a      	str	r2, [r3, #0]
    pid->params.Ki = Ki;
 8002bc2:	697b      	ldr	r3, [r7, #20]
 8002bc4:	68fa      	ldr	r2, [r7, #12]
 8002bc6:	605a      	str	r2, [r3, #4]
    pid->params.Kd = Kd;
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	68ba      	ldr	r2, [r7, #8]
 8002bcc:	609a      	str	r2, [r3, #8]
    pid->setpoint = 0.0f;
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	f04f 0200 	mov.w	r2, #0
 8002bd4:	60da      	str	r2, [r3, #12]
    pid->last_error = 0.0f;
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	f04f 0200 	mov.w	r2, #0
 8002bdc:	611a      	str	r2, [r3, #16]
    pid->integral = 0.0f;
 8002bde:	697b      	ldr	r3, [r7, #20]
 8002be0:	f04f 0200 	mov.w	r2, #0
 8002be4:	615a      	str	r2, [r3, #20]
    pid->output_min = min;
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	687a      	ldr	r2, [r7, #4]
 8002bea:	619a      	str	r2, [r3, #24]
    pid->output_max = max;
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	683a      	ldr	r2, [r7, #0]
 8002bf0:	61da      	str	r2, [r3, #28]
    pid->last_pv = 0.0f;
 8002bf2:	697b      	ldr	r3, [r7, #20]
 8002bf4:	f04f 0200 	mov.w	r2, #0
 8002bf8:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002bfa:	bf00      	nop
 8002bfc:	371c      	adds	r7, #28
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c04:	4770      	bx	lr
	...

08002c08 <PID_Calculate>:

// ================= PID 计算 =================
float PID_Calculate(PID_HandleTypeDef *pid, float setpoint, float pv, float dt) {
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b092      	sub	sp, #72	@ 0x48
 8002c0c:	af08      	add	r7, sp, #32
 8002c0e:	60f8      	str	r0, [r7, #12]
 8002c10:	ed87 0a02 	vstr	s0, [r7, #8]
 8002c14:	edc7 0a01 	vstr	s1, [r7, #4]
 8002c18:	ed87 1a00 	vstr	s2, [r7]
    pid->setpoint = setpoint;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	68ba      	ldr	r2, [r7, #8]
 8002c20:	60da      	str	r2, [r3, #12]
    float error = setpoint - pv;
 8002c22:	ed97 7a02 	vldr	s14, [r7, #8]
 8002c26:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c2e:	edc7 7a08 	vstr	s15, [r7, #32]

    // --- 改进积分抗饱和 ---
    if (fabsf(error) < 0.3f) {   // 仅在误差较小时积累积分
 8002c32:	edd7 7a08 	vldr	s15, [r7, #32]
 8002c36:	eef0 7ae7 	vabs.f32	s15, s15
 8002c3a:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 8002dd8 <PID_Calculate+0x1d0>
 8002c3e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c46:	d513      	bpl.n	8002c70 <PID_Calculate+0x68>
        pid->integral += pid->params.Ki * error * dt;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	ed93 7a05 	vldr	s14, [r3, #20]
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	edd3 6a01 	vldr	s13, [r3, #4]
 8002c54:	edd7 7a08 	vldr	s15, [r7, #32]
 8002c58:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002c5c:	edd7 7a00 	vldr	s15, [r7]
 8002c60:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	edc3 7a05 	vstr	s15, [r3, #20]
 8002c6e:	e009      	b.n	8002c84 <PID_Calculate+0x7c>
    } else {
        pid->integral *= 0.9f;   // 误差大时衰减积分
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	edd3 7a05 	vldr	s15, [r3, #20]
 8002c76:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8002ddc <PID_Calculate+0x1d4>
 8002c7a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	edc3 7a05 	vstr	s15, [r3, #20]
    }

    // --- 自适应积分限幅（积分不超过输出的30%） ---
    float Imax = pid->output_max * 0.3f;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	edd3 7a07 	vldr	s15, [r3, #28]
 8002c8a:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 8002dd8 <PID_Calculate+0x1d0>
 8002c8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c92:	edc7 7a07 	vstr	s15, [r7, #28]
    if (pid->integral > Imax) pid->integral = Imax;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	edd3 7a05 	vldr	s15, [r3, #20]
 8002c9c:	ed97 7a07 	vldr	s14, [r7, #28]
 8002ca0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ca4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ca8:	d502      	bpl.n	8002cb0 <PID_Calculate+0xa8>
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	69fa      	ldr	r2, [r7, #28]
 8002cae:	615a      	str	r2, [r3, #20]
    if (pid->integral < -Imax) pid->integral = -Imax;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	ed93 7a05 	vldr	s14, [r3, #20]
 8002cb6:	edd7 7a07 	vldr	s15, [r7, #28]
 8002cba:	eef1 7a67 	vneg.f32	s15, s15
 8002cbe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002cc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cc6:	d506      	bpl.n	8002cd6 <PID_Calculate+0xce>
 8002cc8:	edd7 7a07 	vldr	s15, [r7, #28]
 8002ccc:	eef1 7a67 	vneg.f32	s15, s15
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	edc3 7a05 	vstr	s15, [r3, #20]

    // --- 微分项低通滤波 ---
    float derivative_raw = (error - pid->last_error) / dt;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	edd3 7a04 	vldr	s15, [r3, #16]
 8002cdc:	ed97 7a08 	vldr	s14, [r7, #32]
 8002ce0:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002ce4:	ed97 7a00 	vldr	s14, [r7]
 8002ce8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002cec:	edc7 7a06 	vstr	s15, [r7, #24]
    static float derivative_filt = 0.0f;
    derivative_filt += (derivative_raw - derivative_filt) * 0.1f;
 8002cf0:	4b3b      	ldr	r3, [pc, #236]	@ (8002de0 <PID_Calculate+0x1d8>)
 8002cf2:	edd3 7a00 	vldr	s15, [r3]
 8002cf6:	ed97 7a06 	vldr	s14, [r7, #24]
 8002cfa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002cfe:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8002de4 <PID_Calculate+0x1dc>
 8002d02:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002d06:	4b36      	ldr	r3, [pc, #216]	@ (8002de0 <PID_Calculate+0x1d8>)
 8002d08:	edd3 7a00 	vldr	s15, [r3]
 8002d0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d10:	4b33      	ldr	r3, [pc, #204]	@ (8002de0 <PID_Calculate+0x1d8>)
 8002d12:	edc3 7a00 	vstr	s15, [r3]
    float derivative = derivative_filt;
 8002d16:	4b32      	ldr	r3, [pc, #200]	@ (8002de0 <PID_Calculate+0x1d8>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	617b      	str	r3, [r7, #20]

    pid->last_error = error;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	6a3a      	ldr	r2, [r7, #32]
 8002d20:	611a      	str	r2, [r3, #16]

    // --- PID 输出计算 ---
    float output = pid->params.Kp * error + pid->integral + pid->params.Kd * derivative;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	ed93 7a00 	vldr	s14, [r3]
 8002d28:	edd7 7a08 	vldr	s15, [r7, #32]
 8002d2c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	edd3 7a05 	vldr	s15, [r3, #20]
 8002d36:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	edd3 6a02 	vldr	s13, [r3, #8]
 8002d40:	edd7 7a05 	vldr	s15, [r7, #20]
 8002d44:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d4c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // 输出限幅
    if (output > pid->output_max) output = pid->output_max;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	edd3 7a07 	vldr	s15, [r3, #28]
 8002d56:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002d5a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d62:	dd02      	ble.n	8002d6a <PID_Calculate+0x162>
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	69db      	ldr	r3, [r3, #28]
 8002d68:	627b      	str	r3, [r7, #36]	@ 0x24
    if (output < pid->output_min) output = pid->output_min;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	edd3 7a06 	vldr	s15, [r3, #24]
 8002d70:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002d74:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d7c:	d502      	bpl.n	8002d84 <PID_Calculate+0x17c>
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	699b      	ldr	r3, [r3, #24]
 8002d82:	627b      	str	r3, [r7, #36]	@ 0x24

    printf("[PID] SP=%.2f, PV=%.2f, Err=%.3f, Out=%.2f, I=%.3f\r\n",
 8002d84:	edd7 7a02 	vldr	s15, [r7, #8]
 8002d88:	eeb7 3ae7 	vcvt.f64.f32	d3, s15
 8002d8c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002d90:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002d94:	edd7 6a08 	vldr	s13, [r7, #32]
 8002d98:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8002d9c:	edd7 5a09 	vldr	s11, [r7, #36]	@ 0x24
 8002da0:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
           setpoint, pv, error, output, pid->integral);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	edd3 4a05 	vldr	s9, [r3, #20]
    printf("[PID] SP=%.2f, PV=%.2f, Err=%.3f, Out=%.2f, I=%.3f\r\n",
 8002daa:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
 8002dae:	ed8d 4b06 	vstr	d4, [sp, #24]
 8002db2:	ed8d 5b04 	vstr	d5, [sp, #16]
 8002db6:	ed8d 6b02 	vstr	d6, [sp, #8]
 8002dba:	ed8d 7b00 	vstr	d7, [sp]
 8002dbe:	ec53 2b13 	vmov	r2, r3, d3
 8002dc2:	4809      	ldr	r0, [pc, #36]	@ (8002de8 <PID_Calculate+0x1e0>)
 8002dc4:	f00f fa6e 	bl	80122a4 <iprintf>

    return output;
 8002dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dca:	ee07 3a90 	vmov	s15, r3
}
 8002dce:	eeb0 0a67 	vmov.f32	s0, s15
 8002dd2:	3728      	adds	r7, #40	@ 0x28
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	3e99999a 	.word	0x3e99999a
 8002ddc:	3f666666 	.word	0x3f666666
 8002de0:	240008b0 	.word	0x240008b0
 8002de4:	3dcccccd 	.word	0x3dcccccd
 8002de8:	0801652c 	.word	0x0801652c

08002dec <PID_UpdateParams>:

// ================= 更新 PID 参数 =================
void PID_UpdateParams(PID_HandleTypeDef *pid, float Kp, float Ki, float Kd) {
 8002dec:	b480      	push	{r7}
 8002dee:	b085      	sub	sp, #20
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	60f8      	str	r0, [r7, #12]
 8002df4:	ed87 0a02 	vstr	s0, [r7, #8]
 8002df8:	edc7 0a01 	vstr	s1, [r7, #4]
 8002dfc:	ed87 1a00 	vstr	s2, [r7]
    pid->params.Kp = Kp;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	68ba      	ldr	r2, [r7, #8]
 8002e04:	601a      	str	r2, [r3, #0]
    pid->params.Ki = Ki;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	687a      	ldr	r2, [r7, #4]
 8002e0a:	605a      	str	r2, [r3, #4]
    pid->params.Kd = Kd;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	683a      	ldr	r2, [r7, #0]
 8002e10:	609a      	str	r2, [r3, #8]
    pid->integral = 0;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	f04f 0200 	mov.w	r2, #0
 8002e18:	615a      	str	r2, [r3, #20]
    pid->last_error = 0;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	f04f 0200 	mov.w	r2, #0
 8002e20:	611a      	str	r2, [r3, #16]
}
 8002e22:	bf00      	nop
 8002e24:	3714      	adds	r7, #20
 8002e26:	46bd      	mov	sp, r7
 8002e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2c:	4770      	bx	lr
	...

08002e30 <PID_AutoTune_Init>:
    if (pid->params.Kp > 20.0f) pid->params.Kp = 20.0f;
}


void PID_AutoTune_Init(AutoTuneHandle *h, PID_Params_t *p, float (*readTemp)(void),
                      void (*relayCtrl)(uint8_t), float target, uint32_t duration) {
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b086      	sub	sp, #24
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6178      	str	r0, [r7, #20]
 8002e38:	6139      	str	r1, [r7, #16]
 8002e3a:	60fa      	str	r2, [r7, #12]
 8002e3c:	60bb      	str	r3, [r7, #8]
 8002e3e:	ed87 0a01 	vstr	s0, [r7, #4]
    h->state = TUNE_START;
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	2201      	movs	r2, #1
 8002e46:	701a      	strb	r2, [r3, #0]
    h->params = p;
 8002e48:	697b      	ldr	r3, [r7, #20]
 8002e4a:	693a      	ldr	r2, [r7, #16]
 8002e4c:	605a      	str	r2, [r3, #4]
    h->readTemp = readTemp;
 8002e4e:	697b      	ldr	r3, [r7, #20]
 8002e50:	68fa      	ldr	r2, [r7, #12]
 8002e52:	609a      	str	r2, [r3, #8]
    h->relayCtrl = relayCtrl;
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	68ba      	ldr	r2, [r7, #8]
 8002e58:	60da      	str	r2, [r3, #12]
    h->target = target;
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	687a      	ldr	r2, [r7, #4]
 8002e5e:	611a      	str	r2, [r3, #16]
    h->duration = duration;
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	6a3a      	ldr	r2, [r7, #32]
 8002e64:	615a      	str	r2, [r3, #20]
    h->start_time = HAL_GetTick();
 8002e66:	f002 fb35 	bl	80054d4 <HAL_GetTick>
 8002e6a:	4602      	mov	r2, r0
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	619a      	str	r2, [r3, #24]
    h->last_switch = h->start_time;
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	699a      	ldr	r2, [r3, #24]
 8002e74:	697b      	ldr	r3, [r7, #20]
 8002e76:	61da      	str	r2, [r3, #28]
    h->last_cross_time = 0;
 8002e78:	697b      	ldr	r3, [r7, #20]
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	621a      	str	r2, [r3, #32]
    h->period_accum = 0;
 8002e7e:	697b      	ldr	r3, [r7, #20]
 8002e80:	2200      	movs	r2, #0
 8002e82:	625a      	str	r2, [r3, #36]	@ 0x24
    h->period_count = 0;
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	2200      	movs	r2, #0
 8002e88:	629a      	str	r2, [r3, #40]	@ 0x28
    h->temp_max = -1000.0f;
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	4a0c      	ldr	r2, [pc, #48]	@ (8002ec0 <PID_AutoTune_Init+0x90>)
 8002e8e:	62da      	str	r2, [r3, #44]	@ 0x2c
    h->temp_min = 1000.0f;
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	4a0c      	ldr	r2, [pc, #48]	@ (8002ec4 <PID_AutoTune_Init+0x94>)
 8002e94:	631a      	str	r2, [r3, #48]	@ 0x30
    h->last_temp = readTemp();
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	4798      	blx	r3
 8002e9a:	eef0 7a40 	vmov.f32	s15, s0
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
    h->relay_state = 1;
 8002ea4:	697b      	ldr	r3, [r7, #20]
 8002ea6:	2201      	movs	r2, #1
 8002ea8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    relayCtrl(1);
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	2001      	movs	r0, #1
 8002eb0:	4798      	blx	r3
    printf("=== PID AutoTune Start ===\r\n");
 8002eb2:	4805      	ldr	r0, [pc, #20]	@ (8002ec8 <PID_AutoTune_Init+0x98>)
 8002eb4:	f00f fa66 	bl	8012384 <puts>
}
 8002eb8:	bf00      	nop
 8002eba:	3718      	adds	r7, #24
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}
 8002ec0:	c47a0000 	.word	0xc47a0000
 8002ec4:	447a0000 	.word	0x447a0000
 8002ec8:	08016564 	.word	0x08016564

08002ecc <PID_AutoTune_Task>:

void PID_AutoTune_Task(AutoTuneHandle *h) {
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b094      	sub	sp, #80	@ 0x50
 8002ed0:	af08      	add	r7, sp, #32
 8002ed2:	6078      	str	r0, [r7, #4]
    if (h->state == TUNE_IDLE) return;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	781b      	ldrb	r3, [r3, #0]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	f000 8194 	beq.w	8003206 <PID_AutoTune_Task+0x33a>
    uint32_t now = HAL_GetTick();
 8002ede:	f002 faf9 	bl	80054d4 <HAL_GetTick>
 8002ee2:	62f8      	str	r0, [r7, #44]	@ 0x2c
    float temp = h->readTemp();
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	689b      	ldr	r3, [r3, #8]
 8002ee8:	4798      	blx	r3
 8002eea:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
    if (temp <= -50.0f) return;
 8002eee:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002ef2:	ed9f 7ab3 	vldr	s14, [pc, #716]	@ 80031c0 <PID_AutoTune_Task+0x2f4>
 8002ef6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002efa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002efe:	f240 8184 	bls.w	800320a <PID_AutoTune_Task+0x33e>

    // 记录最大最小温度
    if (temp > h->temp_max) h->temp_max = temp;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8002f08:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8002f0c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f14:	dd02      	ble.n	8002f1c <PID_AutoTune_Task+0x50>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002f1a:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (temp < h->temp_min) h->temp_min = temp;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8002f22:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8002f26:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f2e:	d502      	bpl.n	8002f36 <PID_AutoTune_Task+0x6a>
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002f34:	631a      	str	r2, [r3, #48]	@ 0x30

    float amplitude = (h->temp_max - h->temp_min) / 2.0f;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8002f42:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002f46:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002f4a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002f4e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // --- 计算振荡周期 ---
    float mid = (h->temp_max + h->temp_min) / 2.0f;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8002f5e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f62:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002f66:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002f6a:	edc7 7a08 	vstr	s15, [r7, #32]
    if ((h->last_temp < mid && temp >= mid) || (h->last_temp > mid && temp <= mid)) {
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8002f74:	ed97 7a08 	vldr	s14, [r7, #32]
 8002f78:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f80:	dd08      	ble.n	8002f94 <PID_AutoTune_Task+0xc8>
 8002f82:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8002f86:	edd7 7a08 	vldr	s15, [r7, #32]
 8002f8a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f92:	da12      	bge.n	8002fba <PID_AutoTune_Task+0xee>
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8002f9a:	ed97 7a08 	vldr	s14, [r7, #32]
 8002f9e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002fa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fa6:	d51d      	bpl.n	8002fe4 <PID_AutoTune_Task+0x118>
 8002fa8:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8002fac:	edd7 7a08 	vldr	s15, [r7, #32]
 8002fb0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002fb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fb8:	d814      	bhi.n	8002fe4 <PID_AutoTune_Task+0x118>
        if (h->last_cross_time != 0) {
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6a1b      	ldr	r3, [r3, #32]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d00d      	beq.n	8002fde <PID_AutoTune_Task+0x112>
            h->period_accum += now - h->last_cross_time;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6a1b      	ldr	r3, [r3, #32]
 8002fca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002fcc:	1acb      	subs	r3, r1, r3
 8002fce:	441a      	add	r2, r3
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	625a      	str	r2, [r3, #36]	@ 0x24
            h->period_count++;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fd8:	1c5a      	adds	r2, r3, #1
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	629a      	str	r2, [r3, #40]	@ 0x28
        }
        h->last_cross_time = now;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002fe2:	621a      	str	r2, [r3, #32]
    }

    // --- 自适应继电器切换 ---
    if (fabs(temp - h->target) > 0.3f) {
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	edd3 7a04 	vldr	s15, [r3, #16]
 8002fea:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8002fee:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ff2:	eef0 7ae7 	vabs.f32	s15, s15
 8002ff6:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 80031c4 <PID_AutoTune_Task+0x2f8>
 8002ffa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ffe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003002:	dd18      	ble.n	8003036 <PID_AutoTune_Task+0x16a>
        // 温差大时加热时间长
        if (now - h->last_switch > 4000)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	69db      	ldr	r3, [r3, #28]
 8003008:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800300a:	1ad3      	subs	r3, r2, r3
 800300c:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8003010:	d924      	bls.n	800305c <PID_AutoTune_Task+0x190>
            h->relay_state = (temp < h->target);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	edd3 7a04 	vldr	s15, [r3, #16]
 8003018:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800301c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003020:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003024:	bf4c      	ite	mi
 8003026:	2301      	movmi	r3, #1
 8003028:	2300      	movpl	r3, #0
 800302a:	b2db      	uxtb	r3, r3
 800302c:	461a      	mov	r2, r3
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 8003034:	e012      	b.n	800305c <PID_AutoTune_Task+0x190>
    } else {
        // 温差小，减少扰动
        if (now - h->last_switch > 8000)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	69db      	ldr	r3, [r3, #28]
 800303a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800303c:	1ad3      	subs	r3, r2, r3
 800303e:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8003042:	d90b      	bls.n	800305c <PID_AutoTune_Task+0x190>
            h->relay_state = !h->relay_state;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800304a:	2b00      	cmp	r3, #0
 800304c:	bf0c      	ite	eq
 800304e:	2301      	moveq	r3, #1
 8003050:	2300      	movne	r3, #0
 8003052:	b2db      	uxtb	r3, r3
 8003054:	461a      	mov	r2, r3
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    }
    h->relayCtrl(h->relay_state);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	68db      	ldr	r3, [r3, #12]
 8003060:	687a      	ldr	r2, [r7, #4]
 8003062:	f892 2038 	ldrb.w	r2, [r2, #56]	@ 0x38
 8003066:	4610      	mov	r0, r2
 8003068:	4798      	blx	r3
    h->last_switch = now;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800306e:	61da      	str	r2, [r3, #28]

    h->last_temp = temp;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003074:	635a      	str	r2, [r3, #52]	@ 0x34

    // --- 判断收敛 ---
    if (h->period_count >= 6) {
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800307a:	2b05      	cmp	r3, #5
 800307c:	f240 80b0 	bls.w	80031e0 <PID_AutoTune_Task+0x314>
        float avg_period = (float)h->period_accum / h->period_count / 1000.0f;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003084:	ee07 3a90 	vmov	s15, r3
 8003088:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003090:	ee07 3a90 	vmov	s15, r3
 8003094:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003098:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800309c:	eddf 6a4a 	vldr	s13, [pc, #296]	@ 80031c8 <PID_AutoTune_Task+0x2fc>
 80030a0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80030a4:	edc7 7a07 	vstr	s15, [r7, #28]
        float Ku = (4.0f * 1.0f) / (3.14159f * amplitude);
 80030a8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80030ac:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 80031cc <PID_AutoTune_Task+0x300>
 80030b0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80030b4:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 80030b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80030bc:	edc7 7a06 	vstr	s15, [r7, #24]
        float Kp = 0.33f * Ku;
 80030c0:	edd7 7a06 	vldr	s15, [r7, #24]
 80030c4:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 80031d0 <PID_AutoTune_Task+0x304>
 80030c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030cc:	edc7 7a05 	vstr	s15, [r7, #20]
        float Ki = 2.0f * Kp / avg_period;
 80030d0:	edd7 7a05 	vldr	s15, [r7, #20]
 80030d4:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80030d8:	ed97 7a07 	vldr	s14, [r7, #28]
 80030dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80030e0:	edc7 7a04 	vstr	s15, [r7, #16]
        float Kd = Kp * avg_period / 3.0f;
 80030e4:	ed97 7a05 	vldr	s14, [r7, #20]
 80030e8:	edd7 7a07 	vldr	s15, [r7, #28]
 80030ec:	ee27 7a27 	vmul.f32	s14, s14, s15
 80030f0:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 80030f4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80030f8:	edc7 7a03 	vstr	s15, [r7, #12]

        // 如果振荡幅度连续3次下降，认为收敛
        static float prev_amp[3] = {0};
        prev_amp[0] = prev_amp[1];
 80030fc:	4b35      	ldr	r3, [pc, #212]	@ (80031d4 <PID_AutoTune_Task+0x308>)
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	4a34      	ldr	r2, [pc, #208]	@ (80031d4 <PID_AutoTune_Task+0x308>)
 8003102:	6013      	str	r3, [r2, #0]
        prev_amp[1] = prev_amp[2];
 8003104:	4b33      	ldr	r3, [pc, #204]	@ (80031d4 <PID_AutoTune_Task+0x308>)
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	4a32      	ldr	r2, [pc, #200]	@ (80031d4 <PID_AutoTune_Task+0x308>)
 800310a:	6053      	str	r3, [r2, #4]
        prev_amp[2] = amplitude;
 800310c:	4a31      	ldr	r2, [pc, #196]	@ (80031d4 <PID_AutoTune_Task+0x308>)
 800310e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003110:	6093      	str	r3, [r2, #8]

        if (prev_amp[0] > prev_amp[1] && prev_amp[1] > prev_amp[2] && amplitude < 0.3f) {
 8003112:	4b30      	ldr	r3, [pc, #192]	@ (80031d4 <PID_AutoTune_Task+0x308>)
 8003114:	ed93 7a00 	vldr	s14, [r3]
 8003118:	4b2e      	ldr	r3, [pc, #184]	@ (80031d4 <PID_AutoTune_Task+0x308>)
 800311a:	edd3 7a01 	vldr	s15, [r3, #4]
 800311e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003122:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003126:	dd5b      	ble.n	80031e0 <PID_AutoTune_Task+0x314>
 8003128:	4b2a      	ldr	r3, [pc, #168]	@ (80031d4 <PID_AutoTune_Task+0x308>)
 800312a:	ed93 7a01 	vldr	s14, [r3, #4]
 800312e:	4b29      	ldr	r3, [pc, #164]	@ (80031d4 <PID_AutoTune_Task+0x308>)
 8003130:	edd3 7a02 	vldr	s15, [r3, #8]
 8003134:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003138:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800313c:	dd50      	ble.n	80031e0 <PID_AutoTune_Task+0x314>
 800313e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003142:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 80031c4 <PID_AutoTune_Task+0x2f8>
 8003146:	eef4 7ac7 	vcmpe.f32	s15, s14
 800314a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800314e:	d547      	bpl.n	80031e0 <PID_AutoTune_Task+0x314>
            h->params->Kp = Kp;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	697a      	ldr	r2, [r7, #20]
 8003156:	601a      	str	r2, [r3, #0]
            h->params->Ki = Ki;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	693a      	ldr	r2, [r7, #16]
 800315e:	605a      	str	r2, [r3, #4]
            h->params->Kd = Kd;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	68fa      	ldr	r2, [r7, #12]
 8003166:	609a      	str	r2, [r3, #8]
            printf("=== AutoTune Converged ===\r\n");
 8003168:	481b      	ldr	r0, [pc, #108]	@ (80031d8 <PID_AutoTune_Task+0x30c>)
 800316a:	f00f f90b 	bl	8012384 <puts>
            printf("Kp=%.3f, Ki=%.3f, Kd=%.3f, Tu=%.2fs, Amp=%.2f\r\n",
 800316e:	edd7 7a05 	vldr	s15, [r7, #20]
 8003172:	eeb7 3ae7 	vcvt.f64.f32	d3, s15
 8003176:	edd7 7a04 	vldr	s15, [r7, #16]
 800317a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800317e:	edd7 6a03 	vldr	s13, [r7, #12]
 8003182:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8003186:	edd7 5a07 	vldr	s11, [r7, #28]
 800318a:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 800318e:	edd7 4a09 	vldr	s9, [r7, #36]	@ 0x24
 8003192:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
 8003196:	ed8d 4b06 	vstr	d4, [sp, #24]
 800319a:	ed8d 5b04 	vstr	d5, [sp, #16]
 800319e:	ed8d 6b02 	vstr	d6, [sp, #8]
 80031a2:	ed8d 7b00 	vstr	d7, [sp]
 80031a6:	ec53 2b13 	vmov	r2, r3, d3
 80031aa:	480c      	ldr	r0, [pc, #48]	@ (80031dc <PID_AutoTune_Task+0x310>)
 80031ac:	f00f f87a 	bl	80122a4 <iprintf>
                   Kp, Ki, Kd, avg_period, amplitude);
            h->relayCtrl(0);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	68db      	ldr	r3, [r3, #12]
 80031b4:	2000      	movs	r0, #0
 80031b6:	4798      	blx	r3
            h->state = TUNE_IDLE;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2200      	movs	r2, #0
 80031bc:	701a      	strb	r2, [r3, #0]
            return;
 80031be:	e025      	b.n	800320c <PID_AutoTune_Task+0x340>
 80031c0:	c2480000 	.word	0xc2480000
 80031c4:	3e99999a 	.word	0x3e99999a
 80031c8:	447a0000 	.word	0x447a0000
 80031cc:	40490fd0 	.word	0x40490fd0
 80031d0:	3ea8f5c3 	.word	0x3ea8f5c3
 80031d4:	240008b4 	.word	0x240008b4
 80031d8:	08016580 	.word	0x08016580
 80031dc:	0801659c 	.word	0x0801659c
        }
    }

    // 超时保护
    if (now - h->start_time > h->duration) {
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	699b      	ldr	r3, [r3, #24]
 80031e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80031e6:	1ad2      	subs	r2, r2, r3
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	695b      	ldr	r3, [r3, #20]
 80031ec:	429a      	cmp	r2, r3
 80031ee:	d90d      	bls.n	800320c <PID_AutoTune_Task+0x340>
        h->relayCtrl(0);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	68db      	ldr	r3, [r3, #12]
 80031f4:	2000      	movs	r0, #0
 80031f6:	4798      	blx	r3
        h->state = TUNE_IDLE;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2200      	movs	r2, #0
 80031fc:	701a      	strb	r2, [r3, #0]
        printf("[AutoTune] Timeout - keeping last PID.\r\n");
 80031fe:	4805      	ldr	r0, [pc, #20]	@ (8003214 <PID_AutoTune_Task+0x348>)
 8003200:	f00f f8c0 	bl	8012384 <puts>
 8003204:	e002      	b.n	800320c <PID_AutoTune_Task+0x340>
    if (h->state == TUNE_IDLE) return;
 8003206:	bf00      	nop
 8003208:	e000      	b.n	800320c <PID_AutoTune_Task+0x340>
    if (temp <= -50.0f) return;
 800320a:	bf00      	nop
    }
}
 800320c:	3730      	adds	r7, #48	@ 0x30
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}
 8003212:	bf00      	nop
 8003214:	080165cc 	.word	0x080165cc

08003218 <Start_AcidPump>:
uint8_t rx_pump_flag = 0;


// ================= 启动泵 =================
void Start_AcidPump(void)//地址是01
{
 8003218:	b5b0      	push	{r4, r5, r7, lr}
 800321a:	b086      	sub	sp, #24
 800321c:	af00      	add	r7, sp, #0
    uint8_t sendBuffer[] = {
 800321e:	4b54      	ldr	r3, [pc, #336]	@ (8003370 <Start_AcidPump+0x158>)
 8003220:	1d3c      	adds	r4, r7, #4
 8003222:	461d      	mov	r5, r3
 8003224:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003226:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003228:	682b      	ldr	r3, [r5, #0]
 800322a:	7023      	strb	r3, [r4, #0]
        0x01, 0x10, 0x00, 0x60, 0x00, 0x04, 0x08,
        0x00, 0x00, 0x0B, 0xB8, 0x01, 0x2C, 0x00, 0x64, 0x56, 0x44
    };

    tx_pump_flag = 0;
 800322c:	4b51      	ldr	r3, [pc, #324]	@ (8003374 <Start_AcidPump+0x15c>)
 800322e:	2200      	movs	r2, #0
 8003230:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart6, sendBuffer, sizeof(sendBuffer));
 8003232:	1d3b      	adds	r3, r7, #4
 8003234:	2211      	movs	r2, #17
 8003236:	4619      	mov	r1, r3
 8003238:	484f      	ldr	r0, [pc, #316]	@ (8003378 <Start_AcidPump+0x160>)
 800323a:	f00c f949 	bl	800f4d0 <HAL_UART_Transmit_DMA>
    while (tx_pump_flag == 0) {}  // 等待发送完成
 800323e:	bf00      	nop
 8003240:	4b4c      	ldr	r3, [pc, #304]	@ (8003374 <Start_AcidPump+0x15c>)
 8003242:	781b      	ldrb	r3, [r3, #0]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d0fb      	beq.n	8003240 <Start_AcidPump+0x28>
    // 开启接收
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_data6, sizeof(rx_data6));
 8003248:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800324c:	494b      	ldr	r1, [pc, #300]	@ (800337c <Start_AcidPump+0x164>)
 800324e:	484a      	ldr	r0, [pc, #296]	@ (8003378 <Start_AcidPump+0x160>)
 8003250:	f00e f888 	bl	8011364 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(huart6.hdmarx, DMA_IT_HT);
 8003254:	4b48      	ldr	r3, [pc, #288]	@ (8003378 <Start_AcidPump+0x160>)
 8003256:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a48      	ldr	r2, [pc, #288]	@ (8003380 <Start_AcidPump+0x168>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d068      	beq.n	8003334 <Start_AcidPump+0x11c>
 8003262:	4b45      	ldr	r3, [pc, #276]	@ (8003378 <Start_AcidPump+0x160>)
 8003264:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4a46      	ldr	r2, [pc, #280]	@ (8003384 <Start_AcidPump+0x16c>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d061      	beq.n	8003334 <Start_AcidPump+0x11c>
 8003270:	4b41      	ldr	r3, [pc, #260]	@ (8003378 <Start_AcidPump+0x160>)
 8003272:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a43      	ldr	r2, [pc, #268]	@ (8003388 <Start_AcidPump+0x170>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d05a      	beq.n	8003334 <Start_AcidPump+0x11c>
 800327e:	4b3e      	ldr	r3, [pc, #248]	@ (8003378 <Start_AcidPump+0x160>)
 8003280:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	4a41      	ldr	r2, [pc, #260]	@ (800338c <Start_AcidPump+0x174>)
 8003288:	4293      	cmp	r3, r2
 800328a:	d053      	beq.n	8003334 <Start_AcidPump+0x11c>
 800328c:	4b3a      	ldr	r3, [pc, #232]	@ (8003378 <Start_AcidPump+0x160>)
 800328e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a3e      	ldr	r2, [pc, #248]	@ (8003390 <Start_AcidPump+0x178>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d04c      	beq.n	8003334 <Start_AcidPump+0x11c>
 800329a:	4b37      	ldr	r3, [pc, #220]	@ (8003378 <Start_AcidPump+0x160>)
 800329c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a3c      	ldr	r2, [pc, #240]	@ (8003394 <Start_AcidPump+0x17c>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d045      	beq.n	8003334 <Start_AcidPump+0x11c>
 80032a8:	4b33      	ldr	r3, [pc, #204]	@ (8003378 <Start_AcidPump+0x160>)
 80032aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a39      	ldr	r2, [pc, #228]	@ (8003398 <Start_AcidPump+0x180>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d03e      	beq.n	8003334 <Start_AcidPump+0x11c>
 80032b6:	4b30      	ldr	r3, [pc, #192]	@ (8003378 <Start_AcidPump+0x160>)
 80032b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a37      	ldr	r2, [pc, #220]	@ (800339c <Start_AcidPump+0x184>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d037      	beq.n	8003334 <Start_AcidPump+0x11c>
 80032c4:	4b2c      	ldr	r3, [pc, #176]	@ (8003378 <Start_AcidPump+0x160>)
 80032c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a34      	ldr	r2, [pc, #208]	@ (80033a0 <Start_AcidPump+0x188>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d030      	beq.n	8003334 <Start_AcidPump+0x11c>
 80032d2:	4b29      	ldr	r3, [pc, #164]	@ (8003378 <Start_AcidPump+0x160>)
 80032d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a32      	ldr	r2, [pc, #200]	@ (80033a4 <Start_AcidPump+0x18c>)
 80032dc:	4293      	cmp	r3, r2
 80032de:	d029      	beq.n	8003334 <Start_AcidPump+0x11c>
 80032e0:	4b25      	ldr	r3, [pc, #148]	@ (8003378 <Start_AcidPump+0x160>)
 80032e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a2f      	ldr	r2, [pc, #188]	@ (80033a8 <Start_AcidPump+0x190>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d022      	beq.n	8003334 <Start_AcidPump+0x11c>
 80032ee:	4b22      	ldr	r3, [pc, #136]	@ (8003378 <Start_AcidPump+0x160>)
 80032f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a2d      	ldr	r2, [pc, #180]	@ (80033ac <Start_AcidPump+0x194>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d01b      	beq.n	8003334 <Start_AcidPump+0x11c>
 80032fc:	4b1e      	ldr	r3, [pc, #120]	@ (8003378 <Start_AcidPump+0x160>)
 80032fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a2a      	ldr	r2, [pc, #168]	@ (80033b0 <Start_AcidPump+0x198>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d014      	beq.n	8003334 <Start_AcidPump+0x11c>
 800330a:	4b1b      	ldr	r3, [pc, #108]	@ (8003378 <Start_AcidPump+0x160>)
 800330c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a28      	ldr	r2, [pc, #160]	@ (80033b4 <Start_AcidPump+0x19c>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d00d      	beq.n	8003334 <Start_AcidPump+0x11c>
 8003318:	4b17      	ldr	r3, [pc, #92]	@ (8003378 <Start_AcidPump+0x160>)
 800331a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4a25      	ldr	r2, [pc, #148]	@ (80033b8 <Start_AcidPump+0x1a0>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d006      	beq.n	8003334 <Start_AcidPump+0x11c>
 8003326:	4b14      	ldr	r3, [pc, #80]	@ (8003378 <Start_AcidPump+0x160>)
 8003328:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a23      	ldr	r2, [pc, #140]	@ (80033bc <Start_AcidPump+0x1a4>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d10c      	bne.n	800334e <Start_AcidPump+0x136>
 8003334:	4b10      	ldr	r3, [pc, #64]	@ (8003378 <Start_AcidPump+0x160>)
 8003336:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	4b0e      	ldr	r3, [pc, #56]	@ (8003378 <Start_AcidPump+0x160>)
 8003340:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f022 0208 	bic.w	r2, r2, #8
 800334a:	601a      	str	r2, [r3, #0]
 800334c:	e00c      	b.n	8003368 <Start_AcidPump+0x150>
 800334e:	4b0a      	ldr	r3, [pc, #40]	@ (8003378 <Start_AcidPump+0x160>)
 8003350:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	4b07      	ldr	r3, [pc, #28]	@ (8003378 <Start_AcidPump+0x160>)
 800335a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f022 0204 	bic.w	r2, r2, #4
 8003364:	601a      	str	r2, [r3, #0]
}
 8003366:	bf00      	nop
 8003368:	bf00      	nop
 800336a:	3718      	adds	r7, #24
 800336c:	46bd      	mov	sp, r7
 800336e:	bdb0      	pop	{r4, r5, r7, pc}
 8003370:	080165f4 	.word	0x080165f4
 8003374:	24000ac0 	.word	0x24000ac0
 8003378:	24000ff0 	.word	0x24000ff0
 800337c:	240008c0 	.word	0x240008c0
 8003380:	40020010 	.word	0x40020010
 8003384:	40020028 	.word	0x40020028
 8003388:	40020040 	.word	0x40020040
 800338c:	40020058 	.word	0x40020058
 8003390:	40020070 	.word	0x40020070
 8003394:	40020088 	.word	0x40020088
 8003398:	400200a0 	.word	0x400200a0
 800339c:	400200b8 	.word	0x400200b8
 80033a0:	40020410 	.word	0x40020410
 80033a4:	40020428 	.word	0x40020428
 80033a8:	40020440 	.word	0x40020440
 80033ac:	40020458 	.word	0x40020458
 80033b0:	40020470 	.word	0x40020470
 80033b4:	40020488 	.word	0x40020488
 80033b8:	400204a0 	.word	0x400204a0
 80033bc:	400204b8 	.word	0x400204b8

080033c0 <Start_AlkaliPump>:
void Start_AlkaliPump(void)//地址是02
{
 80033c0:	b5b0      	push	{r4, r5, r7, lr}
 80033c2:	b086      	sub	sp, #24
 80033c4:	af00      	add	r7, sp, #0
    uint8_t sendBuffer[] = {
 80033c6:	4b54      	ldr	r3, [pc, #336]	@ (8003518 <Start_AlkaliPump+0x158>)
 80033c8:	1d3c      	adds	r4, r7, #4
 80033ca:	461d      	mov	r5, r3
 80033cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80033ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80033d0:	682b      	ldr	r3, [r5, #0]
 80033d2:	7023      	strb	r3, [r4, #0]
        0x02, 0x10, 0x00, 0x60, 0x00, 0x04, 0x08,
        0x00, 0x00, 0x0B, 0xB8, 0x01, 0x2C, 0x00, 0x64, 0x15, 0x45
    };

    tx_pump_flag = 0;
 80033d4:	4b51      	ldr	r3, [pc, #324]	@ (800351c <Start_AlkaliPump+0x15c>)
 80033d6:	2200      	movs	r2, #0
 80033d8:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart6, sendBuffer, sizeof(sendBuffer));
 80033da:	1d3b      	adds	r3, r7, #4
 80033dc:	2211      	movs	r2, #17
 80033de:	4619      	mov	r1, r3
 80033e0:	484f      	ldr	r0, [pc, #316]	@ (8003520 <Start_AlkaliPump+0x160>)
 80033e2:	f00c f875 	bl	800f4d0 <HAL_UART_Transmit_DMA>
    while (tx_pump_flag == 0) {}  // 等待发送完成
 80033e6:	bf00      	nop
 80033e8:	4b4c      	ldr	r3, [pc, #304]	@ (800351c <Start_AlkaliPump+0x15c>)
 80033ea:	781b      	ldrb	r3, [r3, #0]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d0fb      	beq.n	80033e8 <Start_AlkaliPump+0x28>

    // 开启接收
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_data6, sizeof(rx_data6));
 80033f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80033f4:	494b      	ldr	r1, [pc, #300]	@ (8003524 <Start_AlkaliPump+0x164>)
 80033f6:	484a      	ldr	r0, [pc, #296]	@ (8003520 <Start_AlkaliPump+0x160>)
 80033f8:	f00d ffb4 	bl	8011364 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(huart6.hdmarx, DMA_IT_HT);
 80033fc:	4b48      	ldr	r3, [pc, #288]	@ (8003520 <Start_AlkaliPump+0x160>)
 80033fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a48      	ldr	r2, [pc, #288]	@ (8003528 <Start_AlkaliPump+0x168>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d068      	beq.n	80034dc <Start_AlkaliPump+0x11c>
 800340a:	4b45      	ldr	r3, [pc, #276]	@ (8003520 <Start_AlkaliPump+0x160>)
 800340c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a46      	ldr	r2, [pc, #280]	@ (800352c <Start_AlkaliPump+0x16c>)
 8003414:	4293      	cmp	r3, r2
 8003416:	d061      	beq.n	80034dc <Start_AlkaliPump+0x11c>
 8003418:	4b41      	ldr	r3, [pc, #260]	@ (8003520 <Start_AlkaliPump+0x160>)
 800341a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a43      	ldr	r2, [pc, #268]	@ (8003530 <Start_AlkaliPump+0x170>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d05a      	beq.n	80034dc <Start_AlkaliPump+0x11c>
 8003426:	4b3e      	ldr	r3, [pc, #248]	@ (8003520 <Start_AlkaliPump+0x160>)
 8003428:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a41      	ldr	r2, [pc, #260]	@ (8003534 <Start_AlkaliPump+0x174>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d053      	beq.n	80034dc <Start_AlkaliPump+0x11c>
 8003434:	4b3a      	ldr	r3, [pc, #232]	@ (8003520 <Start_AlkaliPump+0x160>)
 8003436:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4a3e      	ldr	r2, [pc, #248]	@ (8003538 <Start_AlkaliPump+0x178>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d04c      	beq.n	80034dc <Start_AlkaliPump+0x11c>
 8003442:	4b37      	ldr	r3, [pc, #220]	@ (8003520 <Start_AlkaliPump+0x160>)
 8003444:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a3c      	ldr	r2, [pc, #240]	@ (800353c <Start_AlkaliPump+0x17c>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d045      	beq.n	80034dc <Start_AlkaliPump+0x11c>
 8003450:	4b33      	ldr	r3, [pc, #204]	@ (8003520 <Start_AlkaliPump+0x160>)
 8003452:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a39      	ldr	r2, [pc, #228]	@ (8003540 <Start_AlkaliPump+0x180>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d03e      	beq.n	80034dc <Start_AlkaliPump+0x11c>
 800345e:	4b30      	ldr	r3, [pc, #192]	@ (8003520 <Start_AlkaliPump+0x160>)
 8003460:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a37      	ldr	r2, [pc, #220]	@ (8003544 <Start_AlkaliPump+0x184>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d037      	beq.n	80034dc <Start_AlkaliPump+0x11c>
 800346c:	4b2c      	ldr	r3, [pc, #176]	@ (8003520 <Start_AlkaliPump+0x160>)
 800346e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a34      	ldr	r2, [pc, #208]	@ (8003548 <Start_AlkaliPump+0x188>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d030      	beq.n	80034dc <Start_AlkaliPump+0x11c>
 800347a:	4b29      	ldr	r3, [pc, #164]	@ (8003520 <Start_AlkaliPump+0x160>)
 800347c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4a32      	ldr	r2, [pc, #200]	@ (800354c <Start_AlkaliPump+0x18c>)
 8003484:	4293      	cmp	r3, r2
 8003486:	d029      	beq.n	80034dc <Start_AlkaliPump+0x11c>
 8003488:	4b25      	ldr	r3, [pc, #148]	@ (8003520 <Start_AlkaliPump+0x160>)
 800348a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a2f      	ldr	r2, [pc, #188]	@ (8003550 <Start_AlkaliPump+0x190>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d022      	beq.n	80034dc <Start_AlkaliPump+0x11c>
 8003496:	4b22      	ldr	r3, [pc, #136]	@ (8003520 <Start_AlkaliPump+0x160>)
 8003498:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a2d      	ldr	r2, [pc, #180]	@ (8003554 <Start_AlkaliPump+0x194>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d01b      	beq.n	80034dc <Start_AlkaliPump+0x11c>
 80034a4:	4b1e      	ldr	r3, [pc, #120]	@ (8003520 <Start_AlkaliPump+0x160>)
 80034a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4a2a      	ldr	r2, [pc, #168]	@ (8003558 <Start_AlkaliPump+0x198>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d014      	beq.n	80034dc <Start_AlkaliPump+0x11c>
 80034b2:	4b1b      	ldr	r3, [pc, #108]	@ (8003520 <Start_AlkaliPump+0x160>)
 80034b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a28      	ldr	r2, [pc, #160]	@ (800355c <Start_AlkaliPump+0x19c>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d00d      	beq.n	80034dc <Start_AlkaliPump+0x11c>
 80034c0:	4b17      	ldr	r3, [pc, #92]	@ (8003520 <Start_AlkaliPump+0x160>)
 80034c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a25      	ldr	r2, [pc, #148]	@ (8003560 <Start_AlkaliPump+0x1a0>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d006      	beq.n	80034dc <Start_AlkaliPump+0x11c>
 80034ce:	4b14      	ldr	r3, [pc, #80]	@ (8003520 <Start_AlkaliPump+0x160>)
 80034d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a23      	ldr	r2, [pc, #140]	@ (8003564 <Start_AlkaliPump+0x1a4>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d10c      	bne.n	80034f6 <Start_AlkaliPump+0x136>
 80034dc:	4b10      	ldr	r3, [pc, #64]	@ (8003520 <Start_AlkaliPump+0x160>)
 80034de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	4b0e      	ldr	r3, [pc, #56]	@ (8003520 <Start_AlkaliPump+0x160>)
 80034e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f022 0208 	bic.w	r2, r2, #8
 80034f2:	601a      	str	r2, [r3, #0]
 80034f4:	e00c      	b.n	8003510 <Start_AlkaliPump+0x150>
 80034f6:	4b0a      	ldr	r3, [pc, #40]	@ (8003520 <Start_AlkaliPump+0x160>)
 80034f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	681a      	ldr	r2, [r3, #0]
 8003500:	4b07      	ldr	r3, [pc, #28]	@ (8003520 <Start_AlkaliPump+0x160>)
 8003502:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f022 0204 	bic.w	r2, r2, #4
 800350c:	601a      	str	r2, [r3, #0]
}
 800350e:	bf00      	nop
 8003510:	bf00      	nop
 8003512:	3718      	adds	r7, #24
 8003514:	46bd      	mov	sp, r7
 8003516:	bdb0      	pop	{r4, r5, r7, pc}
 8003518:	08016608 	.word	0x08016608
 800351c:	24000ac0 	.word	0x24000ac0
 8003520:	24000ff0 	.word	0x24000ff0
 8003524:	240008c0 	.word	0x240008c0
 8003528:	40020010 	.word	0x40020010
 800352c:	40020028 	.word	0x40020028
 8003530:	40020040 	.word	0x40020040
 8003534:	40020058 	.word	0x40020058
 8003538:	40020070 	.word	0x40020070
 800353c:	40020088 	.word	0x40020088
 8003540:	400200a0 	.word	0x400200a0
 8003544:	400200b8 	.word	0x400200b8
 8003548:	40020410 	.word	0x40020410
 800354c:	40020428 	.word	0x40020428
 8003550:	40020440 	.word	0x40020440
 8003554:	40020458 	.word	0x40020458
 8003558:	40020470 	.word	0x40020470
 800355c:	40020488 	.word	0x40020488
 8003560:	400204a0 	.word	0x400204a0
 8003564:	400204b8 	.word	0x400204b8

08003568 <Stop_AcidPump>:

// ================= 停止泵 =================
void Stop_AcidPump(void)//01
{
 8003568:	b590      	push	{r4, r7, lr}
 800356a:	b085      	sub	sp, #20
 800356c:	af00      	add	r7, sp, #0
    uint8_t sendBuffer[] = {
 800356e:	4b53      	ldr	r3, [pc, #332]	@ (80036bc <Stop_AcidPump+0x154>)
 8003570:	463c      	mov	r4, r7
 8003572:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003574:	c407      	stmia	r4!, {r0, r1, r2}
 8003576:	7023      	strb	r3, [r4, #0]
        0x01, 0x10, 0x00, 0x03, 0x00, 0x02,
        0x04, 0x00, 0x00, 0x00, 0x00, 0xB3, 0xBA
    };

    tx_pump_flag = 0;
 8003578:	4b51      	ldr	r3, [pc, #324]	@ (80036c0 <Stop_AcidPump+0x158>)
 800357a:	2200      	movs	r2, #0
 800357c:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart6, sendBuffer, sizeof(sendBuffer));
 800357e:	463b      	mov	r3, r7
 8003580:	220d      	movs	r2, #13
 8003582:	4619      	mov	r1, r3
 8003584:	484f      	ldr	r0, [pc, #316]	@ (80036c4 <Stop_AcidPump+0x15c>)
 8003586:	f00b ffa3 	bl	800f4d0 <HAL_UART_Transmit_DMA>
    while (tx_pump_flag == 0) {}  // 等待发送完成
 800358a:	bf00      	nop
 800358c:	4b4c      	ldr	r3, [pc, #304]	@ (80036c0 <Stop_AcidPump+0x158>)
 800358e:	781b      	ldrb	r3, [r3, #0]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d0fb      	beq.n	800358c <Stop_AcidPump+0x24>
    // 开启接收
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_data6, sizeof(rx_data6));
 8003594:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003598:	494b      	ldr	r1, [pc, #300]	@ (80036c8 <Stop_AcidPump+0x160>)
 800359a:	484a      	ldr	r0, [pc, #296]	@ (80036c4 <Stop_AcidPump+0x15c>)
 800359c:	f00d fee2 	bl	8011364 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(huart6.hdmarx, DMA_IT_HT);
 80035a0:	4b48      	ldr	r3, [pc, #288]	@ (80036c4 <Stop_AcidPump+0x15c>)
 80035a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a48      	ldr	r2, [pc, #288]	@ (80036cc <Stop_AcidPump+0x164>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d068      	beq.n	8003680 <Stop_AcidPump+0x118>
 80035ae:	4b45      	ldr	r3, [pc, #276]	@ (80036c4 <Stop_AcidPump+0x15c>)
 80035b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a46      	ldr	r2, [pc, #280]	@ (80036d0 <Stop_AcidPump+0x168>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d061      	beq.n	8003680 <Stop_AcidPump+0x118>
 80035bc:	4b41      	ldr	r3, [pc, #260]	@ (80036c4 <Stop_AcidPump+0x15c>)
 80035be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4a43      	ldr	r2, [pc, #268]	@ (80036d4 <Stop_AcidPump+0x16c>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d05a      	beq.n	8003680 <Stop_AcidPump+0x118>
 80035ca:	4b3e      	ldr	r3, [pc, #248]	@ (80036c4 <Stop_AcidPump+0x15c>)
 80035cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4a41      	ldr	r2, [pc, #260]	@ (80036d8 <Stop_AcidPump+0x170>)
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d053      	beq.n	8003680 <Stop_AcidPump+0x118>
 80035d8:	4b3a      	ldr	r3, [pc, #232]	@ (80036c4 <Stop_AcidPump+0x15c>)
 80035da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a3e      	ldr	r2, [pc, #248]	@ (80036dc <Stop_AcidPump+0x174>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d04c      	beq.n	8003680 <Stop_AcidPump+0x118>
 80035e6:	4b37      	ldr	r3, [pc, #220]	@ (80036c4 <Stop_AcidPump+0x15c>)
 80035e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4a3c      	ldr	r2, [pc, #240]	@ (80036e0 <Stop_AcidPump+0x178>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d045      	beq.n	8003680 <Stop_AcidPump+0x118>
 80035f4:	4b33      	ldr	r3, [pc, #204]	@ (80036c4 <Stop_AcidPump+0x15c>)
 80035f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a39      	ldr	r2, [pc, #228]	@ (80036e4 <Stop_AcidPump+0x17c>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d03e      	beq.n	8003680 <Stop_AcidPump+0x118>
 8003602:	4b30      	ldr	r3, [pc, #192]	@ (80036c4 <Stop_AcidPump+0x15c>)
 8003604:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a37      	ldr	r2, [pc, #220]	@ (80036e8 <Stop_AcidPump+0x180>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d037      	beq.n	8003680 <Stop_AcidPump+0x118>
 8003610:	4b2c      	ldr	r3, [pc, #176]	@ (80036c4 <Stop_AcidPump+0x15c>)
 8003612:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a34      	ldr	r2, [pc, #208]	@ (80036ec <Stop_AcidPump+0x184>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d030      	beq.n	8003680 <Stop_AcidPump+0x118>
 800361e:	4b29      	ldr	r3, [pc, #164]	@ (80036c4 <Stop_AcidPump+0x15c>)
 8003620:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a32      	ldr	r2, [pc, #200]	@ (80036f0 <Stop_AcidPump+0x188>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d029      	beq.n	8003680 <Stop_AcidPump+0x118>
 800362c:	4b25      	ldr	r3, [pc, #148]	@ (80036c4 <Stop_AcidPump+0x15c>)
 800362e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a2f      	ldr	r2, [pc, #188]	@ (80036f4 <Stop_AcidPump+0x18c>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d022      	beq.n	8003680 <Stop_AcidPump+0x118>
 800363a:	4b22      	ldr	r3, [pc, #136]	@ (80036c4 <Stop_AcidPump+0x15c>)
 800363c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a2d      	ldr	r2, [pc, #180]	@ (80036f8 <Stop_AcidPump+0x190>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d01b      	beq.n	8003680 <Stop_AcidPump+0x118>
 8003648:	4b1e      	ldr	r3, [pc, #120]	@ (80036c4 <Stop_AcidPump+0x15c>)
 800364a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a2a      	ldr	r2, [pc, #168]	@ (80036fc <Stop_AcidPump+0x194>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d014      	beq.n	8003680 <Stop_AcidPump+0x118>
 8003656:	4b1b      	ldr	r3, [pc, #108]	@ (80036c4 <Stop_AcidPump+0x15c>)
 8003658:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4a28      	ldr	r2, [pc, #160]	@ (8003700 <Stop_AcidPump+0x198>)
 8003660:	4293      	cmp	r3, r2
 8003662:	d00d      	beq.n	8003680 <Stop_AcidPump+0x118>
 8003664:	4b17      	ldr	r3, [pc, #92]	@ (80036c4 <Stop_AcidPump+0x15c>)
 8003666:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a25      	ldr	r2, [pc, #148]	@ (8003704 <Stop_AcidPump+0x19c>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d006      	beq.n	8003680 <Stop_AcidPump+0x118>
 8003672:	4b14      	ldr	r3, [pc, #80]	@ (80036c4 <Stop_AcidPump+0x15c>)
 8003674:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a23      	ldr	r2, [pc, #140]	@ (8003708 <Stop_AcidPump+0x1a0>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d10c      	bne.n	800369a <Stop_AcidPump+0x132>
 8003680:	4b10      	ldr	r3, [pc, #64]	@ (80036c4 <Stop_AcidPump+0x15c>)
 8003682:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	4b0e      	ldr	r3, [pc, #56]	@ (80036c4 <Stop_AcidPump+0x15c>)
 800368c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f022 0208 	bic.w	r2, r2, #8
 8003696:	601a      	str	r2, [r3, #0]
 8003698:	e00c      	b.n	80036b4 <Stop_AcidPump+0x14c>
 800369a:	4b0a      	ldr	r3, [pc, #40]	@ (80036c4 <Stop_AcidPump+0x15c>)
 800369c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	681a      	ldr	r2, [r3, #0]
 80036a4:	4b07      	ldr	r3, [pc, #28]	@ (80036c4 <Stop_AcidPump+0x15c>)
 80036a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f022 0204 	bic.w	r2, r2, #4
 80036b0:	601a      	str	r2, [r3, #0]
}
 80036b2:	bf00      	nop
 80036b4:	bf00      	nop
 80036b6:	3714      	adds	r7, #20
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd90      	pop	{r4, r7, pc}
 80036bc:	0801661c 	.word	0x0801661c
 80036c0:	24000ac0 	.word	0x24000ac0
 80036c4:	24000ff0 	.word	0x24000ff0
 80036c8:	240008c0 	.word	0x240008c0
 80036cc:	40020010 	.word	0x40020010
 80036d0:	40020028 	.word	0x40020028
 80036d4:	40020040 	.word	0x40020040
 80036d8:	40020058 	.word	0x40020058
 80036dc:	40020070 	.word	0x40020070
 80036e0:	40020088 	.word	0x40020088
 80036e4:	400200a0 	.word	0x400200a0
 80036e8:	400200b8 	.word	0x400200b8
 80036ec:	40020410 	.word	0x40020410
 80036f0:	40020428 	.word	0x40020428
 80036f4:	40020440 	.word	0x40020440
 80036f8:	40020458 	.word	0x40020458
 80036fc:	40020470 	.word	0x40020470
 8003700:	40020488 	.word	0x40020488
 8003704:	400204a0 	.word	0x400204a0
 8003708:	400204b8 	.word	0x400204b8

0800370c <Stop_AlkaliPump>:
void Stop_AlkaliPump(void)//02
{
 800370c:	b590      	push	{r4, r7, lr}
 800370e:	b085      	sub	sp, #20
 8003710:	af00      	add	r7, sp, #0
    uint8_t sendBuffer[] = {
 8003712:	4b53      	ldr	r3, [pc, #332]	@ (8003860 <Stop_AlkaliPump+0x154>)
 8003714:	463c      	mov	r4, r7
 8003716:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003718:	c407      	stmia	r4!, {r0, r1, r2}
 800371a:	7023      	strb	r3, [r4, #0]
        0x02, 0x10, 0x00, 0x03, 0x00, 0x02,
        0x04, 0x00, 0x00, 0x00, 0x00, 0xBC, 0xFE
    };
    tx_pump_flag = 0;
 800371c:	4b51      	ldr	r3, [pc, #324]	@ (8003864 <Stop_AlkaliPump+0x158>)
 800371e:	2200      	movs	r2, #0
 8003720:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart6, sendBuffer, sizeof(sendBuffer));
 8003722:	463b      	mov	r3, r7
 8003724:	220d      	movs	r2, #13
 8003726:	4619      	mov	r1, r3
 8003728:	484f      	ldr	r0, [pc, #316]	@ (8003868 <Stop_AlkaliPump+0x15c>)
 800372a:	f00b fed1 	bl	800f4d0 <HAL_UART_Transmit_DMA>
    while (tx_pump_flag == 0) {}  // 等待发送完成
 800372e:	bf00      	nop
 8003730:	4b4c      	ldr	r3, [pc, #304]	@ (8003864 <Stop_AlkaliPump+0x158>)
 8003732:	781b      	ldrb	r3, [r3, #0]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d0fb      	beq.n	8003730 <Stop_AlkaliPump+0x24>
    // 开启接收
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_data6, sizeof(rx_data6));
 8003738:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800373c:	494b      	ldr	r1, [pc, #300]	@ (800386c <Stop_AlkaliPump+0x160>)
 800373e:	484a      	ldr	r0, [pc, #296]	@ (8003868 <Stop_AlkaliPump+0x15c>)
 8003740:	f00d fe10 	bl	8011364 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(huart6.hdmarx, DMA_IT_HT);
 8003744:	4b48      	ldr	r3, [pc, #288]	@ (8003868 <Stop_AlkaliPump+0x15c>)
 8003746:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a48      	ldr	r2, [pc, #288]	@ (8003870 <Stop_AlkaliPump+0x164>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d068      	beq.n	8003824 <Stop_AlkaliPump+0x118>
 8003752:	4b45      	ldr	r3, [pc, #276]	@ (8003868 <Stop_AlkaliPump+0x15c>)
 8003754:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a46      	ldr	r2, [pc, #280]	@ (8003874 <Stop_AlkaliPump+0x168>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d061      	beq.n	8003824 <Stop_AlkaliPump+0x118>
 8003760:	4b41      	ldr	r3, [pc, #260]	@ (8003868 <Stop_AlkaliPump+0x15c>)
 8003762:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a43      	ldr	r2, [pc, #268]	@ (8003878 <Stop_AlkaliPump+0x16c>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d05a      	beq.n	8003824 <Stop_AlkaliPump+0x118>
 800376e:	4b3e      	ldr	r3, [pc, #248]	@ (8003868 <Stop_AlkaliPump+0x15c>)
 8003770:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a41      	ldr	r2, [pc, #260]	@ (800387c <Stop_AlkaliPump+0x170>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d053      	beq.n	8003824 <Stop_AlkaliPump+0x118>
 800377c:	4b3a      	ldr	r3, [pc, #232]	@ (8003868 <Stop_AlkaliPump+0x15c>)
 800377e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a3e      	ldr	r2, [pc, #248]	@ (8003880 <Stop_AlkaliPump+0x174>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d04c      	beq.n	8003824 <Stop_AlkaliPump+0x118>
 800378a:	4b37      	ldr	r3, [pc, #220]	@ (8003868 <Stop_AlkaliPump+0x15c>)
 800378c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4a3c      	ldr	r2, [pc, #240]	@ (8003884 <Stop_AlkaliPump+0x178>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d045      	beq.n	8003824 <Stop_AlkaliPump+0x118>
 8003798:	4b33      	ldr	r3, [pc, #204]	@ (8003868 <Stop_AlkaliPump+0x15c>)
 800379a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a39      	ldr	r2, [pc, #228]	@ (8003888 <Stop_AlkaliPump+0x17c>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d03e      	beq.n	8003824 <Stop_AlkaliPump+0x118>
 80037a6:	4b30      	ldr	r3, [pc, #192]	@ (8003868 <Stop_AlkaliPump+0x15c>)
 80037a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4a37      	ldr	r2, [pc, #220]	@ (800388c <Stop_AlkaliPump+0x180>)
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d037      	beq.n	8003824 <Stop_AlkaliPump+0x118>
 80037b4:	4b2c      	ldr	r3, [pc, #176]	@ (8003868 <Stop_AlkaliPump+0x15c>)
 80037b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a34      	ldr	r2, [pc, #208]	@ (8003890 <Stop_AlkaliPump+0x184>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d030      	beq.n	8003824 <Stop_AlkaliPump+0x118>
 80037c2:	4b29      	ldr	r3, [pc, #164]	@ (8003868 <Stop_AlkaliPump+0x15c>)
 80037c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a32      	ldr	r2, [pc, #200]	@ (8003894 <Stop_AlkaliPump+0x188>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d029      	beq.n	8003824 <Stop_AlkaliPump+0x118>
 80037d0:	4b25      	ldr	r3, [pc, #148]	@ (8003868 <Stop_AlkaliPump+0x15c>)
 80037d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a2f      	ldr	r2, [pc, #188]	@ (8003898 <Stop_AlkaliPump+0x18c>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d022      	beq.n	8003824 <Stop_AlkaliPump+0x118>
 80037de:	4b22      	ldr	r3, [pc, #136]	@ (8003868 <Stop_AlkaliPump+0x15c>)
 80037e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4a2d      	ldr	r2, [pc, #180]	@ (800389c <Stop_AlkaliPump+0x190>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d01b      	beq.n	8003824 <Stop_AlkaliPump+0x118>
 80037ec:	4b1e      	ldr	r3, [pc, #120]	@ (8003868 <Stop_AlkaliPump+0x15c>)
 80037ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a2a      	ldr	r2, [pc, #168]	@ (80038a0 <Stop_AlkaliPump+0x194>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d014      	beq.n	8003824 <Stop_AlkaliPump+0x118>
 80037fa:	4b1b      	ldr	r3, [pc, #108]	@ (8003868 <Stop_AlkaliPump+0x15c>)
 80037fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a28      	ldr	r2, [pc, #160]	@ (80038a4 <Stop_AlkaliPump+0x198>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d00d      	beq.n	8003824 <Stop_AlkaliPump+0x118>
 8003808:	4b17      	ldr	r3, [pc, #92]	@ (8003868 <Stop_AlkaliPump+0x15c>)
 800380a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a25      	ldr	r2, [pc, #148]	@ (80038a8 <Stop_AlkaliPump+0x19c>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d006      	beq.n	8003824 <Stop_AlkaliPump+0x118>
 8003816:	4b14      	ldr	r3, [pc, #80]	@ (8003868 <Stop_AlkaliPump+0x15c>)
 8003818:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4a23      	ldr	r2, [pc, #140]	@ (80038ac <Stop_AlkaliPump+0x1a0>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d10c      	bne.n	800383e <Stop_AlkaliPump+0x132>
 8003824:	4b10      	ldr	r3, [pc, #64]	@ (8003868 <Stop_AlkaliPump+0x15c>)
 8003826:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	4b0e      	ldr	r3, [pc, #56]	@ (8003868 <Stop_AlkaliPump+0x15c>)
 8003830:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f022 0208 	bic.w	r2, r2, #8
 800383a:	601a      	str	r2, [r3, #0]
 800383c:	e00c      	b.n	8003858 <Stop_AlkaliPump+0x14c>
 800383e:	4b0a      	ldr	r3, [pc, #40]	@ (8003868 <Stop_AlkaliPump+0x15c>)
 8003840:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	4b07      	ldr	r3, [pc, #28]	@ (8003868 <Stop_AlkaliPump+0x15c>)
 800384a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f022 0204 	bic.w	r2, r2, #4
 8003854:	601a      	str	r2, [r3, #0]
}
 8003856:	bf00      	nop
 8003858:	bf00      	nop
 800385a:	3714      	adds	r7, #20
 800385c:	46bd      	mov	sp, r7
 800385e:	bd90      	pop	{r4, r7, pc}
 8003860:	0801662c 	.word	0x0801662c
 8003864:	24000ac0 	.word	0x24000ac0
 8003868:	24000ff0 	.word	0x24000ff0
 800386c:	240008c0 	.word	0x240008c0
 8003870:	40020010 	.word	0x40020010
 8003874:	40020028 	.word	0x40020028
 8003878:	40020040 	.word	0x40020040
 800387c:	40020058 	.word	0x40020058
 8003880:	40020070 	.word	0x40020070
 8003884:	40020088 	.word	0x40020088
 8003888:	400200a0 	.word	0x400200a0
 800388c:	400200b8 	.word	0x400200b8
 8003890:	40020410 	.word	0x40020410
 8003894:	40020428 	.word	0x40020428
 8003898:	40020440 	.word	0x40020440
 800389c:	40020458 	.word	0x40020458
 80038a0:	40020470 	.word	0x40020470
 80038a4:	40020488 	.word	0x40020488
 80038a8:	400204a0 	.word	0x400204a0
 80038ac:	400204b8 	.word	0x400204b8

080038b0 <Relay_Init>:
#include "relay.h"

static uint8_t relay_status = 0;  // 记录继电器状态

void Relay_Init(void)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	af00      	add	r7, sp, #0
	Relay_Off();
 80038b4:	f000 f81e 	bl	80038f4 <Relay_Off>
    relay_status = 0;
 80038b8:	4b02      	ldr	r3, [pc, #8]	@ (80038c4 <Relay_Init+0x14>)
 80038ba:	2200      	movs	r2, #0
 80038bc:	701a      	strb	r2, [r3, #0]
}
 80038be:	bf00      	nop
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	bf00      	nop
 80038c4:	24000ac2 	.word	0x24000ac2

080038c8 <Relay_On>:

void Relay_On(void) {
 80038c8:	b580      	push	{r7, lr}
 80038ca:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, GPIO_PIN_SET); // 低电平激活
 80038cc:	2201      	movs	r2, #1
 80038ce:	2101      	movs	r1, #1
 80038d0:	4805      	ldr	r0, [pc, #20]	@ (80038e8 <Relay_On+0x20>)
 80038d2:	f006 fc5d 	bl	800a190 <HAL_GPIO_WritePin>
    relay_status = 1;
 80038d6:	4b05      	ldr	r3, [pc, #20]	@ (80038ec <Relay_On+0x24>)
 80038d8:	2201      	movs	r2, #1
 80038da:	701a      	strb	r2, [r3, #0]
    printf("[Relay] On (Heating)\r\n");
 80038dc:	4804      	ldr	r0, [pc, #16]	@ (80038f0 <Relay_On+0x28>)
 80038de:	f00e fd51 	bl	8012384 <puts>
}
 80038e2:	bf00      	nop
 80038e4:	bd80      	pop	{r7, pc}
 80038e6:	bf00      	nop
 80038e8:	58020400 	.word	0x58020400
 80038ec:	24000ac2 	.word	0x24000ac2
 80038f0:	0801663c 	.word	0x0801663c

080038f4 <Relay_Off>:

void Relay_Off(void) {
 80038f4:	b580      	push	{r7, lr}
 80038f6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, GPIO_PIN_RESET);   // 高电平关闭
 80038f8:	2200      	movs	r2, #0
 80038fa:	2101      	movs	r1, #1
 80038fc:	4805      	ldr	r0, [pc, #20]	@ (8003914 <Relay_Off+0x20>)
 80038fe:	f006 fc47 	bl	800a190 <HAL_GPIO_WritePin>
    relay_status = 0;
 8003902:	4b05      	ldr	r3, [pc, #20]	@ (8003918 <Relay_Off+0x24>)
 8003904:	2200      	movs	r2, #0
 8003906:	701a      	strb	r2, [r3, #0]
    printf("[Relay] Off (Stop Heating)\r\n");
 8003908:	4804      	ldr	r0, [pc, #16]	@ (800391c <Relay_Off+0x28>)
 800390a:	f00e fd3b 	bl	8012384 <puts>
}
 800390e:	bf00      	nop
 8003910:	bd80      	pop	{r7, pc}
 8003912:	bf00      	nop
 8003914:	58020400 	.word	0x58020400
 8003918:	24000ac2 	.word	0x24000ac2
 800391c:	08016654 	.word	0x08016654

08003920 <Relay_Switch>:

void Relay_Switch(uint8_t onoff) {
 8003920:	b580      	push	{r7, lr}
 8003922:	b082      	sub	sp, #8
 8003924:	af00      	add	r7, sp, #0
 8003926:	4603      	mov	r3, r0
 8003928:	71fb      	strb	r3, [r7, #7]
    if (onoff && !relay_status) {
 800392a:	79fb      	ldrb	r3, [r7, #7]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d006      	beq.n	800393e <Relay_Switch+0x1e>
 8003930:	4b09      	ldr	r3, [pc, #36]	@ (8003958 <Relay_Switch+0x38>)
 8003932:	781b      	ldrb	r3, [r3, #0]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d102      	bne.n	800393e <Relay_Switch+0x1e>
        Relay_On();
 8003938:	f7ff ffc6 	bl	80038c8 <Relay_On>
    } else if (!onoff && relay_status) {
        Relay_Off();
    }
}
 800393c:	e008      	b.n	8003950 <Relay_Switch+0x30>
    } else if (!onoff && relay_status) {
 800393e:	79fb      	ldrb	r3, [r7, #7]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d105      	bne.n	8003950 <Relay_Switch+0x30>
 8003944:	4b04      	ldr	r3, [pc, #16]	@ (8003958 <Relay_Switch+0x38>)
 8003946:	781b      	ldrb	r3, [r3, #0]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d001      	beq.n	8003950 <Relay_Switch+0x30>
        Relay_Off();
 800394c:	f7ff ffd2 	bl	80038f4 <Relay_Off>
}
 8003950:	bf00      	nop
 8003952:	3708      	adds	r7, #8
 8003954:	46bd      	mov	sp, r7
 8003956:	bd80      	pop	{r7, pc}
 8003958:	24000ac2 	.word	0x24000ac2

0800395c <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8003960:	4b28      	ldr	r3, [pc, #160]	@ (8003a04 <MX_SPI4_Init+0xa8>)
 8003962:	4a29      	ldr	r2, [pc, #164]	@ (8003a08 <MX_SPI4_Init+0xac>)
 8003964:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8003966:	4b27      	ldr	r3, [pc, #156]	@ (8003a04 <MX_SPI4_Init+0xa8>)
 8003968:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800396c:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 800396e:	4b25      	ldr	r3, [pc, #148]	@ (8003a04 <MX_SPI4_Init+0xa8>)
 8003970:	2200      	movs	r2, #0
 8003972:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8003974:	4b23      	ldr	r3, [pc, #140]	@ (8003a04 <MX_SPI4_Init+0xa8>)
 8003976:	2207      	movs	r2, #7
 8003978:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 800397a:	4b22      	ldr	r3, [pc, #136]	@ (8003a04 <MX_SPI4_Init+0xa8>)
 800397c:	2200      	movs	r2, #0
 800397e:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 8003980:	4b20      	ldr	r3, [pc, #128]	@ (8003a04 <MX_SPI4_Init+0xa8>)
 8003982:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003986:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8003988:	4b1e      	ldr	r3, [pc, #120]	@ (8003a04 <MX_SPI4_Init+0xa8>)
 800398a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800398e:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003990:	4b1c      	ldr	r3, [pc, #112]	@ (8003a04 <MX_SPI4_Init+0xa8>)
 8003992:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8003996:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003998:	4b1a      	ldr	r3, [pc, #104]	@ (8003a04 <MX_SPI4_Init+0xa8>)
 800399a:	2200      	movs	r2, #0
 800399c:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 800399e:	4b19      	ldr	r3, [pc, #100]	@ (8003a04 <MX_SPI4_Init+0xa8>)
 80039a0:	2200      	movs	r2, #0
 80039a2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80039a4:	4b17      	ldr	r3, [pc, #92]	@ (8003a04 <MX_SPI4_Init+0xa8>)
 80039a6:	2200      	movs	r2, #0
 80039a8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 80039aa:	4b16      	ldr	r3, [pc, #88]	@ (8003a04 <MX_SPI4_Init+0xa8>)
 80039ac:	2200      	movs	r2, #0
 80039ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80039b0:	4b14      	ldr	r3, [pc, #80]	@ (8003a04 <MX_SPI4_Init+0xa8>)
 80039b2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80039b6:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80039b8:	4b12      	ldr	r3, [pc, #72]	@ (8003a04 <MX_SPI4_Init+0xa8>)
 80039ba:	2200      	movs	r2, #0
 80039bc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80039be:	4b11      	ldr	r3, [pc, #68]	@ (8003a04 <MX_SPI4_Init+0xa8>)
 80039c0:	2200      	movs	r2, #0
 80039c2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80039c4:	4b0f      	ldr	r3, [pc, #60]	@ (8003a04 <MX_SPI4_Init+0xa8>)
 80039c6:	2200      	movs	r2, #0
 80039c8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80039ca:	4b0e      	ldr	r3, [pc, #56]	@ (8003a04 <MX_SPI4_Init+0xa8>)
 80039cc:	2200      	movs	r2, #0
 80039ce:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80039d0:	4b0c      	ldr	r3, [pc, #48]	@ (8003a04 <MX_SPI4_Init+0xa8>)
 80039d2:	2200      	movs	r2, #0
 80039d4:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80039d6:	4b0b      	ldr	r3, [pc, #44]	@ (8003a04 <MX_SPI4_Init+0xa8>)
 80039d8:	2200      	movs	r2, #0
 80039da:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80039dc:	4b09      	ldr	r3, [pc, #36]	@ (8003a04 <MX_SPI4_Init+0xa8>)
 80039de:	2200      	movs	r2, #0
 80039e0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80039e2:	4b08      	ldr	r3, [pc, #32]	@ (8003a04 <MX_SPI4_Init+0xa8>)
 80039e4:	2200      	movs	r2, #0
 80039e6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80039e8:	4b06      	ldr	r3, [pc, #24]	@ (8003a04 <MX_SPI4_Init+0xa8>)
 80039ea:	2200      	movs	r2, #0
 80039ec:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 80039ee:	4805      	ldr	r0, [pc, #20]	@ (8003a04 <MX_SPI4_Init+0xa8>)
 80039f0:	f00a f906 	bl	800dc00 <HAL_SPI_Init>
 80039f4:	4603      	mov	r3, r0
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d001      	beq.n	80039fe <MX_SPI4_Init+0xa2>
  {
    Error_Handler();
 80039fa:	f7fe fc76 	bl	80022ea <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 80039fe:	bf00      	nop
 8003a00:	bd80      	pop	{r7, pc}
 8003a02:	bf00      	nop
 8003a04:	24000ac4 	.word	0x24000ac4
 8003a08:	40013400 	.word	0x40013400

08003a0c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b0ba      	sub	sp, #232	@ 0xe8
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a14:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003a18:	2200      	movs	r2, #0
 8003a1a:	601a      	str	r2, [r3, #0]
 8003a1c:	605a      	str	r2, [r3, #4]
 8003a1e:	609a      	str	r2, [r3, #8]
 8003a20:	60da      	str	r2, [r3, #12]
 8003a22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003a24:	f107 0310 	add.w	r3, r7, #16
 8003a28:	22c0      	movs	r2, #192	@ 0xc0
 8003a2a:	2100      	movs	r1, #0
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f00e fdab 	bl	8012588 <memset>
  if(spiHandle->Instance==SPI4)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a26      	ldr	r2, [pc, #152]	@ (8003ad0 <HAL_SPI_MspInit+0xc4>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d144      	bne.n	8003ac6 <HAL_SPI_MspInit+0xba>

  /* USER CODE END SPI4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 8003a3c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003a40:	f04f 0300 	mov.w	r3, #0
 8003a44:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003a4c:	f107 0310 	add.w	r3, r7, #16
 8003a50:	4618      	mov	r0, r3
 8003a52:	f007 fbd7 	bl	800b204 <HAL_RCCEx_PeriphCLKConfig>
 8003a56:	4603      	mov	r3, r0
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d001      	beq.n	8003a60 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8003a5c:	f7fe fc45 	bl	80022ea <Error_Handler>
    }

    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8003a60:	4b1c      	ldr	r3, [pc, #112]	@ (8003ad4 <HAL_SPI_MspInit+0xc8>)
 8003a62:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a66:	4a1b      	ldr	r2, [pc, #108]	@ (8003ad4 <HAL_SPI_MspInit+0xc8>)
 8003a68:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003a6c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003a70:	4b18      	ldr	r3, [pc, #96]	@ (8003ad4 <HAL_SPI_MspInit+0xc8>)
 8003a72:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a76:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003a7a:	60fb      	str	r3, [r7, #12]
 8003a7c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003a7e:	4b15      	ldr	r3, [pc, #84]	@ (8003ad4 <HAL_SPI_MspInit+0xc8>)
 8003a80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a84:	4a13      	ldr	r2, [pc, #76]	@ (8003ad4 <HAL_SPI_MspInit+0xc8>)
 8003a86:	f043 0310 	orr.w	r3, r3, #16
 8003a8a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003a8e:	4b11      	ldr	r3, [pc, #68]	@ (8003ad4 <HAL_SPI_MspInit+0xc8>)
 8003a90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a94:	f003 0310 	and.w	r3, r3, #16
 8003a98:	60bb      	str	r3, [r7, #8]
 8003a9a:	68bb      	ldr	r3, [r7, #8]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8003a9c:	2364      	movs	r3, #100	@ 0x64
 8003a9e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003aa2:	2302      	movs	r3, #2
 8003aa4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8003ab4:	2305      	movs	r3, #5
 8003ab6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003aba:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003abe:	4619      	mov	r1, r3
 8003ac0:	4805      	ldr	r0, [pc, #20]	@ (8003ad8 <HAL_SPI_MspInit+0xcc>)
 8003ac2:	f006 f9b5 	bl	8009e30 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8003ac6:	bf00      	nop
 8003ac8:	37e8      	adds	r7, #232	@ 0xe8
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd80      	pop	{r7, pc}
 8003ace:	bf00      	nop
 8003ad0:	40013400 	.word	0x40013400
 8003ad4:	58024400 	.word	0x58024400
 8003ad8:	58021000 	.word	0x58021000

08003adc <Get_Sign>:

uint8_t rx_data7[RX_BUFFER_SIZE];    // uart7接收缓存
 uint8_t tx_stir_flag = 0;    // uart7发送完成标志
 uint8_t rx_stir_flag = 0;
 //发送使能信号
 void Get_Sign(){
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b082      	sub	sp, #8
 8003ae0:	af00      	add	r7, sp, #0
	 uint8_t sendBuffer[] = {0x01, 0x06, 0x00, 0x00, 0x00, 0x01, 0x48, 0x0A};
 8003ae2:	4a54      	ldr	r2, [pc, #336]	@ (8003c34 <Get_Sign+0x158>)
 8003ae4:	463b      	mov	r3, r7
 8003ae6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003aea:	e883 0003 	stmia.w	r3, {r0, r1}
	 tx_stir_flag = 0;
 8003aee:	4b52      	ldr	r3, [pc, #328]	@ (8003c38 <Get_Sign+0x15c>)
 8003af0:	2200      	movs	r2, #0
 8003af2:	701a      	strb	r2, [r3, #0]
     HAL_UART_Transmit_DMA(&huart7, sendBuffer, sizeof(sendBuffer));
 8003af4:	463b      	mov	r3, r7
 8003af6:	2208      	movs	r2, #8
 8003af8:	4619      	mov	r1, r3
 8003afa:	4850      	ldr	r0, [pc, #320]	@ (8003c3c <Get_Sign+0x160>)
 8003afc:	f00b fce8 	bl	800f4d0 <HAL_UART_Transmit_DMA>
     while (tx_stir_flag == 0) {}  // 等待发送完成
 8003b00:	bf00      	nop
 8003b02:	4b4d      	ldr	r3, [pc, #308]	@ (8003c38 <Get_Sign+0x15c>)
 8003b04:	781b      	ldrb	r3, [r3, #0]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d0fb      	beq.n	8003b02 <Get_Sign+0x26>
         // 开启接收
     HAL_UARTEx_ReceiveToIdle_DMA(&huart7, rx_data7, sizeof(rx_data7));
 8003b0a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b0e:	494c      	ldr	r1, [pc, #304]	@ (8003c40 <Get_Sign+0x164>)
 8003b10:	484a      	ldr	r0, [pc, #296]	@ (8003c3c <Get_Sign+0x160>)
 8003b12:	f00d fc27 	bl	8011364 <HAL_UARTEx_ReceiveToIdle_DMA>
     __HAL_DMA_DISABLE_IT(huart7.hdmarx, DMA_IT_HT);
 8003b16:	4b49      	ldr	r3, [pc, #292]	@ (8003c3c <Get_Sign+0x160>)
 8003b18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4a49      	ldr	r2, [pc, #292]	@ (8003c44 <Get_Sign+0x168>)
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d068      	beq.n	8003bf6 <Get_Sign+0x11a>
 8003b24:	4b45      	ldr	r3, [pc, #276]	@ (8003c3c <Get_Sign+0x160>)
 8003b26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a46      	ldr	r2, [pc, #280]	@ (8003c48 <Get_Sign+0x16c>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d061      	beq.n	8003bf6 <Get_Sign+0x11a>
 8003b32:	4b42      	ldr	r3, [pc, #264]	@ (8003c3c <Get_Sign+0x160>)
 8003b34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a44      	ldr	r2, [pc, #272]	@ (8003c4c <Get_Sign+0x170>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d05a      	beq.n	8003bf6 <Get_Sign+0x11a>
 8003b40:	4b3e      	ldr	r3, [pc, #248]	@ (8003c3c <Get_Sign+0x160>)
 8003b42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a41      	ldr	r2, [pc, #260]	@ (8003c50 <Get_Sign+0x174>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d053      	beq.n	8003bf6 <Get_Sign+0x11a>
 8003b4e:	4b3b      	ldr	r3, [pc, #236]	@ (8003c3c <Get_Sign+0x160>)
 8003b50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a3f      	ldr	r2, [pc, #252]	@ (8003c54 <Get_Sign+0x178>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d04c      	beq.n	8003bf6 <Get_Sign+0x11a>
 8003b5c:	4b37      	ldr	r3, [pc, #220]	@ (8003c3c <Get_Sign+0x160>)
 8003b5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a3c      	ldr	r2, [pc, #240]	@ (8003c58 <Get_Sign+0x17c>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d045      	beq.n	8003bf6 <Get_Sign+0x11a>
 8003b6a:	4b34      	ldr	r3, [pc, #208]	@ (8003c3c <Get_Sign+0x160>)
 8003b6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4a3a      	ldr	r2, [pc, #232]	@ (8003c5c <Get_Sign+0x180>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d03e      	beq.n	8003bf6 <Get_Sign+0x11a>
 8003b78:	4b30      	ldr	r3, [pc, #192]	@ (8003c3c <Get_Sign+0x160>)
 8003b7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a37      	ldr	r2, [pc, #220]	@ (8003c60 <Get_Sign+0x184>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d037      	beq.n	8003bf6 <Get_Sign+0x11a>
 8003b86:	4b2d      	ldr	r3, [pc, #180]	@ (8003c3c <Get_Sign+0x160>)
 8003b88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a35      	ldr	r2, [pc, #212]	@ (8003c64 <Get_Sign+0x188>)
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d030      	beq.n	8003bf6 <Get_Sign+0x11a>
 8003b94:	4b29      	ldr	r3, [pc, #164]	@ (8003c3c <Get_Sign+0x160>)
 8003b96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a32      	ldr	r2, [pc, #200]	@ (8003c68 <Get_Sign+0x18c>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d029      	beq.n	8003bf6 <Get_Sign+0x11a>
 8003ba2:	4b26      	ldr	r3, [pc, #152]	@ (8003c3c <Get_Sign+0x160>)
 8003ba4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a30      	ldr	r2, [pc, #192]	@ (8003c6c <Get_Sign+0x190>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d022      	beq.n	8003bf6 <Get_Sign+0x11a>
 8003bb0:	4b22      	ldr	r3, [pc, #136]	@ (8003c3c <Get_Sign+0x160>)
 8003bb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a2d      	ldr	r2, [pc, #180]	@ (8003c70 <Get_Sign+0x194>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d01b      	beq.n	8003bf6 <Get_Sign+0x11a>
 8003bbe:	4b1f      	ldr	r3, [pc, #124]	@ (8003c3c <Get_Sign+0x160>)
 8003bc0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a2b      	ldr	r2, [pc, #172]	@ (8003c74 <Get_Sign+0x198>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d014      	beq.n	8003bf6 <Get_Sign+0x11a>
 8003bcc:	4b1b      	ldr	r3, [pc, #108]	@ (8003c3c <Get_Sign+0x160>)
 8003bce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a28      	ldr	r2, [pc, #160]	@ (8003c78 <Get_Sign+0x19c>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d00d      	beq.n	8003bf6 <Get_Sign+0x11a>
 8003bda:	4b18      	ldr	r3, [pc, #96]	@ (8003c3c <Get_Sign+0x160>)
 8003bdc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a26      	ldr	r2, [pc, #152]	@ (8003c7c <Get_Sign+0x1a0>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d006      	beq.n	8003bf6 <Get_Sign+0x11a>
 8003be8:	4b14      	ldr	r3, [pc, #80]	@ (8003c3c <Get_Sign+0x160>)
 8003bea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a23      	ldr	r2, [pc, #140]	@ (8003c80 <Get_Sign+0x1a4>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d10c      	bne.n	8003c10 <Get_Sign+0x134>
 8003bf6:	4b11      	ldr	r3, [pc, #68]	@ (8003c3c <Get_Sign+0x160>)
 8003bf8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	4b0e      	ldr	r3, [pc, #56]	@ (8003c3c <Get_Sign+0x160>)
 8003c02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f022 0208 	bic.w	r2, r2, #8
 8003c0c:	601a      	str	r2, [r3, #0]
 8003c0e:	e00c      	b.n	8003c2a <Get_Sign+0x14e>
 8003c10:	4b0a      	ldr	r3, [pc, #40]	@ (8003c3c <Get_Sign+0x160>)
 8003c12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	4b08      	ldr	r3, [pc, #32]	@ (8003c3c <Get_Sign+0x160>)
 8003c1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f022 0204 	bic.w	r2, r2, #4
 8003c26:	601a      	str	r2, [r3, #0]

 }
 8003c28:	bf00      	nop
 8003c2a:	bf00      	nop
 8003c2c:	3708      	adds	r7, #8
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}
 8003c32:	bf00      	nop
 8003c34:	08016670 	.word	0x08016670
 8003c38:	24000d4c 	.word	0x24000d4c
 8003c3c:	24000e34 	.word	0x24000e34
 8003c40:	24000b4c 	.word	0x24000b4c
 8003c44:	40020010 	.word	0x40020010
 8003c48:	40020028 	.word	0x40020028
 8003c4c:	40020040 	.word	0x40020040
 8003c50:	40020058 	.word	0x40020058
 8003c54:	40020070 	.word	0x40020070
 8003c58:	40020088 	.word	0x40020088
 8003c5c:	400200a0 	.word	0x400200a0
 8003c60:	400200b8 	.word	0x400200b8
 8003c64:	40020410 	.word	0x40020410
 8003c68:	40020428 	.word	0x40020428
 8003c6c:	40020440 	.word	0x40020440
 8003c70:	40020458 	.word	0x40020458
 8003c74:	40020470 	.word	0x40020470
 8003c78:	40020488 	.word	0x40020488
 8003c7c:	400204a0 	.word	0x400204a0
 8003c80:	400204b8 	.word	0x400204b8

08003c84 <SpeedMode>:
 //启动速度模式
 void SpeedMode(){
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b082      	sub	sp, #8
 8003c88:	af00      	add	r7, sp, #0
 	uint8_t sendBuffer[] = {0x01, 0x06, 0x00, 0x19, 0x00, 0x03, 0x18, 0x0C};
 8003c8a:	4a54      	ldr	r2, [pc, #336]	@ (8003ddc <SpeedMode+0x158>)
 8003c8c:	463b      	mov	r3, r7
 8003c8e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003c92:	e883 0003 	stmia.w	r3, {r0, r1}
 	tx_stir_flag = 0;
 8003c96:	4b52      	ldr	r3, [pc, #328]	@ (8003de0 <SpeedMode+0x15c>)
 8003c98:	2200      	movs	r2, #0
 8003c9a:	701a      	strb	r2, [r3, #0]
 	HAL_UART_Transmit_DMA(&huart7, sendBuffer, sizeof(sendBuffer));
 8003c9c:	463b      	mov	r3, r7
 8003c9e:	2208      	movs	r2, #8
 8003ca0:	4619      	mov	r1, r3
 8003ca2:	4850      	ldr	r0, [pc, #320]	@ (8003de4 <SpeedMode+0x160>)
 8003ca4:	f00b fc14 	bl	800f4d0 <HAL_UART_Transmit_DMA>
 	while (tx_stir_flag == 0) {}  // 等待发送完成
 8003ca8:	bf00      	nop
 8003caa:	4b4d      	ldr	r3, [pc, #308]	@ (8003de0 <SpeedMode+0x15c>)
 8003cac:	781b      	ldrb	r3, [r3, #0]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d0fb      	beq.n	8003caa <SpeedMode+0x26>
 	         // 开启接收
 	         HAL_UARTEx_ReceiveToIdle_DMA(&huart7, rx_data7, sizeof(rx_data7));
 8003cb2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003cb6:	494c      	ldr	r1, [pc, #304]	@ (8003de8 <SpeedMode+0x164>)
 8003cb8:	484a      	ldr	r0, [pc, #296]	@ (8003de4 <SpeedMode+0x160>)
 8003cba:	f00d fb53 	bl	8011364 <HAL_UARTEx_ReceiveToIdle_DMA>
 	         __HAL_DMA_DISABLE_IT(huart7.hdmarx, DMA_IT_HT);
 8003cbe:	4b49      	ldr	r3, [pc, #292]	@ (8003de4 <SpeedMode+0x160>)
 8003cc0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4a49      	ldr	r2, [pc, #292]	@ (8003dec <SpeedMode+0x168>)
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	d068      	beq.n	8003d9e <SpeedMode+0x11a>
 8003ccc:	4b45      	ldr	r3, [pc, #276]	@ (8003de4 <SpeedMode+0x160>)
 8003cce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a46      	ldr	r2, [pc, #280]	@ (8003df0 <SpeedMode+0x16c>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d061      	beq.n	8003d9e <SpeedMode+0x11a>
 8003cda:	4b42      	ldr	r3, [pc, #264]	@ (8003de4 <SpeedMode+0x160>)
 8003cdc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a44      	ldr	r2, [pc, #272]	@ (8003df4 <SpeedMode+0x170>)
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d05a      	beq.n	8003d9e <SpeedMode+0x11a>
 8003ce8:	4b3e      	ldr	r3, [pc, #248]	@ (8003de4 <SpeedMode+0x160>)
 8003cea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a41      	ldr	r2, [pc, #260]	@ (8003df8 <SpeedMode+0x174>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d053      	beq.n	8003d9e <SpeedMode+0x11a>
 8003cf6:	4b3b      	ldr	r3, [pc, #236]	@ (8003de4 <SpeedMode+0x160>)
 8003cf8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a3f      	ldr	r2, [pc, #252]	@ (8003dfc <SpeedMode+0x178>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d04c      	beq.n	8003d9e <SpeedMode+0x11a>
 8003d04:	4b37      	ldr	r3, [pc, #220]	@ (8003de4 <SpeedMode+0x160>)
 8003d06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a3c      	ldr	r2, [pc, #240]	@ (8003e00 <SpeedMode+0x17c>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d045      	beq.n	8003d9e <SpeedMode+0x11a>
 8003d12:	4b34      	ldr	r3, [pc, #208]	@ (8003de4 <SpeedMode+0x160>)
 8003d14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4a3a      	ldr	r2, [pc, #232]	@ (8003e04 <SpeedMode+0x180>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d03e      	beq.n	8003d9e <SpeedMode+0x11a>
 8003d20:	4b30      	ldr	r3, [pc, #192]	@ (8003de4 <SpeedMode+0x160>)
 8003d22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a37      	ldr	r2, [pc, #220]	@ (8003e08 <SpeedMode+0x184>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d037      	beq.n	8003d9e <SpeedMode+0x11a>
 8003d2e:	4b2d      	ldr	r3, [pc, #180]	@ (8003de4 <SpeedMode+0x160>)
 8003d30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a35      	ldr	r2, [pc, #212]	@ (8003e0c <SpeedMode+0x188>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d030      	beq.n	8003d9e <SpeedMode+0x11a>
 8003d3c:	4b29      	ldr	r3, [pc, #164]	@ (8003de4 <SpeedMode+0x160>)
 8003d3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a32      	ldr	r2, [pc, #200]	@ (8003e10 <SpeedMode+0x18c>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d029      	beq.n	8003d9e <SpeedMode+0x11a>
 8003d4a:	4b26      	ldr	r3, [pc, #152]	@ (8003de4 <SpeedMode+0x160>)
 8003d4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4a30      	ldr	r2, [pc, #192]	@ (8003e14 <SpeedMode+0x190>)
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d022      	beq.n	8003d9e <SpeedMode+0x11a>
 8003d58:	4b22      	ldr	r3, [pc, #136]	@ (8003de4 <SpeedMode+0x160>)
 8003d5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a2d      	ldr	r2, [pc, #180]	@ (8003e18 <SpeedMode+0x194>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d01b      	beq.n	8003d9e <SpeedMode+0x11a>
 8003d66:	4b1f      	ldr	r3, [pc, #124]	@ (8003de4 <SpeedMode+0x160>)
 8003d68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a2b      	ldr	r2, [pc, #172]	@ (8003e1c <SpeedMode+0x198>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d014      	beq.n	8003d9e <SpeedMode+0x11a>
 8003d74:	4b1b      	ldr	r3, [pc, #108]	@ (8003de4 <SpeedMode+0x160>)
 8003d76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4a28      	ldr	r2, [pc, #160]	@ (8003e20 <SpeedMode+0x19c>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d00d      	beq.n	8003d9e <SpeedMode+0x11a>
 8003d82:	4b18      	ldr	r3, [pc, #96]	@ (8003de4 <SpeedMode+0x160>)
 8003d84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a26      	ldr	r2, [pc, #152]	@ (8003e24 <SpeedMode+0x1a0>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d006      	beq.n	8003d9e <SpeedMode+0x11a>
 8003d90:	4b14      	ldr	r3, [pc, #80]	@ (8003de4 <SpeedMode+0x160>)
 8003d92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a23      	ldr	r2, [pc, #140]	@ (8003e28 <SpeedMode+0x1a4>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d10c      	bne.n	8003db8 <SpeedMode+0x134>
 8003d9e:	4b11      	ldr	r3, [pc, #68]	@ (8003de4 <SpeedMode+0x160>)
 8003da0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	681a      	ldr	r2, [r3, #0]
 8003da8:	4b0e      	ldr	r3, [pc, #56]	@ (8003de4 <SpeedMode+0x160>)
 8003daa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f022 0208 	bic.w	r2, r2, #8
 8003db4:	601a      	str	r2, [r3, #0]
 8003db6:	e00c      	b.n	8003dd2 <SpeedMode+0x14e>
 8003db8:	4b0a      	ldr	r3, [pc, #40]	@ (8003de4 <SpeedMode+0x160>)
 8003dba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	681a      	ldr	r2, [r3, #0]
 8003dc2:	4b08      	ldr	r3, [pc, #32]	@ (8003de4 <SpeedMode+0x160>)
 8003dc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f022 0204 	bic.w	r2, r2, #4
 8003dce:	601a      	str	r2, [r3, #0]

 }
 8003dd0:	bf00      	nop
 8003dd2:	bf00      	nop
 8003dd4:	3708      	adds	r7, #8
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}
 8003dda:	bf00      	nop
 8003ddc:	08016678 	.word	0x08016678
 8003de0:	24000d4c 	.word	0x24000d4c
 8003de4:	24000e34 	.word	0x24000e34
 8003de8:	24000b4c 	.word	0x24000b4c
 8003dec:	40020010 	.word	0x40020010
 8003df0:	40020028 	.word	0x40020028
 8003df4:	40020040 	.word	0x40020040
 8003df8:	40020058 	.word	0x40020058
 8003dfc:	40020070 	.word	0x40020070
 8003e00:	40020088 	.word	0x40020088
 8003e04:	400200a0 	.word	0x400200a0
 8003e08:	400200b8 	.word	0x400200b8
 8003e0c:	40020410 	.word	0x40020410
 8003e10:	40020428 	.word	0x40020428
 8003e14:	40020440 	.word	0x40020440
 8003e18:	40020458 	.word	0x40020458
 8003e1c:	40020470 	.word	0x40020470
 8003e20:	40020488 	.word	0x40020488
 8003e24:	400204a0 	.word	0x400204a0
 8003e28:	400204b8 	.word	0x400204b8

08003e2c <Start_Stir>:

 //转速300
void Start_Stir(){
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b082      	sub	sp, #8
 8003e30:	af00      	add	r7, sp, #0
	uint8_t sendBuffer[] = {0x01, 0x06, 0x00, 0x02, 0x01, 0x2C, 0x28, 0x47};
 8003e32:	4a54      	ldr	r2, [pc, #336]	@ (8003f84 <Start_Stir+0x158>)
 8003e34:	463b      	mov	r3, r7
 8003e36:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003e3a:	e883 0003 	stmia.w	r3, {r0, r1}
	tx_stir_flag = 0;
 8003e3e:	4b52      	ldr	r3, [pc, #328]	@ (8003f88 <Start_Stir+0x15c>)
 8003e40:	2200      	movs	r2, #0
 8003e42:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_DMA(&huart7, sendBuffer, sizeof(sendBuffer));
 8003e44:	463b      	mov	r3, r7
 8003e46:	2208      	movs	r2, #8
 8003e48:	4619      	mov	r1, r3
 8003e4a:	4850      	ldr	r0, [pc, #320]	@ (8003f8c <Start_Stir+0x160>)
 8003e4c:	f00b fb40 	bl	800f4d0 <HAL_UART_Transmit_DMA>
	while (tx_stir_flag == 0) {}  // 等待发送完成
 8003e50:	bf00      	nop
 8003e52:	4b4d      	ldr	r3, [pc, #308]	@ (8003f88 <Start_Stir+0x15c>)
 8003e54:	781b      	ldrb	r3, [r3, #0]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d0fb      	beq.n	8003e52 <Start_Stir+0x26>
	         // 开启接收
	         HAL_UARTEx_ReceiveToIdle_DMA(&huart7, rx_data7, sizeof(rx_data7));
 8003e5a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e5e:	494c      	ldr	r1, [pc, #304]	@ (8003f90 <Start_Stir+0x164>)
 8003e60:	484a      	ldr	r0, [pc, #296]	@ (8003f8c <Start_Stir+0x160>)
 8003e62:	f00d fa7f 	bl	8011364 <HAL_UARTEx_ReceiveToIdle_DMA>
	         __HAL_DMA_DISABLE_IT(huart7.hdmarx, DMA_IT_HT);
 8003e66:	4b49      	ldr	r3, [pc, #292]	@ (8003f8c <Start_Stir+0x160>)
 8003e68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a49      	ldr	r2, [pc, #292]	@ (8003f94 <Start_Stir+0x168>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d068      	beq.n	8003f46 <Start_Stir+0x11a>
 8003e74:	4b45      	ldr	r3, [pc, #276]	@ (8003f8c <Start_Stir+0x160>)
 8003e76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a46      	ldr	r2, [pc, #280]	@ (8003f98 <Start_Stir+0x16c>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d061      	beq.n	8003f46 <Start_Stir+0x11a>
 8003e82:	4b42      	ldr	r3, [pc, #264]	@ (8003f8c <Start_Stir+0x160>)
 8003e84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4a44      	ldr	r2, [pc, #272]	@ (8003f9c <Start_Stir+0x170>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d05a      	beq.n	8003f46 <Start_Stir+0x11a>
 8003e90:	4b3e      	ldr	r3, [pc, #248]	@ (8003f8c <Start_Stir+0x160>)
 8003e92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4a41      	ldr	r2, [pc, #260]	@ (8003fa0 <Start_Stir+0x174>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d053      	beq.n	8003f46 <Start_Stir+0x11a>
 8003e9e:	4b3b      	ldr	r3, [pc, #236]	@ (8003f8c <Start_Stir+0x160>)
 8003ea0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a3f      	ldr	r2, [pc, #252]	@ (8003fa4 <Start_Stir+0x178>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d04c      	beq.n	8003f46 <Start_Stir+0x11a>
 8003eac:	4b37      	ldr	r3, [pc, #220]	@ (8003f8c <Start_Stir+0x160>)
 8003eae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a3c      	ldr	r2, [pc, #240]	@ (8003fa8 <Start_Stir+0x17c>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d045      	beq.n	8003f46 <Start_Stir+0x11a>
 8003eba:	4b34      	ldr	r3, [pc, #208]	@ (8003f8c <Start_Stir+0x160>)
 8003ebc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4a3a      	ldr	r2, [pc, #232]	@ (8003fac <Start_Stir+0x180>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d03e      	beq.n	8003f46 <Start_Stir+0x11a>
 8003ec8:	4b30      	ldr	r3, [pc, #192]	@ (8003f8c <Start_Stir+0x160>)
 8003eca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a37      	ldr	r2, [pc, #220]	@ (8003fb0 <Start_Stir+0x184>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d037      	beq.n	8003f46 <Start_Stir+0x11a>
 8003ed6:	4b2d      	ldr	r3, [pc, #180]	@ (8003f8c <Start_Stir+0x160>)
 8003ed8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4a35      	ldr	r2, [pc, #212]	@ (8003fb4 <Start_Stir+0x188>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d030      	beq.n	8003f46 <Start_Stir+0x11a>
 8003ee4:	4b29      	ldr	r3, [pc, #164]	@ (8003f8c <Start_Stir+0x160>)
 8003ee6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a32      	ldr	r2, [pc, #200]	@ (8003fb8 <Start_Stir+0x18c>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d029      	beq.n	8003f46 <Start_Stir+0x11a>
 8003ef2:	4b26      	ldr	r3, [pc, #152]	@ (8003f8c <Start_Stir+0x160>)
 8003ef4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4a30      	ldr	r2, [pc, #192]	@ (8003fbc <Start_Stir+0x190>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d022      	beq.n	8003f46 <Start_Stir+0x11a>
 8003f00:	4b22      	ldr	r3, [pc, #136]	@ (8003f8c <Start_Stir+0x160>)
 8003f02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a2d      	ldr	r2, [pc, #180]	@ (8003fc0 <Start_Stir+0x194>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d01b      	beq.n	8003f46 <Start_Stir+0x11a>
 8003f0e:	4b1f      	ldr	r3, [pc, #124]	@ (8003f8c <Start_Stir+0x160>)
 8003f10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4a2b      	ldr	r2, [pc, #172]	@ (8003fc4 <Start_Stir+0x198>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d014      	beq.n	8003f46 <Start_Stir+0x11a>
 8003f1c:	4b1b      	ldr	r3, [pc, #108]	@ (8003f8c <Start_Stir+0x160>)
 8003f1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4a28      	ldr	r2, [pc, #160]	@ (8003fc8 <Start_Stir+0x19c>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d00d      	beq.n	8003f46 <Start_Stir+0x11a>
 8003f2a:	4b18      	ldr	r3, [pc, #96]	@ (8003f8c <Start_Stir+0x160>)
 8003f2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a26      	ldr	r2, [pc, #152]	@ (8003fcc <Start_Stir+0x1a0>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d006      	beq.n	8003f46 <Start_Stir+0x11a>
 8003f38:	4b14      	ldr	r3, [pc, #80]	@ (8003f8c <Start_Stir+0x160>)
 8003f3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4a23      	ldr	r2, [pc, #140]	@ (8003fd0 <Start_Stir+0x1a4>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d10c      	bne.n	8003f60 <Start_Stir+0x134>
 8003f46:	4b11      	ldr	r3, [pc, #68]	@ (8003f8c <Start_Stir+0x160>)
 8003f48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	681a      	ldr	r2, [r3, #0]
 8003f50:	4b0e      	ldr	r3, [pc, #56]	@ (8003f8c <Start_Stir+0x160>)
 8003f52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f022 0208 	bic.w	r2, r2, #8
 8003f5c:	601a      	str	r2, [r3, #0]
 8003f5e:	e00c      	b.n	8003f7a <Start_Stir+0x14e>
 8003f60:	4b0a      	ldr	r3, [pc, #40]	@ (8003f8c <Start_Stir+0x160>)
 8003f62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	681a      	ldr	r2, [r3, #0]
 8003f6a:	4b08      	ldr	r3, [pc, #32]	@ (8003f8c <Start_Stir+0x160>)
 8003f6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f022 0204 	bic.w	r2, r2, #4
 8003f76:	601a      	str	r2, [r3, #0]

}
 8003f78:	bf00      	nop
 8003f7a:	bf00      	nop
 8003f7c:	3708      	adds	r7, #8
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}
 8003f82:	bf00      	nop
 8003f84:	08016680 	.word	0x08016680
 8003f88:	24000d4c 	.word	0x24000d4c
 8003f8c:	24000e34 	.word	0x24000e34
 8003f90:	24000b4c 	.word	0x24000b4c
 8003f94:	40020010 	.word	0x40020010
 8003f98:	40020028 	.word	0x40020028
 8003f9c:	40020040 	.word	0x40020040
 8003fa0:	40020058 	.word	0x40020058
 8003fa4:	40020070 	.word	0x40020070
 8003fa8:	40020088 	.word	0x40020088
 8003fac:	400200a0 	.word	0x400200a0
 8003fb0:	400200b8 	.word	0x400200b8
 8003fb4:	40020410 	.word	0x40020410
 8003fb8:	40020428 	.word	0x40020428
 8003fbc:	40020440 	.word	0x40020440
 8003fc0:	40020458 	.word	0x40020458
 8003fc4:	40020470 	.word	0x40020470
 8003fc8:	40020488 	.word	0x40020488
 8003fcc:	400204a0 	.word	0x400204a0
 8003fd0:	400204b8 	.word	0x400204b8

08003fd4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	b083      	sub	sp, #12
 8003fd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003fda:	4b0a      	ldr	r3, [pc, #40]	@ (8004004 <HAL_MspInit+0x30>)
 8003fdc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003fe0:	4a08      	ldr	r2, [pc, #32]	@ (8004004 <HAL_MspInit+0x30>)
 8003fe2:	f043 0302 	orr.w	r3, r3, #2
 8003fe6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003fea:	4b06      	ldr	r3, [pc, #24]	@ (8004004 <HAL_MspInit+0x30>)
 8003fec:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003ff0:	f003 0302 	and.w	r3, r3, #2
 8003ff4:	607b      	str	r3, [r7, #4]
 8003ff6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003ff8:	bf00      	nop
 8003ffa:	370c      	adds	r7, #12
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004002:	4770      	bx	lr
 8004004:	58024400 	.word	0x58024400

08004008 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004008:	b480      	push	{r7}
 800400a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800400c:	bf00      	nop
 800400e:	e7fd      	b.n	800400c <NMI_Handler+0x4>

08004010 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004010:	b480      	push	{r7}
 8004012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004014:	bf00      	nop
 8004016:	e7fd      	b.n	8004014 <HardFault_Handler+0x4>

08004018 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004018:	b480      	push	{r7}
 800401a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800401c:	bf00      	nop
 800401e:	e7fd      	b.n	800401c <MemManage_Handler+0x4>

08004020 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004020:	b480      	push	{r7}
 8004022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004024:	bf00      	nop
 8004026:	e7fd      	b.n	8004024 <BusFault_Handler+0x4>

08004028 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004028:	b480      	push	{r7}
 800402a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800402c:	bf00      	nop
 800402e:	e7fd      	b.n	800402c <UsageFault_Handler+0x4>

08004030 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004030:	b480      	push	{r7}
 8004032:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004034:	bf00      	nop
 8004036:	46bd      	mov	sp, r7
 8004038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403c:	4770      	bx	lr

0800403e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800403e:	b480      	push	{r7}
 8004040:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004042:	bf00      	nop
 8004044:	46bd      	mov	sp, r7
 8004046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404a:	4770      	bx	lr

0800404c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800404c:	b480      	push	{r7}
 800404e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004050:	bf00      	nop
 8004052:	46bd      	mov	sp, r7
 8004054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004058:	4770      	bx	lr

0800405a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800405a:	b580      	push	{r7, lr}
 800405c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800405e:	f001 fa25 	bl	80054ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004062:	bf00      	nop
 8004064:	bd80      	pop	{r7, pc}
	...

08004068 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 800406c:	4802      	ldr	r0, [pc, #8]	@ (8004078 <DMA1_Stream0_IRQHandler+0x10>)
 800406e:	f004 fbcd 	bl	800880c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8004072:	bf00      	nop
 8004074:	bd80      	pop	{r7, pc}
 8004076:	bf00      	nop
 8004078:	24001444 	.word	0x24001444

0800407c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8004080:	4802      	ldr	r0, [pc, #8]	@ (800408c <DMA1_Stream1_IRQHandler+0x10>)
 8004082:	f004 fbc3 	bl	800880c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8004086:	bf00      	nop
 8004088:	bd80      	pop	{r7, pc}
 800408a:	bf00      	nop
 800408c:	240014bc 	.word	0x240014bc

08004090 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004094:	4802      	ldr	r0, [pc, #8]	@ (80040a0 <DMA1_Stream2_IRQHandler+0x10>)
 8004096:	f004 fbb9 	bl	800880c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800409a:	bf00      	nop
 800409c:	bd80      	pop	{r7, pc}
 800409e:	bf00      	nop
 80040a0:	24001264 	.word	0x24001264

080040a4 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80040a8:	4802      	ldr	r0, [pc, #8]	@ (80040b4 <DMA1_Stream3_IRQHandler+0x10>)
 80040aa:	f004 fbaf 	bl	800880c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80040ae:	bf00      	nop
 80040b0:	bd80      	pop	{r7, pc}
 80040b2:	bf00      	nop
 80040b4:	240012dc 	.word	0x240012dc

080040b8 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 80040bc:	4802      	ldr	r0, [pc, #8]	@ (80040c8 <DMA1_Stream4_IRQHandler+0x10>)
 80040be:	f004 fba5 	bl	800880c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80040c2:	bf00      	nop
 80040c4:	bd80      	pop	{r7, pc}
 80040c6:	bf00      	nop
 80040c8:	24001084 	.word	0x24001084

080040cc <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 80040d0:	4802      	ldr	r0, [pc, #8]	@ (80040dc <DMA1_Stream5_IRQHandler+0x10>)
 80040d2:	f004 fb9b 	bl	800880c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80040d6:	bf00      	nop
 80040d8:	bd80      	pop	{r7, pc}
 80040da:	bf00      	nop
 80040dc:	240010fc 	.word	0x240010fc

080040e0 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80040e4:	4802      	ldr	r0, [pc, #8]	@ (80040f0 <DMA1_Stream6_IRQHandler+0x10>)
 80040e6:	f004 fb91 	bl	800880c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80040ea:	bf00      	nop
 80040ec:	bd80      	pop	{r7, pc}
 80040ee:	bf00      	nop
 80040f0:	24001354 	.word	0x24001354

080040f4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80040f8:	4802      	ldr	r0, [pc, #8]	@ (8004104 <TIM4_IRQHandler+0x10>)
 80040fa:	f00a fd7d 	bl	800ebf8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80040fe:	bf00      	nop
 8004100:	bd80      	pop	{r7, pc}
 8004102:	bf00      	nop
 8004104:	24000d54 	.word	0x24000d54

08004108 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800410c:	4802      	ldr	r0, [pc, #8]	@ (8004118 <USART1_IRQHandler+0x10>)
 800410e:	f00b fa5f 	bl	800f5d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004112:	bf00      	nop
 8004114:	bd80      	pop	{r7, pc}
 8004116:	bf00      	nop
 8004118:	24000ec8 	.word	0x24000ec8

0800411c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004120:	4802      	ldr	r0, [pc, #8]	@ (800412c <USART3_IRQHandler+0x10>)
 8004122:	f00b fa55 	bl	800f5d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004126:	bf00      	nop
 8004128:	bd80      	pop	{r7, pc}
 800412a:	bf00      	nop
 800412c:	24000f5c 	.word	0x24000f5c

08004130 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8004134:	4802      	ldr	r0, [pc, #8]	@ (8004140 <DMA1_Stream7_IRQHandler+0x10>)
 8004136:	f004 fb69 	bl	800880c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 800413a:	bf00      	nop
 800413c:	bd80      	pop	{r7, pc}
 800413e:	bf00      	nop
 8004140:	240013cc 	.word	0x240013cc

08004144 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8004148:	4802      	ldr	r0, [pc, #8]	@ (8004154 <UART4_IRQHandler+0x10>)
 800414a:	f00b fa41 	bl	800f5d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800414e:	bf00      	nop
 8004150:	bd80      	pop	{r7, pc}
 8004152:	bf00      	nop
 8004154:	24000da0 	.word	0x24000da0

08004158 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart7_rx);
 800415c:	4802      	ldr	r0, [pc, #8]	@ (8004168 <DMA2_Stream0_IRQHandler+0x10>)
 800415e:	f004 fb55 	bl	800880c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8004162:	bf00      	nop
 8004164:	bd80      	pop	{r7, pc}
 8004166:	bf00      	nop
 8004168:	24001174 	.word	0x24001174

0800416c <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart7_tx);
 8004170:	4802      	ldr	r0, [pc, #8]	@ (800417c <DMA2_Stream1_IRQHandler+0x10>)
 8004172:	f004 fb4b 	bl	800880c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8004176:	bf00      	nop
 8004178:	bd80      	pop	{r7, pc}
 800417a:	bf00      	nop
 800417c:	240011ec 	.word	0x240011ec

08004180 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8004184:	4802      	ldr	r0, [pc, #8]	@ (8004190 <USART6_IRQHandler+0x10>)
 8004186:	f00b fa23 	bl	800f5d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800418a:	bf00      	nop
 800418c:	bd80      	pop	{r7, pc}
 800418e:	bf00      	nop
 8004190:	24000ff0 	.word	0x24000ff0

08004194 <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 8004198:	4802      	ldr	r0, [pc, #8]	@ (80041a4 <UART7_IRQHandler+0x10>)
 800419a:	f00b fa19 	bl	800f5d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */

  /* USER CODE END UART7_IRQn 1 */
}
 800419e:	bf00      	nop
 80041a0:	bd80      	pop	{r7, pc}
 80041a2:	bf00      	nop
 80041a4:	24000e34 	.word	0x24000e34

080041a8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80041a8:	b480      	push	{r7}
 80041aa:	af00      	add	r7, sp, #0
  return 1;
 80041ac:	2301      	movs	r3, #1
}
 80041ae:	4618      	mov	r0, r3
 80041b0:	46bd      	mov	sp, r7
 80041b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b6:	4770      	bx	lr

080041b8 <_kill>:

int _kill(int pid, int sig)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b082      	sub	sp, #8
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
 80041c0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80041c2:	f00e fa33 	bl	801262c <__errno>
 80041c6:	4603      	mov	r3, r0
 80041c8:	2216      	movs	r2, #22
 80041ca:	601a      	str	r2, [r3, #0]
  return -1;
 80041cc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80041d0:	4618      	mov	r0, r3
 80041d2:	3708      	adds	r7, #8
 80041d4:	46bd      	mov	sp, r7
 80041d6:	bd80      	pop	{r7, pc}

080041d8 <_exit>:

void _exit (int status)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b082      	sub	sp, #8
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80041e0:	f04f 31ff 	mov.w	r1, #4294967295
 80041e4:	6878      	ldr	r0, [r7, #4]
 80041e6:	f7ff ffe7 	bl	80041b8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80041ea:	bf00      	nop
 80041ec:	e7fd      	b.n	80041ea <_exit+0x12>

080041ee <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80041ee:	b580      	push	{r7, lr}
 80041f0:	b086      	sub	sp, #24
 80041f2:	af00      	add	r7, sp, #0
 80041f4:	60f8      	str	r0, [r7, #12]
 80041f6:	60b9      	str	r1, [r7, #8]
 80041f8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041fa:	2300      	movs	r3, #0
 80041fc:	617b      	str	r3, [r7, #20]
 80041fe:	e00a      	b.n	8004216 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004200:	f3af 8000 	nop.w
 8004204:	4601      	mov	r1, r0
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	1c5a      	adds	r2, r3, #1
 800420a:	60ba      	str	r2, [r7, #8]
 800420c:	b2ca      	uxtb	r2, r1
 800420e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004210:	697b      	ldr	r3, [r7, #20]
 8004212:	3301      	adds	r3, #1
 8004214:	617b      	str	r3, [r7, #20]
 8004216:	697a      	ldr	r2, [r7, #20]
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	429a      	cmp	r2, r3
 800421c:	dbf0      	blt.n	8004200 <_read+0x12>
  }

  return len;
 800421e:	687b      	ldr	r3, [r7, #4]
}
 8004220:	4618      	mov	r0, r3
 8004222:	3718      	adds	r7, #24
 8004224:	46bd      	mov	sp, r7
 8004226:	bd80      	pop	{r7, pc}

08004228 <_close>:
  }
  return len;
}

int _close(int file)
{
 8004228:	b480      	push	{r7}
 800422a:	b083      	sub	sp, #12
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004230:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004234:	4618      	mov	r0, r3
 8004236:	370c      	adds	r7, #12
 8004238:	46bd      	mov	sp, r7
 800423a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423e:	4770      	bx	lr

08004240 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004240:	b480      	push	{r7}
 8004242:	b083      	sub	sp, #12
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
 8004248:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004250:	605a      	str	r2, [r3, #4]
  return 0;
 8004252:	2300      	movs	r3, #0
}
 8004254:	4618      	mov	r0, r3
 8004256:	370c      	adds	r7, #12
 8004258:	46bd      	mov	sp, r7
 800425a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425e:	4770      	bx	lr

08004260 <_isatty>:

int _isatty(int file)
{
 8004260:	b480      	push	{r7}
 8004262:	b083      	sub	sp, #12
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004268:	2301      	movs	r3, #1
}
 800426a:	4618      	mov	r0, r3
 800426c:	370c      	adds	r7, #12
 800426e:	46bd      	mov	sp, r7
 8004270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004274:	4770      	bx	lr

08004276 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004276:	b480      	push	{r7}
 8004278:	b085      	sub	sp, #20
 800427a:	af00      	add	r7, sp, #0
 800427c:	60f8      	str	r0, [r7, #12]
 800427e:	60b9      	str	r1, [r7, #8]
 8004280:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004282:	2300      	movs	r3, #0
}
 8004284:	4618      	mov	r0, r3
 8004286:	3714      	adds	r7, #20
 8004288:	46bd      	mov	sp, r7
 800428a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428e:	4770      	bx	lr

08004290 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b086      	sub	sp, #24
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004298:	4a14      	ldr	r2, [pc, #80]	@ (80042ec <_sbrk+0x5c>)
 800429a:	4b15      	ldr	r3, [pc, #84]	@ (80042f0 <_sbrk+0x60>)
 800429c:	1ad3      	subs	r3, r2, r3
 800429e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80042a0:	697b      	ldr	r3, [r7, #20]
 80042a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80042a4:	4b13      	ldr	r3, [pc, #76]	@ (80042f4 <_sbrk+0x64>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d102      	bne.n	80042b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80042ac:	4b11      	ldr	r3, [pc, #68]	@ (80042f4 <_sbrk+0x64>)
 80042ae:	4a12      	ldr	r2, [pc, #72]	@ (80042f8 <_sbrk+0x68>)
 80042b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80042b2:	4b10      	ldr	r3, [pc, #64]	@ (80042f4 <_sbrk+0x64>)
 80042b4:	681a      	ldr	r2, [r3, #0]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	4413      	add	r3, r2
 80042ba:	693a      	ldr	r2, [r7, #16]
 80042bc:	429a      	cmp	r2, r3
 80042be:	d207      	bcs.n	80042d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80042c0:	f00e f9b4 	bl	801262c <__errno>
 80042c4:	4603      	mov	r3, r0
 80042c6:	220c      	movs	r2, #12
 80042c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80042ca:	f04f 33ff 	mov.w	r3, #4294967295
 80042ce:	e009      	b.n	80042e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80042d0:	4b08      	ldr	r3, [pc, #32]	@ (80042f4 <_sbrk+0x64>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80042d6:	4b07      	ldr	r3, [pc, #28]	@ (80042f4 <_sbrk+0x64>)
 80042d8:	681a      	ldr	r2, [r3, #0]
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	4413      	add	r3, r2
 80042de:	4a05      	ldr	r2, [pc, #20]	@ (80042f4 <_sbrk+0x64>)
 80042e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80042e2:	68fb      	ldr	r3, [r7, #12]
}
 80042e4:	4618      	mov	r0, r3
 80042e6:	3718      	adds	r7, #24
 80042e8:	46bd      	mov	sp, r7
 80042ea:	bd80      	pop	{r7, pc}
 80042ec:	24080000 	.word	0x24080000
 80042f0:	00000400 	.word	0x00000400
 80042f4:	24000d50 	.word	0x24000d50
 80042f8:	24001688 	.word	0x24001688

080042fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80042fc:	b480      	push	{r7}
 80042fe:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004300:	4b43      	ldr	r3, [pc, #268]	@ (8004410 <SystemInit+0x114>)
 8004302:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004306:	4a42      	ldr	r2, [pc, #264]	@ (8004410 <SystemInit+0x114>)
 8004308:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800430c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004310:	4b40      	ldr	r3, [pc, #256]	@ (8004414 <SystemInit+0x118>)
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f003 030f 	and.w	r3, r3, #15
 8004318:	2b06      	cmp	r3, #6
 800431a:	d807      	bhi.n	800432c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800431c:	4b3d      	ldr	r3, [pc, #244]	@ (8004414 <SystemInit+0x118>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f023 030f 	bic.w	r3, r3, #15
 8004324:	4a3b      	ldr	r2, [pc, #236]	@ (8004414 <SystemInit+0x118>)
 8004326:	f043 0307 	orr.w	r3, r3, #7
 800432a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800432c:	4b3a      	ldr	r3, [pc, #232]	@ (8004418 <SystemInit+0x11c>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a39      	ldr	r2, [pc, #228]	@ (8004418 <SystemInit+0x11c>)
 8004332:	f043 0301 	orr.w	r3, r3, #1
 8004336:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004338:	4b37      	ldr	r3, [pc, #220]	@ (8004418 <SystemInit+0x11c>)
 800433a:	2200      	movs	r2, #0
 800433c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800433e:	4b36      	ldr	r3, [pc, #216]	@ (8004418 <SystemInit+0x11c>)
 8004340:	681a      	ldr	r2, [r3, #0]
 8004342:	4935      	ldr	r1, [pc, #212]	@ (8004418 <SystemInit+0x11c>)
 8004344:	4b35      	ldr	r3, [pc, #212]	@ (800441c <SystemInit+0x120>)
 8004346:	4013      	ands	r3, r2
 8004348:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800434a:	4b32      	ldr	r3, [pc, #200]	@ (8004414 <SystemInit+0x118>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f003 0308 	and.w	r3, r3, #8
 8004352:	2b00      	cmp	r3, #0
 8004354:	d007      	beq.n	8004366 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004356:	4b2f      	ldr	r3, [pc, #188]	@ (8004414 <SystemInit+0x118>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f023 030f 	bic.w	r3, r3, #15
 800435e:	4a2d      	ldr	r2, [pc, #180]	@ (8004414 <SystemInit+0x118>)
 8004360:	f043 0307 	orr.w	r3, r3, #7
 8004364:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8004366:	4b2c      	ldr	r3, [pc, #176]	@ (8004418 <SystemInit+0x11c>)
 8004368:	2200      	movs	r2, #0
 800436a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800436c:	4b2a      	ldr	r3, [pc, #168]	@ (8004418 <SystemInit+0x11c>)
 800436e:	2200      	movs	r2, #0
 8004370:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8004372:	4b29      	ldr	r3, [pc, #164]	@ (8004418 <SystemInit+0x11c>)
 8004374:	2200      	movs	r2, #0
 8004376:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8004378:	4b27      	ldr	r3, [pc, #156]	@ (8004418 <SystemInit+0x11c>)
 800437a:	4a29      	ldr	r2, [pc, #164]	@ (8004420 <SystemInit+0x124>)
 800437c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800437e:	4b26      	ldr	r3, [pc, #152]	@ (8004418 <SystemInit+0x11c>)
 8004380:	4a28      	ldr	r2, [pc, #160]	@ (8004424 <SystemInit+0x128>)
 8004382:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8004384:	4b24      	ldr	r3, [pc, #144]	@ (8004418 <SystemInit+0x11c>)
 8004386:	4a28      	ldr	r2, [pc, #160]	@ (8004428 <SystemInit+0x12c>)
 8004388:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800438a:	4b23      	ldr	r3, [pc, #140]	@ (8004418 <SystemInit+0x11c>)
 800438c:	2200      	movs	r2, #0
 800438e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8004390:	4b21      	ldr	r3, [pc, #132]	@ (8004418 <SystemInit+0x11c>)
 8004392:	4a25      	ldr	r2, [pc, #148]	@ (8004428 <SystemInit+0x12c>)
 8004394:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8004396:	4b20      	ldr	r3, [pc, #128]	@ (8004418 <SystemInit+0x11c>)
 8004398:	2200      	movs	r2, #0
 800439a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800439c:	4b1e      	ldr	r3, [pc, #120]	@ (8004418 <SystemInit+0x11c>)
 800439e:	4a22      	ldr	r2, [pc, #136]	@ (8004428 <SystemInit+0x12c>)
 80043a0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80043a2:	4b1d      	ldr	r3, [pc, #116]	@ (8004418 <SystemInit+0x11c>)
 80043a4:	2200      	movs	r2, #0
 80043a6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80043a8:	4b1b      	ldr	r3, [pc, #108]	@ (8004418 <SystemInit+0x11c>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a1a      	ldr	r2, [pc, #104]	@ (8004418 <SystemInit+0x11c>)
 80043ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80043b2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80043b4:	4b18      	ldr	r3, [pc, #96]	@ (8004418 <SystemInit+0x11c>)
 80043b6:	2200      	movs	r2, #0
 80043b8:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80043ba:	4b1c      	ldr	r3, [pc, #112]	@ (800442c <SystemInit+0x130>)
 80043bc:	681a      	ldr	r2, [r3, #0]
 80043be:	4b1c      	ldr	r3, [pc, #112]	@ (8004430 <SystemInit+0x134>)
 80043c0:	4013      	ands	r3, r2
 80043c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80043c6:	d202      	bcs.n	80043ce <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80043c8:	4b1a      	ldr	r3, [pc, #104]	@ (8004434 <SystemInit+0x138>)
 80043ca:	2201      	movs	r2, #1
 80043cc:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80043ce:	4b12      	ldr	r3, [pc, #72]	@ (8004418 <SystemInit+0x11c>)
 80043d0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80043d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d113      	bne.n	8004404 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80043dc:	4b0e      	ldr	r3, [pc, #56]	@ (8004418 <SystemInit+0x11c>)
 80043de:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80043e2:	4a0d      	ldr	r2, [pc, #52]	@ (8004418 <SystemInit+0x11c>)
 80043e4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80043e8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80043ec:	4b12      	ldr	r3, [pc, #72]	@ (8004438 <SystemInit+0x13c>)
 80043ee:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80043f2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80043f4:	4b08      	ldr	r3, [pc, #32]	@ (8004418 <SystemInit+0x11c>)
 80043f6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80043fa:	4a07      	ldr	r2, [pc, #28]	@ (8004418 <SystemInit+0x11c>)
 80043fc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004400:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8004404:	bf00      	nop
 8004406:	46bd      	mov	sp, r7
 8004408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440c:	4770      	bx	lr
 800440e:	bf00      	nop
 8004410:	e000ed00 	.word	0xe000ed00
 8004414:	52002000 	.word	0x52002000
 8004418:	58024400 	.word	0x58024400
 800441c:	eaf6ed7f 	.word	0xeaf6ed7f
 8004420:	02020200 	.word	0x02020200
 8004424:	01ff0000 	.word	0x01ff0000
 8004428:	01010280 	.word	0x01010280
 800442c:	5c001000 	.word	0x5c001000
 8004430:	ffff0000 	.word	0xffff0000
 8004434:	51008108 	.word	0x51008108
 8004438:	52004000 	.word	0x52004000

0800443c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 800443c:	b480      	push	{r7}
 800443e:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8004440:	4b09      	ldr	r3, [pc, #36]	@ (8004468 <ExitRun0Mode+0x2c>)
 8004442:	68db      	ldr	r3, [r3, #12]
 8004444:	4a08      	ldr	r2, [pc, #32]	@ (8004468 <ExitRun0Mode+0x2c>)
 8004446:	f043 0302 	orr.w	r3, r3, #2
 800444a:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 800444c:	bf00      	nop
 800444e:	4b06      	ldr	r3, [pc, #24]	@ (8004468 <ExitRun0Mode+0x2c>)
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004456:	2b00      	cmp	r3, #0
 8004458:	d0f9      	beq.n	800444e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800445a:	bf00      	nop
 800445c:	bf00      	nop
 800445e:	46bd      	mov	sp, r7
 8004460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004464:	4770      	bx	lr
 8004466:	bf00      	nop
 8004468:	58024800 	.word	0x58024800

0800446c <Read_Temperature>:
void TempSensor_Init(void) {
    HAL_ADC_Start(&hadc2);
}

// 改进的温度读取函数
float Read_Temperature(void) {
 800446c:	b580      	push	{r7, lr}
 800446e:	b086      	sub	sp, #24
 8004470:	af00      	add	r7, sp, #0
    HAL_ADC_Start(&hadc2);
 8004472:	4850      	ldr	r0, [pc, #320]	@ (80045b4 <Read_Temperature+0x148>)
 8004474:	f001 fc72 	bl	8005d5c <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(&hadc2, 100) != HAL_OK) {
 8004478:	2164      	movs	r1, #100	@ 0x64
 800447a:	484e      	ldr	r0, [pc, #312]	@ (80045b4 <Read_Temperature+0x148>)
 800447c:	f001 fd6c 	bl	8005f58 <HAL_ADC_PollForConversion>
 8004480:	4603      	mov	r3, r0
 8004482:	2b00      	cmp	r3, #0
 8004484:	d004      	beq.n	8004490 <Read_Temperature+0x24>
        HAL_ADC_Stop(&hadc2);
 8004486:	484b      	ldr	r0, [pc, #300]	@ (80045b4 <Read_Temperature+0x148>)
 8004488:	f001 fd32 	bl	8005ef0 <HAL_ADC_Stop>
        return -100.0f;
 800448c:	4b4a      	ldr	r3, [pc, #296]	@ (80045b8 <Read_Temperature+0x14c>)
 800448e:	e089      	b.n	80045a4 <Read_Temperature+0x138>
    }

    uint32_t raw = HAL_ADC_GetValue(&hadc2);
 8004490:	4848      	ldr	r0, [pc, #288]	@ (80045b4 <Read_Temperature+0x148>)
 8004492:	f001 fe55 	bl	8006140 <HAL_ADC_GetValue>
 8004496:	6138      	str	r0, [r7, #16]

    // 简化滤波：只使用一阶低通滤波，减少滞后
    static float temp_filt = 25.0f;
    float Vadc = ((float)raw / 65535.0f) * VREF;
 8004498:	693b      	ldr	r3, [r7, #16]
 800449a:	ee07 3a90 	vmov	s15, r3
 800449e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80044a2:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80045bc <Read_Temperature+0x150>
 80044a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80044aa:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 80045c0 <Read_Temperature+0x154>
 80044ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80044b2:	edc7 7a03 	vstr	s15, [r7, #12]

    if (Vadc <= 0.001f || Vadc >= VREF - 0.001f) {
 80044b6:	edd7 7a03 	vldr	s15, [r7, #12]
 80044ba:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 80045c4 <Read_Temperature+0x158>
 80044be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80044c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044c6:	d908      	bls.n	80044da <Read_Temperature+0x6e>
 80044c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80044cc:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 80045c8 <Read_Temperature+0x15c>
 80044d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80044d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044d8:	db04      	blt.n	80044e4 <Read_Temperature+0x78>
        HAL_ADC_Stop(&hadc2);
 80044da:	4836      	ldr	r0, [pc, #216]	@ (80045b4 <Read_Temperature+0x148>)
 80044dc:	f001 fd08 	bl	8005ef0 <HAL_ADC_Stop>
        return -100.0f;
 80044e0:	4b35      	ldr	r3, [pc, #212]	@ (80045b8 <Read_Temperature+0x14c>)
 80044e2:	e05f      	b.n	80045a4 <Read_Temperature+0x138>
    }

    // NTC计算
    float Rntc = R_PULL * (Vadc / (VREF - Vadc));
 80044e4:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 80045c0 <Read_Temperature+0x154>
 80044e8:	edd7 7a03 	vldr	s15, [r7, #12]
 80044ec:	ee37 7a67 	vsub.f32	s14, s14, s15
 80044f0:	edd7 6a03 	vldr	s13, [r7, #12]
 80044f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80044f8:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80045cc <Read_Temperature+0x160>
 80044fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004500:	edc7 7a02 	vstr	s15, [r7, #8]
    float invT = (1.0f / T0) + (1.0f / BETA) * logf(Rntc / R0);
 8004504:	edd7 7a02 	vldr	s15, [r7, #8]
 8004508:	eddf 6a30 	vldr	s13, [pc, #192]	@ 80045cc <Read_Temperature+0x160>
 800450c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8004510:	eeb0 0a47 	vmov.f32	s0, s14
 8004514:	f011 fb26 	bl	8015b64 <logf>
 8004518:	eef0 7a40 	vmov.f32	s15, s0
 800451c:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 80045d0 <Read_Temperature+0x164>
 8004520:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004524:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 80045d4 <Read_Temperature+0x168>
 8004528:	ee77 7a87 	vadd.f32	s15, s15, s14
 800452c:	edc7 7a01 	vstr	s15, [r7, #4]
    float Tc = (1.0f / invT) - 273.15f;
 8004530:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004534:	ed97 7a01 	vldr	s14, [r7, #4]
 8004538:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800453c:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80045d8 <Read_Temperature+0x16c>
 8004540:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004544:	edc7 7a05 	vstr	s15, [r7, #20]

    // 温度范围限制
    if (Tc < -20.0f) Tc = -20.0f;
 8004548:	edd7 7a05 	vldr	s15, [r7, #20]
 800454c:	eebb 7a04 	vmov.f32	s14, #180	@ 0xc1a00000 -20.0
 8004550:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004554:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004558:	d501      	bpl.n	800455e <Read_Temperature+0xf2>
 800455a:	4b20      	ldr	r3, [pc, #128]	@ (80045dc <Read_Temperature+0x170>)
 800455c:	617b      	str	r3, [r7, #20]
    if (Tc > 150.0f) Tc = 150.0f;
 800455e:	edd7 7a05 	vldr	s15, [r7, #20]
 8004562:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 80045e0 <Read_Temperature+0x174>
 8004566:	eef4 7ac7 	vcmpe.f32	s15, s14
 800456a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800456e:	dd01      	ble.n	8004574 <Read_Temperature+0x108>
 8004570:	4b1c      	ldr	r3, [pc, #112]	@ (80045e4 <Read_Temperature+0x178>)
 8004572:	617b      	str	r3, [r7, #20]

    // 温和的一阶低通滤波（系数0.2，响应更快）
    temp_filt += (Tc - temp_filt) * 0.2f;
 8004574:	4b1c      	ldr	r3, [pc, #112]	@ (80045e8 <Read_Temperature+0x17c>)
 8004576:	edd3 7a00 	vldr	s15, [r3]
 800457a:	ed97 7a05 	vldr	s14, [r7, #20]
 800457e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004582:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80045ec <Read_Temperature+0x180>
 8004586:	ee27 7a87 	vmul.f32	s14, s15, s14
 800458a:	4b17      	ldr	r3, [pc, #92]	@ (80045e8 <Read_Temperature+0x17c>)
 800458c:	edd3 7a00 	vldr	s15, [r3]
 8004590:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004594:	4b14      	ldr	r3, [pc, #80]	@ (80045e8 <Read_Temperature+0x17c>)
 8004596:	edc3 7a00 	vstr	s15, [r3]

    HAL_ADC_Stop(&hadc2);
 800459a:	4806      	ldr	r0, [pc, #24]	@ (80045b4 <Read_Temperature+0x148>)
 800459c:	f001 fca8 	bl	8005ef0 <HAL_ADC_Stop>
    return temp_filt;
 80045a0:	4b11      	ldr	r3, [pc, #68]	@ (80045e8 <Read_Temperature+0x17c>)
 80045a2:	681b      	ldr	r3, [r3, #0]
}
 80045a4:	ee07 3a90 	vmov	s15, r3
 80045a8:	eeb0 0a67 	vmov.f32	s0, s15
 80045ac:	3718      	adds	r7, #24
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}
 80045b2:	bf00      	nop
 80045b4:	240002ac 	.word	0x240002ac
 80045b8:	c2c80000 	.word	0xc2c80000
 80045bc:	477fff00 	.word	0x477fff00
 80045c0:	40533333 	.word	0x40533333
 80045c4:	3a83126f 	.word	0x3a83126f
 80045c8:	405322d1 	.word	0x405322d1
 80045cc:	461c4000 	.word	0x461c4000
 80045d0:	3984bb2c 	.word	0x3984bb2c
 80045d4:	3b5bcf0f 	.word	0x3b5bcf0f
 80045d8:	43889333 	.word	0x43889333
 80045dc:	c1a00000 	.word	0xc1a00000
 80045e0:	43160000 	.word	0x43160000
 80045e4:	43160000 	.word	0x43160000
 80045e8:	24000030 	.word	0x24000030
 80045ec:	3e4ccccd 	.word	0x3e4ccccd

080045f0 <MX_TIM4_Init>:

TIM_HandleTypeDef htim4;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b088      	sub	sp, #32
 80045f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80045f6:	f107 0310 	add.w	r3, r7, #16
 80045fa:	2200      	movs	r2, #0
 80045fc:	601a      	str	r2, [r3, #0]
 80045fe:	605a      	str	r2, [r3, #4]
 8004600:	609a      	str	r2, [r3, #8]
 8004602:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004604:	1d3b      	adds	r3, r7, #4
 8004606:	2200      	movs	r2, #0
 8004608:	601a      	str	r2, [r3, #0]
 800460a:	605a      	str	r2, [r3, #4]
 800460c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800460e:	4b1d      	ldr	r3, [pc, #116]	@ (8004684 <MX_TIM4_Init+0x94>)
 8004610:	4a1d      	ldr	r2, [pc, #116]	@ (8004688 <MX_TIM4_Init+0x98>)
 8004612:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 64-1;
 8004614:	4b1b      	ldr	r3, [pc, #108]	@ (8004684 <MX_TIM4_Init+0x94>)
 8004616:	223f      	movs	r2, #63	@ 0x3f
 8004618:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800461a:	4b1a      	ldr	r3, [pc, #104]	@ (8004684 <MX_TIM4_Init+0x94>)
 800461c:	2200      	movs	r2, #0
 800461e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8004620:	4b18      	ldr	r3, [pc, #96]	@ (8004684 <MX_TIM4_Init+0x94>)
 8004622:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004626:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004628:	4b16      	ldr	r3, [pc, #88]	@ (8004684 <MX_TIM4_Init+0x94>)
 800462a:	2200      	movs	r2, #0
 800462c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800462e:	4b15      	ldr	r3, [pc, #84]	@ (8004684 <MX_TIM4_Init+0x94>)
 8004630:	2200      	movs	r2, #0
 8004632:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8004634:	4813      	ldr	r0, [pc, #76]	@ (8004684 <MX_TIM4_Init+0x94>)
 8004636:	f00a fa18 	bl	800ea6a <HAL_TIM_Base_Init>
 800463a:	4603      	mov	r3, r0
 800463c:	2b00      	cmp	r3, #0
 800463e:	d001      	beq.n	8004644 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8004640:	f7fd fe53 	bl	80022ea <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004644:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004648:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800464a:	f107 0310 	add.w	r3, r7, #16
 800464e:	4619      	mov	r1, r3
 8004650:	480c      	ldr	r0, [pc, #48]	@ (8004684 <MX_TIM4_Init+0x94>)
 8004652:	f00a fbd9 	bl	800ee08 <HAL_TIM_ConfigClockSource>
 8004656:	4603      	mov	r3, r0
 8004658:	2b00      	cmp	r3, #0
 800465a:	d001      	beq.n	8004660 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 800465c:	f7fd fe45 	bl	80022ea <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004660:	2300      	movs	r3, #0
 8004662:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004664:	2300      	movs	r3, #0
 8004666:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004668:	1d3b      	adds	r3, r7, #4
 800466a:	4619      	mov	r1, r3
 800466c:	4805      	ldr	r0, [pc, #20]	@ (8004684 <MX_TIM4_Init+0x94>)
 800466e:	f00a fe33 	bl	800f2d8 <HAL_TIMEx_MasterConfigSynchronization>
 8004672:	4603      	mov	r3, r0
 8004674:	2b00      	cmp	r3, #0
 8004676:	d001      	beq.n	800467c <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8004678:	f7fd fe37 	bl	80022ea <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800467c:	bf00      	nop
 800467e:	3720      	adds	r7, #32
 8004680:	46bd      	mov	sp, r7
 8004682:	bd80      	pop	{r7, pc}
 8004684:	24000d54 	.word	0x24000d54
 8004688:	40000800 	.word	0x40000800

0800468c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b084      	sub	sp, #16
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a0e      	ldr	r2, [pc, #56]	@ (80046d4 <HAL_TIM_Base_MspInit+0x48>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d116      	bne.n	80046cc <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800469e:	4b0e      	ldr	r3, [pc, #56]	@ (80046d8 <HAL_TIM_Base_MspInit+0x4c>)
 80046a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80046a4:	4a0c      	ldr	r2, [pc, #48]	@ (80046d8 <HAL_TIM_Base_MspInit+0x4c>)
 80046a6:	f043 0304 	orr.w	r3, r3, #4
 80046aa:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80046ae:	4b0a      	ldr	r3, [pc, #40]	@ (80046d8 <HAL_TIM_Base_MspInit+0x4c>)
 80046b0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80046b4:	f003 0304 	and.w	r3, r3, #4
 80046b8:	60fb      	str	r3, [r7, #12]
 80046ba:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80046bc:	2200      	movs	r2, #0
 80046be:	2100      	movs	r1, #0
 80046c0:	201e      	movs	r0, #30
 80046c2:	f002 fccc 	bl	800705e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80046c6:	201e      	movs	r0, #30
 80046c8:	f002 fce3 	bl	8007092 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80046cc:	bf00      	nop
 80046ce:	3710      	adds	r7, #16
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}
 80046d4:	40000800 	.word	0x40000800
 80046d8:	58024400 	.word	0x58024400

080046dc <HAL_UARTEx_RxEventCallback>:
#include "usart.h"

/* USER CODE BEGIN 0 */

// 串口接收完成回调
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 80046dc:	b480      	push	{r7}
 80046de:	b083      	sub	sp, #12
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
 80046e4:	460b      	mov	r3, r1
 80046e6:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART6)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4a13      	ldr	r2, [pc, #76]	@ (800473c <HAL_UARTEx_RxEventCallback+0x60>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d103      	bne.n	80046fa <HAL_UARTEx_RxEventCallback+0x1e>
	    {
		    rx_pump_flag = 1;
 80046f2:	4b13      	ldr	r3, [pc, #76]	@ (8004740 <HAL_UARTEx_RxEventCallback+0x64>)
 80046f4:	2201      	movs	r2, #1
 80046f6:	701a      	strb	r2, [r3, #0]
    	    rx_stir_flag = 1;
        }
    else if (huart->Instance == UART4) {
        	 rx_ox_flag = 1;
            }
}
 80046f8:	e019      	b.n	800472e <HAL_UARTEx_RxEventCallback+0x52>
    else if (huart->Instance == USART3) {
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	4a11      	ldr	r2, [pc, #68]	@ (8004744 <HAL_UARTEx_RxEventCallback+0x68>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d103      	bne.n	800470c <HAL_UARTEx_RxEventCallback+0x30>
    	     rx_ph_flag = 1;
 8004704:	4b10      	ldr	r3, [pc, #64]	@ (8004748 <HAL_UARTEx_RxEventCallback+0x6c>)
 8004706:	2201      	movs	r2, #1
 8004708:	701a      	strb	r2, [r3, #0]
}
 800470a:	e010      	b.n	800472e <HAL_UARTEx_RxEventCallback+0x52>
    else if (huart->Instance == UART7) {
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a0e      	ldr	r2, [pc, #56]	@ (800474c <HAL_UARTEx_RxEventCallback+0x70>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d103      	bne.n	800471e <HAL_UARTEx_RxEventCallback+0x42>
    	    rx_stir_flag = 1;
 8004716:	4b0e      	ldr	r3, [pc, #56]	@ (8004750 <HAL_UARTEx_RxEventCallback+0x74>)
 8004718:	2201      	movs	r2, #1
 800471a:	701a      	strb	r2, [r3, #0]
}
 800471c:	e007      	b.n	800472e <HAL_UARTEx_RxEventCallback+0x52>
    else if (huart->Instance == UART4) {
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	4a0c      	ldr	r2, [pc, #48]	@ (8004754 <HAL_UARTEx_RxEventCallback+0x78>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d102      	bne.n	800472e <HAL_UARTEx_RxEventCallback+0x52>
        	 rx_ox_flag = 1;
 8004728:	4b0b      	ldr	r3, [pc, #44]	@ (8004758 <HAL_UARTEx_RxEventCallback+0x7c>)
 800472a:	2201      	movs	r2, #1
 800472c:	701a      	strb	r2, [r3, #0]
}
 800472e:	bf00      	nop
 8004730:	370c      	adds	r7, #12
 8004732:	46bd      	mov	sp, r7
 8004734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004738:	4770      	bx	lr
 800473a:	bf00      	nop
 800473c:	40011400 	.word	0x40011400
 8004740:	24000ac1 	.word	0x24000ac1
 8004744:	40004800 	.word	0x40004800
 8004748:	240008ac 	.word	0x240008ac
 800474c:	40007800 	.word	0x40007800
 8004750:	24000d4d 	.word	0x24000d4d
 8004754:	40004c00 	.word	0x40004c00
 8004758:	24000699 	.word	0x24000699

0800475c <HAL_UART_TxCpltCallback>:

// ================= 发送完成回调 =================
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800475c:	b480      	push	{r7}
 800475e:	b083      	sub	sp, #12
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART6)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	4a17      	ldr	r2, [pc, #92]	@ (80047c8 <HAL_UART_TxCpltCallback+0x6c>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d103      	bne.n	8004776 <HAL_UART_TxCpltCallback+0x1a>
    {
        tx_pump_flag = 1;
 800476e:	4b17      	ldr	r3, [pc, #92]	@ (80047cc <HAL_UART_TxCpltCallback+0x70>)
 8004770:	2201      	movs	r2, #1
 8004772:	701a      	strb	r2, [r3, #0]
    else if(huart->Instance == USART1)
    {
        tx_busy = 0;  // 标记空闲
    }

}
 8004774:	e022      	b.n	80047bc <HAL_UART_TxCpltCallback+0x60>
    else if (huart->Instance == USART3)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a15      	ldr	r2, [pc, #84]	@ (80047d0 <HAL_UART_TxCpltCallback+0x74>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d103      	bne.n	8004788 <HAL_UART_TxCpltCallback+0x2c>
            tx_ph_flag = 1;
 8004780:	4b14      	ldr	r3, [pc, #80]	@ (80047d4 <HAL_UART_TxCpltCallback+0x78>)
 8004782:	2201      	movs	r2, #1
 8004784:	701a      	strb	r2, [r3, #0]
}
 8004786:	e019      	b.n	80047bc <HAL_UART_TxCpltCallback+0x60>
    else if (huart->Instance == UART7)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a12      	ldr	r2, [pc, #72]	@ (80047d8 <HAL_UART_TxCpltCallback+0x7c>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d103      	bne.n	800479a <HAL_UART_TxCpltCallback+0x3e>
                tx_stir_flag = 1;
 8004792:	4b12      	ldr	r3, [pc, #72]	@ (80047dc <HAL_UART_TxCpltCallback+0x80>)
 8004794:	2201      	movs	r2, #1
 8004796:	701a      	strb	r2, [r3, #0]
}
 8004798:	e010      	b.n	80047bc <HAL_UART_TxCpltCallback+0x60>
    else if (huart->Instance == UART4)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4a10      	ldr	r2, [pc, #64]	@ (80047e0 <HAL_UART_TxCpltCallback+0x84>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d103      	bne.n	80047ac <HAL_UART_TxCpltCallback+0x50>
                    tx_ox_flag = 1;
 80047a4:	4b0f      	ldr	r3, [pc, #60]	@ (80047e4 <HAL_UART_TxCpltCallback+0x88>)
 80047a6:	2201      	movs	r2, #1
 80047a8:	701a      	strb	r2, [r3, #0]
}
 80047aa:	e007      	b.n	80047bc <HAL_UART_TxCpltCallback+0x60>
    else if(huart->Instance == USART1)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a0d      	ldr	r2, [pc, #52]	@ (80047e8 <HAL_UART_TxCpltCallback+0x8c>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d102      	bne.n	80047bc <HAL_UART_TxCpltCallback+0x60>
        tx_busy = 0;  // 标记空闲
 80047b6:	4b0d      	ldr	r3, [pc, #52]	@ (80047ec <HAL_UART_TxCpltCallback+0x90>)
 80047b8:	2200      	movs	r2, #0
 80047ba:	701a      	strb	r2, [r3, #0]
}
 80047bc:	bf00      	nop
 80047be:	370c      	adds	r7, #12
 80047c0:	46bd      	mov	sp, r7
 80047c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c6:	4770      	bx	lr
 80047c8:	40011400 	.word	0x40011400
 80047cc:	24000ac0 	.word	0x24000ac0
 80047d0:	40004800 	.word	0x40004800
 80047d4:	240008ad 	.word	0x240008ad
 80047d8:	40007800 	.word	0x40007800
 80047dc:	24000d4c 	.word	0x24000d4c
 80047e0:	40004c00 	.word	0x40004c00
 80047e4:	24000698 	.word	0x24000698
 80047e8:	40011000 	.word	0x40011000
 80047ec:	24000414 	.word	0x24000414

080047f0 <MX_UART4_Init>:
DMA_HandleTypeDef hdma_usart6_rx;
DMA_HandleTypeDef hdma_usart6_tx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80047f4:	4b22      	ldr	r3, [pc, #136]	@ (8004880 <MX_UART4_Init+0x90>)
 80047f6:	4a23      	ldr	r2, [pc, #140]	@ (8004884 <MX_UART4_Init+0x94>)
 80047f8:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 80047fa:	4b21      	ldr	r3, [pc, #132]	@ (8004880 <MX_UART4_Init+0x90>)
 80047fc:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8004800:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8004802:	4b1f      	ldr	r3, [pc, #124]	@ (8004880 <MX_UART4_Init+0x90>)
 8004804:	2200      	movs	r2, #0
 8004806:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8004808:	4b1d      	ldr	r3, [pc, #116]	@ (8004880 <MX_UART4_Init+0x90>)
 800480a:	2200      	movs	r2, #0
 800480c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800480e:	4b1c      	ldr	r3, [pc, #112]	@ (8004880 <MX_UART4_Init+0x90>)
 8004810:	2200      	movs	r2, #0
 8004812:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8004814:	4b1a      	ldr	r3, [pc, #104]	@ (8004880 <MX_UART4_Init+0x90>)
 8004816:	220c      	movs	r2, #12
 8004818:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800481a:	4b19      	ldr	r3, [pc, #100]	@ (8004880 <MX_UART4_Init+0x90>)
 800481c:	2200      	movs	r2, #0
 800481e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8004820:	4b17      	ldr	r3, [pc, #92]	@ (8004880 <MX_UART4_Init+0x90>)
 8004822:	2200      	movs	r2, #0
 8004824:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004826:	4b16      	ldr	r3, [pc, #88]	@ (8004880 <MX_UART4_Init+0x90>)
 8004828:	2200      	movs	r2, #0
 800482a:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800482c:	4b14      	ldr	r3, [pc, #80]	@ (8004880 <MX_UART4_Init+0x90>)
 800482e:	2200      	movs	r2, #0
 8004830:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004832:	4b13      	ldr	r3, [pc, #76]	@ (8004880 <MX_UART4_Init+0x90>)
 8004834:	2200      	movs	r2, #0
 8004836:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8004838:	4811      	ldr	r0, [pc, #68]	@ (8004880 <MX_UART4_Init+0x90>)
 800483a:	f00a fdf9 	bl	800f430 <HAL_UART_Init>
 800483e:	4603      	mov	r3, r0
 8004840:	2b00      	cmp	r3, #0
 8004842:	d001      	beq.n	8004848 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8004844:	f7fd fd51 	bl	80022ea <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004848:	2100      	movs	r1, #0
 800484a:	480d      	ldr	r0, [pc, #52]	@ (8004880 <MX_UART4_Init+0x90>)
 800484c:	f00c fd0e 	bl	801126c <HAL_UARTEx_SetTxFifoThreshold>
 8004850:	4603      	mov	r3, r0
 8004852:	2b00      	cmp	r3, #0
 8004854:	d001      	beq.n	800485a <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8004856:	f7fd fd48 	bl	80022ea <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800485a:	2100      	movs	r1, #0
 800485c:	4808      	ldr	r0, [pc, #32]	@ (8004880 <MX_UART4_Init+0x90>)
 800485e:	f00c fd43 	bl	80112e8 <HAL_UARTEx_SetRxFifoThreshold>
 8004862:	4603      	mov	r3, r0
 8004864:	2b00      	cmp	r3, #0
 8004866:	d001      	beq.n	800486c <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8004868:	f7fd fd3f 	bl	80022ea <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 800486c:	4804      	ldr	r0, [pc, #16]	@ (8004880 <MX_UART4_Init+0x90>)
 800486e:	f00c fcc4 	bl	80111fa <HAL_UARTEx_DisableFifoMode>
 8004872:	4603      	mov	r3, r0
 8004874:	2b00      	cmp	r3, #0
 8004876:	d001      	beq.n	800487c <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8004878:	f7fd fd37 	bl	80022ea <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800487c:	bf00      	nop
 800487e:	bd80      	pop	{r7, pc}
 8004880:	24000da0 	.word	0x24000da0
 8004884:	40004c00 	.word	0x40004c00

08004888 <MX_UART7_Init>:
/* UART7 init function */
void MX_UART7_Init(void)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 800488c:	4b22      	ldr	r3, [pc, #136]	@ (8004918 <MX_UART7_Init+0x90>)
 800488e:	4a23      	ldr	r2, [pc, #140]	@ (800491c <MX_UART7_Init+0x94>)
 8004890:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 19200;
 8004892:	4b21      	ldr	r3, [pc, #132]	@ (8004918 <MX_UART7_Init+0x90>)
 8004894:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8004898:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 800489a:	4b1f      	ldr	r3, [pc, #124]	@ (8004918 <MX_UART7_Init+0x90>)
 800489c:	2200      	movs	r2, #0
 800489e:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 80048a0:	4b1d      	ldr	r3, [pc, #116]	@ (8004918 <MX_UART7_Init+0x90>)
 80048a2:	2200      	movs	r2, #0
 80048a4:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 80048a6:	4b1c      	ldr	r3, [pc, #112]	@ (8004918 <MX_UART7_Init+0x90>)
 80048a8:	2200      	movs	r2, #0
 80048aa:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 80048ac:	4b1a      	ldr	r3, [pc, #104]	@ (8004918 <MX_UART7_Init+0x90>)
 80048ae:	220c      	movs	r2, #12
 80048b0:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80048b2:	4b19      	ldr	r3, [pc, #100]	@ (8004918 <MX_UART7_Init+0x90>)
 80048b4:	2200      	movs	r2, #0
 80048b6:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 80048b8:	4b17      	ldr	r3, [pc, #92]	@ (8004918 <MX_UART7_Init+0x90>)
 80048ba:	2200      	movs	r2, #0
 80048bc:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80048be:	4b16      	ldr	r3, [pc, #88]	@ (8004918 <MX_UART7_Init+0x90>)
 80048c0:	2200      	movs	r2, #0
 80048c2:	621a      	str	r2, [r3, #32]
  huart7.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80048c4:	4b14      	ldr	r3, [pc, #80]	@ (8004918 <MX_UART7_Init+0x90>)
 80048c6:	2200      	movs	r2, #0
 80048c8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80048ca:	4b13      	ldr	r3, [pc, #76]	@ (8004918 <MX_UART7_Init+0x90>)
 80048cc:	2200      	movs	r2, #0
 80048ce:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart7) != HAL_OK)
 80048d0:	4811      	ldr	r0, [pc, #68]	@ (8004918 <MX_UART7_Init+0x90>)
 80048d2:	f00a fdad 	bl	800f430 <HAL_UART_Init>
 80048d6:	4603      	mov	r3, r0
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d001      	beq.n	80048e0 <MX_UART7_Init+0x58>
  {
    Error_Handler();
 80048dc:	f7fd fd05 	bl	80022ea <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart7, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80048e0:	2100      	movs	r1, #0
 80048e2:	480d      	ldr	r0, [pc, #52]	@ (8004918 <MX_UART7_Init+0x90>)
 80048e4:	f00c fcc2 	bl	801126c <HAL_UARTEx_SetTxFifoThreshold>
 80048e8:	4603      	mov	r3, r0
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d001      	beq.n	80048f2 <MX_UART7_Init+0x6a>
  {
    Error_Handler();
 80048ee:	f7fd fcfc 	bl	80022ea <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart7, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80048f2:	2100      	movs	r1, #0
 80048f4:	4808      	ldr	r0, [pc, #32]	@ (8004918 <MX_UART7_Init+0x90>)
 80048f6:	f00c fcf7 	bl	80112e8 <HAL_UARTEx_SetRxFifoThreshold>
 80048fa:	4603      	mov	r3, r0
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d001      	beq.n	8004904 <MX_UART7_Init+0x7c>
  {
    Error_Handler();
 8004900:	f7fd fcf3 	bl	80022ea <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart7) != HAL_OK)
 8004904:	4804      	ldr	r0, [pc, #16]	@ (8004918 <MX_UART7_Init+0x90>)
 8004906:	f00c fc78 	bl	80111fa <HAL_UARTEx_DisableFifoMode>
 800490a:	4603      	mov	r3, r0
 800490c:	2b00      	cmp	r3, #0
 800490e:	d001      	beq.n	8004914 <MX_UART7_Init+0x8c>
  {
    Error_Handler();
 8004910:	f7fd fceb 	bl	80022ea <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 8004914:	bf00      	nop
 8004916:	bd80      	pop	{r7, pc}
 8004918:	24000e34 	.word	0x24000e34
 800491c:	40007800 	.word	0x40007800

08004920 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004924:	4b22      	ldr	r3, [pc, #136]	@ (80049b0 <MX_USART1_UART_Init+0x90>)
 8004926:	4a23      	ldr	r2, [pc, #140]	@ (80049b4 <MX_USART1_UART_Init+0x94>)
 8004928:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800492a:	4b21      	ldr	r3, [pc, #132]	@ (80049b0 <MX_USART1_UART_Init+0x90>)
 800492c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004930:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004932:	4b1f      	ldr	r3, [pc, #124]	@ (80049b0 <MX_USART1_UART_Init+0x90>)
 8004934:	2200      	movs	r2, #0
 8004936:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004938:	4b1d      	ldr	r3, [pc, #116]	@ (80049b0 <MX_USART1_UART_Init+0x90>)
 800493a:	2200      	movs	r2, #0
 800493c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800493e:	4b1c      	ldr	r3, [pc, #112]	@ (80049b0 <MX_USART1_UART_Init+0x90>)
 8004940:	2200      	movs	r2, #0
 8004942:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004944:	4b1a      	ldr	r3, [pc, #104]	@ (80049b0 <MX_USART1_UART_Init+0x90>)
 8004946:	220c      	movs	r2, #12
 8004948:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800494a:	4b19      	ldr	r3, [pc, #100]	@ (80049b0 <MX_USART1_UART_Init+0x90>)
 800494c:	2200      	movs	r2, #0
 800494e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004950:	4b17      	ldr	r3, [pc, #92]	@ (80049b0 <MX_USART1_UART_Init+0x90>)
 8004952:	2200      	movs	r2, #0
 8004954:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004956:	4b16      	ldr	r3, [pc, #88]	@ (80049b0 <MX_USART1_UART_Init+0x90>)
 8004958:	2200      	movs	r2, #0
 800495a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800495c:	4b14      	ldr	r3, [pc, #80]	@ (80049b0 <MX_USART1_UART_Init+0x90>)
 800495e:	2200      	movs	r2, #0
 8004960:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004962:	4b13      	ldr	r3, [pc, #76]	@ (80049b0 <MX_USART1_UART_Init+0x90>)
 8004964:	2200      	movs	r2, #0
 8004966:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004968:	4811      	ldr	r0, [pc, #68]	@ (80049b0 <MX_USART1_UART_Init+0x90>)
 800496a:	f00a fd61 	bl	800f430 <HAL_UART_Init>
 800496e:	4603      	mov	r3, r0
 8004970:	2b00      	cmp	r3, #0
 8004972:	d001      	beq.n	8004978 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8004974:	f7fd fcb9 	bl	80022ea <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004978:	2100      	movs	r1, #0
 800497a:	480d      	ldr	r0, [pc, #52]	@ (80049b0 <MX_USART1_UART_Init+0x90>)
 800497c:	f00c fc76 	bl	801126c <HAL_UARTEx_SetTxFifoThreshold>
 8004980:	4603      	mov	r3, r0
 8004982:	2b00      	cmp	r3, #0
 8004984:	d001      	beq.n	800498a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8004986:	f7fd fcb0 	bl	80022ea <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800498a:	2100      	movs	r1, #0
 800498c:	4808      	ldr	r0, [pc, #32]	@ (80049b0 <MX_USART1_UART_Init+0x90>)
 800498e:	f00c fcab 	bl	80112e8 <HAL_UARTEx_SetRxFifoThreshold>
 8004992:	4603      	mov	r3, r0
 8004994:	2b00      	cmp	r3, #0
 8004996:	d001      	beq.n	800499c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8004998:	f7fd fca7 	bl	80022ea <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800499c:	4804      	ldr	r0, [pc, #16]	@ (80049b0 <MX_USART1_UART_Init+0x90>)
 800499e:	f00c fc2c 	bl	80111fa <HAL_UARTEx_DisableFifoMode>
 80049a2:	4603      	mov	r3, r0
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d001      	beq.n	80049ac <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80049a8:	f7fd fc9f 	bl	80022ea <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80049ac:	bf00      	nop
 80049ae:	bd80      	pop	{r7, pc}
 80049b0:	24000ec8 	.word	0x24000ec8
 80049b4:	40011000 	.word	0x40011000

080049b8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80049bc:	4b22      	ldr	r3, [pc, #136]	@ (8004a48 <MX_USART3_UART_Init+0x90>)
 80049be:	4a23      	ldr	r2, [pc, #140]	@ (8004a4c <MX_USART3_UART_Init+0x94>)
 80049c0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 38400;
 80049c2:	4b21      	ldr	r3, [pc, #132]	@ (8004a48 <MX_USART3_UART_Init+0x90>)
 80049c4:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 80049c8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80049ca:	4b1f      	ldr	r3, [pc, #124]	@ (8004a48 <MX_USART3_UART_Init+0x90>)
 80049cc:	2200      	movs	r2, #0
 80049ce:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80049d0:	4b1d      	ldr	r3, [pc, #116]	@ (8004a48 <MX_USART3_UART_Init+0x90>)
 80049d2:	2200      	movs	r2, #0
 80049d4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80049d6:	4b1c      	ldr	r3, [pc, #112]	@ (8004a48 <MX_USART3_UART_Init+0x90>)
 80049d8:	2200      	movs	r2, #0
 80049da:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80049dc:	4b1a      	ldr	r3, [pc, #104]	@ (8004a48 <MX_USART3_UART_Init+0x90>)
 80049de:	220c      	movs	r2, #12
 80049e0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80049e2:	4b19      	ldr	r3, [pc, #100]	@ (8004a48 <MX_USART3_UART_Init+0x90>)
 80049e4:	2200      	movs	r2, #0
 80049e6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80049e8:	4b17      	ldr	r3, [pc, #92]	@ (8004a48 <MX_USART3_UART_Init+0x90>)
 80049ea:	2200      	movs	r2, #0
 80049ec:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80049ee:	4b16      	ldr	r3, [pc, #88]	@ (8004a48 <MX_USART3_UART_Init+0x90>)
 80049f0:	2200      	movs	r2, #0
 80049f2:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80049f4:	4b14      	ldr	r3, [pc, #80]	@ (8004a48 <MX_USART3_UART_Init+0x90>)
 80049f6:	2200      	movs	r2, #0
 80049f8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80049fa:	4b13      	ldr	r3, [pc, #76]	@ (8004a48 <MX_USART3_UART_Init+0x90>)
 80049fc:	2200      	movs	r2, #0
 80049fe:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004a00:	4811      	ldr	r0, [pc, #68]	@ (8004a48 <MX_USART3_UART_Init+0x90>)
 8004a02:	f00a fd15 	bl	800f430 <HAL_UART_Init>
 8004a06:	4603      	mov	r3, r0
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d001      	beq.n	8004a10 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8004a0c:	f7fd fc6d 	bl	80022ea <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004a10:	2100      	movs	r1, #0
 8004a12:	480d      	ldr	r0, [pc, #52]	@ (8004a48 <MX_USART3_UART_Init+0x90>)
 8004a14:	f00c fc2a 	bl	801126c <HAL_UARTEx_SetTxFifoThreshold>
 8004a18:	4603      	mov	r3, r0
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d001      	beq.n	8004a22 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8004a1e:	f7fd fc64 	bl	80022ea <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004a22:	2100      	movs	r1, #0
 8004a24:	4808      	ldr	r0, [pc, #32]	@ (8004a48 <MX_USART3_UART_Init+0x90>)
 8004a26:	f00c fc5f 	bl	80112e8 <HAL_UARTEx_SetRxFifoThreshold>
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d001      	beq.n	8004a34 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8004a30:	f7fd fc5b 	bl	80022ea <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8004a34:	4804      	ldr	r0, [pc, #16]	@ (8004a48 <MX_USART3_UART_Init+0x90>)
 8004a36:	f00c fbe0 	bl	80111fa <HAL_UARTEx_DisableFifoMode>
 8004a3a:	4603      	mov	r3, r0
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d001      	beq.n	8004a44 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8004a40:	f7fd fc53 	bl	80022ea <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8004a44:	bf00      	nop
 8004a46:	bd80      	pop	{r7, pc}
 8004a48:	24000f5c 	.word	0x24000f5c
 8004a4c:	40004800 	.word	0x40004800

08004a50 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8004a54:	4b22      	ldr	r3, [pc, #136]	@ (8004ae0 <MX_USART6_UART_Init+0x90>)
 8004a56:	4a23      	ldr	r2, [pc, #140]	@ (8004ae4 <MX_USART6_UART_Init+0x94>)
 8004a58:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8004a5a:	4b21      	ldr	r3, [pc, #132]	@ (8004ae0 <MX_USART6_UART_Init+0x90>)
 8004a5c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004a60:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8004a62:	4b1f      	ldr	r3, [pc, #124]	@ (8004ae0 <MX_USART6_UART_Init+0x90>)
 8004a64:	2200      	movs	r2, #0
 8004a66:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8004a68:	4b1d      	ldr	r3, [pc, #116]	@ (8004ae0 <MX_USART6_UART_Init+0x90>)
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8004a6e:	4b1c      	ldr	r3, [pc, #112]	@ (8004ae0 <MX_USART6_UART_Init+0x90>)
 8004a70:	2200      	movs	r2, #0
 8004a72:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8004a74:	4b1a      	ldr	r3, [pc, #104]	@ (8004ae0 <MX_USART6_UART_Init+0x90>)
 8004a76:	220c      	movs	r2, #12
 8004a78:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004a7a:	4b19      	ldr	r3, [pc, #100]	@ (8004ae0 <MX_USART6_UART_Init+0x90>)
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8004a80:	4b17      	ldr	r3, [pc, #92]	@ (8004ae0 <MX_USART6_UART_Init+0x90>)
 8004a82:	2200      	movs	r2, #0
 8004a84:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004a86:	4b16      	ldr	r3, [pc, #88]	@ (8004ae0 <MX_USART6_UART_Init+0x90>)
 8004a88:	2200      	movs	r2, #0
 8004a8a:	621a      	str	r2, [r3, #32]
  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004a8c:	4b14      	ldr	r3, [pc, #80]	@ (8004ae0 <MX_USART6_UART_Init+0x90>)
 8004a8e:	2200      	movs	r2, #0
 8004a90:	625a      	str	r2, [r3, #36]	@ 0x24
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004a92:	4b13      	ldr	r3, [pc, #76]	@ (8004ae0 <MX_USART6_UART_Init+0x90>)
 8004a94:	2200      	movs	r2, #0
 8004a96:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8004a98:	4811      	ldr	r0, [pc, #68]	@ (8004ae0 <MX_USART6_UART_Init+0x90>)
 8004a9a:	f00a fcc9 	bl	800f430 <HAL_UART_Init>
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d001      	beq.n	8004aa8 <MX_USART6_UART_Init+0x58>
  {
    Error_Handler();
 8004aa4:	f7fd fc21 	bl	80022ea <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004aa8:	2100      	movs	r1, #0
 8004aaa:	480d      	ldr	r0, [pc, #52]	@ (8004ae0 <MX_USART6_UART_Init+0x90>)
 8004aac:	f00c fbde 	bl	801126c <HAL_UARTEx_SetTxFifoThreshold>
 8004ab0:	4603      	mov	r3, r0
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d001      	beq.n	8004aba <MX_USART6_UART_Init+0x6a>
  {
    Error_Handler();
 8004ab6:	f7fd fc18 	bl	80022ea <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004aba:	2100      	movs	r1, #0
 8004abc:	4808      	ldr	r0, [pc, #32]	@ (8004ae0 <MX_USART6_UART_Init+0x90>)
 8004abe:	f00c fc13 	bl	80112e8 <HAL_UARTEx_SetRxFifoThreshold>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d001      	beq.n	8004acc <MX_USART6_UART_Init+0x7c>
  {
    Error_Handler();
 8004ac8:	f7fd fc0f 	bl	80022ea <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 8004acc:	4804      	ldr	r0, [pc, #16]	@ (8004ae0 <MX_USART6_UART_Init+0x90>)
 8004ace:	f00c fb94 	bl	80111fa <HAL_UARTEx_DisableFifoMode>
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d001      	beq.n	8004adc <MX_USART6_UART_Init+0x8c>
  {
    Error_Handler();
 8004ad8:	f7fd fc07 	bl	80022ea <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8004adc:	bf00      	nop
 8004ade:	bd80      	pop	{r7, pc}
 8004ae0:	24000ff0 	.word	0x24000ff0
 8004ae4:	40011400 	.word	0x40011400

08004ae8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b0c2      	sub	sp, #264	@ 0x108
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004af2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004af6:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004af8:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8004afc:	2200      	movs	r2, #0
 8004afe:	601a      	str	r2, [r3, #0]
 8004b00:	605a      	str	r2, [r3, #4]
 8004b02:	609a      	str	r2, [r3, #8]
 8004b04:	60da      	str	r2, [r3, #12]
 8004b06:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004b08:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004b0c:	22c0      	movs	r2, #192	@ 0xc0
 8004b0e:	2100      	movs	r1, #0
 8004b10:	4618      	mov	r0, r3
 8004b12:	f00d fd39 	bl	8012588 <memset>
  if(uartHandle->Instance==UART4)
 8004b16:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004b1a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	4a5f      	ldr	r2, [pc, #380]	@ (8004ca0 <HAL_UART_MspInit+0x1b8>)
 8004b24:	4293      	cmp	r3, r2
 8004b26:	f040 80c9 	bne.w	8004cbc <HAL_UART_MspInit+0x1d4>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8004b2a:	f04f 0202 	mov.w	r2, #2
 8004b2e:	f04f 0300 	mov.w	r3, #0
 8004b32:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8004b36:	2300      	movs	r3, #0
 8004b38:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004b3c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004b40:	4618      	mov	r0, r3
 8004b42:	f006 fb5f 	bl	800b204 <HAL_RCCEx_PeriphCLKConfig>
 8004b46:	4603      	mov	r3, r0
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d001      	beq.n	8004b50 <HAL_UART_MspInit+0x68>
    {
      Error_Handler();
 8004b4c:	f7fd fbcd 	bl	80022ea <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8004b50:	4b54      	ldr	r3, [pc, #336]	@ (8004ca4 <HAL_UART_MspInit+0x1bc>)
 8004b52:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004b56:	4a53      	ldr	r2, [pc, #332]	@ (8004ca4 <HAL_UART_MspInit+0x1bc>)
 8004b58:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004b5c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004b60:	4b50      	ldr	r3, [pc, #320]	@ (8004ca4 <HAL_UART_MspInit+0x1bc>)
 8004b62:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004b66:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004b6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004b6e:	4b4d      	ldr	r3, [pc, #308]	@ (8004ca4 <HAL_UART_MspInit+0x1bc>)
 8004b70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004b74:	4a4b      	ldr	r2, [pc, #300]	@ (8004ca4 <HAL_UART_MspInit+0x1bc>)
 8004b76:	f043 0304 	orr.w	r3, r3, #4
 8004b7a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004b7e:	4b49      	ldr	r3, [pc, #292]	@ (8004ca4 <HAL_UART_MspInit+0x1bc>)
 8004b80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004b84:	f003 0304 	and.w	r3, r3, #4
 8004b88:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004b8c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004b90:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b94:	2302      	movs	r3, #2
 8004b96:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8004ba6:	2308      	movs	r3, #8
 8004ba8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004bac:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8004bb0:	4619      	mov	r1, r3
 8004bb2:	483d      	ldr	r0, [pc, #244]	@ (8004ca8 <HAL_UART_MspInit+0x1c0>)
 8004bb4:	f005 f93c 	bl	8009e30 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream4;
 8004bb8:	4b3c      	ldr	r3, [pc, #240]	@ (8004cac <HAL_UART_MspInit+0x1c4>)
 8004bba:	4a3d      	ldr	r2, [pc, #244]	@ (8004cb0 <HAL_UART_MspInit+0x1c8>)
 8004bbc:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 8004bbe:	4b3b      	ldr	r3, [pc, #236]	@ (8004cac <HAL_UART_MspInit+0x1c4>)
 8004bc0:	223f      	movs	r2, #63	@ 0x3f
 8004bc2:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004bc4:	4b39      	ldr	r3, [pc, #228]	@ (8004cac <HAL_UART_MspInit+0x1c4>)
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004bca:	4b38      	ldr	r3, [pc, #224]	@ (8004cac <HAL_UART_MspInit+0x1c4>)
 8004bcc:	2200      	movs	r2, #0
 8004bce:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004bd0:	4b36      	ldr	r3, [pc, #216]	@ (8004cac <HAL_UART_MspInit+0x1c4>)
 8004bd2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004bd6:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004bd8:	4b34      	ldr	r3, [pc, #208]	@ (8004cac <HAL_UART_MspInit+0x1c4>)
 8004bda:	2200      	movs	r2, #0
 8004bdc:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004bde:	4b33      	ldr	r3, [pc, #204]	@ (8004cac <HAL_UART_MspInit+0x1c4>)
 8004be0:	2200      	movs	r2, #0
 8004be2:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8004be4:	4b31      	ldr	r3, [pc, #196]	@ (8004cac <HAL_UART_MspInit+0x1c4>)
 8004be6:	2200      	movs	r2, #0
 8004be8:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004bea:	4b30      	ldr	r3, [pc, #192]	@ (8004cac <HAL_UART_MspInit+0x1c4>)
 8004bec:	2200      	movs	r2, #0
 8004bee:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004bf0:	4b2e      	ldr	r3, [pc, #184]	@ (8004cac <HAL_UART_MspInit+0x1c4>)
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8004bf6:	482d      	ldr	r0, [pc, #180]	@ (8004cac <HAL_UART_MspInit+0x1c4>)
 8004bf8:	f002 fade 	bl	80071b8 <HAL_DMA_Init>
 8004bfc:	4603      	mov	r3, r0
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d001      	beq.n	8004c06 <HAL_UART_MspInit+0x11e>
    {
      Error_Handler();
 8004c02:	f7fd fb72 	bl	80022ea <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 8004c06:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004c0a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4a26      	ldr	r2, [pc, #152]	@ (8004cac <HAL_UART_MspInit+0x1c4>)
 8004c12:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8004c16:	4a25      	ldr	r2, [pc, #148]	@ (8004cac <HAL_UART_MspInit+0x1c4>)
 8004c18:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004c1c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream5;
 8004c24:	4b23      	ldr	r3, [pc, #140]	@ (8004cb4 <HAL_UART_MspInit+0x1cc>)
 8004c26:	4a24      	ldr	r2, [pc, #144]	@ (8004cb8 <HAL_UART_MspInit+0x1d0>)
 8004c28:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_UART4_TX;
 8004c2a:	4b22      	ldr	r3, [pc, #136]	@ (8004cb4 <HAL_UART_MspInit+0x1cc>)
 8004c2c:	2240      	movs	r2, #64	@ 0x40
 8004c2e:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004c30:	4b20      	ldr	r3, [pc, #128]	@ (8004cb4 <HAL_UART_MspInit+0x1cc>)
 8004c32:	2240      	movs	r2, #64	@ 0x40
 8004c34:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004c36:	4b1f      	ldr	r3, [pc, #124]	@ (8004cb4 <HAL_UART_MspInit+0x1cc>)
 8004c38:	2200      	movs	r2, #0
 8004c3a:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004c3c:	4b1d      	ldr	r3, [pc, #116]	@ (8004cb4 <HAL_UART_MspInit+0x1cc>)
 8004c3e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004c42:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004c44:	4b1b      	ldr	r3, [pc, #108]	@ (8004cb4 <HAL_UART_MspInit+0x1cc>)
 8004c46:	2200      	movs	r2, #0
 8004c48:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004c4a:	4b1a      	ldr	r3, [pc, #104]	@ (8004cb4 <HAL_UART_MspInit+0x1cc>)
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8004c50:	4b18      	ldr	r3, [pc, #96]	@ (8004cb4 <HAL_UART_MspInit+0x1cc>)
 8004c52:	2200      	movs	r2, #0
 8004c54:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004c56:	4b17      	ldr	r3, [pc, #92]	@ (8004cb4 <HAL_UART_MspInit+0x1cc>)
 8004c58:	2200      	movs	r2, #0
 8004c5a:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004c5c:	4b15      	ldr	r3, [pc, #84]	@ (8004cb4 <HAL_UART_MspInit+0x1cc>)
 8004c5e:	2200      	movs	r2, #0
 8004c60:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8004c62:	4814      	ldr	r0, [pc, #80]	@ (8004cb4 <HAL_UART_MspInit+0x1cc>)
 8004c64:	f002 faa8 	bl	80071b8 <HAL_DMA_Init>
 8004c68:	4603      	mov	r3, r0
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d001      	beq.n	8004c72 <HAL_UART_MspInit+0x18a>
    {
      Error_Handler();
 8004c6e:	f7fd fb3c 	bl	80022ea <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 8004c72:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004c76:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4a0d      	ldr	r2, [pc, #52]	@ (8004cb4 <HAL_UART_MspInit+0x1cc>)
 8004c7e:	67da      	str	r2, [r3, #124]	@ 0x7c
 8004c80:	4a0c      	ldr	r2, [pc, #48]	@ (8004cb4 <HAL_UART_MspInit+0x1cc>)
 8004c82:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004c86:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8004c8e:	2200      	movs	r2, #0
 8004c90:	2100      	movs	r1, #0
 8004c92:	2034      	movs	r0, #52	@ 0x34
 8004c94:	f002 f9e3 	bl	800705e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8004c98:	2034      	movs	r0, #52	@ 0x34
 8004c9a:	f002 f9fa 	bl	8007092 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8004c9e:	e354      	b.n	800534a <HAL_UART_MspInit+0x862>
 8004ca0:	40004c00 	.word	0x40004c00
 8004ca4:	58024400 	.word	0x58024400
 8004ca8:	58020800 	.word	0x58020800
 8004cac:	24001084 	.word	0x24001084
 8004cb0:	40020070 	.word	0x40020070
 8004cb4:	240010fc 	.word	0x240010fc
 8004cb8:	40020088 	.word	0x40020088
  else if(uartHandle->Instance==UART7)
 8004cbc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004cc0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	4a5f      	ldr	r2, [pc, #380]	@ (8004e48 <HAL_UART_MspInit+0x360>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	f040 80ca 	bne.w	8004e64 <HAL_UART_MspInit+0x37c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 8004cd0:	f04f 0202 	mov.w	r2, #2
 8004cd4:	f04f 0300 	mov.w	r3, #0
 8004cd8:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8004cdc:	2300      	movs	r3, #0
 8004cde:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004ce2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	f006 fa8c 	bl	800b204 <HAL_RCCEx_PeriphCLKConfig>
 8004cec:	4603      	mov	r3, r0
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d001      	beq.n	8004cf6 <HAL_UART_MspInit+0x20e>
      Error_Handler();
 8004cf2:	f7fd fafa 	bl	80022ea <Error_Handler>
    __HAL_RCC_UART7_CLK_ENABLE();
 8004cf6:	4b55      	ldr	r3, [pc, #340]	@ (8004e4c <HAL_UART_MspInit+0x364>)
 8004cf8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004cfc:	4a53      	ldr	r2, [pc, #332]	@ (8004e4c <HAL_UART_MspInit+0x364>)
 8004cfe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004d02:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004d06:	4b51      	ldr	r3, [pc, #324]	@ (8004e4c <HAL_UART_MspInit+0x364>)
 8004d08:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004d0c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004d10:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004d14:	4b4d      	ldr	r3, [pc, #308]	@ (8004e4c <HAL_UART_MspInit+0x364>)
 8004d16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004d1a:	4a4c      	ldr	r2, [pc, #304]	@ (8004e4c <HAL_UART_MspInit+0x364>)
 8004d1c:	f043 0310 	orr.w	r3, r3, #16
 8004d20:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004d24:	4b49      	ldr	r3, [pc, #292]	@ (8004e4c <HAL_UART_MspInit+0x364>)
 8004d26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004d2a:	f003 0310 	and.w	r3, r3, #16
 8004d2e:	623b      	str	r3, [r7, #32]
 8004d30:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8004d32:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8004d36:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d3a:	2302      	movs	r3, #2
 8004d3c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d40:	2300      	movs	r3, #0
 8004d42:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d46:	2300      	movs	r3, #0
 8004d48:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
 8004d4c:	2307      	movs	r3, #7
 8004d4e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004d52:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8004d56:	4619      	mov	r1, r3
 8004d58:	483d      	ldr	r0, [pc, #244]	@ (8004e50 <HAL_UART_MspInit+0x368>)
 8004d5a:	f005 f869 	bl	8009e30 <HAL_GPIO_Init>
    hdma_uart7_rx.Instance = DMA2_Stream0;
 8004d5e:	4b3d      	ldr	r3, [pc, #244]	@ (8004e54 <HAL_UART_MspInit+0x36c>)
 8004d60:	4a3d      	ldr	r2, [pc, #244]	@ (8004e58 <HAL_UART_MspInit+0x370>)
 8004d62:	601a      	str	r2, [r3, #0]
    hdma_uart7_rx.Init.Request = DMA_REQUEST_UART7_RX;
 8004d64:	4b3b      	ldr	r3, [pc, #236]	@ (8004e54 <HAL_UART_MspInit+0x36c>)
 8004d66:	224f      	movs	r2, #79	@ 0x4f
 8004d68:	605a      	str	r2, [r3, #4]
    hdma_uart7_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004d6a:	4b3a      	ldr	r3, [pc, #232]	@ (8004e54 <HAL_UART_MspInit+0x36c>)
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	609a      	str	r2, [r3, #8]
    hdma_uart7_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004d70:	4b38      	ldr	r3, [pc, #224]	@ (8004e54 <HAL_UART_MspInit+0x36c>)
 8004d72:	2200      	movs	r2, #0
 8004d74:	60da      	str	r2, [r3, #12]
    hdma_uart7_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004d76:	4b37      	ldr	r3, [pc, #220]	@ (8004e54 <HAL_UART_MspInit+0x36c>)
 8004d78:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004d7c:	611a      	str	r2, [r3, #16]
    hdma_uart7_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004d7e:	4b35      	ldr	r3, [pc, #212]	@ (8004e54 <HAL_UART_MspInit+0x36c>)
 8004d80:	2200      	movs	r2, #0
 8004d82:	615a      	str	r2, [r3, #20]
    hdma_uart7_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004d84:	4b33      	ldr	r3, [pc, #204]	@ (8004e54 <HAL_UART_MspInit+0x36c>)
 8004d86:	2200      	movs	r2, #0
 8004d88:	619a      	str	r2, [r3, #24]
    hdma_uart7_rx.Init.Mode = DMA_NORMAL;
 8004d8a:	4b32      	ldr	r3, [pc, #200]	@ (8004e54 <HAL_UART_MspInit+0x36c>)
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	61da      	str	r2, [r3, #28]
    hdma_uart7_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004d90:	4b30      	ldr	r3, [pc, #192]	@ (8004e54 <HAL_UART_MspInit+0x36c>)
 8004d92:	2200      	movs	r2, #0
 8004d94:	621a      	str	r2, [r3, #32]
    hdma_uart7_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004d96:	4b2f      	ldr	r3, [pc, #188]	@ (8004e54 <HAL_UART_MspInit+0x36c>)
 8004d98:	2200      	movs	r2, #0
 8004d9a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart7_rx) != HAL_OK)
 8004d9c:	482d      	ldr	r0, [pc, #180]	@ (8004e54 <HAL_UART_MspInit+0x36c>)
 8004d9e:	f002 fa0b 	bl	80071b8 <HAL_DMA_Init>
 8004da2:	4603      	mov	r3, r0
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d001      	beq.n	8004dac <HAL_UART_MspInit+0x2c4>
      Error_Handler();
 8004da8:	f7fd fa9f 	bl	80022ea <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart7_rx);
 8004dac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004db0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a27      	ldr	r2, [pc, #156]	@ (8004e54 <HAL_UART_MspInit+0x36c>)
 8004db8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8004dbc:	4a25      	ldr	r2, [pc, #148]	@ (8004e54 <HAL_UART_MspInit+0x36c>)
 8004dbe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004dc2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_uart7_tx.Instance = DMA2_Stream1;
 8004dca:	4b24      	ldr	r3, [pc, #144]	@ (8004e5c <HAL_UART_MspInit+0x374>)
 8004dcc:	4a24      	ldr	r2, [pc, #144]	@ (8004e60 <HAL_UART_MspInit+0x378>)
 8004dce:	601a      	str	r2, [r3, #0]
    hdma_uart7_tx.Init.Request = DMA_REQUEST_UART7_TX;
 8004dd0:	4b22      	ldr	r3, [pc, #136]	@ (8004e5c <HAL_UART_MspInit+0x374>)
 8004dd2:	2250      	movs	r2, #80	@ 0x50
 8004dd4:	605a      	str	r2, [r3, #4]
    hdma_uart7_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004dd6:	4b21      	ldr	r3, [pc, #132]	@ (8004e5c <HAL_UART_MspInit+0x374>)
 8004dd8:	2240      	movs	r2, #64	@ 0x40
 8004dda:	609a      	str	r2, [r3, #8]
    hdma_uart7_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004ddc:	4b1f      	ldr	r3, [pc, #124]	@ (8004e5c <HAL_UART_MspInit+0x374>)
 8004dde:	2200      	movs	r2, #0
 8004de0:	60da      	str	r2, [r3, #12]
    hdma_uart7_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004de2:	4b1e      	ldr	r3, [pc, #120]	@ (8004e5c <HAL_UART_MspInit+0x374>)
 8004de4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004de8:	611a      	str	r2, [r3, #16]
    hdma_uart7_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004dea:	4b1c      	ldr	r3, [pc, #112]	@ (8004e5c <HAL_UART_MspInit+0x374>)
 8004dec:	2200      	movs	r2, #0
 8004dee:	615a      	str	r2, [r3, #20]
    hdma_uart7_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004df0:	4b1a      	ldr	r3, [pc, #104]	@ (8004e5c <HAL_UART_MspInit+0x374>)
 8004df2:	2200      	movs	r2, #0
 8004df4:	619a      	str	r2, [r3, #24]
    hdma_uart7_tx.Init.Mode = DMA_NORMAL;
 8004df6:	4b19      	ldr	r3, [pc, #100]	@ (8004e5c <HAL_UART_MspInit+0x374>)
 8004df8:	2200      	movs	r2, #0
 8004dfa:	61da      	str	r2, [r3, #28]
    hdma_uart7_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004dfc:	4b17      	ldr	r3, [pc, #92]	@ (8004e5c <HAL_UART_MspInit+0x374>)
 8004dfe:	2200      	movs	r2, #0
 8004e00:	621a      	str	r2, [r3, #32]
    hdma_uart7_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004e02:	4b16      	ldr	r3, [pc, #88]	@ (8004e5c <HAL_UART_MspInit+0x374>)
 8004e04:	2200      	movs	r2, #0
 8004e06:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart7_tx) != HAL_OK)
 8004e08:	4814      	ldr	r0, [pc, #80]	@ (8004e5c <HAL_UART_MspInit+0x374>)
 8004e0a:	f002 f9d5 	bl	80071b8 <HAL_DMA_Init>
 8004e0e:	4603      	mov	r3, r0
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d001      	beq.n	8004e18 <HAL_UART_MspInit+0x330>
      Error_Handler();
 8004e14:	f7fd fa69 	bl	80022ea <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart7_tx);
 8004e18:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004e1c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	4a0e      	ldr	r2, [pc, #56]	@ (8004e5c <HAL_UART_MspInit+0x374>)
 8004e24:	67da      	str	r2, [r3, #124]	@ 0x7c
 8004e26:	4a0d      	ldr	r2, [pc, #52]	@ (8004e5c <HAL_UART_MspInit+0x374>)
 8004e28:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004e2c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(UART7_IRQn, 0, 0);
 8004e34:	2200      	movs	r2, #0
 8004e36:	2100      	movs	r1, #0
 8004e38:	2052      	movs	r0, #82	@ 0x52
 8004e3a:	f002 f910 	bl	800705e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 8004e3e:	2052      	movs	r0, #82	@ 0x52
 8004e40:	f002 f927 	bl	8007092 <HAL_NVIC_EnableIRQ>
}
 8004e44:	e281      	b.n	800534a <HAL_UART_MspInit+0x862>
 8004e46:	bf00      	nop
 8004e48:	40007800 	.word	0x40007800
 8004e4c:	58024400 	.word	0x58024400
 8004e50:	58021000 	.word	0x58021000
 8004e54:	24001174 	.word	0x24001174
 8004e58:	40020410 	.word	0x40020410
 8004e5c:	240011ec 	.word	0x240011ec
 8004e60:	40020428 	.word	0x40020428
  else if(uartHandle->Instance==USART1)
 8004e64:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004e68:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a5f      	ldr	r2, [pc, #380]	@ (8004ff0 <HAL_UART_MspInit+0x508>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	f040 80ca 	bne.w	800500c <HAL_UART_MspInit+0x524>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004e78:	f04f 0201 	mov.w	r2, #1
 8004e7c:	f04f 0300 	mov.w	r3, #0
 8004e80:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8004e84:	2300      	movs	r3, #0
 8004e86:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004e8a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004e8e:	4618      	mov	r0, r3
 8004e90:	f006 f9b8 	bl	800b204 <HAL_RCCEx_PeriphCLKConfig>
 8004e94:	4603      	mov	r3, r0
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d001      	beq.n	8004e9e <HAL_UART_MspInit+0x3b6>
      Error_Handler();
 8004e9a:	f7fd fa26 	bl	80022ea <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8004e9e:	4b55      	ldr	r3, [pc, #340]	@ (8004ff4 <HAL_UART_MspInit+0x50c>)
 8004ea0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004ea4:	4a53      	ldr	r2, [pc, #332]	@ (8004ff4 <HAL_UART_MspInit+0x50c>)
 8004ea6:	f043 0310 	orr.w	r3, r3, #16
 8004eaa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004eae:	4b51      	ldr	r3, [pc, #324]	@ (8004ff4 <HAL_UART_MspInit+0x50c>)
 8004eb0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004eb4:	f003 0310 	and.w	r3, r3, #16
 8004eb8:	61fb      	str	r3, [r7, #28]
 8004eba:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ebc:	4b4d      	ldr	r3, [pc, #308]	@ (8004ff4 <HAL_UART_MspInit+0x50c>)
 8004ebe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004ec2:	4a4c      	ldr	r2, [pc, #304]	@ (8004ff4 <HAL_UART_MspInit+0x50c>)
 8004ec4:	f043 0301 	orr.w	r3, r3, #1
 8004ec8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004ecc:	4b49      	ldr	r3, [pc, #292]	@ (8004ff4 <HAL_UART_MspInit+0x50c>)
 8004ece:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004ed2:	f003 0301 	and.w	r3, r3, #1
 8004ed6:	61bb      	str	r3, [r7, #24]
 8004ed8:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004eda:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8004ede:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ee2:	2302      	movs	r3, #2
 8004ee4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ee8:	2300      	movs	r3, #0
 8004eea:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004eee:	2300      	movs	r3, #0
 8004ef0:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004ef4:	2307      	movs	r3, #7
 8004ef6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004efa:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8004efe:	4619      	mov	r1, r3
 8004f00:	483d      	ldr	r0, [pc, #244]	@ (8004ff8 <HAL_UART_MspInit+0x510>)
 8004f02:	f004 ff95 	bl	8009e30 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Stream2;
 8004f06:	4b3d      	ldr	r3, [pc, #244]	@ (8004ffc <HAL_UART_MspInit+0x514>)
 8004f08:	4a3d      	ldr	r2, [pc, #244]	@ (8005000 <HAL_UART_MspInit+0x518>)
 8004f0a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8004f0c:	4b3b      	ldr	r3, [pc, #236]	@ (8004ffc <HAL_UART_MspInit+0x514>)
 8004f0e:	2229      	movs	r2, #41	@ 0x29
 8004f10:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004f12:	4b3a      	ldr	r3, [pc, #232]	@ (8004ffc <HAL_UART_MspInit+0x514>)
 8004f14:	2200      	movs	r2, #0
 8004f16:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004f18:	4b38      	ldr	r3, [pc, #224]	@ (8004ffc <HAL_UART_MspInit+0x514>)
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004f1e:	4b37      	ldr	r3, [pc, #220]	@ (8004ffc <HAL_UART_MspInit+0x514>)
 8004f20:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004f24:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004f26:	4b35      	ldr	r3, [pc, #212]	@ (8004ffc <HAL_UART_MspInit+0x514>)
 8004f28:	2200      	movs	r2, #0
 8004f2a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004f2c:	4b33      	ldr	r3, [pc, #204]	@ (8004ffc <HAL_UART_MspInit+0x514>)
 8004f2e:	2200      	movs	r2, #0
 8004f30:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8004f32:	4b32      	ldr	r3, [pc, #200]	@ (8004ffc <HAL_UART_MspInit+0x514>)
 8004f34:	2200      	movs	r2, #0
 8004f36:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004f38:	4b30      	ldr	r3, [pc, #192]	@ (8004ffc <HAL_UART_MspInit+0x514>)
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004f3e:	4b2f      	ldr	r3, [pc, #188]	@ (8004ffc <HAL_UART_MspInit+0x514>)
 8004f40:	2200      	movs	r2, #0
 8004f42:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004f44:	482d      	ldr	r0, [pc, #180]	@ (8004ffc <HAL_UART_MspInit+0x514>)
 8004f46:	f002 f937 	bl	80071b8 <HAL_DMA_Init>
 8004f4a:	4603      	mov	r3, r0
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d001      	beq.n	8004f54 <HAL_UART_MspInit+0x46c>
      Error_Handler();
 8004f50:	f7fd f9cb 	bl	80022ea <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8004f54:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f58:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4a27      	ldr	r2, [pc, #156]	@ (8004ffc <HAL_UART_MspInit+0x514>)
 8004f60:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8004f64:	4a25      	ldr	r2, [pc, #148]	@ (8004ffc <HAL_UART_MspInit+0x514>)
 8004f66:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f6a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart1_tx.Instance = DMA1_Stream3;
 8004f72:	4b24      	ldr	r3, [pc, #144]	@ (8005004 <HAL_UART_MspInit+0x51c>)
 8004f74:	4a24      	ldr	r2, [pc, #144]	@ (8005008 <HAL_UART_MspInit+0x520>)
 8004f76:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8004f78:	4b22      	ldr	r3, [pc, #136]	@ (8005004 <HAL_UART_MspInit+0x51c>)
 8004f7a:	222a      	movs	r2, #42	@ 0x2a
 8004f7c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004f7e:	4b21      	ldr	r3, [pc, #132]	@ (8005004 <HAL_UART_MspInit+0x51c>)
 8004f80:	2240      	movs	r2, #64	@ 0x40
 8004f82:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004f84:	4b1f      	ldr	r3, [pc, #124]	@ (8005004 <HAL_UART_MspInit+0x51c>)
 8004f86:	2200      	movs	r2, #0
 8004f88:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004f8a:	4b1e      	ldr	r3, [pc, #120]	@ (8005004 <HAL_UART_MspInit+0x51c>)
 8004f8c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004f90:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004f92:	4b1c      	ldr	r3, [pc, #112]	@ (8005004 <HAL_UART_MspInit+0x51c>)
 8004f94:	2200      	movs	r2, #0
 8004f96:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004f98:	4b1a      	ldr	r3, [pc, #104]	@ (8005004 <HAL_UART_MspInit+0x51c>)
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8004f9e:	4b19      	ldr	r3, [pc, #100]	@ (8005004 <HAL_UART_MspInit+0x51c>)
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004fa4:	4b17      	ldr	r3, [pc, #92]	@ (8005004 <HAL_UART_MspInit+0x51c>)
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004faa:	4b16      	ldr	r3, [pc, #88]	@ (8005004 <HAL_UART_MspInit+0x51c>)
 8004fac:	2200      	movs	r2, #0
 8004fae:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8004fb0:	4814      	ldr	r0, [pc, #80]	@ (8005004 <HAL_UART_MspInit+0x51c>)
 8004fb2:	f002 f901 	bl	80071b8 <HAL_DMA_Init>
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d001      	beq.n	8004fc0 <HAL_UART_MspInit+0x4d8>
      Error_Handler();
 8004fbc:	f7fd f995 	bl	80022ea <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8004fc0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004fc4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	4a0e      	ldr	r2, [pc, #56]	@ (8005004 <HAL_UART_MspInit+0x51c>)
 8004fcc:	67da      	str	r2, [r3, #124]	@ 0x7c
 8004fce:	4a0d      	ldr	r2, [pc, #52]	@ (8005004 <HAL_UART_MspInit+0x51c>)
 8004fd0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004fd4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004fdc:	2200      	movs	r2, #0
 8004fde:	2100      	movs	r1, #0
 8004fe0:	2025      	movs	r0, #37	@ 0x25
 8004fe2:	f002 f83c 	bl	800705e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004fe6:	2025      	movs	r0, #37	@ 0x25
 8004fe8:	f002 f853 	bl	8007092 <HAL_NVIC_EnableIRQ>
}
 8004fec:	e1ad      	b.n	800534a <HAL_UART_MspInit+0x862>
 8004fee:	bf00      	nop
 8004ff0:	40011000 	.word	0x40011000
 8004ff4:	58024400 	.word	0x58024400
 8004ff8:	58020000 	.word	0x58020000
 8004ffc:	24001264 	.word	0x24001264
 8005000:	40020040 	.word	0x40020040
 8005004:	240012dc 	.word	0x240012dc
 8005008:	40020058 	.word	0x40020058
  else if(uartHandle->Instance==USART3)
 800500c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005010:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a5f      	ldr	r2, [pc, #380]	@ (8005198 <HAL_UART_MspInit+0x6b0>)
 800501a:	4293      	cmp	r3, r2
 800501c:	f040 80ca 	bne.w	80051b4 <HAL_UART_MspInit+0x6cc>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8005020:	f04f 0202 	mov.w	r2, #2
 8005024:	f04f 0300 	mov.w	r3, #0
 8005028:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800502c:	2300      	movs	r3, #0
 800502e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005032:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005036:	4618      	mov	r0, r3
 8005038:	f006 f8e4 	bl	800b204 <HAL_RCCEx_PeriphCLKConfig>
 800503c:	4603      	mov	r3, r0
 800503e:	2b00      	cmp	r3, #0
 8005040:	d001      	beq.n	8005046 <HAL_UART_MspInit+0x55e>
      Error_Handler();
 8005042:	f7fd f952 	bl	80022ea <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005046:	4b55      	ldr	r3, [pc, #340]	@ (800519c <HAL_UART_MspInit+0x6b4>)
 8005048:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800504c:	4a53      	ldr	r2, [pc, #332]	@ (800519c <HAL_UART_MspInit+0x6b4>)
 800504e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005052:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005056:	4b51      	ldr	r3, [pc, #324]	@ (800519c <HAL_UART_MspInit+0x6b4>)
 8005058:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800505c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005060:	617b      	str	r3, [r7, #20]
 8005062:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005064:	4b4d      	ldr	r3, [pc, #308]	@ (800519c <HAL_UART_MspInit+0x6b4>)
 8005066:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800506a:	4a4c      	ldr	r2, [pc, #304]	@ (800519c <HAL_UART_MspInit+0x6b4>)
 800506c:	f043 0308 	orr.w	r3, r3, #8
 8005070:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005074:	4b49      	ldr	r3, [pc, #292]	@ (800519c <HAL_UART_MspInit+0x6b4>)
 8005076:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800507a:	f003 0308 	and.w	r3, r3, #8
 800507e:	613b      	str	r3, [r7, #16]
 8005080:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005082:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8005086:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800508a:	2302      	movs	r3, #2
 800508c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005090:	2300      	movs	r3, #0
 8005092:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005096:	2300      	movs	r3, #0
 8005098:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800509c:	2307      	movs	r3, #7
 800509e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80050a2:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80050a6:	4619      	mov	r1, r3
 80050a8:	483d      	ldr	r0, [pc, #244]	@ (80051a0 <HAL_UART_MspInit+0x6b8>)
 80050aa:	f004 fec1 	bl	8009e30 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream6;
 80050ae:	4b3d      	ldr	r3, [pc, #244]	@ (80051a4 <HAL_UART_MspInit+0x6bc>)
 80050b0:	4a3d      	ldr	r2, [pc, #244]	@ (80051a8 <HAL_UART_MspInit+0x6c0>)
 80050b2:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 80050b4:	4b3b      	ldr	r3, [pc, #236]	@ (80051a4 <HAL_UART_MspInit+0x6bc>)
 80050b6:	222d      	movs	r2, #45	@ 0x2d
 80050b8:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80050ba:	4b3a      	ldr	r3, [pc, #232]	@ (80051a4 <HAL_UART_MspInit+0x6bc>)
 80050bc:	2200      	movs	r2, #0
 80050be:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80050c0:	4b38      	ldr	r3, [pc, #224]	@ (80051a4 <HAL_UART_MspInit+0x6bc>)
 80050c2:	2200      	movs	r2, #0
 80050c4:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80050c6:	4b37      	ldr	r3, [pc, #220]	@ (80051a4 <HAL_UART_MspInit+0x6bc>)
 80050c8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80050cc:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80050ce:	4b35      	ldr	r3, [pc, #212]	@ (80051a4 <HAL_UART_MspInit+0x6bc>)
 80050d0:	2200      	movs	r2, #0
 80050d2:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80050d4:	4b33      	ldr	r3, [pc, #204]	@ (80051a4 <HAL_UART_MspInit+0x6bc>)
 80050d6:	2200      	movs	r2, #0
 80050d8:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80050da:	4b32      	ldr	r3, [pc, #200]	@ (80051a4 <HAL_UART_MspInit+0x6bc>)
 80050dc:	2200      	movs	r2, #0
 80050de:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80050e0:	4b30      	ldr	r3, [pc, #192]	@ (80051a4 <HAL_UART_MspInit+0x6bc>)
 80050e2:	2200      	movs	r2, #0
 80050e4:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80050e6:	4b2f      	ldr	r3, [pc, #188]	@ (80051a4 <HAL_UART_MspInit+0x6bc>)
 80050e8:	2200      	movs	r2, #0
 80050ea:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80050ec:	482d      	ldr	r0, [pc, #180]	@ (80051a4 <HAL_UART_MspInit+0x6bc>)
 80050ee:	f002 f863 	bl	80071b8 <HAL_DMA_Init>
 80050f2:	4603      	mov	r3, r0
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d001      	beq.n	80050fc <HAL_UART_MspInit+0x614>
      Error_Handler();
 80050f8:	f7fd f8f7 	bl	80022ea <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80050fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005100:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	4a27      	ldr	r2, [pc, #156]	@ (80051a4 <HAL_UART_MspInit+0x6bc>)
 8005108:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800510c:	4a25      	ldr	r2, [pc, #148]	@ (80051a4 <HAL_UART_MspInit+0x6bc>)
 800510e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005112:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream7;
 800511a:	4b24      	ldr	r3, [pc, #144]	@ (80051ac <HAL_UART_MspInit+0x6c4>)
 800511c:	4a24      	ldr	r2, [pc, #144]	@ (80051b0 <HAL_UART_MspInit+0x6c8>)
 800511e:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8005120:	4b22      	ldr	r3, [pc, #136]	@ (80051ac <HAL_UART_MspInit+0x6c4>)
 8005122:	222e      	movs	r2, #46	@ 0x2e
 8005124:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005126:	4b21      	ldr	r3, [pc, #132]	@ (80051ac <HAL_UART_MspInit+0x6c4>)
 8005128:	2240      	movs	r2, #64	@ 0x40
 800512a:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800512c:	4b1f      	ldr	r3, [pc, #124]	@ (80051ac <HAL_UART_MspInit+0x6c4>)
 800512e:	2200      	movs	r2, #0
 8005130:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005132:	4b1e      	ldr	r3, [pc, #120]	@ (80051ac <HAL_UART_MspInit+0x6c4>)
 8005134:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005138:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800513a:	4b1c      	ldr	r3, [pc, #112]	@ (80051ac <HAL_UART_MspInit+0x6c4>)
 800513c:	2200      	movs	r2, #0
 800513e:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005140:	4b1a      	ldr	r3, [pc, #104]	@ (80051ac <HAL_UART_MspInit+0x6c4>)
 8005142:	2200      	movs	r2, #0
 8005144:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8005146:	4b19      	ldr	r3, [pc, #100]	@ (80051ac <HAL_UART_MspInit+0x6c4>)
 8005148:	2200      	movs	r2, #0
 800514a:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800514c:	4b17      	ldr	r3, [pc, #92]	@ (80051ac <HAL_UART_MspInit+0x6c4>)
 800514e:	2200      	movs	r2, #0
 8005150:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005152:	4b16      	ldr	r3, [pc, #88]	@ (80051ac <HAL_UART_MspInit+0x6c4>)
 8005154:	2200      	movs	r2, #0
 8005156:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8005158:	4814      	ldr	r0, [pc, #80]	@ (80051ac <HAL_UART_MspInit+0x6c4>)
 800515a:	f002 f82d 	bl	80071b8 <HAL_DMA_Init>
 800515e:	4603      	mov	r3, r0
 8005160:	2b00      	cmp	r3, #0
 8005162:	d001      	beq.n	8005168 <HAL_UART_MspInit+0x680>
      Error_Handler();
 8005164:	f7fd f8c1 	bl	80022ea <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8005168:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800516c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	4a0e      	ldr	r2, [pc, #56]	@ (80051ac <HAL_UART_MspInit+0x6c4>)
 8005174:	67da      	str	r2, [r3, #124]	@ 0x7c
 8005176:	4a0d      	ldr	r2, [pc, #52]	@ (80051ac <HAL_UART_MspInit+0x6c4>)
 8005178:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800517c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8005184:	2200      	movs	r2, #0
 8005186:	2100      	movs	r1, #0
 8005188:	2027      	movs	r0, #39	@ 0x27
 800518a:	f001 ff68 	bl	800705e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800518e:	2027      	movs	r0, #39	@ 0x27
 8005190:	f001 ff7f 	bl	8007092 <HAL_NVIC_EnableIRQ>
}
 8005194:	e0d9      	b.n	800534a <HAL_UART_MspInit+0x862>
 8005196:	bf00      	nop
 8005198:	40004800 	.word	0x40004800
 800519c:	58024400 	.word	0x58024400
 80051a0:	58020c00 	.word	0x58020c00
 80051a4:	24001354 	.word	0x24001354
 80051a8:	400200a0 	.word	0x400200a0
 80051ac:	240013cc 	.word	0x240013cc
 80051b0:	400200b8 	.word	0x400200b8
  else if(uartHandle->Instance==USART6)
 80051b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80051b8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a64      	ldr	r2, [pc, #400]	@ (8005354 <HAL_UART_MspInit+0x86c>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	f040 80c1 	bne.w	800534a <HAL_UART_MspInit+0x862>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 80051c8:	f04f 0201 	mov.w	r2, #1
 80051cc:	f04f 0300 	mov.w	r3, #0
 80051d0:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 80051d4:	2300      	movs	r3, #0
 80051d6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80051da:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80051de:	4618      	mov	r0, r3
 80051e0:	f006 f810 	bl	800b204 <HAL_RCCEx_PeriphCLKConfig>
 80051e4:	4603      	mov	r3, r0
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d001      	beq.n	80051ee <HAL_UART_MspInit+0x706>
      Error_Handler();
 80051ea:	f7fd f87e 	bl	80022ea <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 80051ee:	4b5a      	ldr	r3, [pc, #360]	@ (8005358 <HAL_UART_MspInit+0x870>)
 80051f0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80051f4:	4a58      	ldr	r2, [pc, #352]	@ (8005358 <HAL_UART_MspInit+0x870>)
 80051f6:	f043 0320 	orr.w	r3, r3, #32
 80051fa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80051fe:	4b56      	ldr	r3, [pc, #344]	@ (8005358 <HAL_UART_MspInit+0x870>)
 8005200:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005204:	f003 0320 	and.w	r3, r3, #32
 8005208:	60fb      	str	r3, [r7, #12]
 800520a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800520c:	4b52      	ldr	r3, [pc, #328]	@ (8005358 <HAL_UART_MspInit+0x870>)
 800520e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005212:	4a51      	ldr	r2, [pc, #324]	@ (8005358 <HAL_UART_MspInit+0x870>)
 8005214:	f043 0304 	orr.w	r3, r3, #4
 8005218:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800521c:	4b4e      	ldr	r3, [pc, #312]	@ (8005358 <HAL_UART_MspInit+0x870>)
 800521e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005222:	f003 0204 	and.w	r2, r3, #4
 8005226:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800522a:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800522e:	601a      	str	r2, [r3, #0]
 8005230:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005234:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8005238:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800523a:	23c0      	movs	r3, #192	@ 0xc0
 800523c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005240:	2302      	movs	r3, #2
 8005242:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005246:	2300      	movs	r3, #0
 8005248:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800524c:	2300      	movs	r3, #0
 800524e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 8005252:	2307      	movs	r3, #7
 8005254:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005258:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 800525c:	4619      	mov	r1, r3
 800525e:	483f      	ldr	r0, [pc, #252]	@ (800535c <HAL_UART_MspInit+0x874>)
 8005260:	f004 fde6 	bl	8009e30 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA1_Stream0;
 8005264:	4b3e      	ldr	r3, [pc, #248]	@ (8005360 <HAL_UART_MspInit+0x878>)
 8005266:	4a3f      	ldr	r2, [pc, #252]	@ (8005364 <HAL_UART_MspInit+0x87c>)
 8005268:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Request = DMA_REQUEST_USART6_RX;
 800526a:	4b3d      	ldr	r3, [pc, #244]	@ (8005360 <HAL_UART_MspInit+0x878>)
 800526c:	2247      	movs	r2, #71	@ 0x47
 800526e:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005270:	4b3b      	ldr	r3, [pc, #236]	@ (8005360 <HAL_UART_MspInit+0x878>)
 8005272:	2200      	movs	r2, #0
 8005274:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005276:	4b3a      	ldr	r3, [pc, #232]	@ (8005360 <HAL_UART_MspInit+0x878>)
 8005278:	2200      	movs	r2, #0
 800527a:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 800527c:	4b38      	ldr	r3, [pc, #224]	@ (8005360 <HAL_UART_MspInit+0x878>)
 800527e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005282:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005284:	4b36      	ldr	r3, [pc, #216]	@ (8005360 <HAL_UART_MspInit+0x878>)
 8005286:	2200      	movs	r2, #0
 8005288:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800528a:	4b35      	ldr	r3, [pc, #212]	@ (8005360 <HAL_UART_MspInit+0x878>)
 800528c:	2200      	movs	r2, #0
 800528e:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8005290:	4b33      	ldr	r3, [pc, #204]	@ (8005360 <HAL_UART_MspInit+0x878>)
 8005292:	2200      	movs	r2, #0
 8005294:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005296:	4b32      	ldr	r3, [pc, #200]	@ (8005360 <HAL_UART_MspInit+0x878>)
 8005298:	2200      	movs	r2, #0
 800529a:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800529c:	4b30      	ldr	r3, [pc, #192]	@ (8005360 <HAL_UART_MspInit+0x878>)
 800529e:	2200      	movs	r2, #0
 80052a0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 80052a2:	482f      	ldr	r0, [pc, #188]	@ (8005360 <HAL_UART_MspInit+0x878>)
 80052a4:	f001 ff88 	bl	80071b8 <HAL_DMA_Init>
 80052a8:	4603      	mov	r3, r0
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d001      	beq.n	80052b2 <HAL_UART_MspInit+0x7ca>
      Error_Handler();
 80052ae:	f7fd f81c 	bl	80022ea <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 80052b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80052b6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	4a28      	ldr	r2, [pc, #160]	@ (8005360 <HAL_UART_MspInit+0x878>)
 80052be:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80052c2:	4a27      	ldr	r2, [pc, #156]	@ (8005360 <HAL_UART_MspInit+0x878>)
 80052c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80052c8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart6_tx.Instance = DMA1_Stream1;
 80052d0:	4b25      	ldr	r3, [pc, #148]	@ (8005368 <HAL_UART_MspInit+0x880>)
 80052d2:	4a26      	ldr	r2, [pc, #152]	@ (800536c <HAL_UART_MspInit+0x884>)
 80052d4:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Request = DMA_REQUEST_USART6_TX;
 80052d6:	4b24      	ldr	r3, [pc, #144]	@ (8005368 <HAL_UART_MspInit+0x880>)
 80052d8:	2248      	movs	r2, #72	@ 0x48
 80052da:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80052dc:	4b22      	ldr	r3, [pc, #136]	@ (8005368 <HAL_UART_MspInit+0x880>)
 80052de:	2240      	movs	r2, #64	@ 0x40
 80052e0:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80052e2:	4b21      	ldr	r3, [pc, #132]	@ (8005368 <HAL_UART_MspInit+0x880>)
 80052e4:	2200      	movs	r2, #0
 80052e6:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 80052e8:	4b1f      	ldr	r3, [pc, #124]	@ (8005368 <HAL_UART_MspInit+0x880>)
 80052ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80052ee:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80052f0:	4b1d      	ldr	r3, [pc, #116]	@ (8005368 <HAL_UART_MspInit+0x880>)
 80052f2:	2200      	movs	r2, #0
 80052f4:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80052f6:	4b1c      	ldr	r3, [pc, #112]	@ (8005368 <HAL_UART_MspInit+0x880>)
 80052f8:	2200      	movs	r2, #0
 80052fa:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 80052fc:	4b1a      	ldr	r3, [pc, #104]	@ (8005368 <HAL_UART_MspInit+0x880>)
 80052fe:	2200      	movs	r2, #0
 8005300:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005302:	4b19      	ldr	r3, [pc, #100]	@ (8005368 <HAL_UART_MspInit+0x880>)
 8005304:	2200      	movs	r2, #0
 8005306:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005308:	4b17      	ldr	r3, [pc, #92]	@ (8005368 <HAL_UART_MspInit+0x880>)
 800530a:	2200      	movs	r2, #0
 800530c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 800530e:	4816      	ldr	r0, [pc, #88]	@ (8005368 <HAL_UART_MspInit+0x880>)
 8005310:	f001 ff52 	bl	80071b8 <HAL_DMA_Init>
 8005314:	4603      	mov	r3, r0
 8005316:	2b00      	cmp	r3, #0
 8005318:	d001      	beq.n	800531e <HAL_UART_MspInit+0x836>
      Error_Handler();
 800531a:	f7fc ffe6 	bl	80022ea <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 800531e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005322:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	4a0f      	ldr	r2, [pc, #60]	@ (8005368 <HAL_UART_MspInit+0x880>)
 800532a:	67da      	str	r2, [r3, #124]	@ 0x7c
 800532c:	4a0e      	ldr	r2, [pc, #56]	@ (8005368 <HAL_UART_MspInit+0x880>)
 800532e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005332:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 800533a:	2200      	movs	r2, #0
 800533c:	2100      	movs	r1, #0
 800533e:	2047      	movs	r0, #71	@ 0x47
 8005340:	f001 fe8d 	bl	800705e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8005344:	2047      	movs	r0, #71	@ 0x47
 8005346:	f001 fea4 	bl	8007092 <HAL_NVIC_EnableIRQ>
}
 800534a:	bf00      	nop
 800534c:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8005350:	46bd      	mov	sp, r7
 8005352:	bd80      	pop	{r7, pc}
 8005354:	40011400 	.word	0x40011400
 8005358:	58024400 	.word	0x58024400
 800535c:	58020800 	.word	0x58020800
 8005360:	24001444 	.word	0x24001444
 8005364:	40020010 	.word	0x40020010
 8005368:	240014bc 	.word	0x240014bc
 800536c:	40020028 	.word	0x40020028

08005370 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
    ldr   sp, =_estack      /* set stack pointer */
 8005370:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80053ac <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8005374:	f7ff f862 	bl	800443c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8005378:	f7fe ffc0 	bl	80042fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800537c:	480c      	ldr	r0, [pc, #48]	@ (80053b0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800537e:	490d      	ldr	r1, [pc, #52]	@ (80053b4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005380:	4a0d      	ldr	r2, [pc, #52]	@ (80053b8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005382:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005384:	e002      	b.n	800538c <LoopCopyDataInit>

08005386 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005386:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005388:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800538a:	3304      	adds	r3, #4

0800538c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800538c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800538e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005390:	d3f9      	bcc.n	8005386 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005392:	4a0a      	ldr	r2, [pc, #40]	@ (80053bc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005394:	4c0a      	ldr	r4, [pc, #40]	@ (80053c0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8005396:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005398:	e001      	b.n	800539e <LoopFillZerobss>

0800539a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800539a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800539c:	3204      	adds	r2, #4

0800539e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800539e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80053a0:	d3fb      	bcc.n	800539a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80053a2:	f00d f949 	bl	8012638 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80053a6:	f7fc fb9b 	bl	8001ae0 <main>
  bx  lr
 80053aa:	4770      	bx	lr
    ldr   sp, =_estack      /* set stack pointer */
 80053ac:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80053b0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80053b4:	24000204 	.word	0x24000204
  ldr r2, =_sidata
 80053b8:	080174c8 	.word	0x080174c8
  ldr r2, =_sbss
 80053bc:	24000204 	.word	0x24000204
  ldr r4, =_ebss
 80053c0:	24001684 	.word	0x24001684

080053c4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80053c4:	e7fe      	b.n	80053c4 <ADC3_IRQHandler>
	...

080053c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b082      	sub	sp, #8
 80053cc:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80053ce:	2003      	movs	r0, #3
 80053d0:	f001 fe3a 	bl	8007048 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80053d4:	f005 fd40 	bl	800ae58 <HAL_RCC_GetSysClockFreq>
 80053d8:	4602      	mov	r2, r0
 80053da:	4b15      	ldr	r3, [pc, #84]	@ (8005430 <HAL_Init+0x68>)
 80053dc:	699b      	ldr	r3, [r3, #24]
 80053de:	0a1b      	lsrs	r3, r3, #8
 80053e0:	f003 030f 	and.w	r3, r3, #15
 80053e4:	4913      	ldr	r1, [pc, #76]	@ (8005434 <HAL_Init+0x6c>)
 80053e6:	5ccb      	ldrb	r3, [r1, r3]
 80053e8:	f003 031f 	and.w	r3, r3, #31
 80053ec:	fa22 f303 	lsr.w	r3, r2, r3
 80053f0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80053f2:	4b0f      	ldr	r3, [pc, #60]	@ (8005430 <HAL_Init+0x68>)
 80053f4:	699b      	ldr	r3, [r3, #24]
 80053f6:	f003 030f 	and.w	r3, r3, #15
 80053fa:	4a0e      	ldr	r2, [pc, #56]	@ (8005434 <HAL_Init+0x6c>)
 80053fc:	5cd3      	ldrb	r3, [r2, r3]
 80053fe:	f003 031f 	and.w	r3, r3, #31
 8005402:	687a      	ldr	r2, [r7, #4]
 8005404:	fa22 f303 	lsr.w	r3, r2, r3
 8005408:	4a0b      	ldr	r2, [pc, #44]	@ (8005438 <HAL_Init+0x70>)
 800540a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800540c:	4a0b      	ldr	r2, [pc, #44]	@ (800543c <HAL_Init+0x74>)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005412:	200f      	movs	r0, #15
 8005414:	f000 f814 	bl	8005440 <HAL_InitTick>
 8005418:	4603      	mov	r3, r0
 800541a:	2b00      	cmp	r3, #0
 800541c:	d001      	beq.n	8005422 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800541e:	2301      	movs	r3, #1
 8005420:	e002      	b.n	8005428 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8005422:	f7fe fdd7 	bl	8003fd4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005426:	2300      	movs	r3, #0
}
 8005428:	4618      	mov	r0, r3
 800542a:	3708      	adds	r7, #8
 800542c:	46bd      	mov	sp, r7
 800542e:	bd80      	pop	{r7, pc}
 8005430:	58024400 	.word	0x58024400
 8005434:	08016698 	.word	0x08016698
 8005438:	2400002c 	.word	0x2400002c
 800543c:	24000028 	.word	0x24000028

08005440 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b082      	sub	sp, #8
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8005448:	4b15      	ldr	r3, [pc, #84]	@ (80054a0 <HAL_InitTick+0x60>)
 800544a:	781b      	ldrb	r3, [r3, #0]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d101      	bne.n	8005454 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8005450:	2301      	movs	r3, #1
 8005452:	e021      	b.n	8005498 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8005454:	4b13      	ldr	r3, [pc, #76]	@ (80054a4 <HAL_InitTick+0x64>)
 8005456:	681a      	ldr	r2, [r3, #0]
 8005458:	4b11      	ldr	r3, [pc, #68]	@ (80054a0 <HAL_InitTick+0x60>)
 800545a:	781b      	ldrb	r3, [r3, #0]
 800545c:	4619      	mov	r1, r3
 800545e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005462:	fbb3 f3f1 	udiv	r3, r3, r1
 8005466:	fbb2 f3f3 	udiv	r3, r2, r3
 800546a:	4618      	mov	r0, r3
 800546c:	f001 fe1f 	bl	80070ae <HAL_SYSTICK_Config>
 8005470:	4603      	mov	r3, r0
 8005472:	2b00      	cmp	r3, #0
 8005474:	d001      	beq.n	800547a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8005476:	2301      	movs	r3, #1
 8005478:	e00e      	b.n	8005498 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2b0f      	cmp	r3, #15
 800547e:	d80a      	bhi.n	8005496 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005480:	2200      	movs	r2, #0
 8005482:	6879      	ldr	r1, [r7, #4]
 8005484:	f04f 30ff 	mov.w	r0, #4294967295
 8005488:	f001 fde9 	bl	800705e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800548c:	4a06      	ldr	r2, [pc, #24]	@ (80054a8 <HAL_InitTick+0x68>)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005492:	2300      	movs	r3, #0
 8005494:	e000      	b.n	8005498 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8005496:	2301      	movs	r3, #1
}
 8005498:	4618      	mov	r0, r3
 800549a:	3708      	adds	r7, #8
 800549c:	46bd      	mov	sp, r7
 800549e:	bd80      	pop	{r7, pc}
 80054a0:	24000038 	.word	0x24000038
 80054a4:	24000028 	.word	0x24000028
 80054a8:	24000034 	.word	0x24000034

080054ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80054ac:	b480      	push	{r7}
 80054ae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80054b0:	4b06      	ldr	r3, [pc, #24]	@ (80054cc <HAL_IncTick+0x20>)
 80054b2:	781b      	ldrb	r3, [r3, #0]
 80054b4:	461a      	mov	r2, r3
 80054b6:	4b06      	ldr	r3, [pc, #24]	@ (80054d0 <HAL_IncTick+0x24>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	4413      	add	r3, r2
 80054bc:	4a04      	ldr	r2, [pc, #16]	@ (80054d0 <HAL_IncTick+0x24>)
 80054be:	6013      	str	r3, [r2, #0]
}
 80054c0:	bf00      	nop
 80054c2:	46bd      	mov	sp, r7
 80054c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c8:	4770      	bx	lr
 80054ca:	bf00      	nop
 80054cc:	24000038 	.word	0x24000038
 80054d0:	24001534 	.word	0x24001534

080054d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80054d4:	b480      	push	{r7}
 80054d6:	af00      	add	r7, sp, #0
  return uwTick;
 80054d8:	4b03      	ldr	r3, [pc, #12]	@ (80054e8 <HAL_GetTick+0x14>)
 80054da:	681b      	ldr	r3, [r3, #0]
}
 80054dc:	4618      	mov	r0, r3
 80054de:	46bd      	mov	sp, r7
 80054e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e4:	4770      	bx	lr
 80054e6:	bf00      	nop
 80054e8:	24001534 	.word	0x24001534

080054ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b084      	sub	sp, #16
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80054f4:	f7ff ffee 	bl	80054d4 <HAL_GetTick>
 80054f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005504:	d005      	beq.n	8005512 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005506:	4b0a      	ldr	r3, [pc, #40]	@ (8005530 <HAL_Delay+0x44>)
 8005508:	781b      	ldrb	r3, [r3, #0]
 800550a:	461a      	mov	r2, r3
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	4413      	add	r3, r2
 8005510:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005512:	bf00      	nop
 8005514:	f7ff ffde 	bl	80054d4 <HAL_GetTick>
 8005518:	4602      	mov	r2, r0
 800551a:	68bb      	ldr	r3, [r7, #8]
 800551c:	1ad3      	subs	r3, r2, r3
 800551e:	68fa      	ldr	r2, [r7, #12]
 8005520:	429a      	cmp	r2, r3
 8005522:	d8f7      	bhi.n	8005514 <HAL_Delay+0x28>
  {
  }
}
 8005524:	bf00      	nop
 8005526:	bf00      	nop
 8005528:	3710      	adds	r7, #16
 800552a:	46bd      	mov	sp, r7
 800552c:	bd80      	pop	{r7, pc}
 800552e:	bf00      	nop
 8005530:	24000038 	.word	0x24000038

08005534 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8005534:	b480      	push	{r7}
 8005536:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8005538:	4b03      	ldr	r3, [pc, #12]	@ (8005548 <HAL_GetREVID+0x14>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	0c1b      	lsrs	r3, r3, #16
}
 800553e:	4618      	mov	r0, r3
 8005540:	46bd      	mov	sp, r7
 8005542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005546:	4770      	bx	lr
 8005548:	5c001000 	.word	0x5c001000

0800554c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800554c:	b480      	push	{r7}
 800554e:	b083      	sub	sp, #12
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
 8005554:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	689b      	ldr	r3, [r3, #8]
 800555a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	431a      	orrs	r2, r3
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	609a      	str	r2, [r3, #8]
}
 8005566:	bf00      	nop
 8005568:	370c      	adds	r7, #12
 800556a:	46bd      	mov	sp, r7
 800556c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005570:	4770      	bx	lr

08005572 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005572:	b480      	push	{r7}
 8005574:	b083      	sub	sp, #12
 8005576:	af00      	add	r7, sp, #0
 8005578:	6078      	str	r0, [r7, #4]
 800557a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	689b      	ldr	r3, [r3, #8]
 8005580:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	431a      	orrs	r2, r3
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	609a      	str	r2, [r3, #8]
}
 800558c:	bf00      	nop
 800558e:	370c      	adds	r7, #12
 8005590:	46bd      	mov	sp, r7
 8005592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005596:	4770      	bx	lr

08005598 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005598:	b480      	push	{r7}
 800559a:	b083      	sub	sp, #12
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	689b      	ldr	r3, [r3, #8]
 80055a4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80055a8:	4618      	mov	r0, r3
 80055aa:	370c      	adds	r7, #12
 80055ac:	46bd      	mov	sp, r7
 80055ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b2:	4770      	bx	lr

080055b4 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80055b4:	b480      	push	{r7}
 80055b6:	b087      	sub	sp, #28
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
 80055bc:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d107      	bne.n	80055d8 <LL_ADC_SetChannelPreselection+0x24>
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	0e9b      	lsrs	r3, r3, #26
 80055cc:	f003 031f 	and.w	r3, r3, #31
 80055d0:	2201      	movs	r2, #1
 80055d2:	fa02 f303 	lsl.w	r3, r2, r3
 80055d6:	e015      	b.n	8005604 <LL_ADC_SetChannelPreselection+0x50>
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055dc:	693b      	ldr	r3, [r7, #16]
 80055de:	fa93 f3a3 	rbit	r3, r3
 80055e2:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80055e8:	697b      	ldr	r3, [r7, #20]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d101      	bne.n	80055f2 <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 80055ee:	2320      	movs	r3, #32
 80055f0:	e003      	b.n	80055fa <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 80055f2:	697b      	ldr	r3, [r7, #20]
 80055f4:	fab3 f383 	clz	r3, r3
 80055f8:	b2db      	uxtb	r3, r3
 80055fa:	f003 031f 	and.w	r3, r3, #31
 80055fe:	2201      	movs	r2, #1
 8005600:	fa02 f303 	lsl.w	r3, r2, r3
 8005604:	687a      	ldr	r2, [r7, #4]
 8005606:	69d2      	ldr	r2, [r2, #28]
 8005608:	431a      	orrs	r2, r3
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 800560e:	bf00      	nop
 8005610:	371c      	adds	r7, #28
 8005612:	46bd      	mov	sp, r7
 8005614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005618:	4770      	bx	lr

0800561a <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800561a:	b480      	push	{r7}
 800561c:	b087      	sub	sp, #28
 800561e:	af00      	add	r7, sp, #0
 8005620:	60f8      	str	r0, [r7, #12]
 8005622:	60b9      	str	r1, [r7, #8]
 8005624:	607a      	str	r2, [r7, #4]
 8005626:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	3360      	adds	r3, #96	@ 0x60
 800562c:	461a      	mov	r2, r3
 800562e:	68bb      	ldr	r3, [r7, #8]
 8005630:	009b      	lsls	r3, r3, #2
 8005632:	4413      	add	r3, r2
 8005634:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8005636:	697b      	ldr	r3, [r7, #20]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	430b      	orrs	r3, r1
 8005648:	431a      	orrs	r2, r3
 800564a:	697b      	ldr	r3, [r7, #20]
 800564c:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 800564e:	bf00      	nop
 8005650:	371c      	adds	r7, #28
 8005652:	46bd      	mov	sp, r7
 8005654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005658:	4770      	bx	lr

0800565a <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 800565a:	b480      	push	{r7}
 800565c:	b085      	sub	sp, #20
 800565e:	af00      	add	r7, sp, #0
 8005660:	60f8      	str	r0, [r7, #12]
 8005662:	60b9      	str	r1, [r7, #8]
 8005664:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	691b      	ldr	r3, [r3, #16]
 800566a:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 800566e:	68bb      	ldr	r3, [r7, #8]
 8005670:	f003 031f 	and.w	r3, r3, #31
 8005674:	6879      	ldr	r1, [r7, #4]
 8005676:	fa01 f303 	lsl.w	r3, r1, r3
 800567a:	431a      	orrs	r2, r3
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	611a      	str	r2, [r3, #16]
}
 8005680:	bf00      	nop
 8005682:	3714      	adds	r7, #20
 8005684:	46bd      	mov	sp, r7
 8005686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568a:	4770      	bx	lr

0800568c <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 800568c:	b480      	push	{r7}
 800568e:	b087      	sub	sp, #28
 8005690:	af00      	add	r7, sp, #0
 8005692:	60f8      	str	r0, [r7, #12]
 8005694:	60b9      	str	r1, [r7, #8]
 8005696:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	3360      	adds	r3, #96	@ 0x60
 800569c:	461a      	mov	r2, r3
 800569e:	68bb      	ldr	r3, [r7, #8]
 80056a0:	009b      	lsls	r3, r3, #2
 80056a2:	4413      	add	r3, r2
 80056a4:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80056a6:	697b      	ldr	r3, [r7, #20]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	431a      	orrs	r2, r3
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	601a      	str	r2, [r3, #0]
  }
}
 80056b6:	bf00      	nop
 80056b8:	371c      	adds	r7, #28
 80056ba:	46bd      	mov	sp, r7
 80056bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c0:	4770      	bx	lr

080056c2 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80056c2:	b480      	push	{r7}
 80056c4:	b083      	sub	sp, #12
 80056c6:	af00      	add	r7, sp, #0
 80056c8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	68db      	ldr	r3, [r3, #12]
 80056ce:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d101      	bne.n	80056da <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80056d6:	2301      	movs	r3, #1
 80056d8:	e000      	b.n	80056dc <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80056da:	2300      	movs	r3, #0
}
 80056dc:	4618      	mov	r0, r3
 80056de:	370c      	adds	r7, #12
 80056e0:	46bd      	mov	sp, r7
 80056e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e6:	4770      	bx	lr

080056e8 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80056e8:	b480      	push	{r7}
 80056ea:	b087      	sub	sp, #28
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	60f8      	str	r0, [r7, #12]
 80056f0:	60b9      	str	r1, [r7, #8]
 80056f2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	3330      	adds	r3, #48	@ 0x30
 80056f8:	461a      	mov	r2, r3
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	0a1b      	lsrs	r3, r3, #8
 80056fe:	009b      	lsls	r3, r3, #2
 8005700:	f003 030c 	and.w	r3, r3, #12
 8005704:	4413      	add	r3, r2
 8005706:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005708:	697b      	ldr	r3, [r7, #20]
 800570a:	681a      	ldr	r2, [r3, #0]
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	f003 031f 	and.w	r3, r3, #31
 8005712:	211f      	movs	r1, #31
 8005714:	fa01 f303 	lsl.w	r3, r1, r3
 8005718:	43db      	mvns	r3, r3
 800571a:	401a      	ands	r2, r3
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	0e9b      	lsrs	r3, r3, #26
 8005720:	f003 011f 	and.w	r1, r3, #31
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	f003 031f 	and.w	r3, r3, #31
 800572a:	fa01 f303 	lsl.w	r3, r1, r3
 800572e:	431a      	orrs	r2, r3
 8005730:	697b      	ldr	r3, [r7, #20]
 8005732:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005734:	bf00      	nop
 8005736:	371c      	adds	r7, #28
 8005738:	46bd      	mov	sp, r7
 800573a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573e:	4770      	bx	lr

08005740 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8005740:	b480      	push	{r7}
 8005742:	b087      	sub	sp, #28
 8005744:	af00      	add	r7, sp, #0
 8005746:	60f8      	str	r0, [r7, #12]
 8005748:	60b9      	str	r1, [r7, #8]
 800574a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	3314      	adds	r3, #20
 8005750:	461a      	mov	r2, r3
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	0e5b      	lsrs	r3, r3, #25
 8005756:	009b      	lsls	r3, r3, #2
 8005758:	f003 0304 	and.w	r3, r3, #4
 800575c:	4413      	add	r3, r2
 800575e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005760:	697b      	ldr	r3, [r7, #20]
 8005762:	681a      	ldr	r2, [r3, #0]
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	0d1b      	lsrs	r3, r3, #20
 8005768:	f003 031f 	and.w	r3, r3, #31
 800576c:	2107      	movs	r1, #7
 800576e:	fa01 f303 	lsl.w	r3, r1, r3
 8005772:	43db      	mvns	r3, r3
 8005774:	401a      	ands	r2, r3
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	0d1b      	lsrs	r3, r3, #20
 800577a:	f003 031f 	and.w	r3, r3, #31
 800577e:	6879      	ldr	r1, [r7, #4]
 8005780:	fa01 f303 	lsl.w	r3, r1, r3
 8005784:	431a      	orrs	r2, r3
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800578a:	bf00      	nop
 800578c:	371c      	adds	r7, #28
 800578e:	46bd      	mov	sp, r7
 8005790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005794:	4770      	bx	lr
	...

08005798 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005798:	b480      	push	{r7}
 800579a:	b085      	sub	sp, #20
 800579c:	af00      	add	r7, sp, #0
 800579e:	60f8      	str	r0, [r7, #12]
 80057a0:	60b9      	str	r1, [r7, #8]
 80057a2:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80057b0:	43db      	mvns	r3, r3
 80057b2:	401a      	ands	r2, r3
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	f003 0318 	and.w	r3, r3, #24
 80057ba:	4908      	ldr	r1, [pc, #32]	@ (80057dc <LL_ADC_SetChannelSingleDiff+0x44>)
 80057bc:	40d9      	lsrs	r1, r3
 80057be:	68bb      	ldr	r3, [r7, #8]
 80057c0:	400b      	ands	r3, r1
 80057c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80057c6:	431a      	orrs	r2, r3
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80057ce:	bf00      	nop
 80057d0:	3714      	adds	r7, #20
 80057d2:	46bd      	mov	sp, r7
 80057d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d8:	4770      	bx	lr
 80057da:	bf00      	nop
 80057dc:	000fffff 	.word	0x000fffff

080057e0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b083      	sub	sp, #12
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	689b      	ldr	r3, [r3, #8]
 80057ec:	f003 031f 	and.w	r3, r3, #31
}
 80057f0:	4618      	mov	r0, r3
 80057f2:	370c      	adds	r7, #12
 80057f4:	46bd      	mov	sp, r7
 80057f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fa:	4770      	bx	lr

080057fc <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80057fc:	b480      	push	{r7}
 80057fe:	b083      	sub	sp, #12
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	689b      	ldr	r3, [r3, #8]
 8005808:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 800580c:	4618      	mov	r0, r3
 800580e:	370c      	adds	r7, #12
 8005810:	46bd      	mov	sp, r7
 8005812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005816:	4770      	bx	lr

08005818 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8005818:	b480      	push	{r7}
 800581a:	b083      	sub	sp, #12
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	689a      	ldr	r2, [r3, #8]
 8005824:	4b04      	ldr	r3, [pc, #16]	@ (8005838 <LL_ADC_DisableDeepPowerDown+0x20>)
 8005826:	4013      	ands	r3, r2
 8005828:	687a      	ldr	r2, [r7, #4]
 800582a:	6093      	str	r3, [r2, #8]
}
 800582c:	bf00      	nop
 800582e:	370c      	adds	r7, #12
 8005830:	46bd      	mov	sp, r7
 8005832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005836:	4770      	bx	lr
 8005838:	5fffffc0 	.word	0x5fffffc0

0800583c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800583c:	b480      	push	{r7}
 800583e:	b083      	sub	sp, #12
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	689b      	ldr	r3, [r3, #8]
 8005848:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800584c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005850:	d101      	bne.n	8005856 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8005852:	2301      	movs	r3, #1
 8005854:	e000      	b.n	8005858 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8005856:	2300      	movs	r3, #0
}
 8005858:	4618      	mov	r0, r3
 800585a:	370c      	adds	r7, #12
 800585c:	46bd      	mov	sp, r7
 800585e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005862:	4770      	bx	lr

08005864 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005864:	b480      	push	{r7}
 8005866:	b083      	sub	sp, #12
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	689a      	ldr	r2, [r3, #8]
 8005870:	4b05      	ldr	r3, [pc, #20]	@ (8005888 <LL_ADC_EnableInternalRegulator+0x24>)
 8005872:	4013      	ands	r3, r2
 8005874:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800587c:	bf00      	nop
 800587e:	370c      	adds	r7, #12
 8005880:	46bd      	mov	sp, r7
 8005882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005886:	4770      	bx	lr
 8005888:	6fffffc0 	.word	0x6fffffc0

0800588c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800588c:	b480      	push	{r7}
 800588e:	b083      	sub	sp, #12
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	689b      	ldr	r3, [r3, #8]
 8005898:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800589c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80058a0:	d101      	bne.n	80058a6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80058a2:	2301      	movs	r3, #1
 80058a4:	e000      	b.n	80058a8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80058a6:	2300      	movs	r3, #0
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	370c      	adds	r7, #12
 80058ac:	46bd      	mov	sp, r7
 80058ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b2:	4770      	bx	lr

080058b4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80058b4:	b480      	push	{r7}
 80058b6:	b083      	sub	sp, #12
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	689a      	ldr	r2, [r3, #8]
 80058c0:	4b05      	ldr	r3, [pc, #20]	@ (80058d8 <LL_ADC_Enable+0x24>)
 80058c2:	4013      	ands	r3, r2
 80058c4:	f043 0201 	orr.w	r2, r3, #1
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80058cc:	bf00      	nop
 80058ce:	370c      	adds	r7, #12
 80058d0:	46bd      	mov	sp, r7
 80058d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d6:	4770      	bx	lr
 80058d8:	7fffffc0 	.word	0x7fffffc0

080058dc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80058dc:	b480      	push	{r7}
 80058de:	b083      	sub	sp, #12
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	689a      	ldr	r2, [r3, #8]
 80058e8:	4b05      	ldr	r3, [pc, #20]	@ (8005900 <LL_ADC_Disable+0x24>)
 80058ea:	4013      	ands	r3, r2
 80058ec:	f043 0202 	orr.w	r2, r3, #2
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80058f4:	bf00      	nop
 80058f6:	370c      	adds	r7, #12
 80058f8:	46bd      	mov	sp, r7
 80058fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fe:	4770      	bx	lr
 8005900:	7fffffc0 	.word	0x7fffffc0

08005904 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8005904:	b480      	push	{r7}
 8005906:	b083      	sub	sp, #12
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	689b      	ldr	r3, [r3, #8]
 8005910:	f003 0301 	and.w	r3, r3, #1
 8005914:	2b01      	cmp	r3, #1
 8005916:	d101      	bne.n	800591c <LL_ADC_IsEnabled+0x18>
 8005918:	2301      	movs	r3, #1
 800591a:	e000      	b.n	800591e <LL_ADC_IsEnabled+0x1a>
 800591c:	2300      	movs	r3, #0
}
 800591e:	4618      	mov	r0, r3
 8005920:	370c      	adds	r7, #12
 8005922:	46bd      	mov	sp, r7
 8005924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005928:	4770      	bx	lr

0800592a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800592a:	b480      	push	{r7}
 800592c:	b083      	sub	sp, #12
 800592e:	af00      	add	r7, sp, #0
 8005930:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	689b      	ldr	r3, [r3, #8]
 8005936:	f003 0302 	and.w	r3, r3, #2
 800593a:	2b02      	cmp	r3, #2
 800593c:	d101      	bne.n	8005942 <LL_ADC_IsDisableOngoing+0x18>
 800593e:	2301      	movs	r3, #1
 8005940:	e000      	b.n	8005944 <LL_ADC_IsDisableOngoing+0x1a>
 8005942:	2300      	movs	r3, #0
}
 8005944:	4618      	mov	r0, r3
 8005946:	370c      	adds	r7, #12
 8005948:	46bd      	mov	sp, r7
 800594a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594e:	4770      	bx	lr

08005950 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8005950:	b480      	push	{r7}
 8005952:	b083      	sub	sp, #12
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	689a      	ldr	r2, [r3, #8]
 800595c:	4b05      	ldr	r3, [pc, #20]	@ (8005974 <LL_ADC_REG_StartConversion+0x24>)
 800595e:	4013      	ands	r3, r2
 8005960:	f043 0204 	orr.w	r2, r3, #4
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8005968:	bf00      	nop
 800596a:	370c      	adds	r7, #12
 800596c:	46bd      	mov	sp, r7
 800596e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005972:	4770      	bx	lr
 8005974:	7fffffc0 	.word	0x7fffffc0

08005978 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8005978:	b480      	push	{r7}
 800597a:	b083      	sub	sp, #12
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	689a      	ldr	r2, [r3, #8]
 8005984:	4b05      	ldr	r3, [pc, #20]	@ (800599c <LL_ADC_REG_StopConversion+0x24>)
 8005986:	4013      	ands	r3, r2
 8005988:	f043 0210 	orr.w	r2, r3, #16
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8005990:	bf00      	nop
 8005992:	370c      	adds	r7, #12
 8005994:	46bd      	mov	sp, r7
 8005996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599a:	4770      	bx	lr
 800599c:	7fffffc0 	.word	0x7fffffc0

080059a0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b083      	sub	sp, #12
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	689b      	ldr	r3, [r3, #8]
 80059ac:	f003 0304 	and.w	r3, r3, #4
 80059b0:	2b04      	cmp	r3, #4
 80059b2:	d101      	bne.n	80059b8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80059b4:	2301      	movs	r3, #1
 80059b6:	e000      	b.n	80059ba <LL_ADC_REG_IsConversionOngoing+0x1a>
 80059b8:	2300      	movs	r3, #0
}
 80059ba:	4618      	mov	r0, r3
 80059bc:	370c      	adds	r7, #12
 80059be:	46bd      	mov	sp, r7
 80059c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c4:	4770      	bx	lr
	...

080059c8 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80059c8:	b480      	push	{r7}
 80059ca:	b083      	sub	sp, #12
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	689a      	ldr	r2, [r3, #8]
 80059d4:	4b05      	ldr	r3, [pc, #20]	@ (80059ec <LL_ADC_INJ_StopConversion+0x24>)
 80059d6:	4013      	ands	r3, r2
 80059d8:	f043 0220 	orr.w	r2, r3, #32
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80059e0:	bf00      	nop
 80059e2:	370c      	adds	r7, #12
 80059e4:	46bd      	mov	sp, r7
 80059e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ea:	4770      	bx	lr
 80059ec:	7fffffc0 	.word	0x7fffffc0

080059f0 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80059f0:	b480      	push	{r7}
 80059f2:	b083      	sub	sp, #12
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	689b      	ldr	r3, [r3, #8]
 80059fc:	f003 0308 	and.w	r3, r3, #8
 8005a00:	2b08      	cmp	r3, #8
 8005a02:	d101      	bne.n	8005a08 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8005a04:	2301      	movs	r3, #1
 8005a06:	e000      	b.n	8005a0a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8005a08:	2300      	movs	r3, #0
}
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	370c      	adds	r7, #12
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a14:	4770      	bx	lr
	...

08005a18 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005a18:	b590      	push	{r4, r7, lr}
 8005a1a:	b089      	sub	sp, #36	@ 0x24
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005a20:	2300      	movs	r3, #0
 8005a22:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8005a24:	2300      	movs	r3, #0
 8005a26:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d101      	bne.n	8005a32 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8005a2e:	2301      	movs	r3, #1
 8005a30:	e18f      	b.n	8005d52 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	68db      	ldr	r3, [r3, #12]
 8005a36:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d109      	bne.n	8005a54 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005a40:	6878      	ldr	r0, [r7, #4]
 8005a42:	f7fb fb47 	bl	80010d4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4618      	mov	r0, r3
 8005a5a:	f7ff feef 	bl	800583c <LL_ADC_IsDeepPowerDownEnabled>
 8005a5e:	4603      	mov	r3, r0
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d004      	beq.n	8005a6e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	4618      	mov	r0, r3
 8005a6a:	f7ff fed5 	bl	8005818 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	4618      	mov	r0, r3
 8005a74:	f7ff ff0a 	bl	800588c <LL_ADC_IsInternalRegulatorEnabled>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d114      	bne.n	8005aa8 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	4618      	mov	r0, r3
 8005a84:	f7ff feee 	bl	8005864 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005a88:	4b87      	ldr	r3, [pc, #540]	@ (8005ca8 <HAL_ADC_Init+0x290>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	099b      	lsrs	r3, r3, #6
 8005a8e:	4a87      	ldr	r2, [pc, #540]	@ (8005cac <HAL_ADC_Init+0x294>)
 8005a90:	fba2 2303 	umull	r2, r3, r2, r3
 8005a94:	099b      	lsrs	r3, r3, #6
 8005a96:	3301      	adds	r3, #1
 8005a98:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8005a9a:	e002      	b.n	8005aa2 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	3b01      	subs	r3, #1
 8005aa0:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d1f9      	bne.n	8005a9c <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	4618      	mov	r0, r3
 8005aae:	f7ff feed 	bl	800588c <LL_ADC_IsInternalRegulatorEnabled>
 8005ab2:	4603      	mov	r3, r0
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d10d      	bne.n	8005ad4 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005abc:	f043 0210 	orr.w	r2, r3, #16
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ac8:	f043 0201 	orr.w	r2, r3, #1
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	4618      	mov	r0, r3
 8005ada:	f7ff ff61 	bl	80059a0 <LL_ADC_REG_IsConversionOngoing>
 8005ade:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ae4:	f003 0310 	and.w	r3, r3, #16
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	f040 8129 	bne.w	8005d40 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8005aee:	697b      	ldr	r3, [r7, #20]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	f040 8125 	bne.w	8005d40 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005afa:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8005afe:	f043 0202 	orr.w	r2, r3, #2
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	4618      	mov	r0, r3
 8005b0c:	f7ff fefa 	bl	8005904 <LL_ADC_IsEnabled>
 8005b10:	4603      	mov	r3, r0
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d136      	bne.n	8005b84 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4a65      	ldr	r2, [pc, #404]	@ (8005cb0 <HAL_ADC_Init+0x298>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d004      	beq.n	8005b2a <HAL_ADC_Init+0x112>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	4a63      	ldr	r2, [pc, #396]	@ (8005cb4 <HAL_ADC_Init+0x29c>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d10e      	bne.n	8005b48 <HAL_ADC_Init+0x130>
 8005b2a:	4861      	ldr	r0, [pc, #388]	@ (8005cb0 <HAL_ADC_Init+0x298>)
 8005b2c:	f7ff feea 	bl	8005904 <LL_ADC_IsEnabled>
 8005b30:	4604      	mov	r4, r0
 8005b32:	4860      	ldr	r0, [pc, #384]	@ (8005cb4 <HAL_ADC_Init+0x29c>)
 8005b34:	f7ff fee6 	bl	8005904 <LL_ADC_IsEnabled>
 8005b38:	4603      	mov	r3, r0
 8005b3a:	4323      	orrs	r3, r4
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	bf0c      	ite	eq
 8005b40:	2301      	moveq	r3, #1
 8005b42:	2300      	movne	r3, #0
 8005b44:	b2db      	uxtb	r3, r3
 8005b46:	e008      	b.n	8005b5a <HAL_ADC_Init+0x142>
 8005b48:	485b      	ldr	r0, [pc, #364]	@ (8005cb8 <HAL_ADC_Init+0x2a0>)
 8005b4a:	f7ff fedb 	bl	8005904 <LL_ADC_IsEnabled>
 8005b4e:	4603      	mov	r3, r0
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	bf0c      	ite	eq
 8005b54:	2301      	moveq	r3, #1
 8005b56:	2300      	movne	r3, #0
 8005b58:	b2db      	uxtb	r3, r3
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d012      	beq.n	8005b84 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	4a53      	ldr	r2, [pc, #332]	@ (8005cb0 <HAL_ADC_Init+0x298>)
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d004      	beq.n	8005b72 <HAL_ADC_Init+0x15a>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	4a51      	ldr	r2, [pc, #324]	@ (8005cb4 <HAL_ADC_Init+0x29c>)
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	d101      	bne.n	8005b76 <HAL_ADC_Init+0x15e>
 8005b72:	4a52      	ldr	r2, [pc, #328]	@ (8005cbc <HAL_ADC_Init+0x2a4>)
 8005b74:	e000      	b.n	8005b78 <HAL_ADC_Init+0x160>
 8005b76:	4a52      	ldr	r2, [pc, #328]	@ (8005cc0 <HAL_ADC_Init+0x2a8>)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	685b      	ldr	r3, [r3, #4]
 8005b7c:	4619      	mov	r1, r3
 8005b7e:	4610      	mov	r0, r2
 8005b80:	f7ff fce4 	bl	800554c <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8005b84:	f7ff fcd6 	bl	8005534 <HAL_GetREVID>
 8005b88:	4603      	mov	r3, r0
 8005b8a:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d914      	bls.n	8005bbc <HAL_ADC_Init+0x1a4>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	689b      	ldr	r3, [r3, #8]
 8005b96:	2b10      	cmp	r3, #16
 8005b98:	d110      	bne.n	8005bbc <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	7d5b      	ldrb	r3, [r3, #21]
 8005b9e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8005ba4:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8005baa:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	7f1b      	ldrb	r3, [r3, #28]
 8005bb0:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8005bb2:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8005bb4:	f043 030c 	orr.w	r3, r3, #12
 8005bb8:	61bb      	str	r3, [r7, #24]
 8005bba:	e00d      	b.n	8005bd8 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	7d5b      	ldrb	r3, [r3, #21]
 8005bc0:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8005bc6:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8005bcc:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	7f1b      	ldrb	r3, [r3, #28]
 8005bd2:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	7f1b      	ldrb	r3, [r3, #28]
 8005bdc:	2b01      	cmp	r3, #1
 8005bde:	d106      	bne.n	8005bee <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6a1b      	ldr	r3, [r3, #32]
 8005be4:	3b01      	subs	r3, #1
 8005be6:	045b      	lsls	r3, r3, #17
 8005be8:	69ba      	ldr	r2, [r7, #24]
 8005bea:	4313      	orrs	r3, r2
 8005bec:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d009      	beq.n	8005c0a <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bfa:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c02:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005c04:	69ba      	ldr	r2, [r7, #24]
 8005c06:	4313      	orrs	r3, r2
 8005c08:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	68da      	ldr	r2, [r3, #12]
 8005c10:	4b2c      	ldr	r3, [pc, #176]	@ (8005cc4 <HAL_ADC_Init+0x2ac>)
 8005c12:	4013      	ands	r3, r2
 8005c14:	687a      	ldr	r2, [r7, #4]
 8005c16:	6812      	ldr	r2, [r2, #0]
 8005c18:	69b9      	ldr	r1, [r7, #24]
 8005c1a:	430b      	orrs	r3, r1
 8005c1c:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	4618      	mov	r0, r3
 8005c24:	f7ff febc 	bl	80059a0 <LL_ADC_REG_IsConversionOngoing>
 8005c28:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	4618      	mov	r0, r3
 8005c30:	f7ff fede 	bl	80059f0 <LL_ADC_INJ_IsConversionOngoing>
 8005c34:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005c36:	693b      	ldr	r3, [r7, #16]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d15f      	bne.n	8005cfc <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d15c      	bne.n	8005cfc <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	7d1b      	ldrb	r3, [r3, #20]
 8005c46:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8005c4c:	4313      	orrs	r3, r2
 8005c4e:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	68da      	ldr	r2, [r3, #12]
 8005c56:	4b1c      	ldr	r3, [pc, #112]	@ (8005cc8 <HAL_ADC_Init+0x2b0>)
 8005c58:	4013      	ands	r3, r2
 8005c5a:	687a      	ldr	r2, [r7, #4]
 8005c5c:	6812      	ldr	r2, [r2, #0]
 8005c5e:	69b9      	ldr	r1, [r7, #24]
 8005c60:	430b      	orrs	r3, r1
 8005c62:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005c6a:	2b01      	cmp	r3, #1
 8005c6c:	d130      	bne.n	8005cd0 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c72:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	691a      	ldr	r2, [r3, #16]
 8005c7a:	4b14      	ldr	r3, [pc, #80]	@ (8005ccc <HAL_ADC_Init+0x2b4>)
 8005c7c:	4013      	ands	r3, r2
 8005c7e:	687a      	ldr	r2, [r7, #4]
 8005c80:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005c82:	3a01      	subs	r2, #1
 8005c84:	0411      	lsls	r1, r2, #16
 8005c86:	687a      	ldr	r2, [r7, #4]
 8005c88:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005c8a:	4311      	orrs	r1, r2
 8005c8c:	687a      	ldr	r2, [r7, #4]
 8005c8e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005c90:	4311      	orrs	r1, r2
 8005c92:	687a      	ldr	r2, [r7, #4]
 8005c94:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005c96:	430a      	orrs	r2, r1
 8005c98:	431a      	orrs	r2, r3
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f042 0201 	orr.w	r2, r2, #1
 8005ca2:	611a      	str	r2, [r3, #16]
 8005ca4:	e01c      	b.n	8005ce0 <HAL_ADC_Init+0x2c8>
 8005ca6:	bf00      	nop
 8005ca8:	24000028 	.word	0x24000028
 8005cac:	053e2d63 	.word	0x053e2d63
 8005cb0:	40022000 	.word	0x40022000
 8005cb4:	40022100 	.word	0x40022100
 8005cb8:	58026000 	.word	0x58026000
 8005cbc:	40022300 	.word	0x40022300
 8005cc0:	58026300 	.word	0x58026300
 8005cc4:	fff0c003 	.word	0xfff0c003
 8005cc8:	ffffbffc 	.word	0xffffbffc
 8005ccc:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	691a      	ldr	r2, [r3, #16]
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f022 0201 	bic.w	r2, r2, #1
 8005cde:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	691b      	ldr	r3, [r3, #16]
 8005ce6:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	430a      	orrs	r2, r1
 8005cf4:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	f000 fec6 	bl	8006a88 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	68db      	ldr	r3, [r3, #12]
 8005d00:	2b01      	cmp	r3, #1
 8005d02:	d10c      	bne.n	8005d1e <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d0a:	f023 010f 	bic.w	r1, r3, #15
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	699b      	ldr	r3, [r3, #24]
 8005d12:	1e5a      	subs	r2, r3, #1
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	430a      	orrs	r2, r1
 8005d1a:	631a      	str	r2, [r3, #48]	@ 0x30
 8005d1c:	e007      	b.n	8005d2e <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f022 020f 	bic.w	r2, r2, #15
 8005d2c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d32:	f023 0303 	bic.w	r3, r3, #3
 8005d36:	f043 0201 	orr.w	r2, r3, #1
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	655a      	str	r2, [r3, #84]	@ 0x54
 8005d3e:	e007      	b.n	8005d50 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d44:	f043 0210 	orr.w	r2, r3, #16
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8005d4c:	2301      	movs	r3, #1
 8005d4e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005d50:	7ffb      	ldrb	r3, [r7, #31]
}
 8005d52:	4618      	mov	r0, r3
 8005d54:	3724      	adds	r7, #36	@ 0x24
 8005d56:	46bd      	mov	sp, r7
 8005d58:	bd90      	pop	{r4, r7, pc}
 8005d5a:	bf00      	nop

08005d5c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b086      	sub	sp, #24
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	4a5c      	ldr	r2, [pc, #368]	@ (8005edc <HAL_ADC_Start+0x180>)
 8005d6a:	4293      	cmp	r3, r2
 8005d6c:	d004      	beq.n	8005d78 <HAL_ADC_Start+0x1c>
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	4a5b      	ldr	r2, [pc, #364]	@ (8005ee0 <HAL_ADC_Start+0x184>)
 8005d74:	4293      	cmp	r3, r2
 8005d76:	d101      	bne.n	8005d7c <HAL_ADC_Start+0x20>
 8005d78:	4b5a      	ldr	r3, [pc, #360]	@ (8005ee4 <HAL_ADC_Start+0x188>)
 8005d7a:	e000      	b.n	8005d7e <HAL_ADC_Start+0x22>
 8005d7c:	4b5a      	ldr	r3, [pc, #360]	@ (8005ee8 <HAL_ADC_Start+0x18c>)
 8005d7e:	4618      	mov	r0, r3
 8005d80:	f7ff fd2e 	bl	80057e0 <LL_ADC_GetMultimode>
 8005d84:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	f7ff fe08 	bl	80059a0 <LL_ADC_REG_IsConversionOngoing>
 8005d90:	4603      	mov	r3, r0
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	f040 809a 	bne.w	8005ecc <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005d9e:	2b01      	cmp	r3, #1
 8005da0:	d101      	bne.n	8005da6 <HAL_ADC_Start+0x4a>
 8005da2:	2302      	movs	r3, #2
 8005da4:	e095      	b.n	8005ed2 <HAL_ADC_Start+0x176>
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	2201      	movs	r2, #1
 8005daa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8005dae:	6878      	ldr	r0, [r7, #4]
 8005db0:	f000 fd80 	bl	80068b4 <ADC_Enable>
 8005db4:	4603      	mov	r3, r0
 8005db6:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8005db8:	7dfb      	ldrb	r3, [r7, #23]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	f040 8081 	bne.w	8005ec2 <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005dc4:	4b49      	ldr	r3, [pc, #292]	@ (8005eec <HAL_ADC_Start+0x190>)
 8005dc6:	4013      	ands	r3, r2
 8005dc8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	4a42      	ldr	r2, [pc, #264]	@ (8005ee0 <HAL_ADC_Start+0x184>)
 8005dd6:	4293      	cmp	r3, r2
 8005dd8:	d002      	beq.n	8005de0 <HAL_ADC_Start+0x84>
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	e000      	b.n	8005de2 <HAL_ADC_Start+0x86>
 8005de0:	4b3e      	ldr	r3, [pc, #248]	@ (8005edc <HAL_ADC_Start+0x180>)
 8005de2:	687a      	ldr	r2, [r7, #4]
 8005de4:	6812      	ldr	r2, [r2, #0]
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d002      	beq.n	8005df0 <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d105      	bne.n	8005dfc <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005df4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e00:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005e04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e08:	d106      	bne.n	8005e18 <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e0e:	f023 0206 	bic.w	r2, r3, #6
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	659a      	str	r2, [r3, #88]	@ 0x58
 8005e16:	e002      	b.n	8005e1e <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	221c      	movs	r2, #28
 8005e24:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	4a2b      	ldr	r2, [pc, #172]	@ (8005ee0 <HAL_ADC_Start+0x184>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d002      	beq.n	8005e3e <HAL_ADC_Start+0xe2>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	e000      	b.n	8005e40 <HAL_ADC_Start+0xe4>
 8005e3e:	4b27      	ldr	r3, [pc, #156]	@ (8005edc <HAL_ADC_Start+0x180>)
 8005e40:	687a      	ldr	r2, [r7, #4]
 8005e42:	6812      	ldr	r2, [r2, #0]
 8005e44:	4293      	cmp	r3, r2
 8005e46:	d008      	beq.n	8005e5a <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005e48:	693b      	ldr	r3, [r7, #16]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d005      	beq.n	8005e5a <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005e4e:	693b      	ldr	r3, [r7, #16]
 8005e50:	2b05      	cmp	r3, #5
 8005e52:	d002      	beq.n	8005e5a <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005e54:	693b      	ldr	r3, [r7, #16]
 8005e56:	2b09      	cmp	r3, #9
 8005e58:	d114      	bne.n	8005e84 <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	68db      	ldr	r3, [r3, #12]
 8005e60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d007      	beq.n	8005e78 <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e6c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005e70:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	f7ff fd67 	bl	8005950 <LL_ADC_REG_StartConversion>
 8005e82:	e025      	b.n	8005ed0 <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e88:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4a12      	ldr	r2, [pc, #72]	@ (8005ee0 <HAL_ADC_Start+0x184>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d002      	beq.n	8005ea0 <HAL_ADC_Start+0x144>
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	e000      	b.n	8005ea2 <HAL_ADC_Start+0x146>
 8005ea0:	4b0e      	ldr	r3, [pc, #56]	@ (8005edc <HAL_ADC_Start+0x180>)
 8005ea2:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	68db      	ldr	r3, [r3, #12]
 8005ea8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d00f      	beq.n	8005ed0 <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005eb4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005eb8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	655a      	str	r2, [r3, #84]	@ 0x54
 8005ec0:	e006      	b.n	8005ed0 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8005eca:	e001      	b.n	8005ed0 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005ecc:	2302      	movs	r3, #2
 8005ece:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8005ed0:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	3718      	adds	r7, #24
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bd80      	pop	{r7, pc}
 8005eda:	bf00      	nop
 8005edc:	40022000 	.word	0x40022000
 8005ee0:	40022100 	.word	0x40022100
 8005ee4:	40022300 	.word	0x40022300
 8005ee8:	58026300 	.word	0x58026300
 8005eec:	fffff0fe 	.word	0xfffff0fe

08005ef0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b084      	sub	sp, #16
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005efe:	2b01      	cmp	r3, #1
 8005f00:	d101      	bne.n	8005f06 <HAL_ADC_Stop+0x16>
 8005f02:	2302      	movs	r3, #2
 8005f04:	e021      	b.n	8005f4a <HAL_ADC_Stop+0x5a>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2201      	movs	r2, #1
 8005f0a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8005f0e:	2103      	movs	r1, #3
 8005f10:	6878      	ldr	r0, [r7, #4]
 8005f12:	f000 fc13 	bl	800673c <ADC_ConversionStop>
 8005f16:	4603      	mov	r3, r0
 8005f18:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8005f1a:	7bfb      	ldrb	r3, [r7, #15]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d10f      	bne.n	8005f40 <HAL_ADC_Stop+0x50>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8005f20:	6878      	ldr	r0, [r7, #4]
 8005f22:	f000 fd51 	bl	80069c8 <ADC_Disable>
 8005f26:	4603      	mov	r3, r0
 8005f28:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8005f2a:	7bfb      	ldrb	r3, [r7, #15]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d107      	bne.n	8005f40 <HAL_ADC_Stop+0x50>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005f34:	4b07      	ldr	r3, [pc, #28]	@ (8005f54 <HAL_ADC_Stop+0x64>)
 8005f36:	4013      	ands	r3, r2
 8005f38:	f043 0201 	orr.w	r2, r3, #1
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2200      	movs	r2, #0
 8005f44:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8005f48:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	3710      	adds	r7, #16
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	bd80      	pop	{r7, pc}
 8005f52:	bf00      	nop
 8005f54:	ffffeefe 	.word	0xffffeefe

08005f58 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b088      	sub	sp, #32
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
 8005f60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a72      	ldr	r2, [pc, #456]	@ (8006130 <HAL_ADC_PollForConversion+0x1d8>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d004      	beq.n	8005f76 <HAL_ADC_PollForConversion+0x1e>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	4a70      	ldr	r2, [pc, #448]	@ (8006134 <HAL_ADC_PollForConversion+0x1dc>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d101      	bne.n	8005f7a <HAL_ADC_PollForConversion+0x22>
 8005f76:	4b70      	ldr	r3, [pc, #448]	@ (8006138 <HAL_ADC_PollForConversion+0x1e0>)
 8005f78:	e000      	b.n	8005f7c <HAL_ADC_PollForConversion+0x24>
 8005f7a:	4b70      	ldr	r3, [pc, #448]	@ (800613c <HAL_ADC_PollForConversion+0x1e4>)
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	f7ff fc2f 	bl	80057e0 <LL_ADC_GetMultimode>
 8005f82:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	691b      	ldr	r3, [r3, #16]
 8005f88:	2b08      	cmp	r3, #8
 8005f8a:	d102      	bne.n	8005f92 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8005f8c:	2308      	movs	r3, #8
 8005f8e:	61fb      	str	r3, [r7, #28]
 8005f90:	e037      	b.n	8006002 <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005f92:	697b      	ldr	r3, [r7, #20]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d005      	beq.n	8005fa4 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005f98:	697b      	ldr	r3, [r7, #20]
 8005f9a:	2b05      	cmp	r3, #5
 8005f9c:	d002      	beq.n	8005fa4 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005f9e:	697b      	ldr	r3, [r7, #20]
 8005fa0:	2b09      	cmp	r3, #9
 8005fa2:	d111      	bne.n	8005fc8 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	68db      	ldr	r3, [r3, #12]
 8005faa:	f003 0301 	and.w	r3, r3, #1
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d007      	beq.n	8005fc2 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fb6:	f043 0220 	orr.w	r2, r3, #32
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	e0b1      	b.n	8006126 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8005fc2:	2304      	movs	r3, #4
 8005fc4:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8005fc6:	e01c      	b.n	8006002 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	4a58      	ldr	r2, [pc, #352]	@ (8006130 <HAL_ADC_PollForConversion+0x1d8>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d004      	beq.n	8005fdc <HAL_ADC_PollForConversion+0x84>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	4a57      	ldr	r2, [pc, #348]	@ (8006134 <HAL_ADC_PollForConversion+0x1dc>)
 8005fd8:	4293      	cmp	r3, r2
 8005fda:	d101      	bne.n	8005fe0 <HAL_ADC_PollForConversion+0x88>
 8005fdc:	4b56      	ldr	r3, [pc, #344]	@ (8006138 <HAL_ADC_PollForConversion+0x1e0>)
 8005fde:	e000      	b.n	8005fe2 <HAL_ADC_PollForConversion+0x8a>
 8005fe0:	4b56      	ldr	r3, [pc, #344]	@ (800613c <HAL_ADC_PollForConversion+0x1e4>)
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	f7ff fc0a 	bl	80057fc <LL_ADC_GetMultiDMATransfer>
 8005fe8:	4603      	mov	r3, r0
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d007      	beq.n	8005ffe <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ff2:	f043 0220 	orr.w	r2, r3, #32
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	e093      	b.n	8006126 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8005ffe:	2304      	movs	r3, #4
 8006000:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8006002:	f7ff fa67 	bl	80054d4 <HAL_GetTick>
 8006006:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006008:	e021      	b.n	800604e <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006010:	d01d      	beq.n	800604e <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8006012:	f7ff fa5f 	bl	80054d4 <HAL_GetTick>
 8006016:	4602      	mov	r2, r0
 8006018:	693b      	ldr	r3, [r7, #16]
 800601a:	1ad3      	subs	r3, r2, r3
 800601c:	683a      	ldr	r2, [r7, #0]
 800601e:	429a      	cmp	r2, r3
 8006020:	d302      	bcc.n	8006028 <HAL_ADC_PollForConversion+0xd0>
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d112      	bne.n	800604e <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	681a      	ldr	r2, [r3, #0]
 800602e:	69fb      	ldr	r3, [r7, #28]
 8006030:	4013      	ands	r3, r2
 8006032:	2b00      	cmp	r3, #0
 8006034:	d10b      	bne.n	800604e <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800603a:	f043 0204 	orr.w	r2, r3, #4
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2200      	movs	r2, #0
 8006046:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 800604a:	2303      	movs	r3, #3
 800604c:	e06b      	b.n	8006126 <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	681a      	ldr	r2, [r3, #0]
 8006054:	69fb      	ldr	r3, [r7, #28]
 8006056:	4013      	ands	r3, r2
 8006058:	2b00      	cmp	r3, #0
 800605a:	d0d6      	beq.n	800600a <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006060:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	4618      	mov	r0, r3
 800606e:	f7ff fb28 	bl	80056c2 <LL_ADC_REG_IsTriggerSourceSWStart>
 8006072:	4603      	mov	r3, r0
 8006074:	2b00      	cmp	r3, #0
 8006076:	d01c      	beq.n	80060b2 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	7d5b      	ldrb	r3, [r3, #21]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d118      	bne.n	80060b2 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f003 0308 	and.w	r3, r3, #8
 800608a:	2b08      	cmp	r3, #8
 800608c:	d111      	bne.n	80060b2 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006092:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800609e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d105      	bne.n	80060b2 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060aa:	f043 0201 	orr.w	r2, r3, #1
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	4a1f      	ldr	r2, [pc, #124]	@ (8006134 <HAL_ADC_PollForConversion+0x1dc>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d002      	beq.n	80060c2 <HAL_ADC_PollForConversion+0x16a>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	e000      	b.n	80060c4 <HAL_ADC_PollForConversion+0x16c>
 80060c2:	4b1b      	ldr	r3, [pc, #108]	@ (8006130 <HAL_ADC_PollForConversion+0x1d8>)
 80060c4:	687a      	ldr	r2, [r7, #4]
 80060c6:	6812      	ldr	r2, [r2, #0]
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d008      	beq.n	80060de <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80060cc:	697b      	ldr	r3, [r7, #20]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d005      	beq.n	80060de <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80060d2:	697b      	ldr	r3, [r7, #20]
 80060d4:	2b05      	cmp	r3, #5
 80060d6:	d002      	beq.n	80060de <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80060d8:	697b      	ldr	r3, [r7, #20]
 80060da:	2b09      	cmp	r3, #9
 80060dc:	d104      	bne.n	80060e8 <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	68db      	ldr	r3, [r3, #12]
 80060e4:	61bb      	str	r3, [r7, #24]
 80060e6:	e00c      	b.n	8006102 <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	4a11      	ldr	r2, [pc, #68]	@ (8006134 <HAL_ADC_PollForConversion+0x1dc>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d002      	beq.n	80060f8 <HAL_ADC_PollForConversion+0x1a0>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	e000      	b.n	80060fa <HAL_ADC_PollForConversion+0x1a2>
 80060f8:	4b0d      	ldr	r3, [pc, #52]	@ (8006130 <HAL_ADC_PollForConversion+0x1d8>)
 80060fa:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	68db      	ldr	r3, [r3, #12]
 8006100:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8006102:	69fb      	ldr	r3, [r7, #28]
 8006104:	2b08      	cmp	r3, #8
 8006106:	d104      	bne.n	8006112 <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	2208      	movs	r2, #8
 800610e:	601a      	str	r2, [r3, #0]
 8006110:	e008      	b.n	8006124 <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8006112:	69bb      	ldr	r3, [r7, #24]
 8006114:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006118:	2b00      	cmp	r3, #0
 800611a:	d103      	bne.n	8006124 <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	220c      	movs	r2, #12
 8006122:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8006124:	2300      	movs	r3, #0
}
 8006126:	4618      	mov	r0, r3
 8006128:	3720      	adds	r7, #32
 800612a:	46bd      	mov	sp, r7
 800612c:	bd80      	pop	{r7, pc}
 800612e:	bf00      	nop
 8006130:	40022000 	.word	0x40022000
 8006134:	40022100 	.word	0x40022100
 8006138:	40022300 	.word	0x40022300
 800613c:	58026300 	.word	0x58026300

08006140 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8006140:	b480      	push	{r7}
 8006142:	b083      	sub	sp, #12
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800614e:	4618      	mov	r0, r3
 8006150:	370c      	adds	r7, #12
 8006152:	46bd      	mov	sp, r7
 8006154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006158:	4770      	bx	lr
	...

0800615c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800615c:	b590      	push	{r4, r7, lr}
 800615e:	b08d      	sub	sp, #52	@ 0x34
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
 8006164:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006166:	2300      	movs	r3, #0
 8006168:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800616c:	2300      	movs	r3, #0
 800616e:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	68db      	ldr	r3, [r3, #12]
 8006174:	4a65      	ldr	r2, [pc, #404]	@ (800630c <HAL_ADC_ConfigChannel+0x1b0>)
 8006176:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800617e:	2b01      	cmp	r3, #1
 8006180:	d101      	bne.n	8006186 <HAL_ADC_ConfigChannel+0x2a>
 8006182:	2302      	movs	r3, #2
 8006184:	e2c7      	b.n	8006716 <HAL_ADC_ConfigChannel+0x5ba>
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	2201      	movs	r2, #1
 800618a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4618      	mov	r0, r3
 8006194:	f7ff fc04 	bl	80059a0 <LL_ADC_REG_IsConversionOngoing>
 8006198:	4603      	mov	r3, r0
 800619a:	2b00      	cmp	r3, #0
 800619c:	f040 82ac 	bne.w	80066f8 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	db2c      	blt.n	8006202 <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d108      	bne.n	80061c6 <HAL_ADC_ConfigChannel+0x6a>
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	0e9b      	lsrs	r3, r3, #26
 80061ba:	f003 031f 	and.w	r3, r3, #31
 80061be:	2201      	movs	r2, #1
 80061c0:	fa02 f303 	lsl.w	r3, r2, r3
 80061c4:	e016      	b.n	80061f4 <HAL_ADC_ConfigChannel+0x98>
 80061c6:	683b      	ldr	r3, [r7, #0]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061cc:	697b      	ldr	r3, [r7, #20]
 80061ce:	fa93 f3a3 	rbit	r3, r3
 80061d2:	613b      	str	r3, [r7, #16]
  return result;
 80061d4:	693b      	ldr	r3, [r7, #16]
 80061d6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80061d8:	69bb      	ldr	r3, [r7, #24]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d101      	bne.n	80061e2 <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 80061de:	2320      	movs	r3, #32
 80061e0:	e003      	b.n	80061ea <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 80061e2:	69bb      	ldr	r3, [r7, #24]
 80061e4:	fab3 f383 	clz	r3, r3
 80061e8:	b2db      	uxtb	r3, r3
 80061ea:	f003 031f 	and.w	r3, r3, #31
 80061ee:	2201      	movs	r2, #1
 80061f0:	fa02 f303 	lsl.w	r3, r2, r3
 80061f4:	687a      	ldr	r2, [r7, #4]
 80061f6:	6812      	ldr	r2, [r2, #0]
 80061f8:	69d1      	ldr	r1, [r2, #28]
 80061fa:	687a      	ldr	r2, [r7, #4]
 80061fc:	6812      	ldr	r2, [r2, #0]
 80061fe:	430b      	orrs	r3, r1
 8006200:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6818      	ldr	r0, [r3, #0]
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	6859      	ldr	r1, [r3, #4]
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	461a      	mov	r2, r3
 8006210:	f7ff fa6a 	bl	80056e8 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	4618      	mov	r0, r3
 800621a:	f7ff fbc1 	bl	80059a0 <LL_ADC_REG_IsConversionOngoing>
 800621e:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	4618      	mov	r0, r3
 8006226:	f7ff fbe3 	bl	80059f0 <LL_ADC_INJ_IsConversionOngoing>
 800622a:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800622c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800622e:	2b00      	cmp	r3, #0
 8006230:	f040 80b8 	bne.w	80063a4 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006236:	2b00      	cmp	r3, #0
 8006238:	f040 80b4 	bne.w	80063a4 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	6818      	ldr	r0, [r3, #0]
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	6819      	ldr	r1, [r3, #0]
 8006244:	683b      	ldr	r3, [r7, #0]
 8006246:	689b      	ldr	r3, [r3, #8]
 8006248:	461a      	mov	r2, r3
 800624a:	f7ff fa79 	bl	8005740 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800624e:	4b30      	ldr	r3, [pc, #192]	@ (8006310 <HAL_ADC_ConfigChannel+0x1b4>)
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8006256:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800625a:	d10b      	bne.n	8006274 <HAL_ADC_ConfigChannel+0x118>
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	695a      	ldr	r2, [r3, #20]
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	68db      	ldr	r3, [r3, #12]
 8006266:	089b      	lsrs	r3, r3, #2
 8006268:	f003 0307 	and.w	r3, r3, #7
 800626c:	005b      	lsls	r3, r3, #1
 800626e:	fa02 f303 	lsl.w	r3, r2, r3
 8006272:	e01d      	b.n	80062b0 <HAL_ADC_ConfigChannel+0x154>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	68db      	ldr	r3, [r3, #12]
 800627a:	f003 0310 	and.w	r3, r3, #16
 800627e:	2b00      	cmp	r3, #0
 8006280:	d10b      	bne.n	800629a <HAL_ADC_ConfigChannel+0x13e>
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	695a      	ldr	r2, [r3, #20]
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	68db      	ldr	r3, [r3, #12]
 800628c:	089b      	lsrs	r3, r3, #2
 800628e:	f003 0307 	and.w	r3, r3, #7
 8006292:	005b      	lsls	r3, r3, #1
 8006294:	fa02 f303 	lsl.w	r3, r2, r3
 8006298:	e00a      	b.n	80062b0 <HAL_ADC_ConfigChannel+0x154>
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	695a      	ldr	r2, [r3, #20]
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	68db      	ldr	r3, [r3, #12]
 80062a4:	089b      	lsrs	r3, r3, #2
 80062a6:	f003 0304 	and.w	r3, r3, #4
 80062aa:	005b      	lsls	r3, r3, #1
 80062ac:	fa02 f303 	lsl.w	r3, r2, r3
 80062b0:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	691b      	ldr	r3, [r3, #16]
 80062b6:	2b04      	cmp	r3, #4
 80062b8:	d02c      	beq.n	8006314 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6818      	ldr	r0, [r3, #0]
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	6919      	ldr	r1, [r3, #16]
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	681a      	ldr	r2, [r3, #0]
 80062c6:	6a3b      	ldr	r3, [r7, #32]
 80062c8:	f7ff f9a7 	bl	800561a <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6818      	ldr	r0, [r3, #0]
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	6919      	ldr	r1, [r3, #16]
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	7e5b      	ldrb	r3, [r3, #25]
 80062d8:	2b01      	cmp	r3, #1
 80062da:	d102      	bne.n	80062e2 <HAL_ADC_ConfigChannel+0x186>
 80062dc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80062e0:	e000      	b.n	80062e4 <HAL_ADC_ConfigChannel+0x188>
 80062e2:	2300      	movs	r3, #0
 80062e4:	461a      	mov	r2, r3
 80062e6:	f7ff f9d1 	bl	800568c <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	6818      	ldr	r0, [r3, #0]
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	6919      	ldr	r1, [r3, #16]
 80062f2:	683b      	ldr	r3, [r7, #0]
 80062f4:	7e1b      	ldrb	r3, [r3, #24]
 80062f6:	2b01      	cmp	r3, #1
 80062f8:	d102      	bne.n	8006300 <HAL_ADC_ConfigChannel+0x1a4>
 80062fa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80062fe:	e000      	b.n	8006302 <HAL_ADC_ConfigChannel+0x1a6>
 8006300:	2300      	movs	r3, #0
 8006302:	461a      	mov	r2, r3
 8006304:	f7ff f9a9 	bl	800565a <LL_ADC_SetDataRightShift>
 8006308:	e04c      	b.n	80063a4 <HAL_ADC_ConfigChannel+0x248>
 800630a:	bf00      	nop
 800630c:	47ff0000 	.word	0x47ff0000
 8006310:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800631a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	069b      	lsls	r3, r3, #26
 8006324:	429a      	cmp	r2, r3
 8006326:	d107      	bne.n	8006338 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006336:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800633e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	069b      	lsls	r3, r3, #26
 8006348:	429a      	cmp	r2, r3
 800634a:	d107      	bne.n	800635c <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800635a:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006362:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	069b      	lsls	r3, r3, #26
 800636c:	429a      	cmp	r2, r3
 800636e:	d107      	bne.n	8006380 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800637e:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006386:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	069b      	lsls	r3, r3, #26
 8006390:	429a      	cmp	r2, r3
 8006392:	d107      	bne.n	80063a4 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80063a2:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	4618      	mov	r0, r3
 80063aa:	f7ff faab 	bl	8005904 <LL_ADC_IsEnabled>
 80063ae:	4603      	mov	r3, r0
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	f040 81aa 	bne.w	800670a <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6818      	ldr	r0, [r3, #0]
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	6819      	ldr	r1, [r3, #0]
 80063be:	683b      	ldr	r3, [r7, #0]
 80063c0:	68db      	ldr	r3, [r3, #12]
 80063c2:	461a      	mov	r2, r3
 80063c4:	f7ff f9e8 	bl	8005798 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	68db      	ldr	r3, [r3, #12]
 80063cc:	4a87      	ldr	r2, [pc, #540]	@ (80065ec <HAL_ADC_ConfigChannel+0x490>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	f040 809a 	bne.w	8006508 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681a      	ldr	r2, [r3, #0]
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	4984      	ldr	r1, [pc, #528]	@ (80065f0 <HAL_ADC_ConfigChannel+0x494>)
 80063de:	428b      	cmp	r3, r1
 80063e0:	d147      	bne.n	8006472 <HAL_ADC_ConfigChannel+0x316>
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4983      	ldr	r1, [pc, #524]	@ (80065f4 <HAL_ADC_ConfigChannel+0x498>)
 80063e8:	428b      	cmp	r3, r1
 80063ea:	d040      	beq.n	800646e <HAL_ADC_ConfigChannel+0x312>
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	4981      	ldr	r1, [pc, #516]	@ (80065f8 <HAL_ADC_ConfigChannel+0x49c>)
 80063f2:	428b      	cmp	r3, r1
 80063f4:	d039      	beq.n	800646a <HAL_ADC_ConfigChannel+0x30e>
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	4980      	ldr	r1, [pc, #512]	@ (80065fc <HAL_ADC_ConfigChannel+0x4a0>)
 80063fc:	428b      	cmp	r3, r1
 80063fe:	d032      	beq.n	8006466 <HAL_ADC_ConfigChannel+0x30a>
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	497e      	ldr	r1, [pc, #504]	@ (8006600 <HAL_ADC_ConfigChannel+0x4a4>)
 8006406:	428b      	cmp	r3, r1
 8006408:	d02b      	beq.n	8006462 <HAL_ADC_ConfigChannel+0x306>
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	497d      	ldr	r1, [pc, #500]	@ (8006604 <HAL_ADC_ConfigChannel+0x4a8>)
 8006410:	428b      	cmp	r3, r1
 8006412:	d024      	beq.n	800645e <HAL_ADC_ConfigChannel+0x302>
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	497b      	ldr	r1, [pc, #492]	@ (8006608 <HAL_ADC_ConfigChannel+0x4ac>)
 800641a:	428b      	cmp	r3, r1
 800641c:	d01d      	beq.n	800645a <HAL_ADC_ConfigChannel+0x2fe>
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	497a      	ldr	r1, [pc, #488]	@ (800660c <HAL_ADC_ConfigChannel+0x4b0>)
 8006424:	428b      	cmp	r3, r1
 8006426:	d016      	beq.n	8006456 <HAL_ADC_ConfigChannel+0x2fa>
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4978      	ldr	r1, [pc, #480]	@ (8006610 <HAL_ADC_ConfigChannel+0x4b4>)
 800642e:	428b      	cmp	r3, r1
 8006430:	d00f      	beq.n	8006452 <HAL_ADC_ConfigChannel+0x2f6>
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	4977      	ldr	r1, [pc, #476]	@ (8006614 <HAL_ADC_ConfigChannel+0x4b8>)
 8006438:	428b      	cmp	r3, r1
 800643a:	d008      	beq.n	800644e <HAL_ADC_ConfigChannel+0x2f2>
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4975      	ldr	r1, [pc, #468]	@ (8006618 <HAL_ADC_ConfigChannel+0x4bc>)
 8006442:	428b      	cmp	r3, r1
 8006444:	d101      	bne.n	800644a <HAL_ADC_ConfigChannel+0x2ee>
 8006446:	4b75      	ldr	r3, [pc, #468]	@ (800661c <HAL_ADC_ConfigChannel+0x4c0>)
 8006448:	e05a      	b.n	8006500 <HAL_ADC_ConfigChannel+0x3a4>
 800644a:	2300      	movs	r3, #0
 800644c:	e058      	b.n	8006500 <HAL_ADC_ConfigChannel+0x3a4>
 800644e:	4b74      	ldr	r3, [pc, #464]	@ (8006620 <HAL_ADC_ConfigChannel+0x4c4>)
 8006450:	e056      	b.n	8006500 <HAL_ADC_ConfigChannel+0x3a4>
 8006452:	4b74      	ldr	r3, [pc, #464]	@ (8006624 <HAL_ADC_ConfigChannel+0x4c8>)
 8006454:	e054      	b.n	8006500 <HAL_ADC_ConfigChannel+0x3a4>
 8006456:	4b6e      	ldr	r3, [pc, #440]	@ (8006610 <HAL_ADC_ConfigChannel+0x4b4>)
 8006458:	e052      	b.n	8006500 <HAL_ADC_ConfigChannel+0x3a4>
 800645a:	4b6c      	ldr	r3, [pc, #432]	@ (800660c <HAL_ADC_ConfigChannel+0x4b0>)
 800645c:	e050      	b.n	8006500 <HAL_ADC_ConfigChannel+0x3a4>
 800645e:	4b72      	ldr	r3, [pc, #456]	@ (8006628 <HAL_ADC_ConfigChannel+0x4cc>)
 8006460:	e04e      	b.n	8006500 <HAL_ADC_ConfigChannel+0x3a4>
 8006462:	4b72      	ldr	r3, [pc, #456]	@ (800662c <HAL_ADC_ConfigChannel+0x4d0>)
 8006464:	e04c      	b.n	8006500 <HAL_ADC_ConfigChannel+0x3a4>
 8006466:	4b72      	ldr	r3, [pc, #456]	@ (8006630 <HAL_ADC_ConfigChannel+0x4d4>)
 8006468:	e04a      	b.n	8006500 <HAL_ADC_ConfigChannel+0x3a4>
 800646a:	4b72      	ldr	r3, [pc, #456]	@ (8006634 <HAL_ADC_ConfigChannel+0x4d8>)
 800646c:	e048      	b.n	8006500 <HAL_ADC_ConfigChannel+0x3a4>
 800646e:	2301      	movs	r3, #1
 8006470:	e046      	b.n	8006500 <HAL_ADC_ConfigChannel+0x3a4>
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4970      	ldr	r1, [pc, #448]	@ (8006638 <HAL_ADC_ConfigChannel+0x4dc>)
 8006478:	428b      	cmp	r3, r1
 800647a:	d140      	bne.n	80064fe <HAL_ADC_ConfigChannel+0x3a2>
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	495c      	ldr	r1, [pc, #368]	@ (80065f4 <HAL_ADC_ConfigChannel+0x498>)
 8006482:	428b      	cmp	r3, r1
 8006484:	d039      	beq.n	80064fa <HAL_ADC_ConfigChannel+0x39e>
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	495b      	ldr	r1, [pc, #364]	@ (80065f8 <HAL_ADC_ConfigChannel+0x49c>)
 800648c:	428b      	cmp	r3, r1
 800648e:	d032      	beq.n	80064f6 <HAL_ADC_ConfigChannel+0x39a>
 8006490:	683b      	ldr	r3, [r7, #0]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	4959      	ldr	r1, [pc, #356]	@ (80065fc <HAL_ADC_ConfigChannel+0x4a0>)
 8006496:	428b      	cmp	r3, r1
 8006498:	d02b      	beq.n	80064f2 <HAL_ADC_ConfigChannel+0x396>
 800649a:	683b      	ldr	r3, [r7, #0]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	4958      	ldr	r1, [pc, #352]	@ (8006600 <HAL_ADC_ConfigChannel+0x4a4>)
 80064a0:	428b      	cmp	r3, r1
 80064a2:	d024      	beq.n	80064ee <HAL_ADC_ConfigChannel+0x392>
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	4956      	ldr	r1, [pc, #344]	@ (8006604 <HAL_ADC_ConfigChannel+0x4a8>)
 80064aa:	428b      	cmp	r3, r1
 80064ac:	d01d      	beq.n	80064ea <HAL_ADC_ConfigChannel+0x38e>
 80064ae:	683b      	ldr	r3, [r7, #0]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	4955      	ldr	r1, [pc, #340]	@ (8006608 <HAL_ADC_ConfigChannel+0x4ac>)
 80064b4:	428b      	cmp	r3, r1
 80064b6:	d016      	beq.n	80064e6 <HAL_ADC_ConfigChannel+0x38a>
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4953      	ldr	r1, [pc, #332]	@ (800660c <HAL_ADC_ConfigChannel+0x4b0>)
 80064be:	428b      	cmp	r3, r1
 80064c0:	d00f      	beq.n	80064e2 <HAL_ADC_ConfigChannel+0x386>
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	4952      	ldr	r1, [pc, #328]	@ (8006610 <HAL_ADC_ConfigChannel+0x4b4>)
 80064c8:	428b      	cmp	r3, r1
 80064ca:	d008      	beq.n	80064de <HAL_ADC_ConfigChannel+0x382>
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	4951      	ldr	r1, [pc, #324]	@ (8006618 <HAL_ADC_ConfigChannel+0x4bc>)
 80064d2:	428b      	cmp	r3, r1
 80064d4:	d101      	bne.n	80064da <HAL_ADC_ConfigChannel+0x37e>
 80064d6:	4b51      	ldr	r3, [pc, #324]	@ (800661c <HAL_ADC_ConfigChannel+0x4c0>)
 80064d8:	e012      	b.n	8006500 <HAL_ADC_ConfigChannel+0x3a4>
 80064da:	2300      	movs	r3, #0
 80064dc:	e010      	b.n	8006500 <HAL_ADC_ConfigChannel+0x3a4>
 80064de:	4b51      	ldr	r3, [pc, #324]	@ (8006624 <HAL_ADC_ConfigChannel+0x4c8>)
 80064e0:	e00e      	b.n	8006500 <HAL_ADC_ConfigChannel+0x3a4>
 80064e2:	4b4b      	ldr	r3, [pc, #300]	@ (8006610 <HAL_ADC_ConfigChannel+0x4b4>)
 80064e4:	e00c      	b.n	8006500 <HAL_ADC_ConfigChannel+0x3a4>
 80064e6:	4b49      	ldr	r3, [pc, #292]	@ (800660c <HAL_ADC_ConfigChannel+0x4b0>)
 80064e8:	e00a      	b.n	8006500 <HAL_ADC_ConfigChannel+0x3a4>
 80064ea:	4b4f      	ldr	r3, [pc, #316]	@ (8006628 <HAL_ADC_ConfigChannel+0x4cc>)
 80064ec:	e008      	b.n	8006500 <HAL_ADC_ConfigChannel+0x3a4>
 80064ee:	4b4f      	ldr	r3, [pc, #316]	@ (800662c <HAL_ADC_ConfigChannel+0x4d0>)
 80064f0:	e006      	b.n	8006500 <HAL_ADC_ConfigChannel+0x3a4>
 80064f2:	4b4f      	ldr	r3, [pc, #316]	@ (8006630 <HAL_ADC_ConfigChannel+0x4d4>)
 80064f4:	e004      	b.n	8006500 <HAL_ADC_ConfigChannel+0x3a4>
 80064f6:	4b4f      	ldr	r3, [pc, #316]	@ (8006634 <HAL_ADC_ConfigChannel+0x4d8>)
 80064f8:	e002      	b.n	8006500 <HAL_ADC_ConfigChannel+0x3a4>
 80064fa:	2301      	movs	r3, #1
 80064fc:	e000      	b.n	8006500 <HAL_ADC_ConfigChannel+0x3a4>
 80064fe:	2300      	movs	r3, #0
 8006500:	4619      	mov	r1, r3
 8006502:	4610      	mov	r0, r2
 8006504:	f7ff f856 	bl	80055b4 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	2b00      	cmp	r3, #0
 800650e:	f280 80fc 	bge.w	800670a <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	4a36      	ldr	r2, [pc, #216]	@ (80065f0 <HAL_ADC_ConfigChannel+0x494>)
 8006518:	4293      	cmp	r3, r2
 800651a:	d004      	beq.n	8006526 <HAL_ADC_ConfigChannel+0x3ca>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4a45      	ldr	r2, [pc, #276]	@ (8006638 <HAL_ADC_ConfigChannel+0x4dc>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d101      	bne.n	800652a <HAL_ADC_ConfigChannel+0x3ce>
 8006526:	4b45      	ldr	r3, [pc, #276]	@ (800663c <HAL_ADC_ConfigChannel+0x4e0>)
 8006528:	e000      	b.n	800652c <HAL_ADC_ConfigChannel+0x3d0>
 800652a:	4b45      	ldr	r3, [pc, #276]	@ (8006640 <HAL_ADC_ConfigChannel+0x4e4>)
 800652c:	4618      	mov	r0, r3
 800652e:	f7ff f833 	bl	8005598 <LL_ADC_GetCommonPathInternalCh>
 8006532:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	4a2d      	ldr	r2, [pc, #180]	@ (80065f0 <HAL_ADC_ConfigChannel+0x494>)
 800653a:	4293      	cmp	r3, r2
 800653c:	d004      	beq.n	8006548 <HAL_ADC_ConfigChannel+0x3ec>
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	4a3d      	ldr	r2, [pc, #244]	@ (8006638 <HAL_ADC_ConfigChannel+0x4dc>)
 8006544:	4293      	cmp	r3, r2
 8006546:	d10e      	bne.n	8006566 <HAL_ADC_ConfigChannel+0x40a>
 8006548:	4829      	ldr	r0, [pc, #164]	@ (80065f0 <HAL_ADC_ConfigChannel+0x494>)
 800654a:	f7ff f9db 	bl	8005904 <LL_ADC_IsEnabled>
 800654e:	4604      	mov	r4, r0
 8006550:	4839      	ldr	r0, [pc, #228]	@ (8006638 <HAL_ADC_ConfigChannel+0x4dc>)
 8006552:	f7ff f9d7 	bl	8005904 <LL_ADC_IsEnabled>
 8006556:	4603      	mov	r3, r0
 8006558:	4323      	orrs	r3, r4
 800655a:	2b00      	cmp	r3, #0
 800655c:	bf0c      	ite	eq
 800655e:	2301      	moveq	r3, #1
 8006560:	2300      	movne	r3, #0
 8006562:	b2db      	uxtb	r3, r3
 8006564:	e008      	b.n	8006578 <HAL_ADC_ConfigChannel+0x41c>
 8006566:	4837      	ldr	r0, [pc, #220]	@ (8006644 <HAL_ADC_ConfigChannel+0x4e8>)
 8006568:	f7ff f9cc 	bl	8005904 <LL_ADC_IsEnabled>
 800656c:	4603      	mov	r3, r0
 800656e:	2b00      	cmp	r3, #0
 8006570:	bf0c      	ite	eq
 8006572:	2301      	moveq	r3, #1
 8006574:	2300      	movne	r3, #0
 8006576:	b2db      	uxtb	r3, r3
 8006578:	2b00      	cmp	r3, #0
 800657a:	f000 80b3 	beq.w	80066e4 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	4a31      	ldr	r2, [pc, #196]	@ (8006648 <HAL_ADC_ConfigChannel+0x4ec>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d165      	bne.n	8006654 <HAL_ADC_ConfigChannel+0x4f8>
 8006588:	69fb      	ldr	r3, [r7, #28]
 800658a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800658e:	2b00      	cmp	r3, #0
 8006590:	d160      	bne.n	8006654 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4a2b      	ldr	r2, [pc, #172]	@ (8006644 <HAL_ADC_ConfigChannel+0x4e8>)
 8006598:	4293      	cmp	r3, r2
 800659a:	f040 80b6 	bne.w	800670a <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	4a13      	ldr	r2, [pc, #76]	@ (80065f0 <HAL_ADC_ConfigChannel+0x494>)
 80065a4:	4293      	cmp	r3, r2
 80065a6:	d004      	beq.n	80065b2 <HAL_ADC_ConfigChannel+0x456>
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	4a22      	ldr	r2, [pc, #136]	@ (8006638 <HAL_ADC_ConfigChannel+0x4dc>)
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d101      	bne.n	80065b6 <HAL_ADC_ConfigChannel+0x45a>
 80065b2:	4a22      	ldr	r2, [pc, #136]	@ (800663c <HAL_ADC_ConfigChannel+0x4e0>)
 80065b4:	e000      	b.n	80065b8 <HAL_ADC_ConfigChannel+0x45c>
 80065b6:	4a22      	ldr	r2, [pc, #136]	@ (8006640 <HAL_ADC_ConfigChannel+0x4e4>)
 80065b8:	69fb      	ldr	r3, [r7, #28]
 80065ba:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80065be:	4619      	mov	r1, r3
 80065c0:	4610      	mov	r0, r2
 80065c2:	f7fe ffd6 	bl	8005572 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80065c6:	4b21      	ldr	r3, [pc, #132]	@ (800664c <HAL_ADC_ConfigChannel+0x4f0>)
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	099b      	lsrs	r3, r3, #6
 80065cc:	4a20      	ldr	r2, [pc, #128]	@ (8006650 <HAL_ADC_ConfigChannel+0x4f4>)
 80065ce:	fba2 2303 	umull	r2, r3, r2, r3
 80065d2:	099b      	lsrs	r3, r3, #6
 80065d4:	3301      	adds	r3, #1
 80065d6:	005b      	lsls	r3, r3, #1
 80065d8:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80065da:	e002      	b.n	80065e2 <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	3b01      	subs	r3, #1
 80065e0:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d1f9      	bne.n	80065dc <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80065e8:	e08f      	b.n	800670a <HAL_ADC_ConfigChannel+0x5ae>
 80065ea:	bf00      	nop
 80065ec:	47ff0000 	.word	0x47ff0000
 80065f0:	40022000 	.word	0x40022000
 80065f4:	04300002 	.word	0x04300002
 80065f8:	08600004 	.word	0x08600004
 80065fc:	0c900008 	.word	0x0c900008
 8006600:	10c00010 	.word	0x10c00010
 8006604:	14f00020 	.word	0x14f00020
 8006608:	2a000400 	.word	0x2a000400
 800660c:	2e300800 	.word	0x2e300800
 8006610:	32601000 	.word	0x32601000
 8006614:	43210000 	.word	0x43210000
 8006618:	4b840000 	.word	0x4b840000
 800661c:	4fb80000 	.word	0x4fb80000
 8006620:	47520000 	.word	0x47520000
 8006624:	36902000 	.word	0x36902000
 8006628:	25b00200 	.word	0x25b00200
 800662c:	21800100 	.word	0x21800100
 8006630:	1d500080 	.word	0x1d500080
 8006634:	19200040 	.word	0x19200040
 8006638:	40022100 	.word	0x40022100
 800663c:	40022300 	.word	0x40022300
 8006640:	58026300 	.word	0x58026300
 8006644:	58026000 	.word	0x58026000
 8006648:	cb840000 	.word	0xcb840000
 800664c:	24000028 	.word	0x24000028
 8006650:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4a31      	ldr	r2, [pc, #196]	@ (8006720 <HAL_ADC_ConfigChannel+0x5c4>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d11e      	bne.n	800669c <HAL_ADC_ConfigChannel+0x540>
 800665e:	69fb      	ldr	r3, [r7, #28]
 8006660:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006664:	2b00      	cmp	r3, #0
 8006666:	d119      	bne.n	800669c <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	4a2d      	ldr	r2, [pc, #180]	@ (8006724 <HAL_ADC_ConfigChannel+0x5c8>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d14b      	bne.n	800670a <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	4a2c      	ldr	r2, [pc, #176]	@ (8006728 <HAL_ADC_ConfigChannel+0x5cc>)
 8006678:	4293      	cmp	r3, r2
 800667a:	d004      	beq.n	8006686 <HAL_ADC_ConfigChannel+0x52a>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a2a      	ldr	r2, [pc, #168]	@ (800672c <HAL_ADC_ConfigChannel+0x5d0>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d101      	bne.n	800668a <HAL_ADC_ConfigChannel+0x52e>
 8006686:	4a2a      	ldr	r2, [pc, #168]	@ (8006730 <HAL_ADC_ConfigChannel+0x5d4>)
 8006688:	e000      	b.n	800668c <HAL_ADC_ConfigChannel+0x530>
 800668a:	4a2a      	ldr	r2, [pc, #168]	@ (8006734 <HAL_ADC_ConfigChannel+0x5d8>)
 800668c:	69fb      	ldr	r3, [r7, #28]
 800668e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006692:	4619      	mov	r1, r3
 8006694:	4610      	mov	r0, r2
 8006696:	f7fe ff6c 	bl	8005572 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800669a:	e036      	b.n	800670a <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800669c:	683b      	ldr	r3, [r7, #0]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	4a25      	ldr	r2, [pc, #148]	@ (8006738 <HAL_ADC_ConfigChannel+0x5dc>)
 80066a2:	4293      	cmp	r3, r2
 80066a4:	d131      	bne.n	800670a <HAL_ADC_ConfigChannel+0x5ae>
 80066a6:	69fb      	ldr	r3, [r7, #28]
 80066a8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d12c      	bne.n	800670a <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	4a1b      	ldr	r2, [pc, #108]	@ (8006724 <HAL_ADC_ConfigChannel+0x5c8>)
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d127      	bne.n	800670a <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	4a1a      	ldr	r2, [pc, #104]	@ (8006728 <HAL_ADC_ConfigChannel+0x5cc>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d004      	beq.n	80066ce <HAL_ADC_ConfigChannel+0x572>
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	4a18      	ldr	r2, [pc, #96]	@ (800672c <HAL_ADC_ConfigChannel+0x5d0>)
 80066ca:	4293      	cmp	r3, r2
 80066cc:	d101      	bne.n	80066d2 <HAL_ADC_ConfigChannel+0x576>
 80066ce:	4a18      	ldr	r2, [pc, #96]	@ (8006730 <HAL_ADC_ConfigChannel+0x5d4>)
 80066d0:	e000      	b.n	80066d4 <HAL_ADC_ConfigChannel+0x578>
 80066d2:	4a18      	ldr	r2, [pc, #96]	@ (8006734 <HAL_ADC_ConfigChannel+0x5d8>)
 80066d4:	69fb      	ldr	r3, [r7, #28]
 80066d6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80066da:	4619      	mov	r1, r3
 80066dc:	4610      	mov	r0, r2
 80066de:	f7fe ff48 	bl	8005572 <LL_ADC_SetCommonPathInternalCh>
 80066e2:	e012      	b.n	800670a <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066e8:	f043 0220 	orr.w	r2, r3, #32
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 80066f0:	2301      	movs	r3, #1
 80066f2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80066f6:	e008      	b.n	800670a <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066fc:	f043 0220 	orr.w	r2, r3, #32
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8006704:	2301      	movs	r3, #1
 8006706:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2200      	movs	r2, #0
 800670e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8006712:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8006716:	4618      	mov	r0, r3
 8006718:	3734      	adds	r7, #52	@ 0x34
 800671a:	46bd      	mov	sp, r7
 800671c:	bd90      	pop	{r4, r7, pc}
 800671e:	bf00      	nop
 8006720:	c7520000 	.word	0xc7520000
 8006724:	58026000 	.word	0x58026000
 8006728:	40022000 	.word	0x40022000
 800672c:	40022100 	.word	0x40022100
 8006730:	40022300 	.word	0x40022300
 8006734:	58026300 	.word	0x58026300
 8006738:	cfb80000 	.word	0xcfb80000

0800673c <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800673c:	b580      	push	{r7, lr}
 800673e:	b088      	sub	sp, #32
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
 8006744:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8006746:	2300      	movs	r3, #0
 8006748:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	4618      	mov	r0, r3
 8006754:	f7ff f924 	bl	80059a0 <LL_ADC_REG_IsConversionOngoing>
 8006758:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	4618      	mov	r0, r3
 8006760:	f7ff f946 	bl	80059f0 <LL_ADC_INJ_IsConversionOngoing>
 8006764:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8006766:	693b      	ldr	r3, [r7, #16]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d103      	bne.n	8006774 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	2b00      	cmp	r3, #0
 8006770:	f000 8098 	beq.w	80068a4 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	68db      	ldr	r3, [r3, #12]
 800677a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800677e:	2b00      	cmp	r3, #0
 8006780:	d02a      	beq.n	80067d8 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	7d5b      	ldrb	r3, [r3, #21]
 8006786:	2b01      	cmp	r3, #1
 8006788:	d126      	bne.n	80067d8 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	7d1b      	ldrb	r3, [r3, #20]
 800678e:	2b01      	cmp	r3, #1
 8006790:	d122      	bne.n	80067d8 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8006792:	2301      	movs	r3, #1
 8006794:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8006796:	e014      	b.n	80067c2 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8006798:	69fb      	ldr	r3, [r7, #28]
 800679a:	4a45      	ldr	r2, [pc, #276]	@ (80068b0 <ADC_ConversionStop+0x174>)
 800679c:	4293      	cmp	r3, r2
 800679e:	d90d      	bls.n	80067bc <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067a4:	f043 0210 	orr.w	r2, r3, #16
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067b0:	f043 0201 	orr.w	r2, r3, #1
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80067b8:	2301      	movs	r3, #1
 80067ba:	e074      	b.n	80068a6 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80067bc:	69fb      	ldr	r3, [r7, #28]
 80067be:	3301      	adds	r3, #1
 80067c0:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067cc:	2b40      	cmp	r3, #64	@ 0x40
 80067ce:	d1e3      	bne.n	8006798 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	2240      	movs	r2, #64	@ 0x40
 80067d6:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80067d8:	69bb      	ldr	r3, [r7, #24]
 80067da:	2b02      	cmp	r3, #2
 80067dc:	d014      	beq.n	8006808 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	4618      	mov	r0, r3
 80067e4:	f7ff f8dc 	bl	80059a0 <LL_ADC_REG_IsConversionOngoing>
 80067e8:	4603      	mov	r3, r0
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d00c      	beq.n	8006808 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	4618      	mov	r0, r3
 80067f4:	f7ff f899 	bl	800592a <LL_ADC_IsDisableOngoing>
 80067f8:	4603      	mov	r3, r0
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d104      	bne.n	8006808 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	4618      	mov	r0, r3
 8006804:	f7ff f8b8 	bl	8005978 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8006808:	69bb      	ldr	r3, [r7, #24]
 800680a:	2b01      	cmp	r3, #1
 800680c:	d014      	beq.n	8006838 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	4618      	mov	r0, r3
 8006814:	f7ff f8ec 	bl	80059f0 <LL_ADC_INJ_IsConversionOngoing>
 8006818:	4603      	mov	r3, r0
 800681a:	2b00      	cmp	r3, #0
 800681c:	d00c      	beq.n	8006838 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	4618      	mov	r0, r3
 8006824:	f7ff f881 	bl	800592a <LL_ADC_IsDisableOngoing>
 8006828:	4603      	mov	r3, r0
 800682a:	2b00      	cmp	r3, #0
 800682c:	d104      	bne.n	8006838 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	4618      	mov	r0, r3
 8006834:	f7ff f8c8 	bl	80059c8 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8006838:	69bb      	ldr	r3, [r7, #24]
 800683a:	2b02      	cmp	r3, #2
 800683c:	d005      	beq.n	800684a <ADC_ConversionStop+0x10e>
 800683e:	69bb      	ldr	r3, [r7, #24]
 8006840:	2b03      	cmp	r3, #3
 8006842:	d105      	bne.n	8006850 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8006844:	230c      	movs	r3, #12
 8006846:	617b      	str	r3, [r7, #20]
        break;
 8006848:	e005      	b.n	8006856 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800684a:	2308      	movs	r3, #8
 800684c:	617b      	str	r3, [r7, #20]
        break;
 800684e:	e002      	b.n	8006856 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8006850:	2304      	movs	r3, #4
 8006852:	617b      	str	r3, [r7, #20]
        break;
 8006854:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8006856:	f7fe fe3d 	bl	80054d4 <HAL_GetTick>
 800685a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800685c:	e01b      	b.n	8006896 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800685e:	f7fe fe39 	bl	80054d4 <HAL_GetTick>
 8006862:	4602      	mov	r2, r0
 8006864:	68bb      	ldr	r3, [r7, #8]
 8006866:	1ad3      	subs	r3, r2, r3
 8006868:	2b05      	cmp	r3, #5
 800686a:	d914      	bls.n	8006896 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	689a      	ldr	r2, [r3, #8]
 8006872:	697b      	ldr	r3, [r7, #20]
 8006874:	4013      	ands	r3, r2
 8006876:	2b00      	cmp	r3, #0
 8006878:	d00d      	beq.n	8006896 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800687e:	f043 0210 	orr.w	r2, r3, #16
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800688a:	f043 0201 	orr.w	r2, r3, #1
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8006892:	2301      	movs	r3, #1
 8006894:	e007      	b.n	80068a6 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	689a      	ldr	r2, [r3, #8]
 800689c:	697b      	ldr	r3, [r7, #20]
 800689e:	4013      	ands	r3, r2
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d1dc      	bne.n	800685e <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80068a4:	2300      	movs	r3, #0
}
 80068a6:	4618      	mov	r0, r3
 80068a8:	3720      	adds	r7, #32
 80068aa:	46bd      	mov	sp, r7
 80068ac:	bd80      	pop	{r7, pc}
 80068ae:	bf00      	nop
 80068b0:	000cdbff 	.word	0x000cdbff

080068b4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b084      	sub	sp, #16
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	4618      	mov	r0, r3
 80068c2:	f7ff f81f 	bl	8005904 <LL_ADC_IsEnabled>
 80068c6:	4603      	mov	r3, r0
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d16e      	bne.n	80069aa <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	689a      	ldr	r2, [r3, #8]
 80068d2:	4b38      	ldr	r3, [pc, #224]	@ (80069b4 <ADC_Enable+0x100>)
 80068d4:	4013      	ands	r3, r2
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d00d      	beq.n	80068f6 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068de:	f043 0210 	orr.w	r2, r3, #16
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068ea:	f043 0201 	orr.w	r2, r3, #1
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80068f2:	2301      	movs	r3, #1
 80068f4:	e05a      	b.n	80069ac <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	4618      	mov	r0, r3
 80068fc:	f7fe ffda 	bl	80058b4 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8006900:	f7fe fde8 	bl	80054d4 <HAL_GetTick>
 8006904:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	4a2b      	ldr	r2, [pc, #172]	@ (80069b8 <ADC_Enable+0x104>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d004      	beq.n	800691a <ADC_Enable+0x66>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4a29      	ldr	r2, [pc, #164]	@ (80069bc <ADC_Enable+0x108>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d101      	bne.n	800691e <ADC_Enable+0x6a>
 800691a:	4b29      	ldr	r3, [pc, #164]	@ (80069c0 <ADC_Enable+0x10c>)
 800691c:	e000      	b.n	8006920 <ADC_Enable+0x6c>
 800691e:	4b29      	ldr	r3, [pc, #164]	@ (80069c4 <ADC_Enable+0x110>)
 8006920:	4618      	mov	r0, r3
 8006922:	f7fe ff5d 	bl	80057e0 <LL_ADC_GetMultimode>
 8006926:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	4a23      	ldr	r2, [pc, #140]	@ (80069bc <ADC_Enable+0x108>)
 800692e:	4293      	cmp	r3, r2
 8006930:	d002      	beq.n	8006938 <ADC_Enable+0x84>
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	e000      	b.n	800693a <ADC_Enable+0x86>
 8006938:	4b1f      	ldr	r3, [pc, #124]	@ (80069b8 <ADC_Enable+0x104>)
 800693a:	687a      	ldr	r2, [r7, #4]
 800693c:	6812      	ldr	r2, [r2, #0]
 800693e:	4293      	cmp	r3, r2
 8006940:	d02c      	beq.n	800699c <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006942:	68bb      	ldr	r3, [r7, #8]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d130      	bne.n	80069aa <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006948:	e028      	b.n	800699c <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	4618      	mov	r0, r3
 8006950:	f7fe ffd8 	bl	8005904 <LL_ADC_IsEnabled>
 8006954:	4603      	mov	r3, r0
 8006956:	2b00      	cmp	r3, #0
 8006958:	d104      	bne.n	8006964 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	4618      	mov	r0, r3
 8006960:	f7fe ffa8 	bl	80058b4 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006964:	f7fe fdb6 	bl	80054d4 <HAL_GetTick>
 8006968:	4602      	mov	r2, r0
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	1ad3      	subs	r3, r2, r3
 800696e:	2b02      	cmp	r3, #2
 8006970:	d914      	bls.n	800699c <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f003 0301 	and.w	r3, r3, #1
 800697c:	2b01      	cmp	r3, #1
 800697e:	d00d      	beq.n	800699c <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006984:	f043 0210 	orr.w	r2, r3, #16
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006990:	f043 0201 	orr.w	r2, r3, #1
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 8006998:	2301      	movs	r3, #1
 800699a:	e007      	b.n	80069ac <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f003 0301 	and.w	r3, r3, #1
 80069a6:	2b01      	cmp	r3, #1
 80069a8:	d1cf      	bne.n	800694a <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80069aa:	2300      	movs	r3, #0
}
 80069ac:	4618      	mov	r0, r3
 80069ae:	3710      	adds	r7, #16
 80069b0:	46bd      	mov	sp, r7
 80069b2:	bd80      	pop	{r7, pc}
 80069b4:	8000003f 	.word	0x8000003f
 80069b8:	40022000 	.word	0x40022000
 80069bc:	40022100 	.word	0x40022100
 80069c0:	40022300 	.word	0x40022300
 80069c4:	58026300 	.word	0x58026300

080069c8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b084      	sub	sp, #16
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	4618      	mov	r0, r3
 80069d6:	f7fe ffa8 	bl	800592a <LL_ADC_IsDisableOngoing>
 80069da:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	4618      	mov	r0, r3
 80069e2:	f7fe ff8f 	bl	8005904 <LL_ADC_IsEnabled>
 80069e6:	4603      	mov	r3, r0
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d047      	beq.n	8006a7c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d144      	bne.n	8006a7c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	689b      	ldr	r3, [r3, #8]
 80069f8:	f003 030d 	and.w	r3, r3, #13
 80069fc:	2b01      	cmp	r3, #1
 80069fe:	d10c      	bne.n	8006a1a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	4618      	mov	r0, r3
 8006a06:	f7fe ff69 	bl	80058dc <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	2203      	movs	r2, #3
 8006a10:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006a12:	f7fe fd5f 	bl	80054d4 <HAL_GetTick>
 8006a16:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006a18:	e029      	b.n	8006a6e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a1e:	f043 0210 	orr.w	r2, r3, #16
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a2a:	f043 0201 	orr.w	r2, r3, #1
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8006a32:	2301      	movs	r3, #1
 8006a34:	e023      	b.n	8006a7e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006a36:	f7fe fd4d 	bl	80054d4 <HAL_GetTick>
 8006a3a:	4602      	mov	r2, r0
 8006a3c:	68bb      	ldr	r3, [r7, #8]
 8006a3e:	1ad3      	subs	r3, r2, r3
 8006a40:	2b02      	cmp	r3, #2
 8006a42:	d914      	bls.n	8006a6e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	689b      	ldr	r3, [r3, #8]
 8006a4a:	f003 0301 	and.w	r3, r3, #1
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d00d      	beq.n	8006a6e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a56:	f043 0210 	orr.w	r2, r3, #16
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a62:	f043 0201 	orr.w	r2, r3, #1
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	e007      	b.n	8006a7e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	689b      	ldr	r3, [r3, #8]
 8006a74:	f003 0301 	and.w	r3, r3, #1
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d1dc      	bne.n	8006a36 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006a7c:	2300      	movs	r3, #0
}
 8006a7e:	4618      	mov	r0, r3
 8006a80:	3710      	adds	r7, #16
 8006a82:	46bd      	mov	sp, r7
 8006a84:	bd80      	pop	{r7, pc}
	...

08006a88 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b084      	sub	sp, #16
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	4a7a      	ldr	r2, [pc, #488]	@ (8006c80 <ADC_ConfigureBoostMode+0x1f8>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d004      	beq.n	8006aa4 <ADC_ConfigureBoostMode+0x1c>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4a79      	ldr	r2, [pc, #484]	@ (8006c84 <ADC_ConfigureBoostMode+0x1fc>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d109      	bne.n	8006ab8 <ADC_ConfigureBoostMode+0x30>
 8006aa4:	4b78      	ldr	r3, [pc, #480]	@ (8006c88 <ADC_ConfigureBoostMode+0x200>)
 8006aa6:	689b      	ldr	r3, [r3, #8]
 8006aa8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	bf14      	ite	ne
 8006ab0:	2301      	movne	r3, #1
 8006ab2:	2300      	moveq	r3, #0
 8006ab4:	b2db      	uxtb	r3, r3
 8006ab6:	e008      	b.n	8006aca <ADC_ConfigureBoostMode+0x42>
 8006ab8:	4b74      	ldr	r3, [pc, #464]	@ (8006c8c <ADC_ConfigureBoostMode+0x204>)
 8006aba:	689b      	ldr	r3, [r3, #8]
 8006abc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	bf14      	ite	ne
 8006ac4:	2301      	movne	r3, #1
 8006ac6:	2300      	moveq	r3, #0
 8006ac8:	b2db      	uxtb	r3, r3
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d01c      	beq.n	8006b08 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8006ace:	f004 fb3d 	bl	800b14c <HAL_RCC_GetHCLKFreq>
 8006ad2:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	685b      	ldr	r3, [r3, #4]
 8006ad8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006adc:	d010      	beq.n	8006b00 <ADC_ConfigureBoostMode+0x78>
 8006ade:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006ae2:	d873      	bhi.n	8006bcc <ADC_ConfigureBoostMode+0x144>
 8006ae4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ae8:	d002      	beq.n	8006af0 <ADC_ConfigureBoostMode+0x68>
 8006aea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006aee:	d16d      	bne.n	8006bcc <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	685b      	ldr	r3, [r3, #4]
 8006af4:	0c1b      	lsrs	r3, r3, #16
 8006af6:	68fa      	ldr	r2, [r7, #12]
 8006af8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006afc:	60fb      	str	r3, [r7, #12]
        break;
 8006afe:	e068      	b.n	8006bd2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	089b      	lsrs	r3, r3, #2
 8006b04:	60fb      	str	r3, [r7, #12]
        break;
 8006b06:	e064      	b.n	8006bd2 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8006b08:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8006b0c:	f04f 0100 	mov.w	r1, #0
 8006b10:	f005 fd82 	bl	800c618 <HAL_RCCEx_GetPeriphCLKFreq>
 8006b14:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	685b      	ldr	r3, [r3, #4]
 8006b1a:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8006b1e:	d051      	beq.n	8006bc4 <ADC_ConfigureBoostMode+0x13c>
 8006b20:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8006b24:	d854      	bhi.n	8006bd0 <ADC_ConfigureBoostMode+0x148>
 8006b26:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8006b2a:	d047      	beq.n	8006bbc <ADC_ConfigureBoostMode+0x134>
 8006b2c:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8006b30:	d84e      	bhi.n	8006bd0 <ADC_ConfigureBoostMode+0x148>
 8006b32:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8006b36:	d03d      	beq.n	8006bb4 <ADC_ConfigureBoostMode+0x12c>
 8006b38:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8006b3c:	d848      	bhi.n	8006bd0 <ADC_ConfigureBoostMode+0x148>
 8006b3e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006b42:	d033      	beq.n	8006bac <ADC_ConfigureBoostMode+0x124>
 8006b44:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006b48:	d842      	bhi.n	8006bd0 <ADC_ConfigureBoostMode+0x148>
 8006b4a:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8006b4e:	d029      	beq.n	8006ba4 <ADC_ConfigureBoostMode+0x11c>
 8006b50:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8006b54:	d83c      	bhi.n	8006bd0 <ADC_ConfigureBoostMode+0x148>
 8006b56:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8006b5a:	d01a      	beq.n	8006b92 <ADC_ConfigureBoostMode+0x10a>
 8006b5c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8006b60:	d836      	bhi.n	8006bd0 <ADC_ConfigureBoostMode+0x148>
 8006b62:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8006b66:	d014      	beq.n	8006b92 <ADC_ConfigureBoostMode+0x10a>
 8006b68:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8006b6c:	d830      	bhi.n	8006bd0 <ADC_ConfigureBoostMode+0x148>
 8006b6e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006b72:	d00e      	beq.n	8006b92 <ADC_ConfigureBoostMode+0x10a>
 8006b74:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006b78:	d82a      	bhi.n	8006bd0 <ADC_ConfigureBoostMode+0x148>
 8006b7a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006b7e:	d008      	beq.n	8006b92 <ADC_ConfigureBoostMode+0x10a>
 8006b80:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006b84:	d824      	bhi.n	8006bd0 <ADC_ConfigureBoostMode+0x148>
 8006b86:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006b8a:	d002      	beq.n	8006b92 <ADC_ConfigureBoostMode+0x10a>
 8006b8c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006b90:	d11e      	bne.n	8006bd0 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	685b      	ldr	r3, [r3, #4]
 8006b96:	0c9b      	lsrs	r3, r3, #18
 8006b98:	005b      	lsls	r3, r3, #1
 8006b9a:	68fa      	ldr	r2, [r7, #12]
 8006b9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ba0:	60fb      	str	r3, [r7, #12]
        break;
 8006ba2:	e016      	b.n	8006bd2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	091b      	lsrs	r3, r3, #4
 8006ba8:	60fb      	str	r3, [r7, #12]
        break;
 8006baa:	e012      	b.n	8006bd2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	095b      	lsrs	r3, r3, #5
 8006bb0:	60fb      	str	r3, [r7, #12]
        break;
 8006bb2:	e00e      	b.n	8006bd2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	099b      	lsrs	r3, r3, #6
 8006bb8:	60fb      	str	r3, [r7, #12]
        break;
 8006bba:	e00a      	b.n	8006bd2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	09db      	lsrs	r3, r3, #7
 8006bc0:	60fb      	str	r3, [r7, #12]
        break;
 8006bc2:	e006      	b.n	8006bd2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	0a1b      	lsrs	r3, r3, #8
 8006bc8:	60fb      	str	r3, [r7, #12]
        break;
 8006bca:	e002      	b.n	8006bd2 <ADC_ConfigureBoostMode+0x14a>
        break;
 8006bcc:	bf00      	nop
 8006bce:	e000      	b.n	8006bd2 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8006bd0:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8006bd2:	f7fe fcaf 	bl	8005534 <HAL_GetREVID>
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006bdc:	4293      	cmp	r3, r2
 8006bde:	d815      	bhi.n	8006c0c <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	4a2b      	ldr	r2, [pc, #172]	@ (8006c90 <ADC_ConfigureBoostMode+0x208>)
 8006be4:	4293      	cmp	r3, r2
 8006be6:	d908      	bls.n	8006bfa <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	689a      	ldr	r2, [r3, #8]
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006bf6:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8006bf8:	e03e      	b.n	8006c78 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	689a      	ldr	r2, [r3, #8]
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006c08:	609a      	str	r2, [r3, #8]
}
 8006c0a:	e035      	b.n	8006c78 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	085b      	lsrs	r3, r3, #1
 8006c10:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	4a1f      	ldr	r2, [pc, #124]	@ (8006c94 <ADC_ConfigureBoostMode+0x20c>)
 8006c16:	4293      	cmp	r3, r2
 8006c18:	d808      	bhi.n	8006c2c <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	689a      	ldr	r2, [r3, #8]
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8006c28:	609a      	str	r2, [r3, #8]
}
 8006c2a:	e025      	b.n	8006c78 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	4a1a      	ldr	r2, [pc, #104]	@ (8006c98 <ADC_ConfigureBoostMode+0x210>)
 8006c30:	4293      	cmp	r3, r2
 8006c32:	d80a      	bhi.n	8006c4a <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	689b      	ldr	r3, [r3, #8]
 8006c3a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006c46:	609a      	str	r2, [r3, #8]
}
 8006c48:	e016      	b.n	8006c78 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	4a13      	ldr	r2, [pc, #76]	@ (8006c9c <ADC_ConfigureBoostMode+0x214>)
 8006c4e:	4293      	cmp	r3, r2
 8006c50:	d80a      	bhi.n	8006c68 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	689b      	ldr	r3, [r3, #8]
 8006c58:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006c64:	609a      	str	r2, [r3, #8]
}
 8006c66:	e007      	b.n	8006c78 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	689a      	ldr	r2, [r3, #8]
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8006c76:	609a      	str	r2, [r3, #8]
}
 8006c78:	bf00      	nop
 8006c7a:	3710      	adds	r7, #16
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	bd80      	pop	{r7, pc}
 8006c80:	40022000 	.word	0x40022000
 8006c84:	40022100 	.word	0x40022100
 8006c88:	40022300 	.word	0x40022300
 8006c8c:	58026300 	.word	0x58026300
 8006c90:	01312d00 	.word	0x01312d00
 8006c94:	005f5e10 	.word	0x005f5e10
 8006c98:	00bebc20 	.word	0x00bebc20
 8006c9c:	017d7840 	.word	0x017d7840

08006ca0 <LL_ADC_IsEnabled>:
{
 8006ca0:	b480      	push	{r7}
 8006ca2:	b083      	sub	sp, #12
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	689b      	ldr	r3, [r3, #8]
 8006cac:	f003 0301 	and.w	r3, r3, #1
 8006cb0:	2b01      	cmp	r3, #1
 8006cb2:	d101      	bne.n	8006cb8 <LL_ADC_IsEnabled+0x18>
 8006cb4:	2301      	movs	r3, #1
 8006cb6:	e000      	b.n	8006cba <LL_ADC_IsEnabled+0x1a>
 8006cb8:	2300      	movs	r3, #0
}
 8006cba:	4618      	mov	r0, r3
 8006cbc:	370c      	adds	r7, #12
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc4:	4770      	bx	lr

08006cc6 <LL_ADC_REG_IsConversionOngoing>:
{
 8006cc6:	b480      	push	{r7}
 8006cc8:	b083      	sub	sp, #12
 8006cca:	af00      	add	r7, sp, #0
 8006ccc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	689b      	ldr	r3, [r3, #8]
 8006cd2:	f003 0304 	and.w	r3, r3, #4
 8006cd6:	2b04      	cmp	r3, #4
 8006cd8:	d101      	bne.n	8006cde <LL_ADC_REG_IsConversionOngoing+0x18>
 8006cda:	2301      	movs	r3, #1
 8006cdc:	e000      	b.n	8006ce0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006cde:	2300      	movs	r3, #0
}
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	370c      	adds	r7, #12
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cea:	4770      	bx	lr

08006cec <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8006cec:	b590      	push	{r4, r7, lr}
 8006cee:	b09f      	sub	sp, #124	@ 0x7c
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
 8006cf4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006d02:	2b01      	cmp	r3, #1
 8006d04:	d101      	bne.n	8006d0a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8006d06:	2302      	movs	r3, #2
 8006d08:	e0be      	b.n	8006e88 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2201      	movs	r2, #1
 8006d0e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8006d12:	2300      	movs	r3, #0
 8006d14:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8006d16:	2300      	movs	r3, #0
 8006d18:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	4a5c      	ldr	r2, [pc, #368]	@ (8006e90 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d102      	bne.n	8006d2a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8006d24:	4b5b      	ldr	r3, [pc, #364]	@ (8006e94 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8006d26:	60bb      	str	r3, [r7, #8]
 8006d28:	e001      	b.n	8006d2e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8006d2e:	68bb      	ldr	r3, [r7, #8]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d10b      	bne.n	8006d4c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d38:	f043 0220 	orr.w	r2, r3, #32
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2200      	movs	r2, #0
 8006d44:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8006d48:	2301      	movs	r3, #1
 8006d4a:	e09d      	b.n	8006e88 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	4618      	mov	r0, r3
 8006d50:	f7ff ffb9 	bl	8006cc6 <LL_ADC_REG_IsConversionOngoing>
 8006d54:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	f7ff ffb3 	bl	8006cc6 <LL_ADC_REG_IsConversionOngoing>
 8006d60:	4603      	mov	r3, r0
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d17f      	bne.n	8006e66 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8006d66:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d17c      	bne.n	8006e66 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	4a47      	ldr	r2, [pc, #284]	@ (8006e90 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8006d72:	4293      	cmp	r3, r2
 8006d74:	d004      	beq.n	8006d80 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	4a46      	ldr	r2, [pc, #280]	@ (8006e94 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8006d7c:	4293      	cmp	r3, r2
 8006d7e:	d101      	bne.n	8006d84 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8006d80:	4b45      	ldr	r3, [pc, #276]	@ (8006e98 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8006d82:	e000      	b.n	8006d86 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8006d84:	4b45      	ldr	r3, [pc, #276]	@ (8006e9c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8006d86:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d039      	beq.n	8006e04 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8006d90:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d92:	689b      	ldr	r3, [r3, #8]
 8006d94:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	685b      	ldr	r3, [r3, #4]
 8006d9c:	431a      	orrs	r2, r3
 8006d9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006da0:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	4a3a      	ldr	r2, [pc, #232]	@ (8006e90 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8006da8:	4293      	cmp	r3, r2
 8006daa:	d004      	beq.n	8006db6 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	4a38      	ldr	r2, [pc, #224]	@ (8006e94 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d10e      	bne.n	8006dd4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8006db6:	4836      	ldr	r0, [pc, #216]	@ (8006e90 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8006db8:	f7ff ff72 	bl	8006ca0 <LL_ADC_IsEnabled>
 8006dbc:	4604      	mov	r4, r0
 8006dbe:	4835      	ldr	r0, [pc, #212]	@ (8006e94 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8006dc0:	f7ff ff6e 	bl	8006ca0 <LL_ADC_IsEnabled>
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	4323      	orrs	r3, r4
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	bf0c      	ite	eq
 8006dcc:	2301      	moveq	r3, #1
 8006dce:	2300      	movne	r3, #0
 8006dd0:	b2db      	uxtb	r3, r3
 8006dd2:	e008      	b.n	8006de6 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8006dd4:	4832      	ldr	r0, [pc, #200]	@ (8006ea0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8006dd6:	f7ff ff63 	bl	8006ca0 <LL_ADC_IsEnabled>
 8006dda:	4603      	mov	r3, r0
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	bf0c      	ite	eq
 8006de0:	2301      	moveq	r3, #1
 8006de2:	2300      	movne	r3, #0
 8006de4:	b2db      	uxtb	r3, r3
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d047      	beq.n	8006e7a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8006dea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006dec:	689a      	ldr	r2, [r3, #8]
 8006dee:	4b2d      	ldr	r3, [pc, #180]	@ (8006ea4 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8006df0:	4013      	ands	r3, r2
 8006df2:	683a      	ldr	r2, [r7, #0]
 8006df4:	6811      	ldr	r1, [r2, #0]
 8006df6:	683a      	ldr	r2, [r7, #0]
 8006df8:	6892      	ldr	r2, [r2, #8]
 8006dfa:	430a      	orrs	r2, r1
 8006dfc:	431a      	orrs	r2, r3
 8006dfe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e00:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006e02:	e03a      	b.n	8006e7a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8006e04:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e06:	689b      	ldr	r3, [r3, #8]
 8006e08:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006e0c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e0e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	4a1e      	ldr	r2, [pc, #120]	@ (8006e90 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8006e16:	4293      	cmp	r3, r2
 8006e18:	d004      	beq.n	8006e24 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	4a1d      	ldr	r2, [pc, #116]	@ (8006e94 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8006e20:	4293      	cmp	r3, r2
 8006e22:	d10e      	bne.n	8006e42 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8006e24:	481a      	ldr	r0, [pc, #104]	@ (8006e90 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8006e26:	f7ff ff3b 	bl	8006ca0 <LL_ADC_IsEnabled>
 8006e2a:	4604      	mov	r4, r0
 8006e2c:	4819      	ldr	r0, [pc, #100]	@ (8006e94 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8006e2e:	f7ff ff37 	bl	8006ca0 <LL_ADC_IsEnabled>
 8006e32:	4603      	mov	r3, r0
 8006e34:	4323      	orrs	r3, r4
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	bf0c      	ite	eq
 8006e3a:	2301      	moveq	r3, #1
 8006e3c:	2300      	movne	r3, #0
 8006e3e:	b2db      	uxtb	r3, r3
 8006e40:	e008      	b.n	8006e54 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8006e42:	4817      	ldr	r0, [pc, #92]	@ (8006ea0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8006e44:	f7ff ff2c 	bl	8006ca0 <LL_ADC_IsEnabled>
 8006e48:	4603      	mov	r3, r0
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	bf0c      	ite	eq
 8006e4e:	2301      	moveq	r3, #1
 8006e50:	2300      	movne	r3, #0
 8006e52:	b2db      	uxtb	r3, r3
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d010      	beq.n	8006e7a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8006e58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e5a:	689a      	ldr	r2, [r3, #8]
 8006e5c:	4b11      	ldr	r3, [pc, #68]	@ (8006ea4 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8006e5e:	4013      	ands	r3, r2
 8006e60:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006e62:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006e64:	e009      	b.n	8006e7a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e6a:	f043 0220 	orr.w	r2, r3, #32
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8006e72:	2301      	movs	r3, #1
 8006e74:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8006e78:	e000      	b.n	8006e7c <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006e7a:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2200      	movs	r2, #0
 8006e80:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8006e84:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8006e88:	4618      	mov	r0, r3
 8006e8a:	377c      	adds	r7, #124	@ 0x7c
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	bd90      	pop	{r4, r7, pc}
 8006e90:	40022000 	.word	0x40022000
 8006e94:	40022100 	.word	0x40022100
 8006e98:	40022300 	.word	0x40022300
 8006e9c:	58026300 	.word	0x58026300
 8006ea0:	58026000 	.word	0x58026000
 8006ea4:	fffff0e0 	.word	0xfffff0e0

08006ea8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006ea8:	b480      	push	{r7}
 8006eaa:	b085      	sub	sp, #20
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	f003 0307 	and.w	r3, r3, #7
 8006eb6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006eb8:	4b0b      	ldr	r3, [pc, #44]	@ (8006ee8 <__NVIC_SetPriorityGrouping+0x40>)
 8006eba:	68db      	ldr	r3, [r3, #12]
 8006ebc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006ebe:	68ba      	ldr	r2, [r7, #8]
 8006ec0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006ec4:	4013      	ands	r3, r2
 8006ec6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006ecc:	68bb      	ldr	r3, [r7, #8]
 8006ece:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8006ed0:	4b06      	ldr	r3, [pc, #24]	@ (8006eec <__NVIC_SetPriorityGrouping+0x44>)
 8006ed2:	4313      	orrs	r3, r2
 8006ed4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006ed6:	4a04      	ldr	r2, [pc, #16]	@ (8006ee8 <__NVIC_SetPriorityGrouping+0x40>)
 8006ed8:	68bb      	ldr	r3, [r7, #8]
 8006eda:	60d3      	str	r3, [r2, #12]
}
 8006edc:	bf00      	nop
 8006ede:	3714      	adds	r7, #20
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee6:	4770      	bx	lr
 8006ee8:	e000ed00 	.word	0xe000ed00
 8006eec:	05fa0000 	.word	0x05fa0000

08006ef0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006ef0:	b480      	push	{r7}
 8006ef2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006ef4:	4b04      	ldr	r3, [pc, #16]	@ (8006f08 <__NVIC_GetPriorityGrouping+0x18>)
 8006ef6:	68db      	ldr	r3, [r3, #12]
 8006ef8:	0a1b      	lsrs	r3, r3, #8
 8006efa:	f003 0307 	and.w	r3, r3, #7
}
 8006efe:	4618      	mov	r0, r3
 8006f00:	46bd      	mov	sp, r7
 8006f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f06:	4770      	bx	lr
 8006f08:	e000ed00 	.word	0xe000ed00

08006f0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006f0c:	b480      	push	{r7}
 8006f0e:	b083      	sub	sp, #12
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	4603      	mov	r3, r0
 8006f14:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8006f16:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	db0b      	blt.n	8006f36 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006f1e:	88fb      	ldrh	r3, [r7, #6]
 8006f20:	f003 021f 	and.w	r2, r3, #31
 8006f24:	4907      	ldr	r1, [pc, #28]	@ (8006f44 <__NVIC_EnableIRQ+0x38>)
 8006f26:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006f2a:	095b      	lsrs	r3, r3, #5
 8006f2c:	2001      	movs	r0, #1
 8006f2e:	fa00 f202 	lsl.w	r2, r0, r2
 8006f32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006f36:	bf00      	nop
 8006f38:	370c      	adds	r7, #12
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f40:	4770      	bx	lr
 8006f42:	bf00      	nop
 8006f44:	e000e100 	.word	0xe000e100

08006f48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006f48:	b480      	push	{r7}
 8006f4a:	b083      	sub	sp, #12
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	4603      	mov	r3, r0
 8006f50:	6039      	str	r1, [r7, #0]
 8006f52:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8006f54:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	db0a      	blt.n	8006f72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	b2da      	uxtb	r2, r3
 8006f60:	490c      	ldr	r1, [pc, #48]	@ (8006f94 <__NVIC_SetPriority+0x4c>)
 8006f62:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006f66:	0112      	lsls	r2, r2, #4
 8006f68:	b2d2      	uxtb	r2, r2
 8006f6a:	440b      	add	r3, r1
 8006f6c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006f70:	e00a      	b.n	8006f88 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006f72:	683b      	ldr	r3, [r7, #0]
 8006f74:	b2da      	uxtb	r2, r3
 8006f76:	4908      	ldr	r1, [pc, #32]	@ (8006f98 <__NVIC_SetPriority+0x50>)
 8006f78:	88fb      	ldrh	r3, [r7, #6]
 8006f7a:	f003 030f 	and.w	r3, r3, #15
 8006f7e:	3b04      	subs	r3, #4
 8006f80:	0112      	lsls	r2, r2, #4
 8006f82:	b2d2      	uxtb	r2, r2
 8006f84:	440b      	add	r3, r1
 8006f86:	761a      	strb	r2, [r3, #24]
}
 8006f88:	bf00      	nop
 8006f8a:	370c      	adds	r7, #12
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f92:	4770      	bx	lr
 8006f94:	e000e100 	.word	0xe000e100
 8006f98:	e000ed00 	.word	0xe000ed00

08006f9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006f9c:	b480      	push	{r7}
 8006f9e:	b089      	sub	sp, #36	@ 0x24
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	60f8      	str	r0, [r7, #12]
 8006fa4:	60b9      	str	r1, [r7, #8]
 8006fa6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	f003 0307 	and.w	r3, r3, #7
 8006fae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006fb0:	69fb      	ldr	r3, [r7, #28]
 8006fb2:	f1c3 0307 	rsb	r3, r3, #7
 8006fb6:	2b04      	cmp	r3, #4
 8006fb8:	bf28      	it	cs
 8006fba:	2304      	movcs	r3, #4
 8006fbc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006fbe:	69fb      	ldr	r3, [r7, #28]
 8006fc0:	3304      	adds	r3, #4
 8006fc2:	2b06      	cmp	r3, #6
 8006fc4:	d902      	bls.n	8006fcc <NVIC_EncodePriority+0x30>
 8006fc6:	69fb      	ldr	r3, [r7, #28]
 8006fc8:	3b03      	subs	r3, #3
 8006fca:	e000      	b.n	8006fce <NVIC_EncodePriority+0x32>
 8006fcc:	2300      	movs	r3, #0
 8006fce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006fd0:	f04f 32ff 	mov.w	r2, #4294967295
 8006fd4:	69bb      	ldr	r3, [r7, #24]
 8006fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8006fda:	43da      	mvns	r2, r3
 8006fdc:	68bb      	ldr	r3, [r7, #8]
 8006fde:	401a      	ands	r2, r3
 8006fe0:	697b      	ldr	r3, [r7, #20]
 8006fe2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006fe4:	f04f 31ff 	mov.w	r1, #4294967295
 8006fe8:	697b      	ldr	r3, [r7, #20]
 8006fea:	fa01 f303 	lsl.w	r3, r1, r3
 8006fee:	43d9      	mvns	r1, r3
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006ff4:	4313      	orrs	r3, r2
         );
}
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	3724      	adds	r7, #36	@ 0x24
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007000:	4770      	bx	lr
	...

08007004 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007004:	b580      	push	{r7, lr}
 8007006:	b082      	sub	sp, #8
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	3b01      	subs	r3, #1
 8007010:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007014:	d301      	bcc.n	800701a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007016:	2301      	movs	r3, #1
 8007018:	e00f      	b.n	800703a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800701a:	4a0a      	ldr	r2, [pc, #40]	@ (8007044 <SysTick_Config+0x40>)
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	3b01      	subs	r3, #1
 8007020:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007022:	210f      	movs	r1, #15
 8007024:	f04f 30ff 	mov.w	r0, #4294967295
 8007028:	f7ff ff8e 	bl	8006f48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800702c:	4b05      	ldr	r3, [pc, #20]	@ (8007044 <SysTick_Config+0x40>)
 800702e:	2200      	movs	r2, #0
 8007030:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007032:	4b04      	ldr	r3, [pc, #16]	@ (8007044 <SysTick_Config+0x40>)
 8007034:	2207      	movs	r2, #7
 8007036:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007038:	2300      	movs	r3, #0
}
 800703a:	4618      	mov	r0, r3
 800703c:	3708      	adds	r7, #8
 800703e:	46bd      	mov	sp, r7
 8007040:	bd80      	pop	{r7, pc}
 8007042:	bf00      	nop
 8007044:	e000e010 	.word	0xe000e010

08007048 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007048:	b580      	push	{r7, lr}
 800704a:	b082      	sub	sp, #8
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007050:	6878      	ldr	r0, [r7, #4]
 8007052:	f7ff ff29 	bl	8006ea8 <__NVIC_SetPriorityGrouping>
}
 8007056:	bf00      	nop
 8007058:	3708      	adds	r7, #8
 800705a:	46bd      	mov	sp, r7
 800705c:	bd80      	pop	{r7, pc}

0800705e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800705e:	b580      	push	{r7, lr}
 8007060:	b086      	sub	sp, #24
 8007062:	af00      	add	r7, sp, #0
 8007064:	4603      	mov	r3, r0
 8007066:	60b9      	str	r1, [r7, #8]
 8007068:	607a      	str	r2, [r7, #4]
 800706a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800706c:	f7ff ff40 	bl	8006ef0 <__NVIC_GetPriorityGrouping>
 8007070:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007072:	687a      	ldr	r2, [r7, #4]
 8007074:	68b9      	ldr	r1, [r7, #8]
 8007076:	6978      	ldr	r0, [r7, #20]
 8007078:	f7ff ff90 	bl	8006f9c <NVIC_EncodePriority>
 800707c:	4602      	mov	r2, r0
 800707e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007082:	4611      	mov	r1, r2
 8007084:	4618      	mov	r0, r3
 8007086:	f7ff ff5f 	bl	8006f48 <__NVIC_SetPriority>
}
 800708a:	bf00      	nop
 800708c:	3718      	adds	r7, #24
 800708e:	46bd      	mov	sp, r7
 8007090:	bd80      	pop	{r7, pc}

08007092 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007092:	b580      	push	{r7, lr}
 8007094:	b082      	sub	sp, #8
 8007096:	af00      	add	r7, sp, #0
 8007098:	4603      	mov	r3, r0
 800709a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800709c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80070a0:	4618      	mov	r0, r3
 80070a2:	f7ff ff33 	bl	8006f0c <__NVIC_EnableIRQ>
}
 80070a6:	bf00      	nop
 80070a8:	3708      	adds	r7, #8
 80070aa:	46bd      	mov	sp, r7
 80070ac:	bd80      	pop	{r7, pc}

080070ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80070ae:	b580      	push	{r7, lr}
 80070b0:	b082      	sub	sp, #8
 80070b2:	af00      	add	r7, sp, #0
 80070b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80070b6:	6878      	ldr	r0, [r7, #4]
 80070b8:	f7ff ffa4 	bl	8007004 <SysTick_Config>
 80070bc:	4603      	mov	r3, r0
}
 80070be:	4618      	mov	r0, r3
 80070c0:	3708      	adds	r7, #8
 80070c2:	46bd      	mov	sp, r7
 80070c4:	bd80      	pop	{r7, pc}
	...

080070c8 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80070c8:	b480      	push	{r7}
 80070ca:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 80070cc:	f3bf 8f5f 	dmb	sy
}
 80070d0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80070d2:	4b07      	ldr	r3, [pc, #28]	@ (80070f0 <HAL_MPU_Disable+0x28>)
 80070d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070d6:	4a06      	ldr	r2, [pc, #24]	@ (80070f0 <HAL_MPU_Disable+0x28>)
 80070d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80070dc:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80070de:	4b05      	ldr	r3, [pc, #20]	@ (80070f4 <HAL_MPU_Disable+0x2c>)
 80070e0:	2200      	movs	r2, #0
 80070e2:	605a      	str	r2, [r3, #4]
}
 80070e4:	bf00      	nop
 80070e6:	46bd      	mov	sp, r7
 80070e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ec:	4770      	bx	lr
 80070ee:	bf00      	nop
 80070f0:	e000ed00 	.word	0xe000ed00
 80070f4:	e000ed90 	.word	0xe000ed90

080070f8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80070f8:	b480      	push	{r7}
 80070fa:	b083      	sub	sp, #12
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8007100:	4a0b      	ldr	r2, [pc, #44]	@ (8007130 <HAL_MPU_Enable+0x38>)
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	f043 0301 	orr.w	r3, r3, #1
 8007108:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800710a:	4b0a      	ldr	r3, [pc, #40]	@ (8007134 <HAL_MPU_Enable+0x3c>)
 800710c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800710e:	4a09      	ldr	r2, [pc, #36]	@ (8007134 <HAL_MPU_Enable+0x3c>)
 8007110:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007114:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8007116:	f3bf 8f4f 	dsb	sy
}
 800711a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800711c:	f3bf 8f6f 	isb	sy
}
 8007120:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8007122:	bf00      	nop
 8007124:	370c      	adds	r7, #12
 8007126:	46bd      	mov	sp, r7
 8007128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712c:	4770      	bx	lr
 800712e:	bf00      	nop
 8007130:	e000ed90 	.word	0xe000ed90
 8007134:	e000ed00 	.word	0xe000ed00

08007138 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8007138:	b480      	push	{r7}
 800713a:	b083      	sub	sp, #12
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	785a      	ldrb	r2, [r3, #1]
 8007144:	4b1b      	ldr	r3, [pc, #108]	@ (80071b4 <HAL_MPU_ConfigRegion+0x7c>)
 8007146:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8007148:	4b1a      	ldr	r3, [pc, #104]	@ (80071b4 <HAL_MPU_ConfigRegion+0x7c>)
 800714a:	691b      	ldr	r3, [r3, #16]
 800714c:	4a19      	ldr	r2, [pc, #100]	@ (80071b4 <HAL_MPU_ConfigRegion+0x7c>)
 800714e:	f023 0301 	bic.w	r3, r3, #1
 8007152:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8007154:	4a17      	ldr	r2, [pc, #92]	@ (80071b4 <HAL_MPU_ConfigRegion+0x7c>)
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	685b      	ldr	r3, [r3, #4]
 800715a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	7b1b      	ldrb	r3, [r3, #12]
 8007160:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	7adb      	ldrb	r3, [r3, #11]
 8007166:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007168:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	7a9b      	ldrb	r3, [r3, #10]
 800716e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8007170:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	7b5b      	ldrb	r3, [r3, #13]
 8007176:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8007178:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	7b9b      	ldrb	r3, [r3, #14]
 800717e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8007180:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	7bdb      	ldrb	r3, [r3, #15]
 8007186:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8007188:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	7a5b      	ldrb	r3, [r3, #9]
 800718e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8007190:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	7a1b      	ldrb	r3, [r3, #8]
 8007196:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8007198:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800719a:	687a      	ldr	r2, [r7, #4]
 800719c:	7812      	ldrb	r2, [r2, #0]
 800719e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80071a0:	4a04      	ldr	r2, [pc, #16]	@ (80071b4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80071a2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80071a4:	6113      	str	r3, [r2, #16]
}
 80071a6:	bf00      	nop
 80071a8:	370c      	adds	r7, #12
 80071aa:	46bd      	mov	sp, r7
 80071ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b0:	4770      	bx	lr
 80071b2:	bf00      	nop
 80071b4:	e000ed90 	.word	0xe000ed90

080071b8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b086      	sub	sp, #24
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80071c0:	f7fe f988 	bl	80054d4 <HAL_GetTick>
 80071c4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d101      	bne.n	80071d0 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80071cc:	2301      	movs	r3, #1
 80071ce:	e316      	b.n	80077fe <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	4a66      	ldr	r2, [pc, #408]	@ (8007370 <HAL_DMA_Init+0x1b8>)
 80071d6:	4293      	cmp	r3, r2
 80071d8:	d04a      	beq.n	8007270 <HAL_DMA_Init+0xb8>
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	4a65      	ldr	r2, [pc, #404]	@ (8007374 <HAL_DMA_Init+0x1bc>)
 80071e0:	4293      	cmp	r3, r2
 80071e2:	d045      	beq.n	8007270 <HAL_DMA_Init+0xb8>
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	4a63      	ldr	r2, [pc, #396]	@ (8007378 <HAL_DMA_Init+0x1c0>)
 80071ea:	4293      	cmp	r3, r2
 80071ec:	d040      	beq.n	8007270 <HAL_DMA_Init+0xb8>
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	4a62      	ldr	r2, [pc, #392]	@ (800737c <HAL_DMA_Init+0x1c4>)
 80071f4:	4293      	cmp	r3, r2
 80071f6:	d03b      	beq.n	8007270 <HAL_DMA_Init+0xb8>
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	4a60      	ldr	r2, [pc, #384]	@ (8007380 <HAL_DMA_Init+0x1c8>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d036      	beq.n	8007270 <HAL_DMA_Init+0xb8>
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	4a5f      	ldr	r2, [pc, #380]	@ (8007384 <HAL_DMA_Init+0x1cc>)
 8007208:	4293      	cmp	r3, r2
 800720a:	d031      	beq.n	8007270 <HAL_DMA_Init+0xb8>
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	4a5d      	ldr	r2, [pc, #372]	@ (8007388 <HAL_DMA_Init+0x1d0>)
 8007212:	4293      	cmp	r3, r2
 8007214:	d02c      	beq.n	8007270 <HAL_DMA_Init+0xb8>
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	4a5c      	ldr	r2, [pc, #368]	@ (800738c <HAL_DMA_Init+0x1d4>)
 800721c:	4293      	cmp	r3, r2
 800721e:	d027      	beq.n	8007270 <HAL_DMA_Init+0xb8>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	4a5a      	ldr	r2, [pc, #360]	@ (8007390 <HAL_DMA_Init+0x1d8>)
 8007226:	4293      	cmp	r3, r2
 8007228:	d022      	beq.n	8007270 <HAL_DMA_Init+0xb8>
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	4a59      	ldr	r2, [pc, #356]	@ (8007394 <HAL_DMA_Init+0x1dc>)
 8007230:	4293      	cmp	r3, r2
 8007232:	d01d      	beq.n	8007270 <HAL_DMA_Init+0xb8>
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	4a57      	ldr	r2, [pc, #348]	@ (8007398 <HAL_DMA_Init+0x1e0>)
 800723a:	4293      	cmp	r3, r2
 800723c:	d018      	beq.n	8007270 <HAL_DMA_Init+0xb8>
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	4a56      	ldr	r2, [pc, #344]	@ (800739c <HAL_DMA_Init+0x1e4>)
 8007244:	4293      	cmp	r3, r2
 8007246:	d013      	beq.n	8007270 <HAL_DMA_Init+0xb8>
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	4a54      	ldr	r2, [pc, #336]	@ (80073a0 <HAL_DMA_Init+0x1e8>)
 800724e:	4293      	cmp	r3, r2
 8007250:	d00e      	beq.n	8007270 <HAL_DMA_Init+0xb8>
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	4a53      	ldr	r2, [pc, #332]	@ (80073a4 <HAL_DMA_Init+0x1ec>)
 8007258:	4293      	cmp	r3, r2
 800725a:	d009      	beq.n	8007270 <HAL_DMA_Init+0xb8>
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	4a51      	ldr	r2, [pc, #324]	@ (80073a8 <HAL_DMA_Init+0x1f0>)
 8007262:	4293      	cmp	r3, r2
 8007264:	d004      	beq.n	8007270 <HAL_DMA_Init+0xb8>
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	4a50      	ldr	r2, [pc, #320]	@ (80073ac <HAL_DMA_Init+0x1f4>)
 800726c:	4293      	cmp	r3, r2
 800726e:	d101      	bne.n	8007274 <HAL_DMA_Init+0xbc>
 8007270:	2301      	movs	r3, #1
 8007272:	e000      	b.n	8007276 <HAL_DMA_Init+0xbe>
 8007274:	2300      	movs	r3, #0
 8007276:	2b00      	cmp	r3, #0
 8007278:	f000 813b 	beq.w	80074f2 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2202      	movs	r2, #2
 8007280:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2200      	movs	r2, #0
 8007288:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	4a37      	ldr	r2, [pc, #220]	@ (8007370 <HAL_DMA_Init+0x1b8>)
 8007292:	4293      	cmp	r3, r2
 8007294:	d04a      	beq.n	800732c <HAL_DMA_Init+0x174>
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	4a36      	ldr	r2, [pc, #216]	@ (8007374 <HAL_DMA_Init+0x1bc>)
 800729c:	4293      	cmp	r3, r2
 800729e:	d045      	beq.n	800732c <HAL_DMA_Init+0x174>
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	4a34      	ldr	r2, [pc, #208]	@ (8007378 <HAL_DMA_Init+0x1c0>)
 80072a6:	4293      	cmp	r3, r2
 80072a8:	d040      	beq.n	800732c <HAL_DMA_Init+0x174>
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	4a33      	ldr	r2, [pc, #204]	@ (800737c <HAL_DMA_Init+0x1c4>)
 80072b0:	4293      	cmp	r3, r2
 80072b2:	d03b      	beq.n	800732c <HAL_DMA_Init+0x174>
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	4a31      	ldr	r2, [pc, #196]	@ (8007380 <HAL_DMA_Init+0x1c8>)
 80072ba:	4293      	cmp	r3, r2
 80072bc:	d036      	beq.n	800732c <HAL_DMA_Init+0x174>
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	4a30      	ldr	r2, [pc, #192]	@ (8007384 <HAL_DMA_Init+0x1cc>)
 80072c4:	4293      	cmp	r3, r2
 80072c6:	d031      	beq.n	800732c <HAL_DMA_Init+0x174>
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	4a2e      	ldr	r2, [pc, #184]	@ (8007388 <HAL_DMA_Init+0x1d0>)
 80072ce:	4293      	cmp	r3, r2
 80072d0:	d02c      	beq.n	800732c <HAL_DMA_Init+0x174>
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	4a2d      	ldr	r2, [pc, #180]	@ (800738c <HAL_DMA_Init+0x1d4>)
 80072d8:	4293      	cmp	r3, r2
 80072da:	d027      	beq.n	800732c <HAL_DMA_Init+0x174>
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	4a2b      	ldr	r2, [pc, #172]	@ (8007390 <HAL_DMA_Init+0x1d8>)
 80072e2:	4293      	cmp	r3, r2
 80072e4:	d022      	beq.n	800732c <HAL_DMA_Init+0x174>
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	4a2a      	ldr	r2, [pc, #168]	@ (8007394 <HAL_DMA_Init+0x1dc>)
 80072ec:	4293      	cmp	r3, r2
 80072ee:	d01d      	beq.n	800732c <HAL_DMA_Init+0x174>
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	4a28      	ldr	r2, [pc, #160]	@ (8007398 <HAL_DMA_Init+0x1e0>)
 80072f6:	4293      	cmp	r3, r2
 80072f8:	d018      	beq.n	800732c <HAL_DMA_Init+0x174>
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	4a27      	ldr	r2, [pc, #156]	@ (800739c <HAL_DMA_Init+0x1e4>)
 8007300:	4293      	cmp	r3, r2
 8007302:	d013      	beq.n	800732c <HAL_DMA_Init+0x174>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	4a25      	ldr	r2, [pc, #148]	@ (80073a0 <HAL_DMA_Init+0x1e8>)
 800730a:	4293      	cmp	r3, r2
 800730c:	d00e      	beq.n	800732c <HAL_DMA_Init+0x174>
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	4a24      	ldr	r2, [pc, #144]	@ (80073a4 <HAL_DMA_Init+0x1ec>)
 8007314:	4293      	cmp	r3, r2
 8007316:	d009      	beq.n	800732c <HAL_DMA_Init+0x174>
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	4a22      	ldr	r2, [pc, #136]	@ (80073a8 <HAL_DMA_Init+0x1f0>)
 800731e:	4293      	cmp	r3, r2
 8007320:	d004      	beq.n	800732c <HAL_DMA_Init+0x174>
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	4a21      	ldr	r2, [pc, #132]	@ (80073ac <HAL_DMA_Init+0x1f4>)
 8007328:	4293      	cmp	r3, r2
 800732a:	d108      	bne.n	800733e <HAL_DMA_Init+0x186>
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	681a      	ldr	r2, [r3, #0]
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f022 0201 	bic.w	r2, r2, #1
 800733a:	601a      	str	r2, [r3, #0]
 800733c:	e007      	b.n	800734e <HAL_DMA_Init+0x196>
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	681a      	ldr	r2, [r3, #0]
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f022 0201 	bic.w	r2, r2, #1
 800734c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800734e:	e02f      	b.n	80073b0 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007350:	f7fe f8c0 	bl	80054d4 <HAL_GetTick>
 8007354:	4602      	mov	r2, r0
 8007356:	693b      	ldr	r3, [r7, #16]
 8007358:	1ad3      	subs	r3, r2, r3
 800735a:	2b05      	cmp	r3, #5
 800735c:	d928      	bls.n	80073b0 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2220      	movs	r2, #32
 8007362:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2203      	movs	r2, #3
 8007368:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 800736c:	2301      	movs	r3, #1
 800736e:	e246      	b.n	80077fe <HAL_DMA_Init+0x646>
 8007370:	40020010 	.word	0x40020010
 8007374:	40020028 	.word	0x40020028
 8007378:	40020040 	.word	0x40020040
 800737c:	40020058 	.word	0x40020058
 8007380:	40020070 	.word	0x40020070
 8007384:	40020088 	.word	0x40020088
 8007388:	400200a0 	.word	0x400200a0
 800738c:	400200b8 	.word	0x400200b8
 8007390:	40020410 	.word	0x40020410
 8007394:	40020428 	.word	0x40020428
 8007398:	40020440 	.word	0x40020440
 800739c:	40020458 	.word	0x40020458
 80073a0:	40020470 	.word	0x40020470
 80073a4:	40020488 	.word	0x40020488
 80073a8:	400204a0 	.word	0x400204a0
 80073ac:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	f003 0301 	and.w	r3, r3, #1
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d1c8      	bne.n	8007350 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80073c6:	697a      	ldr	r2, [r7, #20]
 80073c8:	4b83      	ldr	r3, [pc, #524]	@ (80075d8 <HAL_DMA_Init+0x420>)
 80073ca:	4013      	ands	r3, r2
 80073cc:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80073d6:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	691b      	ldr	r3, [r3, #16]
 80073dc:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80073e2:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	699b      	ldr	r3, [r3, #24]
 80073e8:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80073ee:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	6a1b      	ldr	r3, [r3, #32]
 80073f4:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80073f6:	697a      	ldr	r2, [r7, #20]
 80073f8:	4313      	orrs	r3, r2
 80073fa:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007400:	2b04      	cmp	r3, #4
 8007402:	d107      	bne.n	8007414 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800740c:	4313      	orrs	r3, r2
 800740e:	697a      	ldr	r2, [r7, #20]
 8007410:	4313      	orrs	r3, r2
 8007412:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8007414:	4b71      	ldr	r3, [pc, #452]	@ (80075dc <HAL_DMA_Init+0x424>)
 8007416:	681a      	ldr	r2, [r3, #0]
 8007418:	4b71      	ldr	r3, [pc, #452]	@ (80075e0 <HAL_DMA_Init+0x428>)
 800741a:	4013      	ands	r3, r2
 800741c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007420:	d328      	bcc.n	8007474 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	685b      	ldr	r3, [r3, #4]
 8007426:	2b28      	cmp	r3, #40	@ 0x28
 8007428:	d903      	bls.n	8007432 <HAL_DMA_Init+0x27a>
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	685b      	ldr	r3, [r3, #4]
 800742e:	2b2e      	cmp	r3, #46	@ 0x2e
 8007430:	d917      	bls.n	8007462 <HAL_DMA_Init+0x2aa>
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	685b      	ldr	r3, [r3, #4]
 8007436:	2b3e      	cmp	r3, #62	@ 0x3e
 8007438:	d903      	bls.n	8007442 <HAL_DMA_Init+0x28a>
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	685b      	ldr	r3, [r3, #4]
 800743e:	2b42      	cmp	r3, #66	@ 0x42
 8007440:	d90f      	bls.n	8007462 <HAL_DMA_Init+0x2aa>
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	685b      	ldr	r3, [r3, #4]
 8007446:	2b46      	cmp	r3, #70	@ 0x46
 8007448:	d903      	bls.n	8007452 <HAL_DMA_Init+0x29a>
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	685b      	ldr	r3, [r3, #4]
 800744e:	2b48      	cmp	r3, #72	@ 0x48
 8007450:	d907      	bls.n	8007462 <HAL_DMA_Init+0x2aa>
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	685b      	ldr	r3, [r3, #4]
 8007456:	2b4e      	cmp	r3, #78	@ 0x4e
 8007458:	d905      	bls.n	8007466 <HAL_DMA_Init+0x2ae>
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	685b      	ldr	r3, [r3, #4]
 800745e:	2b52      	cmp	r3, #82	@ 0x52
 8007460:	d801      	bhi.n	8007466 <HAL_DMA_Init+0x2ae>
 8007462:	2301      	movs	r3, #1
 8007464:	e000      	b.n	8007468 <HAL_DMA_Init+0x2b0>
 8007466:	2300      	movs	r3, #0
 8007468:	2b00      	cmp	r3, #0
 800746a:	d003      	beq.n	8007474 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800746c:	697b      	ldr	r3, [r7, #20]
 800746e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007472:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	697a      	ldr	r2, [r7, #20]
 800747a:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	695b      	ldr	r3, [r3, #20]
 8007482:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007484:	697b      	ldr	r3, [r7, #20]
 8007486:	f023 0307 	bic.w	r3, r3, #7
 800748a:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007490:	697a      	ldr	r2, [r7, #20]
 8007492:	4313      	orrs	r3, r2
 8007494:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800749a:	2b04      	cmp	r3, #4
 800749c:	d117      	bne.n	80074ce <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074a2:	697a      	ldr	r2, [r7, #20]
 80074a4:	4313      	orrs	r3, r2
 80074a6:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d00e      	beq.n	80074ce <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80074b0:	6878      	ldr	r0, [r7, #4]
 80074b2:	f002 fb33 	bl	8009b1c <DMA_CheckFifoParam>
 80074b6:	4603      	mov	r3, r0
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d008      	beq.n	80074ce <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2240      	movs	r2, #64	@ 0x40
 80074c0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2201      	movs	r2, #1
 80074c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 80074ca:	2301      	movs	r3, #1
 80074cc:	e197      	b.n	80077fe <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	697a      	ldr	r2, [r7, #20]
 80074d4:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80074d6:	6878      	ldr	r0, [r7, #4]
 80074d8:	f002 fa6e 	bl	80099b8 <DMA_CalcBaseAndBitshift>
 80074dc:	4603      	mov	r3, r0
 80074de:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80074e4:	f003 031f 	and.w	r3, r3, #31
 80074e8:	223f      	movs	r2, #63	@ 0x3f
 80074ea:	409a      	lsls	r2, r3
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	609a      	str	r2, [r3, #8]
 80074f0:	e0cd      	b.n	800768e <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	4a3b      	ldr	r2, [pc, #236]	@ (80075e4 <HAL_DMA_Init+0x42c>)
 80074f8:	4293      	cmp	r3, r2
 80074fa:	d022      	beq.n	8007542 <HAL_DMA_Init+0x38a>
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	4a39      	ldr	r2, [pc, #228]	@ (80075e8 <HAL_DMA_Init+0x430>)
 8007502:	4293      	cmp	r3, r2
 8007504:	d01d      	beq.n	8007542 <HAL_DMA_Init+0x38a>
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	4a38      	ldr	r2, [pc, #224]	@ (80075ec <HAL_DMA_Init+0x434>)
 800750c:	4293      	cmp	r3, r2
 800750e:	d018      	beq.n	8007542 <HAL_DMA_Init+0x38a>
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	4a36      	ldr	r2, [pc, #216]	@ (80075f0 <HAL_DMA_Init+0x438>)
 8007516:	4293      	cmp	r3, r2
 8007518:	d013      	beq.n	8007542 <HAL_DMA_Init+0x38a>
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	4a35      	ldr	r2, [pc, #212]	@ (80075f4 <HAL_DMA_Init+0x43c>)
 8007520:	4293      	cmp	r3, r2
 8007522:	d00e      	beq.n	8007542 <HAL_DMA_Init+0x38a>
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	4a33      	ldr	r2, [pc, #204]	@ (80075f8 <HAL_DMA_Init+0x440>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d009      	beq.n	8007542 <HAL_DMA_Init+0x38a>
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	4a32      	ldr	r2, [pc, #200]	@ (80075fc <HAL_DMA_Init+0x444>)
 8007534:	4293      	cmp	r3, r2
 8007536:	d004      	beq.n	8007542 <HAL_DMA_Init+0x38a>
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	4a30      	ldr	r2, [pc, #192]	@ (8007600 <HAL_DMA_Init+0x448>)
 800753e:	4293      	cmp	r3, r2
 8007540:	d101      	bne.n	8007546 <HAL_DMA_Init+0x38e>
 8007542:	2301      	movs	r3, #1
 8007544:	e000      	b.n	8007548 <HAL_DMA_Init+0x390>
 8007546:	2300      	movs	r3, #0
 8007548:	2b00      	cmp	r3, #0
 800754a:	f000 8097 	beq.w	800767c <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	4a24      	ldr	r2, [pc, #144]	@ (80075e4 <HAL_DMA_Init+0x42c>)
 8007554:	4293      	cmp	r3, r2
 8007556:	d021      	beq.n	800759c <HAL_DMA_Init+0x3e4>
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	4a22      	ldr	r2, [pc, #136]	@ (80075e8 <HAL_DMA_Init+0x430>)
 800755e:	4293      	cmp	r3, r2
 8007560:	d01c      	beq.n	800759c <HAL_DMA_Init+0x3e4>
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	4a21      	ldr	r2, [pc, #132]	@ (80075ec <HAL_DMA_Init+0x434>)
 8007568:	4293      	cmp	r3, r2
 800756a:	d017      	beq.n	800759c <HAL_DMA_Init+0x3e4>
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	4a1f      	ldr	r2, [pc, #124]	@ (80075f0 <HAL_DMA_Init+0x438>)
 8007572:	4293      	cmp	r3, r2
 8007574:	d012      	beq.n	800759c <HAL_DMA_Init+0x3e4>
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	4a1e      	ldr	r2, [pc, #120]	@ (80075f4 <HAL_DMA_Init+0x43c>)
 800757c:	4293      	cmp	r3, r2
 800757e:	d00d      	beq.n	800759c <HAL_DMA_Init+0x3e4>
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	4a1c      	ldr	r2, [pc, #112]	@ (80075f8 <HAL_DMA_Init+0x440>)
 8007586:	4293      	cmp	r3, r2
 8007588:	d008      	beq.n	800759c <HAL_DMA_Init+0x3e4>
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	4a1b      	ldr	r2, [pc, #108]	@ (80075fc <HAL_DMA_Init+0x444>)
 8007590:	4293      	cmp	r3, r2
 8007592:	d003      	beq.n	800759c <HAL_DMA_Init+0x3e4>
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	4a19      	ldr	r2, [pc, #100]	@ (8007600 <HAL_DMA_Init+0x448>)
 800759a:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2202      	movs	r2, #2
 80075a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2200      	movs	r2, #0
 80075a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80075b4:	697a      	ldr	r2, [r7, #20]
 80075b6:	4b13      	ldr	r3, [pc, #76]	@ (8007604 <HAL_DMA_Init+0x44c>)
 80075b8:	4013      	ands	r3, r2
 80075ba:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	689b      	ldr	r3, [r3, #8]
 80075c0:	2b40      	cmp	r3, #64	@ 0x40
 80075c2:	d021      	beq.n	8007608 <HAL_DMA_Init+0x450>
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	689b      	ldr	r3, [r3, #8]
 80075c8:	2b80      	cmp	r3, #128	@ 0x80
 80075ca:	d102      	bne.n	80075d2 <HAL_DMA_Init+0x41a>
 80075cc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80075d0:	e01b      	b.n	800760a <HAL_DMA_Init+0x452>
 80075d2:	2300      	movs	r3, #0
 80075d4:	e019      	b.n	800760a <HAL_DMA_Init+0x452>
 80075d6:	bf00      	nop
 80075d8:	fe10803f 	.word	0xfe10803f
 80075dc:	5c001000 	.word	0x5c001000
 80075e0:	ffff0000 	.word	0xffff0000
 80075e4:	58025408 	.word	0x58025408
 80075e8:	5802541c 	.word	0x5802541c
 80075ec:	58025430 	.word	0x58025430
 80075f0:	58025444 	.word	0x58025444
 80075f4:	58025458 	.word	0x58025458
 80075f8:	5802546c 	.word	0x5802546c
 80075fc:	58025480 	.word	0x58025480
 8007600:	58025494 	.word	0x58025494
 8007604:	fffe000f 	.word	0xfffe000f
 8007608:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800760a:	687a      	ldr	r2, [r7, #4]
 800760c:	68d2      	ldr	r2, [r2, #12]
 800760e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8007610:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	691b      	ldr	r3, [r3, #16]
 8007616:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8007618:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	695b      	ldr	r3, [r3, #20]
 800761e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8007620:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	699b      	ldr	r3, [r3, #24]
 8007626:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8007628:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	69db      	ldr	r3, [r3, #28]
 800762e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8007630:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6a1b      	ldr	r3, [r3, #32]
 8007636:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8007638:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800763a:	697a      	ldr	r2, [r7, #20]
 800763c:	4313      	orrs	r3, r2
 800763e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	697a      	ldr	r2, [r7, #20]
 8007646:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	461a      	mov	r2, r3
 800764e:	4b6e      	ldr	r3, [pc, #440]	@ (8007808 <HAL_DMA_Init+0x650>)
 8007650:	4413      	add	r3, r2
 8007652:	4a6e      	ldr	r2, [pc, #440]	@ (800780c <HAL_DMA_Init+0x654>)
 8007654:	fba2 2303 	umull	r2, r3, r2, r3
 8007658:	091b      	lsrs	r3, r3, #4
 800765a:	009a      	lsls	r2, r3, #2
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007660:	6878      	ldr	r0, [r7, #4]
 8007662:	f002 f9a9 	bl	80099b8 <DMA_CalcBaseAndBitshift>
 8007666:	4603      	mov	r3, r0
 8007668:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800766e:	f003 031f 	and.w	r3, r3, #31
 8007672:	2201      	movs	r2, #1
 8007674:	409a      	lsls	r2, r3
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	605a      	str	r2, [r3, #4]
 800767a:	e008      	b.n	800768e <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2240      	movs	r2, #64	@ 0x40
 8007680:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	2203      	movs	r2, #3
 8007686:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 800768a:	2301      	movs	r3, #1
 800768c:	e0b7      	b.n	80077fe <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	4a5f      	ldr	r2, [pc, #380]	@ (8007810 <HAL_DMA_Init+0x658>)
 8007694:	4293      	cmp	r3, r2
 8007696:	d072      	beq.n	800777e <HAL_DMA_Init+0x5c6>
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	4a5d      	ldr	r2, [pc, #372]	@ (8007814 <HAL_DMA_Init+0x65c>)
 800769e:	4293      	cmp	r3, r2
 80076a0:	d06d      	beq.n	800777e <HAL_DMA_Init+0x5c6>
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	4a5c      	ldr	r2, [pc, #368]	@ (8007818 <HAL_DMA_Init+0x660>)
 80076a8:	4293      	cmp	r3, r2
 80076aa:	d068      	beq.n	800777e <HAL_DMA_Init+0x5c6>
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	4a5a      	ldr	r2, [pc, #360]	@ (800781c <HAL_DMA_Init+0x664>)
 80076b2:	4293      	cmp	r3, r2
 80076b4:	d063      	beq.n	800777e <HAL_DMA_Init+0x5c6>
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	4a59      	ldr	r2, [pc, #356]	@ (8007820 <HAL_DMA_Init+0x668>)
 80076bc:	4293      	cmp	r3, r2
 80076be:	d05e      	beq.n	800777e <HAL_DMA_Init+0x5c6>
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	4a57      	ldr	r2, [pc, #348]	@ (8007824 <HAL_DMA_Init+0x66c>)
 80076c6:	4293      	cmp	r3, r2
 80076c8:	d059      	beq.n	800777e <HAL_DMA_Init+0x5c6>
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	4a56      	ldr	r2, [pc, #344]	@ (8007828 <HAL_DMA_Init+0x670>)
 80076d0:	4293      	cmp	r3, r2
 80076d2:	d054      	beq.n	800777e <HAL_DMA_Init+0x5c6>
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	4a54      	ldr	r2, [pc, #336]	@ (800782c <HAL_DMA_Init+0x674>)
 80076da:	4293      	cmp	r3, r2
 80076dc:	d04f      	beq.n	800777e <HAL_DMA_Init+0x5c6>
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	4a53      	ldr	r2, [pc, #332]	@ (8007830 <HAL_DMA_Init+0x678>)
 80076e4:	4293      	cmp	r3, r2
 80076e6:	d04a      	beq.n	800777e <HAL_DMA_Init+0x5c6>
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	4a51      	ldr	r2, [pc, #324]	@ (8007834 <HAL_DMA_Init+0x67c>)
 80076ee:	4293      	cmp	r3, r2
 80076f0:	d045      	beq.n	800777e <HAL_DMA_Init+0x5c6>
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	4a50      	ldr	r2, [pc, #320]	@ (8007838 <HAL_DMA_Init+0x680>)
 80076f8:	4293      	cmp	r3, r2
 80076fa:	d040      	beq.n	800777e <HAL_DMA_Init+0x5c6>
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	4a4e      	ldr	r2, [pc, #312]	@ (800783c <HAL_DMA_Init+0x684>)
 8007702:	4293      	cmp	r3, r2
 8007704:	d03b      	beq.n	800777e <HAL_DMA_Init+0x5c6>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	4a4d      	ldr	r2, [pc, #308]	@ (8007840 <HAL_DMA_Init+0x688>)
 800770c:	4293      	cmp	r3, r2
 800770e:	d036      	beq.n	800777e <HAL_DMA_Init+0x5c6>
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	4a4b      	ldr	r2, [pc, #300]	@ (8007844 <HAL_DMA_Init+0x68c>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d031      	beq.n	800777e <HAL_DMA_Init+0x5c6>
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	4a4a      	ldr	r2, [pc, #296]	@ (8007848 <HAL_DMA_Init+0x690>)
 8007720:	4293      	cmp	r3, r2
 8007722:	d02c      	beq.n	800777e <HAL_DMA_Init+0x5c6>
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	4a48      	ldr	r2, [pc, #288]	@ (800784c <HAL_DMA_Init+0x694>)
 800772a:	4293      	cmp	r3, r2
 800772c:	d027      	beq.n	800777e <HAL_DMA_Init+0x5c6>
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	4a47      	ldr	r2, [pc, #284]	@ (8007850 <HAL_DMA_Init+0x698>)
 8007734:	4293      	cmp	r3, r2
 8007736:	d022      	beq.n	800777e <HAL_DMA_Init+0x5c6>
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	4a45      	ldr	r2, [pc, #276]	@ (8007854 <HAL_DMA_Init+0x69c>)
 800773e:	4293      	cmp	r3, r2
 8007740:	d01d      	beq.n	800777e <HAL_DMA_Init+0x5c6>
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	4a44      	ldr	r2, [pc, #272]	@ (8007858 <HAL_DMA_Init+0x6a0>)
 8007748:	4293      	cmp	r3, r2
 800774a:	d018      	beq.n	800777e <HAL_DMA_Init+0x5c6>
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	4a42      	ldr	r2, [pc, #264]	@ (800785c <HAL_DMA_Init+0x6a4>)
 8007752:	4293      	cmp	r3, r2
 8007754:	d013      	beq.n	800777e <HAL_DMA_Init+0x5c6>
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	4a41      	ldr	r2, [pc, #260]	@ (8007860 <HAL_DMA_Init+0x6a8>)
 800775c:	4293      	cmp	r3, r2
 800775e:	d00e      	beq.n	800777e <HAL_DMA_Init+0x5c6>
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	4a3f      	ldr	r2, [pc, #252]	@ (8007864 <HAL_DMA_Init+0x6ac>)
 8007766:	4293      	cmp	r3, r2
 8007768:	d009      	beq.n	800777e <HAL_DMA_Init+0x5c6>
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	4a3e      	ldr	r2, [pc, #248]	@ (8007868 <HAL_DMA_Init+0x6b0>)
 8007770:	4293      	cmp	r3, r2
 8007772:	d004      	beq.n	800777e <HAL_DMA_Init+0x5c6>
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	4a3c      	ldr	r2, [pc, #240]	@ (800786c <HAL_DMA_Init+0x6b4>)
 800777a:	4293      	cmp	r3, r2
 800777c:	d101      	bne.n	8007782 <HAL_DMA_Init+0x5ca>
 800777e:	2301      	movs	r3, #1
 8007780:	e000      	b.n	8007784 <HAL_DMA_Init+0x5cc>
 8007782:	2300      	movs	r3, #0
 8007784:	2b00      	cmp	r3, #0
 8007786:	d032      	beq.n	80077ee <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8007788:	6878      	ldr	r0, [r7, #4]
 800778a:	f002 fa43 	bl	8009c14 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	689b      	ldr	r3, [r3, #8]
 8007792:	2b80      	cmp	r3, #128	@ 0x80
 8007794:	d102      	bne.n	800779c <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	2200      	movs	r2, #0
 800779a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	685a      	ldr	r2, [r3, #4]
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80077a4:	b2d2      	uxtb	r2, r2
 80077a6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80077ac:	687a      	ldr	r2, [r7, #4]
 80077ae:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80077b0:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	685b      	ldr	r3, [r3, #4]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d010      	beq.n	80077dc <HAL_DMA_Init+0x624>
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	685b      	ldr	r3, [r3, #4]
 80077be:	2b08      	cmp	r3, #8
 80077c0:	d80c      	bhi.n	80077dc <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80077c2:	6878      	ldr	r0, [r7, #4]
 80077c4:	f002 fac0 	bl	8009d48 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80077cc:	2200      	movs	r2, #0
 80077ce:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077d4:	687a      	ldr	r2, [r7, #4]
 80077d6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80077d8:	605a      	str	r2, [r3, #4]
 80077da:	e008      	b.n	80077ee <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	2200      	movs	r2, #0
 80077e0:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	2200      	movs	r2, #0
 80077e6:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	2200      	movs	r2, #0
 80077ec:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	2200      	movs	r2, #0
 80077f2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2201      	movs	r2, #1
 80077f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80077fc:	2300      	movs	r3, #0
}
 80077fe:	4618      	mov	r0, r3
 8007800:	3718      	adds	r7, #24
 8007802:	46bd      	mov	sp, r7
 8007804:	bd80      	pop	{r7, pc}
 8007806:	bf00      	nop
 8007808:	a7fdabf8 	.word	0xa7fdabf8
 800780c:	cccccccd 	.word	0xcccccccd
 8007810:	40020010 	.word	0x40020010
 8007814:	40020028 	.word	0x40020028
 8007818:	40020040 	.word	0x40020040
 800781c:	40020058 	.word	0x40020058
 8007820:	40020070 	.word	0x40020070
 8007824:	40020088 	.word	0x40020088
 8007828:	400200a0 	.word	0x400200a0
 800782c:	400200b8 	.word	0x400200b8
 8007830:	40020410 	.word	0x40020410
 8007834:	40020428 	.word	0x40020428
 8007838:	40020440 	.word	0x40020440
 800783c:	40020458 	.word	0x40020458
 8007840:	40020470 	.word	0x40020470
 8007844:	40020488 	.word	0x40020488
 8007848:	400204a0 	.word	0x400204a0
 800784c:	400204b8 	.word	0x400204b8
 8007850:	58025408 	.word	0x58025408
 8007854:	5802541c 	.word	0x5802541c
 8007858:	58025430 	.word	0x58025430
 800785c:	58025444 	.word	0x58025444
 8007860:	58025458 	.word	0x58025458
 8007864:	5802546c 	.word	0x5802546c
 8007868:	58025480 	.word	0x58025480
 800786c:	58025494 	.word	0x58025494

08007870 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007870:	b580      	push	{r7, lr}
 8007872:	b086      	sub	sp, #24
 8007874:	af00      	add	r7, sp, #0
 8007876:	60f8      	str	r0, [r7, #12]
 8007878:	60b9      	str	r1, [r7, #8]
 800787a:	607a      	str	r2, [r7, #4]
 800787c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800787e:	2300      	movs	r3, #0
 8007880:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	2b00      	cmp	r3, #0
 8007886:	d101      	bne.n	800788c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8007888:	2301      	movs	r3, #1
 800788a:	e226      	b.n	8007cda <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8007892:	2b01      	cmp	r3, #1
 8007894:	d101      	bne.n	800789a <HAL_DMA_Start_IT+0x2a>
 8007896:	2302      	movs	r3, #2
 8007898:	e21f      	b.n	8007cda <HAL_DMA_Start_IT+0x46a>
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	2201      	movs	r2, #1
 800789e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80078a8:	b2db      	uxtb	r3, r3
 80078aa:	2b01      	cmp	r3, #1
 80078ac:	f040 820a 	bne.w	8007cc4 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	2202      	movs	r2, #2
 80078b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	2200      	movs	r2, #0
 80078bc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	4a68      	ldr	r2, [pc, #416]	@ (8007a64 <HAL_DMA_Start_IT+0x1f4>)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d04a      	beq.n	800795e <HAL_DMA_Start_IT+0xee>
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	4a66      	ldr	r2, [pc, #408]	@ (8007a68 <HAL_DMA_Start_IT+0x1f8>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d045      	beq.n	800795e <HAL_DMA_Start_IT+0xee>
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	4a65      	ldr	r2, [pc, #404]	@ (8007a6c <HAL_DMA_Start_IT+0x1fc>)
 80078d8:	4293      	cmp	r3, r2
 80078da:	d040      	beq.n	800795e <HAL_DMA_Start_IT+0xee>
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	4a63      	ldr	r2, [pc, #396]	@ (8007a70 <HAL_DMA_Start_IT+0x200>)
 80078e2:	4293      	cmp	r3, r2
 80078e4:	d03b      	beq.n	800795e <HAL_DMA_Start_IT+0xee>
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	4a62      	ldr	r2, [pc, #392]	@ (8007a74 <HAL_DMA_Start_IT+0x204>)
 80078ec:	4293      	cmp	r3, r2
 80078ee:	d036      	beq.n	800795e <HAL_DMA_Start_IT+0xee>
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	4a60      	ldr	r2, [pc, #384]	@ (8007a78 <HAL_DMA_Start_IT+0x208>)
 80078f6:	4293      	cmp	r3, r2
 80078f8:	d031      	beq.n	800795e <HAL_DMA_Start_IT+0xee>
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	4a5f      	ldr	r2, [pc, #380]	@ (8007a7c <HAL_DMA_Start_IT+0x20c>)
 8007900:	4293      	cmp	r3, r2
 8007902:	d02c      	beq.n	800795e <HAL_DMA_Start_IT+0xee>
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	4a5d      	ldr	r2, [pc, #372]	@ (8007a80 <HAL_DMA_Start_IT+0x210>)
 800790a:	4293      	cmp	r3, r2
 800790c:	d027      	beq.n	800795e <HAL_DMA_Start_IT+0xee>
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	4a5c      	ldr	r2, [pc, #368]	@ (8007a84 <HAL_DMA_Start_IT+0x214>)
 8007914:	4293      	cmp	r3, r2
 8007916:	d022      	beq.n	800795e <HAL_DMA_Start_IT+0xee>
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	4a5a      	ldr	r2, [pc, #360]	@ (8007a88 <HAL_DMA_Start_IT+0x218>)
 800791e:	4293      	cmp	r3, r2
 8007920:	d01d      	beq.n	800795e <HAL_DMA_Start_IT+0xee>
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	4a59      	ldr	r2, [pc, #356]	@ (8007a8c <HAL_DMA_Start_IT+0x21c>)
 8007928:	4293      	cmp	r3, r2
 800792a:	d018      	beq.n	800795e <HAL_DMA_Start_IT+0xee>
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	4a57      	ldr	r2, [pc, #348]	@ (8007a90 <HAL_DMA_Start_IT+0x220>)
 8007932:	4293      	cmp	r3, r2
 8007934:	d013      	beq.n	800795e <HAL_DMA_Start_IT+0xee>
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	4a56      	ldr	r2, [pc, #344]	@ (8007a94 <HAL_DMA_Start_IT+0x224>)
 800793c:	4293      	cmp	r3, r2
 800793e:	d00e      	beq.n	800795e <HAL_DMA_Start_IT+0xee>
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	4a54      	ldr	r2, [pc, #336]	@ (8007a98 <HAL_DMA_Start_IT+0x228>)
 8007946:	4293      	cmp	r3, r2
 8007948:	d009      	beq.n	800795e <HAL_DMA_Start_IT+0xee>
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	4a53      	ldr	r2, [pc, #332]	@ (8007a9c <HAL_DMA_Start_IT+0x22c>)
 8007950:	4293      	cmp	r3, r2
 8007952:	d004      	beq.n	800795e <HAL_DMA_Start_IT+0xee>
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	4a51      	ldr	r2, [pc, #324]	@ (8007aa0 <HAL_DMA_Start_IT+0x230>)
 800795a:	4293      	cmp	r3, r2
 800795c:	d108      	bne.n	8007970 <HAL_DMA_Start_IT+0x100>
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	681a      	ldr	r2, [r3, #0]
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f022 0201 	bic.w	r2, r2, #1
 800796c:	601a      	str	r2, [r3, #0]
 800796e:	e007      	b.n	8007980 <HAL_DMA_Start_IT+0x110>
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	681a      	ldr	r2, [r3, #0]
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	f022 0201 	bic.w	r2, r2, #1
 800797e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007980:	683b      	ldr	r3, [r7, #0]
 8007982:	687a      	ldr	r2, [r7, #4]
 8007984:	68b9      	ldr	r1, [r7, #8]
 8007986:	68f8      	ldr	r0, [r7, #12]
 8007988:	f001 fe6a 	bl	8009660 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	4a34      	ldr	r2, [pc, #208]	@ (8007a64 <HAL_DMA_Start_IT+0x1f4>)
 8007992:	4293      	cmp	r3, r2
 8007994:	d04a      	beq.n	8007a2c <HAL_DMA_Start_IT+0x1bc>
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	4a33      	ldr	r2, [pc, #204]	@ (8007a68 <HAL_DMA_Start_IT+0x1f8>)
 800799c:	4293      	cmp	r3, r2
 800799e:	d045      	beq.n	8007a2c <HAL_DMA_Start_IT+0x1bc>
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	4a31      	ldr	r2, [pc, #196]	@ (8007a6c <HAL_DMA_Start_IT+0x1fc>)
 80079a6:	4293      	cmp	r3, r2
 80079a8:	d040      	beq.n	8007a2c <HAL_DMA_Start_IT+0x1bc>
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	4a30      	ldr	r2, [pc, #192]	@ (8007a70 <HAL_DMA_Start_IT+0x200>)
 80079b0:	4293      	cmp	r3, r2
 80079b2:	d03b      	beq.n	8007a2c <HAL_DMA_Start_IT+0x1bc>
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	4a2e      	ldr	r2, [pc, #184]	@ (8007a74 <HAL_DMA_Start_IT+0x204>)
 80079ba:	4293      	cmp	r3, r2
 80079bc:	d036      	beq.n	8007a2c <HAL_DMA_Start_IT+0x1bc>
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	4a2d      	ldr	r2, [pc, #180]	@ (8007a78 <HAL_DMA_Start_IT+0x208>)
 80079c4:	4293      	cmp	r3, r2
 80079c6:	d031      	beq.n	8007a2c <HAL_DMA_Start_IT+0x1bc>
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	4a2b      	ldr	r2, [pc, #172]	@ (8007a7c <HAL_DMA_Start_IT+0x20c>)
 80079ce:	4293      	cmp	r3, r2
 80079d0:	d02c      	beq.n	8007a2c <HAL_DMA_Start_IT+0x1bc>
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	4a2a      	ldr	r2, [pc, #168]	@ (8007a80 <HAL_DMA_Start_IT+0x210>)
 80079d8:	4293      	cmp	r3, r2
 80079da:	d027      	beq.n	8007a2c <HAL_DMA_Start_IT+0x1bc>
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	4a28      	ldr	r2, [pc, #160]	@ (8007a84 <HAL_DMA_Start_IT+0x214>)
 80079e2:	4293      	cmp	r3, r2
 80079e4:	d022      	beq.n	8007a2c <HAL_DMA_Start_IT+0x1bc>
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	4a27      	ldr	r2, [pc, #156]	@ (8007a88 <HAL_DMA_Start_IT+0x218>)
 80079ec:	4293      	cmp	r3, r2
 80079ee:	d01d      	beq.n	8007a2c <HAL_DMA_Start_IT+0x1bc>
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	4a25      	ldr	r2, [pc, #148]	@ (8007a8c <HAL_DMA_Start_IT+0x21c>)
 80079f6:	4293      	cmp	r3, r2
 80079f8:	d018      	beq.n	8007a2c <HAL_DMA_Start_IT+0x1bc>
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	4a24      	ldr	r2, [pc, #144]	@ (8007a90 <HAL_DMA_Start_IT+0x220>)
 8007a00:	4293      	cmp	r3, r2
 8007a02:	d013      	beq.n	8007a2c <HAL_DMA_Start_IT+0x1bc>
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	4a22      	ldr	r2, [pc, #136]	@ (8007a94 <HAL_DMA_Start_IT+0x224>)
 8007a0a:	4293      	cmp	r3, r2
 8007a0c:	d00e      	beq.n	8007a2c <HAL_DMA_Start_IT+0x1bc>
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	4a21      	ldr	r2, [pc, #132]	@ (8007a98 <HAL_DMA_Start_IT+0x228>)
 8007a14:	4293      	cmp	r3, r2
 8007a16:	d009      	beq.n	8007a2c <HAL_DMA_Start_IT+0x1bc>
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	4a1f      	ldr	r2, [pc, #124]	@ (8007a9c <HAL_DMA_Start_IT+0x22c>)
 8007a1e:	4293      	cmp	r3, r2
 8007a20:	d004      	beq.n	8007a2c <HAL_DMA_Start_IT+0x1bc>
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	4a1e      	ldr	r2, [pc, #120]	@ (8007aa0 <HAL_DMA_Start_IT+0x230>)
 8007a28:	4293      	cmp	r3, r2
 8007a2a:	d101      	bne.n	8007a30 <HAL_DMA_Start_IT+0x1c0>
 8007a2c:	2301      	movs	r3, #1
 8007a2e:	e000      	b.n	8007a32 <HAL_DMA_Start_IT+0x1c2>
 8007a30:	2300      	movs	r3, #0
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d036      	beq.n	8007aa4 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	f023 021e 	bic.w	r2, r3, #30
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	f042 0216 	orr.w	r2, r2, #22
 8007a48:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d03e      	beq.n	8007ad0 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	681a      	ldr	r2, [r3, #0]
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	f042 0208 	orr.w	r2, r2, #8
 8007a60:	601a      	str	r2, [r3, #0]
 8007a62:	e035      	b.n	8007ad0 <HAL_DMA_Start_IT+0x260>
 8007a64:	40020010 	.word	0x40020010
 8007a68:	40020028 	.word	0x40020028
 8007a6c:	40020040 	.word	0x40020040
 8007a70:	40020058 	.word	0x40020058
 8007a74:	40020070 	.word	0x40020070
 8007a78:	40020088 	.word	0x40020088
 8007a7c:	400200a0 	.word	0x400200a0
 8007a80:	400200b8 	.word	0x400200b8
 8007a84:	40020410 	.word	0x40020410
 8007a88:	40020428 	.word	0x40020428
 8007a8c:	40020440 	.word	0x40020440
 8007a90:	40020458 	.word	0x40020458
 8007a94:	40020470 	.word	0x40020470
 8007a98:	40020488 	.word	0x40020488
 8007a9c:	400204a0 	.word	0x400204a0
 8007aa0:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	f023 020e 	bic.w	r2, r3, #14
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	f042 020a 	orr.w	r2, r2, #10
 8007ab6:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d007      	beq.n	8007ad0 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	681a      	ldr	r2, [r3, #0]
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	f042 0204 	orr.w	r2, r2, #4
 8007ace:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	4a83      	ldr	r2, [pc, #524]	@ (8007ce4 <HAL_DMA_Start_IT+0x474>)
 8007ad6:	4293      	cmp	r3, r2
 8007ad8:	d072      	beq.n	8007bc0 <HAL_DMA_Start_IT+0x350>
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	4a82      	ldr	r2, [pc, #520]	@ (8007ce8 <HAL_DMA_Start_IT+0x478>)
 8007ae0:	4293      	cmp	r3, r2
 8007ae2:	d06d      	beq.n	8007bc0 <HAL_DMA_Start_IT+0x350>
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	4a80      	ldr	r2, [pc, #512]	@ (8007cec <HAL_DMA_Start_IT+0x47c>)
 8007aea:	4293      	cmp	r3, r2
 8007aec:	d068      	beq.n	8007bc0 <HAL_DMA_Start_IT+0x350>
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	4a7f      	ldr	r2, [pc, #508]	@ (8007cf0 <HAL_DMA_Start_IT+0x480>)
 8007af4:	4293      	cmp	r3, r2
 8007af6:	d063      	beq.n	8007bc0 <HAL_DMA_Start_IT+0x350>
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	4a7d      	ldr	r2, [pc, #500]	@ (8007cf4 <HAL_DMA_Start_IT+0x484>)
 8007afe:	4293      	cmp	r3, r2
 8007b00:	d05e      	beq.n	8007bc0 <HAL_DMA_Start_IT+0x350>
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	4a7c      	ldr	r2, [pc, #496]	@ (8007cf8 <HAL_DMA_Start_IT+0x488>)
 8007b08:	4293      	cmp	r3, r2
 8007b0a:	d059      	beq.n	8007bc0 <HAL_DMA_Start_IT+0x350>
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	4a7a      	ldr	r2, [pc, #488]	@ (8007cfc <HAL_DMA_Start_IT+0x48c>)
 8007b12:	4293      	cmp	r3, r2
 8007b14:	d054      	beq.n	8007bc0 <HAL_DMA_Start_IT+0x350>
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	4a79      	ldr	r2, [pc, #484]	@ (8007d00 <HAL_DMA_Start_IT+0x490>)
 8007b1c:	4293      	cmp	r3, r2
 8007b1e:	d04f      	beq.n	8007bc0 <HAL_DMA_Start_IT+0x350>
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	4a77      	ldr	r2, [pc, #476]	@ (8007d04 <HAL_DMA_Start_IT+0x494>)
 8007b26:	4293      	cmp	r3, r2
 8007b28:	d04a      	beq.n	8007bc0 <HAL_DMA_Start_IT+0x350>
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	4a76      	ldr	r2, [pc, #472]	@ (8007d08 <HAL_DMA_Start_IT+0x498>)
 8007b30:	4293      	cmp	r3, r2
 8007b32:	d045      	beq.n	8007bc0 <HAL_DMA_Start_IT+0x350>
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	4a74      	ldr	r2, [pc, #464]	@ (8007d0c <HAL_DMA_Start_IT+0x49c>)
 8007b3a:	4293      	cmp	r3, r2
 8007b3c:	d040      	beq.n	8007bc0 <HAL_DMA_Start_IT+0x350>
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	4a73      	ldr	r2, [pc, #460]	@ (8007d10 <HAL_DMA_Start_IT+0x4a0>)
 8007b44:	4293      	cmp	r3, r2
 8007b46:	d03b      	beq.n	8007bc0 <HAL_DMA_Start_IT+0x350>
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	4a71      	ldr	r2, [pc, #452]	@ (8007d14 <HAL_DMA_Start_IT+0x4a4>)
 8007b4e:	4293      	cmp	r3, r2
 8007b50:	d036      	beq.n	8007bc0 <HAL_DMA_Start_IT+0x350>
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	4a70      	ldr	r2, [pc, #448]	@ (8007d18 <HAL_DMA_Start_IT+0x4a8>)
 8007b58:	4293      	cmp	r3, r2
 8007b5a:	d031      	beq.n	8007bc0 <HAL_DMA_Start_IT+0x350>
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	4a6e      	ldr	r2, [pc, #440]	@ (8007d1c <HAL_DMA_Start_IT+0x4ac>)
 8007b62:	4293      	cmp	r3, r2
 8007b64:	d02c      	beq.n	8007bc0 <HAL_DMA_Start_IT+0x350>
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	4a6d      	ldr	r2, [pc, #436]	@ (8007d20 <HAL_DMA_Start_IT+0x4b0>)
 8007b6c:	4293      	cmp	r3, r2
 8007b6e:	d027      	beq.n	8007bc0 <HAL_DMA_Start_IT+0x350>
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	4a6b      	ldr	r2, [pc, #428]	@ (8007d24 <HAL_DMA_Start_IT+0x4b4>)
 8007b76:	4293      	cmp	r3, r2
 8007b78:	d022      	beq.n	8007bc0 <HAL_DMA_Start_IT+0x350>
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	4a6a      	ldr	r2, [pc, #424]	@ (8007d28 <HAL_DMA_Start_IT+0x4b8>)
 8007b80:	4293      	cmp	r3, r2
 8007b82:	d01d      	beq.n	8007bc0 <HAL_DMA_Start_IT+0x350>
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	4a68      	ldr	r2, [pc, #416]	@ (8007d2c <HAL_DMA_Start_IT+0x4bc>)
 8007b8a:	4293      	cmp	r3, r2
 8007b8c:	d018      	beq.n	8007bc0 <HAL_DMA_Start_IT+0x350>
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	4a67      	ldr	r2, [pc, #412]	@ (8007d30 <HAL_DMA_Start_IT+0x4c0>)
 8007b94:	4293      	cmp	r3, r2
 8007b96:	d013      	beq.n	8007bc0 <HAL_DMA_Start_IT+0x350>
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	4a65      	ldr	r2, [pc, #404]	@ (8007d34 <HAL_DMA_Start_IT+0x4c4>)
 8007b9e:	4293      	cmp	r3, r2
 8007ba0:	d00e      	beq.n	8007bc0 <HAL_DMA_Start_IT+0x350>
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	4a64      	ldr	r2, [pc, #400]	@ (8007d38 <HAL_DMA_Start_IT+0x4c8>)
 8007ba8:	4293      	cmp	r3, r2
 8007baa:	d009      	beq.n	8007bc0 <HAL_DMA_Start_IT+0x350>
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	4a62      	ldr	r2, [pc, #392]	@ (8007d3c <HAL_DMA_Start_IT+0x4cc>)
 8007bb2:	4293      	cmp	r3, r2
 8007bb4:	d004      	beq.n	8007bc0 <HAL_DMA_Start_IT+0x350>
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	4a61      	ldr	r2, [pc, #388]	@ (8007d40 <HAL_DMA_Start_IT+0x4d0>)
 8007bbc:	4293      	cmp	r3, r2
 8007bbe:	d101      	bne.n	8007bc4 <HAL_DMA_Start_IT+0x354>
 8007bc0:	2301      	movs	r3, #1
 8007bc2:	e000      	b.n	8007bc6 <HAL_DMA_Start_IT+0x356>
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d01a      	beq.n	8007c00 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d007      	beq.n	8007be8 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007bdc:	681a      	ldr	r2, [r3, #0]
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007be2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007be6:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d007      	beq.n	8007c00 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007bf4:	681a      	ldr	r2, [r3, #0]
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007bfa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007bfe:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	4a37      	ldr	r2, [pc, #220]	@ (8007ce4 <HAL_DMA_Start_IT+0x474>)
 8007c06:	4293      	cmp	r3, r2
 8007c08:	d04a      	beq.n	8007ca0 <HAL_DMA_Start_IT+0x430>
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	4a36      	ldr	r2, [pc, #216]	@ (8007ce8 <HAL_DMA_Start_IT+0x478>)
 8007c10:	4293      	cmp	r3, r2
 8007c12:	d045      	beq.n	8007ca0 <HAL_DMA_Start_IT+0x430>
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	4a34      	ldr	r2, [pc, #208]	@ (8007cec <HAL_DMA_Start_IT+0x47c>)
 8007c1a:	4293      	cmp	r3, r2
 8007c1c:	d040      	beq.n	8007ca0 <HAL_DMA_Start_IT+0x430>
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	4a33      	ldr	r2, [pc, #204]	@ (8007cf0 <HAL_DMA_Start_IT+0x480>)
 8007c24:	4293      	cmp	r3, r2
 8007c26:	d03b      	beq.n	8007ca0 <HAL_DMA_Start_IT+0x430>
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	4a31      	ldr	r2, [pc, #196]	@ (8007cf4 <HAL_DMA_Start_IT+0x484>)
 8007c2e:	4293      	cmp	r3, r2
 8007c30:	d036      	beq.n	8007ca0 <HAL_DMA_Start_IT+0x430>
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	4a30      	ldr	r2, [pc, #192]	@ (8007cf8 <HAL_DMA_Start_IT+0x488>)
 8007c38:	4293      	cmp	r3, r2
 8007c3a:	d031      	beq.n	8007ca0 <HAL_DMA_Start_IT+0x430>
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	4a2e      	ldr	r2, [pc, #184]	@ (8007cfc <HAL_DMA_Start_IT+0x48c>)
 8007c42:	4293      	cmp	r3, r2
 8007c44:	d02c      	beq.n	8007ca0 <HAL_DMA_Start_IT+0x430>
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	4a2d      	ldr	r2, [pc, #180]	@ (8007d00 <HAL_DMA_Start_IT+0x490>)
 8007c4c:	4293      	cmp	r3, r2
 8007c4e:	d027      	beq.n	8007ca0 <HAL_DMA_Start_IT+0x430>
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	4a2b      	ldr	r2, [pc, #172]	@ (8007d04 <HAL_DMA_Start_IT+0x494>)
 8007c56:	4293      	cmp	r3, r2
 8007c58:	d022      	beq.n	8007ca0 <HAL_DMA_Start_IT+0x430>
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	4a2a      	ldr	r2, [pc, #168]	@ (8007d08 <HAL_DMA_Start_IT+0x498>)
 8007c60:	4293      	cmp	r3, r2
 8007c62:	d01d      	beq.n	8007ca0 <HAL_DMA_Start_IT+0x430>
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	4a28      	ldr	r2, [pc, #160]	@ (8007d0c <HAL_DMA_Start_IT+0x49c>)
 8007c6a:	4293      	cmp	r3, r2
 8007c6c:	d018      	beq.n	8007ca0 <HAL_DMA_Start_IT+0x430>
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	4a27      	ldr	r2, [pc, #156]	@ (8007d10 <HAL_DMA_Start_IT+0x4a0>)
 8007c74:	4293      	cmp	r3, r2
 8007c76:	d013      	beq.n	8007ca0 <HAL_DMA_Start_IT+0x430>
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	4a25      	ldr	r2, [pc, #148]	@ (8007d14 <HAL_DMA_Start_IT+0x4a4>)
 8007c7e:	4293      	cmp	r3, r2
 8007c80:	d00e      	beq.n	8007ca0 <HAL_DMA_Start_IT+0x430>
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	4a24      	ldr	r2, [pc, #144]	@ (8007d18 <HAL_DMA_Start_IT+0x4a8>)
 8007c88:	4293      	cmp	r3, r2
 8007c8a:	d009      	beq.n	8007ca0 <HAL_DMA_Start_IT+0x430>
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	4a22      	ldr	r2, [pc, #136]	@ (8007d1c <HAL_DMA_Start_IT+0x4ac>)
 8007c92:	4293      	cmp	r3, r2
 8007c94:	d004      	beq.n	8007ca0 <HAL_DMA_Start_IT+0x430>
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	4a21      	ldr	r2, [pc, #132]	@ (8007d20 <HAL_DMA_Start_IT+0x4b0>)
 8007c9c:	4293      	cmp	r3, r2
 8007c9e:	d108      	bne.n	8007cb2 <HAL_DMA_Start_IT+0x442>
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	681a      	ldr	r2, [r3, #0]
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f042 0201 	orr.w	r2, r2, #1
 8007cae:	601a      	str	r2, [r3, #0]
 8007cb0:	e012      	b.n	8007cd8 <HAL_DMA_Start_IT+0x468>
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	681a      	ldr	r2, [r3, #0]
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f042 0201 	orr.w	r2, r2, #1
 8007cc0:	601a      	str	r2, [r3, #0]
 8007cc2:	e009      	b.n	8007cd8 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007cca:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	2200      	movs	r2, #0
 8007cd0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8007cd4:	2301      	movs	r3, #1
 8007cd6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8007cd8:	7dfb      	ldrb	r3, [r7, #23]
}
 8007cda:	4618      	mov	r0, r3
 8007cdc:	3718      	adds	r7, #24
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	bd80      	pop	{r7, pc}
 8007ce2:	bf00      	nop
 8007ce4:	40020010 	.word	0x40020010
 8007ce8:	40020028 	.word	0x40020028
 8007cec:	40020040 	.word	0x40020040
 8007cf0:	40020058 	.word	0x40020058
 8007cf4:	40020070 	.word	0x40020070
 8007cf8:	40020088 	.word	0x40020088
 8007cfc:	400200a0 	.word	0x400200a0
 8007d00:	400200b8 	.word	0x400200b8
 8007d04:	40020410 	.word	0x40020410
 8007d08:	40020428 	.word	0x40020428
 8007d0c:	40020440 	.word	0x40020440
 8007d10:	40020458 	.word	0x40020458
 8007d14:	40020470 	.word	0x40020470
 8007d18:	40020488 	.word	0x40020488
 8007d1c:	400204a0 	.word	0x400204a0
 8007d20:	400204b8 	.word	0x400204b8
 8007d24:	58025408 	.word	0x58025408
 8007d28:	5802541c 	.word	0x5802541c
 8007d2c:	58025430 	.word	0x58025430
 8007d30:	58025444 	.word	0x58025444
 8007d34:	58025458 	.word	0x58025458
 8007d38:	5802546c 	.word	0x5802546c
 8007d3c:	58025480 	.word	0x58025480
 8007d40:	58025494 	.word	0x58025494

08007d44 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007d44:	b580      	push	{r7, lr}
 8007d46:	b086      	sub	sp, #24
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8007d4c:	f7fd fbc2 	bl	80054d4 <HAL_GetTick>
 8007d50:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d101      	bne.n	8007d5c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8007d58:	2301      	movs	r3, #1
 8007d5a:	e2dc      	b.n	8008316 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007d62:	b2db      	uxtb	r3, r3
 8007d64:	2b02      	cmp	r3, #2
 8007d66:	d008      	beq.n	8007d7a <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2280      	movs	r2, #128	@ 0x80
 8007d6c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2200      	movs	r2, #0
 8007d72:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8007d76:	2301      	movs	r3, #1
 8007d78:	e2cd      	b.n	8008316 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	4a76      	ldr	r2, [pc, #472]	@ (8007f58 <HAL_DMA_Abort+0x214>)
 8007d80:	4293      	cmp	r3, r2
 8007d82:	d04a      	beq.n	8007e1a <HAL_DMA_Abort+0xd6>
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	4a74      	ldr	r2, [pc, #464]	@ (8007f5c <HAL_DMA_Abort+0x218>)
 8007d8a:	4293      	cmp	r3, r2
 8007d8c:	d045      	beq.n	8007e1a <HAL_DMA_Abort+0xd6>
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	4a73      	ldr	r2, [pc, #460]	@ (8007f60 <HAL_DMA_Abort+0x21c>)
 8007d94:	4293      	cmp	r3, r2
 8007d96:	d040      	beq.n	8007e1a <HAL_DMA_Abort+0xd6>
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	4a71      	ldr	r2, [pc, #452]	@ (8007f64 <HAL_DMA_Abort+0x220>)
 8007d9e:	4293      	cmp	r3, r2
 8007da0:	d03b      	beq.n	8007e1a <HAL_DMA_Abort+0xd6>
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	4a70      	ldr	r2, [pc, #448]	@ (8007f68 <HAL_DMA_Abort+0x224>)
 8007da8:	4293      	cmp	r3, r2
 8007daa:	d036      	beq.n	8007e1a <HAL_DMA_Abort+0xd6>
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	4a6e      	ldr	r2, [pc, #440]	@ (8007f6c <HAL_DMA_Abort+0x228>)
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d031      	beq.n	8007e1a <HAL_DMA_Abort+0xd6>
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	4a6d      	ldr	r2, [pc, #436]	@ (8007f70 <HAL_DMA_Abort+0x22c>)
 8007dbc:	4293      	cmp	r3, r2
 8007dbe:	d02c      	beq.n	8007e1a <HAL_DMA_Abort+0xd6>
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	4a6b      	ldr	r2, [pc, #428]	@ (8007f74 <HAL_DMA_Abort+0x230>)
 8007dc6:	4293      	cmp	r3, r2
 8007dc8:	d027      	beq.n	8007e1a <HAL_DMA_Abort+0xd6>
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	4a6a      	ldr	r2, [pc, #424]	@ (8007f78 <HAL_DMA_Abort+0x234>)
 8007dd0:	4293      	cmp	r3, r2
 8007dd2:	d022      	beq.n	8007e1a <HAL_DMA_Abort+0xd6>
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	4a68      	ldr	r2, [pc, #416]	@ (8007f7c <HAL_DMA_Abort+0x238>)
 8007dda:	4293      	cmp	r3, r2
 8007ddc:	d01d      	beq.n	8007e1a <HAL_DMA_Abort+0xd6>
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	4a67      	ldr	r2, [pc, #412]	@ (8007f80 <HAL_DMA_Abort+0x23c>)
 8007de4:	4293      	cmp	r3, r2
 8007de6:	d018      	beq.n	8007e1a <HAL_DMA_Abort+0xd6>
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	4a65      	ldr	r2, [pc, #404]	@ (8007f84 <HAL_DMA_Abort+0x240>)
 8007dee:	4293      	cmp	r3, r2
 8007df0:	d013      	beq.n	8007e1a <HAL_DMA_Abort+0xd6>
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	4a64      	ldr	r2, [pc, #400]	@ (8007f88 <HAL_DMA_Abort+0x244>)
 8007df8:	4293      	cmp	r3, r2
 8007dfa:	d00e      	beq.n	8007e1a <HAL_DMA_Abort+0xd6>
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	4a62      	ldr	r2, [pc, #392]	@ (8007f8c <HAL_DMA_Abort+0x248>)
 8007e02:	4293      	cmp	r3, r2
 8007e04:	d009      	beq.n	8007e1a <HAL_DMA_Abort+0xd6>
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	4a61      	ldr	r2, [pc, #388]	@ (8007f90 <HAL_DMA_Abort+0x24c>)
 8007e0c:	4293      	cmp	r3, r2
 8007e0e:	d004      	beq.n	8007e1a <HAL_DMA_Abort+0xd6>
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	4a5f      	ldr	r2, [pc, #380]	@ (8007f94 <HAL_DMA_Abort+0x250>)
 8007e16:	4293      	cmp	r3, r2
 8007e18:	d101      	bne.n	8007e1e <HAL_DMA_Abort+0xda>
 8007e1a:	2301      	movs	r3, #1
 8007e1c:	e000      	b.n	8007e20 <HAL_DMA_Abort+0xdc>
 8007e1e:	2300      	movs	r3, #0
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d013      	beq.n	8007e4c <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	681a      	ldr	r2, [r3, #0]
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f022 021e 	bic.w	r2, r2, #30
 8007e32:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	695a      	ldr	r2, [r3, #20]
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007e42:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	617b      	str	r3, [r7, #20]
 8007e4a:	e00a      	b.n	8007e62 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	681a      	ldr	r2, [r3, #0]
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	f022 020e 	bic.w	r2, r2, #14
 8007e5a:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	4a3c      	ldr	r2, [pc, #240]	@ (8007f58 <HAL_DMA_Abort+0x214>)
 8007e68:	4293      	cmp	r3, r2
 8007e6a:	d072      	beq.n	8007f52 <HAL_DMA_Abort+0x20e>
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	4a3a      	ldr	r2, [pc, #232]	@ (8007f5c <HAL_DMA_Abort+0x218>)
 8007e72:	4293      	cmp	r3, r2
 8007e74:	d06d      	beq.n	8007f52 <HAL_DMA_Abort+0x20e>
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	4a39      	ldr	r2, [pc, #228]	@ (8007f60 <HAL_DMA_Abort+0x21c>)
 8007e7c:	4293      	cmp	r3, r2
 8007e7e:	d068      	beq.n	8007f52 <HAL_DMA_Abort+0x20e>
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	4a37      	ldr	r2, [pc, #220]	@ (8007f64 <HAL_DMA_Abort+0x220>)
 8007e86:	4293      	cmp	r3, r2
 8007e88:	d063      	beq.n	8007f52 <HAL_DMA_Abort+0x20e>
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	4a36      	ldr	r2, [pc, #216]	@ (8007f68 <HAL_DMA_Abort+0x224>)
 8007e90:	4293      	cmp	r3, r2
 8007e92:	d05e      	beq.n	8007f52 <HAL_DMA_Abort+0x20e>
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	4a34      	ldr	r2, [pc, #208]	@ (8007f6c <HAL_DMA_Abort+0x228>)
 8007e9a:	4293      	cmp	r3, r2
 8007e9c:	d059      	beq.n	8007f52 <HAL_DMA_Abort+0x20e>
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	4a33      	ldr	r2, [pc, #204]	@ (8007f70 <HAL_DMA_Abort+0x22c>)
 8007ea4:	4293      	cmp	r3, r2
 8007ea6:	d054      	beq.n	8007f52 <HAL_DMA_Abort+0x20e>
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	4a31      	ldr	r2, [pc, #196]	@ (8007f74 <HAL_DMA_Abort+0x230>)
 8007eae:	4293      	cmp	r3, r2
 8007eb0:	d04f      	beq.n	8007f52 <HAL_DMA_Abort+0x20e>
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	4a30      	ldr	r2, [pc, #192]	@ (8007f78 <HAL_DMA_Abort+0x234>)
 8007eb8:	4293      	cmp	r3, r2
 8007eba:	d04a      	beq.n	8007f52 <HAL_DMA_Abort+0x20e>
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	4a2e      	ldr	r2, [pc, #184]	@ (8007f7c <HAL_DMA_Abort+0x238>)
 8007ec2:	4293      	cmp	r3, r2
 8007ec4:	d045      	beq.n	8007f52 <HAL_DMA_Abort+0x20e>
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	4a2d      	ldr	r2, [pc, #180]	@ (8007f80 <HAL_DMA_Abort+0x23c>)
 8007ecc:	4293      	cmp	r3, r2
 8007ece:	d040      	beq.n	8007f52 <HAL_DMA_Abort+0x20e>
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	4a2b      	ldr	r2, [pc, #172]	@ (8007f84 <HAL_DMA_Abort+0x240>)
 8007ed6:	4293      	cmp	r3, r2
 8007ed8:	d03b      	beq.n	8007f52 <HAL_DMA_Abort+0x20e>
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	4a2a      	ldr	r2, [pc, #168]	@ (8007f88 <HAL_DMA_Abort+0x244>)
 8007ee0:	4293      	cmp	r3, r2
 8007ee2:	d036      	beq.n	8007f52 <HAL_DMA_Abort+0x20e>
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	4a28      	ldr	r2, [pc, #160]	@ (8007f8c <HAL_DMA_Abort+0x248>)
 8007eea:	4293      	cmp	r3, r2
 8007eec:	d031      	beq.n	8007f52 <HAL_DMA_Abort+0x20e>
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	4a27      	ldr	r2, [pc, #156]	@ (8007f90 <HAL_DMA_Abort+0x24c>)
 8007ef4:	4293      	cmp	r3, r2
 8007ef6:	d02c      	beq.n	8007f52 <HAL_DMA_Abort+0x20e>
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	4a25      	ldr	r2, [pc, #148]	@ (8007f94 <HAL_DMA_Abort+0x250>)
 8007efe:	4293      	cmp	r3, r2
 8007f00:	d027      	beq.n	8007f52 <HAL_DMA_Abort+0x20e>
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	4a24      	ldr	r2, [pc, #144]	@ (8007f98 <HAL_DMA_Abort+0x254>)
 8007f08:	4293      	cmp	r3, r2
 8007f0a:	d022      	beq.n	8007f52 <HAL_DMA_Abort+0x20e>
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	4a22      	ldr	r2, [pc, #136]	@ (8007f9c <HAL_DMA_Abort+0x258>)
 8007f12:	4293      	cmp	r3, r2
 8007f14:	d01d      	beq.n	8007f52 <HAL_DMA_Abort+0x20e>
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	4a21      	ldr	r2, [pc, #132]	@ (8007fa0 <HAL_DMA_Abort+0x25c>)
 8007f1c:	4293      	cmp	r3, r2
 8007f1e:	d018      	beq.n	8007f52 <HAL_DMA_Abort+0x20e>
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	4a1f      	ldr	r2, [pc, #124]	@ (8007fa4 <HAL_DMA_Abort+0x260>)
 8007f26:	4293      	cmp	r3, r2
 8007f28:	d013      	beq.n	8007f52 <HAL_DMA_Abort+0x20e>
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	4a1e      	ldr	r2, [pc, #120]	@ (8007fa8 <HAL_DMA_Abort+0x264>)
 8007f30:	4293      	cmp	r3, r2
 8007f32:	d00e      	beq.n	8007f52 <HAL_DMA_Abort+0x20e>
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	4a1c      	ldr	r2, [pc, #112]	@ (8007fac <HAL_DMA_Abort+0x268>)
 8007f3a:	4293      	cmp	r3, r2
 8007f3c:	d009      	beq.n	8007f52 <HAL_DMA_Abort+0x20e>
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	4a1b      	ldr	r2, [pc, #108]	@ (8007fb0 <HAL_DMA_Abort+0x26c>)
 8007f44:	4293      	cmp	r3, r2
 8007f46:	d004      	beq.n	8007f52 <HAL_DMA_Abort+0x20e>
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	4a19      	ldr	r2, [pc, #100]	@ (8007fb4 <HAL_DMA_Abort+0x270>)
 8007f4e:	4293      	cmp	r3, r2
 8007f50:	d132      	bne.n	8007fb8 <HAL_DMA_Abort+0x274>
 8007f52:	2301      	movs	r3, #1
 8007f54:	e031      	b.n	8007fba <HAL_DMA_Abort+0x276>
 8007f56:	bf00      	nop
 8007f58:	40020010 	.word	0x40020010
 8007f5c:	40020028 	.word	0x40020028
 8007f60:	40020040 	.word	0x40020040
 8007f64:	40020058 	.word	0x40020058
 8007f68:	40020070 	.word	0x40020070
 8007f6c:	40020088 	.word	0x40020088
 8007f70:	400200a0 	.word	0x400200a0
 8007f74:	400200b8 	.word	0x400200b8
 8007f78:	40020410 	.word	0x40020410
 8007f7c:	40020428 	.word	0x40020428
 8007f80:	40020440 	.word	0x40020440
 8007f84:	40020458 	.word	0x40020458
 8007f88:	40020470 	.word	0x40020470
 8007f8c:	40020488 	.word	0x40020488
 8007f90:	400204a0 	.word	0x400204a0
 8007f94:	400204b8 	.word	0x400204b8
 8007f98:	58025408 	.word	0x58025408
 8007f9c:	5802541c 	.word	0x5802541c
 8007fa0:	58025430 	.word	0x58025430
 8007fa4:	58025444 	.word	0x58025444
 8007fa8:	58025458 	.word	0x58025458
 8007fac:	5802546c 	.word	0x5802546c
 8007fb0:	58025480 	.word	0x58025480
 8007fb4:	58025494 	.word	0x58025494
 8007fb8:	2300      	movs	r3, #0
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d007      	beq.n	8007fce <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007fc2:	681a      	ldr	r2, [r3, #0]
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007fc8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007fcc:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	4a6d      	ldr	r2, [pc, #436]	@ (8008188 <HAL_DMA_Abort+0x444>)
 8007fd4:	4293      	cmp	r3, r2
 8007fd6:	d04a      	beq.n	800806e <HAL_DMA_Abort+0x32a>
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	4a6b      	ldr	r2, [pc, #428]	@ (800818c <HAL_DMA_Abort+0x448>)
 8007fde:	4293      	cmp	r3, r2
 8007fe0:	d045      	beq.n	800806e <HAL_DMA_Abort+0x32a>
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	4a6a      	ldr	r2, [pc, #424]	@ (8008190 <HAL_DMA_Abort+0x44c>)
 8007fe8:	4293      	cmp	r3, r2
 8007fea:	d040      	beq.n	800806e <HAL_DMA_Abort+0x32a>
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	4a68      	ldr	r2, [pc, #416]	@ (8008194 <HAL_DMA_Abort+0x450>)
 8007ff2:	4293      	cmp	r3, r2
 8007ff4:	d03b      	beq.n	800806e <HAL_DMA_Abort+0x32a>
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	4a67      	ldr	r2, [pc, #412]	@ (8008198 <HAL_DMA_Abort+0x454>)
 8007ffc:	4293      	cmp	r3, r2
 8007ffe:	d036      	beq.n	800806e <HAL_DMA_Abort+0x32a>
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	4a65      	ldr	r2, [pc, #404]	@ (800819c <HAL_DMA_Abort+0x458>)
 8008006:	4293      	cmp	r3, r2
 8008008:	d031      	beq.n	800806e <HAL_DMA_Abort+0x32a>
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	4a64      	ldr	r2, [pc, #400]	@ (80081a0 <HAL_DMA_Abort+0x45c>)
 8008010:	4293      	cmp	r3, r2
 8008012:	d02c      	beq.n	800806e <HAL_DMA_Abort+0x32a>
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	4a62      	ldr	r2, [pc, #392]	@ (80081a4 <HAL_DMA_Abort+0x460>)
 800801a:	4293      	cmp	r3, r2
 800801c:	d027      	beq.n	800806e <HAL_DMA_Abort+0x32a>
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	4a61      	ldr	r2, [pc, #388]	@ (80081a8 <HAL_DMA_Abort+0x464>)
 8008024:	4293      	cmp	r3, r2
 8008026:	d022      	beq.n	800806e <HAL_DMA_Abort+0x32a>
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	4a5f      	ldr	r2, [pc, #380]	@ (80081ac <HAL_DMA_Abort+0x468>)
 800802e:	4293      	cmp	r3, r2
 8008030:	d01d      	beq.n	800806e <HAL_DMA_Abort+0x32a>
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	4a5e      	ldr	r2, [pc, #376]	@ (80081b0 <HAL_DMA_Abort+0x46c>)
 8008038:	4293      	cmp	r3, r2
 800803a:	d018      	beq.n	800806e <HAL_DMA_Abort+0x32a>
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	4a5c      	ldr	r2, [pc, #368]	@ (80081b4 <HAL_DMA_Abort+0x470>)
 8008042:	4293      	cmp	r3, r2
 8008044:	d013      	beq.n	800806e <HAL_DMA_Abort+0x32a>
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	4a5b      	ldr	r2, [pc, #364]	@ (80081b8 <HAL_DMA_Abort+0x474>)
 800804c:	4293      	cmp	r3, r2
 800804e:	d00e      	beq.n	800806e <HAL_DMA_Abort+0x32a>
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	4a59      	ldr	r2, [pc, #356]	@ (80081bc <HAL_DMA_Abort+0x478>)
 8008056:	4293      	cmp	r3, r2
 8008058:	d009      	beq.n	800806e <HAL_DMA_Abort+0x32a>
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	4a58      	ldr	r2, [pc, #352]	@ (80081c0 <HAL_DMA_Abort+0x47c>)
 8008060:	4293      	cmp	r3, r2
 8008062:	d004      	beq.n	800806e <HAL_DMA_Abort+0x32a>
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	4a56      	ldr	r2, [pc, #344]	@ (80081c4 <HAL_DMA_Abort+0x480>)
 800806a:	4293      	cmp	r3, r2
 800806c:	d108      	bne.n	8008080 <HAL_DMA_Abort+0x33c>
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	681a      	ldr	r2, [r3, #0]
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	f022 0201 	bic.w	r2, r2, #1
 800807c:	601a      	str	r2, [r3, #0]
 800807e:	e007      	b.n	8008090 <HAL_DMA_Abort+0x34c>
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	681a      	ldr	r2, [r3, #0]
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	f022 0201 	bic.w	r2, r2, #1
 800808e:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8008090:	e013      	b.n	80080ba <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008092:	f7fd fa1f 	bl	80054d4 <HAL_GetTick>
 8008096:	4602      	mov	r2, r0
 8008098:	693b      	ldr	r3, [r7, #16]
 800809a:	1ad3      	subs	r3, r2, r3
 800809c:	2b05      	cmp	r3, #5
 800809e:	d90c      	bls.n	80080ba <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	2220      	movs	r2, #32
 80080a4:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	2203      	movs	r2, #3
 80080aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	2200      	movs	r2, #0
 80080b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80080b6:	2301      	movs	r3, #1
 80080b8:	e12d      	b.n	8008316 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80080ba:	697b      	ldr	r3, [r7, #20]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	f003 0301 	and.w	r3, r3, #1
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d1e5      	bne.n	8008092 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	4a2f      	ldr	r2, [pc, #188]	@ (8008188 <HAL_DMA_Abort+0x444>)
 80080cc:	4293      	cmp	r3, r2
 80080ce:	d04a      	beq.n	8008166 <HAL_DMA_Abort+0x422>
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	4a2d      	ldr	r2, [pc, #180]	@ (800818c <HAL_DMA_Abort+0x448>)
 80080d6:	4293      	cmp	r3, r2
 80080d8:	d045      	beq.n	8008166 <HAL_DMA_Abort+0x422>
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	4a2c      	ldr	r2, [pc, #176]	@ (8008190 <HAL_DMA_Abort+0x44c>)
 80080e0:	4293      	cmp	r3, r2
 80080e2:	d040      	beq.n	8008166 <HAL_DMA_Abort+0x422>
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	4a2a      	ldr	r2, [pc, #168]	@ (8008194 <HAL_DMA_Abort+0x450>)
 80080ea:	4293      	cmp	r3, r2
 80080ec:	d03b      	beq.n	8008166 <HAL_DMA_Abort+0x422>
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	4a29      	ldr	r2, [pc, #164]	@ (8008198 <HAL_DMA_Abort+0x454>)
 80080f4:	4293      	cmp	r3, r2
 80080f6:	d036      	beq.n	8008166 <HAL_DMA_Abort+0x422>
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	4a27      	ldr	r2, [pc, #156]	@ (800819c <HAL_DMA_Abort+0x458>)
 80080fe:	4293      	cmp	r3, r2
 8008100:	d031      	beq.n	8008166 <HAL_DMA_Abort+0x422>
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	4a26      	ldr	r2, [pc, #152]	@ (80081a0 <HAL_DMA_Abort+0x45c>)
 8008108:	4293      	cmp	r3, r2
 800810a:	d02c      	beq.n	8008166 <HAL_DMA_Abort+0x422>
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	4a24      	ldr	r2, [pc, #144]	@ (80081a4 <HAL_DMA_Abort+0x460>)
 8008112:	4293      	cmp	r3, r2
 8008114:	d027      	beq.n	8008166 <HAL_DMA_Abort+0x422>
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	4a23      	ldr	r2, [pc, #140]	@ (80081a8 <HAL_DMA_Abort+0x464>)
 800811c:	4293      	cmp	r3, r2
 800811e:	d022      	beq.n	8008166 <HAL_DMA_Abort+0x422>
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	4a21      	ldr	r2, [pc, #132]	@ (80081ac <HAL_DMA_Abort+0x468>)
 8008126:	4293      	cmp	r3, r2
 8008128:	d01d      	beq.n	8008166 <HAL_DMA_Abort+0x422>
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	4a20      	ldr	r2, [pc, #128]	@ (80081b0 <HAL_DMA_Abort+0x46c>)
 8008130:	4293      	cmp	r3, r2
 8008132:	d018      	beq.n	8008166 <HAL_DMA_Abort+0x422>
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	4a1e      	ldr	r2, [pc, #120]	@ (80081b4 <HAL_DMA_Abort+0x470>)
 800813a:	4293      	cmp	r3, r2
 800813c:	d013      	beq.n	8008166 <HAL_DMA_Abort+0x422>
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	4a1d      	ldr	r2, [pc, #116]	@ (80081b8 <HAL_DMA_Abort+0x474>)
 8008144:	4293      	cmp	r3, r2
 8008146:	d00e      	beq.n	8008166 <HAL_DMA_Abort+0x422>
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	4a1b      	ldr	r2, [pc, #108]	@ (80081bc <HAL_DMA_Abort+0x478>)
 800814e:	4293      	cmp	r3, r2
 8008150:	d009      	beq.n	8008166 <HAL_DMA_Abort+0x422>
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	4a1a      	ldr	r2, [pc, #104]	@ (80081c0 <HAL_DMA_Abort+0x47c>)
 8008158:	4293      	cmp	r3, r2
 800815a:	d004      	beq.n	8008166 <HAL_DMA_Abort+0x422>
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	4a18      	ldr	r2, [pc, #96]	@ (80081c4 <HAL_DMA_Abort+0x480>)
 8008162:	4293      	cmp	r3, r2
 8008164:	d101      	bne.n	800816a <HAL_DMA_Abort+0x426>
 8008166:	2301      	movs	r3, #1
 8008168:	e000      	b.n	800816c <HAL_DMA_Abort+0x428>
 800816a:	2300      	movs	r3, #0
 800816c:	2b00      	cmp	r3, #0
 800816e:	d02b      	beq.n	80081c8 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008174:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800817a:	f003 031f 	and.w	r3, r3, #31
 800817e:	223f      	movs	r2, #63	@ 0x3f
 8008180:	409a      	lsls	r2, r3
 8008182:	68bb      	ldr	r3, [r7, #8]
 8008184:	609a      	str	r2, [r3, #8]
 8008186:	e02a      	b.n	80081de <HAL_DMA_Abort+0x49a>
 8008188:	40020010 	.word	0x40020010
 800818c:	40020028 	.word	0x40020028
 8008190:	40020040 	.word	0x40020040
 8008194:	40020058 	.word	0x40020058
 8008198:	40020070 	.word	0x40020070
 800819c:	40020088 	.word	0x40020088
 80081a0:	400200a0 	.word	0x400200a0
 80081a4:	400200b8 	.word	0x400200b8
 80081a8:	40020410 	.word	0x40020410
 80081ac:	40020428 	.word	0x40020428
 80081b0:	40020440 	.word	0x40020440
 80081b4:	40020458 	.word	0x40020458
 80081b8:	40020470 	.word	0x40020470
 80081bc:	40020488 	.word	0x40020488
 80081c0:	400204a0 	.word	0x400204a0
 80081c4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081cc:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80081d2:	f003 031f 	and.w	r3, r3, #31
 80081d6:	2201      	movs	r2, #1
 80081d8:	409a      	lsls	r2, r3
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	4a4f      	ldr	r2, [pc, #316]	@ (8008320 <HAL_DMA_Abort+0x5dc>)
 80081e4:	4293      	cmp	r3, r2
 80081e6:	d072      	beq.n	80082ce <HAL_DMA_Abort+0x58a>
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	4a4d      	ldr	r2, [pc, #308]	@ (8008324 <HAL_DMA_Abort+0x5e0>)
 80081ee:	4293      	cmp	r3, r2
 80081f0:	d06d      	beq.n	80082ce <HAL_DMA_Abort+0x58a>
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	4a4c      	ldr	r2, [pc, #304]	@ (8008328 <HAL_DMA_Abort+0x5e4>)
 80081f8:	4293      	cmp	r3, r2
 80081fa:	d068      	beq.n	80082ce <HAL_DMA_Abort+0x58a>
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	4a4a      	ldr	r2, [pc, #296]	@ (800832c <HAL_DMA_Abort+0x5e8>)
 8008202:	4293      	cmp	r3, r2
 8008204:	d063      	beq.n	80082ce <HAL_DMA_Abort+0x58a>
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	4a49      	ldr	r2, [pc, #292]	@ (8008330 <HAL_DMA_Abort+0x5ec>)
 800820c:	4293      	cmp	r3, r2
 800820e:	d05e      	beq.n	80082ce <HAL_DMA_Abort+0x58a>
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	4a47      	ldr	r2, [pc, #284]	@ (8008334 <HAL_DMA_Abort+0x5f0>)
 8008216:	4293      	cmp	r3, r2
 8008218:	d059      	beq.n	80082ce <HAL_DMA_Abort+0x58a>
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	4a46      	ldr	r2, [pc, #280]	@ (8008338 <HAL_DMA_Abort+0x5f4>)
 8008220:	4293      	cmp	r3, r2
 8008222:	d054      	beq.n	80082ce <HAL_DMA_Abort+0x58a>
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	4a44      	ldr	r2, [pc, #272]	@ (800833c <HAL_DMA_Abort+0x5f8>)
 800822a:	4293      	cmp	r3, r2
 800822c:	d04f      	beq.n	80082ce <HAL_DMA_Abort+0x58a>
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	4a43      	ldr	r2, [pc, #268]	@ (8008340 <HAL_DMA_Abort+0x5fc>)
 8008234:	4293      	cmp	r3, r2
 8008236:	d04a      	beq.n	80082ce <HAL_DMA_Abort+0x58a>
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	4a41      	ldr	r2, [pc, #260]	@ (8008344 <HAL_DMA_Abort+0x600>)
 800823e:	4293      	cmp	r3, r2
 8008240:	d045      	beq.n	80082ce <HAL_DMA_Abort+0x58a>
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	4a40      	ldr	r2, [pc, #256]	@ (8008348 <HAL_DMA_Abort+0x604>)
 8008248:	4293      	cmp	r3, r2
 800824a:	d040      	beq.n	80082ce <HAL_DMA_Abort+0x58a>
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	4a3e      	ldr	r2, [pc, #248]	@ (800834c <HAL_DMA_Abort+0x608>)
 8008252:	4293      	cmp	r3, r2
 8008254:	d03b      	beq.n	80082ce <HAL_DMA_Abort+0x58a>
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	4a3d      	ldr	r2, [pc, #244]	@ (8008350 <HAL_DMA_Abort+0x60c>)
 800825c:	4293      	cmp	r3, r2
 800825e:	d036      	beq.n	80082ce <HAL_DMA_Abort+0x58a>
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	4a3b      	ldr	r2, [pc, #236]	@ (8008354 <HAL_DMA_Abort+0x610>)
 8008266:	4293      	cmp	r3, r2
 8008268:	d031      	beq.n	80082ce <HAL_DMA_Abort+0x58a>
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	4a3a      	ldr	r2, [pc, #232]	@ (8008358 <HAL_DMA_Abort+0x614>)
 8008270:	4293      	cmp	r3, r2
 8008272:	d02c      	beq.n	80082ce <HAL_DMA_Abort+0x58a>
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	4a38      	ldr	r2, [pc, #224]	@ (800835c <HAL_DMA_Abort+0x618>)
 800827a:	4293      	cmp	r3, r2
 800827c:	d027      	beq.n	80082ce <HAL_DMA_Abort+0x58a>
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	4a37      	ldr	r2, [pc, #220]	@ (8008360 <HAL_DMA_Abort+0x61c>)
 8008284:	4293      	cmp	r3, r2
 8008286:	d022      	beq.n	80082ce <HAL_DMA_Abort+0x58a>
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	4a35      	ldr	r2, [pc, #212]	@ (8008364 <HAL_DMA_Abort+0x620>)
 800828e:	4293      	cmp	r3, r2
 8008290:	d01d      	beq.n	80082ce <HAL_DMA_Abort+0x58a>
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	4a34      	ldr	r2, [pc, #208]	@ (8008368 <HAL_DMA_Abort+0x624>)
 8008298:	4293      	cmp	r3, r2
 800829a:	d018      	beq.n	80082ce <HAL_DMA_Abort+0x58a>
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	4a32      	ldr	r2, [pc, #200]	@ (800836c <HAL_DMA_Abort+0x628>)
 80082a2:	4293      	cmp	r3, r2
 80082a4:	d013      	beq.n	80082ce <HAL_DMA_Abort+0x58a>
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	4a31      	ldr	r2, [pc, #196]	@ (8008370 <HAL_DMA_Abort+0x62c>)
 80082ac:	4293      	cmp	r3, r2
 80082ae:	d00e      	beq.n	80082ce <HAL_DMA_Abort+0x58a>
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	4a2f      	ldr	r2, [pc, #188]	@ (8008374 <HAL_DMA_Abort+0x630>)
 80082b6:	4293      	cmp	r3, r2
 80082b8:	d009      	beq.n	80082ce <HAL_DMA_Abort+0x58a>
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	4a2e      	ldr	r2, [pc, #184]	@ (8008378 <HAL_DMA_Abort+0x634>)
 80082c0:	4293      	cmp	r3, r2
 80082c2:	d004      	beq.n	80082ce <HAL_DMA_Abort+0x58a>
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	4a2c      	ldr	r2, [pc, #176]	@ (800837c <HAL_DMA_Abort+0x638>)
 80082ca:	4293      	cmp	r3, r2
 80082cc:	d101      	bne.n	80082d2 <HAL_DMA_Abort+0x58e>
 80082ce:	2301      	movs	r3, #1
 80082d0:	e000      	b.n	80082d4 <HAL_DMA_Abort+0x590>
 80082d2:	2300      	movs	r3, #0
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d015      	beq.n	8008304 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80082dc:	687a      	ldr	r2, [r7, #4]
 80082de:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80082e0:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d00c      	beq.n	8008304 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80082ee:	681a      	ldr	r2, [r3, #0]
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80082f4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80082f8:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082fe:	687a      	ldr	r2, [r7, #4]
 8008300:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008302:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	2201      	movs	r2, #1
 8008308:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2200      	movs	r2, #0
 8008310:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8008314:	2300      	movs	r3, #0
}
 8008316:	4618      	mov	r0, r3
 8008318:	3718      	adds	r7, #24
 800831a:	46bd      	mov	sp, r7
 800831c:	bd80      	pop	{r7, pc}
 800831e:	bf00      	nop
 8008320:	40020010 	.word	0x40020010
 8008324:	40020028 	.word	0x40020028
 8008328:	40020040 	.word	0x40020040
 800832c:	40020058 	.word	0x40020058
 8008330:	40020070 	.word	0x40020070
 8008334:	40020088 	.word	0x40020088
 8008338:	400200a0 	.word	0x400200a0
 800833c:	400200b8 	.word	0x400200b8
 8008340:	40020410 	.word	0x40020410
 8008344:	40020428 	.word	0x40020428
 8008348:	40020440 	.word	0x40020440
 800834c:	40020458 	.word	0x40020458
 8008350:	40020470 	.word	0x40020470
 8008354:	40020488 	.word	0x40020488
 8008358:	400204a0 	.word	0x400204a0
 800835c:	400204b8 	.word	0x400204b8
 8008360:	58025408 	.word	0x58025408
 8008364:	5802541c 	.word	0x5802541c
 8008368:	58025430 	.word	0x58025430
 800836c:	58025444 	.word	0x58025444
 8008370:	58025458 	.word	0x58025458
 8008374:	5802546c 	.word	0x5802546c
 8008378:	58025480 	.word	0x58025480
 800837c:	58025494 	.word	0x58025494

08008380 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008380:	b580      	push	{r7, lr}
 8008382:	b084      	sub	sp, #16
 8008384:	af00      	add	r7, sp, #0
 8008386:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d101      	bne.n	8008392 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800838e:	2301      	movs	r3, #1
 8008390:	e237      	b.n	8008802 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008398:	b2db      	uxtb	r3, r3
 800839a:	2b02      	cmp	r3, #2
 800839c:	d004      	beq.n	80083a8 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	2280      	movs	r2, #128	@ 0x80
 80083a2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80083a4:	2301      	movs	r3, #1
 80083a6:	e22c      	b.n	8008802 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	4a5c      	ldr	r2, [pc, #368]	@ (8008520 <HAL_DMA_Abort_IT+0x1a0>)
 80083ae:	4293      	cmp	r3, r2
 80083b0:	d04a      	beq.n	8008448 <HAL_DMA_Abort_IT+0xc8>
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	4a5b      	ldr	r2, [pc, #364]	@ (8008524 <HAL_DMA_Abort_IT+0x1a4>)
 80083b8:	4293      	cmp	r3, r2
 80083ba:	d045      	beq.n	8008448 <HAL_DMA_Abort_IT+0xc8>
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	4a59      	ldr	r2, [pc, #356]	@ (8008528 <HAL_DMA_Abort_IT+0x1a8>)
 80083c2:	4293      	cmp	r3, r2
 80083c4:	d040      	beq.n	8008448 <HAL_DMA_Abort_IT+0xc8>
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	4a58      	ldr	r2, [pc, #352]	@ (800852c <HAL_DMA_Abort_IT+0x1ac>)
 80083cc:	4293      	cmp	r3, r2
 80083ce:	d03b      	beq.n	8008448 <HAL_DMA_Abort_IT+0xc8>
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	4a56      	ldr	r2, [pc, #344]	@ (8008530 <HAL_DMA_Abort_IT+0x1b0>)
 80083d6:	4293      	cmp	r3, r2
 80083d8:	d036      	beq.n	8008448 <HAL_DMA_Abort_IT+0xc8>
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	4a55      	ldr	r2, [pc, #340]	@ (8008534 <HAL_DMA_Abort_IT+0x1b4>)
 80083e0:	4293      	cmp	r3, r2
 80083e2:	d031      	beq.n	8008448 <HAL_DMA_Abort_IT+0xc8>
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	4a53      	ldr	r2, [pc, #332]	@ (8008538 <HAL_DMA_Abort_IT+0x1b8>)
 80083ea:	4293      	cmp	r3, r2
 80083ec:	d02c      	beq.n	8008448 <HAL_DMA_Abort_IT+0xc8>
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	4a52      	ldr	r2, [pc, #328]	@ (800853c <HAL_DMA_Abort_IT+0x1bc>)
 80083f4:	4293      	cmp	r3, r2
 80083f6:	d027      	beq.n	8008448 <HAL_DMA_Abort_IT+0xc8>
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	4a50      	ldr	r2, [pc, #320]	@ (8008540 <HAL_DMA_Abort_IT+0x1c0>)
 80083fe:	4293      	cmp	r3, r2
 8008400:	d022      	beq.n	8008448 <HAL_DMA_Abort_IT+0xc8>
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	4a4f      	ldr	r2, [pc, #316]	@ (8008544 <HAL_DMA_Abort_IT+0x1c4>)
 8008408:	4293      	cmp	r3, r2
 800840a:	d01d      	beq.n	8008448 <HAL_DMA_Abort_IT+0xc8>
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	4a4d      	ldr	r2, [pc, #308]	@ (8008548 <HAL_DMA_Abort_IT+0x1c8>)
 8008412:	4293      	cmp	r3, r2
 8008414:	d018      	beq.n	8008448 <HAL_DMA_Abort_IT+0xc8>
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	4a4c      	ldr	r2, [pc, #304]	@ (800854c <HAL_DMA_Abort_IT+0x1cc>)
 800841c:	4293      	cmp	r3, r2
 800841e:	d013      	beq.n	8008448 <HAL_DMA_Abort_IT+0xc8>
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	4a4a      	ldr	r2, [pc, #296]	@ (8008550 <HAL_DMA_Abort_IT+0x1d0>)
 8008426:	4293      	cmp	r3, r2
 8008428:	d00e      	beq.n	8008448 <HAL_DMA_Abort_IT+0xc8>
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	4a49      	ldr	r2, [pc, #292]	@ (8008554 <HAL_DMA_Abort_IT+0x1d4>)
 8008430:	4293      	cmp	r3, r2
 8008432:	d009      	beq.n	8008448 <HAL_DMA_Abort_IT+0xc8>
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	4a47      	ldr	r2, [pc, #284]	@ (8008558 <HAL_DMA_Abort_IT+0x1d8>)
 800843a:	4293      	cmp	r3, r2
 800843c:	d004      	beq.n	8008448 <HAL_DMA_Abort_IT+0xc8>
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	4a46      	ldr	r2, [pc, #280]	@ (800855c <HAL_DMA_Abort_IT+0x1dc>)
 8008444:	4293      	cmp	r3, r2
 8008446:	d101      	bne.n	800844c <HAL_DMA_Abort_IT+0xcc>
 8008448:	2301      	movs	r3, #1
 800844a:	e000      	b.n	800844e <HAL_DMA_Abort_IT+0xce>
 800844c:	2300      	movs	r3, #0
 800844e:	2b00      	cmp	r3, #0
 8008450:	f000 8086 	beq.w	8008560 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2204      	movs	r2, #4
 8008458:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	4a2f      	ldr	r2, [pc, #188]	@ (8008520 <HAL_DMA_Abort_IT+0x1a0>)
 8008462:	4293      	cmp	r3, r2
 8008464:	d04a      	beq.n	80084fc <HAL_DMA_Abort_IT+0x17c>
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	4a2e      	ldr	r2, [pc, #184]	@ (8008524 <HAL_DMA_Abort_IT+0x1a4>)
 800846c:	4293      	cmp	r3, r2
 800846e:	d045      	beq.n	80084fc <HAL_DMA_Abort_IT+0x17c>
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	4a2c      	ldr	r2, [pc, #176]	@ (8008528 <HAL_DMA_Abort_IT+0x1a8>)
 8008476:	4293      	cmp	r3, r2
 8008478:	d040      	beq.n	80084fc <HAL_DMA_Abort_IT+0x17c>
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	4a2b      	ldr	r2, [pc, #172]	@ (800852c <HAL_DMA_Abort_IT+0x1ac>)
 8008480:	4293      	cmp	r3, r2
 8008482:	d03b      	beq.n	80084fc <HAL_DMA_Abort_IT+0x17c>
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	4a29      	ldr	r2, [pc, #164]	@ (8008530 <HAL_DMA_Abort_IT+0x1b0>)
 800848a:	4293      	cmp	r3, r2
 800848c:	d036      	beq.n	80084fc <HAL_DMA_Abort_IT+0x17c>
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	4a28      	ldr	r2, [pc, #160]	@ (8008534 <HAL_DMA_Abort_IT+0x1b4>)
 8008494:	4293      	cmp	r3, r2
 8008496:	d031      	beq.n	80084fc <HAL_DMA_Abort_IT+0x17c>
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	4a26      	ldr	r2, [pc, #152]	@ (8008538 <HAL_DMA_Abort_IT+0x1b8>)
 800849e:	4293      	cmp	r3, r2
 80084a0:	d02c      	beq.n	80084fc <HAL_DMA_Abort_IT+0x17c>
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	4a25      	ldr	r2, [pc, #148]	@ (800853c <HAL_DMA_Abort_IT+0x1bc>)
 80084a8:	4293      	cmp	r3, r2
 80084aa:	d027      	beq.n	80084fc <HAL_DMA_Abort_IT+0x17c>
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	4a23      	ldr	r2, [pc, #140]	@ (8008540 <HAL_DMA_Abort_IT+0x1c0>)
 80084b2:	4293      	cmp	r3, r2
 80084b4:	d022      	beq.n	80084fc <HAL_DMA_Abort_IT+0x17c>
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	4a22      	ldr	r2, [pc, #136]	@ (8008544 <HAL_DMA_Abort_IT+0x1c4>)
 80084bc:	4293      	cmp	r3, r2
 80084be:	d01d      	beq.n	80084fc <HAL_DMA_Abort_IT+0x17c>
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	4a20      	ldr	r2, [pc, #128]	@ (8008548 <HAL_DMA_Abort_IT+0x1c8>)
 80084c6:	4293      	cmp	r3, r2
 80084c8:	d018      	beq.n	80084fc <HAL_DMA_Abort_IT+0x17c>
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	4a1f      	ldr	r2, [pc, #124]	@ (800854c <HAL_DMA_Abort_IT+0x1cc>)
 80084d0:	4293      	cmp	r3, r2
 80084d2:	d013      	beq.n	80084fc <HAL_DMA_Abort_IT+0x17c>
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	4a1d      	ldr	r2, [pc, #116]	@ (8008550 <HAL_DMA_Abort_IT+0x1d0>)
 80084da:	4293      	cmp	r3, r2
 80084dc:	d00e      	beq.n	80084fc <HAL_DMA_Abort_IT+0x17c>
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	4a1c      	ldr	r2, [pc, #112]	@ (8008554 <HAL_DMA_Abort_IT+0x1d4>)
 80084e4:	4293      	cmp	r3, r2
 80084e6:	d009      	beq.n	80084fc <HAL_DMA_Abort_IT+0x17c>
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	4a1a      	ldr	r2, [pc, #104]	@ (8008558 <HAL_DMA_Abort_IT+0x1d8>)
 80084ee:	4293      	cmp	r3, r2
 80084f0:	d004      	beq.n	80084fc <HAL_DMA_Abort_IT+0x17c>
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	4a19      	ldr	r2, [pc, #100]	@ (800855c <HAL_DMA_Abort_IT+0x1dc>)
 80084f8:	4293      	cmp	r3, r2
 80084fa:	d108      	bne.n	800850e <HAL_DMA_Abort_IT+0x18e>
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	681a      	ldr	r2, [r3, #0]
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	f022 0201 	bic.w	r2, r2, #1
 800850a:	601a      	str	r2, [r3, #0]
 800850c:	e178      	b.n	8008800 <HAL_DMA_Abort_IT+0x480>
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	681a      	ldr	r2, [r3, #0]
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	f022 0201 	bic.w	r2, r2, #1
 800851c:	601a      	str	r2, [r3, #0]
 800851e:	e16f      	b.n	8008800 <HAL_DMA_Abort_IT+0x480>
 8008520:	40020010 	.word	0x40020010
 8008524:	40020028 	.word	0x40020028
 8008528:	40020040 	.word	0x40020040
 800852c:	40020058 	.word	0x40020058
 8008530:	40020070 	.word	0x40020070
 8008534:	40020088 	.word	0x40020088
 8008538:	400200a0 	.word	0x400200a0
 800853c:	400200b8 	.word	0x400200b8
 8008540:	40020410 	.word	0x40020410
 8008544:	40020428 	.word	0x40020428
 8008548:	40020440 	.word	0x40020440
 800854c:	40020458 	.word	0x40020458
 8008550:	40020470 	.word	0x40020470
 8008554:	40020488 	.word	0x40020488
 8008558:	400204a0 	.word	0x400204a0
 800855c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	681a      	ldr	r2, [r3, #0]
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	f022 020e 	bic.w	r2, r2, #14
 800856e:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	4a6c      	ldr	r2, [pc, #432]	@ (8008728 <HAL_DMA_Abort_IT+0x3a8>)
 8008576:	4293      	cmp	r3, r2
 8008578:	d04a      	beq.n	8008610 <HAL_DMA_Abort_IT+0x290>
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	4a6b      	ldr	r2, [pc, #428]	@ (800872c <HAL_DMA_Abort_IT+0x3ac>)
 8008580:	4293      	cmp	r3, r2
 8008582:	d045      	beq.n	8008610 <HAL_DMA_Abort_IT+0x290>
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	4a69      	ldr	r2, [pc, #420]	@ (8008730 <HAL_DMA_Abort_IT+0x3b0>)
 800858a:	4293      	cmp	r3, r2
 800858c:	d040      	beq.n	8008610 <HAL_DMA_Abort_IT+0x290>
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	4a68      	ldr	r2, [pc, #416]	@ (8008734 <HAL_DMA_Abort_IT+0x3b4>)
 8008594:	4293      	cmp	r3, r2
 8008596:	d03b      	beq.n	8008610 <HAL_DMA_Abort_IT+0x290>
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	4a66      	ldr	r2, [pc, #408]	@ (8008738 <HAL_DMA_Abort_IT+0x3b8>)
 800859e:	4293      	cmp	r3, r2
 80085a0:	d036      	beq.n	8008610 <HAL_DMA_Abort_IT+0x290>
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	4a65      	ldr	r2, [pc, #404]	@ (800873c <HAL_DMA_Abort_IT+0x3bc>)
 80085a8:	4293      	cmp	r3, r2
 80085aa:	d031      	beq.n	8008610 <HAL_DMA_Abort_IT+0x290>
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	4a63      	ldr	r2, [pc, #396]	@ (8008740 <HAL_DMA_Abort_IT+0x3c0>)
 80085b2:	4293      	cmp	r3, r2
 80085b4:	d02c      	beq.n	8008610 <HAL_DMA_Abort_IT+0x290>
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	4a62      	ldr	r2, [pc, #392]	@ (8008744 <HAL_DMA_Abort_IT+0x3c4>)
 80085bc:	4293      	cmp	r3, r2
 80085be:	d027      	beq.n	8008610 <HAL_DMA_Abort_IT+0x290>
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	4a60      	ldr	r2, [pc, #384]	@ (8008748 <HAL_DMA_Abort_IT+0x3c8>)
 80085c6:	4293      	cmp	r3, r2
 80085c8:	d022      	beq.n	8008610 <HAL_DMA_Abort_IT+0x290>
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	4a5f      	ldr	r2, [pc, #380]	@ (800874c <HAL_DMA_Abort_IT+0x3cc>)
 80085d0:	4293      	cmp	r3, r2
 80085d2:	d01d      	beq.n	8008610 <HAL_DMA_Abort_IT+0x290>
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	4a5d      	ldr	r2, [pc, #372]	@ (8008750 <HAL_DMA_Abort_IT+0x3d0>)
 80085da:	4293      	cmp	r3, r2
 80085dc:	d018      	beq.n	8008610 <HAL_DMA_Abort_IT+0x290>
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	4a5c      	ldr	r2, [pc, #368]	@ (8008754 <HAL_DMA_Abort_IT+0x3d4>)
 80085e4:	4293      	cmp	r3, r2
 80085e6:	d013      	beq.n	8008610 <HAL_DMA_Abort_IT+0x290>
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	4a5a      	ldr	r2, [pc, #360]	@ (8008758 <HAL_DMA_Abort_IT+0x3d8>)
 80085ee:	4293      	cmp	r3, r2
 80085f0:	d00e      	beq.n	8008610 <HAL_DMA_Abort_IT+0x290>
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	4a59      	ldr	r2, [pc, #356]	@ (800875c <HAL_DMA_Abort_IT+0x3dc>)
 80085f8:	4293      	cmp	r3, r2
 80085fa:	d009      	beq.n	8008610 <HAL_DMA_Abort_IT+0x290>
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	4a57      	ldr	r2, [pc, #348]	@ (8008760 <HAL_DMA_Abort_IT+0x3e0>)
 8008602:	4293      	cmp	r3, r2
 8008604:	d004      	beq.n	8008610 <HAL_DMA_Abort_IT+0x290>
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	4a56      	ldr	r2, [pc, #344]	@ (8008764 <HAL_DMA_Abort_IT+0x3e4>)
 800860c:	4293      	cmp	r3, r2
 800860e:	d108      	bne.n	8008622 <HAL_DMA_Abort_IT+0x2a2>
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	681a      	ldr	r2, [r3, #0]
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	f022 0201 	bic.w	r2, r2, #1
 800861e:	601a      	str	r2, [r3, #0]
 8008620:	e007      	b.n	8008632 <HAL_DMA_Abort_IT+0x2b2>
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	681a      	ldr	r2, [r3, #0]
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	f022 0201 	bic.w	r2, r2, #1
 8008630:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	4a3c      	ldr	r2, [pc, #240]	@ (8008728 <HAL_DMA_Abort_IT+0x3a8>)
 8008638:	4293      	cmp	r3, r2
 800863a:	d072      	beq.n	8008722 <HAL_DMA_Abort_IT+0x3a2>
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	4a3a      	ldr	r2, [pc, #232]	@ (800872c <HAL_DMA_Abort_IT+0x3ac>)
 8008642:	4293      	cmp	r3, r2
 8008644:	d06d      	beq.n	8008722 <HAL_DMA_Abort_IT+0x3a2>
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	4a39      	ldr	r2, [pc, #228]	@ (8008730 <HAL_DMA_Abort_IT+0x3b0>)
 800864c:	4293      	cmp	r3, r2
 800864e:	d068      	beq.n	8008722 <HAL_DMA_Abort_IT+0x3a2>
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	4a37      	ldr	r2, [pc, #220]	@ (8008734 <HAL_DMA_Abort_IT+0x3b4>)
 8008656:	4293      	cmp	r3, r2
 8008658:	d063      	beq.n	8008722 <HAL_DMA_Abort_IT+0x3a2>
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	4a36      	ldr	r2, [pc, #216]	@ (8008738 <HAL_DMA_Abort_IT+0x3b8>)
 8008660:	4293      	cmp	r3, r2
 8008662:	d05e      	beq.n	8008722 <HAL_DMA_Abort_IT+0x3a2>
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	4a34      	ldr	r2, [pc, #208]	@ (800873c <HAL_DMA_Abort_IT+0x3bc>)
 800866a:	4293      	cmp	r3, r2
 800866c:	d059      	beq.n	8008722 <HAL_DMA_Abort_IT+0x3a2>
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	4a33      	ldr	r2, [pc, #204]	@ (8008740 <HAL_DMA_Abort_IT+0x3c0>)
 8008674:	4293      	cmp	r3, r2
 8008676:	d054      	beq.n	8008722 <HAL_DMA_Abort_IT+0x3a2>
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	4a31      	ldr	r2, [pc, #196]	@ (8008744 <HAL_DMA_Abort_IT+0x3c4>)
 800867e:	4293      	cmp	r3, r2
 8008680:	d04f      	beq.n	8008722 <HAL_DMA_Abort_IT+0x3a2>
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	4a30      	ldr	r2, [pc, #192]	@ (8008748 <HAL_DMA_Abort_IT+0x3c8>)
 8008688:	4293      	cmp	r3, r2
 800868a:	d04a      	beq.n	8008722 <HAL_DMA_Abort_IT+0x3a2>
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	4a2e      	ldr	r2, [pc, #184]	@ (800874c <HAL_DMA_Abort_IT+0x3cc>)
 8008692:	4293      	cmp	r3, r2
 8008694:	d045      	beq.n	8008722 <HAL_DMA_Abort_IT+0x3a2>
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	4a2d      	ldr	r2, [pc, #180]	@ (8008750 <HAL_DMA_Abort_IT+0x3d0>)
 800869c:	4293      	cmp	r3, r2
 800869e:	d040      	beq.n	8008722 <HAL_DMA_Abort_IT+0x3a2>
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	4a2b      	ldr	r2, [pc, #172]	@ (8008754 <HAL_DMA_Abort_IT+0x3d4>)
 80086a6:	4293      	cmp	r3, r2
 80086a8:	d03b      	beq.n	8008722 <HAL_DMA_Abort_IT+0x3a2>
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	4a2a      	ldr	r2, [pc, #168]	@ (8008758 <HAL_DMA_Abort_IT+0x3d8>)
 80086b0:	4293      	cmp	r3, r2
 80086b2:	d036      	beq.n	8008722 <HAL_DMA_Abort_IT+0x3a2>
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	4a28      	ldr	r2, [pc, #160]	@ (800875c <HAL_DMA_Abort_IT+0x3dc>)
 80086ba:	4293      	cmp	r3, r2
 80086bc:	d031      	beq.n	8008722 <HAL_DMA_Abort_IT+0x3a2>
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	4a27      	ldr	r2, [pc, #156]	@ (8008760 <HAL_DMA_Abort_IT+0x3e0>)
 80086c4:	4293      	cmp	r3, r2
 80086c6:	d02c      	beq.n	8008722 <HAL_DMA_Abort_IT+0x3a2>
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	4a25      	ldr	r2, [pc, #148]	@ (8008764 <HAL_DMA_Abort_IT+0x3e4>)
 80086ce:	4293      	cmp	r3, r2
 80086d0:	d027      	beq.n	8008722 <HAL_DMA_Abort_IT+0x3a2>
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	4a24      	ldr	r2, [pc, #144]	@ (8008768 <HAL_DMA_Abort_IT+0x3e8>)
 80086d8:	4293      	cmp	r3, r2
 80086da:	d022      	beq.n	8008722 <HAL_DMA_Abort_IT+0x3a2>
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	4a22      	ldr	r2, [pc, #136]	@ (800876c <HAL_DMA_Abort_IT+0x3ec>)
 80086e2:	4293      	cmp	r3, r2
 80086e4:	d01d      	beq.n	8008722 <HAL_DMA_Abort_IT+0x3a2>
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	4a21      	ldr	r2, [pc, #132]	@ (8008770 <HAL_DMA_Abort_IT+0x3f0>)
 80086ec:	4293      	cmp	r3, r2
 80086ee:	d018      	beq.n	8008722 <HAL_DMA_Abort_IT+0x3a2>
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	4a1f      	ldr	r2, [pc, #124]	@ (8008774 <HAL_DMA_Abort_IT+0x3f4>)
 80086f6:	4293      	cmp	r3, r2
 80086f8:	d013      	beq.n	8008722 <HAL_DMA_Abort_IT+0x3a2>
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	4a1e      	ldr	r2, [pc, #120]	@ (8008778 <HAL_DMA_Abort_IT+0x3f8>)
 8008700:	4293      	cmp	r3, r2
 8008702:	d00e      	beq.n	8008722 <HAL_DMA_Abort_IT+0x3a2>
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	4a1c      	ldr	r2, [pc, #112]	@ (800877c <HAL_DMA_Abort_IT+0x3fc>)
 800870a:	4293      	cmp	r3, r2
 800870c:	d009      	beq.n	8008722 <HAL_DMA_Abort_IT+0x3a2>
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	4a1b      	ldr	r2, [pc, #108]	@ (8008780 <HAL_DMA_Abort_IT+0x400>)
 8008714:	4293      	cmp	r3, r2
 8008716:	d004      	beq.n	8008722 <HAL_DMA_Abort_IT+0x3a2>
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	4a19      	ldr	r2, [pc, #100]	@ (8008784 <HAL_DMA_Abort_IT+0x404>)
 800871e:	4293      	cmp	r3, r2
 8008720:	d132      	bne.n	8008788 <HAL_DMA_Abort_IT+0x408>
 8008722:	2301      	movs	r3, #1
 8008724:	e031      	b.n	800878a <HAL_DMA_Abort_IT+0x40a>
 8008726:	bf00      	nop
 8008728:	40020010 	.word	0x40020010
 800872c:	40020028 	.word	0x40020028
 8008730:	40020040 	.word	0x40020040
 8008734:	40020058 	.word	0x40020058
 8008738:	40020070 	.word	0x40020070
 800873c:	40020088 	.word	0x40020088
 8008740:	400200a0 	.word	0x400200a0
 8008744:	400200b8 	.word	0x400200b8
 8008748:	40020410 	.word	0x40020410
 800874c:	40020428 	.word	0x40020428
 8008750:	40020440 	.word	0x40020440
 8008754:	40020458 	.word	0x40020458
 8008758:	40020470 	.word	0x40020470
 800875c:	40020488 	.word	0x40020488
 8008760:	400204a0 	.word	0x400204a0
 8008764:	400204b8 	.word	0x400204b8
 8008768:	58025408 	.word	0x58025408
 800876c:	5802541c 	.word	0x5802541c
 8008770:	58025430 	.word	0x58025430
 8008774:	58025444 	.word	0x58025444
 8008778:	58025458 	.word	0x58025458
 800877c:	5802546c 	.word	0x5802546c
 8008780:	58025480 	.word	0x58025480
 8008784:	58025494 	.word	0x58025494
 8008788:	2300      	movs	r3, #0
 800878a:	2b00      	cmp	r3, #0
 800878c:	d028      	beq.n	80087e0 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008792:	681a      	ldr	r2, [r3, #0]
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008798:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800879c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087a2:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80087a8:	f003 031f 	and.w	r3, r3, #31
 80087ac:	2201      	movs	r2, #1
 80087ae:	409a      	lsls	r2, r3
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80087b8:	687a      	ldr	r2, [r7, #4]
 80087ba:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80087bc:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d00c      	beq.n	80087e0 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80087ca:	681a      	ldr	r2, [r3, #0]
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80087d0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80087d4:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80087da:	687a      	ldr	r2, [r7, #4]
 80087dc:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80087de:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	2201      	movs	r2, #1
 80087e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2200      	movs	r2, #0
 80087ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d003      	beq.n	8008800 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80087fc:	6878      	ldr	r0, [r7, #4]
 80087fe:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8008800:	2300      	movs	r3, #0
}
 8008802:	4618      	mov	r0, r3
 8008804:	3710      	adds	r7, #16
 8008806:	46bd      	mov	sp, r7
 8008808:	bd80      	pop	{r7, pc}
 800880a:	bf00      	nop

0800880c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800880c:	b580      	push	{r7, lr}
 800880e:	b08a      	sub	sp, #40	@ 0x28
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8008814:	2300      	movs	r3, #0
 8008816:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8008818:	4b67      	ldr	r3, [pc, #412]	@ (80089b8 <HAL_DMA_IRQHandler+0x1ac>)
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	4a67      	ldr	r2, [pc, #412]	@ (80089bc <HAL_DMA_IRQHandler+0x1b0>)
 800881e:	fba2 2303 	umull	r2, r3, r2, r3
 8008822:	0a9b      	lsrs	r3, r3, #10
 8008824:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800882a:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008830:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8008832:	6a3b      	ldr	r3, [r7, #32]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8008838:	69fb      	ldr	r3, [r7, #28]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	4a5f      	ldr	r2, [pc, #380]	@ (80089c0 <HAL_DMA_IRQHandler+0x1b4>)
 8008844:	4293      	cmp	r3, r2
 8008846:	d04a      	beq.n	80088de <HAL_DMA_IRQHandler+0xd2>
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	4a5d      	ldr	r2, [pc, #372]	@ (80089c4 <HAL_DMA_IRQHandler+0x1b8>)
 800884e:	4293      	cmp	r3, r2
 8008850:	d045      	beq.n	80088de <HAL_DMA_IRQHandler+0xd2>
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	4a5c      	ldr	r2, [pc, #368]	@ (80089c8 <HAL_DMA_IRQHandler+0x1bc>)
 8008858:	4293      	cmp	r3, r2
 800885a:	d040      	beq.n	80088de <HAL_DMA_IRQHandler+0xd2>
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	4a5a      	ldr	r2, [pc, #360]	@ (80089cc <HAL_DMA_IRQHandler+0x1c0>)
 8008862:	4293      	cmp	r3, r2
 8008864:	d03b      	beq.n	80088de <HAL_DMA_IRQHandler+0xd2>
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	4a59      	ldr	r2, [pc, #356]	@ (80089d0 <HAL_DMA_IRQHandler+0x1c4>)
 800886c:	4293      	cmp	r3, r2
 800886e:	d036      	beq.n	80088de <HAL_DMA_IRQHandler+0xd2>
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	4a57      	ldr	r2, [pc, #348]	@ (80089d4 <HAL_DMA_IRQHandler+0x1c8>)
 8008876:	4293      	cmp	r3, r2
 8008878:	d031      	beq.n	80088de <HAL_DMA_IRQHandler+0xd2>
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	4a56      	ldr	r2, [pc, #344]	@ (80089d8 <HAL_DMA_IRQHandler+0x1cc>)
 8008880:	4293      	cmp	r3, r2
 8008882:	d02c      	beq.n	80088de <HAL_DMA_IRQHandler+0xd2>
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	4a54      	ldr	r2, [pc, #336]	@ (80089dc <HAL_DMA_IRQHandler+0x1d0>)
 800888a:	4293      	cmp	r3, r2
 800888c:	d027      	beq.n	80088de <HAL_DMA_IRQHandler+0xd2>
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	4a53      	ldr	r2, [pc, #332]	@ (80089e0 <HAL_DMA_IRQHandler+0x1d4>)
 8008894:	4293      	cmp	r3, r2
 8008896:	d022      	beq.n	80088de <HAL_DMA_IRQHandler+0xd2>
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	4a51      	ldr	r2, [pc, #324]	@ (80089e4 <HAL_DMA_IRQHandler+0x1d8>)
 800889e:	4293      	cmp	r3, r2
 80088a0:	d01d      	beq.n	80088de <HAL_DMA_IRQHandler+0xd2>
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	4a50      	ldr	r2, [pc, #320]	@ (80089e8 <HAL_DMA_IRQHandler+0x1dc>)
 80088a8:	4293      	cmp	r3, r2
 80088aa:	d018      	beq.n	80088de <HAL_DMA_IRQHandler+0xd2>
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	4a4e      	ldr	r2, [pc, #312]	@ (80089ec <HAL_DMA_IRQHandler+0x1e0>)
 80088b2:	4293      	cmp	r3, r2
 80088b4:	d013      	beq.n	80088de <HAL_DMA_IRQHandler+0xd2>
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	4a4d      	ldr	r2, [pc, #308]	@ (80089f0 <HAL_DMA_IRQHandler+0x1e4>)
 80088bc:	4293      	cmp	r3, r2
 80088be:	d00e      	beq.n	80088de <HAL_DMA_IRQHandler+0xd2>
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	4a4b      	ldr	r2, [pc, #300]	@ (80089f4 <HAL_DMA_IRQHandler+0x1e8>)
 80088c6:	4293      	cmp	r3, r2
 80088c8:	d009      	beq.n	80088de <HAL_DMA_IRQHandler+0xd2>
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	4a4a      	ldr	r2, [pc, #296]	@ (80089f8 <HAL_DMA_IRQHandler+0x1ec>)
 80088d0:	4293      	cmp	r3, r2
 80088d2:	d004      	beq.n	80088de <HAL_DMA_IRQHandler+0xd2>
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	4a48      	ldr	r2, [pc, #288]	@ (80089fc <HAL_DMA_IRQHandler+0x1f0>)
 80088da:	4293      	cmp	r3, r2
 80088dc:	d101      	bne.n	80088e2 <HAL_DMA_IRQHandler+0xd6>
 80088de:	2301      	movs	r3, #1
 80088e0:	e000      	b.n	80088e4 <HAL_DMA_IRQHandler+0xd8>
 80088e2:	2300      	movs	r3, #0
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	f000 842b 	beq.w	8009140 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80088ee:	f003 031f 	and.w	r3, r3, #31
 80088f2:	2208      	movs	r2, #8
 80088f4:	409a      	lsls	r2, r3
 80088f6:	69bb      	ldr	r3, [r7, #24]
 80088f8:	4013      	ands	r3, r2
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	f000 80a2 	beq.w	8008a44 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	4a2e      	ldr	r2, [pc, #184]	@ (80089c0 <HAL_DMA_IRQHandler+0x1b4>)
 8008906:	4293      	cmp	r3, r2
 8008908:	d04a      	beq.n	80089a0 <HAL_DMA_IRQHandler+0x194>
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	4a2d      	ldr	r2, [pc, #180]	@ (80089c4 <HAL_DMA_IRQHandler+0x1b8>)
 8008910:	4293      	cmp	r3, r2
 8008912:	d045      	beq.n	80089a0 <HAL_DMA_IRQHandler+0x194>
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	4a2b      	ldr	r2, [pc, #172]	@ (80089c8 <HAL_DMA_IRQHandler+0x1bc>)
 800891a:	4293      	cmp	r3, r2
 800891c:	d040      	beq.n	80089a0 <HAL_DMA_IRQHandler+0x194>
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	4a2a      	ldr	r2, [pc, #168]	@ (80089cc <HAL_DMA_IRQHandler+0x1c0>)
 8008924:	4293      	cmp	r3, r2
 8008926:	d03b      	beq.n	80089a0 <HAL_DMA_IRQHandler+0x194>
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	4a28      	ldr	r2, [pc, #160]	@ (80089d0 <HAL_DMA_IRQHandler+0x1c4>)
 800892e:	4293      	cmp	r3, r2
 8008930:	d036      	beq.n	80089a0 <HAL_DMA_IRQHandler+0x194>
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	4a27      	ldr	r2, [pc, #156]	@ (80089d4 <HAL_DMA_IRQHandler+0x1c8>)
 8008938:	4293      	cmp	r3, r2
 800893a:	d031      	beq.n	80089a0 <HAL_DMA_IRQHandler+0x194>
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	4a25      	ldr	r2, [pc, #148]	@ (80089d8 <HAL_DMA_IRQHandler+0x1cc>)
 8008942:	4293      	cmp	r3, r2
 8008944:	d02c      	beq.n	80089a0 <HAL_DMA_IRQHandler+0x194>
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	4a24      	ldr	r2, [pc, #144]	@ (80089dc <HAL_DMA_IRQHandler+0x1d0>)
 800894c:	4293      	cmp	r3, r2
 800894e:	d027      	beq.n	80089a0 <HAL_DMA_IRQHandler+0x194>
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	4a22      	ldr	r2, [pc, #136]	@ (80089e0 <HAL_DMA_IRQHandler+0x1d4>)
 8008956:	4293      	cmp	r3, r2
 8008958:	d022      	beq.n	80089a0 <HAL_DMA_IRQHandler+0x194>
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	4a21      	ldr	r2, [pc, #132]	@ (80089e4 <HAL_DMA_IRQHandler+0x1d8>)
 8008960:	4293      	cmp	r3, r2
 8008962:	d01d      	beq.n	80089a0 <HAL_DMA_IRQHandler+0x194>
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	4a1f      	ldr	r2, [pc, #124]	@ (80089e8 <HAL_DMA_IRQHandler+0x1dc>)
 800896a:	4293      	cmp	r3, r2
 800896c:	d018      	beq.n	80089a0 <HAL_DMA_IRQHandler+0x194>
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	4a1e      	ldr	r2, [pc, #120]	@ (80089ec <HAL_DMA_IRQHandler+0x1e0>)
 8008974:	4293      	cmp	r3, r2
 8008976:	d013      	beq.n	80089a0 <HAL_DMA_IRQHandler+0x194>
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	4a1c      	ldr	r2, [pc, #112]	@ (80089f0 <HAL_DMA_IRQHandler+0x1e4>)
 800897e:	4293      	cmp	r3, r2
 8008980:	d00e      	beq.n	80089a0 <HAL_DMA_IRQHandler+0x194>
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	4a1b      	ldr	r2, [pc, #108]	@ (80089f4 <HAL_DMA_IRQHandler+0x1e8>)
 8008988:	4293      	cmp	r3, r2
 800898a:	d009      	beq.n	80089a0 <HAL_DMA_IRQHandler+0x194>
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	4a19      	ldr	r2, [pc, #100]	@ (80089f8 <HAL_DMA_IRQHandler+0x1ec>)
 8008992:	4293      	cmp	r3, r2
 8008994:	d004      	beq.n	80089a0 <HAL_DMA_IRQHandler+0x194>
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	4a18      	ldr	r2, [pc, #96]	@ (80089fc <HAL_DMA_IRQHandler+0x1f0>)
 800899c:	4293      	cmp	r3, r2
 800899e:	d12f      	bne.n	8008a00 <HAL_DMA_IRQHandler+0x1f4>
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	f003 0304 	and.w	r3, r3, #4
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	bf14      	ite	ne
 80089ae:	2301      	movne	r3, #1
 80089b0:	2300      	moveq	r3, #0
 80089b2:	b2db      	uxtb	r3, r3
 80089b4:	e02e      	b.n	8008a14 <HAL_DMA_IRQHandler+0x208>
 80089b6:	bf00      	nop
 80089b8:	24000028 	.word	0x24000028
 80089bc:	1b4e81b5 	.word	0x1b4e81b5
 80089c0:	40020010 	.word	0x40020010
 80089c4:	40020028 	.word	0x40020028
 80089c8:	40020040 	.word	0x40020040
 80089cc:	40020058 	.word	0x40020058
 80089d0:	40020070 	.word	0x40020070
 80089d4:	40020088 	.word	0x40020088
 80089d8:	400200a0 	.word	0x400200a0
 80089dc:	400200b8 	.word	0x400200b8
 80089e0:	40020410 	.word	0x40020410
 80089e4:	40020428 	.word	0x40020428
 80089e8:	40020440 	.word	0x40020440
 80089ec:	40020458 	.word	0x40020458
 80089f0:	40020470 	.word	0x40020470
 80089f4:	40020488 	.word	0x40020488
 80089f8:	400204a0 	.word	0x400204a0
 80089fc:	400204b8 	.word	0x400204b8
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	f003 0308 	and.w	r3, r3, #8
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	bf14      	ite	ne
 8008a0e:	2301      	movne	r3, #1
 8008a10:	2300      	moveq	r3, #0
 8008a12:	b2db      	uxtb	r3, r3
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d015      	beq.n	8008a44 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	681a      	ldr	r2, [r3, #0]
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	f022 0204 	bic.w	r2, r2, #4
 8008a26:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a2c:	f003 031f 	and.w	r3, r3, #31
 8008a30:	2208      	movs	r2, #8
 8008a32:	409a      	lsls	r2, r3
 8008a34:	6a3b      	ldr	r3, [r7, #32]
 8008a36:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a3c:	f043 0201 	orr.w	r2, r3, #1
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a48:	f003 031f 	and.w	r3, r3, #31
 8008a4c:	69ba      	ldr	r2, [r7, #24]
 8008a4e:	fa22 f303 	lsr.w	r3, r2, r3
 8008a52:	f003 0301 	and.w	r3, r3, #1
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d06e      	beq.n	8008b38 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	4a69      	ldr	r2, [pc, #420]	@ (8008c04 <HAL_DMA_IRQHandler+0x3f8>)
 8008a60:	4293      	cmp	r3, r2
 8008a62:	d04a      	beq.n	8008afa <HAL_DMA_IRQHandler+0x2ee>
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	4a67      	ldr	r2, [pc, #412]	@ (8008c08 <HAL_DMA_IRQHandler+0x3fc>)
 8008a6a:	4293      	cmp	r3, r2
 8008a6c:	d045      	beq.n	8008afa <HAL_DMA_IRQHandler+0x2ee>
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	4a66      	ldr	r2, [pc, #408]	@ (8008c0c <HAL_DMA_IRQHandler+0x400>)
 8008a74:	4293      	cmp	r3, r2
 8008a76:	d040      	beq.n	8008afa <HAL_DMA_IRQHandler+0x2ee>
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	4a64      	ldr	r2, [pc, #400]	@ (8008c10 <HAL_DMA_IRQHandler+0x404>)
 8008a7e:	4293      	cmp	r3, r2
 8008a80:	d03b      	beq.n	8008afa <HAL_DMA_IRQHandler+0x2ee>
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	4a63      	ldr	r2, [pc, #396]	@ (8008c14 <HAL_DMA_IRQHandler+0x408>)
 8008a88:	4293      	cmp	r3, r2
 8008a8a:	d036      	beq.n	8008afa <HAL_DMA_IRQHandler+0x2ee>
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	4a61      	ldr	r2, [pc, #388]	@ (8008c18 <HAL_DMA_IRQHandler+0x40c>)
 8008a92:	4293      	cmp	r3, r2
 8008a94:	d031      	beq.n	8008afa <HAL_DMA_IRQHandler+0x2ee>
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	4a60      	ldr	r2, [pc, #384]	@ (8008c1c <HAL_DMA_IRQHandler+0x410>)
 8008a9c:	4293      	cmp	r3, r2
 8008a9e:	d02c      	beq.n	8008afa <HAL_DMA_IRQHandler+0x2ee>
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	4a5e      	ldr	r2, [pc, #376]	@ (8008c20 <HAL_DMA_IRQHandler+0x414>)
 8008aa6:	4293      	cmp	r3, r2
 8008aa8:	d027      	beq.n	8008afa <HAL_DMA_IRQHandler+0x2ee>
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	4a5d      	ldr	r2, [pc, #372]	@ (8008c24 <HAL_DMA_IRQHandler+0x418>)
 8008ab0:	4293      	cmp	r3, r2
 8008ab2:	d022      	beq.n	8008afa <HAL_DMA_IRQHandler+0x2ee>
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	4a5b      	ldr	r2, [pc, #364]	@ (8008c28 <HAL_DMA_IRQHandler+0x41c>)
 8008aba:	4293      	cmp	r3, r2
 8008abc:	d01d      	beq.n	8008afa <HAL_DMA_IRQHandler+0x2ee>
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	4a5a      	ldr	r2, [pc, #360]	@ (8008c2c <HAL_DMA_IRQHandler+0x420>)
 8008ac4:	4293      	cmp	r3, r2
 8008ac6:	d018      	beq.n	8008afa <HAL_DMA_IRQHandler+0x2ee>
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	4a58      	ldr	r2, [pc, #352]	@ (8008c30 <HAL_DMA_IRQHandler+0x424>)
 8008ace:	4293      	cmp	r3, r2
 8008ad0:	d013      	beq.n	8008afa <HAL_DMA_IRQHandler+0x2ee>
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	4a57      	ldr	r2, [pc, #348]	@ (8008c34 <HAL_DMA_IRQHandler+0x428>)
 8008ad8:	4293      	cmp	r3, r2
 8008ada:	d00e      	beq.n	8008afa <HAL_DMA_IRQHandler+0x2ee>
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	4a55      	ldr	r2, [pc, #340]	@ (8008c38 <HAL_DMA_IRQHandler+0x42c>)
 8008ae2:	4293      	cmp	r3, r2
 8008ae4:	d009      	beq.n	8008afa <HAL_DMA_IRQHandler+0x2ee>
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	4a54      	ldr	r2, [pc, #336]	@ (8008c3c <HAL_DMA_IRQHandler+0x430>)
 8008aec:	4293      	cmp	r3, r2
 8008aee:	d004      	beq.n	8008afa <HAL_DMA_IRQHandler+0x2ee>
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	4a52      	ldr	r2, [pc, #328]	@ (8008c40 <HAL_DMA_IRQHandler+0x434>)
 8008af6:	4293      	cmp	r3, r2
 8008af8:	d10a      	bne.n	8008b10 <HAL_DMA_IRQHandler+0x304>
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	695b      	ldr	r3, [r3, #20]
 8008b00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	bf14      	ite	ne
 8008b08:	2301      	movne	r3, #1
 8008b0a:	2300      	moveq	r3, #0
 8008b0c:	b2db      	uxtb	r3, r3
 8008b0e:	e003      	b.n	8008b18 <HAL_DMA_IRQHandler+0x30c>
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	2300      	movs	r3, #0
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d00d      	beq.n	8008b38 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b20:	f003 031f 	and.w	r3, r3, #31
 8008b24:	2201      	movs	r2, #1
 8008b26:	409a      	lsls	r2, r3
 8008b28:	6a3b      	ldr	r3, [r7, #32]
 8008b2a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b30:	f043 0202 	orr.w	r2, r3, #2
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b3c:	f003 031f 	and.w	r3, r3, #31
 8008b40:	2204      	movs	r2, #4
 8008b42:	409a      	lsls	r2, r3
 8008b44:	69bb      	ldr	r3, [r7, #24]
 8008b46:	4013      	ands	r3, r2
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	f000 808f 	beq.w	8008c6c <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	4a2c      	ldr	r2, [pc, #176]	@ (8008c04 <HAL_DMA_IRQHandler+0x3f8>)
 8008b54:	4293      	cmp	r3, r2
 8008b56:	d04a      	beq.n	8008bee <HAL_DMA_IRQHandler+0x3e2>
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	4a2a      	ldr	r2, [pc, #168]	@ (8008c08 <HAL_DMA_IRQHandler+0x3fc>)
 8008b5e:	4293      	cmp	r3, r2
 8008b60:	d045      	beq.n	8008bee <HAL_DMA_IRQHandler+0x3e2>
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	4a29      	ldr	r2, [pc, #164]	@ (8008c0c <HAL_DMA_IRQHandler+0x400>)
 8008b68:	4293      	cmp	r3, r2
 8008b6a:	d040      	beq.n	8008bee <HAL_DMA_IRQHandler+0x3e2>
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	4a27      	ldr	r2, [pc, #156]	@ (8008c10 <HAL_DMA_IRQHandler+0x404>)
 8008b72:	4293      	cmp	r3, r2
 8008b74:	d03b      	beq.n	8008bee <HAL_DMA_IRQHandler+0x3e2>
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	4a26      	ldr	r2, [pc, #152]	@ (8008c14 <HAL_DMA_IRQHandler+0x408>)
 8008b7c:	4293      	cmp	r3, r2
 8008b7e:	d036      	beq.n	8008bee <HAL_DMA_IRQHandler+0x3e2>
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	4a24      	ldr	r2, [pc, #144]	@ (8008c18 <HAL_DMA_IRQHandler+0x40c>)
 8008b86:	4293      	cmp	r3, r2
 8008b88:	d031      	beq.n	8008bee <HAL_DMA_IRQHandler+0x3e2>
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	4a23      	ldr	r2, [pc, #140]	@ (8008c1c <HAL_DMA_IRQHandler+0x410>)
 8008b90:	4293      	cmp	r3, r2
 8008b92:	d02c      	beq.n	8008bee <HAL_DMA_IRQHandler+0x3e2>
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	4a21      	ldr	r2, [pc, #132]	@ (8008c20 <HAL_DMA_IRQHandler+0x414>)
 8008b9a:	4293      	cmp	r3, r2
 8008b9c:	d027      	beq.n	8008bee <HAL_DMA_IRQHandler+0x3e2>
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	4a20      	ldr	r2, [pc, #128]	@ (8008c24 <HAL_DMA_IRQHandler+0x418>)
 8008ba4:	4293      	cmp	r3, r2
 8008ba6:	d022      	beq.n	8008bee <HAL_DMA_IRQHandler+0x3e2>
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	4a1e      	ldr	r2, [pc, #120]	@ (8008c28 <HAL_DMA_IRQHandler+0x41c>)
 8008bae:	4293      	cmp	r3, r2
 8008bb0:	d01d      	beq.n	8008bee <HAL_DMA_IRQHandler+0x3e2>
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	4a1d      	ldr	r2, [pc, #116]	@ (8008c2c <HAL_DMA_IRQHandler+0x420>)
 8008bb8:	4293      	cmp	r3, r2
 8008bba:	d018      	beq.n	8008bee <HAL_DMA_IRQHandler+0x3e2>
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	4a1b      	ldr	r2, [pc, #108]	@ (8008c30 <HAL_DMA_IRQHandler+0x424>)
 8008bc2:	4293      	cmp	r3, r2
 8008bc4:	d013      	beq.n	8008bee <HAL_DMA_IRQHandler+0x3e2>
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	4a1a      	ldr	r2, [pc, #104]	@ (8008c34 <HAL_DMA_IRQHandler+0x428>)
 8008bcc:	4293      	cmp	r3, r2
 8008bce:	d00e      	beq.n	8008bee <HAL_DMA_IRQHandler+0x3e2>
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	4a18      	ldr	r2, [pc, #96]	@ (8008c38 <HAL_DMA_IRQHandler+0x42c>)
 8008bd6:	4293      	cmp	r3, r2
 8008bd8:	d009      	beq.n	8008bee <HAL_DMA_IRQHandler+0x3e2>
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	4a17      	ldr	r2, [pc, #92]	@ (8008c3c <HAL_DMA_IRQHandler+0x430>)
 8008be0:	4293      	cmp	r3, r2
 8008be2:	d004      	beq.n	8008bee <HAL_DMA_IRQHandler+0x3e2>
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	4a15      	ldr	r2, [pc, #84]	@ (8008c40 <HAL_DMA_IRQHandler+0x434>)
 8008bea:	4293      	cmp	r3, r2
 8008bec:	d12a      	bne.n	8008c44 <HAL_DMA_IRQHandler+0x438>
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	f003 0302 	and.w	r3, r3, #2
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	bf14      	ite	ne
 8008bfc:	2301      	movne	r3, #1
 8008bfe:	2300      	moveq	r3, #0
 8008c00:	b2db      	uxtb	r3, r3
 8008c02:	e023      	b.n	8008c4c <HAL_DMA_IRQHandler+0x440>
 8008c04:	40020010 	.word	0x40020010
 8008c08:	40020028 	.word	0x40020028
 8008c0c:	40020040 	.word	0x40020040
 8008c10:	40020058 	.word	0x40020058
 8008c14:	40020070 	.word	0x40020070
 8008c18:	40020088 	.word	0x40020088
 8008c1c:	400200a0 	.word	0x400200a0
 8008c20:	400200b8 	.word	0x400200b8
 8008c24:	40020410 	.word	0x40020410
 8008c28:	40020428 	.word	0x40020428
 8008c2c:	40020440 	.word	0x40020440
 8008c30:	40020458 	.word	0x40020458
 8008c34:	40020470 	.word	0x40020470
 8008c38:	40020488 	.word	0x40020488
 8008c3c:	400204a0 	.word	0x400204a0
 8008c40:	400204b8 	.word	0x400204b8
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d00d      	beq.n	8008c6c <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c54:	f003 031f 	and.w	r3, r3, #31
 8008c58:	2204      	movs	r2, #4
 8008c5a:	409a      	lsls	r2, r3
 8008c5c:	6a3b      	ldr	r3, [r7, #32]
 8008c5e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c64:	f043 0204 	orr.w	r2, r3, #4
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c70:	f003 031f 	and.w	r3, r3, #31
 8008c74:	2210      	movs	r2, #16
 8008c76:	409a      	lsls	r2, r3
 8008c78:	69bb      	ldr	r3, [r7, #24]
 8008c7a:	4013      	ands	r3, r2
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	f000 80a6 	beq.w	8008dce <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	4a85      	ldr	r2, [pc, #532]	@ (8008e9c <HAL_DMA_IRQHandler+0x690>)
 8008c88:	4293      	cmp	r3, r2
 8008c8a:	d04a      	beq.n	8008d22 <HAL_DMA_IRQHandler+0x516>
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	4a83      	ldr	r2, [pc, #524]	@ (8008ea0 <HAL_DMA_IRQHandler+0x694>)
 8008c92:	4293      	cmp	r3, r2
 8008c94:	d045      	beq.n	8008d22 <HAL_DMA_IRQHandler+0x516>
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	4a82      	ldr	r2, [pc, #520]	@ (8008ea4 <HAL_DMA_IRQHandler+0x698>)
 8008c9c:	4293      	cmp	r3, r2
 8008c9e:	d040      	beq.n	8008d22 <HAL_DMA_IRQHandler+0x516>
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	4a80      	ldr	r2, [pc, #512]	@ (8008ea8 <HAL_DMA_IRQHandler+0x69c>)
 8008ca6:	4293      	cmp	r3, r2
 8008ca8:	d03b      	beq.n	8008d22 <HAL_DMA_IRQHandler+0x516>
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	4a7f      	ldr	r2, [pc, #508]	@ (8008eac <HAL_DMA_IRQHandler+0x6a0>)
 8008cb0:	4293      	cmp	r3, r2
 8008cb2:	d036      	beq.n	8008d22 <HAL_DMA_IRQHandler+0x516>
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	4a7d      	ldr	r2, [pc, #500]	@ (8008eb0 <HAL_DMA_IRQHandler+0x6a4>)
 8008cba:	4293      	cmp	r3, r2
 8008cbc:	d031      	beq.n	8008d22 <HAL_DMA_IRQHandler+0x516>
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	4a7c      	ldr	r2, [pc, #496]	@ (8008eb4 <HAL_DMA_IRQHandler+0x6a8>)
 8008cc4:	4293      	cmp	r3, r2
 8008cc6:	d02c      	beq.n	8008d22 <HAL_DMA_IRQHandler+0x516>
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	4a7a      	ldr	r2, [pc, #488]	@ (8008eb8 <HAL_DMA_IRQHandler+0x6ac>)
 8008cce:	4293      	cmp	r3, r2
 8008cd0:	d027      	beq.n	8008d22 <HAL_DMA_IRQHandler+0x516>
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	4a79      	ldr	r2, [pc, #484]	@ (8008ebc <HAL_DMA_IRQHandler+0x6b0>)
 8008cd8:	4293      	cmp	r3, r2
 8008cda:	d022      	beq.n	8008d22 <HAL_DMA_IRQHandler+0x516>
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	4a77      	ldr	r2, [pc, #476]	@ (8008ec0 <HAL_DMA_IRQHandler+0x6b4>)
 8008ce2:	4293      	cmp	r3, r2
 8008ce4:	d01d      	beq.n	8008d22 <HAL_DMA_IRQHandler+0x516>
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	4a76      	ldr	r2, [pc, #472]	@ (8008ec4 <HAL_DMA_IRQHandler+0x6b8>)
 8008cec:	4293      	cmp	r3, r2
 8008cee:	d018      	beq.n	8008d22 <HAL_DMA_IRQHandler+0x516>
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	4a74      	ldr	r2, [pc, #464]	@ (8008ec8 <HAL_DMA_IRQHandler+0x6bc>)
 8008cf6:	4293      	cmp	r3, r2
 8008cf8:	d013      	beq.n	8008d22 <HAL_DMA_IRQHandler+0x516>
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	4a73      	ldr	r2, [pc, #460]	@ (8008ecc <HAL_DMA_IRQHandler+0x6c0>)
 8008d00:	4293      	cmp	r3, r2
 8008d02:	d00e      	beq.n	8008d22 <HAL_DMA_IRQHandler+0x516>
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	4a71      	ldr	r2, [pc, #452]	@ (8008ed0 <HAL_DMA_IRQHandler+0x6c4>)
 8008d0a:	4293      	cmp	r3, r2
 8008d0c:	d009      	beq.n	8008d22 <HAL_DMA_IRQHandler+0x516>
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	4a70      	ldr	r2, [pc, #448]	@ (8008ed4 <HAL_DMA_IRQHandler+0x6c8>)
 8008d14:	4293      	cmp	r3, r2
 8008d16:	d004      	beq.n	8008d22 <HAL_DMA_IRQHandler+0x516>
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	4a6e      	ldr	r2, [pc, #440]	@ (8008ed8 <HAL_DMA_IRQHandler+0x6cc>)
 8008d1e:	4293      	cmp	r3, r2
 8008d20:	d10a      	bne.n	8008d38 <HAL_DMA_IRQHandler+0x52c>
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	f003 0308 	and.w	r3, r3, #8
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	bf14      	ite	ne
 8008d30:	2301      	movne	r3, #1
 8008d32:	2300      	moveq	r3, #0
 8008d34:	b2db      	uxtb	r3, r3
 8008d36:	e009      	b.n	8008d4c <HAL_DMA_IRQHandler+0x540>
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	f003 0304 	and.w	r3, r3, #4
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	bf14      	ite	ne
 8008d46:	2301      	movne	r3, #1
 8008d48:	2300      	moveq	r3, #0
 8008d4a:	b2db      	uxtb	r3, r3
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d03e      	beq.n	8008dce <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008d54:	f003 031f 	and.w	r3, r3, #31
 8008d58:	2210      	movs	r2, #16
 8008d5a:	409a      	lsls	r2, r3
 8008d5c:	6a3b      	ldr	r3, [r7, #32]
 8008d5e:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d018      	beq.n	8008da0 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d108      	bne.n	8008d8e <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d024      	beq.n	8008dce <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d88:	6878      	ldr	r0, [r7, #4]
 8008d8a:	4798      	blx	r3
 8008d8c:	e01f      	b.n	8008dce <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d01b      	beq.n	8008dce <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008d9a:	6878      	ldr	r0, [r7, #4]
 8008d9c:	4798      	blx	r3
 8008d9e:	e016      	b.n	8008dce <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d107      	bne.n	8008dbe <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	681a      	ldr	r2, [r3, #0]
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	f022 0208 	bic.w	r2, r2, #8
 8008dbc:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d003      	beq.n	8008dce <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008dca:	6878      	ldr	r0, [r7, #4]
 8008dcc:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008dd2:	f003 031f 	and.w	r3, r3, #31
 8008dd6:	2220      	movs	r2, #32
 8008dd8:	409a      	lsls	r2, r3
 8008dda:	69bb      	ldr	r3, [r7, #24]
 8008ddc:	4013      	ands	r3, r2
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	f000 8110 	beq.w	8009004 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	4a2c      	ldr	r2, [pc, #176]	@ (8008e9c <HAL_DMA_IRQHandler+0x690>)
 8008dea:	4293      	cmp	r3, r2
 8008dec:	d04a      	beq.n	8008e84 <HAL_DMA_IRQHandler+0x678>
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	4a2b      	ldr	r2, [pc, #172]	@ (8008ea0 <HAL_DMA_IRQHandler+0x694>)
 8008df4:	4293      	cmp	r3, r2
 8008df6:	d045      	beq.n	8008e84 <HAL_DMA_IRQHandler+0x678>
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	4a29      	ldr	r2, [pc, #164]	@ (8008ea4 <HAL_DMA_IRQHandler+0x698>)
 8008dfe:	4293      	cmp	r3, r2
 8008e00:	d040      	beq.n	8008e84 <HAL_DMA_IRQHandler+0x678>
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	4a28      	ldr	r2, [pc, #160]	@ (8008ea8 <HAL_DMA_IRQHandler+0x69c>)
 8008e08:	4293      	cmp	r3, r2
 8008e0a:	d03b      	beq.n	8008e84 <HAL_DMA_IRQHandler+0x678>
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	4a26      	ldr	r2, [pc, #152]	@ (8008eac <HAL_DMA_IRQHandler+0x6a0>)
 8008e12:	4293      	cmp	r3, r2
 8008e14:	d036      	beq.n	8008e84 <HAL_DMA_IRQHandler+0x678>
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	4a25      	ldr	r2, [pc, #148]	@ (8008eb0 <HAL_DMA_IRQHandler+0x6a4>)
 8008e1c:	4293      	cmp	r3, r2
 8008e1e:	d031      	beq.n	8008e84 <HAL_DMA_IRQHandler+0x678>
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	4a23      	ldr	r2, [pc, #140]	@ (8008eb4 <HAL_DMA_IRQHandler+0x6a8>)
 8008e26:	4293      	cmp	r3, r2
 8008e28:	d02c      	beq.n	8008e84 <HAL_DMA_IRQHandler+0x678>
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	4a22      	ldr	r2, [pc, #136]	@ (8008eb8 <HAL_DMA_IRQHandler+0x6ac>)
 8008e30:	4293      	cmp	r3, r2
 8008e32:	d027      	beq.n	8008e84 <HAL_DMA_IRQHandler+0x678>
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	4a20      	ldr	r2, [pc, #128]	@ (8008ebc <HAL_DMA_IRQHandler+0x6b0>)
 8008e3a:	4293      	cmp	r3, r2
 8008e3c:	d022      	beq.n	8008e84 <HAL_DMA_IRQHandler+0x678>
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	4a1f      	ldr	r2, [pc, #124]	@ (8008ec0 <HAL_DMA_IRQHandler+0x6b4>)
 8008e44:	4293      	cmp	r3, r2
 8008e46:	d01d      	beq.n	8008e84 <HAL_DMA_IRQHandler+0x678>
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	4a1d      	ldr	r2, [pc, #116]	@ (8008ec4 <HAL_DMA_IRQHandler+0x6b8>)
 8008e4e:	4293      	cmp	r3, r2
 8008e50:	d018      	beq.n	8008e84 <HAL_DMA_IRQHandler+0x678>
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	4a1c      	ldr	r2, [pc, #112]	@ (8008ec8 <HAL_DMA_IRQHandler+0x6bc>)
 8008e58:	4293      	cmp	r3, r2
 8008e5a:	d013      	beq.n	8008e84 <HAL_DMA_IRQHandler+0x678>
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	4a1a      	ldr	r2, [pc, #104]	@ (8008ecc <HAL_DMA_IRQHandler+0x6c0>)
 8008e62:	4293      	cmp	r3, r2
 8008e64:	d00e      	beq.n	8008e84 <HAL_DMA_IRQHandler+0x678>
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	4a19      	ldr	r2, [pc, #100]	@ (8008ed0 <HAL_DMA_IRQHandler+0x6c4>)
 8008e6c:	4293      	cmp	r3, r2
 8008e6e:	d009      	beq.n	8008e84 <HAL_DMA_IRQHandler+0x678>
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	4a17      	ldr	r2, [pc, #92]	@ (8008ed4 <HAL_DMA_IRQHandler+0x6c8>)
 8008e76:	4293      	cmp	r3, r2
 8008e78:	d004      	beq.n	8008e84 <HAL_DMA_IRQHandler+0x678>
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	4a16      	ldr	r2, [pc, #88]	@ (8008ed8 <HAL_DMA_IRQHandler+0x6cc>)
 8008e80:	4293      	cmp	r3, r2
 8008e82:	d12b      	bne.n	8008edc <HAL_DMA_IRQHandler+0x6d0>
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	f003 0310 	and.w	r3, r3, #16
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	bf14      	ite	ne
 8008e92:	2301      	movne	r3, #1
 8008e94:	2300      	moveq	r3, #0
 8008e96:	b2db      	uxtb	r3, r3
 8008e98:	e02a      	b.n	8008ef0 <HAL_DMA_IRQHandler+0x6e4>
 8008e9a:	bf00      	nop
 8008e9c:	40020010 	.word	0x40020010
 8008ea0:	40020028 	.word	0x40020028
 8008ea4:	40020040 	.word	0x40020040
 8008ea8:	40020058 	.word	0x40020058
 8008eac:	40020070 	.word	0x40020070
 8008eb0:	40020088 	.word	0x40020088
 8008eb4:	400200a0 	.word	0x400200a0
 8008eb8:	400200b8 	.word	0x400200b8
 8008ebc:	40020410 	.word	0x40020410
 8008ec0:	40020428 	.word	0x40020428
 8008ec4:	40020440 	.word	0x40020440
 8008ec8:	40020458 	.word	0x40020458
 8008ecc:	40020470 	.word	0x40020470
 8008ed0:	40020488 	.word	0x40020488
 8008ed4:	400204a0 	.word	0x400204a0
 8008ed8:	400204b8 	.word	0x400204b8
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	f003 0302 	and.w	r3, r3, #2
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	bf14      	ite	ne
 8008eea:	2301      	movne	r3, #1
 8008eec:	2300      	moveq	r3, #0
 8008eee:	b2db      	uxtb	r3, r3
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	f000 8087 	beq.w	8009004 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008efa:	f003 031f 	and.w	r3, r3, #31
 8008efe:	2220      	movs	r2, #32
 8008f00:	409a      	lsls	r2, r3
 8008f02:	6a3b      	ldr	r3, [r7, #32]
 8008f04:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008f0c:	b2db      	uxtb	r3, r3
 8008f0e:	2b04      	cmp	r3, #4
 8008f10:	d139      	bne.n	8008f86 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	681a      	ldr	r2, [r3, #0]
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	f022 0216 	bic.w	r2, r2, #22
 8008f20:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	695a      	ldr	r2, [r3, #20]
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008f30:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d103      	bne.n	8008f42 <HAL_DMA_IRQHandler+0x736>
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d007      	beq.n	8008f52 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	681a      	ldr	r2, [r3, #0]
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	f022 0208 	bic.w	r2, r2, #8
 8008f50:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f56:	f003 031f 	and.w	r3, r3, #31
 8008f5a:	223f      	movs	r2, #63	@ 0x3f
 8008f5c:	409a      	lsls	r2, r3
 8008f5e:	6a3b      	ldr	r3, [r7, #32]
 8008f60:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	2201      	movs	r2, #1
 8008f66:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	2200      	movs	r2, #0
 8008f6e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	f000 834a 	beq.w	8009610 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f80:	6878      	ldr	r0, [r7, #4]
 8008f82:	4798      	blx	r3
          }
          return;
 8008f84:	e344      	b.n	8009610 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d018      	beq.n	8008fc6 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d108      	bne.n	8008fb4 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d02c      	beq.n	8009004 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008fae:	6878      	ldr	r0, [r7, #4]
 8008fb0:	4798      	blx	r3
 8008fb2:	e027      	b.n	8009004 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d023      	beq.n	8009004 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fc0:	6878      	ldr	r0, [r7, #4]
 8008fc2:	4798      	blx	r3
 8008fc4:	e01e      	b.n	8009004 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d10f      	bne.n	8008ff4 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	681a      	ldr	r2, [r3, #0]
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	f022 0210 	bic.w	r2, r2, #16
 8008fe2:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	2201      	movs	r2, #1
 8008fe8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	2200      	movs	r2, #0
 8008ff0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d003      	beq.n	8009004 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009000:	6878      	ldr	r0, [r7, #4]
 8009002:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009008:	2b00      	cmp	r3, #0
 800900a:	f000 8306 	beq.w	800961a <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009012:	f003 0301 	and.w	r3, r3, #1
 8009016:	2b00      	cmp	r3, #0
 8009018:	f000 8088 	beq.w	800912c <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	2204      	movs	r2, #4
 8009020:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	4a7a      	ldr	r2, [pc, #488]	@ (8009214 <HAL_DMA_IRQHandler+0xa08>)
 800902a:	4293      	cmp	r3, r2
 800902c:	d04a      	beq.n	80090c4 <HAL_DMA_IRQHandler+0x8b8>
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	4a79      	ldr	r2, [pc, #484]	@ (8009218 <HAL_DMA_IRQHandler+0xa0c>)
 8009034:	4293      	cmp	r3, r2
 8009036:	d045      	beq.n	80090c4 <HAL_DMA_IRQHandler+0x8b8>
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	4a77      	ldr	r2, [pc, #476]	@ (800921c <HAL_DMA_IRQHandler+0xa10>)
 800903e:	4293      	cmp	r3, r2
 8009040:	d040      	beq.n	80090c4 <HAL_DMA_IRQHandler+0x8b8>
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	4a76      	ldr	r2, [pc, #472]	@ (8009220 <HAL_DMA_IRQHandler+0xa14>)
 8009048:	4293      	cmp	r3, r2
 800904a:	d03b      	beq.n	80090c4 <HAL_DMA_IRQHandler+0x8b8>
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	4a74      	ldr	r2, [pc, #464]	@ (8009224 <HAL_DMA_IRQHandler+0xa18>)
 8009052:	4293      	cmp	r3, r2
 8009054:	d036      	beq.n	80090c4 <HAL_DMA_IRQHandler+0x8b8>
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	4a73      	ldr	r2, [pc, #460]	@ (8009228 <HAL_DMA_IRQHandler+0xa1c>)
 800905c:	4293      	cmp	r3, r2
 800905e:	d031      	beq.n	80090c4 <HAL_DMA_IRQHandler+0x8b8>
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	4a71      	ldr	r2, [pc, #452]	@ (800922c <HAL_DMA_IRQHandler+0xa20>)
 8009066:	4293      	cmp	r3, r2
 8009068:	d02c      	beq.n	80090c4 <HAL_DMA_IRQHandler+0x8b8>
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	4a70      	ldr	r2, [pc, #448]	@ (8009230 <HAL_DMA_IRQHandler+0xa24>)
 8009070:	4293      	cmp	r3, r2
 8009072:	d027      	beq.n	80090c4 <HAL_DMA_IRQHandler+0x8b8>
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	4a6e      	ldr	r2, [pc, #440]	@ (8009234 <HAL_DMA_IRQHandler+0xa28>)
 800907a:	4293      	cmp	r3, r2
 800907c:	d022      	beq.n	80090c4 <HAL_DMA_IRQHandler+0x8b8>
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	4a6d      	ldr	r2, [pc, #436]	@ (8009238 <HAL_DMA_IRQHandler+0xa2c>)
 8009084:	4293      	cmp	r3, r2
 8009086:	d01d      	beq.n	80090c4 <HAL_DMA_IRQHandler+0x8b8>
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	4a6b      	ldr	r2, [pc, #428]	@ (800923c <HAL_DMA_IRQHandler+0xa30>)
 800908e:	4293      	cmp	r3, r2
 8009090:	d018      	beq.n	80090c4 <HAL_DMA_IRQHandler+0x8b8>
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	4a6a      	ldr	r2, [pc, #424]	@ (8009240 <HAL_DMA_IRQHandler+0xa34>)
 8009098:	4293      	cmp	r3, r2
 800909a:	d013      	beq.n	80090c4 <HAL_DMA_IRQHandler+0x8b8>
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	4a68      	ldr	r2, [pc, #416]	@ (8009244 <HAL_DMA_IRQHandler+0xa38>)
 80090a2:	4293      	cmp	r3, r2
 80090a4:	d00e      	beq.n	80090c4 <HAL_DMA_IRQHandler+0x8b8>
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	4a67      	ldr	r2, [pc, #412]	@ (8009248 <HAL_DMA_IRQHandler+0xa3c>)
 80090ac:	4293      	cmp	r3, r2
 80090ae:	d009      	beq.n	80090c4 <HAL_DMA_IRQHandler+0x8b8>
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	4a65      	ldr	r2, [pc, #404]	@ (800924c <HAL_DMA_IRQHandler+0xa40>)
 80090b6:	4293      	cmp	r3, r2
 80090b8:	d004      	beq.n	80090c4 <HAL_DMA_IRQHandler+0x8b8>
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	4a64      	ldr	r2, [pc, #400]	@ (8009250 <HAL_DMA_IRQHandler+0xa44>)
 80090c0:	4293      	cmp	r3, r2
 80090c2:	d108      	bne.n	80090d6 <HAL_DMA_IRQHandler+0x8ca>
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	681a      	ldr	r2, [r3, #0]
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	f022 0201 	bic.w	r2, r2, #1
 80090d2:	601a      	str	r2, [r3, #0]
 80090d4:	e007      	b.n	80090e6 <HAL_DMA_IRQHandler+0x8da>
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	681a      	ldr	r2, [r3, #0]
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	f022 0201 	bic.w	r2, r2, #1
 80090e4:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	3301      	adds	r3, #1
 80090ea:	60fb      	str	r3, [r7, #12]
 80090ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80090ee:	429a      	cmp	r2, r3
 80090f0:	d307      	bcc.n	8009102 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	f003 0301 	and.w	r3, r3, #1
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d1f2      	bne.n	80090e6 <HAL_DMA_IRQHandler+0x8da>
 8009100:	e000      	b.n	8009104 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8009102:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	f003 0301 	and.w	r3, r3, #1
 800910e:	2b00      	cmp	r3, #0
 8009110:	d004      	beq.n	800911c <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	2203      	movs	r2, #3
 8009116:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800911a:	e003      	b.n	8009124 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	2201      	movs	r2, #1
 8009120:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	2200      	movs	r2, #0
 8009128:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009130:	2b00      	cmp	r3, #0
 8009132:	f000 8272 	beq.w	800961a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800913a:	6878      	ldr	r0, [r7, #4]
 800913c:	4798      	blx	r3
 800913e:	e26c      	b.n	800961a <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	4a43      	ldr	r2, [pc, #268]	@ (8009254 <HAL_DMA_IRQHandler+0xa48>)
 8009146:	4293      	cmp	r3, r2
 8009148:	d022      	beq.n	8009190 <HAL_DMA_IRQHandler+0x984>
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	4a42      	ldr	r2, [pc, #264]	@ (8009258 <HAL_DMA_IRQHandler+0xa4c>)
 8009150:	4293      	cmp	r3, r2
 8009152:	d01d      	beq.n	8009190 <HAL_DMA_IRQHandler+0x984>
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	4a40      	ldr	r2, [pc, #256]	@ (800925c <HAL_DMA_IRQHandler+0xa50>)
 800915a:	4293      	cmp	r3, r2
 800915c:	d018      	beq.n	8009190 <HAL_DMA_IRQHandler+0x984>
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	4a3f      	ldr	r2, [pc, #252]	@ (8009260 <HAL_DMA_IRQHandler+0xa54>)
 8009164:	4293      	cmp	r3, r2
 8009166:	d013      	beq.n	8009190 <HAL_DMA_IRQHandler+0x984>
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	4a3d      	ldr	r2, [pc, #244]	@ (8009264 <HAL_DMA_IRQHandler+0xa58>)
 800916e:	4293      	cmp	r3, r2
 8009170:	d00e      	beq.n	8009190 <HAL_DMA_IRQHandler+0x984>
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	4a3c      	ldr	r2, [pc, #240]	@ (8009268 <HAL_DMA_IRQHandler+0xa5c>)
 8009178:	4293      	cmp	r3, r2
 800917a:	d009      	beq.n	8009190 <HAL_DMA_IRQHandler+0x984>
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	4a3a      	ldr	r2, [pc, #232]	@ (800926c <HAL_DMA_IRQHandler+0xa60>)
 8009182:	4293      	cmp	r3, r2
 8009184:	d004      	beq.n	8009190 <HAL_DMA_IRQHandler+0x984>
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	4a39      	ldr	r2, [pc, #228]	@ (8009270 <HAL_DMA_IRQHandler+0xa64>)
 800918c:	4293      	cmp	r3, r2
 800918e:	d101      	bne.n	8009194 <HAL_DMA_IRQHandler+0x988>
 8009190:	2301      	movs	r3, #1
 8009192:	e000      	b.n	8009196 <HAL_DMA_IRQHandler+0x98a>
 8009194:	2300      	movs	r3, #0
 8009196:	2b00      	cmp	r3, #0
 8009198:	f000 823f 	beq.w	800961a <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80091a8:	f003 031f 	and.w	r3, r3, #31
 80091ac:	2204      	movs	r2, #4
 80091ae:	409a      	lsls	r2, r3
 80091b0:	697b      	ldr	r3, [r7, #20]
 80091b2:	4013      	ands	r3, r2
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	f000 80cd 	beq.w	8009354 <HAL_DMA_IRQHandler+0xb48>
 80091ba:	693b      	ldr	r3, [r7, #16]
 80091bc:	f003 0304 	and.w	r3, r3, #4
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	f000 80c7 	beq.w	8009354 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80091ca:	f003 031f 	and.w	r3, r3, #31
 80091ce:	2204      	movs	r2, #4
 80091d0:	409a      	lsls	r2, r3
 80091d2:	69fb      	ldr	r3, [r7, #28]
 80091d4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80091d6:	693b      	ldr	r3, [r7, #16]
 80091d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d049      	beq.n	8009274 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80091e0:	693b      	ldr	r3, [r7, #16]
 80091e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d109      	bne.n	80091fe <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	f000 8210 	beq.w	8009614 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80091f8:	6878      	ldr	r0, [r7, #4]
 80091fa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80091fc:	e20a      	b.n	8009614 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009202:	2b00      	cmp	r3, #0
 8009204:	f000 8206 	beq.w	8009614 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800920c:	6878      	ldr	r0, [r7, #4]
 800920e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009210:	e200      	b.n	8009614 <HAL_DMA_IRQHandler+0xe08>
 8009212:	bf00      	nop
 8009214:	40020010 	.word	0x40020010
 8009218:	40020028 	.word	0x40020028
 800921c:	40020040 	.word	0x40020040
 8009220:	40020058 	.word	0x40020058
 8009224:	40020070 	.word	0x40020070
 8009228:	40020088 	.word	0x40020088
 800922c:	400200a0 	.word	0x400200a0
 8009230:	400200b8 	.word	0x400200b8
 8009234:	40020410 	.word	0x40020410
 8009238:	40020428 	.word	0x40020428
 800923c:	40020440 	.word	0x40020440
 8009240:	40020458 	.word	0x40020458
 8009244:	40020470 	.word	0x40020470
 8009248:	40020488 	.word	0x40020488
 800924c:	400204a0 	.word	0x400204a0
 8009250:	400204b8 	.word	0x400204b8
 8009254:	58025408 	.word	0x58025408
 8009258:	5802541c 	.word	0x5802541c
 800925c:	58025430 	.word	0x58025430
 8009260:	58025444 	.word	0x58025444
 8009264:	58025458 	.word	0x58025458
 8009268:	5802546c 	.word	0x5802546c
 800926c:	58025480 	.word	0x58025480
 8009270:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8009274:	693b      	ldr	r3, [r7, #16]
 8009276:	f003 0320 	and.w	r3, r3, #32
 800927a:	2b00      	cmp	r3, #0
 800927c:	d160      	bne.n	8009340 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	4a7f      	ldr	r2, [pc, #508]	@ (8009480 <HAL_DMA_IRQHandler+0xc74>)
 8009284:	4293      	cmp	r3, r2
 8009286:	d04a      	beq.n	800931e <HAL_DMA_IRQHandler+0xb12>
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	4a7d      	ldr	r2, [pc, #500]	@ (8009484 <HAL_DMA_IRQHandler+0xc78>)
 800928e:	4293      	cmp	r3, r2
 8009290:	d045      	beq.n	800931e <HAL_DMA_IRQHandler+0xb12>
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	4a7c      	ldr	r2, [pc, #496]	@ (8009488 <HAL_DMA_IRQHandler+0xc7c>)
 8009298:	4293      	cmp	r3, r2
 800929a:	d040      	beq.n	800931e <HAL_DMA_IRQHandler+0xb12>
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	4a7a      	ldr	r2, [pc, #488]	@ (800948c <HAL_DMA_IRQHandler+0xc80>)
 80092a2:	4293      	cmp	r3, r2
 80092a4:	d03b      	beq.n	800931e <HAL_DMA_IRQHandler+0xb12>
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	4a79      	ldr	r2, [pc, #484]	@ (8009490 <HAL_DMA_IRQHandler+0xc84>)
 80092ac:	4293      	cmp	r3, r2
 80092ae:	d036      	beq.n	800931e <HAL_DMA_IRQHandler+0xb12>
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	4a77      	ldr	r2, [pc, #476]	@ (8009494 <HAL_DMA_IRQHandler+0xc88>)
 80092b6:	4293      	cmp	r3, r2
 80092b8:	d031      	beq.n	800931e <HAL_DMA_IRQHandler+0xb12>
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	4a76      	ldr	r2, [pc, #472]	@ (8009498 <HAL_DMA_IRQHandler+0xc8c>)
 80092c0:	4293      	cmp	r3, r2
 80092c2:	d02c      	beq.n	800931e <HAL_DMA_IRQHandler+0xb12>
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	4a74      	ldr	r2, [pc, #464]	@ (800949c <HAL_DMA_IRQHandler+0xc90>)
 80092ca:	4293      	cmp	r3, r2
 80092cc:	d027      	beq.n	800931e <HAL_DMA_IRQHandler+0xb12>
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	4a73      	ldr	r2, [pc, #460]	@ (80094a0 <HAL_DMA_IRQHandler+0xc94>)
 80092d4:	4293      	cmp	r3, r2
 80092d6:	d022      	beq.n	800931e <HAL_DMA_IRQHandler+0xb12>
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	4a71      	ldr	r2, [pc, #452]	@ (80094a4 <HAL_DMA_IRQHandler+0xc98>)
 80092de:	4293      	cmp	r3, r2
 80092e0:	d01d      	beq.n	800931e <HAL_DMA_IRQHandler+0xb12>
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	4a70      	ldr	r2, [pc, #448]	@ (80094a8 <HAL_DMA_IRQHandler+0xc9c>)
 80092e8:	4293      	cmp	r3, r2
 80092ea:	d018      	beq.n	800931e <HAL_DMA_IRQHandler+0xb12>
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	4a6e      	ldr	r2, [pc, #440]	@ (80094ac <HAL_DMA_IRQHandler+0xca0>)
 80092f2:	4293      	cmp	r3, r2
 80092f4:	d013      	beq.n	800931e <HAL_DMA_IRQHandler+0xb12>
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	4a6d      	ldr	r2, [pc, #436]	@ (80094b0 <HAL_DMA_IRQHandler+0xca4>)
 80092fc:	4293      	cmp	r3, r2
 80092fe:	d00e      	beq.n	800931e <HAL_DMA_IRQHandler+0xb12>
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	4a6b      	ldr	r2, [pc, #428]	@ (80094b4 <HAL_DMA_IRQHandler+0xca8>)
 8009306:	4293      	cmp	r3, r2
 8009308:	d009      	beq.n	800931e <HAL_DMA_IRQHandler+0xb12>
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	4a6a      	ldr	r2, [pc, #424]	@ (80094b8 <HAL_DMA_IRQHandler+0xcac>)
 8009310:	4293      	cmp	r3, r2
 8009312:	d004      	beq.n	800931e <HAL_DMA_IRQHandler+0xb12>
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	4a68      	ldr	r2, [pc, #416]	@ (80094bc <HAL_DMA_IRQHandler+0xcb0>)
 800931a:	4293      	cmp	r3, r2
 800931c:	d108      	bne.n	8009330 <HAL_DMA_IRQHandler+0xb24>
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	681a      	ldr	r2, [r3, #0]
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	f022 0208 	bic.w	r2, r2, #8
 800932c:	601a      	str	r2, [r3, #0]
 800932e:	e007      	b.n	8009340 <HAL_DMA_IRQHandler+0xb34>
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	681a      	ldr	r2, [r3, #0]
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	f022 0204 	bic.w	r2, r2, #4
 800933e:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009344:	2b00      	cmp	r3, #0
 8009346:	f000 8165 	beq.w	8009614 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800934e:	6878      	ldr	r0, [r7, #4]
 8009350:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009352:	e15f      	b.n	8009614 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009358:	f003 031f 	and.w	r3, r3, #31
 800935c:	2202      	movs	r2, #2
 800935e:	409a      	lsls	r2, r3
 8009360:	697b      	ldr	r3, [r7, #20]
 8009362:	4013      	ands	r3, r2
 8009364:	2b00      	cmp	r3, #0
 8009366:	f000 80c5 	beq.w	80094f4 <HAL_DMA_IRQHandler+0xce8>
 800936a:	693b      	ldr	r3, [r7, #16]
 800936c:	f003 0302 	and.w	r3, r3, #2
 8009370:	2b00      	cmp	r3, #0
 8009372:	f000 80bf 	beq.w	80094f4 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800937a:	f003 031f 	and.w	r3, r3, #31
 800937e:	2202      	movs	r2, #2
 8009380:	409a      	lsls	r2, r3
 8009382:	69fb      	ldr	r3, [r7, #28]
 8009384:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009386:	693b      	ldr	r3, [r7, #16]
 8009388:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800938c:	2b00      	cmp	r3, #0
 800938e:	d018      	beq.n	80093c2 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8009390:	693b      	ldr	r3, [r7, #16]
 8009392:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009396:	2b00      	cmp	r3, #0
 8009398:	d109      	bne.n	80093ae <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800939e:	2b00      	cmp	r3, #0
 80093a0:	f000 813a 	beq.w	8009618 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093a8:	6878      	ldr	r0, [r7, #4]
 80093aa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80093ac:	e134      	b.n	8009618 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	f000 8130 	beq.w	8009618 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093bc:	6878      	ldr	r0, [r7, #4]
 80093be:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80093c0:	e12a      	b.n	8009618 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80093c2:	693b      	ldr	r3, [r7, #16]
 80093c4:	f003 0320 	and.w	r3, r3, #32
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	f040 8089 	bne.w	80094e0 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	4a2b      	ldr	r2, [pc, #172]	@ (8009480 <HAL_DMA_IRQHandler+0xc74>)
 80093d4:	4293      	cmp	r3, r2
 80093d6:	d04a      	beq.n	800946e <HAL_DMA_IRQHandler+0xc62>
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	4a29      	ldr	r2, [pc, #164]	@ (8009484 <HAL_DMA_IRQHandler+0xc78>)
 80093de:	4293      	cmp	r3, r2
 80093e0:	d045      	beq.n	800946e <HAL_DMA_IRQHandler+0xc62>
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	4a28      	ldr	r2, [pc, #160]	@ (8009488 <HAL_DMA_IRQHandler+0xc7c>)
 80093e8:	4293      	cmp	r3, r2
 80093ea:	d040      	beq.n	800946e <HAL_DMA_IRQHandler+0xc62>
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	4a26      	ldr	r2, [pc, #152]	@ (800948c <HAL_DMA_IRQHandler+0xc80>)
 80093f2:	4293      	cmp	r3, r2
 80093f4:	d03b      	beq.n	800946e <HAL_DMA_IRQHandler+0xc62>
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	4a25      	ldr	r2, [pc, #148]	@ (8009490 <HAL_DMA_IRQHandler+0xc84>)
 80093fc:	4293      	cmp	r3, r2
 80093fe:	d036      	beq.n	800946e <HAL_DMA_IRQHandler+0xc62>
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	4a23      	ldr	r2, [pc, #140]	@ (8009494 <HAL_DMA_IRQHandler+0xc88>)
 8009406:	4293      	cmp	r3, r2
 8009408:	d031      	beq.n	800946e <HAL_DMA_IRQHandler+0xc62>
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	4a22      	ldr	r2, [pc, #136]	@ (8009498 <HAL_DMA_IRQHandler+0xc8c>)
 8009410:	4293      	cmp	r3, r2
 8009412:	d02c      	beq.n	800946e <HAL_DMA_IRQHandler+0xc62>
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	4a20      	ldr	r2, [pc, #128]	@ (800949c <HAL_DMA_IRQHandler+0xc90>)
 800941a:	4293      	cmp	r3, r2
 800941c:	d027      	beq.n	800946e <HAL_DMA_IRQHandler+0xc62>
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	4a1f      	ldr	r2, [pc, #124]	@ (80094a0 <HAL_DMA_IRQHandler+0xc94>)
 8009424:	4293      	cmp	r3, r2
 8009426:	d022      	beq.n	800946e <HAL_DMA_IRQHandler+0xc62>
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	4a1d      	ldr	r2, [pc, #116]	@ (80094a4 <HAL_DMA_IRQHandler+0xc98>)
 800942e:	4293      	cmp	r3, r2
 8009430:	d01d      	beq.n	800946e <HAL_DMA_IRQHandler+0xc62>
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	4a1c      	ldr	r2, [pc, #112]	@ (80094a8 <HAL_DMA_IRQHandler+0xc9c>)
 8009438:	4293      	cmp	r3, r2
 800943a:	d018      	beq.n	800946e <HAL_DMA_IRQHandler+0xc62>
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	4a1a      	ldr	r2, [pc, #104]	@ (80094ac <HAL_DMA_IRQHandler+0xca0>)
 8009442:	4293      	cmp	r3, r2
 8009444:	d013      	beq.n	800946e <HAL_DMA_IRQHandler+0xc62>
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	4a19      	ldr	r2, [pc, #100]	@ (80094b0 <HAL_DMA_IRQHandler+0xca4>)
 800944c:	4293      	cmp	r3, r2
 800944e:	d00e      	beq.n	800946e <HAL_DMA_IRQHandler+0xc62>
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	4a17      	ldr	r2, [pc, #92]	@ (80094b4 <HAL_DMA_IRQHandler+0xca8>)
 8009456:	4293      	cmp	r3, r2
 8009458:	d009      	beq.n	800946e <HAL_DMA_IRQHandler+0xc62>
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	4a16      	ldr	r2, [pc, #88]	@ (80094b8 <HAL_DMA_IRQHandler+0xcac>)
 8009460:	4293      	cmp	r3, r2
 8009462:	d004      	beq.n	800946e <HAL_DMA_IRQHandler+0xc62>
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	4a14      	ldr	r2, [pc, #80]	@ (80094bc <HAL_DMA_IRQHandler+0xcb0>)
 800946a:	4293      	cmp	r3, r2
 800946c:	d128      	bne.n	80094c0 <HAL_DMA_IRQHandler+0xcb4>
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	681a      	ldr	r2, [r3, #0]
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	f022 0214 	bic.w	r2, r2, #20
 800947c:	601a      	str	r2, [r3, #0]
 800947e:	e027      	b.n	80094d0 <HAL_DMA_IRQHandler+0xcc4>
 8009480:	40020010 	.word	0x40020010
 8009484:	40020028 	.word	0x40020028
 8009488:	40020040 	.word	0x40020040
 800948c:	40020058 	.word	0x40020058
 8009490:	40020070 	.word	0x40020070
 8009494:	40020088 	.word	0x40020088
 8009498:	400200a0 	.word	0x400200a0
 800949c:	400200b8 	.word	0x400200b8
 80094a0:	40020410 	.word	0x40020410
 80094a4:	40020428 	.word	0x40020428
 80094a8:	40020440 	.word	0x40020440
 80094ac:	40020458 	.word	0x40020458
 80094b0:	40020470 	.word	0x40020470
 80094b4:	40020488 	.word	0x40020488
 80094b8:	400204a0 	.word	0x400204a0
 80094bc:	400204b8 	.word	0x400204b8
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	681a      	ldr	r2, [r3, #0]
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	f022 020a 	bic.w	r2, r2, #10
 80094ce:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	2201      	movs	r2, #1
 80094d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2200      	movs	r2, #0
 80094dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	f000 8097 	beq.w	8009618 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094ee:	6878      	ldr	r0, [r7, #4]
 80094f0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80094f2:	e091      	b.n	8009618 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80094f8:	f003 031f 	and.w	r3, r3, #31
 80094fc:	2208      	movs	r2, #8
 80094fe:	409a      	lsls	r2, r3
 8009500:	697b      	ldr	r3, [r7, #20]
 8009502:	4013      	ands	r3, r2
 8009504:	2b00      	cmp	r3, #0
 8009506:	f000 8088 	beq.w	800961a <HAL_DMA_IRQHandler+0xe0e>
 800950a:	693b      	ldr	r3, [r7, #16]
 800950c:	f003 0308 	and.w	r3, r3, #8
 8009510:	2b00      	cmp	r3, #0
 8009512:	f000 8082 	beq.w	800961a <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	4a41      	ldr	r2, [pc, #260]	@ (8009620 <HAL_DMA_IRQHandler+0xe14>)
 800951c:	4293      	cmp	r3, r2
 800951e:	d04a      	beq.n	80095b6 <HAL_DMA_IRQHandler+0xdaa>
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	4a3f      	ldr	r2, [pc, #252]	@ (8009624 <HAL_DMA_IRQHandler+0xe18>)
 8009526:	4293      	cmp	r3, r2
 8009528:	d045      	beq.n	80095b6 <HAL_DMA_IRQHandler+0xdaa>
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	4a3e      	ldr	r2, [pc, #248]	@ (8009628 <HAL_DMA_IRQHandler+0xe1c>)
 8009530:	4293      	cmp	r3, r2
 8009532:	d040      	beq.n	80095b6 <HAL_DMA_IRQHandler+0xdaa>
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	4a3c      	ldr	r2, [pc, #240]	@ (800962c <HAL_DMA_IRQHandler+0xe20>)
 800953a:	4293      	cmp	r3, r2
 800953c:	d03b      	beq.n	80095b6 <HAL_DMA_IRQHandler+0xdaa>
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	4a3b      	ldr	r2, [pc, #236]	@ (8009630 <HAL_DMA_IRQHandler+0xe24>)
 8009544:	4293      	cmp	r3, r2
 8009546:	d036      	beq.n	80095b6 <HAL_DMA_IRQHandler+0xdaa>
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	4a39      	ldr	r2, [pc, #228]	@ (8009634 <HAL_DMA_IRQHandler+0xe28>)
 800954e:	4293      	cmp	r3, r2
 8009550:	d031      	beq.n	80095b6 <HAL_DMA_IRQHandler+0xdaa>
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	4a38      	ldr	r2, [pc, #224]	@ (8009638 <HAL_DMA_IRQHandler+0xe2c>)
 8009558:	4293      	cmp	r3, r2
 800955a:	d02c      	beq.n	80095b6 <HAL_DMA_IRQHandler+0xdaa>
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	4a36      	ldr	r2, [pc, #216]	@ (800963c <HAL_DMA_IRQHandler+0xe30>)
 8009562:	4293      	cmp	r3, r2
 8009564:	d027      	beq.n	80095b6 <HAL_DMA_IRQHandler+0xdaa>
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	4a35      	ldr	r2, [pc, #212]	@ (8009640 <HAL_DMA_IRQHandler+0xe34>)
 800956c:	4293      	cmp	r3, r2
 800956e:	d022      	beq.n	80095b6 <HAL_DMA_IRQHandler+0xdaa>
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	4a33      	ldr	r2, [pc, #204]	@ (8009644 <HAL_DMA_IRQHandler+0xe38>)
 8009576:	4293      	cmp	r3, r2
 8009578:	d01d      	beq.n	80095b6 <HAL_DMA_IRQHandler+0xdaa>
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	4a32      	ldr	r2, [pc, #200]	@ (8009648 <HAL_DMA_IRQHandler+0xe3c>)
 8009580:	4293      	cmp	r3, r2
 8009582:	d018      	beq.n	80095b6 <HAL_DMA_IRQHandler+0xdaa>
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	4a30      	ldr	r2, [pc, #192]	@ (800964c <HAL_DMA_IRQHandler+0xe40>)
 800958a:	4293      	cmp	r3, r2
 800958c:	d013      	beq.n	80095b6 <HAL_DMA_IRQHandler+0xdaa>
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	4a2f      	ldr	r2, [pc, #188]	@ (8009650 <HAL_DMA_IRQHandler+0xe44>)
 8009594:	4293      	cmp	r3, r2
 8009596:	d00e      	beq.n	80095b6 <HAL_DMA_IRQHandler+0xdaa>
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	4a2d      	ldr	r2, [pc, #180]	@ (8009654 <HAL_DMA_IRQHandler+0xe48>)
 800959e:	4293      	cmp	r3, r2
 80095a0:	d009      	beq.n	80095b6 <HAL_DMA_IRQHandler+0xdaa>
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	4a2c      	ldr	r2, [pc, #176]	@ (8009658 <HAL_DMA_IRQHandler+0xe4c>)
 80095a8:	4293      	cmp	r3, r2
 80095aa:	d004      	beq.n	80095b6 <HAL_DMA_IRQHandler+0xdaa>
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	4a2a      	ldr	r2, [pc, #168]	@ (800965c <HAL_DMA_IRQHandler+0xe50>)
 80095b2:	4293      	cmp	r3, r2
 80095b4:	d108      	bne.n	80095c8 <HAL_DMA_IRQHandler+0xdbc>
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	681a      	ldr	r2, [r3, #0]
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	f022 021c 	bic.w	r2, r2, #28
 80095c4:	601a      	str	r2, [r3, #0]
 80095c6:	e007      	b.n	80095d8 <HAL_DMA_IRQHandler+0xdcc>
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	681a      	ldr	r2, [r3, #0]
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	f022 020e 	bic.w	r2, r2, #14
 80095d6:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80095dc:	f003 031f 	and.w	r3, r3, #31
 80095e0:	2201      	movs	r2, #1
 80095e2:	409a      	lsls	r2, r3
 80095e4:	69fb      	ldr	r3, [r7, #28]
 80095e6:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	2201      	movs	r2, #1
 80095ec:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	2201      	movs	r2, #1
 80095f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	2200      	movs	r2, #0
 80095fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009602:	2b00      	cmp	r3, #0
 8009604:	d009      	beq.n	800961a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800960a:	6878      	ldr	r0, [r7, #4]
 800960c:	4798      	blx	r3
 800960e:	e004      	b.n	800961a <HAL_DMA_IRQHandler+0xe0e>
          return;
 8009610:	bf00      	nop
 8009612:	e002      	b.n	800961a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009614:	bf00      	nop
 8009616:	e000      	b.n	800961a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009618:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800961a:	3728      	adds	r7, #40	@ 0x28
 800961c:	46bd      	mov	sp, r7
 800961e:	bd80      	pop	{r7, pc}
 8009620:	40020010 	.word	0x40020010
 8009624:	40020028 	.word	0x40020028
 8009628:	40020040 	.word	0x40020040
 800962c:	40020058 	.word	0x40020058
 8009630:	40020070 	.word	0x40020070
 8009634:	40020088 	.word	0x40020088
 8009638:	400200a0 	.word	0x400200a0
 800963c:	400200b8 	.word	0x400200b8
 8009640:	40020410 	.word	0x40020410
 8009644:	40020428 	.word	0x40020428
 8009648:	40020440 	.word	0x40020440
 800964c:	40020458 	.word	0x40020458
 8009650:	40020470 	.word	0x40020470
 8009654:	40020488 	.word	0x40020488
 8009658:	400204a0 	.word	0x400204a0
 800965c:	400204b8 	.word	0x400204b8

08009660 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009660:	b480      	push	{r7}
 8009662:	b087      	sub	sp, #28
 8009664:	af00      	add	r7, sp, #0
 8009666:	60f8      	str	r0, [r7, #12]
 8009668:	60b9      	str	r1, [r7, #8]
 800966a:	607a      	str	r2, [r7, #4]
 800966c:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009672:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009678:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	4a7f      	ldr	r2, [pc, #508]	@ (800987c <DMA_SetConfig+0x21c>)
 8009680:	4293      	cmp	r3, r2
 8009682:	d072      	beq.n	800976a <DMA_SetConfig+0x10a>
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	4a7d      	ldr	r2, [pc, #500]	@ (8009880 <DMA_SetConfig+0x220>)
 800968a:	4293      	cmp	r3, r2
 800968c:	d06d      	beq.n	800976a <DMA_SetConfig+0x10a>
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	4a7c      	ldr	r2, [pc, #496]	@ (8009884 <DMA_SetConfig+0x224>)
 8009694:	4293      	cmp	r3, r2
 8009696:	d068      	beq.n	800976a <DMA_SetConfig+0x10a>
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	4a7a      	ldr	r2, [pc, #488]	@ (8009888 <DMA_SetConfig+0x228>)
 800969e:	4293      	cmp	r3, r2
 80096a0:	d063      	beq.n	800976a <DMA_SetConfig+0x10a>
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	4a79      	ldr	r2, [pc, #484]	@ (800988c <DMA_SetConfig+0x22c>)
 80096a8:	4293      	cmp	r3, r2
 80096aa:	d05e      	beq.n	800976a <DMA_SetConfig+0x10a>
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	4a77      	ldr	r2, [pc, #476]	@ (8009890 <DMA_SetConfig+0x230>)
 80096b2:	4293      	cmp	r3, r2
 80096b4:	d059      	beq.n	800976a <DMA_SetConfig+0x10a>
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	4a76      	ldr	r2, [pc, #472]	@ (8009894 <DMA_SetConfig+0x234>)
 80096bc:	4293      	cmp	r3, r2
 80096be:	d054      	beq.n	800976a <DMA_SetConfig+0x10a>
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	4a74      	ldr	r2, [pc, #464]	@ (8009898 <DMA_SetConfig+0x238>)
 80096c6:	4293      	cmp	r3, r2
 80096c8:	d04f      	beq.n	800976a <DMA_SetConfig+0x10a>
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	4a73      	ldr	r2, [pc, #460]	@ (800989c <DMA_SetConfig+0x23c>)
 80096d0:	4293      	cmp	r3, r2
 80096d2:	d04a      	beq.n	800976a <DMA_SetConfig+0x10a>
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	4a71      	ldr	r2, [pc, #452]	@ (80098a0 <DMA_SetConfig+0x240>)
 80096da:	4293      	cmp	r3, r2
 80096dc:	d045      	beq.n	800976a <DMA_SetConfig+0x10a>
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	4a70      	ldr	r2, [pc, #448]	@ (80098a4 <DMA_SetConfig+0x244>)
 80096e4:	4293      	cmp	r3, r2
 80096e6:	d040      	beq.n	800976a <DMA_SetConfig+0x10a>
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	4a6e      	ldr	r2, [pc, #440]	@ (80098a8 <DMA_SetConfig+0x248>)
 80096ee:	4293      	cmp	r3, r2
 80096f0:	d03b      	beq.n	800976a <DMA_SetConfig+0x10a>
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	4a6d      	ldr	r2, [pc, #436]	@ (80098ac <DMA_SetConfig+0x24c>)
 80096f8:	4293      	cmp	r3, r2
 80096fa:	d036      	beq.n	800976a <DMA_SetConfig+0x10a>
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	4a6b      	ldr	r2, [pc, #428]	@ (80098b0 <DMA_SetConfig+0x250>)
 8009702:	4293      	cmp	r3, r2
 8009704:	d031      	beq.n	800976a <DMA_SetConfig+0x10a>
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	4a6a      	ldr	r2, [pc, #424]	@ (80098b4 <DMA_SetConfig+0x254>)
 800970c:	4293      	cmp	r3, r2
 800970e:	d02c      	beq.n	800976a <DMA_SetConfig+0x10a>
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	4a68      	ldr	r2, [pc, #416]	@ (80098b8 <DMA_SetConfig+0x258>)
 8009716:	4293      	cmp	r3, r2
 8009718:	d027      	beq.n	800976a <DMA_SetConfig+0x10a>
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	4a67      	ldr	r2, [pc, #412]	@ (80098bc <DMA_SetConfig+0x25c>)
 8009720:	4293      	cmp	r3, r2
 8009722:	d022      	beq.n	800976a <DMA_SetConfig+0x10a>
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	4a65      	ldr	r2, [pc, #404]	@ (80098c0 <DMA_SetConfig+0x260>)
 800972a:	4293      	cmp	r3, r2
 800972c:	d01d      	beq.n	800976a <DMA_SetConfig+0x10a>
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	4a64      	ldr	r2, [pc, #400]	@ (80098c4 <DMA_SetConfig+0x264>)
 8009734:	4293      	cmp	r3, r2
 8009736:	d018      	beq.n	800976a <DMA_SetConfig+0x10a>
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	4a62      	ldr	r2, [pc, #392]	@ (80098c8 <DMA_SetConfig+0x268>)
 800973e:	4293      	cmp	r3, r2
 8009740:	d013      	beq.n	800976a <DMA_SetConfig+0x10a>
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	4a61      	ldr	r2, [pc, #388]	@ (80098cc <DMA_SetConfig+0x26c>)
 8009748:	4293      	cmp	r3, r2
 800974a:	d00e      	beq.n	800976a <DMA_SetConfig+0x10a>
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	4a5f      	ldr	r2, [pc, #380]	@ (80098d0 <DMA_SetConfig+0x270>)
 8009752:	4293      	cmp	r3, r2
 8009754:	d009      	beq.n	800976a <DMA_SetConfig+0x10a>
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	4a5e      	ldr	r2, [pc, #376]	@ (80098d4 <DMA_SetConfig+0x274>)
 800975c:	4293      	cmp	r3, r2
 800975e:	d004      	beq.n	800976a <DMA_SetConfig+0x10a>
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	4a5c      	ldr	r2, [pc, #368]	@ (80098d8 <DMA_SetConfig+0x278>)
 8009766:	4293      	cmp	r3, r2
 8009768:	d101      	bne.n	800976e <DMA_SetConfig+0x10e>
 800976a:	2301      	movs	r3, #1
 800976c:	e000      	b.n	8009770 <DMA_SetConfig+0x110>
 800976e:	2300      	movs	r3, #0
 8009770:	2b00      	cmp	r3, #0
 8009772:	d00d      	beq.n	8009790 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009778:	68fa      	ldr	r2, [r7, #12]
 800977a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800977c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009782:	2b00      	cmp	r3, #0
 8009784:	d004      	beq.n	8009790 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800978a:	68fa      	ldr	r2, [r7, #12]
 800978c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800978e:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	4a39      	ldr	r2, [pc, #228]	@ (800987c <DMA_SetConfig+0x21c>)
 8009796:	4293      	cmp	r3, r2
 8009798:	d04a      	beq.n	8009830 <DMA_SetConfig+0x1d0>
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	4a38      	ldr	r2, [pc, #224]	@ (8009880 <DMA_SetConfig+0x220>)
 80097a0:	4293      	cmp	r3, r2
 80097a2:	d045      	beq.n	8009830 <DMA_SetConfig+0x1d0>
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	4a36      	ldr	r2, [pc, #216]	@ (8009884 <DMA_SetConfig+0x224>)
 80097aa:	4293      	cmp	r3, r2
 80097ac:	d040      	beq.n	8009830 <DMA_SetConfig+0x1d0>
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	4a35      	ldr	r2, [pc, #212]	@ (8009888 <DMA_SetConfig+0x228>)
 80097b4:	4293      	cmp	r3, r2
 80097b6:	d03b      	beq.n	8009830 <DMA_SetConfig+0x1d0>
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	4a33      	ldr	r2, [pc, #204]	@ (800988c <DMA_SetConfig+0x22c>)
 80097be:	4293      	cmp	r3, r2
 80097c0:	d036      	beq.n	8009830 <DMA_SetConfig+0x1d0>
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	4a32      	ldr	r2, [pc, #200]	@ (8009890 <DMA_SetConfig+0x230>)
 80097c8:	4293      	cmp	r3, r2
 80097ca:	d031      	beq.n	8009830 <DMA_SetConfig+0x1d0>
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	4a30      	ldr	r2, [pc, #192]	@ (8009894 <DMA_SetConfig+0x234>)
 80097d2:	4293      	cmp	r3, r2
 80097d4:	d02c      	beq.n	8009830 <DMA_SetConfig+0x1d0>
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	4a2f      	ldr	r2, [pc, #188]	@ (8009898 <DMA_SetConfig+0x238>)
 80097dc:	4293      	cmp	r3, r2
 80097de:	d027      	beq.n	8009830 <DMA_SetConfig+0x1d0>
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	4a2d      	ldr	r2, [pc, #180]	@ (800989c <DMA_SetConfig+0x23c>)
 80097e6:	4293      	cmp	r3, r2
 80097e8:	d022      	beq.n	8009830 <DMA_SetConfig+0x1d0>
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	4a2c      	ldr	r2, [pc, #176]	@ (80098a0 <DMA_SetConfig+0x240>)
 80097f0:	4293      	cmp	r3, r2
 80097f2:	d01d      	beq.n	8009830 <DMA_SetConfig+0x1d0>
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	4a2a      	ldr	r2, [pc, #168]	@ (80098a4 <DMA_SetConfig+0x244>)
 80097fa:	4293      	cmp	r3, r2
 80097fc:	d018      	beq.n	8009830 <DMA_SetConfig+0x1d0>
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	4a29      	ldr	r2, [pc, #164]	@ (80098a8 <DMA_SetConfig+0x248>)
 8009804:	4293      	cmp	r3, r2
 8009806:	d013      	beq.n	8009830 <DMA_SetConfig+0x1d0>
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	4a27      	ldr	r2, [pc, #156]	@ (80098ac <DMA_SetConfig+0x24c>)
 800980e:	4293      	cmp	r3, r2
 8009810:	d00e      	beq.n	8009830 <DMA_SetConfig+0x1d0>
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	4a26      	ldr	r2, [pc, #152]	@ (80098b0 <DMA_SetConfig+0x250>)
 8009818:	4293      	cmp	r3, r2
 800981a:	d009      	beq.n	8009830 <DMA_SetConfig+0x1d0>
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	4a24      	ldr	r2, [pc, #144]	@ (80098b4 <DMA_SetConfig+0x254>)
 8009822:	4293      	cmp	r3, r2
 8009824:	d004      	beq.n	8009830 <DMA_SetConfig+0x1d0>
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	4a23      	ldr	r2, [pc, #140]	@ (80098b8 <DMA_SetConfig+0x258>)
 800982c:	4293      	cmp	r3, r2
 800982e:	d101      	bne.n	8009834 <DMA_SetConfig+0x1d4>
 8009830:	2301      	movs	r3, #1
 8009832:	e000      	b.n	8009836 <DMA_SetConfig+0x1d6>
 8009834:	2300      	movs	r3, #0
 8009836:	2b00      	cmp	r3, #0
 8009838:	d059      	beq.n	80098ee <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800983e:	f003 031f 	and.w	r3, r3, #31
 8009842:	223f      	movs	r2, #63	@ 0x3f
 8009844:	409a      	lsls	r2, r3
 8009846:	697b      	ldr	r3, [r7, #20]
 8009848:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	681a      	ldr	r2, [r3, #0]
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8009858:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	683a      	ldr	r2, [r7, #0]
 8009860:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	689b      	ldr	r3, [r3, #8]
 8009866:	2b40      	cmp	r3, #64	@ 0x40
 8009868:	d138      	bne.n	80098dc <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	687a      	ldr	r2, [r7, #4]
 8009870:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	68ba      	ldr	r2, [r7, #8]
 8009878:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800987a:	e086      	b.n	800998a <DMA_SetConfig+0x32a>
 800987c:	40020010 	.word	0x40020010
 8009880:	40020028 	.word	0x40020028
 8009884:	40020040 	.word	0x40020040
 8009888:	40020058 	.word	0x40020058
 800988c:	40020070 	.word	0x40020070
 8009890:	40020088 	.word	0x40020088
 8009894:	400200a0 	.word	0x400200a0
 8009898:	400200b8 	.word	0x400200b8
 800989c:	40020410 	.word	0x40020410
 80098a0:	40020428 	.word	0x40020428
 80098a4:	40020440 	.word	0x40020440
 80098a8:	40020458 	.word	0x40020458
 80098ac:	40020470 	.word	0x40020470
 80098b0:	40020488 	.word	0x40020488
 80098b4:	400204a0 	.word	0x400204a0
 80098b8:	400204b8 	.word	0x400204b8
 80098bc:	58025408 	.word	0x58025408
 80098c0:	5802541c 	.word	0x5802541c
 80098c4:	58025430 	.word	0x58025430
 80098c8:	58025444 	.word	0x58025444
 80098cc:	58025458 	.word	0x58025458
 80098d0:	5802546c 	.word	0x5802546c
 80098d4:	58025480 	.word	0x58025480
 80098d8:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	68ba      	ldr	r2, [r7, #8]
 80098e2:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	687a      	ldr	r2, [r7, #4]
 80098ea:	60da      	str	r2, [r3, #12]
}
 80098ec:	e04d      	b.n	800998a <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	4a29      	ldr	r2, [pc, #164]	@ (8009998 <DMA_SetConfig+0x338>)
 80098f4:	4293      	cmp	r3, r2
 80098f6:	d022      	beq.n	800993e <DMA_SetConfig+0x2de>
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	4a27      	ldr	r2, [pc, #156]	@ (800999c <DMA_SetConfig+0x33c>)
 80098fe:	4293      	cmp	r3, r2
 8009900:	d01d      	beq.n	800993e <DMA_SetConfig+0x2de>
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	4a26      	ldr	r2, [pc, #152]	@ (80099a0 <DMA_SetConfig+0x340>)
 8009908:	4293      	cmp	r3, r2
 800990a:	d018      	beq.n	800993e <DMA_SetConfig+0x2de>
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	4a24      	ldr	r2, [pc, #144]	@ (80099a4 <DMA_SetConfig+0x344>)
 8009912:	4293      	cmp	r3, r2
 8009914:	d013      	beq.n	800993e <DMA_SetConfig+0x2de>
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	4a23      	ldr	r2, [pc, #140]	@ (80099a8 <DMA_SetConfig+0x348>)
 800991c:	4293      	cmp	r3, r2
 800991e:	d00e      	beq.n	800993e <DMA_SetConfig+0x2de>
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	4a21      	ldr	r2, [pc, #132]	@ (80099ac <DMA_SetConfig+0x34c>)
 8009926:	4293      	cmp	r3, r2
 8009928:	d009      	beq.n	800993e <DMA_SetConfig+0x2de>
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	4a20      	ldr	r2, [pc, #128]	@ (80099b0 <DMA_SetConfig+0x350>)
 8009930:	4293      	cmp	r3, r2
 8009932:	d004      	beq.n	800993e <DMA_SetConfig+0x2de>
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	4a1e      	ldr	r2, [pc, #120]	@ (80099b4 <DMA_SetConfig+0x354>)
 800993a:	4293      	cmp	r3, r2
 800993c:	d101      	bne.n	8009942 <DMA_SetConfig+0x2e2>
 800993e:	2301      	movs	r3, #1
 8009940:	e000      	b.n	8009944 <DMA_SetConfig+0x2e4>
 8009942:	2300      	movs	r3, #0
 8009944:	2b00      	cmp	r3, #0
 8009946:	d020      	beq.n	800998a <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800994c:	f003 031f 	and.w	r3, r3, #31
 8009950:	2201      	movs	r2, #1
 8009952:	409a      	lsls	r2, r3
 8009954:	693b      	ldr	r3, [r7, #16]
 8009956:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	683a      	ldr	r2, [r7, #0]
 800995e:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	689b      	ldr	r3, [r3, #8]
 8009964:	2b40      	cmp	r3, #64	@ 0x40
 8009966:	d108      	bne.n	800997a <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	687a      	ldr	r2, [r7, #4]
 800996e:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	68ba      	ldr	r2, [r7, #8]
 8009976:	60da      	str	r2, [r3, #12]
}
 8009978:	e007      	b.n	800998a <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	68ba      	ldr	r2, [r7, #8]
 8009980:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	687a      	ldr	r2, [r7, #4]
 8009988:	60da      	str	r2, [r3, #12]
}
 800998a:	bf00      	nop
 800998c:	371c      	adds	r7, #28
 800998e:	46bd      	mov	sp, r7
 8009990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009994:	4770      	bx	lr
 8009996:	bf00      	nop
 8009998:	58025408 	.word	0x58025408
 800999c:	5802541c 	.word	0x5802541c
 80099a0:	58025430 	.word	0x58025430
 80099a4:	58025444 	.word	0x58025444
 80099a8:	58025458 	.word	0x58025458
 80099ac:	5802546c 	.word	0x5802546c
 80099b0:	58025480 	.word	0x58025480
 80099b4:	58025494 	.word	0x58025494

080099b8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80099b8:	b480      	push	{r7}
 80099ba:	b085      	sub	sp, #20
 80099bc:	af00      	add	r7, sp, #0
 80099be:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	4a42      	ldr	r2, [pc, #264]	@ (8009ad0 <DMA_CalcBaseAndBitshift+0x118>)
 80099c6:	4293      	cmp	r3, r2
 80099c8:	d04a      	beq.n	8009a60 <DMA_CalcBaseAndBitshift+0xa8>
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	4a41      	ldr	r2, [pc, #260]	@ (8009ad4 <DMA_CalcBaseAndBitshift+0x11c>)
 80099d0:	4293      	cmp	r3, r2
 80099d2:	d045      	beq.n	8009a60 <DMA_CalcBaseAndBitshift+0xa8>
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	4a3f      	ldr	r2, [pc, #252]	@ (8009ad8 <DMA_CalcBaseAndBitshift+0x120>)
 80099da:	4293      	cmp	r3, r2
 80099dc:	d040      	beq.n	8009a60 <DMA_CalcBaseAndBitshift+0xa8>
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	4a3e      	ldr	r2, [pc, #248]	@ (8009adc <DMA_CalcBaseAndBitshift+0x124>)
 80099e4:	4293      	cmp	r3, r2
 80099e6:	d03b      	beq.n	8009a60 <DMA_CalcBaseAndBitshift+0xa8>
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	4a3c      	ldr	r2, [pc, #240]	@ (8009ae0 <DMA_CalcBaseAndBitshift+0x128>)
 80099ee:	4293      	cmp	r3, r2
 80099f0:	d036      	beq.n	8009a60 <DMA_CalcBaseAndBitshift+0xa8>
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	4a3b      	ldr	r2, [pc, #236]	@ (8009ae4 <DMA_CalcBaseAndBitshift+0x12c>)
 80099f8:	4293      	cmp	r3, r2
 80099fa:	d031      	beq.n	8009a60 <DMA_CalcBaseAndBitshift+0xa8>
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	4a39      	ldr	r2, [pc, #228]	@ (8009ae8 <DMA_CalcBaseAndBitshift+0x130>)
 8009a02:	4293      	cmp	r3, r2
 8009a04:	d02c      	beq.n	8009a60 <DMA_CalcBaseAndBitshift+0xa8>
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	4a38      	ldr	r2, [pc, #224]	@ (8009aec <DMA_CalcBaseAndBitshift+0x134>)
 8009a0c:	4293      	cmp	r3, r2
 8009a0e:	d027      	beq.n	8009a60 <DMA_CalcBaseAndBitshift+0xa8>
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	4a36      	ldr	r2, [pc, #216]	@ (8009af0 <DMA_CalcBaseAndBitshift+0x138>)
 8009a16:	4293      	cmp	r3, r2
 8009a18:	d022      	beq.n	8009a60 <DMA_CalcBaseAndBitshift+0xa8>
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	4a35      	ldr	r2, [pc, #212]	@ (8009af4 <DMA_CalcBaseAndBitshift+0x13c>)
 8009a20:	4293      	cmp	r3, r2
 8009a22:	d01d      	beq.n	8009a60 <DMA_CalcBaseAndBitshift+0xa8>
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	4a33      	ldr	r2, [pc, #204]	@ (8009af8 <DMA_CalcBaseAndBitshift+0x140>)
 8009a2a:	4293      	cmp	r3, r2
 8009a2c:	d018      	beq.n	8009a60 <DMA_CalcBaseAndBitshift+0xa8>
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	4a32      	ldr	r2, [pc, #200]	@ (8009afc <DMA_CalcBaseAndBitshift+0x144>)
 8009a34:	4293      	cmp	r3, r2
 8009a36:	d013      	beq.n	8009a60 <DMA_CalcBaseAndBitshift+0xa8>
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	4a30      	ldr	r2, [pc, #192]	@ (8009b00 <DMA_CalcBaseAndBitshift+0x148>)
 8009a3e:	4293      	cmp	r3, r2
 8009a40:	d00e      	beq.n	8009a60 <DMA_CalcBaseAndBitshift+0xa8>
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	4a2f      	ldr	r2, [pc, #188]	@ (8009b04 <DMA_CalcBaseAndBitshift+0x14c>)
 8009a48:	4293      	cmp	r3, r2
 8009a4a:	d009      	beq.n	8009a60 <DMA_CalcBaseAndBitshift+0xa8>
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	4a2d      	ldr	r2, [pc, #180]	@ (8009b08 <DMA_CalcBaseAndBitshift+0x150>)
 8009a52:	4293      	cmp	r3, r2
 8009a54:	d004      	beq.n	8009a60 <DMA_CalcBaseAndBitshift+0xa8>
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	4a2c      	ldr	r2, [pc, #176]	@ (8009b0c <DMA_CalcBaseAndBitshift+0x154>)
 8009a5c:	4293      	cmp	r3, r2
 8009a5e:	d101      	bne.n	8009a64 <DMA_CalcBaseAndBitshift+0xac>
 8009a60:	2301      	movs	r3, #1
 8009a62:	e000      	b.n	8009a66 <DMA_CalcBaseAndBitshift+0xae>
 8009a64:	2300      	movs	r3, #0
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d024      	beq.n	8009ab4 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	b2db      	uxtb	r3, r3
 8009a70:	3b10      	subs	r3, #16
 8009a72:	4a27      	ldr	r2, [pc, #156]	@ (8009b10 <DMA_CalcBaseAndBitshift+0x158>)
 8009a74:	fba2 2303 	umull	r2, r3, r2, r3
 8009a78:	091b      	lsrs	r3, r3, #4
 8009a7a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	f003 0307 	and.w	r3, r3, #7
 8009a82:	4a24      	ldr	r2, [pc, #144]	@ (8009b14 <DMA_CalcBaseAndBitshift+0x15c>)
 8009a84:	5cd3      	ldrb	r3, [r2, r3]
 8009a86:	461a      	mov	r2, r3
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	2b03      	cmp	r3, #3
 8009a90:	d908      	bls.n	8009aa4 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	461a      	mov	r2, r3
 8009a98:	4b1f      	ldr	r3, [pc, #124]	@ (8009b18 <DMA_CalcBaseAndBitshift+0x160>)
 8009a9a:	4013      	ands	r3, r2
 8009a9c:	1d1a      	adds	r2, r3, #4
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	659a      	str	r2, [r3, #88]	@ 0x58
 8009aa2:	e00d      	b.n	8009ac0 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	461a      	mov	r2, r3
 8009aaa:	4b1b      	ldr	r3, [pc, #108]	@ (8009b18 <DMA_CalcBaseAndBitshift+0x160>)
 8009aac:	4013      	ands	r3, r2
 8009aae:	687a      	ldr	r2, [r7, #4]
 8009ab0:	6593      	str	r3, [r2, #88]	@ 0x58
 8009ab2:	e005      	b.n	8009ac0 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8009ac4:	4618      	mov	r0, r3
 8009ac6:	3714      	adds	r7, #20
 8009ac8:	46bd      	mov	sp, r7
 8009aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ace:	4770      	bx	lr
 8009ad0:	40020010 	.word	0x40020010
 8009ad4:	40020028 	.word	0x40020028
 8009ad8:	40020040 	.word	0x40020040
 8009adc:	40020058 	.word	0x40020058
 8009ae0:	40020070 	.word	0x40020070
 8009ae4:	40020088 	.word	0x40020088
 8009ae8:	400200a0 	.word	0x400200a0
 8009aec:	400200b8 	.word	0x400200b8
 8009af0:	40020410 	.word	0x40020410
 8009af4:	40020428 	.word	0x40020428
 8009af8:	40020440 	.word	0x40020440
 8009afc:	40020458 	.word	0x40020458
 8009b00:	40020470 	.word	0x40020470
 8009b04:	40020488 	.word	0x40020488
 8009b08:	400204a0 	.word	0x400204a0
 8009b0c:	400204b8 	.word	0x400204b8
 8009b10:	aaaaaaab 	.word	0xaaaaaaab
 8009b14:	080166a8 	.word	0x080166a8
 8009b18:	fffffc00 	.word	0xfffffc00

08009b1c <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8009b1c:	b480      	push	{r7}
 8009b1e:	b085      	sub	sp, #20
 8009b20:	af00      	add	r7, sp, #0
 8009b22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009b24:	2300      	movs	r3, #0
 8009b26:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	699b      	ldr	r3, [r3, #24]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d120      	bne.n	8009b72 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b34:	2b03      	cmp	r3, #3
 8009b36:	d858      	bhi.n	8009bea <DMA_CheckFifoParam+0xce>
 8009b38:	a201      	add	r2, pc, #4	@ (adr r2, 8009b40 <DMA_CheckFifoParam+0x24>)
 8009b3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b3e:	bf00      	nop
 8009b40:	08009b51 	.word	0x08009b51
 8009b44:	08009b63 	.word	0x08009b63
 8009b48:	08009b51 	.word	0x08009b51
 8009b4c:	08009beb 	.word	0x08009beb
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b54:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d048      	beq.n	8009bee <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8009b5c:	2301      	movs	r3, #1
 8009b5e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009b60:	e045      	b.n	8009bee <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b66:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8009b6a:	d142      	bne.n	8009bf2 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8009b6c:	2301      	movs	r3, #1
 8009b6e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009b70:	e03f      	b.n	8009bf2 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	699b      	ldr	r3, [r3, #24]
 8009b76:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009b7a:	d123      	bne.n	8009bc4 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b80:	2b03      	cmp	r3, #3
 8009b82:	d838      	bhi.n	8009bf6 <DMA_CheckFifoParam+0xda>
 8009b84:	a201      	add	r2, pc, #4	@ (adr r2, 8009b8c <DMA_CheckFifoParam+0x70>)
 8009b86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b8a:	bf00      	nop
 8009b8c:	08009b9d 	.word	0x08009b9d
 8009b90:	08009ba3 	.word	0x08009ba3
 8009b94:	08009b9d 	.word	0x08009b9d
 8009b98:	08009bb5 	.word	0x08009bb5
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8009b9c:	2301      	movs	r3, #1
 8009b9e:	73fb      	strb	r3, [r7, #15]
        break;
 8009ba0:	e030      	b.n	8009c04 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ba6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d025      	beq.n	8009bfa <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8009bae:	2301      	movs	r3, #1
 8009bb0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009bb2:	e022      	b.n	8009bfa <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bb8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8009bbc:	d11f      	bne.n	8009bfe <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8009bbe:	2301      	movs	r3, #1
 8009bc0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009bc2:	e01c      	b.n	8009bfe <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bc8:	2b02      	cmp	r3, #2
 8009bca:	d902      	bls.n	8009bd2 <DMA_CheckFifoParam+0xb6>
 8009bcc:	2b03      	cmp	r3, #3
 8009bce:	d003      	beq.n	8009bd8 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8009bd0:	e018      	b.n	8009c04 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8009bd2:	2301      	movs	r3, #1
 8009bd4:	73fb      	strb	r3, [r7, #15]
        break;
 8009bd6:	e015      	b.n	8009c04 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bdc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d00e      	beq.n	8009c02 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8009be4:	2301      	movs	r3, #1
 8009be6:	73fb      	strb	r3, [r7, #15]
    break;
 8009be8:	e00b      	b.n	8009c02 <DMA_CheckFifoParam+0xe6>
        break;
 8009bea:	bf00      	nop
 8009bec:	e00a      	b.n	8009c04 <DMA_CheckFifoParam+0xe8>
        break;
 8009bee:	bf00      	nop
 8009bf0:	e008      	b.n	8009c04 <DMA_CheckFifoParam+0xe8>
        break;
 8009bf2:	bf00      	nop
 8009bf4:	e006      	b.n	8009c04 <DMA_CheckFifoParam+0xe8>
        break;
 8009bf6:	bf00      	nop
 8009bf8:	e004      	b.n	8009c04 <DMA_CheckFifoParam+0xe8>
        break;
 8009bfa:	bf00      	nop
 8009bfc:	e002      	b.n	8009c04 <DMA_CheckFifoParam+0xe8>
        break;
 8009bfe:	bf00      	nop
 8009c00:	e000      	b.n	8009c04 <DMA_CheckFifoParam+0xe8>
    break;
 8009c02:	bf00      	nop
    }
  }

  return status;
 8009c04:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c06:	4618      	mov	r0, r3
 8009c08:	3714      	adds	r7, #20
 8009c0a:	46bd      	mov	sp, r7
 8009c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c10:	4770      	bx	lr
 8009c12:	bf00      	nop

08009c14 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009c14:	b480      	push	{r7}
 8009c16:	b085      	sub	sp, #20
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	4a38      	ldr	r2, [pc, #224]	@ (8009d08 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8009c28:	4293      	cmp	r3, r2
 8009c2a:	d022      	beq.n	8009c72 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	4a36      	ldr	r2, [pc, #216]	@ (8009d0c <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8009c32:	4293      	cmp	r3, r2
 8009c34:	d01d      	beq.n	8009c72 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	4a35      	ldr	r2, [pc, #212]	@ (8009d10 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8009c3c:	4293      	cmp	r3, r2
 8009c3e:	d018      	beq.n	8009c72 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	4a33      	ldr	r2, [pc, #204]	@ (8009d14 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8009c46:	4293      	cmp	r3, r2
 8009c48:	d013      	beq.n	8009c72 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	4a32      	ldr	r2, [pc, #200]	@ (8009d18 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8009c50:	4293      	cmp	r3, r2
 8009c52:	d00e      	beq.n	8009c72 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	4a30      	ldr	r2, [pc, #192]	@ (8009d1c <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8009c5a:	4293      	cmp	r3, r2
 8009c5c:	d009      	beq.n	8009c72 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	4a2f      	ldr	r2, [pc, #188]	@ (8009d20 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8009c64:	4293      	cmp	r3, r2
 8009c66:	d004      	beq.n	8009c72 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	4a2d      	ldr	r2, [pc, #180]	@ (8009d24 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8009c6e:	4293      	cmp	r3, r2
 8009c70:	d101      	bne.n	8009c76 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8009c72:	2301      	movs	r3, #1
 8009c74:	e000      	b.n	8009c78 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8009c76:	2300      	movs	r3, #0
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d01a      	beq.n	8009cb2 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	b2db      	uxtb	r3, r3
 8009c82:	3b08      	subs	r3, #8
 8009c84:	4a28      	ldr	r2, [pc, #160]	@ (8009d28 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8009c86:	fba2 2303 	umull	r2, r3, r2, r3
 8009c8a:	091b      	lsrs	r3, r3, #4
 8009c8c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8009c8e:	68fa      	ldr	r2, [r7, #12]
 8009c90:	4b26      	ldr	r3, [pc, #152]	@ (8009d2c <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8009c92:	4413      	add	r3, r2
 8009c94:	009b      	lsls	r3, r3, #2
 8009c96:	461a      	mov	r2, r3
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	4a24      	ldr	r2, [pc, #144]	@ (8009d30 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8009ca0:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	f003 031f 	and.w	r3, r3, #31
 8009ca8:	2201      	movs	r2, #1
 8009caa:	409a      	lsls	r2, r3
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8009cb0:	e024      	b.n	8009cfc <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	b2db      	uxtb	r3, r3
 8009cb8:	3b10      	subs	r3, #16
 8009cba:	4a1e      	ldr	r2, [pc, #120]	@ (8009d34 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8009cbc:	fba2 2303 	umull	r2, r3, r2, r3
 8009cc0:	091b      	lsrs	r3, r3, #4
 8009cc2:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8009cc4:	68bb      	ldr	r3, [r7, #8]
 8009cc6:	4a1c      	ldr	r2, [pc, #112]	@ (8009d38 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8009cc8:	4293      	cmp	r3, r2
 8009cca:	d806      	bhi.n	8009cda <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8009ccc:	68bb      	ldr	r3, [r7, #8]
 8009cce:	4a1b      	ldr	r2, [pc, #108]	@ (8009d3c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8009cd0:	4293      	cmp	r3, r2
 8009cd2:	d902      	bls.n	8009cda <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	3308      	adds	r3, #8
 8009cd8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8009cda:	68fa      	ldr	r2, [r7, #12]
 8009cdc:	4b18      	ldr	r3, [pc, #96]	@ (8009d40 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8009cde:	4413      	add	r3, r2
 8009ce0:	009b      	lsls	r3, r3, #2
 8009ce2:	461a      	mov	r2, r3
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	4a16      	ldr	r2, [pc, #88]	@ (8009d44 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8009cec:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	f003 031f 	and.w	r3, r3, #31
 8009cf4:	2201      	movs	r2, #1
 8009cf6:	409a      	lsls	r2, r3
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8009cfc:	bf00      	nop
 8009cfe:	3714      	adds	r7, #20
 8009d00:	46bd      	mov	sp, r7
 8009d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d06:	4770      	bx	lr
 8009d08:	58025408 	.word	0x58025408
 8009d0c:	5802541c 	.word	0x5802541c
 8009d10:	58025430 	.word	0x58025430
 8009d14:	58025444 	.word	0x58025444
 8009d18:	58025458 	.word	0x58025458
 8009d1c:	5802546c 	.word	0x5802546c
 8009d20:	58025480 	.word	0x58025480
 8009d24:	58025494 	.word	0x58025494
 8009d28:	cccccccd 	.word	0xcccccccd
 8009d2c:	16009600 	.word	0x16009600
 8009d30:	58025880 	.word	0x58025880
 8009d34:	aaaaaaab 	.word	0xaaaaaaab
 8009d38:	400204b8 	.word	0x400204b8
 8009d3c:	4002040f 	.word	0x4002040f
 8009d40:	10008200 	.word	0x10008200
 8009d44:	40020880 	.word	0x40020880

08009d48 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009d48:	b480      	push	{r7}
 8009d4a:	b085      	sub	sp, #20
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	685b      	ldr	r3, [r3, #4]
 8009d54:	b2db      	uxtb	r3, r3
 8009d56:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d04a      	beq.n	8009df4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	2b08      	cmp	r3, #8
 8009d62:	d847      	bhi.n	8009df4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	4a25      	ldr	r2, [pc, #148]	@ (8009e00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8009d6a:	4293      	cmp	r3, r2
 8009d6c:	d022      	beq.n	8009db4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	4a24      	ldr	r2, [pc, #144]	@ (8009e04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8009d74:	4293      	cmp	r3, r2
 8009d76:	d01d      	beq.n	8009db4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	4a22      	ldr	r2, [pc, #136]	@ (8009e08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8009d7e:	4293      	cmp	r3, r2
 8009d80:	d018      	beq.n	8009db4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	4a21      	ldr	r2, [pc, #132]	@ (8009e0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8009d88:	4293      	cmp	r3, r2
 8009d8a:	d013      	beq.n	8009db4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	4a1f      	ldr	r2, [pc, #124]	@ (8009e10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8009d92:	4293      	cmp	r3, r2
 8009d94:	d00e      	beq.n	8009db4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	4a1e      	ldr	r2, [pc, #120]	@ (8009e14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8009d9c:	4293      	cmp	r3, r2
 8009d9e:	d009      	beq.n	8009db4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	4a1c      	ldr	r2, [pc, #112]	@ (8009e18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8009da6:	4293      	cmp	r3, r2
 8009da8:	d004      	beq.n	8009db4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	4a1b      	ldr	r2, [pc, #108]	@ (8009e1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8009db0:	4293      	cmp	r3, r2
 8009db2:	d101      	bne.n	8009db8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8009db4:	2301      	movs	r3, #1
 8009db6:	e000      	b.n	8009dba <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8009db8:	2300      	movs	r3, #0
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d00a      	beq.n	8009dd4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8009dbe:	68fa      	ldr	r2, [r7, #12]
 8009dc0:	4b17      	ldr	r3, [pc, #92]	@ (8009e20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8009dc2:	4413      	add	r3, r2
 8009dc4:	009b      	lsls	r3, r3, #2
 8009dc6:	461a      	mov	r2, r3
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	4a15      	ldr	r2, [pc, #84]	@ (8009e24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8009dd0:	671a      	str	r2, [r3, #112]	@ 0x70
 8009dd2:	e009      	b.n	8009de8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8009dd4:	68fa      	ldr	r2, [r7, #12]
 8009dd6:	4b14      	ldr	r3, [pc, #80]	@ (8009e28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8009dd8:	4413      	add	r3, r2
 8009dda:	009b      	lsls	r3, r3, #2
 8009ddc:	461a      	mov	r2, r3
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	4a11      	ldr	r2, [pc, #68]	@ (8009e2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8009de6:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	3b01      	subs	r3, #1
 8009dec:	2201      	movs	r2, #1
 8009dee:	409a      	lsls	r2, r3
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8009df4:	bf00      	nop
 8009df6:	3714      	adds	r7, #20
 8009df8:	46bd      	mov	sp, r7
 8009dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dfe:	4770      	bx	lr
 8009e00:	58025408 	.word	0x58025408
 8009e04:	5802541c 	.word	0x5802541c
 8009e08:	58025430 	.word	0x58025430
 8009e0c:	58025444 	.word	0x58025444
 8009e10:	58025458 	.word	0x58025458
 8009e14:	5802546c 	.word	0x5802546c
 8009e18:	58025480 	.word	0x58025480
 8009e1c:	58025494 	.word	0x58025494
 8009e20:	1600963f 	.word	0x1600963f
 8009e24:	58025940 	.word	0x58025940
 8009e28:	1000823f 	.word	0x1000823f
 8009e2c:	40020940 	.word	0x40020940

08009e30 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8009e30:	b480      	push	{r7}
 8009e32:	b089      	sub	sp, #36	@ 0x24
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
 8009e38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8009e3a:	2300      	movs	r3, #0
 8009e3c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8009e3e:	4b89      	ldr	r3, [pc, #548]	@ (800a064 <HAL_GPIO_Init+0x234>)
 8009e40:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8009e42:	e194      	b.n	800a16e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8009e44:	683b      	ldr	r3, [r7, #0]
 8009e46:	681a      	ldr	r2, [r3, #0]
 8009e48:	2101      	movs	r1, #1
 8009e4a:	69fb      	ldr	r3, [r7, #28]
 8009e4c:	fa01 f303 	lsl.w	r3, r1, r3
 8009e50:	4013      	ands	r3, r2
 8009e52:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8009e54:	693b      	ldr	r3, [r7, #16]
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	f000 8186 	beq.w	800a168 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8009e5c:	683b      	ldr	r3, [r7, #0]
 8009e5e:	685b      	ldr	r3, [r3, #4]
 8009e60:	f003 0303 	and.w	r3, r3, #3
 8009e64:	2b01      	cmp	r3, #1
 8009e66:	d005      	beq.n	8009e74 <HAL_GPIO_Init+0x44>
 8009e68:	683b      	ldr	r3, [r7, #0]
 8009e6a:	685b      	ldr	r3, [r3, #4]
 8009e6c:	f003 0303 	and.w	r3, r3, #3
 8009e70:	2b02      	cmp	r3, #2
 8009e72:	d130      	bne.n	8009ed6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	689b      	ldr	r3, [r3, #8]
 8009e78:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8009e7a:	69fb      	ldr	r3, [r7, #28]
 8009e7c:	005b      	lsls	r3, r3, #1
 8009e7e:	2203      	movs	r2, #3
 8009e80:	fa02 f303 	lsl.w	r3, r2, r3
 8009e84:	43db      	mvns	r3, r3
 8009e86:	69ba      	ldr	r2, [r7, #24]
 8009e88:	4013      	ands	r3, r2
 8009e8a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8009e8c:	683b      	ldr	r3, [r7, #0]
 8009e8e:	68da      	ldr	r2, [r3, #12]
 8009e90:	69fb      	ldr	r3, [r7, #28]
 8009e92:	005b      	lsls	r3, r3, #1
 8009e94:	fa02 f303 	lsl.w	r3, r2, r3
 8009e98:	69ba      	ldr	r2, [r7, #24]
 8009e9a:	4313      	orrs	r3, r2
 8009e9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	69ba      	ldr	r2, [r7, #24]
 8009ea2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	685b      	ldr	r3, [r3, #4]
 8009ea8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8009eaa:	2201      	movs	r2, #1
 8009eac:	69fb      	ldr	r3, [r7, #28]
 8009eae:	fa02 f303 	lsl.w	r3, r2, r3
 8009eb2:	43db      	mvns	r3, r3
 8009eb4:	69ba      	ldr	r2, [r7, #24]
 8009eb6:	4013      	ands	r3, r2
 8009eb8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009eba:	683b      	ldr	r3, [r7, #0]
 8009ebc:	685b      	ldr	r3, [r3, #4]
 8009ebe:	091b      	lsrs	r3, r3, #4
 8009ec0:	f003 0201 	and.w	r2, r3, #1
 8009ec4:	69fb      	ldr	r3, [r7, #28]
 8009ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8009eca:	69ba      	ldr	r2, [r7, #24]
 8009ecc:	4313      	orrs	r3, r2
 8009ece:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	69ba      	ldr	r2, [r7, #24]
 8009ed4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8009ed6:	683b      	ldr	r3, [r7, #0]
 8009ed8:	685b      	ldr	r3, [r3, #4]
 8009eda:	f003 0303 	and.w	r3, r3, #3
 8009ede:	2b03      	cmp	r3, #3
 8009ee0:	d017      	beq.n	8009f12 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	68db      	ldr	r3, [r3, #12]
 8009ee6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8009ee8:	69fb      	ldr	r3, [r7, #28]
 8009eea:	005b      	lsls	r3, r3, #1
 8009eec:	2203      	movs	r2, #3
 8009eee:	fa02 f303 	lsl.w	r3, r2, r3
 8009ef2:	43db      	mvns	r3, r3
 8009ef4:	69ba      	ldr	r2, [r7, #24]
 8009ef6:	4013      	ands	r3, r2
 8009ef8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8009efa:	683b      	ldr	r3, [r7, #0]
 8009efc:	689a      	ldr	r2, [r3, #8]
 8009efe:	69fb      	ldr	r3, [r7, #28]
 8009f00:	005b      	lsls	r3, r3, #1
 8009f02:	fa02 f303 	lsl.w	r3, r2, r3
 8009f06:	69ba      	ldr	r2, [r7, #24]
 8009f08:	4313      	orrs	r3, r2
 8009f0a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	69ba      	ldr	r2, [r7, #24]
 8009f10:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009f12:	683b      	ldr	r3, [r7, #0]
 8009f14:	685b      	ldr	r3, [r3, #4]
 8009f16:	f003 0303 	and.w	r3, r3, #3
 8009f1a:	2b02      	cmp	r3, #2
 8009f1c:	d123      	bne.n	8009f66 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8009f1e:	69fb      	ldr	r3, [r7, #28]
 8009f20:	08da      	lsrs	r2, r3, #3
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	3208      	adds	r2, #8
 8009f26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8009f2c:	69fb      	ldr	r3, [r7, #28]
 8009f2e:	f003 0307 	and.w	r3, r3, #7
 8009f32:	009b      	lsls	r3, r3, #2
 8009f34:	220f      	movs	r2, #15
 8009f36:	fa02 f303 	lsl.w	r3, r2, r3
 8009f3a:	43db      	mvns	r3, r3
 8009f3c:	69ba      	ldr	r2, [r7, #24]
 8009f3e:	4013      	ands	r3, r2
 8009f40:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8009f42:	683b      	ldr	r3, [r7, #0]
 8009f44:	691a      	ldr	r2, [r3, #16]
 8009f46:	69fb      	ldr	r3, [r7, #28]
 8009f48:	f003 0307 	and.w	r3, r3, #7
 8009f4c:	009b      	lsls	r3, r3, #2
 8009f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8009f52:	69ba      	ldr	r2, [r7, #24]
 8009f54:	4313      	orrs	r3, r2
 8009f56:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8009f58:	69fb      	ldr	r3, [r7, #28]
 8009f5a:	08da      	lsrs	r2, r3, #3
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	3208      	adds	r2, #8
 8009f60:	69b9      	ldr	r1, [r7, #24]
 8009f62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8009f6c:	69fb      	ldr	r3, [r7, #28]
 8009f6e:	005b      	lsls	r3, r3, #1
 8009f70:	2203      	movs	r2, #3
 8009f72:	fa02 f303 	lsl.w	r3, r2, r3
 8009f76:	43db      	mvns	r3, r3
 8009f78:	69ba      	ldr	r2, [r7, #24]
 8009f7a:	4013      	ands	r3, r2
 8009f7c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8009f7e:	683b      	ldr	r3, [r7, #0]
 8009f80:	685b      	ldr	r3, [r3, #4]
 8009f82:	f003 0203 	and.w	r2, r3, #3
 8009f86:	69fb      	ldr	r3, [r7, #28]
 8009f88:	005b      	lsls	r3, r3, #1
 8009f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8009f8e:	69ba      	ldr	r2, [r7, #24]
 8009f90:	4313      	orrs	r3, r2
 8009f92:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	69ba      	ldr	r2, [r7, #24]
 8009f98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8009f9a:	683b      	ldr	r3, [r7, #0]
 8009f9c:	685b      	ldr	r3, [r3, #4]
 8009f9e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	f000 80e0 	beq.w	800a168 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009fa8:	4b2f      	ldr	r3, [pc, #188]	@ (800a068 <HAL_GPIO_Init+0x238>)
 8009faa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009fae:	4a2e      	ldr	r2, [pc, #184]	@ (800a068 <HAL_GPIO_Init+0x238>)
 8009fb0:	f043 0302 	orr.w	r3, r3, #2
 8009fb4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8009fb8:	4b2b      	ldr	r3, [pc, #172]	@ (800a068 <HAL_GPIO_Init+0x238>)
 8009fba:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009fbe:	f003 0302 	and.w	r3, r3, #2
 8009fc2:	60fb      	str	r3, [r7, #12]
 8009fc4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8009fc6:	4a29      	ldr	r2, [pc, #164]	@ (800a06c <HAL_GPIO_Init+0x23c>)
 8009fc8:	69fb      	ldr	r3, [r7, #28]
 8009fca:	089b      	lsrs	r3, r3, #2
 8009fcc:	3302      	adds	r3, #2
 8009fce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009fd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8009fd4:	69fb      	ldr	r3, [r7, #28]
 8009fd6:	f003 0303 	and.w	r3, r3, #3
 8009fda:	009b      	lsls	r3, r3, #2
 8009fdc:	220f      	movs	r2, #15
 8009fde:	fa02 f303 	lsl.w	r3, r2, r3
 8009fe2:	43db      	mvns	r3, r3
 8009fe4:	69ba      	ldr	r2, [r7, #24]
 8009fe6:	4013      	ands	r3, r2
 8009fe8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	4a20      	ldr	r2, [pc, #128]	@ (800a070 <HAL_GPIO_Init+0x240>)
 8009fee:	4293      	cmp	r3, r2
 8009ff0:	d052      	beq.n	800a098 <HAL_GPIO_Init+0x268>
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	4a1f      	ldr	r2, [pc, #124]	@ (800a074 <HAL_GPIO_Init+0x244>)
 8009ff6:	4293      	cmp	r3, r2
 8009ff8:	d031      	beq.n	800a05e <HAL_GPIO_Init+0x22e>
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	4a1e      	ldr	r2, [pc, #120]	@ (800a078 <HAL_GPIO_Init+0x248>)
 8009ffe:	4293      	cmp	r3, r2
 800a000:	d02b      	beq.n	800a05a <HAL_GPIO_Init+0x22a>
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	4a1d      	ldr	r2, [pc, #116]	@ (800a07c <HAL_GPIO_Init+0x24c>)
 800a006:	4293      	cmp	r3, r2
 800a008:	d025      	beq.n	800a056 <HAL_GPIO_Init+0x226>
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	4a1c      	ldr	r2, [pc, #112]	@ (800a080 <HAL_GPIO_Init+0x250>)
 800a00e:	4293      	cmp	r3, r2
 800a010:	d01f      	beq.n	800a052 <HAL_GPIO_Init+0x222>
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	4a1b      	ldr	r2, [pc, #108]	@ (800a084 <HAL_GPIO_Init+0x254>)
 800a016:	4293      	cmp	r3, r2
 800a018:	d019      	beq.n	800a04e <HAL_GPIO_Init+0x21e>
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	4a1a      	ldr	r2, [pc, #104]	@ (800a088 <HAL_GPIO_Init+0x258>)
 800a01e:	4293      	cmp	r3, r2
 800a020:	d013      	beq.n	800a04a <HAL_GPIO_Init+0x21a>
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	4a19      	ldr	r2, [pc, #100]	@ (800a08c <HAL_GPIO_Init+0x25c>)
 800a026:	4293      	cmp	r3, r2
 800a028:	d00d      	beq.n	800a046 <HAL_GPIO_Init+0x216>
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	4a18      	ldr	r2, [pc, #96]	@ (800a090 <HAL_GPIO_Init+0x260>)
 800a02e:	4293      	cmp	r3, r2
 800a030:	d007      	beq.n	800a042 <HAL_GPIO_Init+0x212>
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	4a17      	ldr	r2, [pc, #92]	@ (800a094 <HAL_GPIO_Init+0x264>)
 800a036:	4293      	cmp	r3, r2
 800a038:	d101      	bne.n	800a03e <HAL_GPIO_Init+0x20e>
 800a03a:	2309      	movs	r3, #9
 800a03c:	e02d      	b.n	800a09a <HAL_GPIO_Init+0x26a>
 800a03e:	230a      	movs	r3, #10
 800a040:	e02b      	b.n	800a09a <HAL_GPIO_Init+0x26a>
 800a042:	2308      	movs	r3, #8
 800a044:	e029      	b.n	800a09a <HAL_GPIO_Init+0x26a>
 800a046:	2307      	movs	r3, #7
 800a048:	e027      	b.n	800a09a <HAL_GPIO_Init+0x26a>
 800a04a:	2306      	movs	r3, #6
 800a04c:	e025      	b.n	800a09a <HAL_GPIO_Init+0x26a>
 800a04e:	2305      	movs	r3, #5
 800a050:	e023      	b.n	800a09a <HAL_GPIO_Init+0x26a>
 800a052:	2304      	movs	r3, #4
 800a054:	e021      	b.n	800a09a <HAL_GPIO_Init+0x26a>
 800a056:	2303      	movs	r3, #3
 800a058:	e01f      	b.n	800a09a <HAL_GPIO_Init+0x26a>
 800a05a:	2302      	movs	r3, #2
 800a05c:	e01d      	b.n	800a09a <HAL_GPIO_Init+0x26a>
 800a05e:	2301      	movs	r3, #1
 800a060:	e01b      	b.n	800a09a <HAL_GPIO_Init+0x26a>
 800a062:	bf00      	nop
 800a064:	58000080 	.word	0x58000080
 800a068:	58024400 	.word	0x58024400
 800a06c:	58000400 	.word	0x58000400
 800a070:	58020000 	.word	0x58020000
 800a074:	58020400 	.word	0x58020400
 800a078:	58020800 	.word	0x58020800
 800a07c:	58020c00 	.word	0x58020c00
 800a080:	58021000 	.word	0x58021000
 800a084:	58021400 	.word	0x58021400
 800a088:	58021800 	.word	0x58021800
 800a08c:	58021c00 	.word	0x58021c00
 800a090:	58022000 	.word	0x58022000
 800a094:	58022400 	.word	0x58022400
 800a098:	2300      	movs	r3, #0
 800a09a:	69fa      	ldr	r2, [r7, #28]
 800a09c:	f002 0203 	and.w	r2, r2, #3
 800a0a0:	0092      	lsls	r2, r2, #2
 800a0a2:	4093      	lsls	r3, r2
 800a0a4:	69ba      	ldr	r2, [r7, #24]
 800a0a6:	4313      	orrs	r3, r2
 800a0a8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a0aa:	4938      	ldr	r1, [pc, #224]	@ (800a18c <HAL_GPIO_Init+0x35c>)
 800a0ac:	69fb      	ldr	r3, [r7, #28]
 800a0ae:	089b      	lsrs	r3, r3, #2
 800a0b0:	3302      	adds	r3, #2
 800a0b2:	69ba      	ldr	r2, [r7, #24]
 800a0b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a0b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a0c0:	693b      	ldr	r3, [r7, #16]
 800a0c2:	43db      	mvns	r3, r3
 800a0c4:	69ba      	ldr	r2, [r7, #24]
 800a0c6:	4013      	ands	r3, r2
 800a0c8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800a0ca:	683b      	ldr	r3, [r7, #0]
 800a0cc:	685b      	ldr	r3, [r3, #4]
 800a0ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d003      	beq.n	800a0de <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800a0d6:	69ba      	ldr	r2, [r7, #24]
 800a0d8:	693b      	ldr	r3, [r7, #16]
 800a0da:	4313      	orrs	r3, r2
 800a0dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800a0de:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a0e2:	69bb      	ldr	r3, [r7, #24]
 800a0e4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800a0e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a0ea:	685b      	ldr	r3, [r3, #4]
 800a0ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a0ee:	693b      	ldr	r3, [r7, #16]
 800a0f0:	43db      	mvns	r3, r3
 800a0f2:	69ba      	ldr	r2, [r7, #24]
 800a0f4:	4013      	ands	r3, r2
 800a0f6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800a0f8:	683b      	ldr	r3, [r7, #0]
 800a0fa:	685b      	ldr	r3, [r3, #4]
 800a0fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a100:	2b00      	cmp	r3, #0
 800a102:	d003      	beq.n	800a10c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800a104:	69ba      	ldr	r2, [r7, #24]
 800a106:	693b      	ldr	r3, [r7, #16]
 800a108:	4313      	orrs	r3, r2
 800a10a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800a10c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a110:	69bb      	ldr	r3, [r7, #24]
 800a112:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800a114:	697b      	ldr	r3, [r7, #20]
 800a116:	685b      	ldr	r3, [r3, #4]
 800a118:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a11a:	693b      	ldr	r3, [r7, #16]
 800a11c:	43db      	mvns	r3, r3
 800a11e:	69ba      	ldr	r2, [r7, #24]
 800a120:	4013      	ands	r3, r2
 800a122:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800a124:	683b      	ldr	r3, [r7, #0]
 800a126:	685b      	ldr	r3, [r3, #4]
 800a128:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d003      	beq.n	800a138 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800a130:	69ba      	ldr	r2, [r7, #24]
 800a132:	693b      	ldr	r3, [r7, #16]
 800a134:	4313      	orrs	r3, r2
 800a136:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800a138:	697b      	ldr	r3, [r7, #20]
 800a13a:	69ba      	ldr	r2, [r7, #24]
 800a13c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800a13e:	697b      	ldr	r3, [r7, #20]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a144:	693b      	ldr	r3, [r7, #16]
 800a146:	43db      	mvns	r3, r3
 800a148:	69ba      	ldr	r2, [r7, #24]
 800a14a:	4013      	ands	r3, r2
 800a14c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800a14e:	683b      	ldr	r3, [r7, #0]
 800a150:	685b      	ldr	r3, [r3, #4]
 800a152:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a156:	2b00      	cmp	r3, #0
 800a158:	d003      	beq.n	800a162 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800a15a:	69ba      	ldr	r2, [r7, #24]
 800a15c:	693b      	ldr	r3, [r7, #16]
 800a15e:	4313      	orrs	r3, r2
 800a160:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800a162:	697b      	ldr	r3, [r7, #20]
 800a164:	69ba      	ldr	r2, [r7, #24]
 800a166:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800a168:	69fb      	ldr	r3, [r7, #28]
 800a16a:	3301      	adds	r3, #1
 800a16c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800a16e:	683b      	ldr	r3, [r7, #0]
 800a170:	681a      	ldr	r2, [r3, #0]
 800a172:	69fb      	ldr	r3, [r7, #28]
 800a174:	fa22 f303 	lsr.w	r3, r2, r3
 800a178:	2b00      	cmp	r3, #0
 800a17a:	f47f ae63 	bne.w	8009e44 <HAL_GPIO_Init+0x14>
  }
}
 800a17e:	bf00      	nop
 800a180:	bf00      	nop
 800a182:	3724      	adds	r7, #36	@ 0x24
 800a184:	46bd      	mov	sp, r7
 800a186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a18a:	4770      	bx	lr
 800a18c:	58000400 	.word	0x58000400

0800a190 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a190:	b480      	push	{r7}
 800a192:	b083      	sub	sp, #12
 800a194:	af00      	add	r7, sp, #0
 800a196:	6078      	str	r0, [r7, #4]
 800a198:	460b      	mov	r3, r1
 800a19a:	807b      	strh	r3, [r7, #2]
 800a19c:	4613      	mov	r3, r2
 800a19e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800a1a0:	787b      	ldrb	r3, [r7, #1]
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d003      	beq.n	800a1ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800a1a6:	887a      	ldrh	r2, [r7, #2]
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800a1ac:	e003      	b.n	800a1b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800a1ae:	887b      	ldrh	r3, [r7, #2]
 800a1b0:	041a      	lsls	r2, r3, #16
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	619a      	str	r2, [r3, #24]
}
 800a1b6:	bf00      	nop
 800a1b8:	370c      	adds	r7, #12
 800a1ba:	46bd      	mov	sp, r7
 800a1bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c0:	4770      	bx	lr
	...

0800a1c4 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800a1c4:	b580      	push	{r7, lr}
 800a1c6:	b084      	sub	sp, #16
 800a1c8:	af00      	add	r7, sp, #0
 800a1ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800a1cc:	4b19      	ldr	r3, [pc, #100]	@ (800a234 <HAL_PWREx_ConfigSupply+0x70>)
 800a1ce:	68db      	ldr	r3, [r3, #12]
 800a1d0:	f003 0304 	and.w	r3, r3, #4
 800a1d4:	2b04      	cmp	r3, #4
 800a1d6:	d00a      	beq.n	800a1ee <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800a1d8:	4b16      	ldr	r3, [pc, #88]	@ (800a234 <HAL_PWREx_ConfigSupply+0x70>)
 800a1da:	68db      	ldr	r3, [r3, #12]
 800a1dc:	f003 0307 	and.w	r3, r3, #7
 800a1e0:	687a      	ldr	r2, [r7, #4]
 800a1e2:	429a      	cmp	r2, r3
 800a1e4:	d001      	beq.n	800a1ea <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800a1e6:	2301      	movs	r3, #1
 800a1e8:	e01f      	b.n	800a22a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800a1ea:	2300      	movs	r3, #0
 800a1ec:	e01d      	b.n	800a22a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800a1ee:	4b11      	ldr	r3, [pc, #68]	@ (800a234 <HAL_PWREx_ConfigSupply+0x70>)
 800a1f0:	68db      	ldr	r3, [r3, #12]
 800a1f2:	f023 0207 	bic.w	r2, r3, #7
 800a1f6:	490f      	ldr	r1, [pc, #60]	@ (800a234 <HAL_PWREx_ConfigSupply+0x70>)
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	4313      	orrs	r3, r2
 800a1fc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800a1fe:	f7fb f969 	bl	80054d4 <HAL_GetTick>
 800a202:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a204:	e009      	b.n	800a21a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800a206:	f7fb f965 	bl	80054d4 <HAL_GetTick>
 800a20a:	4602      	mov	r2, r0
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	1ad3      	subs	r3, r2, r3
 800a210:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a214:	d901      	bls.n	800a21a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800a216:	2301      	movs	r3, #1
 800a218:	e007      	b.n	800a22a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a21a:	4b06      	ldr	r3, [pc, #24]	@ (800a234 <HAL_PWREx_ConfigSupply+0x70>)
 800a21c:	685b      	ldr	r3, [r3, #4]
 800a21e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a222:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a226:	d1ee      	bne.n	800a206 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800a228:	2300      	movs	r3, #0
}
 800a22a:	4618      	mov	r0, r3
 800a22c:	3710      	adds	r7, #16
 800a22e:	46bd      	mov	sp, r7
 800a230:	bd80      	pop	{r7, pc}
 800a232:	bf00      	nop
 800a234:	58024800 	.word	0x58024800

0800a238 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a238:	b580      	push	{r7, lr}
 800a23a:	b08c      	sub	sp, #48	@ 0x30
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	2b00      	cmp	r3, #0
 800a244:	d102      	bne.n	800a24c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800a246:	2301      	movs	r3, #1
 800a248:	f000 bc48 	b.w	800aadc <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	f003 0301 	and.w	r3, r3, #1
 800a254:	2b00      	cmp	r3, #0
 800a256:	f000 8088 	beq.w	800a36a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a25a:	4b99      	ldr	r3, [pc, #612]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a25c:	691b      	ldr	r3, [r3, #16]
 800a25e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a262:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a264:	4b96      	ldr	r3, [pc, #600]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a266:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a268:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800a26a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a26c:	2b10      	cmp	r3, #16
 800a26e:	d007      	beq.n	800a280 <HAL_RCC_OscConfig+0x48>
 800a270:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a272:	2b18      	cmp	r3, #24
 800a274:	d111      	bne.n	800a29a <HAL_RCC_OscConfig+0x62>
 800a276:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a278:	f003 0303 	and.w	r3, r3, #3
 800a27c:	2b02      	cmp	r3, #2
 800a27e:	d10c      	bne.n	800a29a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a280:	4b8f      	ldr	r3, [pc, #572]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d06d      	beq.n	800a368 <HAL_RCC_OscConfig+0x130>
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	685b      	ldr	r3, [r3, #4]
 800a290:	2b00      	cmp	r3, #0
 800a292:	d169      	bne.n	800a368 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800a294:	2301      	movs	r3, #1
 800a296:	f000 bc21 	b.w	800aadc <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	685b      	ldr	r3, [r3, #4]
 800a29e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a2a2:	d106      	bne.n	800a2b2 <HAL_RCC_OscConfig+0x7a>
 800a2a4:	4b86      	ldr	r3, [pc, #536]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	4a85      	ldr	r2, [pc, #532]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a2aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a2ae:	6013      	str	r3, [r2, #0]
 800a2b0:	e02e      	b.n	800a310 <HAL_RCC_OscConfig+0xd8>
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	685b      	ldr	r3, [r3, #4]
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d10c      	bne.n	800a2d4 <HAL_RCC_OscConfig+0x9c>
 800a2ba:	4b81      	ldr	r3, [pc, #516]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	4a80      	ldr	r2, [pc, #512]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a2c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a2c4:	6013      	str	r3, [r2, #0]
 800a2c6:	4b7e      	ldr	r3, [pc, #504]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	4a7d      	ldr	r2, [pc, #500]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a2cc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a2d0:	6013      	str	r3, [r2, #0]
 800a2d2:	e01d      	b.n	800a310 <HAL_RCC_OscConfig+0xd8>
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	685b      	ldr	r3, [r3, #4]
 800a2d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a2dc:	d10c      	bne.n	800a2f8 <HAL_RCC_OscConfig+0xc0>
 800a2de:	4b78      	ldr	r3, [pc, #480]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	4a77      	ldr	r2, [pc, #476]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a2e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a2e8:	6013      	str	r3, [r2, #0]
 800a2ea:	4b75      	ldr	r3, [pc, #468]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	4a74      	ldr	r2, [pc, #464]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a2f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a2f4:	6013      	str	r3, [r2, #0]
 800a2f6:	e00b      	b.n	800a310 <HAL_RCC_OscConfig+0xd8>
 800a2f8:	4b71      	ldr	r3, [pc, #452]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	4a70      	ldr	r2, [pc, #448]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a2fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a302:	6013      	str	r3, [r2, #0]
 800a304:	4b6e      	ldr	r3, [pc, #440]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	4a6d      	ldr	r2, [pc, #436]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a30a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a30e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	685b      	ldr	r3, [r3, #4]
 800a314:	2b00      	cmp	r3, #0
 800a316:	d013      	beq.n	800a340 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a318:	f7fb f8dc 	bl	80054d4 <HAL_GetTick>
 800a31c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a31e:	e008      	b.n	800a332 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a320:	f7fb f8d8 	bl	80054d4 <HAL_GetTick>
 800a324:	4602      	mov	r2, r0
 800a326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a328:	1ad3      	subs	r3, r2, r3
 800a32a:	2b64      	cmp	r3, #100	@ 0x64
 800a32c:	d901      	bls.n	800a332 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a32e:	2303      	movs	r3, #3
 800a330:	e3d4      	b.n	800aadc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a332:	4b63      	ldr	r3, [pc, #396]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d0f0      	beq.n	800a320 <HAL_RCC_OscConfig+0xe8>
 800a33e:	e014      	b.n	800a36a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a340:	f7fb f8c8 	bl	80054d4 <HAL_GetTick>
 800a344:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a346:	e008      	b.n	800a35a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a348:	f7fb f8c4 	bl	80054d4 <HAL_GetTick>
 800a34c:	4602      	mov	r2, r0
 800a34e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a350:	1ad3      	subs	r3, r2, r3
 800a352:	2b64      	cmp	r3, #100	@ 0x64
 800a354:	d901      	bls.n	800a35a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800a356:	2303      	movs	r3, #3
 800a358:	e3c0      	b.n	800aadc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a35a:	4b59      	ldr	r3, [pc, #356]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a362:	2b00      	cmp	r3, #0
 800a364:	d1f0      	bne.n	800a348 <HAL_RCC_OscConfig+0x110>
 800a366:	e000      	b.n	800a36a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a368:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	f003 0302 	and.w	r3, r3, #2
 800a372:	2b00      	cmp	r3, #0
 800a374:	f000 80ca 	beq.w	800a50c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a378:	4b51      	ldr	r3, [pc, #324]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a37a:	691b      	ldr	r3, [r3, #16]
 800a37c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a380:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a382:	4b4f      	ldr	r3, [pc, #316]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a384:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a386:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800a388:	6a3b      	ldr	r3, [r7, #32]
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d007      	beq.n	800a39e <HAL_RCC_OscConfig+0x166>
 800a38e:	6a3b      	ldr	r3, [r7, #32]
 800a390:	2b18      	cmp	r3, #24
 800a392:	d156      	bne.n	800a442 <HAL_RCC_OscConfig+0x20a>
 800a394:	69fb      	ldr	r3, [r7, #28]
 800a396:	f003 0303 	and.w	r3, r3, #3
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d151      	bne.n	800a442 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a39e:	4b48      	ldr	r3, [pc, #288]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	f003 0304 	and.w	r3, r3, #4
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d005      	beq.n	800a3b6 <HAL_RCC_OscConfig+0x17e>
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	68db      	ldr	r3, [r3, #12]
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d101      	bne.n	800a3b6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800a3b2:	2301      	movs	r3, #1
 800a3b4:	e392      	b.n	800aadc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a3b6:	4b42      	ldr	r3, [pc, #264]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	f023 0219 	bic.w	r2, r3, #25
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	68db      	ldr	r3, [r3, #12]
 800a3c2:	493f      	ldr	r1, [pc, #252]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a3c4:	4313      	orrs	r3, r2
 800a3c6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a3c8:	f7fb f884 	bl	80054d4 <HAL_GetTick>
 800a3cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a3ce:	e008      	b.n	800a3e2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a3d0:	f7fb f880 	bl	80054d4 <HAL_GetTick>
 800a3d4:	4602      	mov	r2, r0
 800a3d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3d8:	1ad3      	subs	r3, r2, r3
 800a3da:	2b02      	cmp	r3, #2
 800a3dc:	d901      	bls.n	800a3e2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800a3de:	2303      	movs	r3, #3
 800a3e0:	e37c      	b.n	800aadc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a3e2:	4b37      	ldr	r3, [pc, #220]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	f003 0304 	and.w	r3, r3, #4
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d0f0      	beq.n	800a3d0 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a3ee:	f7fb f8a1 	bl	8005534 <HAL_GetREVID>
 800a3f2:	4603      	mov	r3, r0
 800a3f4:	f241 0203 	movw	r2, #4099	@ 0x1003
 800a3f8:	4293      	cmp	r3, r2
 800a3fa:	d817      	bhi.n	800a42c <HAL_RCC_OscConfig+0x1f4>
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	691b      	ldr	r3, [r3, #16]
 800a400:	2b40      	cmp	r3, #64	@ 0x40
 800a402:	d108      	bne.n	800a416 <HAL_RCC_OscConfig+0x1de>
 800a404:	4b2e      	ldr	r3, [pc, #184]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a406:	685b      	ldr	r3, [r3, #4]
 800a408:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800a40c:	4a2c      	ldr	r2, [pc, #176]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a40e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a412:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a414:	e07a      	b.n	800a50c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a416:	4b2a      	ldr	r3, [pc, #168]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a418:	685b      	ldr	r3, [r3, #4]
 800a41a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	691b      	ldr	r3, [r3, #16]
 800a422:	031b      	lsls	r3, r3, #12
 800a424:	4926      	ldr	r1, [pc, #152]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a426:	4313      	orrs	r3, r2
 800a428:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a42a:	e06f      	b.n	800a50c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a42c:	4b24      	ldr	r3, [pc, #144]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a42e:	685b      	ldr	r3, [r3, #4]
 800a430:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	691b      	ldr	r3, [r3, #16]
 800a438:	061b      	lsls	r3, r3, #24
 800a43a:	4921      	ldr	r1, [pc, #132]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a43c:	4313      	orrs	r3, r2
 800a43e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a440:	e064      	b.n	800a50c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	68db      	ldr	r3, [r3, #12]
 800a446:	2b00      	cmp	r3, #0
 800a448:	d047      	beq.n	800a4da <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a44a:	4b1d      	ldr	r3, [pc, #116]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	f023 0219 	bic.w	r2, r3, #25
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	68db      	ldr	r3, [r3, #12]
 800a456:	491a      	ldr	r1, [pc, #104]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a458:	4313      	orrs	r3, r2
 800a45a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a45c:	f7fb f83a 	bl	80054d4 <HAL_GetTick>
 800a460:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a462:	e008      	b.n	800a476 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a464:	f7fb f836 	bl	80054d4 <HAL_GetTick>
 800a468:	4602      	mov	r2, r0
 800a46a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a46c:	1ad3      	subs	r3, r2, r3
 800a46e:	2b02      	cmp	r3, #2
 800a470:	d901      	bls.n	800a476 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800a472:	2303      	movs	r3, #3
 800a474:	e332      	b.n	800aadc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a476:	4b12      	ldr	r3, [pc, #72]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	f003 0304 	and.w	r3, r3, #4
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d0f0      	beq.n	800a464 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a482:	f7fb f857 	bl	8005534 <HAL_GetREVID>
 800a486:	4603      	mov	r3, r0
 800a488:	f241 0203 	movw	r2, #4099	@ 0x1003
 800a48c:	4293      	cmp	r3, r2
 800a48e:	d819      	bhi.n	800a4c4 <HAL_RCC_OscConfig+0x28c>
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	691b      	ldr	r3, [r3, #16]
 800a494:	2b40      	cmp	r3, #64	@ 0x40
 800a496:	d108      	bne.n	800a4aa <HAL_RCC_OscConfig+0x272>
 800a498:	4b09      	ldr	r3, [pc, #36]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a49a:	685b      	ldr	r3, [r3, #4]
 800a49c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800a4a0:	4a07      	ldr	r2, [pc, #28]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a4a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a4a6:	6053      	str	r3, [r2, #4]
 800a4a8:	e030      	b.n	800a50c <HAL_RCC_OscConfig+0x2d4>
 800a4aa:	4b05      	ldr	r3, [pc, #20]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a4ac:	685b      	ldr	r3, [r3, #4]
 800a4ae:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	691b      	ldr	r3, [r3, #16]
 800a4b6:	031b      	lsls	r3, r3, #12
 800a4b8:	4901      	ldr	r1, [pc, #4]	@ (800a4c0 <HAL_RCC_OscConfig+0x288>)
 800a4ba:	4313      	orrs	r3, r2
 800a4bc:	604b      	str	r3, [r1, #4]
 800a4be:	e025      	b.n	800a50c <HAL_RCC_OscConfig+0x2d4>
 800a4c0:	58024400 	.word	0x58024400
 800a4c4:	4b9a      	ldr	r3, [pc, #616]	@ (800a730 <HAL_RCC_OscConfig+0x4f8>)
 800a4c6:	685b      	ldr	r3, [r3, #4]
 800a4c8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	691b      	ldr	r3, [r3, #16]
 800a4d0:	061b      	lsls	r3, r3, #24
 800a4d2:	4997      	ldr	r1, [pc, #604]	@ (800a730 <HAL_RCC_OscConfig+0x4f8>)
 800a4d4:	4313      	orrs	r3, r2
 800a4d6:	604b      	str	r3, [r1, #4]
 800a4d8:	e018      	b.n	800a50c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a4da:	4b95      	ldr	r3, [pc, #596]	@ (800a730 <HAL_RCC_OscConfig+0x4f8>)
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	4a94      	ldr	r2, [pc, #592]	@ (800a730 <HAL_RCC_OscConfig+0x4f8>)
 800a4e0:	f023 0301 	bic.w	r3, r3, #1
 800a4e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a4e6:	f7fa fff5 	bl	80054d4 <HAL_GetTick>
 800a4ea:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a4ec:	e008      	b.n	800a500 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a4ee:	f7fa fff1 	bl	80054d4 <HAL_GetTick>
 800a4f2:	4602      	mov	r2, r0
 800a4f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4f6:	1ad3      	subs	r3, r2, r3
 800a4f8:	2b02      	cmp	r3, #2
 800a4fa:	d901      	bls.n	800a500 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800a4fc:	2303      	movs	r3, #3
 800a4fe:	e2ed      	b.n	800aadc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a500:	4b8b      	ldr	r3, [pc, #556]	@ (800a730 <HAL_RCC_OscConfig+0x4f8>)
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	f003 0304 	and.w	r3, r3, #4
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d1f0      	bne.n	800a4ee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	f003 0310 	and.w	r3, r3, #16
 800a514:	2b00      	cmp	r3, #0
 800a516:	f000 80a9 	beq.w	800a66c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a51a:	4b85      	ldr	r3, [pc, #532]	@ (800a730 <HAL_RCC_OscConfig+0x4f8>)
 800a51c:	691b      	ldr	r3, [r3, #16]
 800a51e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a522:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a524:	4b82      	ldr	r3, [pc, #520]	@ (800a730 <HAL_RCC_OscConfig+0x4f8>)
 800a526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a528:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800a52a:	69bb      	ldr	r3, [r7, #24]
 800a52c:	2b08      	cmp	r3, #8
 800a52e:	d007      	beq.n	800a540 <HAL_RCC_OscConfig+0x308>
 800a530:	69bb      	ldr	r3, [r7, #24]
 800a532:	2b18      	cmp	r3, #24
 800a534:	d13a      	bne.n	800a5ac <HAL_RCC_OscConfig+0x374>
 800a536:	697b      	ldr	r3, [r7, #20]
 800a538:	f003 0303 	and.w	r3, r3, #3
 800a53c:	2b01      	cmp	r3, #1
 800a53e:	d135      	bne.n	800a5ac <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a540:	4b7b      	ldr	r3, [pc, #492]	@ (800a730 <HAL_RCC_OscConfig+0x4f8>)
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d005      	beq.n	800a558 <HAL_RCC_OscConfig+0x320>
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	69db      	ldr	r3, [r3, #28]
 800a550:	2b80      	cmp	r3, #128	@ 0x80
 800a552:	d001      	beq.n	800a558 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800a554:	2301      	movs	r3, #1
 800a556:	e2c1      	b.n	800aadc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a558:	f7fa ffec 	bl	8005534 <HAL_GetREVID>
 800a55c:	4603      	mov	r3, r0
 800a55e:	f241 0203 	movw	r2, #4099	@ 0x1003
 800a562:	4293      	cmp	r3, r2
 800a564:	d817      	bhi.n	800a596 <HAL_RCC_OscConfig+0x35e>
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	6a1b      	ldr	r3, [r3, #32]
 800a56a:	2b20      	cmp	r3, #32
 800a56c:	d108      	bne.n	800a580 <HAL_RCC_OscConfig+0x348>
 800a56e:	4b70      	ldr	r3, [pc, #448]	@ (800a730 <HAL_RCC_OscConfig+0x4f8>)
 800a570:	685b      	ldr	r3, [r3, #4]
 800a572:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800a576:	4a6e      	ldr	r2, [pc, #440]	@ (800a730 <HAL_RCC_OscConfig+0x4f8>)
 800a578:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a57c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a57e:	e075      	b.n	800a66c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a580:	4b6b      	ldr	r3, [pc, #428]	@ (800a730 <HAL_RCC_OscConfig+0x4f8>)
 800a582:	685b      	ldr	r3, [r3, #4]
 800a584:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	6a1b      	ldr	r3, [r3, #32]
 800a58c:	069b      	lsls	r3, r3, #26
 800a58e:	4968      	ldr	r1, [pc, #416]	@ (800a730 <HAL_RCC_OscConfig+0x4f8>)
 800a590:	4313      	orrs	r3, r2
 800a592:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a594:	e06a      	b.n	800a66c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a596:	4b66      	ldr	r3, [pc, #408]	@ (800a730 <HAL_RCC_OscConfig+0x4f8>)
 800a598:	68db      	ldr	r3, [r3, #12]
 800a59a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	6a1b      	ldr	r3, [r3, #32]
 800a5a2:	061b      	lsls	r3, r3, #24
 800a5a4:	4962      	ldr	r1, [pc, #392]	@ (800a730 <HAL_RCC_OscConfig+0x4f8>)
 800a5a6:	4313      	orrs	r3, r2
 800a5a8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a5aa:	e05f      	b.n	800a66c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	69db      	ldr	r3, [r3, #28]
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d042      	beq.n	800a63a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800a5b4:	4b5e      	ldr	r3, [pc, #376]	@ (800a730 <HAL_RCC_OscConfig+0x4f8>)
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	4a5d      	ldr	r2, [pc, #372]	@ (800a730 <HAL_RCC_OscConfig+0x4f8>)
 800a5ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a5be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a5c0:	f7fa ff88 	bl	80054d4 <HAL_GetTick>
 800a5c4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a5c6:	e008      	b.n	800a5da <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800a5c8:	f7fa ff84 	bl	80054d4 <HAL_GetTick>
 800a5cc:	4602      	mov	r2, r0
 800a5ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5d0:	1ad3      	subs	r3, r2, r3
 800a5d2:	2b02      	cmp	r3, #2
 800a5d4:	d901      	bls.n	800a5da <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800a5d6:	2303      	movs	r3, #3
 800a5d8:	e280      	b.n	800aadc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a5da:	4b55      	ldr	r3, [pc, #340]	@ (800a730 <HAL_RCC_OscConfig+0x4f8>)
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d0f0      	beq.n	800a5c8 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a5e6:	f7fa ffa5 	bl	8005534 <HAL_GetREVID>
 800a5ea:	4603      	mov	r3, r0
 800a5ec:	f241 0203 	movw	r2, #4099	@ 0x1003
 800a5f0:	4293      	cmp	r3, r2
 800a5f2:	d817      	bhi.n	800a624 <HAL_RCC_OscConfig+0x3ec>
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	6a1b      	ldr	r3, [r3, #32]
 800a5f8:	2b20      	cmp	r3, #32
 800a5fa:	d108      	bne.n	800a60e <HAL_RCC_OscConfig+0x3d6>
 800a5fc:	4b4c      	ldr	r3, [pc, #304]	@ (800a730 <HAL_RCC_OscConfig+0x4f8>)
 800a5fe:	685b      	ldr	r3, [r3, #4]
 800a600:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800a604:	4a4a      	ldr	r2, [pc, #296]	@ (800a730 <HAL_RCC_OscConfig+0x4f8>)
 800a606:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a60a:	6053      	str	r3, [r2, #4]
 800a60c:	e02e      	b.n	800a66c <HAL_RCC_OscConfig+0x434>
 800a60e:	4b48      	ldr	r3, [pc, #288]	@ (800a730 <HAL_RCC_OscConfig+0x4f8>)
 800a610:	685b      	ldr	r3, [r3, #4]
 800a612:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	6a1b      	ldr	r3, [r3, #32]
 800a61a:	069b      	lsls	r3, r3, #26
 800a61c:	4944      	ldr	r1, [pc, #272]	@ (800a730 <HAL_RCC_OscConfig+0x4f8>)
 800a61e:	4313      	orrs	r3, r2
 800a620:	604b      	str	r3, [r1, #4]
 800a622:	e023      	b.n	800a66c <HAL_RCC_OscConfig+0x434>
 800a624:	4b42      	ldr	r3, [pc, #264]	@ (800a730 <HAL_RCC_OscConfig+0x4f8>)
 800a626:	68db      	ldr	r3, [r3, #12]
 800a628:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	6a1b      	ldr	r3, [r3, #32]
 800a630:	061b      	lsls	r3, r3, #24
 800a632:	493f      	ldr	r1, [pc, #252]	@ (800a730 <HAL_RCC_OscConfig+0x4f8>)
 800a634:	4313      	orrs	r3, r2
 800a636:	60cb      	str	r3, [r1, #12]
 800a638:	e018      	b.n	800a66c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800a63a:	4b3d      	ldr	r3, [pc, #244]	@ (800a730 <HAL_RCC_OscConfig+0x4f8>)
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	4a3c      	ldr	r2, [pc, #240]	@ (800a730 <HAL_RCC_OscConfig+0x4f8>)
 800a640:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a644:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a646:	f7fa ff45 	bl	80054d4 <HAL_GetTick>
 800a64a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a64c:	e008      	b.n	800a660 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800a64e:	f7fa ff41 	bl	80054d4 <HAL_GetTick>
 800a652:	4602      	mov	r2, r0
 800a654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a656:	1ad3      	subs	r3, r2, r3
 800a658:	2b02      	cmp	r3, #2
 800a65a:	d901      	bls.n	800a660 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800a65c:	2303      	movs	r3, #3
 800a65e:	e23d      	b.n	800aadc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a660:	4b33      	ldr	r3, [pc, #204]	@ (800a730 <HAL_RCC_OscConfig+0x4f8>)
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d1f0      	bne.n	800a64e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	f003 0308 	and.w	r3, r3, #8
 800a674:	2b00      	cmp	r3, #0
 800a676:	d036      	beq.n	800a6e6 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	695b      	ldr	r3, [r3, #20]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d019      	beq.n	800a6b4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a680:	4b2b      	ldr	r3, [pc, #172]	@ (800a730 <HAL_RCC_OscConfig+0x4f8>)
 800a682:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a684:	4a2a      	ldr	r2, [pc, #168]	@ (800a730 <HAL_RCC_OscConfig+0x4f8>)
 800a686:	f043 0301 	orr.w	r3, r3, #1
 800a68a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a68c:	f7fa ff22 	bl	80054d4 <HAL_GetTick>
 800a690:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a692:	e008      	b.n	800a6a6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a694:	f7fa ff1e 	bl	80054d4 <HAL_GetTick>
 800a698:	4602      	mov	r2, r0
 800a69a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a69c:	1ad3      	subs	r3, r2, r3
 800a69e:	2b02      	cmp	r3, #2
 800a6a0:	d901      	bls.n	800a6a6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800a6a2:	2303      	movs	r3, #3
 800a6a4:	e21a      	b.n	800aadc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a6a6:	4b22      	ldr	r3, [pc, #136]	@ (800a730 <HAL_RCC_OscConfig+0x4f8>)
 800a6a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a6aa:	f003 0302 	and.w	r3, r3, #2
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d0f0      	beq.n	800a694 <HAL_RCC_OscConfig+0x45c>
 800a6b2:	e018      	b.n	800a6e6 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a6b4:	4b1e      	ldr	r3, [pc, #120]	@ (800a730 <HAL_RCC_OscConfig+0x4f8>)
 800a6b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a6b8:	4a1d      	ldr	r2, [pc, #116]	@ (800a730 <HAL_RCC_OscConfig+0x4f8>)
 800a6ba:	f023 0301 	bic.w	r3, r3, #1
 800a6be:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a6c0:	f7fa ff08 	bl	80054d4 <HAL_GetTick>
 800a6c4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a6c6:	e008      	b.n	800a6da <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a6c8:	f7fa ff04 	bl	80054d4 <HAL_GetTick>
 800a6cc:	4602      	mov	r2, r0
 800a6ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6d0:	1ad3      	subs	r3, r2, r3
 800a6d2:	2b02      	cmp	r3, #2
 800a6d4:	d901      	bls.n	800a6da <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800a6d6:	2303      	movs	r3, #3
 800a6d8:	e200      	b.n	800aadc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a6da:	4b15      	ldr	r3, [pc, #84]	@ (800a730 <HAL_RCC_OscConfig+0x4f8>)
 800a6dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a6de:	f003 0302 	and.w	r3, r3, #2
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d1f0      	bne.n	800a6c8 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	f003 0320 	and.w	r3, r3, #32
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d039      	beq.n	800a766 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	699b      	ldr	r3, [r3, #24]
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d01c      	beq.n	800a734 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a6fa:	4b0d      	ldr	r3, [pc, #52]	@ (800a730 <HAL_RCC_OscConfig+0x4f8>)
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	4a0c      	ldr	r2, [pc, #48]	@ (800a730 <HAL_RCC_OscConfig+0x4f8>)
 800a700:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800a704:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800a706:	f7fa fee5 	bl	80054d4 <HAL_GetTick>
 800a70a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a70c:	e008      	b.n	800a720 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a70e:	f7fa fee1 	bl	80054d4 <HAL_GetTick>
 800a712:	4602      	mov	r2, r0
 800a714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a716:	1ad3      	subs	r3, r2, r3
 800a718:	2b02      	cmp	r3, #2
 800a71a:	d901      	bls.n	800a720 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800a71c:	2303      	movs	r3, #3
 800a71e:	e1dd      	b.n	800aadc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a720:	4b03      	ldr	r3, [pc, #12]	@ (800a730 <HAL_RCC_OscConfig+0x4f8>)
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d0f0      	beq.n	800a70e <HAL_RCC_OscConfig+0x4d6>
 800a72c:	e01b      	b.n	800a766 <HAL_RCC_OscConfig+0x52e>
 800a72e:	bf00      	nop
 800a730:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a734:	4b9b      	ldr	r3, [pc, #620]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	4a9a      	ldr	r2, [pc, #616]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a73a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a73e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800a740:	f7fa fec8 	bl	80054d4 <HAL_GetTick>
 800a744:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a746:	e008      	b.n	800a75a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a748:	f7fa fec4 	bl	80054d4 <HAL_GetTick>
 800a74c:	4602      	mov	r2, r0
 800a74e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a750:	1ad3      	subs	r3, r2, r3
 800a752:	2b02      	cmp	r3, #2
 800a754:	d901      	bls.n	800a75a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800a756:	2303      	movs	r3, #3
 800a758:	e1c0      	b.n	800aadc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a75a:	4b92      	ldr	r3, [pc, #584]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a762:	2b00      	cmp	r3, #0
 800a764:	d1f0      	bne.n	800a748 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	f003 0304 	and.w	r3, r3, #4
 800a76e:	2b00      	cmp	r3, #0
 800a770:	f000 8081 	beq.w	800a876 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800a774:	4b8c      	ldr	r3, [pc, #560]	@ (800a9a8 <HAL_RCC_OscConfig+0x770>)
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	4a8b      	ldr	r2, [pc, #556]	@ (800a9a8 <HAL_RCC_OscConfig+0x770>)
 800a77a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a77e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a780:	f7fa fea8 	bl	80054d4 <HAL_GetTick>
 800a784:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a786:	e008      	b.n	800a79a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a788:	f7fa fea4 	bl	80054d4 <HAL_GetTick>
 800a78c:	4602      	mov	r2, r0
 800a78e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a790:	1ad3      	subs	r3, r2, r3
 800a792:	2b64      	cmp	r3, #100	@ 0x64
 800a794:	d901      	bls.n	800a79a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800a796:	2303      	movs	r3, #3
 800a798:	e1a0      	b.n	800aadc <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a79a:	4b83      	ldr	r3, [pc, #524]	@ (800a9a8 <HAL_RCC_OscConfig+0x770>)
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d0f0      	beq.n	800a788 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	689b      	ldr	r3, [r3, #8]
 800a7aa:	2b01      	cmp	r3, #1
 800a7ac:	d106      	bne.n	800a7bc <HAL_RCC_OscConfig+0x584>
 800a7ae:	4b7d      	ldr	r3, [pc, #500]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a7b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a7b2:	4a7c      	ldr	r2, [pc, #496]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a7b4:	f043 0301 	orr.w	r3, r3, #1
 800a7b8:	6713      	str	r3, [r2, #112]	@ 0x70
 800a7ba:	e02d      	b.n	800a818 <HAL_RCC_OscConfig+0x5e0>
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	689b      	ldr	r3, [r3, #8]
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d10c      	bne.n	800a7de <HAL_RCC_OscConfig+0x5a6>
 800a7c4:	4b77      	ldr	r3, [pc, #476]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a7c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a7c8:	4a76      	ldr	r2, [pc, #472]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a7ca:	f023 0301 	bic.w	r3, r3, #1
 800a7ce:	6713      	str	r3, [r2, #112]	@ 0x70
 800a7d0:	4b74      	ldr	r3, [pc, #464]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a7d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a7d4:	4a73      	ldr	r2, [pc, #460]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a7d6:	f023 0304 	bic.w	r3, r3, #4
 800a7da:	6713      	str	r3, [r2, #112]	@ 0x70
 800a7dc:	e01c      	b.n	800a818 <HAL_RCC_OscConfig+0x5e0>
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	689b      	ldr	r3, [r3, #8]
 800a7e2:	2b05      	cmp	r3, #5
 800a7e4:	d10c      	bne.n	800a800 <HAL_RCC_OscConfig+0x5c8>
 800a7e6:	4b6f      	ldr	r3, [pc, #444]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a7e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a7ea:	4a6e      	ldr	r2, [pc, #440]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a7ec:	f043 0304 	orr.w	r3, r3, #4
 800a7f0:	6713      	str	r3, [r2, #112]	@ 0x70
 800a7f2:	4b6c      	ldr	r3, [pc, #432]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a7f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a7f6:	4a6b      	ldr	r2, [pc, #428]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a7f8:	f043 0301 	orr.w	r3, r3, #1
 800a7fc:	6713      	str	r3, [r2, #112]	@ 0x70
 800a7fe:	e00b      	b.n	800a818 <HAL_RCC_OscConfig+0x5e0>
 800a800:	4b68      	ldr	r3, [pc, #416]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a802:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a804:	4a67      	ldr	r2, [pc, #412]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a806:	f023 0301 	bic.w	r3, r3, #1
 800a80a:	6713      	str	r3, [r2, #112]	@ 0x70
 800a80c:	4b65      	ldr	r3, [pc, #404]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a80e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a810:	4a64      	ldr	r2, [pc, #400]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a812:	f023 0304 	bic.w	r3, r3, #4
 800a816:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	689b      	ldr	r3, [r3, #8]
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d015      	beq.n	800a84c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a820:	f7fa fe58 	bl	80054d4 <HAL_GetTick>
 800a824:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a826:	e00a      	b.n	800a83e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a828:	f7fa fe54 	bl	80054d4 <HAL_GetTick>
 800a82c:	4602      	mov	r2, r0
 800a82e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a830:	1ad3      	subs	r3, r2, r3
 800a832:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a836:	4293      	cmp	r3, r2
 800a838:	d901      	bls.n	800a83e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800a83a:	2303      	movs	r3, #3
 800a83c:	e14e      	b.n	800aadc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a83e:	4b59      	ldr	r3, [pc, #356]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a840:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a842:	f003 0302 	and.w	r3, r3, #2
 800a846:	2b00      	cmp	r3, #0
 800a848:	d0ee      	beq.n	800a828 <HAL_RCC_OscConfig+0x5f0>
 800a84a:	e014      	b.n	800a876 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a84c:	f7fa fe42 	bl	80054d4 <HAL_GetTick>
 800a850:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a852:	e00a      	b.n	800a86a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a854:	f7fa fe3e 	bl	80054d4 <HAL_GetTick>
 800a858:	4602      	mov	r2, r0
 800a85a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a85c:	1ad3      	subs	r3, r2, r3
 800a85e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a862:	4293      	cmp	r3, r2
 800a864:	d901      	bls.n	800a86a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800a866:	2303      	movs	r3, #3
 800a868:	e138      	b.n	800aadc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a86a:	4b4e      	ldr	r3, [pc, #312]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a86c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a86e:	f003 0302 	and.w	r3, r3, #2
 800a872:	2b00      	cmp	r3, #0
 800a874:	d1ee      	bne.n	800a854 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	f000 812d 	beq.w	800aada <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800a880:	4b48      	ldr	r3, [pc, #288]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a882:	691b      	ldr	r3, [r3, #16]
 800a884:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a888:	2b18      	cmp	r3, #24
 800a88a:	f000 80bd 	beq.w	800aa08 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a892:	2b02      	cmp	r3, #2
 800a894:	f040 809e 	bne.w	800a9d4 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a898:	4b42      	ldr	r3, [pc, #264]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	4a41      	ldr	r2, [pc, #260]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a89e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a8a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a8a4:	f7fa fe16 	bl	80054d4 <HAL_GetTick>
 800a8a8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a8aa:	e008      	b.n	800a8be <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a8ac:	f7fa fe12 	bl	80054d4 <HAL_GetTick>
 800a8b0:	4602      	mov	r2, r0
 800a8b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8b4:	1ad3      	subs	r3, r2, r3
 800a8b6:	2b02      	cmp	r3, #2
 800a8b8:	d901      	bls.n	800a8be <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800a8ba:	2303      	movs	r3, #3
 800a8bc:	e10e      	b.n	800aadc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a8be:	4b39      	ldr	r3, [pc, #228]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d1f0      	bne.n	800a8ac <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a8ca:	4b36      	ldr	r3, [pc, #216]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a8cc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a8ce:	4b37      	ldr	r3, [pc, #220]	@ (800a9ac <HAL_RCC_OscConfig+0x774>)
 800a8d0:	4013      	ands	r3, r2
 800a8d2:	687a      	ldr	r2, [r7, #4]
 800a8d4:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800a8d6:	687a      	ldr	r2, [r7, #4]
 800a8d8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800a8da:	0112      	lsls	r2, r2, #4
 800a8dc:	430a      	orrs	r2, r1
 800a8de:	4931      	ldr	r1, [pc, #196]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a8e0:	4313      	orrs	r3, r2
 800a8e2:	628b      	str	r3, [r1, #40]	@ 0x28
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a8e8:	3b01      	subs	r3, #1
 800a8ea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a8f2:	3b01      	subs	r3, #1
 800a8f4:	025b      	lsls	r3, r3, #9
 800a8f6:	b29b      	uxth	r3, r3
 800a8f8:	431a      	orrs	r2, r3
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a8fe:	3b01      	subs	r3, #1
 800a900:	041b      	lsls	r3, r3, #16
 800a902:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a906:	431a      	orrs	r2, r3
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a90c:	3b01      	subs	r3, #1
 800a90e:	061b      	lsls	r3, r3, #24
 800a910:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a914:	4923      	ldr	r1, [pc, #140]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a916:	4313      	orrs	r3, r2
 800a918:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800a91a:	4b22      	ldr	r3, [pc, #136]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a91c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a91e:	4a21      	ldr	r2, [pc, #132]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a920:	f023 0301 	bic.w	r3, r3, #1
 800a924:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800a926:	4b1f      	ldr	r3, [pc, #124]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a928:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a92a:	4b21      	ldr	r3, [pc, #132]	@ (800a9b0 <HAL_RCC_OscConfig+0x778>)
 800a92c:	4013      	ands	r3, r2
 800a92e:	687a      	ldr	r2, [r7, #4]
 800a930:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800a932:	00d2      	lsls	r2, r2, #3
 800a934:	491b      	ldr	r1, [pc, #108]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a936:	4313      	orrs	r3, r2
 800a938:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800a93a:	4b1a      	ldr	r3, [pc, #104]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a93c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a93e:	f023 020c 	bic.w	r2, r3, #12
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a946:	4917      	ldr	r1, [pc, #92]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a948:	4313      	orrs	r3, r2
 800a94a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800a94c:	4b15      	ldr	r3, [pc, #84]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a94e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a950:	f023 0202 	bic.w	r2, r3, #2
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a958:	4912      	ldr	r1, [pc, #72]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a95a:	4313      	orrs	r3, r2
 800a95c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800a95e:	4b11      	ldr	r3, [pc, #68]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a960:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a962:	4a10      	ldr	r2, [pc, #64]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a964:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a968:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a96a:	4b0e      	ldr	r3, [pc, #56]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a96c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a96e:	4a0d      	ldr	r2, [pc, #52]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a970:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a974:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800a976:	4b0b      	ldr	r3, [pc, #44]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a978:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a97a:	4a0a      	ldr	r2, [pc, #40]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a97c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a980:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800a982:	4b08      	ldr	r3, [pc, #32]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a984:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a986:	4a07      	ldr	r2, [pc, #28]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a988:	f043 0301 	orr.w	r3, r3, #1
 800a98c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a98e:	4b05      	ldr	r3, [pc, #20]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	4a04      	ldr	r2, [pc, #16]	@ (800a9a4 <HAL_RCC_OscConfig+0x76c>)
 800a994:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a998:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a99a:	f7fa fd9b 	bl	80054d4 <HAL_GetTick>
 800a99e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a9a0:	e011      	b.n	800a9c6 <HAL_RCC_OscConfig+0x78e>
 800a9a2:	bf00      	nop
 800a9a4:	58024400 	.word	0x58024400
 800a9a8:	58024800 	.word	0x58024800
 800a9ac:	fffffc0c 	.word	0xfffffc0c
 800a9b0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a9b4:	f7fa fd8e 	bl	80054d4 <HAL_GetTick>
 800a9b8:	4602      	mov	r2, r0
 800a9ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9bc:	1ad3      	subs	r3, r2, r3
 800a9be:	2b02      	cmp	r3, #2
 800a9c0:	d901      	bls.n	800a9c6 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800a9c2:	2303      	movs	r3, #3
 800a9c4:	e08a      	b.n	800aadc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a9c6:	4b47      	ldr	r3, [pc, #284]	@ (800aae4 <HAL_RCC_OscConfig+0x8ac>)
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d0f0      	beq.n	800a9b4 <HAL_RCC_OscConfig+0x77c>
 800a9d2:	e082      	b.n	800aada <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a9d4:	4b43      	ldr	r3, [pc, #268]	@ (800aae4 <HAL_RCC_OscConfig+0x8ac>)
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	4a42      	ldr	r2, [pc, #264]	@ (800aae4 <HAL_RCC_OscConfig+0x8ac>)
 800a9da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a9de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a9e0:	f7fa fd78 	bl	80054d4 <HAL_GetTick>
 800a9e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a9e6:	e008      	b.n	800a9fa <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a9e8:	f7fa fd74 	bl	80054d4 <HAL_GetTick>
 800a9ec:	4602      	mov	r2, r0
 800a9ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9f0:	1ad3      	subs	r3, r2, r3
 800a9f2:	2b02      	cmp	r3, #2
 800a9f4:	d901      	bls.n	800a9fa <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800a9f6:	2303      	movs	r3, #3
 800a9f8:	e070      	b.n	800aadc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a9fa:	4b3a      	ldr	r3, [pc, #232]	@ (800aae4 <HAL_RCC_OscConfig+0x8ac>)
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d1f0      	bne.n	800a9e8 <HAL_RCC_OscConfig+0x7b0>
 800aa06:	e068      	b.n	800aada <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800aa08:	4b36      	ldr	r3, [pc, #216]	@ (800aae4 <HAL_RCC_OscConfig+0x8ac>)
 800aa0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa0c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800aa0e:	4b35      	ldr	r3, [pc, #212]	@ (800aae4 <HAL_RCC_OscConfig+0x8ac>)
 800aa10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa12:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa18:	2b01      	cmp	r3, #1
 800aa1a:	d031      	beq.n	800aa80 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800aa1c:	693b      	ldr	r3, [r7, #16]
 800aa1e:	f003 0203 	and.w	r2, r3, #3
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800aa26:	429a      	cmp	r2, r3
 800aa28:	d12a      	bne.n	800aa80 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800aa2a:	693b      	ldr	r3, [r7, #16]
 800aa2c:	091b      	lsrs	r3, r3, #4
 800aa2e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800aa36:	429a      	cmp	r2, r3
 800aa38:	d122      	bne.n	800aa80 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa44:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800aa46:	429a      	cmp	r2, r3
 800aa48:	d11a      	bne.n	800aa80 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	0a5b      	lsrs	r3, r3, #9
 800aa4e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa56:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800aa58:	429a      	cmp	r2, r3
 800aa5a:	d111      	bne.n	800aa80 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	0c1b      	lsrs	r3, r3, #16
 800aa60:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa68:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800aa6a:	429a      	cmp	r2, r3
 800aa6c:	d108      	bne.n	800aa80 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	0e1b      	lsrs	r3, r3, #24
 800aa72:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aa7a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800aa7c:	429a      	cmp	r2, r3
 800aa7e:	d001      	beq.n	800aa84 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800aa80:	2301      	movs	r3, #1
 800aa82:	e02b      	b.n	800aadc <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800aa84:	4b17      	ldr	r3, [pc, #92]	@ (800aae4 <HAL_RCC_OscConfig+0x8ac>)
 800aa86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa88:	08db      	lsrs	r3, r3, #3
 800aa8a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800aa8e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aa94:	693a      	ldr	r2, [r7, #16]
 800aa96:	429a      	cmp	r2, r3
 800aa98:	d01f      	beq.n	800aada <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800aa9a:	4b12      	ldr	r3, [pc, #72]	@ (800aae4 <HAL_RCC_OscConfig+0x8ac>)
 800aa9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa9e:	4a11      	ldr	r2, [pc, #68]	@ (800aae4 <HAL_RCC_OscConfig+0x8ac>)
 800aaa0:	f023 0301 	bic.w	r3, r3, #1
 800aaa4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800aaa6:	f7fa fd15 	bl	80054d4 <HAL_GetTick>
 800aaaa:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800aaac:	bf00      	nop
 800aaae:	f7fa fd11 	bl	80054d4 <HAL_GetTick>
 800aab2:	4602      	mov	r2, r0
 800aab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aab6:	4293      	cmp	r3, r2
 800aab8:	d0f9      	beq.n	800aaae <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800aaba:	4b0a      	ldr	r3, [pc, #40]	@ (800aae4 <HAL_RCC_OscConfig+0x8ac>)
 800aabc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800aabe:	4b0a      	ldr	r3, [pc, #40]	@ (800aae8 <HAL_RCC_OscConfig+0x8b0>)
 800aac0:	4013      	ands	r3, r2
 800aac2:	687a      	ldr	r2, [r7, #4]
 800aac4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800aac6:	00d2      	lsls	r2, r2, #3
 800aac8:	4906      	ldr	r1, [pc, #24]	@ (800aae4 <HAL_RCC_OscConfig+0x8ac>)
 800aaca:	4313      	orrs	r3, r2
 800aacc:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800aace:	4b05      	ldr	r3, [pc, #20]	@ (800aae4 <HAL_RCC_OscConfig+0x8ac>)
 800aad0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aad2:	4a04      	ldr	r2, [pc, #16]	@ (800aae4 <HAL_RCC_OscConfig+0x8ac>)
 800aad4:	f043 0301 	orr.w	r3, r3, #1
 800aad8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800aada:	2300      	movs	r3, #0
}
 800aadc:	4618      	mov	r0, r3
 800aade:	3730      	adds	r7, #48	@ 0x30
 800aae0:	46bd      	mov	sp, r7
 800aae2:	bd80      	pop	{r7, pc}
 800aae4:	58024400 	.word	0x58024400
 800aae8:	ffff0007 	.word	0xffff0007

0800aaec <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800aaec:	b580      	push	{r7, lr}
 800aaee:	b086      	sub	sp, #24
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	6078      	str	r0, [r7, #4]
 800aaf4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d101      	bne.n	800ab00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800aafc:	2301      	movs	r3, #1
 800aafe:	e19c      	b.n	800ae3a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ab00:	4b8a      	ldr	r3, [pc, #552]	@ (800ad2c <HAL_RCC_ClockConfig+0x240>)
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	f003 030f 	and.w	r3, r3, #15
 800ab08:	683a      	ldr	r2, [r7, #0]
 800ab0a:	429a      	cmp	r2, r3
 800ab0c:	d910      	bls.n	800ab30 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ab0e:	4b87      	ldr	r3, [pc, #540]	@ (800ad2c <HAL_RCC_ClockConfig+0x240>)
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	f023 020f 	bic.w	r2, r3, #15
 800ab16:	4985      	ldr	r1, [pc, #532]	@ (800ad2c <HAL_RCC_ClockConfig+0x240>)
 800ab18:	683b      	ldr	r3, [r7, #0]
 800ab1a:	4313      	orrs	r3, r2
 800ab1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ab1e:	4b83      	ldr	r3, [pc, #524]	@ (800ad2c <HAL_RCC_ClockConfig+0x240>)
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	f003 030f 	and.w	r3, r3, #15
 800ab26:	683a      	ldr	r2, [r7, #0]
 800ab28:	429a      	cmp	r2, r3
 800ab2a:	d001      	beq.n	800ab30 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800ab2c:	2301      	movs	r3, #1
 800ab2e:	e184      	b.n	800ae3a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	f003 0304 	and.w	r3, r3, #4
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d010      	beq.n	800ab5e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	691a      	ldr	r2, [r3, #16]
 800ab40:	4b7b      	ldr	r3, [pc, #492]	@ (800ad30 <HAL_RCC_ClockConfig+0x244>)
 800ab42:	699b      	ldr	r3, [r3, #24]
 800ab44:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ab48:	429a      	cmp	r2, r3
 800ab4a:	d908      	bls.n	800ab5e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800ab4c:	4b78      	ldr	r3, [pc, #480]	@ (800ad30 <HAL_RCC_ClockConfig+0x244>)
 800ab4e:	699b      	ldr	r3, [r3, #24]
 800ab50:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	691b      	ldr	r3, [r3, #16]
 800ab58:	4975      	ldr	r1, [pc, #468]	@ (800ad30 <HAL_RCC_ClockConfig+0x244>)
 800ab5a:	4313      	orrs	r3, r2
 800ab5c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	f003 0308 	and.w	r3, r3, #8
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	d010      	beq.n	800ab8c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	695a      	ldr	r2, [r3, #20]
 800ab6e:	4b70      	ldr	r3, [pc, #448]	@ (800ad30 <HAL_RCC_ClockConfig+0x244>)
 800ab70:	69db      	ldr	r3, [r3, #28]
 800ab72:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ab76:	429a      	cmp	r2, r3
 800ab78:	d908      	bls.n	800ab8c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800ab7a:	4b6d      	ldr	r3, [pc, #436]	@ (800ad30 <HAL_RCC_ClockConfig+0x244>)
 800ab7c:	69db      	ldr	r3, [r3, #28]
 800ab7e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	695b      	ldr	r3, [r3, #20]
 800ab86:	496a      	ldr	r1, [pc, #424]	@ (800ad30 <HAL_RCC_ClockConfig+0x244>)
 800ab88:	4313      	orrs	r3, r2
 800ab8a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	f003 0310 	and.w	r3, r3, #16
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d010      	beq.n	800abba <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	699a      	ldr	r2, [r3, #24]
 800ab9c:	4b64      	ldr	r3, [pc, #400]	@ (800ad30 <HAL_RCC_ClockConfig+0x244>)
 800ab9e:	69db      	ldr	r3, [r3, #28]
 800aba0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800aba4:	429a      	cmp	r2, r3
 800aba6:	d908      	bls.n	800abba <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800aba8:	4b61      	ldr	r3, [pc, #388]	@ (800ad30 <HAL_RCC_ClockConfig+0x244>)
 800abaa:	69db      	ldr	r3, [r3, #28]
 800abac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	699b      	ldr	r3, [r3, #24]
 800abb4:	495e      	ldr	r1, [pc, #376]	@ (800ad30 <HAL_RCC_ClockConfig+0x244>)
 800abb6:	4313      	orrs	r3, r2
 800abb8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	f003 0320 	and.w	r3, r3, #32
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d010      	beq.n	800abe8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	69da      	ldr	r2, [r3, #28]
 800abca:	4b59      	ldr	r3, [pc, #356]	@ (800ad30 <HAL_RCC_ClockConfig+0x244>)
 800abcc:	6a1b      	ldr	r3, [r3, #32]
 800abce:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800abd2:	429a      	cmp	r2, r3
 800abd4:	d908      	bls.n	800abe8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800abd6:	4b56      	ldr	r3, [pc, #344]	@ (800ad30 <HAL_RCC_ClockConfig+0x244>)
 800abd8:	6a1b      	ldr	r3, [r3, #32]
 800abda:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	69db      	ldr	r3, [r3, #28]
 800abe2:	4953      	ldr	r1, [pc, #332]	@ (800ad30 <HAL_RCC_ClockConfig+0x244>)
 800abe4:	4313      	orrs	r3, r2
 800abe6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	f003 0302 	and.w	r3, r3, #2
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d010      	beq.n	800ac16 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	68da      	ldr	r2, [r3, #12]
 800abf8:	4b4d      	ldr	r3, [pc, #308]	@ (800ad30 <HAL_RCC_ClockConfig+0x244>)
 800abfa:	699b      	ldr	r3, [r3, #24]
 800abfc:	f003 030f 	and.w	r3, r3, #15
 800ac00:	429a      	cmp	r2, r3
 800ac02:	d908      	bls.n	800ac16 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ac04:	4b4a      	ldr	r3, [pc, #296]	@ (800ad30 <HAL_RCC_ClockConfig+0x244>)
 800ac06:	699b      	ldr	r3, [r3, #24]
 800ac08:	f023 020f 	bic.w	r2, r3, #15
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	68db      	ldr	r3, [r3, #12]
 800ac10:	4947      	ldr	r1, [pc, #284]	@ (800ad30 <HAL_RCC_ClockConfig+0x244>)
 800ac12:	4313      	orrs	r3, r2
 800ac14:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	f003 0301 	and.w	r3, r3, #1
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d055      	beq.n	800acce <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800ac22:	4b43      	ldr	r3, [pc, #268]	@ (800ad30 <HAL_RCC_ClockConfig+0x244>)
 800ac24:	699b      	ldr	r3, [r3, #24]
 800ac26:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	689b      	ldr	r3, [r3, #8]
 800ac2e:	4940      	ldr	r1, [pc, #256]	@ (800ad30 <HAL_RCC_ClockConfig+0x244>)
 800ac30:	4313      	orrs	r3, r2
 800ac32:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	685b      	ldr	r3, [r3, #4]
 800ac38:	2b02      	cmp	r3, #2
 800ac3a:	d107      	bne.n	800ac4c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800ac3c:	4b3c      	ldr	r3, [pc, #240]	@ (800ad30 <HAL_RCC_ClockConfig+0x244>)
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d121      	bne.n	800ac8c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ac48:	2301      	movs	r3, #1
 800ac4a:	e0f6      	b.n	800ae3a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	685b      	ldr	r3, [r3, #4]
 800ac50:	2b03      	cmp	r3, #3
 800ac52:	d107      	bne.n	800ac64 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ac54:	4b36      	ldr	r3, [pc, #216]	@ (800ad30 <HAL_RCC_ClockConfig+0x244>)
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d115      	bne.n	800ac8c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ac60:	2301      	movs	r3, #1
 800ac62:	e0ea      	b.n	800ae3a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	685b      	ldr	r3, [r3, #4]
 800ac68:	2b01      	cmp	r3, #1
 800ac6a:	d107      	bne.n	800ac7c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800ac6c:	4b30      	ldr	r3, [pc, #192]	@ (800ad30 <HAL_RCC_ClockConfig+0x244>)
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d109      	bne.n	800ac8c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ac78:	2301      	movs	r3, #1
 800ac7a:	e0de      	b.n	800ae3a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800ac7c:	4b2c      	ldr	r3, [pc, #176]	@ (800ad30 <HAL_RCC_ClockConfig+0x244>)
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	f003 0304 	and.w	r3, r3, #4
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d101      	bne.n	800ac8c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ac88:	2301      	movs	r3, #1
 800ac8a:	e0d6      	b.n	800ae3a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800ac8c:	4b28      	ldr	r3, [pc, #160]	@ (800ad30 <HAL_RCC_ClockConfig+0x244>)
 800ac8e:	691b      	ldr	r3, [r3, #16]
 800ac90:	f023 0207 	bic.w	r2, r3, #7
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	685b      	ldr	r3, [r3, #4]
 800ac98:	4925      	ldr	r1, [pc, #148]	@ (800ad30 <HAL_RCC_ClockConfig+0x244>)
 800ac9a:	4313      	orrs	r3, r2
 800ac9c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ac9e:	f7fa fc19 	bl	80054d4 <HAL_GetTick>
 800aca2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800aca4:	e00a      	b.n	800acbc <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800aca6:	f7fa fc15 	bl	80054d4 <HAL_GetTick>
 800acaa:	4602      	mov	r2, r0
 800acac:	697b      	ldr	r3, [r7, #20]
 800acae:	1ad3      	subs	r3, r2, r3
 800acb0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800acb4:	4293      	cmp	r3, r2
 800acb6:	d901      	bls.n	800acbc <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800acb8:	2303      	movs	r3, #3
 800acba:	e0be      	b.n	800ae3a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800acbc:	4b1c      	ldr	r3, [pc, #112]	@ (800ad30 <HAL_RCC_ClockConfig+0x244>)
 800acbe:	691b      	ldr	r3, [r3, #16]
 800acc0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	685b      	ldr	r3, [r3, #4]
 800acc8:	00db      	lsls	r3, r3, #3
 800acca:	429a      	cmp	r2, r3
 800accc:	d1eb      	bne.n	800aca6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	f003 0302 	and.w	r3, r3, #2
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d010      	beq.n	800acfc <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	68da      	ldr	r2, [r3, #12]
 800acde:	4b14      	ldr	r3, [pc, #80]	@ (800ad30 <HAL_RCC_ClockConfig+0x244>)
 800ace0:	699b      	ldr	r3, [r3, #24]
 800ace2:	f003 030f 	and.w	r3, r3, #15
 800ace6:	429a      	cmp	r2, r3
 800ace8:	d208      	bcs.n	800acfc <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800acea:	4b11      	ldr	r3, [pc, #68]	@ (800ad30 <HAL_RCC_ClockConfig+0x244>)
 800acec:	699b      	ldr	r3, [r3, #24]
 800acee:	f023 020f 	bic.w	r2, r3, #15
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	68db      	ldr	r3, [r3, #12]
 800acf6:	490e      	ldr	r1, [pc, #56]	@ (800ad30 <HAL_RCC_ClockConfig+0x244>)
 800acf8:	4313      	orrs	r3, r2
 800acfa:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800acfc:	4b0b      	ldr	r3, [pc, #44]	@ (800ad2c <HAL_RCC_ClockConfig+0x240>)
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	f003 030f 	and.w	r3, r3, #15
 800ad04:	683a      	ldr	r2, [r7, #0]
 800ad06:	429a      	cmp	r2, r3
 800ad08:	d214      	bcs.n	800ad34 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ad0a:	4b08      	ldr	r3, [pc, #32]	@ (800ad2c <HAL_RCC_ClockConfig+0x240>)
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	f023 020f 	bic.w	r2, r3, #15
 800ad12:	4906      	ldr	r1, [pc, #24]	@ (800ad2c <HAL_RCC_ClockConfig+0x240>)
 800ad14:	683b      	ldr	r3, [r7, #0]
 800ad16:	4313      	orrs	r3, r2
 800ad18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ad1a:	4b04      	ldr	r3, [pc, #16]	@ (800ad2c <HAL_RCC_ClockConfig+0x240>)
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	f003 030f 	and.w	r3, r3, #15
 800ad22:	683a      	ldr	r2, [r7, #0]
 800ad24:	429a      	cmp	r2, r3
 800ad26:	d005      	beq.n	800ad34 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800ad28:	2301      	movs	r3, #1
 800ad2a:	e086      	b.n	800ae3a <HAL_RCC_ClockConfig+0x34e>
 800ad2c:	52002000 	.word	0x52002000
 800ad30:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	f003 0304 	and.w	r3, r3, #4
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d010      	beq.n	800ad62 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	691a      	ldr	r2, [r3, #16]
 800ad44:	4b3f      	ldr	r3, [pc, #252]	@ (800ae44 <HAL_RCC_ClockConfig+0x358>)
 800ad46:	699b      	ldr	r3, [r3, #24]
 800ad48:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ad4c:	429a      	cmp	r2, r3
 800ad4e:	d208      	bcs.n	800ad62 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800ad50:	4b3c      	ldr	r3, [pc, #240]	@ (800ae44 <HAL_RCC_ClockConfig+0x358>)
 800ad52:	699b      	ldr	r3, [r3, #24]
 800ad54:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	691b      	ldr	r3, [r3, #16]
 800ad5c:	4939      	ldr	r1, [pc, #228]	@ (800ae44 <HAL_RCC_ClockConfig+0x358>)
 800ad5e:	4313      	orrs	r3, r2
 800ad60:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	f003 0308 	and.w	r3, r3, #8
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d010      	beq.n	800ad90 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	695a      	ldr	r2, [r3, #20]
 800ad72:	4b34      	ldr	r3, [pc, #208]	@ (800ae44 <HAL_RCC_ClockConfig+0x358>)
 800ad74:	69db      	ldr	r3, [r3, #28]
 800ad76:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ad7a:	429a      	cmp	r2, r3
 800ad7c:	d208      	bcs.n	800ad90 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800ad7e:	4b31      	ldr	r3, [pc, #196]	@ (800ae44 <HAL_RCC_ClockConfig+0x358>)
 800ad80:	69db      	ldr	r3, [r3, #28]
 800ad82:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	695b      	ldr	r3, [r3, #20]
 800ad8a:	492e      	ldr	r1, [pc, #184]	@ (800ae44 <HAL_RCC_ClockConfig+0x358>)
 800ad8c:	4313      	orrs	r3, r2
 800ad8e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	f003 0310 	and.w	r3, r3, #16
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	d010      	beq.n	800adbe <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	699a      	ldr	r2, [r3, #24]
 800ada0:	4b28      	ldr	r3, [pc, #160]	@ (800ae44 <HAL_RCC_ClockConfig+0x358>)
 800ada2:	69db      	ldr	r3, [r3, #28]
 800ada4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ada8:	429a      	cmp	r2, r3
 800adaa:	d208      	bcs.n	800adbe <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800adac:	4b25      	ldr	r3, [pc, #148]	@ (800ae44 <HAL_RCC_ClockConfig+0x358>)
 800adae:	69db      	ldr	r3, [r3, #28]
 800adb0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	699b      	ldr	r3, [r3, #24]
 800adb8:	4922      	ldr	r1, [pc, #136]	@ (800ae44 <HAL_RCC_ClockConfig+0x358>)
 800adba:	4313      	orrs	r3, r2
 800adbc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	f003 0320 	and.w	r3, r3, #32
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d010      	beq.n	800adec <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	69da      	ldr	r2, [r3, #28]
 800adce:	4b1d      	ldr	r3, [pc, #116]	@ (800ae44 <HAL_RCC_ClockConfig+0x358>)
 800add0:	6a1b      	ldr	r3, [r3, #32]
 800add2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800add6:	429a      	cmp	r2, r3
 800add8:	d208      	bcs.n	800adec <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800adda:	4b1a      	ldr	r3, [pc, #104]	@ (800ae44 <HAL_RCC_ClockConfig+0x358>)
 800addc:	6a1b      	ldr	r3, [r3, #32]
 800adde:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	69db      	ldr	r3, [r3, #28]
 800ade6:	4917      	ldr	r1, [pc, #92]	@ (800ae44 <HAL_RCC_ClockConfig+0x358>)
 800ade8:	4313      	orrs	r3, r2
 800adea:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800adec:	f000 f834 	bl	800ae58 <HAL_RCC_GetSysClockFreq>
 800adf0:	4602      	mov	r2, r0
 800adf2:	4b14      	ldr	r3, [pc, #80]	@ (800ae44 <HAL_RCC_ClockConfig+0x358>)
 800adf4:	699b      	ldr	r3, [r3, #24]
 800adf6:	0a1b      	lsrs	r3, r3, #8
 800adf8:	f003 030f 	and.w	r3, r3, #15
 800adfc:	4912      	ldr	r1, [pc, #72]	@ (800ae48 <HAL_RCC_ClockConfig+0x35c>)
 800adfe:	5ccb      	ldrb	r3, [r1, r3]
 800ae00:	f003 031f 	and.w	r3, r3, #31
 800ae04:	fa22 f303 	lsr.w	r3, r2, r3
 800ae08:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800ae0a:	4b0e      	ldr	r3, [pc, #56]	@ (800ae44 <HAL_RCC_ClockConfig+0x358>)
 800ae0c:	699b      	ldr	r3, [r3, #24]
 800ae0e:	f003 030f 	and.w	r3, r3, #15
 800ae12:	4a0d      	ldr	r2, [pc, #52]	@ (800ae48 <HAL_RCC_ClockConfig+0x35c>)
 800ae14:	5cd3      	ldrb	r3, [r2, r3]
 800ae16:	f003 031f 	and.w	r3, r3, #31
 800ae1a:	693a      	ldr	r2, [r7, #16]
 800ae1c:	fa22 f303 	lsr.w	r3, r2, r3
 800ae20:	4a0a      	ldr	r2, [pc, #40]	@ (800ae4c <HAL_RCC_ClockConfig+0x360>)
 800ae22:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800ae24:	4a0a      	ldr	r2, [pc, #40]	@ (800ae50 <HAL_RCC_ClockConfig+0x364>)
 800ae26:	693b      	ldr	r3, [r7, #16]
 800ae28:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800ae2a:	4b0a      	ldr	r3, [pc, #40]	@ (800ae54 <HAL_RCC_ClockConfig+0x368>)
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	4618      	mov	r0, r3
 800ae30:	f7fa fb06 	bl	8005440 <HAL_InitTick>
 800ae34:	4603      	mov	r3, r0
 800ae36:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800ae38:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae3a:	4618      	mov	r0, r3
 800ae3c:	3718      	adds	r7, #24
 800ae3e:	46bd      	mov	sp, r7
 800ae40:	bd80      	pop	{r7, pc}
 800ae42:	bf00      	nop
 800ae44:	58024400 	.word	0x58024400
 800ae48:	08016698 	.word	0x08016698
 800ae4c:	2400002c 	.word	0x2400002c
 800ae50:	24000028 	.word	0x24000028
 800ae54:	24000034 	.word	0x24000034

0800ae58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ae58:	b480      	push	{r7}
 800ae5a:	b089      	sub	sp, #36	@ 0x24
 800ae5c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800ae5e:	4bb3      	ldr	r3, [pc, #716]	@ (800b12c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ae60:	691b      	ldr	r3, [r3, #16]
 800ae62:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ae66:	2b18      	cmp	r3, #24
 800ae68:	f200 8155 	bhi.w	800b116 <HAL_RCC_GetSysClockFreq+0x2be>
 800ae6c:	a201      	add	r2, pc, #4	@ (adr r2, 800ae74 <HAL_RCC_GetSysClockFreq+0x1c>)
 800ae6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae72:	bf00      	nop
 800ae74:	0800aed9 	.word	0x0800aed9
 800ae78:	0800b117 	.word	0x0800b117
 800ae7c:	0800b117 	.word	0x0800b117
 800ae80:	0800b117 	.word	0x0800b117
 800ae84:	0800b117 	.word	0x0800b117
 800ae88:	0800b117 	.word	0x0800b117
 800ae8c:	0800b117 	.word	0x0800b117
 800ae90:	0800b117 	.word	0x0800b117
 800ae94:	0800aeff 	.word	0x0800aeff
 800ae98:	0800b117 	.word	0x0800b117
 800ae9c:	0800b117 	.word	0x0800b117
 800aea0:	0800b117 	.word	0x0800b117
 800aea4:	0800b117 	.word	0x0800b117
 800aea8:	0800b117 	.word	0x0800b117
 800aeac:	0800b117 	.word	0x0800b117
 800aeb0:	0800b117 	.word	0x0800b117
 800aeb4:	0800af05 	.word	0x0800af05
 800aeb8:	0800b117 	.word	0x0800b117
 800aebc:	0800b117 	.word	0x0800b117
 800aec0:	0800b117 	.word	0x0800b117
 800aec4:	0800b117 	.word	0x0800b117
 800aec8:	0800b117 	.word	0x0800b117
 800aecc:	0800b117 	.word	0x0800b117
 800aed0:	0800b117 	.word	0x0800b117
 800aed4:	0800af0b 	.word	0x0800af0b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800aed8:	4b94      	ldr	r3, [pc, #592]	@ (800b12c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	f003 0320 	and.w	r3, r3, #32
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d009      	beq.n	800aef8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aee4:	4b91      	ldr	r3, [pc, #580]	@ (800b12c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	08db      	lsrs	r3, r3, #3
 800aeea:	f003 0303 	and.w	r3, r3, #3
 800aeee:	4a90      	ldr	r2, [pc, #576]	@ (800b130 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800aef0:	fa22 f303 	lsr.w	r3, r2, r3
 800aef4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800aef6:	e111      	b.n	800b11c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800aef8:	4b8d      	ldr	r3, [pc, #564]	@ (800b130 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800aefa:	61bb      	str	r3, [r7, #24]
      break;
 800aefc:	e10e      	b.n	800b11c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800aefe:	4b8d      	ldr	r3, [pc, #564]	@ (800b134 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800af00:	61bb      	str	r3, [r7, #24]
      break;
 800af02:	e10b      	b.n	800b11c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800af04:	4b8c      	ldr	r3, [pc, #560]	@ (800b138 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800af06:	61bb      	str	r3, [r7, #24]
      break;
 800af08:	e108      	b.n	800b11c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800af0a:	4b88      	ldr	r3, [pc, #544]	@ (800b12c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800af0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af0e:	f003 0303 	and.w	r3, r3, #3
 800af12:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800af14:	4b85      	ldr	r3, [pc, #532]	@ (800b12c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800af16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af18:	091b      	lsrs	r3, r3, #4
 800af1a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800af1e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800af20:	4b82      	ldr	r3, [pc, #520]	@ (800b12c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800af22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af24:	f003 0301 	and.w	r3, r3, #1
 800af28:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800af2a:	4b80      	ldr	r3, [pc, #512]	@ (800b12c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800af2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800af2e:	08db      	lsrs	r3, r3, #3
 800af30:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800af34:	68fa      	ldr	r2, [r7, #12]
 800af36:	fb02 f303 	mul.w	r3, r2, r3
 800af3a:	ee07 3a90 	vmov	s15, r3
 800af3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af42:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800af46:	693b      	ldr	r3, [r7, #16]
 800af48:	2b00      	cmp	r3, #0
 800af4a:	f000 80e1 	beq.w	800b110 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800af4e:	697b      	ldr	r3, [r7, #20]
 800af50:	2b02      	cmp	r3, #2
 800af52:	f000 8083 	beq.w	800b05c <HAL_RCC_GetSysClockFreq+0x204>
 800af56:	697b      	ldr	r3, [r7, #20]
 800af58:	2b02      	cmp	r3, #2
 800af5a:	f200 80a1 	bhi.w	800b0a0 <HAL_RCC_GetSysClockFreq+0x248>
 800af5e:	697b      	ldr	r3, [r7, #20]
 800af60:	2b00      	cmp	r3, #0
 800af62:	d003      	beq.n	800af6c <HAL_RCC_GetSysClockFreq+0x114>
 800af64:	697b      	ldr	r3, [r7, #20]
 800af66:	2b01      	cmp	r3, #1
 800af68:	d056      	beq.n	800b018 <HAL_RCC_GetSysClockFreq+0x1c0>
 800af6a:	e099      	b.n	800b0a0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800af6c:	4b6f      	ldr	r3, [pc, #444]	@ (800b12c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	f003 0320 	and.w	r3, r3, #32
 800af74:	2b00      	cmp	r3, #0
 800af76:	d02d      	beq.n	800afd4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800af78:	4b6c      	ldr	r3, [pc, #432]	@ (800b12c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	08db      	lsrs	r3, r3, #3
 800af7e:	f003 0303 	and.w	r3, r3, #3
 800af82:	4a6b      	ldr	r2, [pc, #428]	@ (800b130 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800af84:	fa22 f303 	lsr.w	r3, r2, r3
 800af88:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	ee07 3a90 	vmov	s15, r3
 800af90:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800af94:	693b      	ldr	r3, [r7, #16]
 800af96:	ee07 3a90 	vmov	s15, r3
 800af9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800afa2:	4b62      	ldr	r3, [pc, #392]	@ (800b12c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800afa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800afa6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800afaa:	ee07 3a90 	vmov	s15, r3
 800afae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800afb2:	ed97 6a02 	vldr	s12, [r7, #8]
 800afb6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800b13c <HAL_RCC_GetSysClockFreq+0x2e4>
 800afba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800afbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800afc2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800afc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800afca:	ee67 7a27 	vmul.f32	s15, s14, s15
 800afce:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800afd2:	e087      	b.n	800b0e4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800afd4:	693b      	ldr	r3, [r7, #16]
 800afd6:	ee07 3a90 	vmov	s15, r3
 800afda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800afde:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800b140 <HAL_RCC_GetSysClockFreq+0x2e8>
 800afe2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800afe6:	4b51      	ldr	r3, [pc, #324]	@ (800b12c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800afe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800afea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800afee:	ee07 3a90 	vmov	s15, r3
 800aff2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aff6:	ed97 6a02 	vldr	s12, [r7, #8]
 800affa:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800b13c <HAL_RCC_GetSysClockFreq+0x2e4>
 800affe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b002:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b006:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b00a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b00e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b012:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b016:	e065      	b.n	800b0e4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b018:	693b      	ldr	r3, [r7, #16]
 800b01a:	ee07 3a90 	vmov	s15, r3
 800b01e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b022:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800b144 <HAL_RCC_GetSysClockFreq+0x2ec>
 800b026:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b02a:	4b40      	ldr	r3, [pc, #256]	@ (800b12c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b02c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b02e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b032:	ee07 3a90 	vmov	s15, r3
 800b036:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b03a:	ed97 6a02 	vldr	s12, [r7, #8]
 800b03e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800b13c <HAL_RCC_GetSysClockFreq+0x2e4>
 800b042:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b046:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b04a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b04e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b052:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b056:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b05a:	e043      	b.n	800b0e4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b05c:	693b      	ldr	r3, [r7, #16]
 800b05e:	ee07 3a90 	vmov	s15, r3
 800b062:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b066:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800b148 <HAL_RCC_GetSysClockFreq+0x2f0>
 800b06a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b06e:	4b2f      	ldr	r3, [pc, #188]	@ (800b12c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b072:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b076:	ee07 3a90 	vmov	s15, r3
 800b07a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b07e:	ed97 6a02 	vldr	s12, [r7, #8]
 800b082:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800b13c <HAL_RCC_GetSysClockFreq+0x2e4>
 800b086:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b08a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b08e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b092:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b096:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b09a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b09e:	e021      	b.n	800b0e4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b0a0:	693b      	ldr	r3, [r7, #16]
 800b0a2:	ee07 3a90 	vmov	s15, r3
 800b0a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b0aa:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800b144 <HAL_RCC_GetSysClockFreq+0x2ec>
 800b0ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b0b2:	4b1e      	ldr	r3, [pc, #120]	@ (800b12c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b0b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b0b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b0ba:	ee07 3a90 	vmov	s15, r3
 800b0be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b0c2:	ed97 6a02 	vldr	s12, [r7, #8]
 800b0c6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800b13c <HAL_RCC_GetSysClockFreq+0x2e4>
 800b0ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b0ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b0d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b0d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b0da:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b0de:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b0e2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800b0e4:	4b11      	ldr	r3, [pc, #68]	@ (800b12c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b0e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b0e8:	0a5b      	lsrs	r3, r3, #9
 800b0ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b0ee:	3301      	adds	r3, #1
 800b0f0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800b0f2:	683b      	ldr	r3, [r7, #0]
 800b0f4:	ee07 3a90 	vmov	s15, r3
 800b0f8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b0fc:	edd7 6a07 	vldr	s13, [r7, #28]
 800b100:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b104:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b108:	ee17 3a90 	vmov	r3, s15
 800b10c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800b10e:	e005      	b.n	800b11c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800b110:	2300      	movs	r3, #0
 800b112:	61bb      	str	r3, [r7, #24]
      break;
 800b114:	e002      	b.n	800b11c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800b116:	4b07      	ldr	r3, [pc, #28]	@ (800b134 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800b118:	61bb      	str	r3, [r7, #24]
      break;
 800b11a:	bf00      	nop
  }

  return sysclockfreq;
 800b11c:	69bb      	ldr	r3, [r7, #24]
}
 800b11e:	4618      	mov	r0, r3
 800b120:	3724      	adds	r7, #36	@ 0x24
 800b122:	46bd      	mov	sp, r7
 800b124:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b128:	4770      	bx	lr
 800b12a:	bf00      	nop
 800b12c:	58024400 	.word	0x58024400
 800b130:	03d09000 	.word	0x03d09000
 800b134:	003d0900 	.word	0x003d0900
 800b138:	017d7840 	.word	0x017d7840
 800b13c:	46000000 	.word	0x46000000
 800b140:	4c742400 	.word	0x4c742400
 800b144:	4a742400 	.word	0x4a742400
 800b148:	4bbebc20 	.word	0x4bbebc20

0800b14c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b14c:	b580      	push	{r7, lr}
 800b14e:	b082      	sub	sp, #8
 800b150:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800b152:	f7ff fe81 	bl	800ae58 <HAL_RCC_GetSysClockFreq>
 800b156:	4602      	mov	r2, r0
 800b158:	4b10      	ldr	r3, [pc, #64]	@ (800b19c <HAL_RCC_GetHCLKFreq+0x50>)
 800b15a:	699b      	ldr	r3, [r3, #24]
 800b15c:	0a1b      	lsrs	r3, r3, #8
 800b15e:	f003 030f 	and.w	r3, r3, #15
 800b162:	490f      	ldr	r1, [pc, #60]	@ (800b1a0 <HAL_RCC_GetHCLKFreq+0x54>)
 800b164:	5ccb      	ldrb	r3, [r1, r3]
 800b166:	f003 031f 	and.w	r3, r3, #31
 800b16a:	fa22 f303 	lsr.w	r3, r2, r3
 800b16e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b170:	4b0a      	ldr	r3, [pc, #40]	@ (800b19c <HAL_RCC_GetHCLKFreq+0x50>)
 800b172:	699b      	ldr	r3, [r3, #24]
 800b174:	f003 030f 	and.w	r3, r3, #15
 800b178:	4a09      	ldr	r2, [pc, #36]	@ (800b1a0 <HAL_RCC_GetHCLKFreq+0x54>)
 800b17a:	5cd3      	ldrb	r3, [r2, r3]
 800b17c:	f003 031f 	and.w	r3, r3, #31
 800b180:	687a      	ldr	r2, [r7, #4]
 800b182:	fa22 f303 	lsr.w	r3, r2, r3
 800b186:	4a07      	ldr	r2, [pc, #28]	@ (800b1a4 <HAL_RCC_GetHCLKFreq+0x58>)
 800b188:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800b18a:	4a07      	ldr	r2, [pc, #28]	@ (800b1a8 <HAL_RCC_GetHCLKFreq+0x5c>)
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800b190:	4b04      	ldr	r3, [pc, #16]	@ (800b1a4 <HAL_RCC_GetHCLKFreq+0x58>)
 800b192:	681b      	ldr	r3, [r3, #0]
}
 800b194:	4618      	mov	r0, r3
 800b196:	3708      	adds	r7, #8
 800b198:	46bd      	mov	sp, r7
 800b19a:	bd80      	pop	{r7, pc}
 800b19c:	58024400 	.word	0x58024400
 800b1a0:	08016698 	.word	0x08016698
 800b1a4:	2400002c 	.word	0x2400002c
 800b1a8:	24000028 	.word	0x24000028

0800b1ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b1ac:	b580      	push	{r7, lr}
 800b1ae:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800b1b0:	f7ff ffcc 	bl	800b14c <HAL_RCC_GetHCLKFreq>
 800b1b4:	4602      	mov	r2, r0
 800b1b6:	4b06      	ldr	r3, [pc, #24]	@ (800b1d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b1b8:	69db      	ldr	r3, [r3, #28]
 800b1ba:	091b      	lsrs	r3, r3, #4
 800b1bc:	f003 0307 	and.w	r3, r3, #7
 800b1c0:	4904      	ldr	r1, [pc, #16]	@ (800b1d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 800b1c2:	5ccb      	ldrb	r3, [r1, r3]
 800b1c4:	f003 031f 	and.w	r3, r3, #31
 800b1c8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800b1cc:	4618      	mov	r0, r3
 800b1ce:	bd80      	pop	{r7, pc}
 800b1d0:	58024400 	.word	0x58024400
 800b1d4:	08016698 	.word	0x08016698

0800b1d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b1d8:	b580      	push	{r7, lr}
 800b1da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800b1dc:	f7ff ffb6 	bl	800b14c <HAL_RCC_GetHCLKFreq>
 800b1e0:	4602      	mov	r2, r0
 800b1e2:	4b06      	ldr	r3, [pc, #24]	@ (800b1fc <HAL_RCC_GetPCLK2Freq+0x24>)
 800b1e4:	69db      	ldr	r3, [r3, #28]
 800b1e6:	0a1b      	lsrs	r3, r3, #8
 800b1e8:	f003 0307 	and.w	r3, r3, #7
 800b1ec:	4904      	ldr	r1, [pc, #16]	@ (800b200 <HAL_RCC_GetPCLK2Freq+0x28>)
 800b1ee:	5ccb      	ldrb	r3, [r1, r3]
 800b1f0:	f003 031f 	and.w	r3, r3, #31
 800b1f4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800b1f8:	4618      	mov	r0, r3
 800b1fa:	bd80      	pop	{r7, pc}
 800b1fc:	58024400 	.word	0x58024400
 800b200:	08016698 	.word	0x08016698

0800b204 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b204:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b208:	b0ca      	sub	sp, #296	@ 0x128
 800b20a:	af00      	add	r7, sp, #0
 800b20c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b210:	2300      	movs	r3, #0
 800b212:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b216:	2300      	movs	r3, #0
 800b218:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800b21c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b220:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b224:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800b228:	2500      	movs	r5, #0
 800b22a:	ea54 0305 	orrs.w	r3, r4, r5
 800b22e:	d049      	beq.n	800b2c4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800b230:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b234:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b236:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b23a:	d02f      	beq.n	800b29c <HAL_RCCEx_PeriphCLKConfig+0x98>
 800b23c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b240:	d828      	bhi.n	800b294 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800b242:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b246:	d01a      	beq.n	800b27e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800b248:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b24c:	d822      	bhi.n	800b294 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d003      	beq.n	800b25a <HAL_RCCEx_PeriphCLKConfig+0x56>
 800b252:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b256:	d007      	beq.n	800b268 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800b258:	e01c      	b.n	800b294 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b25a:	4bb8      	ldr	r3, [pc, #736]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b25c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b25e:	4ab7      	ldr	r2, [pc, #732]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b260:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b264:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b266:	e01a      	b.n	800b29e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b268:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b26c:	3308      	adds	r3, #8
 800b26e:	2102      	movs	r1, #2
 800b270:	4618      	mov	r0, r3
 800b272:	f002 fb61 	bl	800d938 <RCCEx_PLL2_Config>
 800b276:	4603      	mov	r3, r0
 800b278:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b27c:	e00f      	b.n	800b29e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b27e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b282:	3328      	adds	r3, #40	@ 0x28
 800b284:	2102      	movs	r1, #2
 800b286:	4618      	mov	r0, r3
 800b288:	f002 fc08 	bl	800da9c <RCCEx_PLL3_Config>
 800b28c:	4603      	mov	r3, r0
 800b28e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b292:	e004      	b.n	800b29e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b294:	2301      	movs	r3, #1
 800b296:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b29a:	e000      	b.n	800b29e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800b29c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b29e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d10a      	bne.n	800b2bc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800b2a6:	4ba5      	ldr	r3, [pc, #660]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b2a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b2aa:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800b2ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b2b2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b2b4:	4aa1      	ldr	r2, [pc, #644]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b2b6:	430b      	orrs	r3, r1
 800b2b8:	6513      	str	r3, [r2, #80]	@ 0x50
 800b2ba:	e003      	b.n	800b2c4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b2bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b2c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b2c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b2c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2cc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800b2d0:	f04f 0900 	mov.w	r9, #0
 800b2d4:	ea58 0309 	orrs.w	r3, r8, r9
 800b2d8:	d047      	beq.n	800b36a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800b2da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b2de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b2e0:	2b04      	cmp	r3, #4
 800b2e2:	d82a      	bhi.n	800b33a <HAL_RCCEx_PeriphCLKConfig+0x136>
 800b2e4:	a201      	add	r2, pc, #4	@ (adr r2, 800b2ec <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800b2e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2ea:	bf00      	nop
 800b2ec:	0800b301 	.word	0x0800b301
 800b2f0:	0800b30f 	.word	0x0800b30f
 800b2f4:	0800b325 	.word	0x0800b325
 800b2f8:	0800b343 	.word	0x0800b343
 800b2fc:	0800b343 	.word	0x0800b343
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b300:	4b8e      	ldr	r3, [pc, #568]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b302:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b304:	4a8d      	ldr	r2, [pc, #564]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b306:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b30a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b30c:	e01a      	b.n	800b344 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b30e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b312:	3308      	adds	r3, #8
 800b314:	2100      	movs	r1, #0
 800b316:	4618      	mov	r0, r3
 800b318:	f002 fb0e 	bl	800d938 <RCCEx_PLL2_Config>
 800b31c:	4603      	mov	r3, r0
 800b31e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b322:	e00f      	b.n	800b344 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b324:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b328:	3328      	adds	r3, #40	@ 0x28
 800b32a:	2100      	movs	r1, #0
 800b32c:	4618      	mov	r0, r3
 800b32e:	f002 fbb5 	bl	800da9c <RCCEx_PLL3_Config>
 800b332:	4603      	mov	r3, r0
 800b334:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b338:	e004      	b.n	800b344 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b33a:	2301      	movs	r3, #1
 800b33c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b340:	e000      	b.n	800b344 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800b342:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b344:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d10a      	bne.n	800b362 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b34c:	4b7b      	ldr	r3, [pc, #492]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b34e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b350:	f023 0107 	bic.w	r1, r3, #7
 800b354:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b358:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b35a:	4a78      	ldr	r2, [pc, #480]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b35c:	430b      	orrs	r3, r1
 800b35e:	6513      	str	r3, [r2, #80]	@ 0x50
 800b360:	e003      	b.n	800b36a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b362:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b366:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800b36a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b36e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b372:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800b376:	f04f 0b00 	mov.w	fp, #0
 800b37a:	ea5a 030b 	orrs.w	r3, sl, fp
 800b37e:	d04c      	beq.n	800b41a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800b380:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b384:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b386:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b38a:	d030      	beq.n	800b3ee <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800b38c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b390:	d829      	bhi.n	800b3e6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800b392:	2bc0      	cmp	r3, #192	@ 0xc0
 800b394:	d02d      	beq.n	800b3f2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800b396:	2bc0      	cmp	r3, #192	@ 0xc0
 800b398:	d825      	bhi.n	800b3e6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800b39a:	2b80      	cmp	r3, #128	@ 0x80
 800b39c:	d018      	beq.n	800b3d0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800b39e:	2b80      	cmp	r3, #128	@ 0x80
 800b3a0:	d821      	bhi.n	800b3e6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d002      	beq.n	800b3ac <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800b3a6:	2b40      	cmp	r3, #64	@ 0x40
 800b3a8:	d007      	beq.n	800b3ba <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800b3aa:	e01c      	b.n	800b3e6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b3ac:	4b63      	ldr	r3, [pc, #396]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b3ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3b0:	4a62      	ldr	r2, [pc, #392]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b3b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b3b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800b3b8:	e01c      	b.n	800b3f4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b3ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b3be:	3308      	adds	r3, #8
 800b3c0:	2100      	movs	r1, #0
 800b3c2:	4618      	mov	r0, r3
 800b3c4:	f002 fab8 	bl	800d938 <RCCEx_PLL2_Config>
 800b3c8:	4603      	mov	r3, r0
 800b3ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800b3ce:	e011      	b.n	800b3f4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b3d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b3d4:	3328      	adds	r3, #40	@ 0x28
 800b3d6:	2100      	movs	r1, #0
 800b3d8:	4618      	mov	r0, r3
 800b3da:	f002 fb5f 	bl	800da9c <RCCEx_PLL3_Config>
 800b3de:	4603      	mov	r3, r0
 800b3e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800b3e4:	e006      	b.n	800b3f4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b3e6:	2301      	movs	r3, #1
 800b3e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b3ec:	e002      	b.n	800b3f4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800b3ee:	bf00      	nop
 800b3f0:	e000      	b.n	800b3f4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800b3f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b3f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d10a      	bne.n	800b412 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800b3fc:	4b4f      	ldr	r3, [pc, #316]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b3fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b400:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800b404:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b408:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b40a:	4a4c      	ldr	r2, [pc, #304]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b40c:	430b      	orrs	r3, r1
 800b40e:	6513      	str	r3, [r2, #80]	@ 0x50
 800b410:	e003      	b.n	800b41a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b412:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b416:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800b41a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b41e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b422:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800b426:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800b42a:	2300      	movs	r3, #0
 800b42c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800b430:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800b434:	460b      	mov	r3, r1
 800b436:	4313      	orrs	r3, r2
 800b438:	d053      	beq.n	800b4e2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800b43a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b43e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800b442:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b446:	d035      	beq.n	800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800b448:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b44c:	d82e      	bhi.n	800b4ac <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800b44e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800b452:	d031      	beq.n	800b4b8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800b454:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800b458:	d828      	bhi.n	800b4ac <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800b45a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b45e:	d01a      	beq.n	800b496 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800b460:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b464:	d822      	bhi.n	800b4ac <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800b466:	2b00      	cmp	r3, #0
 800b468:	d003      	beq.n	800b472 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800b46a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b46e:	d007      	beq.n	800b480 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800b470:	e01c      	b.n	800b4ac <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b472:	4b32      	ldr	r3, [pc, #200]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b474:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b476:	4a31      	ldr	r2, [pc, #196]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b478:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b47c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b47e:	e01c      	b.n	800b4ba <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b480:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b484:	3308      	adds	r3, #8
 800b486:	2100      	movs	r1, #0
 800b488:	4618      	mov	r0, r3
 800b48a:	f002 fa55 	bl	800d938 <RCCEx_PLL2_Config>
 800b48e:	4603      	mov	r3, r0
 800b490:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800b494:	e011      	b.n	800b4ba <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b496:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b49a:	3328      	adds	r3, #40	@ 0x28
 800b49c:	2100      	movs	r1, #0
 800b49e:	4618      	mov	r0, r3
 800b4a0:	f002 fafc 	bl	800da9c <RCCEx_PLL3_Config>
 800b4a4:	4603      	mov	r3, r0
 800b4a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b4aa:	e006      	b.n	800b4ba <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800b4ac:	2301      	movs	r3, #1
 800b4ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b4b2:	e002      	b.n	800b4ba <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800b4b4:	bf00      	nop
 800b4b6:	e000      	b.n	800b4ba <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800b4b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b4ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d10b      	bne.n	800b4da <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800b4c2:	4b1e      	ldr	r3, [pc, #120]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b4c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b4c6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800b4ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b4ce:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800b4d2:	4a1a      	ldr	r2, [pc, #104]	@ (800b53c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b4d4:	430b      	orrs	r3, r1
 800b4d6:	6593      	str	r3, [r2, #88]	@ 0x58
 800b4d8:	e003      	b.n	800b4e2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b4da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b4de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800b4e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b4e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4ea:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800b4ee:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800b4f2:	2300      	movs	r3, #0
 800b4f4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800b4f8:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800b4fc:	460b      	mov	r3, r1
 800b4fe:	4313      	orrs	r3, r2
 800b500:	d056      	beq.n	800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800b502:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b506:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b50a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b50e:	d038      	beq.n	800b582 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800b510:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b514:	d831      	bhi.n	800b57a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b516:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b51a:	d034      	beq.n	800b586 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800b51c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b520:	d82b      	bhi.n	800b57a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b522:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b526:	d01d      	beq.n	800b564 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800b528:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b52c:	d825      	bhi.n	800b57a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d006      	beq.n	800b540 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800b532:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b536:	d00a      	beq.n	800b54e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800b538:	e01f      	b.n	800b57a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b53a:	bf00      	nop
 800b53c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b540:	4ba2      	ldr	r3, [pc, #648]	@ (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b544:	4aa1      	ldr	r2, [pc, #644]	@ (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b546:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b54a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b54c:	e01c      	b.n	800b588 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b54e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b552:	3308      	adds	r3, #8
 800b554:	2100      	movs	r1, #0
 800b556:	4618      	mov	r0, r3
 800b558:	f002 f9ee 	bl	800d938 <RCCEx_PLL2_Config>
 800b55c:	4603      	mov	r3, r0
 800b55e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800b562:	e011      	b.n	800b588 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b564:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b568:	3328      	adds	r3, #40	@ 0x28
 800b56a:	2100      	movs	r1, #0
 800b56c:	4618      	mov	r0, r3
 800b56e:	f002 fa95 	bl	800da9c <RCCEx_PLL3_Config>
 800b572:	4603      	mov	r3, r0
 800b574:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b578:	e006      	b.n	800b588 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800b57a:	2301      	movs	r3, #1
 800b57c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b580:	e002      	b.n	800b588 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800b582:	bf00      	nop
 800b584:	e000      	b.n	800b588 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800b586:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b588:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d10b      	bne.n	800b5a8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800b590:	4b8e      	ldr	r3, [pc, #568]	@ (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b592:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b594:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800b598:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b59c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b5a0:	4a8a      	ldr	r2, [pc, #552]	@ (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b5a2:	430b      	orrs	r3, r1
 800b5a4:	6593      	str	r3, [r2, #88]	@ 0x58
 800b5a6:	e003      	b.n	800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b5a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b5ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800b5b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b5b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5b8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800b5bc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800b5c0:	2300      	movs	r3, #0
 800b5c2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800b5c6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800b5ca:	460b      	mov	r3, r1
 800b5cc:	4313      	orrs	r3, r2
 800b5ce:	d03a      	beq.n	800b646 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800b5d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b5d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b5d6:	2b30      	cmp	r3, #48	@ 0x30
 800b5d8:	d01f      	beq.n	800b61a <HAL_RCCEx_PeriphCLKConfig+0x416>
 800b5da:	2b30      	cmp	r3, #48	@ 0x30
 800b5dc:	d819      	bhi.n	800b612 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800b5de:	2b20      	cmp	r3, #32
 800b5e0:	d00c      	beq.n	800b5fc <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800b5e2:	2b20      	cmp	r3, #32
 800b5e4:	d815      	bhi.n	800b612 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d019      	beq.n	800b61e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800b5ea:	2b10      	cmp	r3, #16
 800b5ec:	d111      	bne.n	800b612 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b5ee:	4b77      	ldr	r3, [pc, #476]	@ (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b5f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5f2:	4a76      	ldr	r2, [pc, #472]	@ (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b5f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b5f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800b5fa:	e011      	b.n	800b620 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b5fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b600:	3308      	adds	r3, #8
 800b602:	2102      	movs	r1, #2
 800b604:	4618      	mov	r0, r3
 800b606:	f002 f997 	bl	800d938 <RCCEx_PLL2_Config>
 800b60a:	4603      	mov	r3, r0
 800b60c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800b610:	e006      	b.n	800b620 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800b612:	2301      	movs	r3, #1
 800b614:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b618:	e002      	b.n	800b620 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800b61a:	bf00      	nop
 800b61c:	e000      	b.n	800b620 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800b61e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b620:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b624:	2b00      	cmp	r3, #0
 800b626:	d10a      	bne.n	800b63e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800b628:	4b68      	ldr	r3, [pc, #416]	@ (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b62a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b62c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800b630:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b634:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b636:	4a65      	ldr	r2, [pc, #404]	@ (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b638:	430b      	orrs	r3, r1
 800b63a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800b63c:	e003      	b.n	800b646 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b63e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b642:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800b646:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b64a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b64e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800b652:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800b656:	2300      	movs	r3, #0
 800b658:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800b65c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800b660:	460b      	mov	r3, r1
 800b662:	4313      	orrs	r3, r2
 800b664:	d051      	beq.n	800b70a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800b666:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b66a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b66c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b670:	d035      	beq.n	800b6de <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800b672:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b676:	d82e      	bhi.n	800b6d6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800b678:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b67c:	d031      	beq.n	800b6e2 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800b67e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b682:	d828      	bhi.n	800b6d6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800b684:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b688:	d01a      	beq.n	800b6c0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800b68a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b68e:	d822      	bhi.n	800b6d6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800b690:	2b00      	cmp	r3, #0
 800b692:	d003      	beq.n	800b69c <HAL_RCCEx_PeriphCLKConfig+0x498>
 800b694:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b698:	d007      	beq.n	800b6aa <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800b69a:	e01c      	b.n	800b6d6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b69c:	4b4b      	ldr	r3, [pc, #300]	@ (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b69e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6a0:	4a4a      	ldr	r2, [pc, #296]	@ (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b6a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b6a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b6a8:	e01c      	b.n	800b6e4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b6aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b6ae:	3308      	adds	r3, #8
 800b6b0:	2100      	movs	r1, #0
 800b6b2:	4618      	mov	r0, r3
 800b6b4:	f002 f940 	bl	800d938 <RCCEx_PLL2_Config>
 800b6b8:	4603      	mov	r3, r0
 800b6ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b6be:	e011      	b.n	800b6e4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b6c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b6c4:	3328      	adds	r3, #40	@ 0x28
 800b6c6:	2100      	movs	r1, #0
 800b6c8:	4618      	mov	r0, r3
 800b6ca:	f002 f9e7 	bl	800da9c <RCCEx_PLL3_Config>
 800b6ce:	4603      	mov	r3, r0
 800b6d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b6d4:	e006      	b.n	800b6e4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b6d6:	2301      	movs	r3, #1
 800b6d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b6dc:	e002      	b.n	800b6e4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800b6de:	bf00      	nop
 800b6e0:	e000      	b.n	800b6e4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800b6e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b6e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d10a      	bne.n	800b702 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800b6ec:	4b37      	ldr	r3, [pc, #220]	@ (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b6ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b6f0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800b6f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b6f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b6fa:	4a34      	ldr	r2, [pc, #208]	@ (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b6fc:	430b      	orrs	r3, r1
 800b6fe:	6513      	str	r3, [r2, #80]	@ 0x50
 800b700:	e003      	b.n	800b70a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b702:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b706:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800b70a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b70e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b712:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800b716:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800b71a:	2300      	movs	r3, #0
 800b71c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800b720:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800b724:	460b      	mov	r3, r1
 800b726:	4313      	orrs	r3, r2
 800b728:	d056      	beq.n	800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800b72a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b72e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b730:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b734:	d033      	beq.n	800b79e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800b736:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b73a:	d82c      	bhi.n	800b796 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b73c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b740:	d02f      	beq.n	800b7a2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800b742:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b746:	d826      	bhi.n	800b796 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b748:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b74c:	d02b      	beq.n	800b7a6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800b74e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b752:	d820      	bhi.n	800b796 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b754:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b758:	d012      	beq.n	800b780 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800b75a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b75e:	d81a      	bhi.n	800b796 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b760:	2b00      	cmp	r3, #0
 800b762:	d022      	beq.n	800b7aa <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800b764:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b768:	d115      	bne.n	800b796 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b76a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b76e:	3308      	adds	r3, #8
 800b770:	2101      	movs	r1, #1
 800b772:	4618      	mov	r0, r3
 800b774:	f002 f8e0 	bl	800d938 <RCCEx_PLL2_Config>
 800b778:	4603      	mov	r3, r0
 800b77a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800b77e:	e015      	b.n	800b7ac <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b780:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b784:	3328      	adds	r3, #40	@ 0x28
 800b786:	2101      	movs	r1, #1
 800b788:	4618      	mov	r0, r3
 800b78a:	f002 f987 	bl	800da9c <RCCEx_PLL3_Config>
 800b78e:	4603      	mov	r3, r0
 800b790:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800b794:	e00a      	b.n	800b7ac <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b796:	2301      	movs	r3, #1
 800b798:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b79c:	e006      	b.n	800b7ac <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b79e:	bf00      	nop
 800b7a0:	e004      	b.n	800b7ac <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b7a2:	bf00      	nop
 800b7a4:	e002      	b.n	800b7ac <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b7a6:	bf00      	nop
 800b7a8:	e000      	b.n	800b7ac <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b7aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b7ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d10d      	bne.n	800b7d0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800b7b4:	4b05      	ldr	r3, [pc, #20]	@ (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b7b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b7b8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800b7bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b7c0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b7c2:	4a02      	ldr	r2, [pc, #8]	@ (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b7c4:	430b      	orrs	r3, r1
 800b7c6:	6513      	str	r3, [r2, #80]	@ 0x50
 800b7c8:	e006      	b.n	800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800b7ca:	bf00      	nop
 800b7cc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b7d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b7d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800b7d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b7dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7e0:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800b7e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800b7e8:	2300      	movs	r3, #0
 800b7ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800b7ee:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800b7f2:	460b      	mov	r3, r1
 800b7f4:	4313      	orrs	r3, r2
 800b7f6:	d055      	beq.n	800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800b7f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b7fc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b800:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b804:	d033      	beq.n	800b86e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800b806:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b80a:	d82c      	bhi.n	800b866 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b80c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b810:	d02f      	beq.n	800b872 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800b812:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b816:	d826      	bhi.n	800b866 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b818:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b81c:	d02b      	beq.n	800b876 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800b81e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b822:	d820      	bhi.n	800b866 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b824:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b828:	d012      	beq.n	800b850 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800b82a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b82e:	d81a      	bhi.n	800b866 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b830:	2b00      	cmp	r3, #0
 800b832:	d022      	beq.n	800b87a <HAL_RCCEx_PeriphCLKConfig+0x676>
 800b834:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b838:	d115      	bne.n	800b866 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b83a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b83e:	3308      	adds	r3, #8
 800b840:	2101      	movs	r1, #1
 800b842:	4618      	mov	r0, r3
 800b844:	f002 f878 	bl	800d938 <RCCEx_PLL2_Config>
 800b848:	4603      	mov	r3, r0
 800b84a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800b84e:	e015      	b.n	800b87c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b850:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b854:	3328      	adds	r3, #40	@ 0x28
 800b856:	2101      	movs	r1, #1
 800b858:	4618      	mov	r0, r3
 800b85a:	f002 f91f 	bl	800da9c <RCCEx_PLL3_Config>
 800b85e:	4603      	mov	r3, r0
 800b860:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800b864:	e00a      	b.n	800b87c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800b866:	2301      	movs	r3, #1
 800b868:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b86c:	e006      	b.n	800b87c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b86e:	bf00      	nop
 800b870:	e004      	b.n	800b87c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b872:	bf00      	nop
 800b874:	e002      	b.n	800b87c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b876:	bf00      	nop
 800b878:	e000      	b.n	800b87c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b87a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b87c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b880:	2b00      	cmp	r3, #0
 800b882:	d10b      	bne.n	800b89c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800b884:	4ba3      	ldr	r3, [pc, #652]	@ (800bb14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b886:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b888:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800b88c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b890:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b894:	4a9f      	ldr	r2, [pc, #636]	@ (800bb14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b896:	430b      	orrs	r3, r1
 800b898:	6593      	str	r3, [r2, #88]	@ 0x58
 800b89a:	e003      	b.n	800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b89c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b8a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b8a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b8a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8ac:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800b8b0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800b8b4:	2300      	movs	r3, #0
 800b8b6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800b8ba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800b8be:	460b      	mov	r3, r1
 800b8c0:	4313      	orrs	r3, r2
 800b8c2:	d037      	beq.n	800b934 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800b8c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b8c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b8ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b8ce:	d00e      	beq.n	800b8ee <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800b8d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b8d4:	d816      	bhi.n	800b904 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	d018      	beq.n	800b90c <HAL_RCCEx_PeriphCLKConfig+0x708>
 800b8da:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b8de:	d111      	bne.n	800b904 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b8e0:	4b8c      	ldr	r3, [pc, #560]	@ (800bb14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b8e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8e4:	4a8b      	ldr	r2, [pc, #556]	@ (800bb14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b8e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b8ea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800b8ec:	e00f      	b.n	800b90e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b8ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b8f2:	3308      	adds	r3, #8
 800b8f4:	2101      	movs	r1, #1
 800b8f6:	4618      	mov	r0, r3
 800b8f8:	f002 f81e 	bl	800d938 <RCCEx_PLL2_Config>
 800b8fc:	4603      	mov	r3, r0
 800b8fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800b902:	e004      	b.n	800b90e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b904:	2301      	movs	r3, #1
 800b906:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b90a:	e000      	b.n	800b90e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800b90c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b90e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b912:	2b00      	cmp	r3, #0
 800b914:	d10a      	bne.n	800b92c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b916:	4b7f      	ldr	r3, [pc, #508]	@ (800bb14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b918:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b91a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800b91e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b922:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b924:	4a7b      	ldr	r2, [pc, #492]	@ (800bb14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b926:	430b      	orrs	r3, r1
 800b928:	6513      	str	r3, [r2, #80]	@ 0x50
 800b92a:	e003      	b.n	800b934 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b92c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b930:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800b934:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b93c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800b940:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b944:	2300      	movs	r3, #0
 800b946:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800b94a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800b94e:	460b      	mov	r3, r1
 800b950:	4313      	orrs	r3, r2
 800b952:	d039      	beq.n	800b9c8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800b954:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b958:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b95a:	2b03      	cmp	r3, #3
 800b95c:	d81c      	bhi.n	800b998 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800b95e:	a201      	add	r2, pc, #4	@ (adr r2, 800b964 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800b960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b964:	0800b9a1 	.word	0x0800b9a1
 800b968:	0800b975 	.word	0x0800b975
 800b96c:	0800b983 	.word	0x0800b983
 800b970:	0800b9a1 	.word	0x0800b9a1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b974:	4b67      	ldr	r3, [pc, #412]	@ (800bb14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b978:	4a66      	ldr	r2, [pc, #408]	@ (800bb14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b97a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b97e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800b980:	e00f      	b.n	800b9a2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b982:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b986:	3308      	adds	r3, #8
 800b988:	2102      	movs	r1, #2
 800b98a:	4618      	mov	r0, r3
 800b98c:	f001 ffd4 	bl	800d938 <RCCEx_PLL2_Config>
 800b990:	4603      	mov	r3, r0
 800b992:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800b996:	e004      	b.n	800b9a2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800b998:	2301      	movs	r3, #1
 800b99a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b99e:	e000      	b.n	800b9a2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800b9a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b9a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d10a      	bne.n	800b9c0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800b9aa:	4b5a      	ldr	r3, [pc, #360]	@ (800bb14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b9ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b9ae:	f023 0103 	bic.w	r1, r3, #3
 800b9b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b9b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b9b8:	4a56      	ldr	r2, [pc, #344]	@ (800bb14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b9ba:	430b      	orrs	r3, r1
 800b9bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800b9be:	e003      	b.n	800b9c8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b9c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b9c4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b9c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b9cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9d0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800b9d4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b9d8:	2300      	movs	r3, #0
 800b9da:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800b9de:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800b9e2:	460b      	mov	r3, r1
 800b9e4:	4313      	orrs	r3, r2
 800b9e6:	f000 809f 	beq.w	800bb28 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b9ea:	4b4b      	ldr	r3, [pc, #300]	@ (800bb18 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	4a4a      	ldr	r2, [pc, #296]	@ (800bb18 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800b9f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b9f4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b9f6:	f7f9 fd6d 	bl	80054d4 <HAL_GetTick>
 800b9fa:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b9fe:	e00b      	b.n	800ba18 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ba00:	f7f9 fd68 	bl	80054d4 <HAL_GetTick>
 800ba04:	4602      	mov	r2, r0
 800ba06:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800ba0a:	1ad3      	subs	r3, r2, r3
 800ba0c:	2b64      	cmp	r3, #100	@ 0x64
 800ba0e:	d903      	bls.n	800ba18 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800ba10:	2303      	movs	r3, #3
 800ba12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ba16:	e005      	b.n	800ba24 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ba18:	4b3f      	ldr	r3, [pc, #252]	@ (800bb18 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d0ed      	beq.n	800ba00 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800ba24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d179      	bne.n	800bb20 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800ba2c:	4b39      	ldr	r3, [pc, #228]	@ (800bb14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ba2e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800ba30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba34:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800ba38:	4053      	eors	r3, r2
 800ba3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d015      	beq.n	800ba6e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800ba42:	4b34      	ldr	r3, [pc, #208]	@ (800bb14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ba44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ba46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ba4a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800ba4e:	4b31      	ldr	r3, [pc, #196]	@ (800bb14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ba50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ba52:	4a30      	ldr	r2, [pc, #192]	@ (800bb14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ba54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ba58:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800ba5a:	4b2e      	ldr	r3, [pc, #184]	@ (800bb14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ba5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ba5e:	4a2d      	ldr	r2, [pc, #180]	@ (800bb14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ba60:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ba64:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800ba66:	4a2b      	ldr	r2, [pc, #172]	@ (800bb14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ba68:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800ba6c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800ba6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba72:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800ba76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ba7a:	d118      	bne.n	800baae <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ba7c:	f7f9 fd2a 	bl	80054d4 <HAL_GetTick>
 800ba80:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ba84:	e00d      	b.n	800baa2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ba86:	f7f9 fd25 	bl	80054d4 <HAL_GetTick>
 800ba8a:	4602      	mov	r2, r0
 800ba8c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800ba90:	1ad2      	subs	r2, r2, r3
 800ba92:	f241 3388 	movw	r3, #5000	@ 0x1388
 800ba96:	429a      	cmp	r2, r3
 800ba98:	d903      	bls.n	800baa2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800ba9a:	2303      	movs	r3, #3
 800ba9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800baa0:	e005      	b.n	800baae <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800baa2:	4b1c      	ldr	r3, [pc, #112]	@ (800bb14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800baa4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800baa6:	f003 0302 	and.w	r3, r3, #2
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d0eb      	beq.n	800ba86 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800baae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d129      	bne.n	800bb0a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800bab6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800baba:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800babe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bac2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bac6:	d10e      	bne.n	800bae6 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800bac8:	4b12      	ldr	r3, [pc, #72]	@ (800bb14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800baca:	691b      	ldr	r3, [r3, #16]
 800bacc:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800bad0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bad4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800bad8:	091a      	lsrs	r2, r3, #4
 800bada:	4b10      	ldr	r3, [pc, #64]	@ (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800badc:	4013      	ands	r3, r2
 800bade:	4a0d      	ldr	r2, [pc, #52]	@ (800bb14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bae0:	430b      	orrs	r3, r1
 800bae2:	6113      	str	r3, [r2, #16]
 800bae4:	e005      	b.n	800baf2 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800bae6:	4b0b      	ldr	r3, [pc, #44]	@ (800bb14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bae8:	691b      	ldr	r3, [r3, #16]
 800baea:	4a0a      	ldr	r2, [pc, #40]	@ (800bb14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800baec:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800baf0:	6113      	str	r3, [r2, #16]
 800baf2:	4b08      	ldr	r3, [pc, #32]	@ (800bb14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800baf4:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800baf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bafa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800bafe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800bb02:	4a04      	ldr	r2, [pc, #16]	@ (800bb14 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bb04:	430b      	orrs	r3, r1
 800bb06:	6713      	str	r3, [r2, #112]	@ 0x70
 800bb08:	e00e      	b.n	800bb28 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800bb0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bb0e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800bb12:	e009      	b.n	800bb28 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800bb14:	58024400 	.word	0x58024400
 800bb18:	58024800 	.word	0x58024800
 800bb1c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bb20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bb24:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800bb28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bb2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb30:	f002 0301 	and.w	r3, r2, #1
 800bb34:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800bb38:	2300      	movs	r3, #0
 800bb3a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800bb3e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800bb42:	460b      	mov	r3, r1
 800bb44:	4313      	orrs	r3, r2
 800bb46:	f000 8089 	beq.w	800bc5c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800bb4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bb4e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bb50:	2b28      	cmp	r3, #40	@ 0x28
 800bb52:	d86b      	bhi.n	800bc2c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800bb54:	a201      	add	r2, pc, #4	@ (adr r2, 800bb5c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800bb56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb5a:	bf00      	nop
 800bb5c:	0800bc35 	.word	0x0800bc35
 800bb60:	0800bc2d 	.word	0x0800bc2d
 800bb64:	0800bc2d 	.word	0x0800bc2d
 800bb68:	0800bc2d 	.word	0x0800bc2d
 800bb6c:	0800bc2d 	.word	0x0800bc2d
 800bb70:	0800bc2d 	.word	0x0800bc2d
 800bb74:	0800bc2d 	.word	0x0800bc2d
 800bb78:	0800bc2d 	.word	0x0800bc2d
 800bb7c:	0800bc01 	.word	0x0800bc01
 800bb80:	0800bc2d 	.word	0x0800bc2d
 800bb84:	0800bc2d 	.word	0x0800bc2d
 800bb88:	0800bc2d 	.word	0x0800bc2d
 800bb8c:	0800bc2d 	.word	0x0800bc2d
 800bb90:	0800bc2d 	.word	0x0800bc2d
 800bb94:	0800bc2d 	.word	0x0800bc2d
 800bb98:	0800bc2d 	.word	0x0800bc2d
 800bb9c:	0800bc17 	.word	0x0800bc17
 800bba0:	0800bc2d 	.word	0x0800bc2d
 800bba4:	0800bc2d 	.word	0x0800bc2d
 800bba8:	0800bc2d 	.word	0x0800bc2d
 800bbac:	0800bc2d 	.word	0x0800bc2d
 800bbb0:	0800bc2d 	.word	0x0800bc2d
 800bbb4:	0800bc2d 	.word	0x0800bc2d
 800bbb8:	0800bc2d 	.word	0x0800bc2d
 800bbbc:	0800bc35 	.word	0x0800bc35
 800bbc0:	0800bc2d 	.word	0x0800bc2d
 800bbc4:	0800bc2d 	.word	0x0800bc2d
 800bbc8:	0800bc2d 	.word	0x0800bc2d
 800bbcc:	0800bc2d 	.word	0x0800bc2d
 800bbd0:	0800bc2d 	.word	0x0800bc2d
 800bbd4:	0800bc2d 	.word	0x0800bc2d
 800bbd8:	0800bc2d 	.word	0x0800bc2d
 800bbdc:	0800bc35 	.word	0x0800bc35
 800bbe0:	0800bc2d 	.word	0x0800bc2d
 800bbe4:	0800bc2d 	.word	0x0800bc2d
 800bbe8:	0800bc2d 	.word	0x0800bc2d
 800bbec:	0800bc2d 	.word	0x0800bc2d
 800bbf0:	0800bc2d 	.word	0x0800bc2d
 800bbf4:	0800bc2d 	.word	0x0800bc2d
 800bbf8:	0800bc2d 	.word	0x0800bc2d
 800bbfc:	0800bc35 	.word	0x0800bc35
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bc00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc04:	3308      	adds	r3, #8
 800bc06:	2101      	movs	r1, #1
 800bc08:	4618      	mov	r0, r3
 800bc0a:	f001 fe95 	bl	800d938 <RCCEx_PLL2_Config>
 800bc0e:	4603      	mov	r3, r0
 800bc10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800bc14:	e00f      	b.n	800bc36 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bc16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc1a:	3328      	adds	r3, #40	@ 0x28
 800bc1c:	2101      	movs	r1, #1
 800bc1e:	4618      	mov	r0, r3
 800bc20:	f001 ff3c 	bl	800da9c <RCCEx_PLL3_Config>
 800bc24:	4603      	mov	r3, r0
 800bc26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800bc2a:	e004      	b.n	800bc36 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bc2c:	2301      	movs	r3, #1
 800bc2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bc32:	e000      	b.n	800bc36 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800bc34:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bc36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d10a      	bne.n	800bc54 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800bc3e:	4bbf      	ldr	r3, [pc, #764]	@ (800bf3c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bc40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bc42:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800bc46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc4a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bc4c:	4abb      	ldr	r2, [pc, #748]	@ (800bf3c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bc4e:	430b      	orrs	r3, r1
 800bc50:	6553      	str	r3, [r2, #84]	@ 0x54
 800bc52:	e003      	b.n	800bc5c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bc54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bc58:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800bc5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc64:	f002 0302 	and.w	r3, r2, #2
 800bc68:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800bc6c:	2300      	movs	r3, #0
 800bc6e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800bc72:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800bc76:	460b      	mov	r3, r1
 800bc78:	4313      	orrs	r3, r2
 800bc7a:	d041      	beq.n	800bd00 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800bc7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc80:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bc82:	2b05      	cmp	r3, #5
 800bc84:	d824      	bhi.n	800bcd0 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800bc86:	a201      	add	r2, pc, #4	@ (adr r2, 800bc8c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800bc88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc8c:	0800bcd9 	.word	0x0800bcd9
 800bc90:	0800bca5 	.word	0x0800bca5
 800bc94:	0800bcbb 	.word	0x0800bcbb
 800bc98:	0800bcd9 	.word	0x0800bcd9
 800bc9c:	0800bcd9 	.word	0x0800bcd9
 800bca0:	0800bcd9 	.word	0x0800bcd9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bca4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bca8:	3308      	adds	r3, #8
 800bcaa:	2101      	movs	r1, #1
 800bcac:	4618      	mov	r0, r3
 800bcae:	f001 fe43 	bl	800d938 <RCCEx_PLL2_Config>
 800bcb2:	4603      	mov	r3, r0
 800bcb4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800bcb8:	e00f      	b.n	800bcda <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bcba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bcbe:	3328      	adds	r3, #40	@ 0x28
 800bcc0:	2101      	movs	r1, #1
 800bcc2:	4618      	mov	r0, r3
 800bcc4:	f001 feea 	bl	800da9c <RCCEx_PLL3_Config>
 800bcc8:	4603      	mov	r3, r0
 800bcca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800bcce:	e004      	b.n	800bcda <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bcd0:	2301      	movs	r3, #1
 800bcd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bcd6:	e000      	b.n	800bcda <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800bcd8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bcda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d10a      	bne.n	800bcf8 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800bce2:	4b96      	ldr	r3, [pc, #600]	@ (800bf3c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bce4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bce6:	f023 0107 	bic.w	r1, r3, #7
 800bcea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bcee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bcf0:	4a92      	ldr	r2, [pc, #584]	@ (800bf3c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bcf2:	430b      	orrs	r3, r1
 800bcf4:	6553      	str	r3, [r2, #84]	@ 0x54
 800bcf6:	e003      	b.n	800bd00 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bcf8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bcfc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800bd00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd08:	f002 0304 	and.w	r3, r2, #4
 800bd0c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800bd10:	2300      	movs	r3, #0
 800bd12:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800bd16:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800bd1a:	460b      	mov	r3, r1
 800bd1c:	4313      	orrs	r3, r2
 800bd1e:	d044      	beq.n	800bdaa <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800bd20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd24:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bd28:	2b05      	cmp	r3, #5
 800bd2a:	d825      	bhi.n	800bd78 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800bd2c:	a201      	add	r2, pc, #4	@ (adr r2, 800bd34 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800bd2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd32:	bf00      	nop
 800bd34:	0800bd81 	.word	0x0800bd81
 800bd38:	0800bd4d 	.word	0x0800bd4d
 800bd3c:	0800bd63 	.word	0x0800bd63
 800bd40:	0800bd81 	.word	0x0800bd81
 800bd44:	0800bd81 	.word	0x0800bd81
 800bd48:	0800bd81 	.word	0x0800bd81
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bd4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd50:	3308      	adds	r3, #8
 800bd52:	2101      	movs	r1, #1
 800bd54:	4618      	mov	r0, r3
 800bd56:	f001 fdef 	bl	800d938 <RCCEx_PLL2_Config>
 800bd5a:	4603      	mov	r3, r0
 800bd5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800bd60:	e00f      	b.n	800bd82 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bd62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd66:	3328      	adds	r3, #40	@ 0x28
 800bd68:	2101      	movs	r1, #1
 800bd6a:	4618      	mov	r0, r3
 800bd6c:	f001 fe96 	bl	800da9c <RCCEx_PLL3_Config>
 800bd70:	4603      	mov	r3, r0
 800bd72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800bd76:	e004      	b.n	800bd82 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bd78:	2301      	movs	r3, #1
 800bd7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bd7e:	e000      	b.n	800bd82 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800bd80:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bd82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d10b      	bne.n	800bda2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800bd8a:	4b6c      	ldr	r3, [pc, #432]	@ (800bf3c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bd8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bd8e:	f023 0107 	bic.w	r1, r3, #7
 800bd92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd96:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bd9a:	4a68      	ldr	r2, [pc, #416]	@ (800bf3c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bd9c:	430b      	orrs	r3, r1
 800bd9e:	6593      	str	r3, [r2, #88]	@ 0x58
 800bda0:	e003      	b.n	800bdaa <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bda2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bda6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800bdaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bdae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdb2:	f002 0320 	and.w	r3, r2, #32
 800bdb6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800bdba:	2300      	movs	r3, #0
 800bdbc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800bdc0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800bdc4:	460b      	mov	r3, r1
 800bdc6:	4313      	orrs	r3, r2
 800bdc8:	d055      	beq.n	800be76 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800bdca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bdce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bdd2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bdd6:	d033      	beq.n	800be40 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800bdd8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bddc:	d82c      	bhi.n	800be38 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800bdde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bde2:	d02f      	beq.n	800be44 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800bde4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bde8:	d826      	bhi.n	800be38 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800bdea:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800bdee:	d02b      	beq.n	800be48 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800bdf0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800bdf4:	d820      	bhi.n	800be38 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800bdf6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bdfa:	d012      	beq.n	800be22 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800bdfc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800be00:	d81a      	bhi.n	800be38 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800be02:	2b00      	cmp	r3, #0
 800be04:	d022      	beq.n	800be4c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800be06:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800be0a:	d115      	bne.n	800be38 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800be0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be10:	3308      	adds	r3, #8
 800be12:	2100      	movs	r1, #0
 800be14:	4618      	mov	r0, r3
 800be16:	f001 fd8f 	bl	800d938 <RCCEx_PLL2_Config>
 800be1a:	4603      	mov	r3, r0
 800be1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800be20:	e015      	b.n	800be4e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800be22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be26:	3328      	adds	r3, #40	@ 0x28
 800be28:	2102      	movs	r1, #2
 800be2a:	4618      	mov	r0, r3
 800be2c:	f001 fe36 	bl	800da9c <RCCEx_PLL3_Config>
 800be30:	4603      	mov	r3, r0
 800be32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800be36:	e00a      	b.n	800be4e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800be38:	2301      	movs	r3, #1
 800be3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800be3e:	e006      	b.n	800be4e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800be40:	bf00      	nop
 800be42:	e004      	b.n	800be4e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800be44:	bf00      	nop
 800be46:	e002      	b.n	800be4e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800be48:	bf00      	nop
 800be4a:	e000      	b.n	800be4e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800be4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800be4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800be52:	2b00      	cmp	r3, #0
 800be54:	d10b      	bne.n	800be6e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800be56:	4b39      	ldr	r3, [pc, #228]	@ (800bf3c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800be58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800be5a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800be5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800be66:	4a35      	ldr	r2, [pc, #212]	@ (800bf3c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800be68:	430b      	orrs	r3, r1
 800be6a:	6553      	str	r3, [r2, #84]	@ 0x54
 800be6c:	e003      	b.n	800be76 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800be6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800be72:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800be76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be7e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800be82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800be86:	2300      	movs	r3, #0
 800be88:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800be8c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800be90:	460b      	mov	r3, r1
 800be92:	4313      	orrs	r3, r2
 800be94:	d058      	beq.n	800bf48 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800be96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be9a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800be9e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800bea2:	d033      	beq.n	800bf0c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800bea4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800bea8:	d82c      	bhi.n	800bf04 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800beaa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800beae:	d02f      	beq.n	800bf10 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800beb0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800beb4:	d826      	bhi.n	800bf04 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800beb6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800beba:	d02b      	beq.n	800bf14 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800bebc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800bec0:	d820      	bhi.n	800bf04 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800bec2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bec6:	d012      	beq.n	800beee <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800bec8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800becc:	d81a      	bhi.n	800bf04 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800bece:	2b00      	cmp	r3, #0
 800bed0:	d022      	beq.n	800bf18 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800bed2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bed6:	d115      	bne.n	800bf04 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bed8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bedc:	3308      	adds	r3, #8
 800bede:	2100      	movs	r1, #0
 800bee0:	4618      	mov	r0, r3
 800bee2:	f001 fd29 	bl	800d938 <RCCEx_PLL2_Config>
 800bee6:	4603      	mov	r3, r0
 800bee8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800beec:	e015      	b.n	800bf1a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800beee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bef2:	3328      	adds	r3, #40	@ 0x28
 800bef4:	2102      	movs	r1, #2
 800bef6:	4618      	mov	r0, r3
 800bef8:	f001 fdd0 	bl	800da9c <RCCEx_PLL3_Config>
 800befc:	4603      	mov	r3, r0
 800befe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800bf02:	e00a      	b.n	800bf1a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bf04:	2301      	movs	r3, #1
 800bf06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bf0a:	e006      	b.n	800bf1a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800bf0c:	bf00      	nop
 800bf0e:	e004      	b.n	800bf1a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800bf10:	bf00      	nop
 800bf12:	e002      	b.n	800bf1a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800bf14:	bf00      	nop
 800bf16:	e000      	b.n	800bf1a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800bf18:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bf1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d10e      	bne.n	800bf40 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800bf22:	4b06      	ldr	r3, [pc, #24]	@ (800bf3c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bf24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bf26:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800bf2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf2e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bf32:	4a02      	ldr	r2, [pc, #8]	@ (800bf3c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bf34:	430b      	orrs	r3, r1
 800bf36:	6593      	str	r3, [r2, #88]	@ 0x58
 800bf38:	e006      	b.n	800bf48 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800bf3a:	bf00      	nop
 800bf3c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bf40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bf44:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800bf48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf50:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800bf54:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bf58:	2300      	movs	r3, #0
 800bf5a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800bf5e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800bf62:	460b      	mov	r3, r1
 800bf64:	4313      	orrs	r3, r2
 800bf66:	d055      	beq.n	800c014 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800bf68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf6c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800bf70:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800bf74:	d033      	beq.n	800bfde <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800bf76:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800bf7a:	d82c      	bhi.n	800bfd6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800bf7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bf80:	d02f      	beq.n	800bfe2 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800bf82:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bf86:	d826      	bhi.n	800bfd6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800bf88:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800bf8c:	d02b      	beq.n	800bfe6 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800bf8e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800bf92:	d820      	bhi.n	800bfd6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800bf94:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800bf98:	d012      	beq.n	800bfc0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800bf9a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800bf9e:	d81a      	bhi.n	800bfd6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d022      	beq.n	800bfea <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800bfa4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bfa8:	d115      	bne.n	800bfd6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bfaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bfae:	3308      	adds	r3, #8
 800bfb0:	2100      	movs	r1, #0
 800bfb2:	4618      	mov	r0, r3
 800bfb4:	f001 fcc0 	bl	800d938 <RCCEx_PLL2_Config>
 800bfb8:	4603      	mov	r3, r0
 800bfba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800bfbe:	e015      	b.n	800bfec <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bfc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bfc4:	3328      	adds	r3, #40	@ 0x28
 800bfc6:	2102      	movs	r1, #2
 800bfc8:	4618      	mov	r0, r3
 800bfca:	f001 fd67 	bl	800da9c <RCCEx_PLL3_Config>
 800bfce:	4603      	mov	r3, r0
 800bfd0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800bfd4:	e00a      	b.n	800bfec <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bfd6:	2301      	movs	r3, #1
 800bfd8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bfdc:	e006      	b.n	800bfec <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800bfde:	bf00      	nop
 800bfe0:	e004      	b.n	800bfec <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800bfe2:	bf00      	nop
 800bfe4:	e002      	b.n	800bfec <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800bfe6:	bf00      	nop
 800bfe8:	e000      	b.n	800bfec <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800bfea:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bfec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d10b      	bne.n	800c00c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800bff4:	4ba1      	ldr	r3, [pc, #644]	@ (800c27c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bff6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bff8:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800bffc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c000:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c004:	4a9d      	ldr	r2, [pc, #628]	@ (800c27c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c006:	430b      	orrs	r3, r1
 800c008:	6593      	str	r3, [r2, #88]	@ 0x58
 800c00a:	e003      	b.n	800c014 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c00c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c010:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800c014:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c01c:	f002 0308 	and.w	r3, r2, #8
 800c020:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c024:	2300      	movs	r3, #0
 800c026:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c02a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800c02e:	460b      	mov	r3, r1
 800c030:	4313      	orrs	r3, r2
 800c032:	d01e      	beq.n	800c072 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800c034:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c038:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c03c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c040:	d10c      	bne.n	800c05c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c042:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c046:	3328      	adds	r3, #40	@ 0x28
 800c048:	2102      	movs	r1, #2
 800c04a:	4618      	mov	r0, r3
 800c04c:	f001 fd26 	bl	800da9c <RCCEx_PLL3_Config>
 800c050:	4603      	mov	r3, r0
 800c052:	2b00      	cmp	r3, #0
 800c054:	d002      	beq.n	800c05c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800c056:	2301      	movs	r3, #1
 800c058:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800c05c:	4b87      	ldr	r3, [pc, #540]	@ (800c27c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c05e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c060:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c064:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c068:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c06c:	4a83      	ldr	r2, [pc, #524]	@ (800c27c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c06e:	430b      	orrs	r3, r1
 800c070:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800c072:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c07a:	f002 0310 	and.w	r3, r2, #16
 800c07e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c082:	2300      	movs	r3, #0
 800c084:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c088:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800c08c:	460b      	mov	r3, r1
 800c08e:	4313      	orrs	r3, r2
 800c090:	d01e      	beq.n	800c0d0 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800c092:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c096:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c09a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c09e:	d10c      	bne.n	800c0ba <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c0a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c0a4:	3328      	adds	r3, #40	@ 0x28
 800c0a6:	2102      	movs	r1, #2
 800c0a8:	4618      	mov	r0, r3
 800c0aa:	f001 fcf7 	bl	800da9c <RCCEx_PLL3_Config>
 800c0ae:	4603      	mov	r3, r0
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d002      	beq.n	800c0ba <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800c0b4:	2301      	movs	r3, #1
 800c0b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800c0ba:	4b70      	ldr	r3, [pc, #448]	@ (800c27c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c0bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c0be:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800c0c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c0c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c0ca:	4a6c      	ldr	r2, [pc, #432]	@ (800c27c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c0cc:	430b      	orrs	r3, r1
 800c0ce:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c0d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c0d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0d8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800c0dc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c0e0:	2300      	movs	r3, #0
 800c0e2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c0e6:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800c0ea:	460b      	mov	r3, r1
 800c0ec:	4313      	orrs	r3, r2
 800c0ee:	d03e      	beq.n	800c16e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800c0f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c0f4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c0f8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c0fc:	d022      	beq.n	800c144 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800c0fe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c102:	d81b      	bhi.n	800c13c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800c104:	2b00      	cmp	r3, #0
 800c106:	d003      	beq.n	800c110 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800c108:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c10c:	d00b      	beq.n	800c126 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800c10e:	e015      	b.n	800c13c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c110:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c114:	3308      	adds	r3, #8
 800c116:	2100      	movs	r1, #0
 800c118:	4618      	mov	r0, r3
 800c11a:	f001 fc0d 	bl	800d938 <RCCEx_PLL2_Config>
 800c11e:	4603      	mov	r3, r0
 800c120:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800c124:	e00f      	b.n	800c146 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c126:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c12a:	3328      	adds	r3, #40	@ 0x28
 800c12c:	2102      	movs	r1, #2
 800c12e:	4618      	mov	r0, r3
 800c130:	f001 fcb4 	bl	800da9c <RCCEx_PLL3_Config>
 800c134:	4603      	mov	r3, r0
 800c136:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800c13a:	e004      	b.n	800c146 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c13c:	2301      	movs	r3, #1
 800c13e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c142:	e000      	b.n	800c146 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800c144:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c146:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d10b      	bne.n	800c166 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c14e:	4b4b      	ldr	r3, [pc, #300]	@ (800c27c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c150:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c152:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800c156:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c15a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c15e:	4a47      	ldr	r2, [pc, #284]	@ (800c27c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c160:	430b      	orrs	r3, r1
 800c162:	6593      	str	r3, [r2, #88]	@ 0x58
 800c164:	e003      	b.n	800c16e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c166:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c16a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800c16e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c172:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c176:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800c17a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c17c:	2300      	movs	r3, #0
 800c17e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c180:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800c184:	460b      	mov	r3, r1
 800c186:	4313      	orrs	r3, r2
 800c188:	d03b      	beq.n	800c202 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800c18a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c18e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c192:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c196:	d01f      	beq.n	800c1d8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800c198:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c19c:	d818      	bhi.n	800c1d0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800c19e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c1a2:	d003      	beq.n	800c1ac <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800c1a4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c1a8:	d007      	beq.n	800c1ba <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800c1aa:	e011      	b.n	800c1d0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c1ac:	4b33      	ldr	r3, [pc, #204]	@ (800c27c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c1ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c1b0:	4a32      	ldr	r2, [pc, #200]	@ (800c27c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c1b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c1b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800c1b8:	e00f      	b.n	800c1da <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c1ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c1be:	3328      	adds	r3, #40	@ 0x28
 800c1c0:	2101      	movs	r1, #1
 800c1c2:	4618      	mov	r0, r3
 800c1c4:	f001 fc6a 	bl	800da9c <RCCEx_PLL3_Config>
 800c1c8:	4603      	mov	r3, r0
 800c1ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800c1ce:	e004      	b.n	800c1da <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c1d0:	2301      	movs	r3, #1
 800c1d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c1d6:	e000      	b.n	800c1da <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800c1d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c1da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d10b      	bne.n	800c1fa <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c1e2:	4b26      	ldr	r3, [pc, #152]	@ (800c27c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c1e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c1e6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800c1ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c1ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c1f2:	4a22      	ldr	r2, [pc, #136]	@ (800c27c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c1f4:	430b      	orrs	r3, r1
 800c1f6:	6553      	str	r3, [r2, #84]	@ 0x54
 800c1f8:	e003      	b.n	800c202 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c1fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c1fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800c202:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c20a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800c20e:	673b      	str	r3, [r7, #112]	@ 0x70
 800c210:	2300      	movs	r3, #0
 800c212:	677b      	str	r3, [r7, #116]	@ 0x74
 800c214:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800c218:	460b      	mov	r3, r1
 800c21a:	4313      	orrs	r3, r2
 800c21c:	d034      	beq.n	800c288 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800c21e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c222:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c224:	2b00      	cmp	r3, #0
 800c226:	d003      	beq.n	800c230 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800c228:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c22c:	d007      	beq.n	800c23e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800c22e:	e011      	b.n	800c254 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c230:	4b12      	ldr	r3, [pc, #72]	@ (800c27c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c232:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c234:	4a11      	ldr	r2, [pc, #68]	@ (800c27c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c236:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c23a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800c23c:	e00e      	b.n	800c25c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c23e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c242:	3308      	adds	r3, #8
 800c244:	2102      	movs	r1, #2
 800c246:	4618      	mov	r0, r3
 800c248:	f001 fb76 	bl	800d938 <RCCEx_PLL2_Config>
 800c24c:	4603      	mov	r3, r0
 800c24e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800c252:	e003      	b.n	800c25c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800c254:	2301      	movs	r3, #1
 800c256:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c25a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c25c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c260:	2b00      	cmp	r3, #0
 800c262:	d10d      	bne.n	800c280 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800c264:	4b05      	ldr	r3, [pc, #20]	@ (800c27c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c266:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c268:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c26c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c270:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c272:	4a02      	ldr	r2, [pc, #8]	@ (800c27c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c274:	430b      	orrs	r3, r1
 800c276:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800c278:	e006      	b.n	800c288 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800c27a:	bf00      	nop
 800c27c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c280:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c284:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800c288:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c28c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c290:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800c294:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c296:	2300      	movs	r3, #0
 800c298:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c29a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800c29e:	460b      	mov	r3, r1
 800c2a0:	4313      	orrs	r3, r2
 800c2a2:	d00c      	beq.n	800c2be <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c2a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2a8:	3328      	adds	r3, #40	@ 0x28
 800c2aa:	2102      	movs	r1, #2
 800c2ac:	4618      	mov	r0, r3
 800c2ae:	f001 fbf5 	bl	800da9c <RCCEx_PLL3_Config>
 800c2b2:	4603      	mov	r3, r0
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d002      	beq.n	800c2be <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800c2b8:	2301      	movs	r3, #1
 800c2ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800c2be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2c6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800c2ca:	663b      	str	r3, [r7, #96]	@ 0x60
 800c2cc:	2300      	movs	r3, #0
 800c2ce:	667b      	str	r3, [r7, #100]	@ 0x64
 800c2d0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800c2d4:	460b      	mov	r3, r1
 800c2d6:	4313      	orrs	r3, r2
 800c2d8:	d038      	beq.n	800c34c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800c2da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c2e2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c2e6:	d018      	beq.n	800c31a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800c2e8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c2ec:	d811      	bhi.n	800c312 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800c2ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c2f2:	d014      	beq.n	800c31e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800c2f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c2f8:	d80b      	bhi.n	800c312 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d011      	beq.n	800c322 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800c2fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c302:	d106      	bne.n	800c312 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c304:	4bc3      	ldr	r3, [pc, #780]	@ (800c614 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c308:	4ac2      	ldr	r2, [pc, #776]	@ (800c614 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c30a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c30e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800c310:	e008      	b.n	800c324 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c312:	2301      	movs	r3, #1
 800c314:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c318:	e004      	b.n	800c324 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800c31a:	bf00      	nop
 800c31c:	e002      	b.n	800c324 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800c31e:	bf00      	nop
 800c320:	e000      	b.n	800c324 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800c322:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c324:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d10b      	bne.n	800c344 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c32c:	4bb9      	ldr	r3, [pc, #740]	@ (800c614 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c32e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c330:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800c334:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c338:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c33c:	4ab5      	ldr	r2, [pc, #724]	@ (800c614 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c33e:	430b      	orrs	r3, r1
 800c340:	6553      	str	r3, [r2, #84]	@ 0x54
 800c342:	e003      	b.n	800c34c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c344:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c348:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800c34c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c350:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c354:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800c358:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c35a:	2300      	movs	r3, #0
 800c35c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c35e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800c362:	460b      	mov	r3, r1
 800c364:	4313      	orrs	r3, r2
 800c366:	d009      	beq.n	800c37c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800c368:	4baa      	ldr	r3, [pc, #680]	@ (800c614 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c36a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c36c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800c370:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c374:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c376:	4aa7      	ldr	r2, [pc, #668]	@ (800c614 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c378:	430b      	orrs	r3, r1
 800c37a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800c37c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c380:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c384:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800c388:	653b      	str	r3, [r7, #80]	@ 0x50
 800c38a:	2300      	movs	r3, #0
 800c38c:	657b      	str	r3, [r7, #84]	@ 0x54
 800c38e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800c392:	460b      	mov	r3, r1
 800c394:	4313      	orrs	r3, r2
 800c396:	d00a      	beq.n	800c3ae <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800c398:	4b9e      	ldr	r3, [pc, #632]	@ (800c614 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c39a:	691b      	ldr	r3, [r3, #16]
 800c39c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800c3a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3a4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800c3a8:	4a9a      	ldr	r2, [pc, #616]	@ (800c614 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c3aa:	430b      	orrs	r3, r1
 800c3ac:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800c3ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3b6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800c3ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c3bc:	2300      	movs	r3, #0
 800c3be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c3c0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800c3c4:	460b      	mov	r3, r1
 800c3c6:	4313      	orrs	r3, r2
 800c3c8:	d009      	beq.n	800c3de <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800c3ca:	4b92      	ldr	r3, [pc, #584]	@ (800c614 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c3cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c3ce:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800c3d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c3d8:	4a8e      	ldr	r2, [pc, #568]	@ (800c614 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c3da:	430b      	orrs	r3, r1
 800c3dc:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800c3de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3e6:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800c3ea:	643b      	str	r3, [r7, #64]	@ 0x40
 800c3ec:	2300      	movs	r3, #0
 800c3ee:	647b      	str	r3, [r7, #68]	@ 0x44
 800c3f0:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800c3f4:	460b      	mov	r3, r1
 800c3f6:	4313      	orrs	r3, r2
 800c3f8:	d00e      	beq.n	800c418 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800c3fa:	4b86      	ldr	r3, [pc, #536]	@ (800c614 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c3fc:	691b      	ldr	r3, [r3, #16]
 800c3fe:	4a85      	ldr	r2, [pc, #532]	@ (800c614 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c400:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800c404:	6113      	str	r3, [r2, #16]
 800c406:	4b83      	ldr	r3, [pc, #524]	@ (800c614 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c408:	6919      	ldr	r1, [r3, #16]
 800c40a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c40e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800c412:	4a80      	ldr	r2, [pc, #512]	@ (800c614 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c414:	430b      	orrs	r3, r1
 800c416:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800c418:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c41c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c420:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800c424:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c426:	2300      	movs	r3, #0
 800c428:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c42a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800c42e:	460b      	mov	r3, r1
 800c430:	4313      	orrs	r3, r2
 800c432:	d009      	beq.n	800c448 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800c434:	4b77      	ldr	r3, [pc, #476]	@ (800c614 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c436:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c438:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800c43c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c440:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c442:	4a74      	ldr	r2, [pc, #464]	@ (800c614 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c444:	430b      	orrs	r3, r1
 800c446:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800c448:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c44c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c450:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800c454:	633b      	str	r3, [r7, #48]	@ 0x30
 800c456:	2300      	movs	r3, #0
 800c458:	637b      	str	r3, [r7, #52]	@ 0x34
 800c45a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800c45e:	460b      	mov	r3, r1
 800c460:	4313      	orrs	r3, r2
 800c462:	d00a      	beq.n	800c47a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800c464:	4b6b      	ldr	r3, [pc, #428]	@ (800c614 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c466:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c468:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800c46c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c470:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c474:	4a67      	ldr	r2, [pc, #412]	@ (800c614 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c476:	430b      	orrs	r3, r1
 800c478:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800c47a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c47e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c482:	2100      	movs	r1, #0
 800c484:	62b9      	str	r1, [r7, #40]	@ 0x28
 800c486:	f003 0301 	and.w	r3, r3, #1
 800c48a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c48c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800c490:	460b      	mov	r3, r1
 800c492:	4313      	orrs	r3, r2
 800c494:	d011      	beq.n	800c4ba <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c496:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c49a:	3308      	adds	r3, #8
 800c49c:	2100      	movs	r1, #0
 800c49e:	4618      	mov	r0, r3
 800c4a0:	f001 fa4a 	bl	800d938 <RCCEx_PLL2_Config>
 800c4a4:	4603      	mov	r3, r0
 800c4a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c4aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d003      	beq.n	800c4ba <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c4b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c4b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800c4ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c4be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4c2:	2100      	movs	r1, #0
 800c4c4:	6239      	str	r1, [r7, #32]
 800c4c6:	f003 0302 	and.w	r3, r3, #2
 800c4ca:	627b      	str	r3, [r7, #36]	@ 0x24
 800c4cc:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800c4d0:	460b      	mov	r3, r1
 800c4d2:	4313      	orrs	r3, r2
 800c4d4:	d011      	beq.n	800c4fa <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c4d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c4da:	3308      	adds	r3, #8
 800c4dc:	2101      	movs	r1, #1
 800c4de:	4618      	mov	r0, r3
 800c4e0:	f001 fa2a 	bl	800d938 <RCCEx_PLL2_Config>
 800c4e4:	4603      	mov	r3, r0
 800c4e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c4ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d003      	beq.n	800c4fa <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c4f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c4f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800c4fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c4fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c502:	2100      	movs	r1, #0
 800c504:	61b9      	str	r1, [r7, #24]
 800c506:	f003 0304 	and.w	r3, r3, #4
 800c50a:	61fb      	str	r3, [r7, #28]
 800c50c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800c510:	460b      	mov	r3, r1
 800c512:	4313      	orrs	r3, r2
 800c514:	d011      	beq.n	800c53a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c516:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c51a:	3308      	adds	r3, #8
 800c51c:	2102      	movs	r1, #2
 800c51e:	4618      	mov	r0, r3
 800c520:	f001 fa0a 	bl	800d938 <RCCEx_PLL2_Config>
 800c524:	4603      	mov	r3, r0
 800c526:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c52a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d003      	beq.n	800c53a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c532:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c536:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800c53a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c53e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c542:	2100      	movs	r1, #0
 800c544:	6139      	str	r1, [r7, #16]
 800c546:	f003 0308 	and.w	r3, r3, #8
 800c54a:	617b      	str	r3, [r7, #20]
 800c54c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800c550:	460b      	mov	r3, r1
 800c552:	4313      	orrs	r3, r2
 800c554:	d011      	beq.n	800c57a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c556:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c55a:	3328      	adds	r3, #40	@ 0x28
 800c55c:	2100      	movs	r1, #0
 800c55e:	4618      	mov	r0, r3
 800c560:	f001 fa9c 	bl	800da9c <RCCEx_PLL3_Config>
 800c564:	4603      	mov	r3, r0
 800c566:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800c56a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d003      	beq.n	800c57a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c572:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c576:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800c57a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c57e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c582:	2100      	movs	r1, #0
 800c584:	60b9      	str	r1, [r7, #8]
 800c586:	f003 0310 	and.w	r3, r3, #16
 800c58a:	60fb      	str	r3, [r7, #12]
 800c58c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800c590:	460b      	mov	r3, r1
 800c592:	4313      	orrs	r3, r2
 800c594:	d011      	beq.n	800c5ba <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c596:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c59a:	3328      	adds	r3, #40	@ 0x28
 800c59c:	2101      	movs	r1, #1
 800c59e:	4618      	mov	r0, r3
 800c5a0:	f001 fa7c 	bl	800da9c <RCCEx_PLL3_Config>
 800c5a4:	4603      	mov	r3, r0
 800c5a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c5aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d003      	beq.n	800c5ba <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c5b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c5b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800c5ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c5be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5c2:	2100      	movs	r1, #0
 800c5c4:	6039      	str	r1, [r7, #0]
 800c5c6:	f003 0320 	and.w	r3, r3, #32
 800c5ca:	607b      	str	r3, [r7, #4]
 800c5cc:	e9d7 1200 	ldrd	r1, r2, [r7]
 800c5d0:	460b      	mov	r3, r1
 800c5d2:	4313      	orrs	r3, r2
 800c5d4:	d011      	beq.n	800c5fa <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c5d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c5da:	3328      	adds	r3, #40	@ 0x28
 800c5dc:	2102      	movs	r1, #2
 800c5de:	4618      	mov	r0, r3
 800c5e0:	f001 fa5c 	bl	800da9c <RCCEx_PLL3_Config>
 800c5e4:	4603      	mov	r3, r0
 800c5e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c5ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d003      	beq.n	800c5fa <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c5f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c5f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800c5fa:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d101      	bne.n	800c606 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800c602:	2300      	movs	r3, #0
 800c604:	e000      	b.n	800c608 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800c606:	2301      	movs	r3, #1
}
 800c608:	4618      	mov	r0, r3
 800c60a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800c60e:	46bd      	mov	sp, r7
 800c610:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c614:	58024400 	.word	0x58024400

0800c618 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800c618:	b580      	push	{r7, lr}
 800c61a:	b090      	sub	sp, #64	@ 0x40
 800c61c:	af00      	add	r7, sp, #0
 800c61e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800c622:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c626:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800c62a:	430b      	orrs	r3, r1
 800c62c:	f040 8094 	bne.w	800c758 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800c630:	4b9e      	ldr	r3, [pc, #632]	@ (800c8ac <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c632:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c634:	f003 0307 	and.w	r3, r3, #7
 800c638:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800c63a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c63c:	2b04      	cmp	r3, #4
 800c63e:	f200 8087 	bhi.w	800c750 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800c642:	a201      	add	r2, pc, #4	@ (adr r2, 800c648 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800c644:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c648:	0800c65d 	.word	0x0800c65d
 800c64c:	0800c685 	.word	0x0800c685
 800c650:	0800c6ad 	.word	0x0800c6ad
 800c654:	0800c749 	.word	0x0800c749
 800c658:	0800c6d5 	.word	0x0800c6d5
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c65c:	4b93      	ldr	r3, [pc, #588]	@ (800c8ac <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c664:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c668:	d108      	bne.n	800c67c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c66a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c66e:	4618      	mov	r0, r3
 800c670:	f001 f810 	bl	800d694 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c674:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c676:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c678:	f000 bd45 	b.w	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c67c:	2300      	movs	r3, #0
 800c67e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c680:	f000 bd41 	b.w	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c684:	4b89      	ldr	r3, [pc, #548]	@ (800c8ac <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c68c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c690:	d108      	bne.n	800c6a4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c692:	f107 0318 	add.w	r3, r7, #24
 800c696:	4618      	mov	r0, r3
 800c698:	f000 fd54 	bl	800d144 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c69c:	69bb      	ldr	r3, [r7, #24]
 800c69e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c6a0:	f000 bd31 	b.w	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c6a4:	2300      	movs	r3, #0
 800c6a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c6a8:	f000 bd2d 	b.w	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c6ac:	4b7f      	ldr	r3, [pc, #508]	@ (800c8ac <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c6b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c6b8:	d108      	bne.n	800c6cc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c6ba:	f107 030c 	add.w	r3, r7, #12
 800c6be:	4618      	mov	r0, r3
 800c6c0:	f000 fe94 	bl	800d3ec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c6c4:	68fb      	ldr	r3, [r7, #12]
 800c6c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c6c8:	f000 bd1d 	b.w	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c6cc:	2300      	movs	r3, #0
 800c6ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c6d0:	f000 bd19 	b.w	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c6d4:	4b75      	ldr	r3, [pc, #468]	@ (800c8ac <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c6d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c6d8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800c6dc:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c6de:	4b73      	ldr	r3, [pc, #460]	@ (800c8ac <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c6e0:	681b      	ldr	r3, [r3, #0]
 800c6e2:	f003 0304 	and.w	r3, r3, #4
 800c6e6:	2b04      	cmp	r3, #4
 800c6e8:	d10c      	bne.n	800c704 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800c6ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c6ec:	2b00      	cmp	r3, #0
 800c6ee:	d109      	bne.n	800c704 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c6f0:	4b6e      	ldr	r3, [pc, #440]	@ (800c8ac <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	08db      	lsrs	r3, r3, #3
 800c6f6:	f003 0303 	and.w	r3, r3, #3
 800c6fa:	4a6d      	ldr	r2, [pc, #436]	@ (800c8b0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800c6fc:	fa22 f303 	lsr.w	r3, r2, r3
 800c700:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c702:	e01f      	b.n	800c744 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c704:	4b69      	ldr	r3, [pc, #420]	@ (800c8ac <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c706:	681b      	ldr	r3, [r3, #0]
 800c708:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c70c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c710:	d106      	bne.n	800c720 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800c712:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c714:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c718:	d102      	bne.n	800c720 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c71a:	4b66      	ldr	r3, [pc, #408]	@ (800c8b4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800c71c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c71e:	e011      	b.n	800c744 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c720:	4b62      	ldr	r3, [pc, #392]	@ (800c8ac <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c722:	681b      	ldr	r3, [r3, #0]
 800c724:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c728:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c72c:	d106      	bne.n	800c73c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800c72e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c730:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c734:	d102      	bne.n	800c73c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c736:	4b60      	ldr	r3, [pc, #384]	@ (800c8b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800c738:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c73a:	e003      	b.n	800c744 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c73c:	2300      	movs	r3, #0
 800c73e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800c740:	f000 bce1 	b.w	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c744:	f000 bcdf 	b.w	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c748:	4b5c      	ldr	r3, [pc, #368]	@ (800c8bc <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800c74a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c74c:	f000 bcdb 	b.w	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c750:	2300      	movs	r3, #0
 800c752:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c754:	f000 bcd7 	b.w	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800c758:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c75c:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800c760:	430b      	orrs	r3, r1
 800c762:	f040 80ad 	bne.w	800c8c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800c766:	4b51      	ldr	r3, [pc, #324]	@ (800c8ac <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c768:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c76a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800c76e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800c770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c772:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c776:	d056      	beq.n	800c826 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800c778:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c77a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c77e:	f200 8090 	bhi.w	800c8a2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800c782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c784:	2bc0      	cmp	r3, #192	@ 0xc0
 800c786:	f000 8088 	beq.w	800c89a <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800c78a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c78c:	2bc0      	cmp	r3, #192	@ 0xc0
 800c78e:	f200 8088 	bhi.w	800c8a2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800c792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c794:	2b80      	cmp	r3, #128	@ 0x80
 800c796:	d032      	beq.n	800c7fe <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800c798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c79a:	2b80      	cmp	r3, #128	@ 0x80
 800c79c:	f200 8081 	bhi.w	800c8a2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800c7a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	d003      	beq.n	800c7ae <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800c7a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7a8:	2b40      	cmp	r3, #64	@ 0x40
 800c7aa:	d014      	beq.n	800c7d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800c7ac:	e079      	b.n	800c8a2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c7ae:	4b3f      	ldr	r3, [pc, #252]	@ (800c8ac <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c7b6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c7ba:	d108      	bne.n	800c7ce <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c7bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c7c0:	4618      	mov	r0, r3
 800c7c2:	f000 ff67 	bl	800d694 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c7c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c7ca:	f000 bc9c 	b.w	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c7ce:	2300      	movs	r3, #0
 800c7d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c7d2:	f000 bc98 	b.w	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c7d6:	4b35      	ldr	r3, [pc, #212]	@ (800c8ac <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c7de:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c7e2:	d108      	bne.n	800c7f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c7e4:	f107 0318 	add.w	r3, r7, #24
 800c7e8:	4618      	mov	r0, r3
 800c7ea:	f000 fcab 	bl	800d144 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c7ee:	69bb      	ldr	r3, [r7, #24]
 800c7f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c7f2:	f000 bc88 	b.w	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c7f6:	2300      	movs	r3, #0
 800c7f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c7fa:	f000 bc84 	b.w	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c7fe:	4b2b      	ldr	r3, [pc, #172]	@ (800c8ac <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c806:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c80a:	d108      	bne.n	800c81e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c80c:	f107 030c 	add.w	r3, r7, #12
 800c810:	4618      	mov	r0, r3
 800c812:	f000 fdeb 	bl	800d3ec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c816:	68fb      	ldr	r3, [r7, #12]
 800c818:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c81a:	f000 bc74 	b.w	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c81e:	2300      	movs	r3, #0
 800c820:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c822:	f000 bc70 	b.w	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c826:	4b21      	ldr	r3, [pc, #132]	@ (800c8ac <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c828:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c82a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800c82e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c830:	4b1e      	ldr	r3, [pc, #120]	@ (800c8ac <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	f003 0304 	and.w	r3, r3, #4
 800c838:	2b04      	cmp	r3, #4
 800c83a:	d10c      	bne.n	800c856 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800c83c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d109      	bne.n	800c856 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c842:	4b1a      	ldr	r3, [pc, #104]	@ (800c8ac <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	08db      	lsrs	r3, r3, #3
 800c848:	f003 0303 	and.w	r3, r3, #3
 800c84c:	4a18      	ldr	r2, [pc, #96]	@ (800c8b0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800c84e:	fa22 f303 	lsr.w	r3, r2, r3
 800c852:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c854:	e01f      	b.n	800c896 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c856:	4b15      	ldr	r3, [pc, #84]	@ (800c8ac <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c85e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c862:	d106      	bne.n	800c872 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800c864:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c866:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c86a:	d102      	bne.n	800c872 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c86c:	4b11      	ldr	r3, [pc, #68]	@ (800c8b4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800c86e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c870:	e011      	b.n	800c896 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c872:	4b0e      	ldr	r3, [pc, #56]	@ (800c8ac <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c87a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c87e:	d106      	bne.n	800c88e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800c880:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c882:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c886:	d102      	bne.n	800c88e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c888:	4b0b      	ldr	r3, [pc, #44]	@ (800c8b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800c88a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c88c:	e003      	b.n	800c896 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c88e:	2300      	movs	r3, #0
 800c890:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800c892:	f000 bc38 	b.w	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c896:	f000 bc36 	b.w	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c89a:	4b08      	ldr	r3, [pc, #32]	@ (800c8bc <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800c89c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c89e:	f000 bc32 	b.w	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c8a2:	2300      	movs	r3, #0
 800c8a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c8a6:	f000 bc2e 	b.w	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c8aa:	bf00      	nop
 800c8ac:	58024400 	.word	0x58024400
 800c8b0:	03d09000 	.word	0x03d09000
 800c8b4:	003d0900 	.word	0x003d0900
 800c8b8:	017d7840 	.word	0x017d7840
 800c8bc:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800c8c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c8c4:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800c8c8:	430b      	orrs	r3, r1
 800c8ca:	f040 809c 	bne.w	800ca06 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800c8ce:	4b9e      	ldr	r3, [pc, #632]	@ (800cb48 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c8d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c8d2:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800c8d6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800c8d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8da:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c8de:	d054      	beq.n	800c98a <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800c8e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8e2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c8e6:	f200 808b 	bhi.w	800ca00 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800c8ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8ec:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800c8f0:	f000 8083 	beq.w	800c9fa <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800c8f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8f6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800c8fa:	f200 8081 	bhi.w	800ca00 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800c8fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c900:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c904:	d02f      	beq.n	800c966 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800c906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c908:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c90c:	d878      	bhi.n	800ca00 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800c90e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c910:	2b00      	cmp	r3, #0
 800c912:	d004      	beq.n	800c91e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800c914:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c916:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c91a:	d012      	beq.n	800c942 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800c91c:	e070      	b.n	800ca00 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c91e:	4b8a      	ldr	r3, [pc, #552]	@ (800cb48 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c920:	681b      	ldr	r3, [r3, #0]
 800c922:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c926:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c92a:	d107      	bne.n	800c93c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c92c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c930:	4618      	mov	r0, r3
 800c932:	f000 feaf 	bl	800d694 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c938:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c93a:	e3e4      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c93c:	2300      	movs	r3, #0
 800c93e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c940:	e3e1      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c942:	4b81      	ldr	r3, [pc, #516]	@ (800cb48 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c944:	681b      	ldr	r3, [r3, #0]
 800c946:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c94a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c94e:	d107      	bne.n	800c960 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c950:	f107 0318 	add.w	r3, r7, #24
 800c954:	4618      	mov	r0, r3
 800c956:	f000 fbf5 	bl	800d144 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c95a:	69bb      	ldr	r3, [r7, #24]
 800c95c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c95e:	e3d2      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c960:	2300      	movs	r3, #0
 800c962:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c964:	e3cf      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c966:	4b78      	ldr	r3, [pc, #480]	@ (800cb48 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c968:	681b      	ldr	r3, [r3, #0]
 800c96a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c96e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c972:	d107      	bne.n	800c984 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c974:	f107 030c 	add.w	r3, r7, #12
 800c978:	4618      	mov	r0, r3
 800c97a:	f000 fd37 	bl	800d3ec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c97e:	68fb      	ldr	r3, [r7, #12]
 800c980:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c982:	e3c0      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c984:	2300      	movs	r3, #0
 800c986:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c988:	e3bd      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c98a:	4b6f      	ldr	r3, [pc, #444]	@ (800cb48 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c98c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c98e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800c992:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c994:	4b6c      	ldr	r3, [pc, #432]	@ (800cb48 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	f003 0304 	and.w	r3, r3, #4
 800c99c:	2b04      	cmp	r3, #4
 800c99e:	d10c      	bne.n	800c9ba <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800c9a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	d109      	bne.n	800c9ba <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c9a6:	4b68      	ldr	r3, [pc, #416]	@ (800cb48 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	08db      	lsrs	r3, r3, #3
 800c9ac:	f003 0303 	and.w	r3, r3, #3
 800c9b0:	4a66      	ldr	r2, [pc, #408]	@ (800cb4c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800c9b2:	fa22 f303 	lsr.w	r3, r2, r3
 800c9b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c9b8:	e01e      	b.n	800c9f8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c9ba:	4b63      	ldr	r3, [pc, #396]	@ (800cb48 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c9bc:	681b      	ldr	r3, [r3, #0]
 800c9be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c9c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c9c6:	d106      	bne.n	800c9d6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800c9c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c9ca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c9ce:	d102      	bne.n	800c9d6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c9d0:	4b5f      	ldr	r3, [pc, #380]	@ (800cb50 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800c9d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c9d4:	e010      	b.n	800c9f8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c9d6:	4b5c      	ldr	r3, [pc, #368]	@ (800cb48 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c9d8:	681b      	ldr	r3, [r3, #0]
 800c9da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c9de:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c9e2:	d106      	bne.n	800c9f2 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800c9e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c9e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c9ea:	d102      	bne.n	800c9f2 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c9ec:	4b59      	ldr	r3, [pc, #356]	@ (800cb54 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800c9ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c9f0:	e002      	b.n	800c9f8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c9f2:	2300      	movs	r3, #0
 800c9f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800c9f6:	e386      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c9f8:	e385      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c9fa:	4b57      	ldr	r3, [pc, #348]	@ (800cb58 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800c9fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c9fe:	e382      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800ca00:	2300      	movs	r3, #0
 800ca02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ca04:	e37f      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800ca06:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ca0a:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800ca0e:	430b      	orrs	r3, r1
 800ca10:	f040 80a7 	bne.w	800cb62 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800ca14:	4b4c      	ldr	r3, [pc, #304]	@ (800cb48 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ca16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ca18:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800ca1c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800ca1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca20:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ca24:	d055      	beq.n	800cad2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800ca26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca28:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ca2c:	f200 8096 	bhi.w	800cb5c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800ca30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca32:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ca36:	f000 8084 	beq.w	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800ca3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca3c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ca40:	f200 808c 	bhi.w	800cb5c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800ca44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca46:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ca4a:	d030      	beq.n	800caae <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800ca4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca4e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ca52:	f200 8083 	bhi.w	800cb5c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800ca56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d004      	beq.n	800ca66 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800ca5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca5e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ca62:	d012      	beq.n	800ca8a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800ca64:	e07a      	b.n	800cb5c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ca66:	4b38      	ldr	r3, [pc, #224]	@ (800cb48 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ca6e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ca72:	d107      	bne.n	800ca84 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ca74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ca78:	4618      	mov	r0, r3
 800ca7a:	f000 fe0b 	bl	800d694 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ca7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ca82:	e340      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ca84:	2300      	movs	r3, #0
 800ca86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ca88:	e33d      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ca8a:	4b2f      	ldr	r3, [pc, #188]	@ (800cb48 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ca92:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ca96:	d107      	bne.n	800caa8 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ca98:	f107 0318 	add.w	r3, r7, #24
 800ca9c:	4618      	mov	r0, r3
 800ca9e:	f000 fb51 	bl	800d144 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800caa2:	69bb      	ldr	r3, [r7, #24]
 800caa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800caa6:	e32e      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800caa8:	2300      	movs	r3, #0
 800caaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800caac:	e32b      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800caae:	4b26      	ldr	r3, [pc, #152]	@ (800cb48 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cab0:	681b      	ldr	r3, [r3, #0]
 800cab2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cab6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800caba:	d107      	bne.n	800cacc <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cabc:	f107 030c 	add.w	r3, r7, #12
 800cac0:	4618      	mov	r0, r3
 800cac2:	f000 fc93 	bl	800d3ec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800caca:	e31c      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cacc:	2300      	movs	r3, #0
 800cace:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cad0:	e319      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800cad2:	4b1d      	ldr	r3, [pc, #116]	@ (800cb48 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cad4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cad6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800cada:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800cadc:	4b1a      	ldr	r3, [pc, #104]	@ (800cb48 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	f003 0304 	and.w	r3, r3, #4
 800cae4:	2b04      	cmp	r3, #4
 800cae6:	d10c      	bne.n	800cb02 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800cae8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800caea:	2b00      	cmp	r3, #0
 800caec:	d109      	bne.n	800cb02 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800caee:	4b16      	ldr	r3, [pc, #88]	@ (800cb48 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800caf0:	681b      	ldr	r3, [r3, #0]
 800caf2:	08db      	lsrs	r3, r3, #3
 800caf4:	f003 0303 	and.w	r3, r3, #3
 800caf8:	4a14      	ldr	r2, [pc, #80]	@ (800cb4c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800cafa:	fa22 f303 	lsr.w	r3, r2, r3
 800cafe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cb00:	e01e      	b.n	800cb40 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800cb02:	4b11      	ldr	r3, [pc, #68]	@ (800cb48 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cb0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cb0e:	d106      	bne.n	800cb1e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800cb10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb12:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cb16:	d102      	bne.n	800cb1e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800cb18:	4b0d      	ldr	r3, [pc, #52]	@ (800cb50 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800cb1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cb1c:	e010      	b.n	800cb40 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800cb1e:	4b0a      	ldr	r3, [pc, #40]	@ (800cb48 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cb26:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cb2a:	d106      	bne.n	800cb3a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800cb2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb2e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cb32:	d102      	bne.n	800cb3a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800cb34:	4b07      	ldr	r3, [pc, #28]	@ (800cb54 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800cb36:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cb38:	e002      	b.n	800cb40 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800cb3a:	2300      	movs	r3, #0
 800cb3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800cb3e:	e2e2      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800cb40:	e2e1      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800cb42:	4b05      	ldr	r3, [pc, #20]	@ (800cb58 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800cb44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cb46:	e2de      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800cb48:	58024400 	.word	0x58024400
 800cb4c:	03d09000 	.word	0x03d09000
 800cb50:	003d0900 	.word	0x003d0900
 800cb54:	017d7840 	.word	0x017d7840
 800cb58:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800cb5c:	2300      	movs	r3, #0
 800cb5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cb60:	e2d1      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800cb62:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cb66:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800cb6a:	430b      	orrs	r3, r1
 800cb6c:	f040 809c 	bne.w	800cca8 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800cb70:	4b93      	ldr	r3, [pc, #588]	@ (800cdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cb72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cb74:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800cb78:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800cb7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb7c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cb80:	d054      	beq.n	800cc2c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800cb82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb84:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cb88:	f200 808b 	bhi.w	800cca2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800cb8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb8e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800cb92:	f000 8083 	beq.w	800cc9c <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800cb96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb98:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800cb9c:	f200 8081 	bhi.w	800cca2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800cba0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cba2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cba6:	d02f      	beq.n	800cc08 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800cba8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cbaa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cbae:	d878      	bhi.n	800cca2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800cbb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	d004      	beq.n	800cbc0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800cbb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cbb8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cbbc:	d012      	beq.n	800cbe4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800cbbe:	e070      	b.n	800cca2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cbc0:	4b7f      	ldr	r3, [pc, #508]	@ (800cdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cbc2:	681b      	ldr	r3, [r3, #0]
 800cbc4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cbc8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800cbcc:	d107      	bne.n	800cbde <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cbce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800cbd2:	4618      	mov	r0, r3
 800cbd4:	f000 fd5e 	bl	800d694 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800cbd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cbdc:	e293      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cbde:	2300      	movs	r3, #0
 800cbe0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cbe2:	e290      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cbe4:	4b76      	ldr	r3, [pc, #472]	@ (800cdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cbe6:	681b      	ldr	r3, [r3, #0]
 800cbe8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cbec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cbf0:	d107      	bne.n	800cc02 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cbf2:	f107 0318 	add.w	r3, r7, #24
 800cbf6:	4618      	mov	r0, r3
 800cbf8:	f000 faa4 	bl	800d144 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800cbfc:	69bb      	ldr	r3, [r7, #24]
 800cbfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cc00:	e281      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cc02:	2300      	movs	r3, #0
 800cc04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cc06:	e27e      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cc08:	4b6d      	ldr	r3, [pc, #436]	@ (800cdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cc10:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cc14:	d107      	bne.n	800cc26 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cc16:	f107 030c 	add.w	r3, r7, #12
 800cc1a:	4618      	mov	r0, r3
 800cc1c:	f000 fbe6 	bl	800d3ec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cc24:	e26f      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cc26:	2300      	movs	r3, #0
 800cc28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cc2a:	e26c      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800cc2c:	4b64      	ldr	r3, [pc, #400]	@ (800cdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cc2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cc30:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800cc34:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800cc36:	4b62      	ldr	r3, [pc, #392]	@ (800cdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cc38:	681b      	ldr	r3, [r3, #0]
 800cc3a:	f003 0304 	and.w	r3, r3, #4
 800cc3e:	2b04      	cmp	r3, #4
 800cc40:	d10c      	bne.n	800cc5c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800cc42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	d109      	bne.n	800cc5c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cc48:	4b5d      	ldr	r3, [pc, #372]	@ (800cdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cc4a:	681b      	ldr	r3, [r3, #0]
 800cc4c:	08db      	lsrs	r3, r3, #3
 800cc4e:	f003 0303 	and.w	r3, r3, #3
 800cc52:	4a5c      	ldr	r2, [pc, #368]	@ (800cdc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800cc54:	fa22 f303 	lsr.w	r3, r2, r3
 800cc58:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cc5a:	e01e      	b.n	800cc9a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800cc5c:	4b58      	ldr	r3, [pc, #352]	@ (800cdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cc64:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cc68:	d106      	bne.n	800cc78 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800cc6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc6c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cc70:	d102      	bne.n	800cc78 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800cc72:	4b55      	ldr	r3, [pc, #340]	@ (800cdc8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800cc74:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cc76:	e010      	b.n	800cc9a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800cc78:	4b51      	ldr	r3, [pc, #324]	@ (800cdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cc7a:	681b      	ldr	r3, [r3, #0]
 800cc7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cc80:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cc84:	d106      	bne.n	800cc94 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800cc86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cc8c:	d102      	bne.n	800cc94 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800cc8e:	4b4f      	ldr	r3, [pc, #316]	@ (800cdcc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800cc90:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cc92:	e002      	b.n	800cc9a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800cc94:	2300      	movs	r3, #0
 800cc96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800cc98:	e235      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800cc9a:	e234      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800cc9c:	4b4c      	ldr	r3, [pc, #304]	@ (800cdd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800cc9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cca0:	e231      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800cca2:	2300      	movs	r3, #0
 800cca4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cca6:	e22e      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800cca8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ccac:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800ccb0:	430b      	orrs	r3, r1
 800ccb2:	f040 808f 	bne.w	800cdd4 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800ccb6:	4b42      	ldr	r3, [pc, #264]	@ (800cdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ccb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ccba:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800ccbe:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800ccc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccc2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ccc6:	d06b      	beq.n	800cda0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800ccc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccca:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ccce:	d874      	bhi.n	800cdba <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800ccd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccd2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ccd6:	d056      	beq.n	800cd86 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800ccd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccda:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ccde:	d86c      	bhi.n	800cdba <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800cce0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cce2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800cce6:	d03b      	beq.n	800cd60 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800cce8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccea:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ccee:	d864      	bhi.n	800cdba <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800ccf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccf2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ccf6:	d021      	beq.n	800cd3c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800ccf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccfa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ccfe:	d85c      	bhi.n	800cdba <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800cd00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd02:	2b00      	cmp	r3, #0
 800cd04:	d004      	beq.n	800cd10 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800cd06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cd0c:	d004      	beq.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800cd0e:	e054      	b.n	800cdba <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800cd10:	f7fe fa4c 	bl	800b1ac <HAL_RCC_GetPCLK1Freq>
 800cd14:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800cd16:	e1f6      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cd18:	4b29      	ldr	r3, [pc, #164]	@ (800cdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cd20:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cd24:	d107      	bne.n	800cd36 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cd26:	f107 0318 	add.w	r3, r7, #24
 800cd2a:	4618      	mov	r0, r3
 800cd2c:	f000 fa0a 	bl	800d144 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800cd30:	69fb      	ldr	r3, [r7, #28]
 800cd32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cd34:	e1e7      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cd36:	2300      	movs	r3, #0
 800cd38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cd3a:	e1e4      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cd3c:	4b20      	ldr	r3, [pc, #128]	@ (800cdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cd44:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cd48:	d107      	bne.n	800cd5a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cd4a:	f107 030c 	add.w	r3, r7, #12
 800cd4e:	4618      	mov	r0, r3
 800cd50:	f000 fb4c 	bl	800d3ec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800cd54:	693b      	ldr	r3, [r7, #16]
 800cd56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cd58:	e1d5      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cd5a:	2300      	movs	r3, #0
 800cd5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cd5e:	e1d2      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800cd60:	4b17      	ldr	r3, [pc, #92]	@ (800cdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cd62:	681b      	ldr	r3, [r3, #0]
 800cd64:	f003 0304 	and.w	r3, r3, #4
 800cd68:	2b04      	cmp	r3, #4
 800cd6a:	d109      	bne.n	800cd80 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cd6c:	4b14      	ldr	r3, [pc, #80]	@ (800cdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	08db      	lsrs	r3, r3, #3
 800cd72:	f003 0303 	and.w	r3, r3, #3
 800cd76:	4a13      	ldr	r2, [pc, #76]	@ (800cdc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800cd78:	fa22 f303 	lsr.w	r3, r2, r3
 800cd7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cd7e:	e1c2      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cd80:	2300      	movs	r3, #0
 800cd82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cd84:	e1bf      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800cd86:	4b0e      	ldr	r3, [pc, #56]	@ (800cdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cd8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cd92:	d102      	bne.n	800cd9a <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800cd94:	4b0c      	ldr	r3, [pc, #48]	@ (800cdc8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800cd96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cd98:	e1b5      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cd9a:	2300      	movs	r3, #0
 800cd9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cd9e:	e1b2      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800cda0:	4b07      	ldr	r3, [pc, #28]	@ (800cdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cda2:	681b      	ldr	r3, [r3, #0]
 800cda4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cda8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cdac:	d102      	bne.n	800cdb4 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800cdae:	4b07      	ldr	r3, [pc, #28]	@ (800cdcc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800cdb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cdb2:	e1a8      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cdb4:	2300      	movs	r3, #0
 800cdb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cdb8:	e1a5      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800cdba:	2300      	movs	r3, #0
 800cdbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cdbe:	e1a2      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800cdc0:	58024400 	.word	0x58024400
 800cdc4:	03d09000 	.word	0x03d09000
 800cdc8:	003d0900 	.word	0x003d0900
 800cdcc:	017d7840 	.word	0x017d7840
 800cdd0:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800cdd4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cdd8:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800cddc:	430b      	orrs	r3, r1
 800cdde:	d173      	bne.n	800cec8 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800cde0:	4b9c      	ldr	r3, [pc, #624]	@ (800d054 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cde2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cde4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800cde8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800cdea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cdec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cdf0:	d02f      	beq.n	800ce52 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800cdf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cdf4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cdf8:	d863      	bhi.n	800cec2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800cdfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	d004      	beq.n	800ce0a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800ce00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce02:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ce06:	d012      	beq.n	800ce2e <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800ce08:	e05b      	b.n	800cec2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ce0a:	4b92      	ldr	r3, [pc, #584]	@ (800d054 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ce0c:	681b      	ldr	r3, [r3, #0]
 800ce0e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ce12:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ce16:	d107      	bne.n	800ce28 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ce18:	f107 0318 	add.w	r3, r7, #24
 800ce1c:	4618      	mov	r0, r3
 800ce1e:	f000 f991 	bl	800d144 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ce22:	69bb      	ldr	r3, [r7, #24]
 800ce24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ce26:	e16e      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ce28:	2300      	movs	r3, #0
 800ce2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ce2c:	e16b      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ce2e:	4b89      	ldr	r3, [pc, #548]	@ (800d054 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ce36:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ce3a:	d107      	bne.n	800ce4c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ce3c:	f107 030c 	add.w	r3, r7, #12
 800ce40:	4618      	mov	r0, r3
 800ce42:	f000 fad3 	bl	800d3ec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800ce46:	697b      	ldr	r3, [r7, #20]
 800ce48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ce4a:	e15c      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ce4c:	2300      	movs	r3, #0
 800ce4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ce50:	e159      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ce52:	4b80      	ldr	r3, [pc, #512]	@ (800d054 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ce54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ce56:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ce5a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ce5c:	4b7d      	ldr	r3, [pc, #500]	@ (800d054 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ce5e:	681b      	ldr	r3, [r3, #0]
 800ce60:	f003 0304 	and.w	r3, r3, #4
 800ce64:	2b04      	cmp	r3, #4
 800ce66:	d10c      	bne.n	800ce82 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800ce68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d109      	bne.n	800ce82 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ce6e:	4b79      	ldr	r3, [pc, #484]	@ (800d054 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ce70:	681b      	ldr	r3, [r3, #0]
 800ce72:	08db      	lsrs	r3, r3, #3
 800ce74:	f003 0303 	and.w	r3, r3, #3
 800ce78:	4a77      	ldr	r2, [pc, #476]	@ (800d058 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800ce7a:	fa22 f303 	lsr.w	r3, r2, r3
 800ce7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ce80:	e01e      	b.n	800cec0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ce82:	4b74      	ldr	r3, [pc, #464]	@ (800d054 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ce84:	681b      	ldr	r3, [r3, #0]
 800ce86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ce8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ce8e:	d106      	bne.n	800ce9e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800ce90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce92:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ce96:	d102      	bne.n	800ce9e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ce98:	4b70      	ldr	r3, [pc, #448]	@ (800d05c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800ce9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ce9c:	e010      	b.n	800cec0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ce9e:	4b6d      	ldr	r3, [pc, #436]	@ (800d054 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cea0:	681b      	ldr	r3, [r3, #0]
 800cea2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cea6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ceaa:	d106      	bne.n	800ceba <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800ceac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ceae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ceb2:	d102      	bne.n	800ceba <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ceb4:	4b6a      	ldr	r3, [pc, #424]	@ (800d060 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800ceb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ceb8:	e002      	b.n	800cec0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ceba:	2300      	movs	r3, #0
 800cebc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800cebe:	e122      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800cec0:	e121      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800cec2:	2300      	movs	r3, #0
 800cec4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cec6:	e11e      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800cec8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cecc:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800ced0:	430b      	orrs	r3, r1
 800ced2:	d133      	bne.n	800cf3c <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800ced4:	4b5f      	ldr	r3, [pc, #380]	@ (800d054 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ced6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ced8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800cedc:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800cede:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cee0:	2b00      	cmp	r3, #0
 800cee2:	d004      	beq.n	800ceee <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800cee4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cee6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ceea:	d012      	beq.n	800cf12 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800ceec:	e023      	b.n	800cf36 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ceee:	4b59      	ldr	r3, [pc, #356]	@ (800d054 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cef0:	681b      	ldr	r3, [r3, #0]
 800cef2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cef6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800cefa:	d107      	bne.n	800cf0c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cefc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800cf00:	4618      	mov	r0, r3
 800cf02:	f000 fbc7 	bl	800d694 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800cf06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cf0a:	e0fc      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cf0c:	2300      	movs	r3, #0
 800cf0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cf10:	e0f9      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cf12:	4b50      	ldr	r3, [pc, #320]	@ (800d054 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cf14:	681b      	ldr	r3, [r3, #0]
 800cf16:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cf1a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cf1e:	d107      	bne.n	800cf30 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cf20:	f107 0318 	add.w	r3, r7, #24
 800cf24:	4618      	mov	r0, r3
 800cf26:	f000 f90d 	bl	800d144 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800cf2a:	6a3b      	ldr	r3, [r7, #32]
 800cf2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cf2e:	e0ea      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cf30:	2300      	movs	r3, #0
 800cf32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cf34:	e0e7      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800cf36:	2300      	movs	r3, #0
 800cf38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cf3a:	e0e4      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800cf3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cf40:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800cf44:	430b      	orrs	r3, r1
 800cf46:	f040 808d 	bne.w	800d064 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800cf4a:	4b42      	ldr	r3, [pc, #264]	@ (800d054 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cf4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cf4e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800cf52:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800cf54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf56:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800cf5a:	d06b      	beq.n	800d034 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800cf5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf5e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800cf62:	d874      	bhi.n	800d04e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800cf64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cf6a:	d056      	beq.n	800d01a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800cf6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cf72:	d86c      	bhi.n	800d04e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800cf74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf76:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800cf7a:	d03b      	beq.n	800cff4 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800cf7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf7e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800cf82:	d864      	bhi.n	800d04e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800cf84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf86:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cf8a:	d021      	beq.n	800cfd0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800cf8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf8e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cf92:	d85c      	bhi.n	800d04e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800cf94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	d004      	beq.n	800cfa4 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800cf9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf9c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cfa0:	d004      	beq.n	800cfac <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800cfa2:	e054      	b.n	800d04e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800cfa4:	f000 f8b8 	bl	800d118 <HAL_RCCEx_GetD3PCLK1Freq>
 800cfa8:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800cfaa:	e0ac      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cfac:	4b29      	ldr	r3, [pc, #164]	@ (800d054 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cfae:	681b      	ldr	r3, [r3, #0]
 800cfb0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cfb4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cfb8:	d107      	bne.n	800cfca <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cfba:	f107 0318 	add.w	r3, r7, #24
 800cfbe:	4618      	mov	r0, r3
 800cfc0:	f000 f8c0 	bl	800d144 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800cfc4:	69fb      	ldr	r3, [r7, #28]
 800cfc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cfc8:	e09d      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cfca:	2300      	movs	r3, #0
 800cfcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cfce:	e09a      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cfd0:	4b20      	ldr	r3, [pc, #128]	@ (800d054 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cfd2:	681b      	ldr	r3, [r3, #0]
 800cfd4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cfd8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cfdc:	d107      	bne.n	800cfee <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cfde:	f107 030c 	add.w	r3, r7, #12
 800cfe2:	4618      	mov	r0, r3
 800cfe4:	f000 fa02 	bl	800d3ec <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800cfe8:	693b      	ldr	r3, [r7, #16]
 800cfea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cfec:	e08b      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cfee:	2300      	movs	r3, #0
 800cff0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cff2:	e088      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800cff4:	4b17      	ldr	r3, [pc, #92]	@ (800d054 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	f003 0304 	and.w	r3, r3, #4
 800cffc:	2b04      	cmp	r3, #4
 800cffe:	d109      	bne.n	800d014 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d000:	4b14      	ldr	r3, [pc, #80]	@ (800d054 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	08db      	lsrs	r3, r3, #3
 800d006:	f003 0303 	and.w	r3, r3, #3
 800d00a:	4a13      	ldr	r2, [pc, #76]	@ (800d058 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800d00c:	fa22 f303 	lsr.w	r3, r2, r3
 800d010:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d012:	e078      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d014:	2300      	movs	r3, #0
 800d016:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d018:	e075      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800d01a:	4b0e      	ldr	r3, [pc, #56]	@ (800d054 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d01c:	681b      	ldr	r3, [r3, #0]
 800d01e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d022:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d026:	d102      	bne.n	800d02e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800d028:	4b0c      	ldr	r3, [pc, #48]	@ (800d05c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800d02a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d02c:	e06b      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d02e:	2300      	movs	r3, #0
 800d030:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d032:	e068      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800d034:	4b07      	ldr	r3, [pc, #28]	@ (800d054 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d03c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d040:	d102      	bne.n	800d048 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800d042:	4b07      	ldr	r3, [pc, #28]	@ (800d060 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800d044:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d046:	e05e      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d048:	2300      	movs	r3, #0
 800d04a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d04c:	e05b      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800d04e:	2300      	movs	r3, #0
 800d050:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d052:	e058      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800d054:	58024400 	.word	0x58024400
 800d058:	03d09000 	.word	0x03d09000
 800d05c:	003d0900 	.word	0x003d0900
 800d060:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800d064:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d068:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800d06c:	430b      	orrs	r3, r1
 800d06e:	d148      	bne.n	800d102 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800d070:	4b27      	ldr	r3, [pc, #156]	@ (800d110 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800d072:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d074:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800d078:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800d07a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d07c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d080:	d02a      	beq.n	800d0d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800d082:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d084:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d088:	d838      	bhi.n	800d0fc <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800d08a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d08c:	2b00      	cmp	r3, #0
 800d08e:	d004      	beq.n	800d09a <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800d090:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d092:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d096:	d00d      	beq.n	800d0b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800d098:	e030      	b.n	800d0fc <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800d09a:	4b1d      	ldr	r3, [pc, #116]	@ (800d110 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d0a2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d0a6:	d102      	bne.n	800d0ae <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800d0a8:	4b1a      	ldr	r3, [pc, #104]	@ (800d114 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800d0aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d0ac:	e02b      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d0ae:	2300      	movs	r3, #0
 800d0b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d0b2:	e028      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d0b4:	4b16      	ldr	r3, [pc, #88]	@ (800d110 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800d0b6:	681b      	ldr	r3, [r3, #0]
 800d0b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d0bc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d0c0:	d107      	bne.n	800d0d2 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d0c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d0c6:	4618      	mov	r0, r3
 800d0c8:	f000 fae4 	bl	800d694 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d0cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d0d0:	e019      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d0d2:	2300      	movs	r3, #0
 800d0d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d0d6:	e016      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d0d8:	4b0d      	ldr	r3, [pc, #52]	@ (800d110 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800d0da:	681b      	ldr	r3, [r3, #0]
 800d0dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d0e0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d0e4:	d107      	bne.n	800d0f6 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d0e6:	f107 0318 	add.w	r3, r7, #24
 800d0ea:	4618      	mov	r0, r3
 800d0ec:	f000 f82a 	bl	800d144 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d0f0:	69fb      	ldr	r3, [r7, #28]
 800d0f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d0f4:	e007      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d0f6:	2300      	movs	r3, #0
 800d0f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d0fa:	e004      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800d0fc:	2300      	movs	r3, #0
 800d0fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d100:	e001      	b.n	800d106 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800d102:	2300      	movs	r3, #0
 800d104:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800d106:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800d108:	4618      	mov	r0, r3
 800d10a:	3740      	adds	r7, #64	@ 0x40
 800d10c:	46bd      	mov	sp, r7
 800d10e:	bd80      	pop	{r7, pc}
 800d110:	58024400 	.word	0x58024400
 800d114:	017d7840 	.word	0x017d7840

0800d118 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800d118:	b580      	push	{r7, lr}
 800d11a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800d11c:	f7fe f816 	bl	800b14c <HAL_RCC_GetHCLKFreq>
 800d120:	4602      	mov	r2, r0
 800d122:	4b06      	ldr	r3, [pc, #24]	@ (800d13c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800d124:	6a1b      	ldr	r3, [r3, #32]
 800d126:	091b      	lsrs	r3, r3, #4
 800d128:	f003 0307 	and.w	r3, r3, #7
 800d12c:	4904      	ldr	r1, [pc, #16]	@ (800d140 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800d12e:	5ccb      	ldrb	r3, [r1, r3]
 800d130:	f003 031f 	and.w	r3, r3, #31
 800d134:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800d138:	4618      	mov	r0, r3
 800d13a:	bd80      	pop	{r7, pc}
 800d13c:	58024400 	.word	0x58024400
 800d140:	08016698 	.word	0x08016698

0800d144 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800d144:	b480      	push	{r7}
 800d146:	b089      	sub	sp, #36	@ 0x24
 800d148:	af00      	add	r7, sp, #0
 800d14a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d14c:	4ba1      	ldr	r3, [pc, #644]	@ (800d3d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d14e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d150:	f003 0303 	and.w	r3, r3, #3
 800d154:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800d156:	4b9f      	ldr	r3, [pc, #636]	@ (800d3d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d158:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d15a:	0b1b      	lsrs	r3, r3, #12
 800d15c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d160:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800d162:	4b9c      	ldr	r3, [pc, #624]	@ (800d3d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d164:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d166:	091b      	lsrs	r3, r3, #4
 800d168:	f003 0301 	and.w	r3, r3, #1
 800d16c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800d16e:	4b99      	ldr	r3, [pc, #612]	@ (800d3d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d170:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d172:	08db      	lsrs	r3, r3, #3
 800d174:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d178:	693a      	ldr	r2, [r7, #16]
 800d17a:	fb02 f303 	mul.w	r3, r2, r3
 800d17e:	ee07 3a90 	vmov	s15, r3
 800d182:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d186:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800d18a:	697b      	ldr	r3, [r7, #20]
 800d18c:	2b00      	cmp	r3, #0
 800d18e:	f000 8111 	beq.w	800d3b4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800d192:	69bb      	ldr	r3, [r7, #24]
 800d194:	2b02      	cmp	r3, #2
 800d196:	f000 8083 	beq.w	800d2a0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800d19a:	69bb      	ldr	r3, [r7, #24]
 800d19c:	2b02      	cmp	r3, #2
 800d19e:	f200 80a1 	bhi.w	800d2e4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800d1a2:	69bb      	ldr	r3, [r7, #24]
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d003      	beq.n	800d1b0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800d1a8:	69bb      	ldr	r3, [r7, #24]
 800d1aa:	2b01      	cmp	r3, #1
 800d1ac:	d056      	beq.n	800d25c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800d1ae:	e099      	b.n	800d2e4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d1b0:	4b88      	ldr	r3, [pc, #544]	@ (800d3d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d1b2:	681b      	ldr	r3, [r3, #0]
 800d1b4:	f003 0320 	and.w	r3, r3, #32
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d02d      	beq.n	800d218 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d1bc:	4b85      	ldr	r3, [pc, #532]	@ (800d3d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	08db      	lsrs	r3, r3, #3
 800d1c2:	f003 0303 	and.w	r3, r3, #3
 800d1c6:	4a84      	ldr	r2, [pc, #528]	@ (800d3d8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800d1c8:	fa22 f303 	lsr.w	r3, r2, r3
 800d1cc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d1ce:	68bb      	ldr	r3, [r7, #8]
 800d1d0:	ee07 3a90 	vmov	s15, r3
 800d1d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d1d8:	697b      	ldr	r3, [r7, #20]
 800d1da:	ee07 3a90 	vmov	s15, r3
 800d1de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d1e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d1e6:	4b7b      	ldr	r3, [pc, #492]	@ (800d3d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d1e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d1ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d1ee:	ee07 3a90 	vmov	s15, r3
 800d1f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d1f6:	ed97 6a03 	vldr	s12, [r7, #12]
 800d1fa:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800d3dc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d1fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d202:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d206:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d20a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d20e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d212:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800d216:	e087      	b.n	800d328 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d218:	697b      	ldr	r3, [r7, #20]
 800d21a:	ee07 3a90 	vmov	s15, r3
 800d21e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d222:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800d3e0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800d226:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d22a:	4b6a      	ldr	r3, [pc, #424]	@ (800d3d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d22c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d22e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d232:	ee07 3a90 	vmov	s15, r3
 800d236:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d23a:	ed97 6a03 	vldr	s12, [r7, #12]
 800d23e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800d3dc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d242:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d246:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d24a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d24e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d252:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d256:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d25a:	e065      	b.n	800d328 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d25c:	697b      	ldr	r3, [r7, #20]
 800d25e:	ee07 3a90 	vmov	s15, r3
 800d262:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d266:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800d3e4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800d26a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d26e:	4b59      	ldr	r3, [pc, #356]	@ (800d3d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d270:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d272:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d276:	ee07 3a90 	vmov	s15, r3
 800d27a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d27e:	ed97 6a03 	vldr	s12, [r7, #12]
 800d282:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800d3dc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d286:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d28a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d28e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d292:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d296:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d29a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d29e:	e043      	b.n	800d328 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d2a0:	697b      	ldr	r3, [r7, #20]
 800d2a2:	ee07 3a90 	vmov	s15, r3
 800d2a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d2aa:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800d3e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800d2ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d2b2:	4b48      	ldr	r3, [pc, #288]	@ (800d3d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d2b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d2b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d2ba:	ee07 3a90 	vmov	s15, r3
 800d2be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d2c2:	ed97 6a03 	vldr	s12, [r7, #12]
 800d2c6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800d3dc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d2ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d2ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d2d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d2d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d2da:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d2de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d2e2:	e021      	b.n	800d328 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d2e4:	697b      	ldr	r3, [r7, #20]
 800d2e6:	ee07 3a90 	vmov	s15, r3
 800d2ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d2ee:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800d3e4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800d2f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d2f6:	4b37      	ldr	r3, [pc, #220]	@ (800d3d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d2f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d2fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d2fe:	ee07 3a90 	vmov	s15, r3
 800d302:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d306:	ed97 6a03 	vldr	s12, [r7, #12]
 800d30a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800d3dc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d30e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d312:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d316:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d31a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d31e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d322:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d326:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800d328:	4b2a      	ldr	r3, [pc, #168]	@ (800d3d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d32a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d32c:	0a5b      	lsrs	r3, r3, #9
 800d32e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d332:	ee07 3a90 	vmov	s15, r3
 800d336:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d33a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d33e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d342:	edd7 6a07 	vldr	s13, [r7, #28]
 800d346:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d34a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d34e:	ee17 2a90 	vmov	r2, s15
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800d356:	4b1f      	ldr	r3, [pc, #124]	@ (800d3d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d358:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d35a:	0c1b      	lsrs	r3, r3, #16
 800d35c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d360:	ee07 3a90 	vmov	s15, r3
 800d364:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d368:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d36c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d370:	edd7 6a07 	vldr	s13, [r7, #28]
 800d374:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d378:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d37c:	ee17 2a90 	vmov	r2, s15
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800d384:	4b13      	ldr	r3, [pc, #76]	@ (800d3d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d386:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d388:	0e1b      	lsrs	r3, r3, #24
 800d38a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d38e:	ee07 3a90 	vmov	s15, r3
 800d392:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d396:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d39a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d39e:	edd7 6a07 	vldr	s13, [r7, #28]
 800d3a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d3a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d3aa:	ee17 2a90 	vmov	r2, s15
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800d3b2:	e008      	b.n	800d3c6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	2200      	movs	r2, #0
 800d3b8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	2200      	movs	r2, #0
 800d3be:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	2200      	movs	r2, #0
 800d3c4:	609a      	str	r2, [r3, #8]
}
 800d3c6:	bf00      	nop
 800d3c8:	3724      	adds	r7, #36	@ 0x24
 800d3ca:	46bd      	mov	sp, r7
 800d3cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3d0:	4770      	bx	lr
 800d3d2:	bf00      	nop
 800d3d4:	58024400 	.word	0x58024400
 800d3d8:	03d09000 	.word	0x03d09000
 800d3dc:	46000000 	.word	0x46000000
 800d3e0:	4c742400 	.word	0x4c742400
 800d3e4:	4a742400 	.word	0x4a742400
 800d3e8:	4bbebc20 	.word	0x4bbebc20

0800d3ec <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800d3ec:	b480      	push	{r7}
 800d3ee:	b089      	sub	sp, #36	@ 0x24
 800d3f0:	af00      	add	r7, sp, #0
 800d3f2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d3f4:	4ba1      	ldr	r3, [pc, #644]	@ (800d67c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d3f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3f8:	f003 0303 	and.w	r3, r3, #3
 800d3fc:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800d3fe:	4b9f      	ldr	r3, [pc, #636]	@ (800d67c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d400:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d402:	0d1b      	lsrs	r3, r3, #20
 800d404:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d408:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800d40a:	4b9c      	ldr	r3, [pc, #624]	@ (800d67c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d40c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d40e:	0a1b      	lsrs	r3, r3, #8
 800d410:	f003 0301 	and.w	r3, r3, #1
 800d414:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800d416:	4b99      	ldr	r3, [pc, #612]	@ (800d67c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d418:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d41a:	08db      	lsrs	r3, r3, #3
 800d41c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d420:	693a      	ldr	r2, [r7, #16]
 800d422:	fb02 f303 	mul.w	r3, r2, r3
 800d426:	ee07 3a90 	vmov	s15, r3
 800d42a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d42e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800d432:	697b      	ldr	r3, [r7, #20]
 800d434:	2b00      	cmp	r3, #0
 800d436:	f000 8111 	beq.w	800d65c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800d43a:	69bb      	ldr	r3, [r7, #24]
 800d43c:	2b02      	cmp	r3, #2
 800d43e:	f000 8083 	beq.w	800d548 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800d442:	69bb      	ldr	r3, [r7, #24]
 800d444:	2b02      	cmp	r3, #2
 800d446:	f200 80a1 	bhi.w	800d58c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800d44a:	69bb      	ldr	r3, [r7, #24]
 800d44c:	2b00      	cmp	r3, #0
 800d44e:	d003      	beq.n	800d458 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800d450:	69bb      	ldr	r3, [r7, #24]
 800d452:	2b01      	cmp	r3, #1
 800d454:	d056      	beq.n	800d504 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800d456:	e099      	b.n	800d58c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d458:	4b88      	ldr	r3, [pc, #544]	@ (800d67c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	f003 0320 	and.w	r3, r3, #32
 800d460:	2b00      	cmp	r3, #0
 800d462:	d02d      	beq.n	800d4c0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d464:	4b85      	ldr	r3, [pc, #532]	@ (800d67c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d466:	681b      	ldr	r3, [r3, #0]
 800d468:	08db      	lsrs	r3, r3, #3
 800d46a:	f003 0303 	and.w	r3, r3, #3
 800d46e:	4a84      	ldr	r2, [pc, #528]	@ (800d680 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800d470:	fa22 f303 	lsr.w	r3, r2, r3
 800d474:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d476:	68bb      	ldr	r3, [r7, #8]
 800d478:	ee07 3a90 	vmov	s15, r3
 800d47c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d480:	697b      	ldr	r3, [r7, #20]
 800d482:	ee07 3a90 	vmov	s15, r3
 800d486:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d48a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d48e:	4b7b      	ldr	r3, [pc, #492]	@ (800d67c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d492:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d496:	ee07 3a90 	vmov	s15, r3
 800d49a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d49e:	ed97 6a03 	vldr	s12, [r7, #12]
 800d4a2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800d684 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d4a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d4aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d4ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d4b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d4b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d4ba:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800d4be:	e087      	b.n	800d5d0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d4c0:	697b      	ldr	r3, [r7, #20]
 800d4c2:	ee07 3a90 	vmov	s15, r3
 800d4c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d4ca:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800d688 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800d4ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d4d2:	4b6a      	ldr	r3, [pc, #424]	@ (800d67c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d4d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d4d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d4da:	ee07 3a90 	vmov	s15, r3
 800d4de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d4e2:	ed97 6a03 	vldr	s12, [r7, #12]
 800d4e6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800d684 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d4ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d4ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d4f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d4f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d4fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d4fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d502:	e065      	b.n	800d5d0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d504:	697b      	ldr	r3, [r7, #20]
 800d506:	ee07 3a90 	vmov	s15, r3
 800d50a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d50e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800d68c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800d512:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d516:	4b59      	ldr	r3, [pc, #356]	@ (800d67c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d518:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d51a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d51e:	ee07 3a90 	vmov	s15, r3
 800d522:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d526:	ed97 6a03 	vldr	s12, [r7, #12]
 800d52a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800d684 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d52e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d532:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d536:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d53a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d53e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d542:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d546:	e043      	b.n	800d5d0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d548:	697b      	ldr	r3, [r7, #20]
 800d54a:	ee07 3a90 	vmov	s15, r3
 800d54e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d552:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800d690 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800d556:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d55a:	4b48      	ldr	r3, [pc, #288]	@ (800d67c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d55c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d55e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d562:	ee07 3a90 	vmov	s15, r3
 800d566:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d56a:	ed97 6a03 	vldr	s12, [r7, #12]
 800d56e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800d684 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d572:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d576:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d57a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d57e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d582:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d586:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d58a:	e021      	b.n	800d5d0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d58c:	697b      	ldr	r3, [r7, #20]
 800d58e:	ee07 3a90 	vmov	s15, r3
 800d592:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d596:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800d68c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800d59a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d59e:	4b37      	ldr	r3, [pc, #220]	@ (800d67c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d5a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d5a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d5a6:	ee07 3a90 	vmov	s15, r3
 800d5aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d5ae:	ed97 6a03 	vldr	s12, [r7, #12]
 800d5b2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800d684 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d5b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d5ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d5be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d5c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d5c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d5ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d5ce:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800d5d0:	4b2a      	ldr	r3, [pc, #168]	@ (800d67c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d5d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d5d4:	0a5b      	lsrs	r3, r3, #9
 800d5d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d5da:	ee07 3a90 	vmov	s15, r3
 800d5de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d5e2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d5e6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d5ea:	edd7 6a07 	vldr	s13, [r7, #28]
 800d5ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d5f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d5f6:	ee17 2a90 	vmov	r2, s15
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800d5fe:	4b1f      	ldr	r3, [pc, #124]	@ (800d67c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d600:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d602:	0c1b      	lsrs	r3, r3, #16
 800d604:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d608:	ee07 3a90 	vmov	s15, r3
 800d60c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d610:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d614:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d618:	edd7 6a07 	vldr	s13, [r7, #28]
 800d61c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d620:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d624:	ee17 2a90 	vmov	r2, s15
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800d62c:	4b13      	ldr	r3, [pc, #76]	@ (800d67c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d62e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d630:	0e1b      	lsrs	r3, r3, #24
 800d632:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d636:	ee07 3a90 	vmov	s15, r3
 800d63a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d63e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d642:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d646:	edd7 6a07 	vldr	s13, [r7, #28]
 800d64a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d64e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d652:	ee17 2a90 	vmov	r2, s15
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800d65a:	e008      	b.n	800d66e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	2200      	movs	r2, #0
 800d660:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	2200      	movs	r2, #0
 800d666:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	2200      	movs	r2, #0
 800d66c:	609a      	str	r2, [r3, #8]
}
 800d66e:	bf00      	nop
 800d670:	3724      	adds	r7, #36	@ 0x24
 800d672:	46bd      	mov	sp, r7
 800d674:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d678:	4770      	bx	lr
 800d67a:	bf00      	nop
 800d67c:	58024400 	.word	0x58024400
 800d680:	03d09000 	.word	0x03d09000
 800d684:	46000000 	.word	0x46000000
 800d688:	4c742400 	.word	0x4c742400
 800d68c:	4a742400 	.word	0x4a742400
 800d690:	4bbebc20 	.word	0x4bbebc20

0800d694 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800d694:	b480      	push	{r7}
 800d696:	b089      	sub	sp, #36	@ 0x24
 800d698:	af00      	add	r7, sp, #0
 800d69a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d69c:	4ba0      	ldr	r3, [pc, #640]	@ (800d920 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d69e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d6a0:	f003 0303 	and.w	r3, r3, #3
 800d6a4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800d6a6:	4b9e      	ldr	r3, [pc, #632]	@ (800d920 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d6a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d6aa:	091b      	lsrs	r3, r3, #4
 800d6ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d6b0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800d6b2:	4b9b      	ldr	r3, [pc, #620]	@ (800d920 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d6b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d6b6:	f003 0301 	and.w	r3, r3, #1
 800d6ba:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800d6bc:	4b98      	ldr	r3, [pc, #608]	@ (800d920 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d6be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d6c0:	08db      	lsrs	r3, r3, #3
 800d6c2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d6c6:	693a      	ldr	r2, [r7, #16]
 800d6c8:	fb02 f303 	mul.w	r3, r2, r3
 800d6cc:	ee07 3a90 	vmov	s15, r3
 800d6d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d6d4:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800d6d8:	697b      	ldr	r3, [r7, #20]
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	f000 8111 	beq.w	800d902 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800d6e0:	69bb      	ldr	r3, [r7, #24]
 800d6e2:	2b02      	cmp	r3, #2
 800d6e4:	f000 8083 	beq.w	800d7ee <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800d6e8:	69bb      	ldr	r3, [r7, #24]
 800d6ea:	2b02      	cmp	r3, #2
 800d6ec:	f200 80a1 	bhi.w	800d832 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800d6f0:	69bb      	ldr	r3, [r7, #24]
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d003      	beq.n	800d6fe <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800d6f6:	69bb      	ldr	r3, [r7, #24]
 800d6f8:	2b01      	cmp	r3, #1
 800d6fa:	d056      	beq.n	800d7aa <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800d6fc:	e099      	b.n	800d832 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d6fe:	4b88      	ldr	r3, [pc, #544]	@ (800d920 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d700:	681b      	ldr	r3, [r3, #0]
 800d702:	f003 0320 	and.w	r3, r3, #32
 800d706:	2b00      	cmp	r3, #0
 800d708:	d02d      	beq.n	800d766 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d70a:	4b85      	ldr	r3, [pc, #532]	@ (800d920 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d70c:	681b      	ldr	r3, [r3, #0]
 800d70e:	08db      	lsrs	r3, r3, #3
 800d710:	f003 0303 	and.w	r3, r3, #3
 800d714:	4a83      	ldr	r2, [pc, #524]	@ (800d924 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800d716:	fa22 f303 	lsr.w	r3, r2, r3
 800d71a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d71c:	68bb      	ldr	r3, [r7, #8]
 800d71e:	ee07 3a90 	vmov	s15, r3
 800d722:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d726:	697b      	ldr	r3, [r7, #20]
 800d728:	ee07 3a90 	vmov	s15, r3
 800d72c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d730:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d734:	4b7a      	ldr	r3, [pc, #488]	@ (800d920 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d736:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d738:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d73c:	ee07 3a90 	vmov	s15, r3
 800d740:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d744:	ed97 6a03 	vldr	s12, [r7, #12]
 800d748:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800d928 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d74c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d750:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d754:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d758:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d75c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d760:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800d764:	e087      	b.n	800d876 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d766:	697b      	ldr	r3, [r7, #20]
 800d768:	ee07 3a90 	vmov	s15, r3
 800d76c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d770:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800d92c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800d774:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d778:	4b69      	ldr	r3, [pc, #420]	@ (800d920 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d77a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d77c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d780:	ee07 3a90 	vmov	s15, r3
 800d784:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d788:	ed97 6a03 	vldr	s12, [r7, #12]
 800d78c:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800d928 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d790:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d794:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d798:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d79c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d7a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d7a4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d7a8:	e065      	b.n	800d876 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d7aa:	697b      	ldr	r3, [r7, #20]
 800d7ac:	ee07 3a90 	vmov	s15, r3
 800d7b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d7b4:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800d930 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800d7b8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d7bc:	4b58      	ldr	r3, [pc, #352]	@ (800d920 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d7be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d7c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d7c4:	ee07 3a90 	vmov	s15, r3
 800d7c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d7cc:	ed97 6a03 	vldr	s12, [r7, #12]
 800d7d0:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800d928 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d7d4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d7d8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d7dc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d7e0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d7e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d7e8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d7ec:	e043      	b.n	800d876 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d7ee:	697b      	ldr	r3, [r7, #20]
 800d7f0:	ee07 3a90 	vmov	s15, r3
 800d7f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d7f8:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800d934 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800d7fc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d800:	4b47      	ldr	r3, [pc, #284]	@ (800d920 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d802:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d804:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d808:	ee07 3a90 	vmov	s15, r3
 800d80c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d810:	ed97 6a03 	vldr	s12, [r7, #12]
 800d814:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800d928 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d818:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d81c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d820:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d824:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d828:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d82c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d830:	e021      	b.n	800d876 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d832:	697b      	ldr	r3, [r7, #20]
 800d834:	ee07 3a90 	vmov	s15, r3
 800d838:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d83c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800d92c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800d840:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d844:	4b36      	ldr	r3, [pc, #216]	@ (800d920 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d846:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d848:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d84c:	ee07 3a90 	vmov	s15, r3
 800d850:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d854:	ed97 6a03 	vldr	s12, [r7, #12]
 800d858:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800d928 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d85c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d860:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d864:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d868:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d86c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d870:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d874:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800d876:	4b2a      	ldr	r3, [pc, #168]	@ (800d920 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d87a:	0a5b      	lsrs	r3, r3, #9
 800d87c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d880:	ee07 3a90 	vmov	s15, r3
 800d884:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d888:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d88c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d890:	edd7 6a07 	vldr	s13, [r7, #28]
 800d894:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d898:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d89c:	ee17 2a90 	vmov	r2, s15
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800d8a4:	4b1e      	ldr	r3, [pc, #120]	@ (800d920 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d8a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d8a8:	0c1b      	lsrs	r3, r3, #16
 800d8aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d8ae:	ee07 3a90 	vmov	s15, r3
 800d8b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d8b6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d8ba:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d8be:	edd7 6a07 	vldr	s13, [r7, #28]
 800d8c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d8c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d8ca:	ee17 2a90 	vmov	r2, s15
 800d8ce:	687b      	ldr	r3, [r7, #4]
 800d8d0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800d8d2:	4b13      	ldr	r3, [pc, #76]	@ (800d920 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d8d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d8d6:	0e1b      	lsrs	r3, r3, #24
 800d8d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d8dc:	ee07 3a90 	vmov	s15, r3
 800d8e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d8e4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d8e8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d8ec:	edd7 6a07 	vldr	s13, [r7, #28]
 800d8f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d8f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d8f8:	ee17 2a90 	vmov	r2, s15
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800d900:	e008      	b.n	800d914 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	2200      	movs	r2, #0
 800d906:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	2200      	movs	r2, #0
 800d90c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	2200      	movs	r2, #0
 800d912:	609a      	str	r2, [r3, #8]
}
 800d914:	bf00      	nop
 800d916:	3724      	adds	r7, #36	@ 0x24
 800d918:	46bd      	mov	sp, r7
 800d91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d91e:	4770      	bx	lr
 800d920:	58024400 	.word	0x58024400
 800d924:	03d09000 	.word	0x03d09000
 800d928:	46000000 	.word	0x46000000
 800d92c:	4c742400 	.word	0x4c742400
 800d930:	4a742400 	.word	0x4a742400
 800d934:	4bbebc20 	.word	0x4bbebc20

0800d938 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800d938:	b580      	push	{r7, lr}
 800d93a:	b084      	sub	sp, #16
 800d93c:	af00      	add	r7, sp, #0
 800d93e:	6078      	str	r0, [r7, #4]
 800d940:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d942:	2300      	movs	r3, #0
 800d944:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800d946:	4b53      	ldr	r3, [pc, #332]	@ (800da94 <RCCEx_PLL2_Config+0x15c>)
 800d948:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d94a:	f003 0303 	and.w	r3, r3, #3
 800d94e:	2b03      	cmp	r3, #3
 800d950:	d101      	bne.n	800d956 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800d952:	2301      	movs	r3, #1
 800d954:	e099      	b.n	800da8a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800d956:	4b4f      	ldr	r3, [pc, #316]	@ (800da94 <RCCEx_PLL2_Config+0x15c>)
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	4a4e      	ldr	r2, [pc, #312]	@ (800da94 <RCCEx_PLL2_Config+0x15c>)
 800d95c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d960:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d962:	f7f7 fdb7 	bl	80054d4 <HAL_GetTick>
 800d966:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800d968:	e008      	b.n	800d97c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800d96a:	f7f7 fdb3 	bl	80054d4 <HAL_GetTick>
 800d96e:	4602      	mov	r2, r0
 800d970:	68bb      	ldr	r3, [r7, #8]
 800d972:	1ad3      	subs	r3, r2, r3
 800d974:	2b02      	cmp	r3, #2
 800d976:	d901      	bls.n	800d97c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800d978:	2303      	movs	r3, #3
 800d97a:	e086      	b.n	800da8a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800d97c:	4b45      	ldr	r3, [pc, #276]	@ (800da94 <RCCEx_PLL2_Config+0x15c>)
 800d97e:	681b      	ldr	r3, [r3, #0]
 800d980:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d984:	2b00      	cmp	r3, #0
 800d986:	d1f0      	bne.n	800d96a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800d988:	4b42      	ldr	r3, [pc, #264]	@ (800da94 <RCCEx_PLL2_Config+0x15c>)
 800d98a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d98c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	681b      	ldr	r3, [r3, #0]
 800d994:	031b      	lsls	r3, r3, #12
 800d996:	493f      	ldr	r1, [pc, #252]	@ (800da94 <RCCEx_PLL2_Config+0x15c>)
 800d998:	4313      	orrs	r3, r2
 800d99a:	628b      	str	r3, [r1, #40]	@ 0x28
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	685b      	ldr	r3, [r3, #4]
 800d9a0:	3b01      	subs	r3, #1
 800d9a2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	689b      	ldr	r3, [r3, #8]
 800d9aa:	3b01      	subs	r3, #1
 800d9ac:	025b      	lsls	r3, r3, #9
 800d9ae:	b29b      	uxth	r3, r3
 800d9b0:	431a      	orrs	r2, r3
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	68db      	ldr	r3, [r3, #12]
 800d9b6:	3b01      	subs	r3, #1
 800d9b8:	041b      	lsls	r3, r3, #16
 800d9ba:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800d9be:	431a      	orrs	r2, r3
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	691b      	ldr	r3, [r3, #16]
 800d9c4:	3b01      	subs	r3, #1
 800d9c6:	061b      	lsls	r3, r3, #24
 800d9c8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800d9cc:	4931      	ldr	r1, [pc, #196]	@ (800da94 <RCCEx_PLL2_Config+0x15c>)
 800d9ce:	4313      	orrs	r3, r2
 800d9d0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800d9d2:	4b30      	ldr	r3, [pc, #192]	@ (800da94 <RCCEx_PLL2_Config+0x15c>)
 800d9d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d9d6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	695b      	ldr	r3, [r3, #20]
 800d9de:	492d      	ldr	r1, [pc, #180]	@ (800da94 <RCCEx_PLL2_Config+0x15c>)
 800d9e0:	4313      	orrs	r3, r2
 800d9e2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800d9e4:	4b2b      	ldr	r3, [pc, #172]	@ (800da94 <RCCEx_PLL2_Config+0x15c>)
 800d9e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d9e8:	f023 0220 	bic.w	r2, r3, #32
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	699b      	ldr	r3, [r3, #24]
 800d9f0:	4928      	ldr	r1, [pc, #160]	@ (800da94 <RCCEx_PLL2_Config+0x15c>)
 800d9f2:	4313      	orrs	r3, r2
 800d9f4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800d9f6:	4b27      	ldr	r3, [pc, #156]	@ (800da94 <RCCEx_PLL2_Config+0x15c>)
 800d9f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d9fa:	4a26      	ldr	r2, [pc, #152]	@ (800da94 <RCCEx_PLL2_Config+0x15c>)
 800d9fc:	f023 0310 	bic.w	r3, r3, #16
 800da00:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800da02:	4b24      	ldr	r3, [pc, #144]	@ (800da94 <RCCEx_PLL2_Config+0x15c>)
 800da04:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800da06:	4b24      	ldr	r3, [pc, #144]	@ (800da98 <RCCEx_PLL2_Config+0x160>)
 800da08:	4013      	ands	r3, r2
 800da0a:	687a      	ldr	r2, [r7, #4]
 800da0c:	69d2      	ldr	r2, [r2, #28]
 800da0e:	00d2      	lsls	r2, r2, #3
 800da10:	4920      	ldr	r1, [pc, #128]	@ (800da94 <RCCEx_PLL2_Config+0x15c>)
 800da12:	4313      	orrs	r3, r2
 800da14:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800da16:	4b1f      	ldr	r3, [pc, #124]	@ (800da94 <RCCEx_PLL2_Config+0x15c>)
 800da18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da1a:	4a1e      	ldr	r2, [pc, #120]	@ (800da94 <RCCEx_PLL2_Config+0x15c>)
 800da1c:	f043 0310 	orr.w	r3, r3, #16
 800da20:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800da22:	683b      	ldr	r3, [r7, #0]
 800da24:	2b00      	cmp	r3, #0
 800da26:	d106      	bne.n	800da36 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800da28:	4b1a      	ldr	r3, [pc, #104]	@ (800da94 <RCCEx_PLL2_Config+0x15c>)
 800da2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da2c:	4a19      	ldr	r2, [pc, #100]	@ (800da94 <RCCEx_PLL2_Config+0x15c>)
 800da2e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800da32:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800da34:	e00f      	b.n	800da56 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800da36:	683b      	ldr	r3, [r7, #0]
 800da38:	2b01      	cmp	r3, #1
 800da3a:	d106      	bne.n	800da4a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800da3c:	4b15      	ldr	r3, [pc, #84]	@ (800da94 <RCCEx_PLL2_Config+0x15c>)
 800da3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da40:	4a14      	ldr	r2, [pc, #80]	@ (800da94 <RCCEx_PLL2_Config+0x15c>)
 800da42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800da46:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800da48:	e005      	b.n	800da56 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800da4a:	4b12      	ldr	r3, [pc, #72]	@ (800da94 <RCCEx_PLL2_Config+0x15c>)
 800da4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da4e:	4a11      	ldr	r2, [pc, #68]	@ (800da94 <RCCEx_PLL2_Config+0x15c>)
 800da50:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800da54:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800da56:	4b0f      	ldr	r3, [pc, #60]	@ (800da94 <RCCEx_PLL2_Config+0x15c>)
 800da58:	681b      	ldr	r3, [r3, #0]
 800da5a:	4a0e      	ldr	r2, [pc, #56]	@ (800da94 <RCCEx_PLL2_Config+0x15c>)
 800da5c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800da60:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800da62:	f7f7 fd37 	bl	80054d4 <HAL_GetTick>
 800da66:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800da68:	e008      	b.n	800da7c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800da6a:	f7f7 fd33 	bl	80054d4 <HAL_GetTick>
 800da6e:	4602      	mov	r2, r0
 800da70:	68bb      	ldr	r3, [r7, #8]
 800da72:	1ad3      	subs	r3, r2, r3
 800da74:	2b02      	cmp	r3, #2
 800da76:	d901      	bls.n	800da7c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800da78:	2303      	movs	r3, #3
 800da7a:	e006      	b.n	800da8a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800da7c:	4b05      	ldr	r3, [pc, #20]	@ (800da94 <RCCEx_PLL2_Config+0x15c>)
 800da7e:	681b      	ldr	r3, [r3, #0]
 800da80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800da84:	2b00      	cmp	r3, #0
 800da86:	d0f0      	beq.n	800da6a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800da88:	7bfb      	ldrb	r3, [r7, #15]
}
 800da8a:	4618      	mov	r0, r3
 800da8c:	3710      	adds	r7, #16
 800da8e:	46bd      	mov	sp, r7
 800da90:	bd80      	pop	{r7, pc}
 800da92:	bf00      	nop
 800da94:	58024400 	.word	0x58024400
 800da98:	ffff0007 	.word	0xffff0007

0800da9c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800da9c:	b580      	push	{r7, lr}
 800da9e:	b084      	sub	sp, #16
 800daa0:	af00      	add	r7, sp, #0
 800daa2:	6078      	str	r0, [r7, #4]
 800daa4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800daa6:	2300      	movs	r3, #0
 800daa8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800daaa:	4b53      	ldr	r3, [pc, #332]	@ (800dbf8 <RCCEx_PLL3_Config+0x15c>)
 800daac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800daae:	f003 0303 	and.w	r3, r3, #3
 800dab2:	2b03      	cmp	r3, #3
 800dab4:	d101      	bne.n	800daba <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800dab6:	2301      	movs	r3, #1
 800dab8:	e099      	b.n	800dbee <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800daba:	4b4f      	ldr	r3, [pc, #316]	@ (800dbf8 <RCCEx_PLL3_Config+0x15c>)
 800dabc:	681b      	ldr	r3, [r3, #0]
 800dabe:	4a4e      	ldr	r2, [pc, #312]	@ (800dbf8 <RCCEx_PLL3_Config+0x15c>)
 800dac0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800dac4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800dac6:	f7f7 fd05 	bl	80054d4 <HAL_GetTick>
 800daca:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800dacc:	e008      	b.n	800dae0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800dace:	f7f7 fd01 	bl	80054d4 <HAL_GetTick>
 800dad2:	4602      	mov	r2, r0
 800dad4:	68bb      	ldr	r3, [r7, #8]
 800dad6:	1ad3      	subs	r3, r2, r3
 800dad8:	2b02      	cmp	r3, #2
 800dada:	d901      	bls.n	800dae0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800dadc:	2303      	movs	r3, #3
 800dade:	e086      	b.n	800dbee <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800dae0:	4b45      	ldr	r3, [pc, #276]	@ (800dbf8 <RCCEx_PLL3_Config+0x15c>)
 800dae2:	681b      	ldr	r3, [r3, #0]
 800dae4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800dae8:	2b00      	cmp	r3, #0
 800daea:	d1f0      	bne.n	800dace <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800daec:	4b42      	ldr	r3, [pc, #264]	@ (800dbf8 <RCCEx_PLL3_Config+0x15c>)
 800daee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800daf0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	681b      	ldr	r3, [r3, #0]
 800daf8:	051b      	lsls	r3, r3, #20
 800dafa:	493f      	ldr	r1, [pc, #252]	@ (800dbf8 <RCCEx_PLL3_Config+0x15c>)
 800dafc:	4313      	orrs	r3, r2
 800dafe:	628b      	str	r3, [r1, #40]	@ 0x28
 800db00:	687b      	ldr	r3, [r7, #4]
 800db02:	685b      	ldr	r3, [r3, #4]
 800db04:	3b01      	subs	r3, #1
 800db06:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	689b      	ldr	r3, [r3, #8]
 800db0e:	3b01      	subs	r3, #1
 800db10:	025b      	lsls	r3, r3, #9
 800db12:	b29b      	uxth	r3, r3
 800db14:	431a      	orrs	r2, r3
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	68db      	ldr	r3, [r3, #12]
 800db1a:	3b01      	subs	r3, #1
 800db1c:	041b      	lsls	r3, r3, #16
 800db1e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800db22:	431a      	orrs	r2, r3
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	691b      	ldr	r3, [r3, #16]
 800db28:	3b01      	subs	r3, #1
 800db2a:	061b      	lsls	r3, r3, #24
 800db2c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800db30:	4931      	ldr	r1, [pc, #196]	@ (800dbf8 <RCCEx_PLL3_Config+0x15c>)
 800db32:	4313      	orrs	r3, r2
 800db34:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800db36:	4b30      	ldr	r3, [pc, #192]	@ (800dbf8 <RCCEx_PLL3_Config+0x15c>)
 800db38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db3a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	695b      	ldr	r3, [r3, #20]
 800db42:	492d      	ldr	r1, [pc, #180]	@ (800dbf8 <RCCEx_PLL3_Config+0x15c>)
 800db44:	4313      	orrs	r3, r2
 800db46:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800db48:	4b2b      	ldr	r3, [pc, #172]	@ (800dbf8 <RCCEx_PLL3_Config+0x15c>)
 800db4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db4c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	699b      	ldr	r3, [r3, #24]
 800db54:	4928      	ldr	r1, [pc, #160]	@ (800dbf8 <RCCEx_PLL3_Config+0x15c>)
 800db56:	4313      	orrs	r3, r2
 800db58:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800db5a:	4b27      	ldr	r3, [pc, #156]	@ (800dbf8 <RCCEx_PLL3_Config+0x15c>)
 800db5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db5e:	4a26      	ldr	r2, [pc, #152]	@ (800dbf8 <RCCEx_PLL3_Config+0x15c>)
 800db60:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800db64:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800db66:	4b24      	ldr	r3, [pc, #144]	@ (800dbf8 <RCCEx_PLL3_Config+0x15c>)
 800db68:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800db6a:	4b24      	ldr	r3, [pc, #144]	@ (800dbfc <RCCEx_PLL3_Config+0x160>)
 800db6c:	4013      	ands	r3, r2
 800db6e:	687a      	ldr	r2, [r7, #4]
 800db70:	69d2      	ldr	r2, [r2, #28]
 800db72:	00d2      	lsls	r2, r2, #3
 800db74:	4920      	ldr	r1, [pc, #128]	@ (800dbf8 <RCCEx_PLL3_Config+0x15c>)
 800db76:	4313      	orrs	r3, r2
 800db78:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800db7a:	4b1f      	ldr	r3, [pc, #124]	@ (800dbf8 <RCCEx_PLL3_Config+0x15c>)
 800db7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db7e:	4a1e      	ldr	r2, [pc, #120]	@ (800dbf8 <RCCEx_PLL3_Config+0x15c>)
 800db80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800db84:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800db86:	683b      	ldr	r3, [r7, #0]
 800db88:	2b00      	cmp	r3, #0
 800db8a:	d106      	bne.n	800db9a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800db8c:	4b1a      	ldr	r3, [pc, #104]	@ (800dbf8 <RCCEx_PLL3_Config+0x15c>)
 800db8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db90:	4a19      	ldr	r2, [pc, #100]	@ (800dbf8 <RCCEx_PLL3_Config+0x15c>)
 800db92:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800db96:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800db98:	e00f      	b.n	800dbba <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800db9a:	683b      	ldr	r3, [r7, #0]
 800db9c:	2b01      	cmp	r3, #1
 800db9e:	d106      	bne.n	800dbae <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800dba0:	4b15      	ldr	r3, [pc, #84]	@ (800dbf8 <RCCEx_PLL3_Config+0x15c>)
 800dba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dba4:	4a14      	ldr	r2, [pc, #80]	@ (800dbf8 <RCCEx_PLL3_Config+0x15c>)
 800dba6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800dbaa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800dbac:	e005      	b.n	800dbba <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800dbae:	4b12      	ldr	r3, [pc, #72]	@ (800dbf8 <RCCEx_PLL3_Config+0x15c>)
 800dbb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dbb2:	4a11      	ldr	r2, [pc, #68]	@ (800dbf8 <RCCEx_PLL3_Config+0x15c>)
 800dbb4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800dbb8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800dbba:	4b0f      	ldr	r3, [pc, #60]	@ (800dbf8 <RCCEx_PLL3_Config+0x15c>)
 800dbbc:	681b      	ldr	r3, [r3, #0]
 800dbbe:	4a0e      	ldr	r2, [pc, #56]	@ (800dbf8 <RCCEx_PLL3_Config+0x15c>)
 800dbc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800dbc4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800dbc6:	f7f7 fc85 	bl	80054d4 <HAL_GetTick>
 800dbca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800dbcc:	e008      	b.n	800dbe0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800dbce:	f7f7 fc81 	bl	80054d4 <HAL_GetTick>
 800dbd2:	4602      	mov	r2, r0
 800dbd4:	68bb      	ldr	r3, [r7, #8]
 800dbd6:	1ad3      	subs	r3, r2, r3
 800dbd8:	2b02      	cmp	r3, #2
 800dbda:	d901      	bls.n	800dbe0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800dbdc:	2303      	movs	r3, #3
 800dbde:	e006      	b.n	800dbee <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800dbe0:	4b05      	ldr	r3, [pc, #20]	@ (800dbf8 <RCCEx_PLL3_Config+0x15c>)
 800dbe2:	681b      	ldr	r3, [r3, #0]
 800dbe4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	d0f0      	beq.n	800dbce <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800dbec:	7bfb      	ldrb	r3, [r7, #15]
}
 800dbee:	4618      	mov	r0, r3
 800dbf0:	3710      	adds	r7, #16
 800dbf2:	46bd      	mov	sp, r7
 800dbf4:	bd80      	pop	{r7, pc}
 800dbf6:	bf00      	nop
 800dbf8:	58024400 	.word	0x58024400
 800dbfc:	ffff0007 	.word	0xffff0007

0800dc00 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800dc00:	b580      	push	{r7, lr}
 800dc02:	b084      	sub	sp, #16
 800dc04:	af00      	add	r7, sp, #0
 800dc06:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d101      	bne.n	800dc12 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800dc0e:	2301      	movs	r3, #1
 800dc10:	e10f      	b.n	800de32 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	2200      	movs	r2, #0
 800dc16:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	681b      	ldr	r3, [r3, #0]
 800dc1c:	4a87      	ldr	r2, [pc, #540]	@ (800de3c <HAL_SPI_Init+0x23c>)
 800dc1e:	4293      	cmp	r3, r2
 800dc20:	d00f      	beq.n	800dc42 <HAL_SPI_Init+0x42>
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	681b      	ldr	r3, [r3, #0]
 800dc26:	4a86      	ldr	r2, [pc, #536]	@ (800de40 <HAL_SPI_Init+0x240>)
 800dc28:	4293      	cmp	r3, r2
 800dc2a:	d00a      	beq.n	800dc42 <HAL_SPI_Init+0x42>
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	681b      	ldr	r3, [r3, #0]
 800dc30:	4a84      	ldr	r2, [pc, #528]	@ (800de44 <HAL_SPI_Init+0x244>)
 800dc32:	4293      	cmp	r3, r2
 800dc34:	d005      	beq.n	800dc42 <HAL_SPI_Init+0x42>
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	68db      	ldr	r3, [r3, #12]
 800dc3a:	2b0f      	cmp	r3, #15
 800dc3c:	d901      	bls.n	800dc42 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800dc3e:	2301      	movs	r3, #1
 800dc40:	e0f7      	b.n	800de32 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800dc42:	6878      	ldr	r0, [r7, #4]
 800dc44:	f000 fef6 	bl	800ea34 <SPI_GetPacketSize>
 800dc48:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	681b      	ldr	r3, [r3, #0]
 800dc4e:	4a7b      	ldr	r2, [pc, #492]	@ (800de3c <HAL_SPI_Init+0x23c>)
 800dc50:	4293      	cmp	r3, r2
 800dc52:	d00c      	beq.n	800dc6e <HAL_SPI_Init+0x6e>
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	681b      	ldr	r3, [r3, #0]
 800dc58:	4a79      	ldr	r2, [pc, #484]	@ (800de40 <HAL_SPI_Init+0x240>)
 800dc5a:	4293      	cmp	r3, r2
 800dc5c:	d007      	beq.n	800dc6e <HAL_SPI_Init+0x6e>
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	681b      	ldr	r3, [r3, #0]
 800dc62:	4a78      	ldr	r2, [pc, #480]	@ (800de44 <HAL_SPI_Init+0x244>)
 800dc64:	4293      	cmp	r3, r2
 800dc66:	d002      	beq.n	800dc6e <HAL_SPI_Init+0x6e>
 800dc68:	68fb      	ldr	r3, [r7, #12]
 800dc6a:	2b08      	cmp	r3, #8
 800dc6c:	d811      	bhi.n	800dc92 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800dc72:	4a72      	ldr	r2, [pc, #456]	@ (800de3c <HAL_SPI_Init+0x23c>)
 800dc74:	4293      	cmp	r3, r2
 800dc76:	d009      	beq.n	800dc8c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	681b      	ldr	r3, [r3, #0]
 800dc7c:	4a70      	ldr	r2, [pc, #448]	@ (800de40 <HAL_SPI_Init+0x240>)
 800dc7e:	4293      	cmp	r3, r2
 800dc80:	d004      	beq.n	800dc8c <HAL_SPI_Init+0x8c>
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	681b      	ldr	r3, [r3, #0]
 800dc86:	4a6f      	ldr	r2, [pc, #444]	@ (800de44 <HAL_SPI_Init+0x244>)
 800dc88:	4293      	cmp	r3, r2
 800dc8a:	d104      	bne.n	800dc96 <HAL_SPI_Init+0x96>
 800dc8c:	68fb      	ldr	r3, [r7, #12]
 800dc8e:	2b10      	cmp	r3, #16
 800dc90:	d901      	bls.n	800dc96 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800dc92:	2301      	movs	r3, #1
 800dc94:	e0cd      	b.n	800de32 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800dc9c:	b2db      	uxtb	r3, r3
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	d106      	bne.n	800dcb0 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	2200      	movs	r2, #0
 800dca6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800dcaa:	6878      	ldr	r0, [r7, #4]
 800dcac:	f7f5 feae 	bl	8003a0c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	2202      	movs	r2, #2
 800dcb4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	681b      	ldr	r3, [r3, #0]
 800dcbc:	681a      	ldr	r2, [r3, #0]
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	681b      	ldr	r3, [r3, #0]
 800dcc2:	f022 0201 	bic.w	r2, r2, #1
 800dcc6:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	681b      	ldr	r3, [r3, #0]
 800dccc:	689b      	ldr	r3, [r3, #8]
 800dcce:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800dcd2:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	699b      	ldr	r3, [r3, #24]
 800dcd8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800dcdc:	d119      	bne.n	800dd12 <HAL_SPI_Init+0x112>
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	685b      	ldr	r3, [r3, #4]
 800dce2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800dce6:	d103      	bne.n	800dcf0 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	d008      	beq.n	800dd02 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	d10c      	bne.n	800dd12 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800dcfc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dd00:	d107      	bne.n	800dd12 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	681a      	ldr	r2, [r3, #0]
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	681b      	ldr	r3, [r3, #0]
 800dd0c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800dd10:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	685b      	ldr	r3, [r3, #4]
 800dd16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800dd1a:	2b00      	cmp	r3, #0
 800dd1c:	d00f      	beq.n	800dd3e <HAL_SPI_Init+0x13e>
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	68db      	ldr	r3, [r3, #12]
 800dd22:	2b06      	cmp	r3, #6
 800dd24:	d90b      	bls.n	800dd3e <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	681b      	ldr	r3, [r3, #0]
 800dd2c:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	681b      	ldr	r3, [r3, #0]
 800dd38:	430a      	orrs	r2, r1
 800dd3a:	601a      	str	r2, [r3, #0]
 800dd3c:	e007      	b.n	800dd4e <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	681b      	ldr	r3, [r3, #0]
 800dd42:	681a      	ldr	r2, [r3, #0]
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	681b      	ldr	r3, [r3, #0]
 800dd48:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800dd4c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	69da      	ldr	r2, [r3, #28]
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd56:	431a      	orrs	r2, r3
 800dd58:	68bb      	ldr	r3, [r7, #8]
 800dd5a:	431a      	orrs	r2, r3
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dd60:	ea42 0103 	orr.w	r1, r2, r3
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	68da      	ldr	r2, [r3, #12]
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	681b      	ldr	r3, [r3, #0]
 800dd6c:	430a      	orrs	r2, r1
 800dd6e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd78:	431a      	orrs	r2, r3
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd7e:	431a      	orrs	r2, r3
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	699b      	ldr	r3, [r3, #24]
 800dd84:	431a      	orrs	r2, r3
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	691b      	ldr	r3, [r3, #16]
 800dd8a:	431a      	orrs	r2, r3
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	695b      	ldr	r3, [r3, #20]
 800dd90:	431a      	orrs	r2, r3
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	6a1b      	ldr	r3, [r3, #32]
 800dd96:	431a      	orrs	r2, r3
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	685b      	ldr	r3, [r3, #4]
 800dd9c:	431a      	orrs	r2, r3
 800dd9e:	687b      	ldr	r3, [r7, #4]
 800dda0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dda2:	431a      	orrs	r2, r3
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	689b      	ldr	r3, [r3, #8]
 800dda8:	431a      	orrs	r2, r3
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ddae:	ea42 0103 	orr.w	r1, r2, r3
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	681b      	ldr	r3, [r3, #0]
 800ddba:	430a      	orrs	r2, r1
 800ddbc:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	685b      	ldr	r3, [r3, #4]
 800ddc2:	2b00      	cmp	r3, #0
 800ddc4:	d113      	bne.n	800ddee <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	681b      	ldr	r3, [r3, #0]
 800ddca:	689b      	ldr	r3, [r3, #8]
 800ddcc:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	681b      	ldr	r3, [r3, #0]
 800ddd4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ddd8:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	681b      	ldr	r3, [r3, #0]
 800ddde:	689b      	ldr	r3, [r3, #8]
 800dde0:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	681b      	ldr	r3, [r3, #0]
 800dde8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800ddec:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	681b      	ldr	r3, [r3, #0]
 800ddf2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	681b      	ldr	r3, [r3, #0]
 800ddf8:	f022 0201 	bic.w	r2, r2, #1
 800ddfc:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	685b      	ldr	r3, [r3, #4]
 800de02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800de06:	2b00      	cmp	r3, #0
 800de08:	d00a      	beq.n	800de20 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800de0a:	687b      	ldr	r3, [r7, #4]
 800de0c:	681b      	ldr	r3, [r3, #0]
 800de0e:	68db      	ldr	r3, [r3, #12]
 800de10:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	681b      	ldr	r3, [r3, #0]
 800de1c:	430a      	orrs	r2, r1
 800de1e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	2200      	movs	r2, #0
 800de24:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	2201      	movs	r2, #1
 800de2c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800de30:	2300      	movs	r3, #0
}
 800de32:	4618      	mov	r0, r3
 800de34:	3710      	adds	r7, #16
 800de36:	46bd      	mov	sp, r7
 800de38:	bd80      	pop	{r7, pc}
 800de3a:	bf00      	nop
 800de3c:	40013000 	.word	0x40013000
 800de40:	40003800 	.word	0x40003800
 800de44:	40003c00 	.word	0x40003c00

0800de48 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800de48:	b580      	push	{r7, lr}
 800de4a:	b088      	sub	sp, #32
 800de4c:	af02      	add	r7, sp, #8
 800de4e:	60f8      	str	r0, [r7, #12]
 800de50:	60b9      	str	r1, [r7, #8]
 800de52:	603b      	str	r3, [r7, #0]
 800de54:	4613      	mov	r3, r2
 800de56:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800de58:	68fb      	ldr	r3, [r7, #12]
 800de5a:	681b      	ldr	r3, [r3, #0]
 800de5c:	3320      	adds	r3, #32
 800de5e:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800de60:	f7f7 fb38 	bl	80054d4 <HAL_GetTick>
 800de64:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800de66:	68fb      	ldr	r3, [r7, #12]
 800de68:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800de6c:	b2db      	uxtb	r3, r3
 800de6e:	2b01      	cmp	r3, #1
 800de70:	d001      	beq.n	800de76 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 800de72:	2302      	movs	r3, #2
 800de74:	e1d1      	b.n	800e21a <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 800de76:	68bb      	ldr	r3, [r7, #8]
 800de78:	2b00      	cmp	r3, #0
 800de7a:	d002      	beq.n	800de82 <HAL_SPI_Transmit+0x3a>
 800de7c:	88fb      	ldrh	r3, [r7, #6]
 800de7e:	2b00      	cmp	r3, #0
 800de80:	d101      	bne.n	800de86 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 800de82:	2301      	movs	r3, #1
 800de84:	e1c9      	b.n	800e21a <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800de86:	68fb      	ldr	r3, [r7, #12]
 800de88:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800de8c:	2b01      	cmp	r3, #1
 800de8e:	d101      	bne.n	800de94 <HAL_SPI_Transmit+0x4c>
 800de90:	2302      	movs	r3, #2
 800de92:	e1c2      	b.n	800e21a <HAL_SPI_Transmit+0x3d2>
 800de94:	68fb      	ldr	r3, [r7, #12]
 800de96:	2201      	movs	r2, #1
 800de98:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800de9c:	68fb      	ldr	r3, [r7, #12]
 800de9e:	2203      	movs	r2, #3
 800dea0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800dea4:	68fb      	ldr	r3, [r7, #12]
 800dea6:	2200      	movs	r2, #0
 800dea8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800deac:	68fb      	ldr	r3, [r7, #12]
 800deae:	68ba      	ldr	r2, [r7, #8]
 800deb0:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800deb2:	68fb      	ldr	r3, [r7, #12]
 800deb4:	88fa      	ldrh	r2, [r7, #6]
 800deb6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800deba:	68fb      	ldr	r3, [r7, #12]
 800debc:	88fa      	ldrh	r2, [r7, #6]
 800debe:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800dec2:	68fb      	ldr	r3, [r7, #12]
 800dec4:	2200      	movs	r2, #0
 800dec6:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800dec8:	68fb      	ldr	r3, [r7, #12]
 800deca:	2200      	movs	r2, #0
 800decc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800ded0:	68fb      	ldr	r3, [r7, #12]
 800ded2:	2200      	movs	r2, #0
 800ded4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 800ded8:	68fb      	ldr	r3, [r7, #12]
 800deda:	2200      	movs	r2, #0
 800dedc:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800dede:	68fb      	ldr	r3, [r7, #12]
 800dee0:	2200      	movs	r2, #0
 800dee2:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800dee4:	68fb      	ldr	r3, [r7, #12]
 800dee6:	689b      	ldr	r3, [r3, #8]
 800dee8:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800deec:	d108      	bne.n	800df00 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 800deee:	68fb      	ldr	r3, [r7, #12]
 800def0:	681b      	ldr	r3, [r3, #0]
 800def2:	681a      	ldr	r2, [r3, #0]
 800def4:	68fb      	ldr	r3, [r7, #12]
 800def6:	681b      	ldr	r3, [r3, #0]
 800def8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800defc:	601a      	str	r2, [r3, #0]
 800defe:	e009      	b.n	800df14 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800df00:	68fb      	ldr	r3, [r7, #12]
 800df02:	681b      	ldr	r3, [r3, #0]
 800df04:	68db      	ldr	r3, [r3, #12]
 800df06:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800df0a:	68fb      	ldr	r3, [r7, #12]
 800df0c:	681b      	ldr	r3, [r3, #0]
 800df0e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800df12:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800df14:	68fb      	ldr	r3, [r7, #12]
 800df16:	681b      	ldr	r3, [r3, #0]
 800df18:	685a      	ldr	r2, [r3, #4]
 800df1a:	4b96      	ldr	r3, [pc, #600]	@ (800e174 <HAL_SPI_Transmit+0x32c>)
 800df1c:	4013      	ands	r3, r2
 800df1e:	88f9      	ldrh	r1, [r7, #6]
 800df20:	68fa      	ldr	r2, [r7, #12]
 800df22:	6812      	ldr	r2, [r2, #0]
 800df24:	430b      	orrs	r3, r1
 800df26:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800df28:	68fb      	ldr	r3, [r7, #12]
 800df2a:	681b      	ldr	r3, [r3, #0]
 800df2c:	681a      	ldr	r2, [r3, #0]
 800df2e:	68fb      	ldr	r3, [r7, #12]
 800df30:	681b      	ldr	r3, [r3, #0]
 800df32:	f042 0201 	orr.w	r2, r2, #1
 800df36:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800df38:	68fb      	ldr	r3, [r7, #12]
 800df3a:	685b      	ldr	r3, [r3, #4]
 800df3c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800df40:	d107      	bne.n	800df52 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800df42:	68fb      	ldr	r3, [r7, #12]
 800df44:	681b      	ldr	r3, [r3, #0]
 800df46:	681a      	ldr	r2, [r3, #0]
 800df48:	68fb      	ldr	r3, [r7, #12]
 800df4a:	681b      	ldr	r3, [r3, #0]
 800df4c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800df50:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800df52:	68fb      	ldr	r3, [r7, #12]
 800df54:	68db      	ldr	r3, [r3, #12]
 800df56:	2b0f      	cmp	r3, #15
 800df58:	d947      	bls.n	800dfea <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800df5a:	e03f      	b.n	800dfdc <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800df5c:	68fb      	ldr	r3, [r7, #12]
 800df5e:	681b      	ldr	r3, [r3, #0]
 800df60:	695b      	ldr	r3, [r3, #20]
 800df62:	f003 0302 	and.w	r3, r3, #2
 800df66:	2b02      	cmp	r3, #2
 800df68:	d114      	bne.n	800df94 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800df6a:	68fb      	ldr	r3, [r7, #12]
 800df6c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800df6e:	68fb      	ldr	r3, [r7, #12]
 800df70:	681b      	ldr	r3, [r3, #0]
 800df72:	6812      	ldr	r2, [r2, #0]
 800df74:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800df76:	68fb      	ldr	r3, [r7, #12]
 800df78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800df7a:	1d1a      	adds	r2, r3, #4
 800df7c:	68fb      	ldr	r3, [r7, #12]
 800df7e:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800df80:	68fb      	ldr	r3, [r7, #12]
 800df82:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800df86:	b29b      	uxth	r3, r3
 800df88:	3b01      	subs	r3, #1
 800df8a:	b29a      	uxth	r2, r3
 800df8c:	68fb      	ldr	r3, [r7, #12]
 800df8e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800df92:	e023      	b.n	800dfdc <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800df94:	f7f7 fa9e 	bl	80054d4 <HAL_GetTick>
 800df98:	4602      	mov	r2, r0
 800df9a:	693b      	ldr	r3, [r7, #16]
 800df9c:	1ad3      	subs	r3, r2, r3
 800df9e:	683a      	ldr	r2, [r7, #0]
 800dfa0:	429a      	cmp	r2, r3
 800dfa2:	d803      	bhi.n	800dfac <HAL_SPI_Transmit+0x164>
 800dfa4:	683b      	ldr	r3, [r7, #0]
 800dfa6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dfaa:	d102      	bne.n	800dfb2 <HAL_SPI_Transmit+0x16a>
 800dfac:	683b      	ldr	r3, [r7, #0]
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	d114      	bne.n	800dfdc <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800dfb2:	68f8      	ldr	r0, [r7, #12]
 800dfb4:	f000 fc70 	bl	800e898 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800dfb8:	68fb      	ldr	r3, [r7, #12]
 800dfba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800dfbe:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800dfc2:	68fb      	ldr	r3, [r7, #12]
 800dfc4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800dfc8:	68fb      	ldr	r3, [r7, #12]
 800dfca:	2201      	movs	r2, #1
 800dfcc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800dfd0:	68fb      	ldr	r3, [r7, #12]
 800dfd2:	2200      	movs	r2, #0
 800dfd4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800dfd8:	2303      	movs	r3, #3
 800dfda:	e11e      	b.n	800e21a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800dfdc:	68fb      	ldr	r3, [r7, #12]
 800dfde:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800dfe2:	b29b      	uxth	r3, r3
 800dfe4:	2b00      	cmp	r3, #0
 800dfe6:	d1b9      	bne.n	800df5c <HAL_SPI_Transmit+0x114>
 800dfe8:	e0f1      	b.n	800e1ce <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800dfea:	68fb      	ldr	r3, [r7, #12]
 800dfec:	68db      	ldr	r3, [r3, #12]
 800dfee:	2b07      	cmp	r3, #7
 800dff0:	f240 80e6 	bls.w	800e1c0 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800dff4:	e05d      	b.n	800e0b2 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800dff6:	68fb      	ldr	r3, [r7, #12]
 800dff8:	681b      	ldr	r3, [r3, #0]
 800dffa:	695b      	ldr	r3, [r3, #20]
 800dffc:	f003 0302 	and.w	r3, r3, #2
 800e000:	2b02      	cmp	r3, #2
 800e002:	d132      	bne.n	800e06a <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800e004:	68fb      	ldr	r3, [r7, #12]
 800e006:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e00a:	b29b      	uxth	r3, r3
 800e00c:	2b01      	cmp	r3, #1
 800e00e:	d918      	bls.n	800e042 <HAL_SPI_Transmit+0x1fa>
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e014:	2b00      	cmp	r3, #0
 800e016:	d014      	beq.n	800e042 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800e018:	68fb      	ldr	r3, [r7, #12]
 800e01a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e01c:	68fb      	ldr	r3, [r7, #12]
 800e01e:	681b      	ldr	r3, [r3, #0]
 800e020:	6812      	ldr	r2, [r2, #0]
 800e022:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800e024:	68fb      	ldr	r3, [r7, #12]
 800e026:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e028:	1d1a      	adds	r2, r3, #4
 800e02a:	68fb      	ldr	r3, [r7, #12]
 800e02c:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800e02e:	68fb      	ldr	r3, [r7, #12]
 800e030:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e034:	b29b      	uxth	r3, r3
 800e036:	3b02      	subs	r3, #2
 800e038:	b29a      	uxth	r2, r3
 800e03a:	68fb      	ldr	r3, [r7, #12]
 800e03c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800e040:	e037      	b.n	800e0b2 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800e042:	68fb      	ldr	r3, [r7, #12]
 800e044:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e046:	881a      	ldrh	r2, [r3, #0]
 800e048:	697b      	ldr	r3, [r7, #20]
 800e04a:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e04c:	68fb      	ldr	r3, [r7, #12]
 800e04e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e050:	1c9a      	adds	r2, r3, #2
 800e052:	68fb      	ldr	r3, [r7, #12]
 800e054:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800e056:	68fb      	ldr	r3, [r7, #12]
 800e058:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e05c:	b29b      	uxth	r3, r3
 800e05e:	3b01      	subs	r3, #1
 800e060:	b29a      	uxth	r2, r3
 800e062:	68fb      	ldr	r3, [r7, #12]
 800e064:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800e068:	e023      	b.n	800e0b2 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e06a:	f7f7 fa33 	bl	80054d4 <HAL_GetTick>
 800e06e:	4602      	mov	r2, r0
 800e070:	693b      	ldr	r3, [r7, #16]
 800e072:	1ad3      	subs	r3, r2, r3
 800e074:	683a      	ldr	r2, [r7, #0]
 800e076:	429a      	cmp	r2, r3
 800e078:	d803      	bhi.n	800e082 <HAL_SPI_Transmit+0x23a>
 800e07a:	683b      	ldr	r3, [r7, #0]
 800e07c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e080:	d102      	bne.n	800e088 <HAL_SPI_Transmit+0x240>
 800e082:	683b      	ldr	r3, [r7, #0]
 800e084:	2b00      	cmp	r3, #0
 800e086:	d114      	bne.n	800e0b2 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e088:	68f8      	ldr	r0, [r7, #12]
 800e08a:	f000 fc05 	bl	800e898 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e08e:	68fb      	ldr	r3, [r7, #12]
 800e090:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e094:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800e098:	68fb      	ldr	r3, [r7, #12]
 800e09a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e09e:	68fb      	ldr	r3, [r7, #12]
 800e0a0:	2201      	movs	r2, #1
 800e0a2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800e0a6:	68fb      	ldr	r3, [r7, #12]
 800e0a8:	2200      	movs	r2, #0
 800e0aa:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800e0ae:	2303      	movs	r3, #3
 800e0b0:	e0b3      	b.n	800e21a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800e0b2:	68fb      	ldr	r3, [r7, #12]
 800e0b4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e0b8:	b29b      	uxth	r3, r3
 800e0ba:	2b00      	cmp	r3, #0
 800e0bc:	d19b      	bne.n	800dff6 <HAL_SPI_Transmit+0x1ae>
 800e0be:	e086      	b.n	800e1ce <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800e0c0:	68fb      	ldr	r3, [r7, #12]
 800e0c2:	681b      	ldr	r3, [r3, #0]
 800e0c4:	695b      	ldr	r3, [r3, #20]
 800e0c6:	f003 0302 	and.w	r3, r3, #2
 800e0ca:	2b02      	cmp	r3, #2
 800e0cc:	d154      	bne.n	800e178 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800e0ce:	68fb      	ldr	r3, [r7, #12]
 800e0d0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e0d4:	b29b      	uxth	r3, r3
 800e0d6:	2b03      	cmp	r3, #3
 800e0d8:	d918      	bls.n	800e10c <HAL_SPI_Transmit+0x2c4>
 800e0da:	68fb      	ldr	r3, [r7, #12]
 800e0dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e0de:	2b40      	cmp	r3, #64	@ 0x40
 800e0e0:	d914      	bls.n	800e10c <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800e0e2:	68fb      	ldr	r3, [r7, #12]
 800e0e4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e0e6:	68fb      	ldr	r3, [r7, #12]
 800e0e8:	681b      	ldr	r3, [r3, #0]
 800e0ea:	6812      	ldr	r2, [r2, #0]
 800e0ec:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800e0ee:	68fb      	ldr	r3, [r7, #12]
 800e0f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e0f2:	1d1a      	adds	r2, r3, #4
 800e0f4:	68fb      	ldr	r3, [r7, #12]
 800e0f6:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800e0f8:	68fb      	ldr	r3, [r7, #12]
 800e0fa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e0fe:	b29b      	uxth	r3, r3
 800e100:	3b04      	subs	r3, #4
 800e102:	b29a      	uxth	r2, r3
 800e104:	68fb      	ldr	r3, [r7, #12]
 800e106:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800e10a:	e059      	b.n	800e1c0 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800e10c:	68fb      	ldr	r3, [r7, #12]
 800e10e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e112:	b29b      	uxth	r3, r3
 800e114:	2b01      	cmp	r3, #1
 800e116:	d917      	bls.n	800e148 <HAL_SPI_Transmit+0x300>
 800e118:	68fb      	ldr	r3, [r7, #12]
 800e11a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e11c:	2b00      	cmp	r3, #0
 800e11e:	d013      	beq.n	800e148 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800e120:	68fb      	ldr	r3, [r7, #12]
 800e122:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e124:	881a      	ldrh	r2, [r3, #0]
 800e126:	697b      	ldr	r3, [r7, #20]
 800e128:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e12a:	68fb      	ldr	r3, [r7, #12]
 800e12c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e12e:	1c9a      	adds	r2, r3, #2
 800e130:	68fb      	ldr	r3, [r7, #12]
 800e132:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800e134:	68fb      	ldr	r3, [r7, #12]
 800e136:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e13a:	b29b      	uxth	r3, r3
 800e13c:	3b02      	subs	r3, #2
 800e13e:	b29a      	uxth	r2, r3
 800e140:	68fb      	ldr	r3, [r7, #12]
 800e142:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800e146:	e03b      	b.n	800e1c0 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800e148:	68fb      	ldr	r3, [r7, #12]
 800e14a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e14c:	68fb      	ldr	r3, [r7, #12]
 800e14e:	681b      	ldr	r3, [r3, #0]
 800e150:	3320      	adds	r3, #32
 800e152:	7812      	ldrb	r2, [r2, #0]
 800e154:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800e156:	68fb      	ldr	r3, [r7, #12]
 800e158:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e15a:	1c5a      	adds	r2, r3, #1
 800e15c:	68fb      	ldr	r3, [r7, #12]
 800e15e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800e160:	68fb      	ldr	r3, [r7, #12]
 800e162:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e166:	b29b      	uxth	r3, r3
 800e168:	3b01      	subs	r3, #1
 800e16a:	b29a      	uxth	r2, r3
 800e16c:	68fb      	ldr	r3, [r7, #12]
 800e16e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800e172:	e025      	b.n	800e1c0 <HAL_SPI_Transmit+0x378>
 800e174:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e178:	f7f7 f9ac 	bl	80054d4 <HAL_GetTick>
 800e17c:	4602      	mov	r2, r0
 800e17e:	693b      	ldr	r3, [r7, #16]
 800e180:	1ad3      	subs	r3, r2, r3
 800e182:	683a      	ldr	r2, [r7, #0]
 800e184:	429a      	cmp	r2, r3
 800e186:	d803      	bhi.n	800e190 <HAL_SPI_Transmit+0x348>
 800e188:	683b      	ldr	r3, [r7, #0]
 800e18a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e18e:	d102      	bne.n	800e196 <HAL_SPI_Transmit+0x34e>
 800e190:	683b      	ldr	r3, [r7, #0]
 800e192:	2b00      	cmp	r3, #0
 800e194:	d114      	bne.n	800e1c0 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e196:	68f8      	ldr	r0, [r7, #12]
 800e198:	f000 fb7e 	bl	800e898 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e19c:	68fb      	ldr	r3, [r7, #12]
 800e19e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e1a2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800e1a6:	68fb      	ldr	r3, [r7, #12]
 800e1a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e1ac:	68fb      	ldr	r3, [r7, #12]
 800e1ae:	2201      	movs	r2, #1
 800e1b0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800e1b4:	68fb      	ldr	r3, [r7, #12]
 800e1b6:	2200      	movs	r2, #0
 800e1b8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800e1bc:	2303      	movs	r3, #3
 800e1be:	e02c      	b.n	800e21a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800e1c0:	68fb      	ldr	r3, [r7, #12]
 800e1c2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e1c6:	b29b      	uxth	r3, r3
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	f47f af79 	bne.w	800e0c0 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800e1ce:	693b      	ldr	r3, [r7, #16]
 800e1d0:	9300      	str	r3, [sp, #0]
 800e1d2:	683b      	ldr	r3, [r7, #0]
 800e1d4:	2200      	movs	r2, #0
 800e1d6:	2108      	movs	r1, #8
 800e1d8:	68f8      	ldr	r0, [r7, #12]
 800e1da:	f000 fbfd 	bl	800e9d8 <SPI_WaitOnFlagUntilTimeout>
 800e1de:	4603      	mov	r3, r0
 800e1e0:	2b00      	cmp	r3, #0
 800e1e2:	d007      	beq.n	800e1f4 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e1e4:	68fb      	ldr	r3, [r7, #12]
 800e1e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e1ea:	f043 0220 	orr.w	r2, r3, #32
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800e1f4:	68f8      	ldr	r0, [r7, #12]
 800e1f6:	f000 fb4f 	bl	800e898 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800e1fa:	68fb      	ldr	r3, [r7, #12]
 800e1fc:	2201      	movs	r2, #1
 800e1fe:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800e202:	68fb      	ldr	r3, [r7, #12]
 800e204:	2200      	movs	r2, #0
 800e206:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e20a:	68fb      	ldr	r3, [r7, #12]
 800e20c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e210:	2b00      	cmp	r3, #0
 800e212:	d001      	beq.n	800e218 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 800e214:	2301      	movs	r3, #1
 800e216:	e000      	b.n	800e21a <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 800e218:	2300      	movs	r3, #0
  }
}
 800e21a:	4618      	mov	r0, r3
 800e21c:	3718      	adds	r7, #24
 800e21e:	46bd      	mov	sp, r7
 800e220:	bd80      	pop	{r7, pc}
 800e222:	bf00      	nop

0800e224 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800e224:	b580      	push	{r7, lr}
 800e226:	b08e      	sub	sp, #56	@ 0x38
 800e228:	af02      	add	r7, sp, #8
 800e22a:	60f8      	str	r0, [r7, #12]
 800e22c:	60b9      	str	r1, [r7, #8]
 800e22e:	607a      	str	r2, [r7, #4]
 800e230:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800e232:	68fb      	ldr	r3, [r7, #12]
 800e234:	681b      	ldr	r3, [r3, #0]
 800e236:	3320      	adds	r3, #32
 800e238:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800e23a:	68fb      	ldr	r3, [r7, #12]
 800e23c:	681b      	ldr	r3, [r3, #0]
 800e23e:	3330      	adds	r3, #48	@ 0x30
 800e240:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800e242:	68fb      	ldr	r3, [r7, #12]
 800e244:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e246:	095b      	lsrs	r3, r3, #5
 800e248:	b29b      	uxth	r3, r3
 800e24a:	3301      	adds	r3, #1
 800e24c:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e24e:	f7f7 f941 	bl	80054d4 <HAL_GetTick>
 800e252:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 800e254:	887b      	ldrh	r3, [r7, #2]
 800e256:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 800e258:	887b      	ldrh	r3, [r7, #2]
 800e25a:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 800e25c:	68fb      	ldr	r3, [r7, #12]
 800e25e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800e262:	b2db      	uxtb	r3, r3
 800e264:	2b01      	cmp	r3, #1
 800e266:	d001      	beq.n	800e26c <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 800e268:	2302      	movs	r3, #2
 800e26a:	e310      	b.n	800e88e <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800e26c:	68bb      	ldr	r3, [r7, #8]
 800e26e:	2b00      	cmp	r3, #0
 800e270:	d005      	beq.n	800e27e <HAL_SPI_TransmitReceive+0x5a>
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	2b00      	cmp	r3, #0
 800e276:	d002      	beq.n	800e27e <HAL_SPI_TransmitReceive+0x5a>
 800e278:	887b      	ldrh	r3, [r7, #2]
 800e27a:	2b00      	cmp	r3, #0
 800e27c:	d101      	bne.n	800e282 <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 800e27e:	2301      	movs	r3, #1
 800e280:	e305      	b.n	800e88e <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800e282:	68fb      	ldr	r3, [r7, #12]
 800e284:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800e288:	2b01      	cmp	r3, #1
 800e28a:	d101      	bne.n	800e290 <HAL_SPI_TransmitReceive+0x6c>
 800e28c:	2302      	movs	r3, #2
 800e28e:	e2fe      	b.n	800e88e <HAL_SPI_TransmitReceive+0x66a>
 800e290:	68fb      	ldr	r3, [r7, #12]
 800e292:	2201      	movs	r2, #1
 800e294:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 800e298:	68fb      	ldr	r3, [r7, #12]
 800e29a:	2205      	movs	r2, #5
 800e29c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e2a0:	68fb      	ldr	r3, [r7, #12]
 800e2a2:	2200      	movs	r2, #0
 800e2a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800e2a8:	68fb      	ldr	r3, [r7, #12]
 800e2aa:	687a      	ldr	r2, [r7, #4]
 800e2ac:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 800e2ae:	68fb      	ldr	r3, [r7, #12]
 800e2b0:	887a      	ldrh	r2, [r7, #2]
 800e2b2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 800e2b6:	68fb      	ldr	r3, [r7, #12]
 800e2b8:	887a      	ldrh	r2, [r7, #2]
 800e2ba:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800e2be:	68fb      	ldr	r3, [r7, #12]
 800e2c0:	68ba      	ldr	r2, [r7, #8]
 800e2c2:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 800e2c4:	68fb      	ldr	r3, [r7, #12]
 800e2c6:	887a      	ldrh	r2, [r7, #2]
 800e2c8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 800e2cc:	68fb      	ldr	r3, [r7, #12]
 800e2ce:	887a      	ldrh	r2, [r7, #2]
 800e2d0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800e2d4:	68fb      	ldr	r3, [r7, #12]
 800e2d6:	2200      	movs	r2, #0
 800e2d8:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800e2da:	68fb      	ldr	r3, [r7, #12]
 800e2dc:	2200      	movs	r2, #0
 800e2de:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 800e2e0:	68fb      	ldr	r3, [r7, #12]
 800e2e2:	681b      	ldr	r3, [r3, #0]
 800e2e4:	68da      	ldr	r2, [r3, #12]
 800e2e6:	68fb      	ldr	r3, [r7, #12]
 800e2e8:	681b      	ldr	r3, [r3, #0]
 800e2ea:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 800e2ee:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 800e2f0:	68fb      	ldr	r3, [r7, #12]
 800e2f2:	681b      	ldr	r3, [r3, #0]
 800e2f4:	4a70      	ldr	r2, [pc, #448]	@ (800e4b8 <HAL_SPI_TransmitReceive+0x294>)
 800e2f6:	4293      	cmp	r3, r2
 800e2f8:	d009      	beq.n	800e30e <HAL_SPI_TransmitReceive+0xea>
 800e2fa:	68fb      	ldr	r3, [r7, #12]
 800e2fc:	681b      	ldr	r3, [r3, #0]
 800e2fe:	4a6f      	ldr	r2, [pc, #444]	@ (800e4bc <HAL_SPI_TransmitReceive+0x298>)
 800e300:	4293      	cmp	r3, r2
 800e302:	d004      	beq.n	800e30e <HAL_SPI_TransmitReceive+0xea>
 800e304:	68fb      	ldr	r3, [r7, #12]
 800e306:	681b      	ldr	r3, [r3, #0]
 800e308:	4a6d      	ldr	r2, [pc, #436]	@ (800e4c0 <HAL_SPI_TransmitReceive+0x29c>)
 800e30a:	4293      	cmp	r3, r2
 800e30c:	d102      	bne.n	800e314 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 800e30e:	2310      	movs	r3, #16
 800e310:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e312:	e001      	b.n	800e318 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 800e314:	2308      	movs	r3, #8
 800e316:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800e318:	68fb      	ldr	r3, [r7, #12]
 800e31a:	681b      	ldr	r3, [r3, #0]
 800e31c:	685a      	ldr	r2, [r3, #4]
 800e31e:	4b69      	ldr	r3, [pc, #420]	@ (800e4c4 <HAL_SPI_TransmitReceive+0x2a0>)
 800e320:	4013      	ands	r3, r2
 800e322:	8879      	ldrh	r1, [r7, #2]
 800e324:	68fa      	ldr	r2, [r7, #12]
 800e326:	6812      	ldr	r2, [r2, #0]
 800e328:	430b      	orrs	r3, r1
 800e32a:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 800e32c:	68fb      	ldr	r3, [r7, #12]
 800e32e:	681b      	ldr	r3, [r3, #0]
 800e330:	681a      	ldr	r2, [r3, #0]
 800e332:	68fb      	ldr	r3, [r7, #12]
 800e334:	681b      	ldr	r3, [r3, #0]
 800e336:	f042 0201 	orr.w	r2, r2, #1
 800e33a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e33c:	68fb      	ldr	r3, [r7, #12]
 800e33e:	685b      	ldr	r3, [r3, #4]
 800e340:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e344:	d107      	bne.n	800e356 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800e346:	68fb      	ldr	r3, [r7, #12]
 800e348:	681b      	ldr	r3, [r3, #0]
 800e34a:	681a      	ldr	r2, [r3, #0]
 800e34c:	68fb      	ldr	r3, [r7, #12]
 800e34e:	681b      	ldr	r3, [r3, #0]
 800e350:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e354:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800e356:	68fb      	ldr	r3, [r7, #12]
 800e358:	68db      	ldr	r3, [r3, #12]
 800e35a:	2b0f      	cmp	r3, #15
 800e35c:	f240 80a2 	bls.w	800e4a4 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 800e360:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e362:	089b      	lsrs	r3, r3, #2
 800e364:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e366:	e094      	b.n	800e492 <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800e368:	68fb      	ldr	r3, [r7, #12]
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	695b      	ldr	r3, [r3, #20]
 800e36e:	f003 0302 	and.w	r3, r3, #2
 800e372:	2b02      	cmp	r3, #2
 800e374:	d120      	bne.n	800e3b8 <HAL_SPI_TransmitReceive+0x194>
 800e376:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e378:	2b00      	cmp	r3, #0
 800e37a:	d01d      	beq.n	800e3b8 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800e37c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800e37e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800e380:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e382:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800e384:	429a      	cmp	r2, r3
 800e386:	d217      	bcs.n	800e3b8 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800e388:	68fb      	ldr	r3, [r7, #12]
 800e38a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e38c:	68fb      	ldr	r3, [r7, #12]
 800e38e:	681b      	ldr	r3, [r3, #0]
 800e390:	6812      	ldr	r2, [r2, #0]
 800e392:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800e394:	68fb      	ldr	r3, [r7, #12]
 800e396:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e398:	1d1a      	adds	r2, r3, #4
 800e39a:	68fb      	ldr	r3, [r7, #12]
 800e39c:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 800e39e:	68fb      	ldr	r3, [r7, #12]
 800e3a0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e3a4:	b29b      	uxth	r3, r3
 800e3a6:	3b01      	subs	r3, #1
 800e3a8:	b29a      	uxth	r2, r3
 800e3aa:	68fb      	ldr	r3, [r7, #12]
 800e3ac:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800e3b0:	68fb      	ldr	r3, [r7, #12]
 800e3b2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e3b6:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800e3b8:	68fb      	ldr	r3, [r7, #12]
 800e3ba:	681b      	ldr	r3, [r3, #0]
 800e3bc:	695b      	ldr	r3, [r3, #20]
 800e3be:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800e3c0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e3c2:	2b00      	cmp	r3, #0
 800e3c4:	d065      	beq.n	800e492 <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800e3c6:	68fb      	ldr	r3, [r7, #12]
 800e3c8:	681b      	ldr	r3, [r3, #0]
 800e3ca:	695b      	ldr	r3, [r3, #20]
 800e3cc:	f003 0301 	and.w	r3, r3, #1
 800e3d0:	2b01      	cmp	r3, #1
 800e3d2:	d118      	bne.n	800e406 <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800e3d4:	68fb      	ldr	r3, [r7, #12]
 800e3d6:	681a      	ldr	r2, [r3, #0]
 800e3d8:	68fb      	ldr	r3, [r7, #12]
 800e3da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e3dc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800e3de:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800e3e0:	68fb      	ldr	r3, [r7, #12]
 800e3e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e3e4:	1d1a      	adds	r2, r3, #4
 800e3e6:	68fb      	ldr	r3, [r7, #12]
 800e3e8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800e3ea:	68fb      	ldr	r3, [r7, #12]
 800e3ec:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e3f0:	b29b      	uxth	r3, r3
 800e3f2:	3b01      	subs	r3, #1
 800e3f4:	b29a      	uxth	r2, r3
 800e3f6:	68fb      	ldr	r3, [r7, #12]
 800e3f8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e3fc:	68fb      	ldr	r3, [r7, #12]
 800e3fe:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e402:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e404:	e045      	b.n	800e492 <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800e406:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800e408:	8bfb      	ldrh	r3, [r7, #30]
 800e40a:	429a      	cmp	r2, r3
 800e40c:	d21d      	bcs.n	800e44a <HAL_SPI_TransmitReceive+0x226>
 800e40e:	697b      	ldr	r3, [r7, #20]
 800e410:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e414:	2b00      	cmp	r3, #0
 800e416:	d018      	beq.n	800e44a <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800e418:	68fb      	ldr	r3, [r7, #12]
 800e41a:	681a      	ldr	r2, [r3, #0]
 800e41c:	68fb      	ldr	r3, [r7, #12]
 800e41e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e420:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800e422:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800e424:	68fb      	ldr	r3, [r7, #12]
 800e426:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e428:	1d1a      	adds	r2, r3, #4
 800e42a:	68fb      	ldr	r3, [r7, #12]
 800e42c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800e42e:	68fb      	ldr	r3, [r7, #12]
 800e430:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e434:	b29b      	uxth	r3, r3
 800e436:	3b01      	subs	r3, #1
 800e438:	b29a      	uxth	r2, r3
 800e43a:	68fb      	ldr	r3, [r7, #12]
 800e43c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e440:	68fb      	ldr	r3, [r7, #12]
 800e442:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e446:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e448:	e023      	b.n	800e492 <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e44a:	f7f7 f843 	bl	80054d4 <HAL_GetTick>
 800e44e:	4602      	mov	r2, r0
 800e450:	69bb      	ldr	r3, [r7, #24]
 800e452:	1ad3      	subs	r3, r2, r3
 800e454:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e456:	429a      	cmp	r2, r3
 800e458:	d803      	bhi.n	800e462 <HAL_SPI_TransmitReceive+0x23e>
 800e45a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e45c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e460:	d102      	bne.n	800e468 <HAL_SPI_TransmitReceive+0x244>
 800e462:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e464:	2b00      	cmp	r3, #0
 800e466:	d114      	bne.n	800e492 <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800e468:	68f8      	ldr	r0, [r7, #12]
 800e46a:	f000 fa15 	bl	800e898 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e46e:	68fb      	ldr	r3, [r7, #12]
 800e470:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e474:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800e478:	68fb      	ldr	r3, [r7, #12]
 800e47a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800e47e:	68fb      	ldr	r3, [r7, #12]
 800e480:	2201      	movs	r2, #1
 800e482:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800e486:	68fb      	ldr	r3, [r7, #12]
 800e488:	2200      	movs	r2, #0
 800e48a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800e48e:	2303      	movs	r3, #3
 800e490:	e1fd      	b.n	800e88e <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e492:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e494:	2b00      	cmp	r3, #0
 800e496:	f47f af67 	bne.w	800e368 <HAL_SPI_TransmitReceive+0x144>
 800e49a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	f47f af63 	bne.w	800e368 <HAL_SPI_TransmitReceive+0x144>
 800e4a2:	e1ce      	b.n	800e842 <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e4a4:	68fb      	ldr	r3, [r7, #12]
 800e4a6:	68db      	ldr	r3, [r3, #12]
 800e4a8:	2b07      	cmp	r3, #7
 800e4aa:	f240 81c2 	bls.w	800e832 <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 800e4ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e4b0:	085b      	lsrs	r3, r3, #1
 800e4b2:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e4b4:	e0c9      	b.n	800e64a <HAL_SPI_TransmitReceive+0x426>
 800e4b6:	bf00      	nop
 800e4b8:	40013000 	.word	0x40013000
 800e4bc:	40003800 	.word	0x40003800
 800e4c0:	40003c00 	.word	0x40003c00
 800e4c4:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800e4c8:	68fb      	ldr	r3, [r7, #12]
 800e4ca:	681b      	ldr	r3, [r3, #0]
 800e4cc:	695b      	ldr	r3, [r3, #20]
 800e4ce:	f003 0302 	and.w	r3, r3, #2
 800e4d2:	2b02      	cmp	r3, #2
 800e4d4:	d11f      	bne.n	800e516 <HAL_SPI_TransmitReceive+0x2f2>
 800e4d6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e4d8:	2b00      	cmp	r3, #0
 800e4da:	d01c      	beq.n	800e516 <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800e4dc:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800e4de:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800e4e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e4e2:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800e4e4:	429a      	cmp	r2, r3
 800e4e6:	d216      	bcs.n	800e516 <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800e4e8:	68fb      	ldr	r3, [r7, #12]
 800e4ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e4ec:	881a      	ldrh	r2, [r3, #0]
 800e4ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4f0:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e4f2:	68fb      	ldr	r3, [r7, #12]
 800e4f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e4f6:	1c9a      	adds	r2, r3, #2
 800e4f8:	68fb      	ldr	r3, [r7, #12]
 800e4fa:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800e4fc:	68fb      	ldr	r3, [r7, #12]
 800e4fe:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e502:	b29b      	uxth	r3, r3
 800e504:	3b01      	subs	r3, #1
 800e506:	b29a      	uxth	r2, r3
 800e508:	68fb      	ldr	r3, [r7, #12]
 800e50a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800e50e:	68fb      	ldr	r3, [r7, #12]
 800e510:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e514:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800e516:	68fb      	ldr	r3, [r7, #12]
 800e518:	681b      	ldr	r3, [r3, #0]
 800e51a:	695b      	ldr	r3, [r3, #20]
 800e51c:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800e51e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e520:	2b00      	cmp	r3, #0
 800e522:	f000 8092 	beq.w	800e64a <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800e526:	68fb      	ldr	r3, [r7, #12]
 800e528:	681b      	ldr	r3, [r3, #0]
 800e52a:	695b      	ldr	r3, [r3, #20]
 800e52c:	f003 0301 	and.w	r3, r3, #1
 800e530:	2b01      	cmp	r3, #1
 800e532:	d118      	bne.n	800e566 <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e534:	68fb      	ldr	r3, [r7, #12]
 800e536:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e538:	6a3a      	ldr	r2, [r7, #32]
 800e53a:	8812      	ldrh	r2, [r2, #0]
 800e53c:	b292      	uxth	r2, r2
 800e53e:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e540:	68fb      	ldr	r3, [r7, #12]
 800e542:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e544:	1c9a      	adds	r2, r3, #2
 800e546:	68fb      	ldr	r3, [r7, #12]
 800e548:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800e54a:	68fb      	ldr	r3, [r7, #12]
 800e54c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e550:	b29b      	uxth	r3, r3
 800e552:	3b01      	subs	r3, #1
 800e554:	b29a      	uxth	r2, r3
 800e556:	68fb      	ldr	r3, [r7, #12]
 800e558:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e55c:	68fb      	ldr	r3, [r7, #12]
 800e55e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e562:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e564:	e071      	b.n	800e64a <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800e566:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800e568:	8bfb      	ldrh	r3, [r7, #30]
 800e56a:	429a      	cmp	r2, r3
 800e56c:	d228      	bcs.n	800e5c0 <HAL_SPI_TransmitReceive+0x39c>
 800e56e:	697b      	ldr	r3, [r7, #20]
 800e570:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e574:	2b00      	cmp	r3, #0
 800e576:	d023      	beq.n	800e5c0 <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e578:	68fb      	ldr	r3, [r7, #12]
 800e57a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e57c:	6a3a      	ldr	r2, [r7, #32]
 800e57e:	8812      	ldrh	r2, [r2, #0]
 800e580:	b292      	uxth	r2, r2
 800e582:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e584:	68fb      	ldr	r3, [r7, #12]
 800e586:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e588:	1c9a      	adds	r2, r3, #2
 800e58a:	68fb      	ldr	r3, [r7, #12]
 800e58c:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e58e:	68fb      	ldr	r3, [r7, #12]
 800e590:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e592:	6a3a      	ldr	r2, [r7, #32]
 800e594:	8812      	ldrh	r2, [r2, #0]
 800e596:	b292      	uxth	r2, r2
 800e598:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e59a:	68fb      	ldr	r3, [r7, #12]
 800e59c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e59e:	1c9a      	adds	r2, r3, #2
 800e5a0:	68fb      	ldr	r3, [r7, #12]
 800e5a2:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800e5a4:	68fb      	ldr	r3, [r7, #12]
 800e5a6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e5aa:	b29b      	uxth	r3, r3
 800e5ac:	3b02      	subs	r3, #2
 800e5ae:	b29a      	uxth	r2, r3
 800e5b0:	68fb      	ldr	r3, [r7, #12]
 800e5b2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e5b6:	68fb      	ldr	r3, [r7, #12]
 800e5b8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e5bc:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e5be:	e044      	b.n	800e64a <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800e5c0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e5c2:	2b01      	cmp	r3, #1
 800e5c4:	d11d      	bne.n	800e602 <HAL_SPI_TransmitReceive+0x3de>
 800e5c6:	697b      	ldr	r3, [r7, #20]
 800e5c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d018      	beq.n	800e602 <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e5d0:	68fb      	ldr	r3, [r7, #12]
 800e5d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e5d4:	6a3a      	ldr	r2, [r7, #32]
 800e5d6:	8812      	ldrh	r2, [r2, #0]
 800e5d8:	b292      	uxth	r2, r2
 800e5da:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e5dc:	68fb      	ldr	r3, [r7, #12]
 800e5de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e5e0:	1c9a      	adds	r2, r3, #2
 800e5e2:	68fb      	ldr	r3, [r7, #12]
 800e5e4:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800e5e6:	68fb      	ldr	r3, [r7, #12]
 800e5e8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e5ec:	b29b      	uxth	r3, r3
 800e5ee:	3b01      	subs	r3, #1
 800e5f0:	b29a      	uxth	r2, r3
 800e5f2:	68fb      	ldr	r3, [r7, #12]
 800e5f4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e5f8:	68fb      	ldr	r3, [r7, #12]
 800e5fa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e5fe:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e600:	e023      	b.n	800e64a <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e602:	f7f6 ff67 	bl	80054d4 <HAL_GetTick>
 800e606:	4602      	mov	r2, r0
 800e608:	69bb      	ldr	r3, [r7, #24]
 800e60a:	1ad3      	subs	r3, r2, r3
 800e60c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e60e:	429a      	cmp	r2, r3
 800e610:	d803      	bhi.n	800e61a <HAL_SPI_TransmitReceive+0x3f6>
 800e612:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e614:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e618:	d102      	bne.n	800e620 <HAL_SPI_TransmitReceive+0x3fc>
 800e61a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e61c:	2b00      	cmp	r3, #0
 800e61e:	d114      	bne.n	800e64a <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800e620:	68f8      	ldr	r0, [r7, #12]
 800e622:	f000 f939 	bl	800e898 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e626:	68fb      	ldr	r3, [r7, #12]
 800e628:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e62c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800e630:	68fb      	ldr	r3, [r7, #12]
 800e632:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800e636:	68fb      	ldr	r3, [r7, #12]
 800e638:	2201      	movs	r2, #1
 800e63a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800e63e:	68fb      	ldr	r3, [r7, #12]
 800e640:	2200      	movs	r2, #0
 800e642:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800e646:	2303      	movs	r3, #3
 800e648:	e121      	b.n	800e88e <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e64a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	f47f af3b 	bne.w	800e4c8 <HAL_SPI_TransmitReceive+0x2a4>
 800e652:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e654:	2b00      	cmp	r3, #0
 800e656:	f47f af37 	bne.w	800e4c8 <HAL_SPI_TransmitReceive+0x2a4>
 800e65a:	e0f2      	b.n	800e842 <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800e65c:	68fb      	ldr	r3, [r7, #12]
 800e65e:	681b      	ldr	r3, [r3, #0]
 800e660:	695b      	ldr	r3, [r3, #20]
 800e662:	f003 0302 	and.w	r3, r3, #2
 800e666:	2b02      	cmp	r3, #2
 800e668:	d121      	bne.n	800e6ae <HAL_SPI_TransmitReceive+0x48a>
 800e66a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e66c:	2b00      	cmp	r3, #0
 800e66e:	d01e      	beq.n	800e6ae <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800e670:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800e672:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800e674:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e676:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800e678:	429a      	cmp	r2, r3
 800e67a:	d218      	bcs.n	800e6ae <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800e67c:	68fb      	ldr	r3, [r7, #12]
 800e67e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e680:	68fb      	ldr	r3, [r7, #12]
 800e682:	681b      	ldr	r3, [r3, #0]
 800e684:	3320      	adds	r3, #32
 800e686:	7812      	ldrb	r2, [r2, #0]
 800e688:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800e68a:	68fb      	ldr	r3, [r7, #12]
 800e68c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e68e:	1c5a      	adds	r2, r3, #1
 800e690:	68fb      	ldr	r3, [r7, #12]
 800e692:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800e694:	68fb      	ldr	r3, [r7, #12]
 800e696:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e69a:	b29b      	uxth	r3, r3
 800e69c:	3b01      	subs	r3, #1
 800e69e:	b29a      	uxth	r2, r3
 800e6a0:	68fb      	ldr	r3, [r7, #12]
 800e6a2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800e6a6:	68fb      	ldr	r3, [r7, #12]
 800e6a8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e6ac:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800e6ae:	68fb      	ldr	r3, [r7, #12]
 800e6b0:	681b      	ldr	r3, [r3, #0]
 800e6b2:	695b      	ldr	r3, [r3, #20]
 800e6b4:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800e6b6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e6b8:	2b00      	cmp	r3, #0
 800e6ba:	f000 80ba 	beq.w	800e832 <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800e6be:	68fb      	ldr	r3, [r7, #12]
 800e6c0:	681b      	ldr	r3, [r3, #0]
 800e6c2:	695b      	ldr	r3, [r3, #20]
 800e6c4:	f003 0301 	and.w	r3, r3, #1
 800e6c8:	2b01      	cmp	r3, #1
 800e6ca:	d11b      	bne.n	800e704 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e6cc:	68fb      	ldr	r3, [r7, #12]
 800e6ce:	681b      	ldr	r3, [r3, #0]
 800e6d0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e6d4:	68fb      	ldr	r3, [r7, #12]
 800e6d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e6d8:	7812      	ldrb	r2, [r2, #0]
 800e6da:	b2d2      	uxtb	r2, r2
 800e6dc:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e6de:	68fb      	ldr	r3, [r7, #12]
 800e6e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e6e2:	1c5a      	adds	r2, r3, #1
 800e6e4:	68fb      	ldr	r3, [r7, #12]
 800e6e6:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800e6e8:	68fb      	ldr	r3, [r7, #12]
 800e6ea:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e6ee:	b29b      	uxth	r3, r3
 800e6f0:	3b01      	subs	r3, #1
 800e6f2:	b29a      	uxth	r2, r3
 800e6f4:	68fb      	ldr	r3, [r7, #12]
 800e6f6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e6fa:	68fb      	ldr	r3, [r7, #12]
 800e6fc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e700:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e702:	e096      	b.n	800e832 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800e704:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800e706:	8bfb      	ldrh	r3, [r7, #30]
 800e708:	429a      	cmp	r2, r3
 800e70a:	d24a      	bcs.n	800e7a2 <HAL_SPI_TransmitReceive+0x57e>
 800e70c:	697b      	ldr	r3, [r7, #20]
 800e70e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e712:	2b00      	cmp	r3, #0
 800e714:	d045      	beq.n	800e7a2 <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e716:	68fb      	ldr	r3, [r7, #12]
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e71e:	68fb      	ldr	r3, [r7, #12]
 800e720:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e722:	7812      	ldrb	r2, [r2, #0]
 800e724:	b2d2      	uxtb	r2, r2
 800e726:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e728:	68fb      	ldr	r3, [r7, #12]
 800e72a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e72c:	1c5a      	adds	r2, r3, #1
 800e72e:	68fb      	ldr	r3, [r7, #12]
 800e730:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e732:	68fb      	ldr	r3, [r7, #12]
 800e734:	681b      	ldr	r3, [r3, #0]
 800e736:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e73a:	68fb      	ldr	r3, [r7, #12]
 800e73c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e73e:	7812      	ldrb	r2, [r2, #0]
 800e740:	b2d2      	uxtb	r2, r2
 800e742:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e744:	68fb      	ldr	r3, [r7, #12]
 800e746:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e748:	1c5a      	adds	r2, r3, #1
 800e74a:	68fb      	ldr	r3, [r7, #12]
 800e74c:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e74e:	68fb      	ldr	r3, [r7, #12]
 800e750:	681b      	ldr	r3, [r3, #0]
 800e752:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e756:	68fb      	ldr	r3, [r7, #12]
 800e758:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e75a:	7812      	ldrb	r2, [r2, #0]
 800e75c:	b2d2      	uxtb	r2, r2
 800e75e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e760:	68fb      	ldr	r3, [r7, #12]
 800e762:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e764:	1c5a      	adds	r2, r3, #1
 800e766:	68fb      	ldr	r3, [r7, #12]
 800e768:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e76a:	68fb      	ldr	r3, [r7, #12]
 800e76c:	681b      	ldr	r3, [r3, #0]
 800e76e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e772:	68fb      	ldr	r3, [r7, #12]
 800e774:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e776:	7812      	ldrb	r2, [r2, #0]
 800e778:	b2d2      	uxtb	r2, r2
 800e77a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e77c:	68fb      	ldr	r3, [r7, #12]
 800e77e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e780:	1c5a      	adds	r2, r3, #1
 800e782:	68fb      	ldr	r3, [r7, #12]
 800e784:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 800e786:	68fb      	ldr	r3, [r7, #12]
 800e788:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e78c:	b29b      	uxth	r3, r3
 800e78e:	3b04      	subs	r3, #4
 800e790:	b29a      	uxth	r2, r3
 800e792:	68fb      	ldr	r3, [r7, #12]
 800e794:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e798:	68fb      	ldr	r3, [r7, #12]
 800e79a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e79e:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e7a0:	e047      	b.n	800e832 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800e7a2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e7a4:	2b03      	cmp	r3, #3
 800e7a6:	d820      	bhi.n	800e7ea <HAL_SPI_TransmitReceive+0x5c6>
 800e7a8:	697b      	ldr	r3, [r7, #20]
 800e7aa:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800e7ae:	2b00      	cmp	r3, #0
 800e7b0:	d01b      	beq.n	800e7ea <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e7b2:	68fb      	ldr	r3, [r7, #12]
 800e7b4:	681b      	ldr	r3, [r3, #0]
 800e7b6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e7ba:	68fb      	ldr	r3, [r7, #12]
 800e7bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e7be:	7812      	ldrb	r2, [r2, #0]
 800e7c0:	b2d2      	uxtb	r2, r2
 800e7c2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e7c4:	68fb      	ldr	r3, [r7, #12]
 800e7c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e7c8:	1c5a      	adds	r2, r3, #1
 800e7ca:	68fb      	ldr	r3, [r7, #12]
 800e7cc:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800e7ce:	68fb      	ldr	r3, [r7, #12]
 800e7d0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e7d4:	b29b      	uxth	r3, r3
 800e7d6:	3b01      	subs	r3, #1
 800e7d8:	b29a      	uxth	r2, r3
 800e7da:	68fb      	ldr	r3, [r7, #12]
 800e7dc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e7e0:	68fb      	ldr	r3, [r7, #12]
 800e7e2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e7e6:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e7e8:	e023      	b.n	800e832 <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e7ea:	f7f6 fe73 	bl	80054d4 <HAL_GetTick>
 800e7ee:	4602      	mov	r2, r0
 800e7f0:	69bb      	ldr	r3, [r7, #24]
 800e7f2:	1ad3      	subs	r3, r2, r3
 800e7f4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e7f6:	429a      	cmp	r2, r3
 800e7f8:	d803      	bhi.n	800e802 <HAL_SPI_TransmitReceive+0x5de>
 800e7fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e7fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e800:	d102      	bne.n	800e808 <HAL_SPI_TransmitReceive+0x5e4>
 800e802:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e804:	2b00      	cmp	r3, #0
 800e806:	d114      	bne.n	800e832 <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800e808:	68f8      	ldr	r0, [r7, #12]
 800e80a:	f000 f845 	bl	800e898 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e80e:	68fb      	ldr	r3, [r7, #12]
 800e810:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e814:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800e818:	68fb      	ldr	r3, [r7, #12]
 800e81a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800e81e:	68fb      	ldr	r3, [r7, #12]
 800e820:	2201      	movs	r2, #1
 800e822:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800e826:	68fb      	ldr	r3, [r7, #12]
 800e828:	2200      	movs	r2, #0
 800e82a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800e82e:	2303      	movs	r3, #3
 800e830:	e02d      	b.n	800e88e <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e832:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e834:	2b00      	cmp	r3, #0
 800e836:	f47f af11 	bne.w	800e65c <HAL_SPI_TransmitReceive+0x438>
 800e83a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e83c:	2b00      	cmp	r3, #0
 800e83e:	f47f af0d 	bne.w	800e65c <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800e842:	69bb      	ldr	r3, [r7, #24]
 800e844:	9300      	str	r3, [sp, #0]
 800e846:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e848:	2200      	movs	r2, #0
 800e84a:	2108      	movs	r1, #8
 800e84c:	68f8      	ldr	r0, [r7, #12]
 800e84e:	f000 f8c3 	bl	800e9d8 <SPI_WaitOnFlagUntilTimeout>
 800e852:	4603      	mov	r3, r0
 800e854:	2b00      	cmp	r3, #0
 800e856:	d007      	beq.n	800e868 <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e858:	68fb      	ldr	r3, [r7, #12]
 800e85a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e85e:	f043 0220 	orr.w	r2, r3, #32
 800e862:	68fb      	ldr	r3, [r7, #12]
 800e864:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800e868:	68f8      	ldr	r0, [r7, #12]
 800e86a:	f000 f815 	bl	800e898 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800e86e:	68fb      	ldr	r3, [r7, #12]
 800e870:	2201      	movs	r2, #1
 800e872:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800e876:	68fb      	ldr	r3, [r7, #12]
 800e878:	2200      	movs	r2, #0
 800e87a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e87e:	68fb      	ldr	r3, [r7, #12]
 800e880:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e884:	2b00      	cmp	r3, #0
 800e886:	d001      	beq.n	800e88c <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 800e888:	2301      	movs	r3, #1
 800e88a:	e000      	b.n	800e88e <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 800e88c:	2300      	movs	r3, #0
  }
}
 800e88e:	4618      	mov	r0, r3
 800e890:	3730      	adds	r7, #48	@ 0x30
 800e892:	46bd      	mov	sp, r7
 800e894:	bd80      	pop	{r7, pc}
 800e896:	bf00      	nop

0800e898 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800e898:	b480      	push	{r7}
 800e89a:	b085      	sub	sp, #20
 800e89c:	af00      	add	r7, sp, #0
 800e89e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	681b      	ldr	r3, [r3, #0]
 800e8a4:	695b      	ldr	r3, [r3, #20]
 800e8a6:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	681b      	ldr	r3, [r3, #0]
 800e8ac:	699a      	ldr	r2, [r3, #24]
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	681b      	ldr	r3, [r3, #0]
 800e8b2:	f042 0208 	orr.w	r2, r2, #8
 800e8b6:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	681b      	ldr	r3, [r3, #0]
 800e8bc:	699a      	ldr	r2, [r3, #24]
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	681b      	ldr	r3, [r3, #0]
 800e8c2:	f042 0210 	orr.w	r2, r2, #16
 800e8c6:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	681b      	ldr	r3, [r3, #0]
 800e8cc:	681a      	ldr	r2, [r3, #0]
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	681b      	ldr	r3, [r3, #0]
 800e8d2:	f022 0201 	bic.w	r2, r2, #1
 800e8d6:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	681b      	ldr	r3, [r3, #0]
 800e8dc:	6919      	ldr	r1, [r3, #16]
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	681a      	ldr	r2, [r3, #0]
 800e8e2:	4b3c      	ldr	r3, [pc, #240]	@ (800e9d4 <SPI_CloseTransfer+0x13c>)
 800e8e4:	400b      	ands	r3, r1
 800e8e6:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	681b      	ldr	r3, [r3, #0]
 800e8ec:	689a      	ldr	r2, [r3, #8]
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	681b      	ldr	r3, [r3, #0]
 800e8f2:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800e8f6:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800e8fe:	b2db      	uxtb	r3, r3
 800e900:	2b04      	cmp	r3, #4
 800e902:	d014      	beq.n	800e92e <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800e904:	68fb      	ldr	r3, [r7, #12]
 800e906:	f003 0320 	and.w	r3, r3, #32
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	d00f      	beq.n	800e92e <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e914:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800e91e:	687b      	ldr	r3, [r7, #4]
 800e920:	681b      	ldr	r3, [r3, #0]
 800e922:	699a      	ldr	r2, [r3, #24]
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	681b      	ldr	r3, [r3, #0]
 800e928:	f042 0220 	orr.w	r2, r2, #32
 800e92c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800e934:	b2db      	uxtb	r3, r3
 800e936:	2b03      	cmp	r3, #3
 800e938:	d014      	beq.n	800e964 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800e93a:	68fb      	ldr	r3, [r7, #12]
 800e93c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e940:	2b00      	cmp	r3, #0
 800e942:	d00f      	beq.n	800e964 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e94a:	f043 0204 	orr.w	r2, r3, #4
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	681b      	ldr	r3, [r3, #0]
 800e958:	699a      	ldr	r2, [r3, #24]
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	681b      	ldr	r3, [r3, #0]
 800e95e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e962:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800e964:	68fb      	ldr	r3, [r7, #12]
 800e966:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e96a:	2b00      	cmp	r3, #0
 800e96c:	d00f      	beq.n	800e98e <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e974:	f043 0201 	orr.w	r2, r3, #1
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	681b      	ldr	r3, [r3, #0]
 800e982:	699a      	ldr	r2, [r3, #24]
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	681b      	ldr	r3, [r3, #0]
 800e988:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e98c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800e98e:	68fb      	ldr	r3, [r7, #12]
 800e990:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e994:	2b00      	cmp	r3, #0
 800e996:	d00f      	beq.n	800e9b8 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800e998:	687b      	ldr	r3, [r7, #4]
 800e99a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e99e:	f043 0208 	orr.w	r2, r3, #8
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	681b      	ldr	r3, [r3, #0]
 800e9ac:	699a      	ldr	r2, [r3, #24]
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	681b      	ldr	r3, [r3, #0]
 800e9b2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800e9b6:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	2200      	movs	r2, #0
 800e9bc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	2200      	movs	r2, #0
 800e9c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800e9c8:	bf00      	nop
 800e9ca:	3714      	adds	r7, #20
 800e9cc:	46bd      	mov	sp, r7
 800e9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9d2:	4770      	bx	lr
 800e9d4:	fffffc90 	.word	0xfffffc90

0800e9d8 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800e9d8:	b580      	push	{r7, lr}
 800e9da:	b084      	sub	sp, #16
 800e9dc:	af00      	add	r7, sp, #0
 800e9de:	60f8      	str	r0, [r7, #12]
 800e9e0:	60b9      	str	r1, [r7, #8]
 800e9e2:	603b      	str	r3, [r7, #0]
 800e9e4:	4613      	mov	r3, r2
 800e9e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800e9e8:	e010      	b.n	800ea0c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e9ea:	f7f6 fd73 	bl	80054d4 <HAL_GetTick>
 800e9ee:	4602      	mov	r2, r0
 800e9f0:	69bb      	ldr	r3, [r7, #24]
 800e9f2:	1ad3      	subs	r3, r2, r3
 800e9f4:	683a      	ldr	r2, [r7, #0]
 800e9f6:	429a      	cmp	r2, r3
 800e9f8:	d803      	bhi.n	800ea02 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800e9fa:	683b      	ldr	r3, [r7, #0]
 800e9fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea00:	d102      	bne.n	800ea08 <SPI_WaitOnFlagUntilTimeout+0x30>
 800ea02:	683b      	ldr	r3, [r7, #0]
 800ea04:	2b00      	cmp	r3, #0
 800ea06:	d101      	bne.n	800ea0c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800ea08:	2303      	movs	r3, #3
 800ea0a:	e00f      	b.n	800ea2c <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800ea0c:	68fb      	ldr	r3, [r7, #12]
 800ea0e:	681b      	ldr	r3, [r3, #0]
 800ea10:	695a      	ldr	r2, [r3, #20]
 800ea12:	68bb      	ldr	r3, [r7, #8]
 800ea14:	4013      	ands	r3, r2
 800ea16:	68ba      	ldr	r2, [r7, #8]
 800ea18:	429a      	cmp	r2, r3
 800ea1a:	bf0c      	ite	eq
 800ea1c:	2301      	moveq	r3, #1
 800ea1e:	2300      	movne	r3, #0
 800ea20:	b2db      	uxtb	r3, r3
 800ea22:	461a      	mov	r2, r3
 800ea24:	79fb      	ldrb	r3, [r7, #7]
 800ea26:	429a      	cmp	r2, r3
 800ea28:	d0df      	beq.n	800e9ea <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800ea2a:	2300      	movs	r3, #0
}
 800ea2c:	4618      	mov	r0, r3
 800ea2e:	3710      	adds	r7, #16
 800ea30:	46bd      	mov	sp, r7
 800ea32:	bd80      	pop	{r7, pc}

0800ea34 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800ea34:	b480      	push	{r7}
 800ea36:	b085      	sub	sp, #20
 800ea38:	af00      	add	r7, sp, #0
 800ea3a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ea40:	095b      	lsrs	r3, r3, #5
 800ea42:	3301      	adds	r3, #1
 800ea44:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	68db      	ldr	r3, [r3, #12]
 800ea4a:	3301      	adds	r3, #1
 800ea4c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800ea4e:	68bb      	ldr	r3, [r7, #8]
 800ea50:	3307      	adds	r3, #7
 800ea52:	08db      	lsrs	r3, r3, #3
 800ea54:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800ea56:	68bb      	ldr	r3, [r7, #8]
 800ea58:	68fa      	ldr	r2, [r7, #12]
 800ea5a:	fb02 f303 	mul.w	r3, r2, r3
}
 800ea5e:	4618      	mov	r0, r3
 800ea60:	3714      	adds	r7, #20
 800ea62:	46bd      	mov	sp, r7
 800ea64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea68:	4770      	bx	lr

0800ea6a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ea6a:	b580      	push	{r7, lr}
 800ea6c:	b082      	sub	sp, #8
 800ea6e:	af00      	add	r7, sp, #0
 800ea70:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ea72:	687b      	ldr	r3, [r7, #4]
 800ea74:	2b00      	cmp	r3, #0
 800ea76:	d101      	bne.n	800ea7c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ea78:	2301      	movs	r3, #1
 800ea7a:	e049      	b.n	800eb10 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ea7c:	687b      	ldr	r3, [r7, #4]
 800ea7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ea82:	b2db      	uxtb	r3, r3
 800ea84:	2b00      	cmp	r3, #0
 800ea86:	d106      	bne.n	800ea96 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	2200      	movs	r2, #0
 800ea8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ea90:	6878      	ldr	r0, [r7, #4]
 800ea92:	f7f5 fdfb 	bl	800468c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	2202      	movs	r2, #2
 800ea9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	681a      	ldr	r2, [r3, #0]
 800eaa2:	687b      	ldr	r3, [r7, #4]
 800eaa4:	3304      	adds	r3, #4
 800eaa6:	4619      	mov	r1, r3
 800eaa8:	4610      	mov	r0, r2
 800eaaa:	f000 fad7 	bl	800f05c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	2201      	movs	r2, #1
 800eab2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800eab6:	687b      	ldr	r3, [r7, #4]
 800eab8:	2201      	movs	r2, #1
 800eaba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	2201      	movs	r2, #1
 800eac2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	2201      	movs	r2, #1
 800eaca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	2201      	movs	r2, #1
 800ead2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	2201      	movs	r2, #1
 800eada:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	2201      	movs	r2, #1
 800eae2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800eae6:	687b      	ldr	r3, [r7, #4]
 800eae8:	2201      	movs	r2, #1
 800eaea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800eaee:	687b      	ldr	r3, [r7, #4]
 800eaf0:	2201      	movs	r2, #1
 800eaf2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	2201      	movs	r2, #1
 800eafa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800eafe:	687b      	ldr	r3, [r7, #4]
 800eb00:	2201      	movs	r2, #1
 800eb02:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	2201      	movs	r2, #1
 800eb0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800eb0e:	2300      	movs	r3, #0
}
 800eb10:	4618      	mov	r0, r3
 800eb12:	3708      	adds	r7, #8
 800eb14:	46bd      	mov	sp, r7
 800eb16:	bd80      	pop	{r7, pc}

0800eb18 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800eb18:	b480      	push	{r7}
 800eb1a:	b085      	sub	sp, #20
 800eb1c:	af00      	add	r7, sp, #0
 800eb1e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800eb20:	687b      	ldr	r3, [r7, #4]
 800eb22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800eb26:	b2db      	uxtb	r3, r3
 800eb28:	2b01      	cmp	r3, #1
 800eb2a:	d001      	beq.n	800eb30 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800eb2c:	2301      	movs	r3, #1
 800eb2e:	e04c      	b.n	800ebca <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	2202      	movs	r2, #2
 800eb34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800eb38:	687b      	ldr	r3, [r7, #4]
 800eb3a:	681b      	ldr	r3, [r3, #0]
 800eb3c:	4a26      	ldr	r2, [pc, #152]	@ (800ebd8 <HAL_TIM_Base_Start+0xc0>)
 800eb3e:	4293      	cmp	r3, r2
 800eb40:	d022      	beq.n	800eb88 <HAL_TIM_Base_Start+0x70>
 800eb42:	687b      	ldr	r3, [r7, #4]
 800eb44:	681b      	ldr	r3, [r3, #0]
 800eb46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800eb4a:	d01d      	beq.n	800eb88 <HAL_TIM_Base_Start+0x70>
 800eb4c:	687b      	ldr	r3, [r7, #4]
 800eb4e:	681b      	ldr	r3, [r3, #0]
 800eb50:	4a22      	ldr	r2, [pc, #136]	@ (800ebdc <HAL_TIM_Base_Start+0xc4>)
 800eb52:	4293      	cmp	r3, r2
 800eb54:	d018      	beq.n	800eb88 <HAL_TIM_Base_Start+0x70>
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	681b      	ldr	r3, [r3, #0]
 800eb5a:	4a21      	ldr	r2, [pc, #132]	@ (800ebe0 <HAL_TIM_Base_Start+0xc8>)
 800eb5c:	4293      	cmp	r3, r2
 800eb5e:	d013      	beq.n	800eb88 <HAL_TIM_Base_Start+0x70>
 800eb60:	687b      	ldr	r3, [r7, #4]
 800eb62:	681b      	ldr	r3, [r3, #0]
 800eb64:	4a1f      	ldr	r2, [pc, #124]	@ (800ebe4 <HAL_TIM_Base_Start+0xcc>)
 800eb66:	4293      	cmp	r3, r2
 800eb68:	d00e      	beq.n	800eb88 <HAL_TIM_Base_Start+0x70>
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	681b      	ldr	r3, [r3, #0]
 800eb6e:	4a1e      	ldr	r2, [pc, #120]	@ (800ebe8 <HAL_TIM_Base_Start+0xd0>)
 800eb70:	4293      	cmp	r3, r2
 800eb72:	d009      	beq.n	800eb88 <HAL_TIM_Base_Start+0x70>
 800eb74:	687b      	ldr	r3, [r7, #4]
 800eb76:	681b      	ldr	r3, [r3, #0]
 800eb78:	4a1c      	ldr	r2, [pc, #112]	@ (800ebec <HAL_TIM_Base_Start+0xd4>)
 800eb7a:	4293      	cmp	r3, r2
 800eb7c:	d004      	beq.n	800eb88 <HAL_TIM_Base_Start+0x70>
 800eb7e:	687b      	ldr	r3, [r7, #4]
 800eb80:	681b      	ldr	r3, [r3, #0]
 800eb82:	4a1b      	ldr	r2, [pc, #108]	@ (800ebf0 <HAL_TIM_Base_Start+0xd8>)
 800eb84:	4293      	cmp	r3, r2
 800eb86:	d115      	bne.n	800ebb4 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	681b      	ldr	r3, [r3, #0]
 800eb8c:	689a      	ldr	r2, [r3, #8]
 800eb8e:	4b19      	ldr	r3, [pc, #100]	@ (800ebf4 <HAL_TIM_Base_Start+0xdc>)
 800eb90:	4013      	ands	r3, r2
 800eb92:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eb94:	68fb      	ldr	r3, [r7, #12]
 800eb96:	2b06      	cmp	r3, #6
 800eb98:	d015      	beq.n	800ebc6 <HAL_TIM_Base_Start+0xae>
 800eb9a:	68fb      	ldr	r3, [r7, #12]
 800eb9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800eba0:	d011      	beq.n	800ebc6 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	681b      	ldr	r3, [r3, #0]
 800eba6:	681a      	ldr	r2, [r3, #0]
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	681b      	ldr	r3, [r3, #0]
 800ebac:	f042 0201 	orr.w	r2, r2, #1
 800ebb0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ebb2:	e008      	b.n	800ebc6 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	681b      	ldr	r3, [r3, #0]
 800ebb8:	681a      	ldr	r2, [r3, #0]
 800ebba:	687b      	ldr	r3, [r7, #4]
 800ebbc:	681b      	ldr	r3, [r3, #0]
 800ebbe:	f042 0201 	orr.w	r2, r2, #1
 800ebc2:	601a      	str	r2, [r3, #0]
 800ebc4:	e000      	b.n	800ebc8 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ebc6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ebc8:	2300      	movs	r3, #0
}
 800ebca:	4618      	mov	r0, r3
 800ebcc:	3714      	adds	r7, #20
 800ebce:	46bd      	mov	sp, r7
 800ebd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebd4:	4770      	bx	lr
 800ebd6:	bf00      	nop
 800ebd8:	40010000 	.word	0x40010000
 800ebdc:	40000400 	.word	0x40000400
 800ebe0:	40000800 	.word	0x40000800
 800ebe4:	40000c00 	.word	0x40000c00
 800ebe8:	40010400 	.word	0x40010400
 800ebec:	40001800 	.word	0x40001800
 800ebf0:	40014000 	.word	0x40014000
 800ebf4:	00010007 	.word	0x00010007

0800ebf8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ebf8:	b580      	push	{r7, lr}
 800ebfa:	b084      	sub	sp, #16
 800ebfc:	af00      	add	r7, sp, #0
 800ebfe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	681b      	ldr	r3, [r3, #0]
 800ec04:	68db      	ldr	r3, [r3, #12]
 800ec06:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	681b      	ldr	r3, [r3, #0]
 800ec0c:	691b      	ldr	r3, [r3, #16]
 800ec0e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800ec10:	68bb      	ldr	r3, [r7, #8]
 800ec12:	f003 0302 	and.w	r3, r3, #2
 800ec16:	2b00      	cmp	r3, #0
 800ec18:	d020      	beq.n	800ec5c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800ec1a:	68fb      	ldr	r3, [r7, #12]
 800ec1c:	f003 0302 	and.w	r3, r3, #2
 800ec20:	2b00      	cmp	r3, #0
 800ec22:	d01b      	beq.n	800ec5c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	681b      	ldr	r3, [r3, #0]
 800ec28:	f06f 0202 	mvn.w	r2, #2
 800ec2c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ec2e:	687b      	ldr	r3, [r7, #4]
 800ec30:	2201      	movs	r2, #1
 800ec32:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	681b      	ldr	r3, [r3, #0]
 800ec38:	699b      	ldr	r3, [r3, #24]
 800ec3a:	f003 0303 	and.w	r3, r3, #3
 800ec3e:	2b00      	cmp	r3, #0
 800ec40:	d003      	beq.n	800ec4a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ec42:	6878      	ldr	r0, [r7, #4]
 800ec44:	f000 f9ec 	bl	800f020 <HAL_TIM_IC_CaptureCallback>
 800ec48:	e005      	b.n	800ec56 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ec4a:	6878      	ldr	r0, [r7, #4]
 800ec4c:	f000 f9de 	bl	800f00c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ec50:	6878      	ldr	r0, [r7, #4]
 800ec52:	f000 f9ef 	bl	800f034 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	2200      	movs	r2, #0
 800ec5a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800ec5c:	68bb      	ldr	r3, [r7, #8]
 800ec5e:	f003 0304 	and.w	r3, r3, #4
 800ec62:	2b00      	cmp	r3, #0
 800ec64:	d020      	beq.n	800eca8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800ec66:	68fb      	ldr	r3, [r7, #12]
 800ec68:	f003 0304 	and.w	r3, r3, #4
 800ec6c:	2b00      	cmp	r3, #0
 800ec6e:	d01b      	beq.n	800eca8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	681b      	ldr	r3, [r3, #0]
 800ec74:	f06f 0204 	mvn.w	r2, #4
 800ec78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	2202      	movs	r2, #2
 800ec7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	681b      	ldr	r3, [r3, #0]
 800ec84:	699b      	ldr	r3, [r3, #24]
 800ec86:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ec8a:	2b00      	cmp	r3, #0
 800ec8c:	d003      	beq.n	800ec96 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ec8e:	6878      	ldr	r0, [r7, #4]
 800ec90:	f000 f9c6 	bl	800f020 <HAL_TIM_IC_CaptureCallback>
 800ec94:	e005      	b.n	800eca2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ec96:	6878      	ldr	r0, [r7, #4]
 800ec98:	f000 f9b8 	bl	800f00c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ec9c:	6878      	ldr	r0, [r7, #4]
 800ec9e:	f000 f9c9 	bl	800f034 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800eca2:	687b      	ldr	r3, [r7, #4]
 800eca4:	2200      	movs	r2, #0
 800eca6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800eca8:	68bb      	ldr	r3, [r7, #8]
 800ecaa:	f003 0308 	and.w	r3, r3, #8
 800ecae:	2b00      	cmp	r3, #0
 800ecb0:	d020      	beq.n	800ecf4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800ecb2:	68fb      	ldr	r3, [r7, #12]
 800ecb4:	f003 0308 	and.w	r3, r3, #8
 800ecb8:	2b00      	cmp	r3, #0
 800ecba:	d01b      	beq.n	800ecf4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	681b      	ldr	r3, [r3, #0]
 800ecc0:	f06f 0208 	mvn.w	r2, #8
 800ecc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	2204      	movs	r2, #4
 800ecca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	681b      	ldr	r3, [r3, #0]
 800ecd0:	69db      	ldr	r3, [r3, #28]
 800ecd2:	f003 0303 	and.w	r3, r3, #3
 800ecd6:	2b00      	cmp	r3, #0
 800ecd8:	d003      	beq.n	800ece2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ecda:	6878      	ldr	r0, [r7, #4]
 800ecdc:	f000 f9a0 	bl	800f020 <HAL_TIM_IC_CaptureCallback>
 800ece0:	e005      	b.n	800ecee <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ece2:	6878      	ldr	r0, [r7, #4]
 800ece4:	f000 f992 	bl	800f00c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ece8:	6878      	ldr	r0, [r7, #4]
 800ecea:	f000 f9a3 	bl	800f034 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	2200      	movs	r2, #0
 800ecf2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800ecf4:	68bb      	ldr	r3, [r7, #8]
 800ecf6:	f003 0310 	and.w	r3, r3, #16
 800ecfa:	2b00      	cmp	r3, #0
 800ecfc:	d020      	beq.n	800ed40 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800ecfe:	68fb      	ldr	r3, [r7, #12]
 800ed00:	f003 0310 	and.w	r3, r3, #16
 800ed04:	2b00      	cmp	r3, #0
 800ed06:	d01b      	beq.n	800ed40 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	681b      	ldr	r3, [r3, #0]
 800ed0c:	f06f 0210 	mvn.w	r2, #16
 800ed10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ed12:	687b      	ldr	r3, [r7, #4]
 800ed14:	2208      	movs	r2, #8
 800ed16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	681b      	ldr	r3, [r3, #0]
 800ed1c:	69db      	ldr	r3, [r3, #28]
 800ed1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ed22:	2b00      	cmp	r3, #0
 800ed24:	d003      	beq.n	800ed2e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ed26:	6878      	ldr	r0, [r7, #4]
 800ed28:	f000 f97a 	bl	800f020 <HAL_TIM_IC_CaptureCallback>
 800ed2c:	e005      	b.n	800ed3a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ed2e:	6878      	ldr	r0, [r7, #4]
 800ed30:	f000 f96c 	bl	800f00c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ed34:	6878      	ldr	r0, [r7, #4]
 800ed36:	f000 f97d 	bl	800f034 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	2200      	movs	r2, #0
 800ed3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800ed40:	68bb      	ldr	r3, [r7, #8]
 800ed42:	f003 0301 	and.w	r3, r3, #1
 800ed46:	2b00      	cmp	r3, #0
 800ed48:	d00c      	beq.n	800ed64 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800ed4a:	68fb      	ldr	r3, [r7, #12]
 800ed4c:	f003 0301 	and.w	r3, r3, #1
 800ed50:	2b00      	cmp	r3, #0
 800ed52:	d007      	beq.n	800ed64 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	681b      	ldr	r3, [r3, #0]
 800ed58:	f06f 0201 	mvn.w	r2, #1
 800ed5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ed5e:	6878      	ldr	r0, [r7, #4]
 800ed60:	f000 f94a 	bl	800eff8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ed64:	68bb      	ldr	r3, [r7, #8]
 800ed66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ed6a:	2b00      	cmp	r3, #0
 800ed6c:	d104      	bne.n	800ed78 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800ed6e:	68bb      	ldr	r3, [r7, #8]
 800ed70:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	d00c      	beq.n	800ed92 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ed78:	68fb      	ldr	r3, [r7, #12]
 800ed7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ed7e:	2b00      	cmp	r3, #0
 800ed80:	d007      	beq.n	800ed92 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	681b      	ldr	r3, [r3, #0]
 800ed86:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800ed8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ed8c:	6878      	ldr	r0, [r7, #4]
 800ed8e:	f000 fb3b 	bl	800f408 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800ed92:	68bb      	ldr	r3, [r7, #8]
 800ed94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ed98:	2b00      	cmp	r3, #0
 800ed9a:	d00c      	beq.n	800edb6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ed9c:	68fb      	ldr	r3, [r7, #12]
 800ed9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800eda2:	2b00      	cmp	r3, #0
 800eda4:	d007      	beq.n	800edb6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	681b      	ldr	r3, [r3, #0]
 800edaa:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800edae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800edb0:	6878      	ldr	r0, [r7, #4]
 800edb2:	f000 fb33 	bl	800f41c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800edb6:	68bb      	ldr	r3, [r7, #8]
 800edb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800edbc:	2b00      	cmp	r3, #0
 800edbe:	d00c      	beq.n	800edda <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800edc0:	68fb      	ldr	r3, [r7, #12]
 800edc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800edc6:	2b00      	cmp	r3, #0
 800edc8:	d007      	beq.n	800edda <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	681b      	ldr	r3, [r3, #0]
 800edce:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800edd2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800edd4:	6878      	ldr	r0, [r7, #4]
 800edd6:	f000 f937 	bl	800f048 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800edda:	68bb      	ldr	r3, [r7, #8]
 800eddc:	f003 0320 	and.w	r3, r3, #32
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	d00c      	beq.n	800edfe <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800ede4:	68fb      	ldr	r3, [r7, #12]
 800ede6:	f003 0320 	and.w	r3, r3, #32
 800edea:	2b00      	cmp	r3, #0
 800edec:	d007      	beq.n	800edfe <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	681b      	ldr	r3, [r3, #0]
 800edf2:	f06f 0220 	mvn.w	r2, #32
 800edf6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800edf8:	6878      	ldr	r0, [r7, #4]
 800edfa:	f000 fafb 	bl	800f3f4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800edfe:	bf00      	nop
 800ee00:	3710      	adds	r7, #16
 800ee02:	46bd      	mov	sp, r7
 800ee04:	bd80      	pop	{r7, pc}
	...

0800ee08 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ee08:	b580      	push	{r7, lr}
 800ee0a:	b084      	sub	sp, #16
 800ee0c:	af00      	add	r7, sp, #0
 800ee0e:	6078      	str	r0, [r7, #4]
 800ee10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ee12:	2300      	movs	r3, #0
 800ee14:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ee1c:	2b01      	cmp	r3, #1
 800ee1e:	d101      	bne.n	800ee24 <HAL_TIM_ConfigClockSource+0x1c>
 800ee20:	2302      	movs	r3, #2
 800ee22:	e0dc      	b.n	800efde <HAL_TIM_ConfigClockSource+0x1d6>
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	2201      	movs	r2, #1
 800ee28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	2202      	movs	r2, #2
 800ee30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ee34:	687b      	ldr	r3, [r7, #4]
 800ee36:	681b      	ldr	r3, [r3, #0]
 800ee38:	689b      	ldr	r3, [r3, #8]
 800ee3a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ee3c:	68ba      	ldr	r2, [r7, #8]
 800ee3e:	4b6a      	ldr	r3, [pc, #424]	@ (800efe8 <HAL_TIM_ConfigClockSource+0x1e0>)
 800ee40:	4013      	ands	r3, r2
 800ee42:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ee44:	68bb      	ldr	r3, [r7, #8]
 800ee46:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ee4a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	681b      	ldr	r3, [r3, #0]
 800ee50:	68ba      	ldr	r2, [r7, #8]
 800ee52:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ee54:	683b      	ldr	r3, [r7, #0]
 800ee56:	681b      	ldr	r3, [r3, #0]
 800ee58:	4a64      	ldr	r2, [pc, #400]	@ (800efec <HAL_TIM_ConfigClockSource+0x1e4>)
 800ee5a:	4293      	cmp	r3, r2
 800ee5c:	f000 80a9 	beq.w	800efb2 <HAL_TIM_ConfigClockSource+0x1aa>
 800ee60:	4a62      	ldr	r2, [pc, #392]	@ (800efec <HAL_TIM_ConfigClockSource+0x1e4>)
 800ee62:	4293      	cmp	r3, r2
 800ee64:	f200 80ae 	bhi.w	800efc4 <HAL_TIM_ConfigClockSource+0x1bc>
 800ee68:	4a61      	ldr	r2, [pc, #388]	@ (800eff0 <HAL_TIM_ConfigClockSource+0x1e8>)
 800ee6a:	4293      	cmp	r3, r2
 800ee6c:	f000 80a1 	beq.w	800efb2 <HAL_TIM_ConfigClockSource+0x1aa>
 800ee70:	4a5f      	ldr	r2, [pc, #380]	@ (800eff0 <HAL_TIM_ConfigClockSource+0x1e8>)
 800ee72:	4293      	cmp	r3, r2
 800ee74:	f200 80a6 	bhi.w	800efc4 <HAL_TIM_ConfigClockSource+0x1bc>
 800ee78:	4a5e      	ldr	r2, [pc, #376]	@ (800eff4 <HAL_TIM_ConfigClockSource+0x1ec>)
 800ee7a:	4293      	cmp	r3, r2
 800ee7c:	f000 8099 	beq.w	800efb2 <HAL_TIM_ConfigClockSource+0x1aa>
 800ee80:	4a5c      	ldr	r2, [pc, #368]	@ (800eff4 <HAL_TIM_ConfigClockSource+0x1ec>)
 800ee82:	4293      	cmp	r3, r2
 800ee84:	f200 809e 	bhi.w	800efc4 <HAL_TIM_ConfigClockSource+0x1bc>
 800ee88:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800ee8c:	f000 8091 	beq.w	800efb2 <HAL_TIM_ConfigClockSource+0x1aa>
 800ee90:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800ee94:	f200 8096 	bhi.w	800efc4 <HAL_TIM_ConfigClockSource+0x1bc>
 800ee98:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ee9c:	f000 8089 	beq.w	800efb2 <HAL_TIM_ConfigClockSource+0x1aa>
 800eea0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800eea4:	f200 808e 	bhi.w	800efc4 <HAL_TIM_ConfigClockSource+0x1bc>
 800eea8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800eeac:	d03e      	beq.n	800ef2c <HAL_TIM_ConfigClockSource+0x124>
 800eeae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800eeb2:	f200 8087 	bhi.w	800efc4 <HAL_TIM_ConfigClockSource+0x1bc>
 800eeb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800eeba:	f000 8086 	beq.w	800efca <HAL_TIM_ConfigClockSource+0x1c2>
 800eebe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800eec2:	d87f      	bhi.n	800efc4 <HAL_TIM_ConfigClockSource+0x1bc>
 800eec4:	2b70      	cmp	r3, #112	@ 0x70
 800eec6:	d01a      	beq.n	800eefe <HAL_TIM_ConfigClockSource+0xf6>
 800eec8:	2b70      	cmp	r3, #112	@ 0x70
 800eeca:	d87b      	bhi.n	800efc4 <HAL_TIM_ConfigClockSource+0x1bc>
 800eecc:	2b60      	cmp	r3, #96	@ 0x60
 800eece:	d050      	beq.n	800ef72 <HAL_TIM_ConfigClockSource+0x16a>
 800eed0:	2b60      	cmp	r3, #96	@ 0x60
 800eed2:	d877      	bhi.n	800efc4 <HAL_TIM_ConfigClockSource+0x1bc>
 800eed4:	2b50      	cmp	r3, #80	@ 0x50
 800eed6:	d03c      	beq.n	800ef52 <HAL_TIM_ConfigClockSource+0x14a>
 800eed8:	2b50      	cmp	r3, #80	@ 0x50
 800eeda:	d873      	bhi.n	800efc4 <HAL_TIM_ConfigClockSource+0x1bc>
 800eedc:	2b40      	cmp	r3, #64	@ 0x40
 800eede:	d058      	beq.n	800ef92 <HAL_TIM_ConfigClockSource+0x18a>
 800eee0:	2b40      	cmp	r3, #64	@ 0x40
 800eee2:	d86f      	bhi.n	800efc4 <HAL_TIM_ConfigClockSource+0x1bc>
 800eee4:	2b30      	cmp	r3, #48	@ 0x30
 800eee6:	d064      	beq.n	800efb2 <HAL_TIM_ConfigClockSource+0x1aa>
 800eee8:	2b30      	cmp	r3, #48	@ 0x30
 800eeea:	d86b      	bhi.n	800efc4 <HAL_TIM_ConfigClockSource+0x1bc>
 800eeec:	2b20      	cmp	r3, #32
 800eeee:	d060      	beq.n	800efb2 <HAL_TIM_ConfigClockSource+0x1aa>
 800eef0:	2b20      	cmp	r3, #32
 800eef2:	d867      	bhi.n	800efc4 <HAL_TIM_ConfigClockSource+0x1bc>
 800eef4:	2b00      	cmp	r3, #0
 800eef6:	d05c      	beq.n	800efb2 <HAL_TIM_ConfigClockSource+0x1aa>
 800eef8:	2b10      	cmp	r3, #16
 800eefa:	d05a      	beq.n	800efb2 <HAL_TIM_ConfigClockSource+0x1aa>
 800eefc:	e062      	b.n	800efc4 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800eefe:	687b      	ldr	r3, [r7, #4]
 800ef00:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ef02:	683b      	ldr	r3, [r7, #0]
 800ef04:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ef06:	683b      	ldr	r3, [r7, #0]
 800ef08:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ef0a:	683b      	ldr	r3, [r7, #0]
 800ef0c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ef0e:	f000 f9c3 	bl	800f298 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800ef12:	687b      	ldr	r3, [r7, #4]
 800ef14:	681b      	ldr	r3, [r3, #0]
 800ef16:	689b      	ldr	r3, [r3, #8]
 800ef18:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ef1a:	68bb      	ldr	r3, [r7, #8]
 800ef1c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800ef20:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800ef22:	687b      	ldr	r3, [r7, #4]
 800ef24:	681b      	ldr	r3, [r3, #0]
 800ef26:	68ba      	ldr	r2, [r7, #8]
 800ef28:	609a      	str	r2, [r3, #8]
      break;
 800ef2a:	e04f      	b.n	800efcc <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ef30:	683b      	ldr	r3, [r7, #0]
 800ef32:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ef34:	683b      	ldr	r3, [r7, #0]
 800ef36:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ef38:	683b      	ldr	r3, [r7, #0]
 800ef3a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ef3c:	f000 f9ac 	bl	800f298 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	681b      	ldr	r3, [r3, #0]
 800ef44:	689a      	ldr	r2, [r3, #8]
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	681b      	ldr	r3, [r3, #0]
 800ef4a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ef4e:	609a      	str	r2, [r3, #8]
      break;
 800ef50:	e03c      	b.n	800efcc <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ef52:	687b      	ldr	r3, [r7, #4]
 800ef54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ef56:	683b      	ldr	r3, [r7, #0]
 800ef58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ef5a:	683b      	ldr	r3, [r7, #0]
 800ef5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ef5e:	461a      	mov	r2, r3
 800ef60:	f000 f91c 	bl	800f19c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	681b      	ldr	r3, [r3, #0]
 800ef68:	2150      	movs	r1, #80	@ 0x50
 800ef6a:	4618      	mov	r0, r3
 800ef6c:	f000 f976 	bl	800f25c <TIM_ITRx_SetConfig>
      break;
 800ef70:	e02c      	b.n	800efcc <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800ef72:	687b      	ldr	r3, [r7, #4]
 800ef74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ef76:	683b      	ldr	r3, [r7, #0]
 800ef78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ef7a:	683b      	ldr	r3, [r7, #0]
 800ef7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ef7e:	461a      	mov	r2, r3
 800ef80:	f000 f93b 	bl	800f1fa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	681b      	ldr	r3, [r3, #0]
 800ef88:	2160      	movs	r1, #96	@ 0x60
 800ef8a:	4618      	mov	r0, r3
 800ef8c:	f000 f966 	bl	800f25c <TIM_ITRx_SetConfig>
      break;
 800ef90:	e01c      	b.n	800efcc <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ef96:	683b      	ldr	r3, [r7, #0]
 800ef98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ef9a:	683b      	ldr	r3, [r7, #0]
 800ef9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ef9e:	461a      	mov	r2, r3
 800efa0:	f000 f8fc 	bl	800f19c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	681b      	ldr	r3, [r3, #0]
 800efa8:	2140      	movs	r1, #64	@ 0x40
 800efaa:	4618      	mov	r0, r3
 800efac:	f000 f956 	bl	800f25c <TIM_ITRx_SetConfig>
      break;
 800efb0:	e00c      	b.n	800efcc <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	681a      	ldr	r2, [r3, #0]
 800efb6:	683b      	ldr	r3, [r7, #0]
 800efb8:	681b      	ldr	r3, [r3, #0]
 800efba:	4619      	mov	r1, r3
 800efbc:	4610      	mov	r0, r2
 800efbe:	f000 f94d 	bl	800f25c <TIM_ITRx_SetConfig>
      break;
 800efc2:	e003      	b.n	800efcc <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800efc4:	2301      	movs	r3, #1
 800efc6:	73fb      	strb	r3, [r7, #15]
      break;
 800efc8:	e000      	b.n	800efcc <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800efca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	2201      	movs	r2, #1
 800efd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	2200      	movs	r2, #0
 800efd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800efdc:	7bfb      	ldrb	r3, [r7, #15]
}
 800efde:	4618      	mov	r0, r3
 800efe0:	3710      	adds	r7, #16
 800efe2:	46bd      	mov	sp, r7
 800efe4:	bd80      	pop	{r7, pc}
 800efe6:	bf00      	nop
 800efe8:	ffceff88 	.word	0xffceff88
 800efec:	00100040 	.word	0x00100040
 800eff0:	00100030 	.word	0x00100030
 800eff4:	00100020 	.word	0x00100020

0800eff8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800eff8:	b480      	push	{r7}
 800effa:	b083      	sub	sp, #12
 800effc:	af00      	add	r7, sp, #0
 800effe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800f000:	bf00      	nop
 800f002:	370c      	adds	r7, #12
 800f004:	46bd      	mov	sp, r7
 800f006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f00a:	4770      	bx	lr

0800f00c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f00c:	b480      	push	{r7}
 800f00e:	b083      	sub	sp, #12
 800f010:	af00      	add	r7, sp, #0
 800f012:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f014:	bf00      	nop
 800f016:	370c      	adds	r7, #12
 800f018:	46bd      	mov	sp, r7
 800f01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f01e:	4770      	bx	lr

0800f020 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f020:	b480      	push	{r7}
 800f022:	b083      	sub	sp, #12
 800f024:	af00      	add	r7, sp, #0
 800f026:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f028:	bf00      	nop
 800f02a:	370c      	adds	r7, #12
 800f02c:	46bd      	mov	sp, r7
 800f02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f032:	4770      	bx	lr

0800f034 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f034:	b480      	push	{r7}
 800f036:	b083      	sub	sp, #12
 800f038:	af00      	add	r7, sp, #0
 800f03a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f03c:	bf00      	nop
 800f03e:	370c      	adds	r7, #12
 800f040:	46bd      	mov	sp, r7
 800f042:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f046:	4770      	bx	lr

0800f048 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f048:	b480      	push	{r7}
 800f04a:	b083      	sub	sp, #12
 800f04c:	af00      	add	r7, sp, #0
 800f04e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f050:	bf00      	nop
 800f052:	370c      	adds	r7, #12
 800f054:	46bd      	mov	sp, r7
 800f056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f05a:	4770      	bx	lr

0800f05c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800f05c:	b480      	push	{r7}
 800f05e:	b085      	sub	sp, #20
 800f060:	af00      	add	r7, sp, #0
 800f062:	6078      	str	r0, [r7, #4]
 800f064:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f066:	687b      	ldr	r3, [r7, #4]
 800f068:	681b      	ldr	r3, [r3, #0]
 800f06a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f06c:	687b      	ldr	r3, [r7, #4]
 800f06e:	4a43      	ldr	r2, [pc, #268]	@ (800f17c <TIM_Base_SetConfig+0x120>)
 800f070:	4293      	cmp	r3, r2
 800f072:	d013      	beq.n	800f09c <TIM_Base_SetConfig+0x40>
 800f074:	687b      	ldr	r3, [r7, #4]
 800f076:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f07a:	d00f      	beq.n	800f09c <TIM_Base_SetConfig+0x40>
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	4a40      	ldr	r2, [pc, #256]	@ (800f180 <TIM_Base_SetConfig+0x124>)
 800f080:	4293      	cmp	r3, r2
 800f082:	d00b      	beq.n	800f09c <TIM_Base_SetConfig+0x40>
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	4a3f      	ldr	r2, [pc, #252]	@ (800f184 <TIM_Base_SetConfig+0x128>)
 800f088:	4293      	cmp	r3, r2
 800f08a:	d007      	beq.n	800f09c <TIM_Base_SetConfig+0x40>
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	4a3e      	ldr	r2, [pc, #248]	@ (800f188 <TIM_Base_SetConfig+0x12c>)
 800f090:	4293      	cmp	r3, r2
 800f092:	d003      	beq.n	800f09c <TIM_Base_SetConfig+0x40>
 800f094:	687b      	ldr	r3, [r7, #4]
 800f096:	4a3d      	ldr	r2, [pc, #244]	@ (800f18c <TIM_Base_SetConfig+0x130>)
 800f098:	4293      	cmp	r3, r2
 800f09a:	d108      	bne.n	800f0ae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f09c:	68fb      	ldr	r3, [r7, #12]
 800f09e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f0a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f0a4:	683b      	ldr	r3, [r7, #0]
 800f0a6:	685b      	ldr	r3, [r3, #4]
 800f0a8:	68fa      	ldr	r2, [r7, #12]
 800f0aa:	4313      	orrs	r3, r2
 800f0ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f0ae:	687b      	ldr	r3, [r7, #4]
 800f0b0:	4a32      	ldr	r2, [pc, #200]	@ (800f17c <TIM_Base_SetConfig+0x120>)
 800f0b2:	4293      	cmp	r3, r2
 800f0b4:	d01f      	beq.n	800f0f6 <TIM_Base_SetConfig+0x9a>
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f0bc:	d01b      	beq.n	800f0f6 <TIM_Base_SetConfig+0x9a>
 800f0be:	687b      	ldr	r3, [r7, #4]
 800f0c0:	4a2f      	ldr	r2, [pc, #188]	@ (800f180 <TIM_Base_SetConfig+0x124>)
 800f0c2:	4293      	cmp	r3, r2
 800f0c4:	d017      	beq.n	800f0f6 <TIM_Base_SetConfig+0x9a>
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	4a2e      	ldr	r2, [pc, #184]	@ (800f184 <TIM_Base_SetConfig+0x128>)
 800f0ca:	4293      	cmp	r3, r2
 800f0cc:	d013      	beq.n	800f0f6 <TIM_Base_SetConfig+0x9a>
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	4a2d      	ldr	r2, [pc, #180]	@ (800f188 <TIM_Base_SetConfig+0x12c>)
 800f0d2:	4293      	cmp	r3, r2
 800f0d4:	d00f      	beq.n	800f0f6 <TIM_Base_SetConfig+0x9a>
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	4a2c      	ldr	r2, [pc, #176]	@ (800f18c <TIM_Base_SetConfig+0x130>)
 800f0da:	4293      	cmp	r3, r2
 800f0dc:	d00b      	beq.n	800f0f6 <TIM_Base_SetConfig+0x9a>
 800f0de:	687b      	ldr	r3, [r7, #4]
 800f0e0:	4a2b      	ldr	r2, [pc, #172]	@ (800f190 <TIM_Base_SetConfig+0x134>)
 800f0e2:	4293      	cmp	r3, r2
 800f0e4:	d007      	beq.n	800f0f6 <TIM_Base_SetConfig+0x9a>
 800f0e6:	687b      	ldr	r3, [r7, #4]
 800f0e8:	4a2a      	ldr	r2, [pc, #168]	@ (800f194 <TIM_Base_SetConfig+0x138>)
 800f0ea:	4293      	cmp	r3, r2
 800f0ec:	d003      	beq.n	800f0f6 <TIM_Base_SetConfig+0x9a>
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	4a29      	ldr	r2, [pc, #164]	@ (800f198 <TIM_Base_SetConfig+0x13c>)
 800f0f2:	4293      	cmp	r3, r2
 800f0f4:	d108      	bne.n	800f108 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f0f6:	68fb      	ldr	r3, [r7, #12]
 800f0f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f0fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f0fe:	683b      	ldr	r3, [r7, #0]
 800f100:	68db      	ldr	r3, [r3, #12]
 800f102:	68fa      	ldr	r2, [r7, #12]
 800f104:	4313      	orrs	r3, r2
 800f106:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f108:	68fb      	ldr	r3, [r7, #12]
 800f10a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800f10e:	683b      	ldr	r3, [r7, #0]
 800f110:	695b      	ldr	r3, [r3, #20]
 800f112:	4313      	orrs	r3, r2
 800f114:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f116:	683b      	ldr	r3, [r7, #0]
 800f118:	689a      	ldr	r2, [r3, #8]
 800f11a:	687b      	ldr	r3, [r7, #4]
 800f11c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f11e:	683b      	ldr	r3, [r7, #0]
 800f120:	681a      	ldr	r2, [r3, #0]
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	4a14      	ldr	r2, [pc, #80]	@ (800f17c <TIM_Base_SetConfig+0x120>)
 800f12a:	4293      	cmp	r3, r2
 800f12c:	d00f      	beq.n	800f14e <TIM_Base_SetConfig+0xf2>
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	4a16      	ldr	r2, [pc, #88]	@ (800f18c <TIM_Base_SetConfig+0x130>)
 800f132:	4293      	cmp	r3, r2
 800f134:	d00b      	beq.n	800f14e <TIM_Base_SetConfig+0xf2>
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	4a15      	ldr	r2, [pc, #84]	@ (800f190 <TIM_Base_SetConfig+0x134>)
 800f13a:	4293      	cmp	r3, r2
 800f13c:	d007      	beq.n	800f14e <TIM_Base_SetConfig+0xf2>
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	4a14      	ldr	r2, [pc, #80]	@ (800f194 <TIM_Base_SetConfig+0x138>)
 800f142:	4293      	cmp	r3, r2
 800f144:	d003      	beq.n	800f14e <TIM_Base_SetConfig+0xf2>
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	4a13      	ldr	r2, [pc, #76]	@ (800f198 <TIM_Base_SetConfig+0x13c>)
 800f14a:	4293      	cmp	r3, r2
 800f14c:	d103      	bne.n	800f156 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f14e:	683b      	ldr	r3, [r7, #0]
 800f150:	691a      	ldr	r2, [r3, #16]
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	681b      	ldr	r3, [r3, #0]
 800f15a:	f043 0204 	orr.w	r2, r3, #4
 800f15e:	687b      	ldr	r3, [r7, #4]
 800f160:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	2201      	movs	r2, #1
 800f166:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800f168:	687b      	ldr	r3, [r7, #4]
 800f16a:	68fa      	ldr	r2, [r7, #12]
 800f16c:	601a      	str	r2, [r3, #0]
}
 800f16e:	bf00      	nop
 800f170:	3714      	adds	r7, #20
 800f172:	46bd      	mov	sp, r7
 800f174:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f178:	4770      	bx	lr
 800f17a:	bf00      	nop
 800f17c:	40010000 	.word	0x40010000
 800f180:	40000400 	.word	0x40000400
 800f184:	40000800 	.word	0x40000800
 800f188:	40000c00 	.word	0x40000c00
 800f18c:	40010400 	.word	0x40010400
 800f190:	40014000 	.word	0x40014000
 800f194:	40014400 	.word	0x40014400
 800f198:	40014800 	.word	0x40014800

0800f19c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f19c:	b480      	push	{r7}
 800f19e:	b087      	sub	sp, #28
 800f1a0:	af00      	add	r7, sp, #0
 800f1a2:	60f8      	str	r0, [r7, #12]
 800f1a4:	60b9      	str	r1, [r7, #8]
 800f1a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800f1a8:	68fb      	ldr	r3, [r7, #12]
 800f1aa:	6a1b      	ldr	r3, [r3, #32]
 800f1ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f1ae:	68fb      	ldr	r3, [r7, #12]
 800f1b0:	6a1b      	ldr	r3, [r3, #32]
 800f1b2:	f023 0201 	bic.w	r2, r3, #1
 800f1b6:	68fb      	ldr	r3, [r7, #12]
 800f1b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f1ba:	68fb      	ldr	r3, [r7, #12]
 800f1bc:	699b      	ldr	r3, [r3, #24]
 800f1be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f1c0:	693b      	ldr	r3, [r7, #16]
 800f1c2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800f1c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	011b      	lsls	r3, r3, #4
 800f1cc:	693a      	ldr	r2, [r7, #16]
 800f1ce:	4313      	orrs	r3, r2
 800f1d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f1d2:	697b      	ldr	r3, [r7, #20]
 800f1d4:	f023 030a 	bic.w	r3, r3, #10
 800f1d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800f1da:	697a      	ldr	r2, [r7, #20]
 800f1dc:	68bb      	ldr	r3, [r7, #8]
 800f1de:	4313      	orrs	r3, r2
 800f1e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800f1e2:	68fb      	ldr	r3, [r7, #12]
 800f1e4:	693a      	ldr	r2, [r7, #16]
 800f1e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f1e8:	68fb      	ldr	r3, [r7, #12]
 800f1ea:	697a      	ldr	r2, [r7, #20]
 800f1ec:	621a      	str	r2, [r3, #32]
}
 800f1ee:	bf00      	nop
 800f1f0:	371c      	adds	r7, #28
 800f1f2:	46bd      	mov	sp, r7
 800f1f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1f8:	4770      	bx	lr

0800f1fa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f1fa:	b480      	push	{r7}
 800f1fc:	b087      	sub	sp, #28
 800f1fe:	af00      	add	r7, sp, #0
 800f200:	60f8      	str	r0, [r7, #12]
 800f202:	60b9      	str	r1, [r7, #8]
 800f204:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800f206:	68fb      	ldr	r3, [r7, #12]
 800f208:	6a1b      	ldr	r3, [r3, #32]
 800f20a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f20c:	68fb      	ldr	r3, [r7, #12]
 800f20e:	6a1b      	ldr	r3, [r3, #32]
 800f210:	f023 0210 	bic.w	r2, r3, #16
 800f214:	68fb      	ldr	r3, [r7, #12]
 800f216:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f218:	68fb      	ldr	r3, [r7, #12]
 800f21a:	699b      	ldr	r3, [r3, #24]
 800f21c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f21e:	693b      	ldr	r3, [r7, #16]
 800f220:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800f224:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	031b      	lsls	r3, r3, #12
 800f22a:	693a      	ldr	r2, [r7, #16]
 800f22c:	4313      	orrs	r3, r2
 800f22e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f230:	697b      	ldr	r3, [r7, #20]
 800f232:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800f236:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800f238:	68bb      	ldr	r3, [r7, #8]
 800f23a:	011b      	lsls	r3, r3, #4
 800f23c:	697a      	ldr	r2, [r7, #20]
 800f23e:	4313      	orrs	r3, r2
 800f240:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800f242:	68fb      	ldr	r3, [r7, #12]
 800f244:	693a      	ldr	r2, [r7, #16]
 800f246:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f248:	68fb      	ldr	r3, [r7, #12]
 800f24a:	697a      	ldr	r2, [r7, #20]
 800f24c:	621a      	str	r2, [r3, #32]
}
 800f24e:	bf00      	nop
 800f250:	371c      	adds	r7, #28
 800f252:	46bd      	mov	sp, r7
 800f254:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f258:	4770      	bx	lr
	...

0800f25c <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800f25c:	b480      	push	{r7}
 800f25e:	b085      	sub	sp, #20
 800f260:	af00      	add	r7, sp, #0
 800f262:	6078      	str	r0, [r7, #4]
 800f264:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800f266:	687b      	ldr	r3, [r7, #4]
 800f268:	689b      	ldr	r3, [r3, #8]
 800f26a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800f26c:	68fa      	ldr	r2, [r7, #12]
 800f26e:	4b09      	ldr	r3, [pc, #36]	@ (800f294 <TIM_ITRx_SetConfig+0x38>)
 800f270:	4013      	ands	r3, r2
 800f272:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800f274:	683a      	ldr	r2, [r7, #0]
 800f276:	68fb      	ldr	r3, [r7, #12]
 800f278:	4313      	orrs	r3, r2
 800f27a:	f043 0307 	orr.w	r3, r3, #7
 800f27e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f280:	687b      	ldr	r3, [r7, #4]
 800f282:	68fa      	ldr	r2, [r7, #12]
 800f284:	609a      	str	r2, [r3, #8]
}
 800f286:	bf00      	nop
 800f288:	3714      	adds	r7, #20
 800f28a:	46bd      	mov	sp, r7
 800f28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f290:	4770      	bx	lr
 800f292:	bf00      	nop
 800f294:	ffcfff8f 	.word	0xffcfff8f

0800f298 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800f298:	b480      	push	{r7}
 800f29a:	b087      	sub	sp, #28
 800f29c:	af00      	add	r7, sp, #0
 800f29e:	60f8      	str	r0, [r7, #12]
 800f2a0:	60b9      	str	r1, [r7, #8]
 800f2a2:	607a      	str	r2, [r7, #4]
 800f2a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800f2a6:	68fb      	ldr	r3, [r7, #12]
 800f2a8:	689b      	ldr	r3, [r3, #8]
 800f2aa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f2ac:	697b      	ldr	r3, [r7, #20]
 800f2ae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f2b2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800f2b4:	683b      	ldr	r3, [r7, #0]
 800f2b6:	021a      	lsls	r2, r3, #8
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	431a      	orrs	r2, r3
 800f2bc:	68bb      	ldr	r3, [r7, #8]
 800f2be:	4313      	orrs	r3, r2
 800f2c0:	697a      	ldr	r2, [r7, #20]
 800f2c2:	4313      	orrs	r3, r2
 800f2c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f2c6:	68fb      	ldr	r3, [r7, #12]
 800f2c8:	697a      	ldr	r2, [r7, #20]
 800f2ca:	609a      	str	r2, [r3, #8]
}
 800f2cc:	bf00      	nop
 800f2ce:	371c      	adds	r7, #28
 800f2d0:	46bd      	mov	sp, r7
 800f2d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2d6:	4770      	bx	lr

0800f2d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800f2d8:	b480      	push	{r7}
 800f2da:	b085      	sub	sp, #20
 800f2dc:	af00      	add	r7, sp, #0
 800f2de:	6078      	str	r0, [r7, #4]
 800f2e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800f2e2:	687b      	ldr	r3, [r7, #4]
 800f2e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f2e8:	2b01      	cmp	r3, #1
 800f2ea:	d101      	bne.n	800f2f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800f2ec:	2302      	movs	r3, #2
 800f2ee:	e06d      	b.n	800f3cc <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	2201      	movs	r2, #1
 800f2f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	2202      	movs	r2, #2
 800f2fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f300:	687b      	ldr	r3, [r7, #4]
 800f302:	681b      	ldr	r3, [r3, #0]
 800f304:	685b      	ldr	r3, [r3, #4]
 800f306:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f308:	687b      	ldr	r3, [r7, #4]
 800f30a:	681b      	ldr	r3, [r3, #0]
 800f30c:	689b      	ldr	r3, [r3, #8]
 800f30e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	681b      	ldr	r3, [r3, #0]
 800f314:	4a30      	ldr	r2, [pc, #192]	@ (800f3d8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800f316:	4293      	cmp	r3, r2
 800f318:	d004      	beq.n	800f324 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800f31a:	687b      	ldr	r3, [r7, #4]
 800f31c:	681b      	ldr	r3, [r3, #0]
 800f31e:	4a2f      	ldr	r2, [pc, #188]	@ (800f3dc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800f320:	4293      	cmp	r3, r2
 800f322:	d108      	bne.n	800f336 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800f324:	68fb      	ldr	r3, [r7, #12]
 800f326:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800f32a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800f32c:	683b      	ldr	r3, [r7, #0]
 800f32e:	685b      	ldr	r3, [r3, #4]
 800f330:	68fa      	ldr	r2, [r7, #12]
 800f332:	4313      	orrs	r3, r2
 800f334:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800f336:	68fb      	ldr	r3, [r7, #12]
 800f338:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f33c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f33e:	683b      	ldr	r3, [r7, #0]
 800f340:	681b      	ldr	r3, [r3, #0]
 800f342:	68fa      	ldr	r2, [r7, #12]
 800f344:	4313      	orrs	r3, r2
 800f346:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	681b      	ldr	r3, [r3, #0]
 800f34c:	68fa      	ldr	r2, [r7, #12]
 800f34e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f350:	687b      	ldr	r3, [r7, #4]
 800f352:	681b      	ldr	r3, [r3, #0]
 800f354:	4a20      	ldr	r2, [pc, #128]	@ (800f3d8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800f356:	4293      	cmp	r3, r2
 800f358:	d022      	beq.n	800f3a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	681b      	ldr	r3, [r3, #0]
 800f35e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f362:	d01d      	beq.n	800f3a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	681b      	ldr	r3, [r3, #0]
 800f368:	4a1d      	ldr	r2, [pc, #116]	@ (800f3e0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800f36a:	4293      	cmp	r3, r2
 800f36c:	d018      	beq.n	800f3a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	681b      	ldr	r3, [r3, #0]
 800f372:	4a1c      	ldr	r2, [pc, #112]	@ (800f3e4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800f374:	4293      	cmp	r3, r2
 800f376:	d013      	beq.n	800f3a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	681b      	ldr	r3, [r3, #0]
 800f37c:	4a1a      	ldr	r2, [pc, #104]	@ (800f3e8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800f37e:	4293      	cmp	r3, r2
 800f380:	d00e      	beq.n	800f3a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f382:	687b      	ldr	r3, [r7, #4]
 800f384:	681b      	ldr	r3, [r3, #0]
 800f386:	4a15      	ldr	r2, [pc, #84]	@ (800f3dc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800f388:	4293      	cmp	r3, r2
 800f38a:	d009      	beq.n	800f3a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	681b      	ldr	r3, [r3, #0]
 800f390:	4a16      	ldr	r2, [pc, #88]	@ (800f3ec <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800f392:	4293      	cmp	r3, r2
 800f394:	d004      	beq.n	800f3a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	681b      	ldr	r3, [r3, #0]
 800f39a:	4a15      	ldr	r2, [pc, #84]	@ (800f3f0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800f39c:	4293      	cmp	r3, r2
 800f39e:	d10c      	bne.n	800f3ba <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800f3a0:	68bb      	ldr	r3, [r7, #8]
 800f3a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f3a6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800f3a8:	683b      	ldr	r3, [r7, #0]
 800f3aa:	689b      	ldr	r3, [r3, #8]
 800f3ac:	68ba      	ldr	r2, [r7, #8]
 800f3ae:	4313      	orrs	r3, r2
 800f3b0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800f3b2:	687b      	ldr	r3, [r7, #4]
 800f3b4:	681b      	ldr	r3, [r3, #0]
 800f3b6:	68ba      	ldr	r2, [r7, #8]
 800f3b8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	2201      	movs	r2, #1
 800f3be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	2200      	movs	r2, #0
 800f3c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f3ca:	2300      	movs	r3, #0
}
 800f3cc:	4618      	mov	r0, r3
 800f3ce:	3714      	adds	r7, #20
 800f3d0:	46bd      	mov	sp, r7
 800f3d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3d6:	4770      	bx	lr
 800f3d8:	40010000 	.word	0x40010000
 800f3dc:	40010400 	.word	0x40010400
 800f3e0:	40000400 	.word	0x40000400
 800f3e4:	40000800 	.word	0x40000800
 800f3e8:	40000c00 	.word	0x40000c00
 800f3ec:	40001800 	.word	0x40001800
 800f3f0:	40014000 	.word	0x40014000

0800f3f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800f3f4:	b480      	push	{r7}
 800f3f6:	b083      	sub	sp, #12
 800f3f8:	af00      	add	r7, sp, #0
 800f3fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800f3fc:	bf00      	nop
 800f3fe:	370c      	adds	r7, #12
 800f400:	46bd      	mov	sp, r7
 800f402:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f406:	4770      	bx	lr

0800f408 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800f408:	b480      	push	{r7}
 800f40a:	b083      	sub	sp, #12
 800f40c:	af00      	add	r7, sp, #0
 800f40e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800f410:	bf00      	nop
 800f412:	370c      	adds	r7, #12
 800f414:	46bd      	mov	sp, r7
 800f416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f41a:	4770      	bx	lr

0800f41c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800f41c:	b480      	push	{r7}
 800f41e:	b083      	sub	sp, #12
 800f420:	af00      	add	r7, sp, #0
 800f422:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800f424:	bf00      	nop
 800f426:	370c      	adds	r7, #12
 800f428:	46bd      	mov	sp, r7
 800f42a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f42e:	4770      	bx	lr

0800f430 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f430:	b580      	push	{r7, lr}
 800f432:	b082      	sub	sp, #8
 800f434:	af00      	add	r7, sp, #0
 800f436:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	2b00      	cmp	r3, #0
 800f43c:	d101      	bne.n	800f442 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f43e:	2301      	movs	r3, #1
 800f440:	e042      	b.n	800f4c8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f448:	2b00      	cmp	r3, #0
 800f44a:	d106      	bne.n	800f45a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f44c:	687b      	ldr	r3, [r7, #4]
 800f44e:	2200      	movs	r2, #0
 800f450:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f454:	6878      	ldr	r0, [r7, #4]
 800f456:	f7f5 fb47 	bl	8004ae8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	2224      	movs	r2, #36	@ 0x24
 800f45e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800f462:	687b      	ldr	r3, [r7, #4]
 800f464:	681b      	ldr	r3, [r3, #0]
 800f466:	681a      	ldr	r2, [r3, #0]
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	681b      	ldr	r3, [r3, #0]
 800f46c:	f022 0201 	bic.w	r2, r2, #1
 800f470:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800f472:	687b      	ldr	r3, [r7, #4]
 800f474:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f476:	2b00      	cmp	r3, #0
 800f478:	d002      	beq.n	800f480 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800f47a:	6878      	ldr	r0, [r7, #4]
 800f47c:	f001 fa0e 	bl	801089c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800f480:	6878      	ldr	r0, [r7, #4]
 800f482:	f000 fca3 	bl	800fdcc <UART_SetConfig>
 800f486:	4603      	mov	r3, r0
 800f488:	2b01      	cmp	r3, #1
 800f48a:	d101      	bne.n	800f490 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800f48c:	2301      	movs	r3, #1
 800f48e:	e01b      	b.n	800f4c8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	681b      	ldr	r3, [r3, #0]
 800f494:	685a      	ldr	r2, [r3, #4]
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	681b      	ldr	r3, [r3, #0]
 800f49a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800f49e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	681b      	ldr	r3, [r3, #0]
 800f4a4:	689a      	ldr	r2, [r3, #8]
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	681b      	ldr	r3, [r3, #0]
 800f4aa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800f4ae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	681b      	ldr	r3, [r3, #0]
 800f4b4:	681a      	ldr	r2, [r3, #0]
 800f4b6:	687b      	ldr	r3, [r7, #4]
 800f4b8:	681b      	ldr	r3, [r3, #0]
 800f4ba:	f042 0201 	orr.w	r2, r2, #1
 800f4be:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800f4c0:	6878      	ldr	r0, [r7, #4]
 800f4c2:	f001 fa8d 	bl	80109e0 <UART_CheckIdleState>
 800f4c6:	4603      	mov	r3, r0
}
 800f4c8:	4618      	mov	r0, r3
 800f4ca:	3708      	adds	r7, #8
 800f4cc:	46bd      	mov	sp, r7
 800f4ce:	bd80      	pop	{r7, pc}

0800f4d0 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800f4d0:	b580      	push	{r7, lr}
 800f4d2:	b08a      	sub	sp, #40	@ 0x28
 800f4d4:	af00      	add	r7, sp, #0
 800f4d6:	60f8      	str	r0, [r7, #12]
 800f4d8:	60b9      	str	r1, [r7, #8]
 800f4da:	4613      	mov	r3, r2
 800f4dc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800f4de:	68fb      	ldr	r3, [r7, #12]
 800f4e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f4e4:	2b20      	cmp	r3, #32
 800f4e6:	d167      	bne.n	800f5b8 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800f4e8:	68bb      	ldr	r3, [r7, #8]
 800f4ea:	2b00      	cmp	r3, #0
 800f4ec:	d002      	beq.n	800f4f4 <HAL_UART_Transmit_DMA+0x24>
 800f4ee:	88fb      	ldrh	r3, [r7, #6]
 800f4f0:	2b00      	cmp	r3, #0
 800f4f2:	d101      	bne.n	800f4f8 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800f4f4:	2301      	movs	r3, #1
 800f4f6:	e060      	b.n	800f5ba <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800f4f8:	68fb      	ldr	r3, [r7, #12]
 800f4fa:	68ba      	ldr	r2, [r7, #8]
 800f4fc:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800f4fe:	68fb      	ldr	r3, [r7, #12]
 800f500:	88fa      	ldrh	r2, [r7, #6]
 800f502:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800f506:	68fb      	ldr	r3, [r7, #12]
 800f508:	88fa      	ldrh	r2, [r7, #6]
 800f50a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f50e:	68fb      	ldr	r3, [r7, #12]
 800f510:	2200      	movs	r2, #0
 800f512:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800f516:	68fb      	ldr	r3, [r7, #12]
 800f518:	2221      	movs	r2, #33	@ 0x21
 800f51a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800f51e:	68fb      	ldr	r3, [r7, #12]
 800f520:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f522:	2b00      	cmp	r3, #0
 800f524:	d028      	beq.n	800f578 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800f526:	68fb      	ldr	r3, [r7, #12]
 800f528:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f52a:	4a26      	ldr	r2, [pc, #152]	@ (800f5c4 <HAL_UART_Transmit_DMA+0xf4>)
 800f52c:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800f52e:	68fb      	ldr	r3, [r7, #12]
 800f530:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f532:	4a25      	ldr	r2, [pc, #148]	@ (800f5c8 <HAL_UART_Transmit_DMA+0xf8>)
 800f534:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800f536:	68fb      	ldr	r3, [r7, #12]
 800f538:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f53a:	4a24      	ldr	r2, [pc, #144]	@ (800f5cc <HAL_UART_Transmit_DMA+0xfc>)
 800f53c:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800f53e:	68fb      	ldr	r3, [r7, #12]
 800f540:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f542:	2200      	movs	r2, #0
 800f544:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800f546:	68fb      	ldr	r3, [r7, #12]
 800f548:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800f54a:	68fb      	ldr	r3, [r7, #12]
 800f54c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f54e:	4619      	mov	r1, r3
 800f550:	68fb      	ldr	r3, [r7, #12]
 800f552:	681b      	ldr	r3, [r3, #0]
 800f554:	3328      	adds	r3, #40	@ 0x28
 800f556:	461a      	mov	r2, r3
 800f558:	88fb      	ldrh	r3, [r7, #6]
 800f55a:	f7f8 f989 	bl	8007870 <HAL_DMA_Start_IT>
 800f55e:	4603      	mov	r3, r0
 800f560:	2b00      	cmp	r3, #0
 800f562:	d009      	beq.n	800f578 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800f564:	68fb      	ldr	r3, [r7, #12]
 800f566:	2210      	movs	r2, #16
 800f568:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800f56c:	68fb      	ldr	r3, [r7, #12]
 800f56e:	2220      	movs	r2, #32
 800f570:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800f574:	2301      	movs	r3, #1
 800f576:	e020      	b.n	800f5ba <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800f578:	68fb      	ldr	r3, [r7, #12]
 800f57a:	681b      	ldr	r3, [r3, #0]
 800f57c:	2240      	movs	r2, #64	@ 0x40
 800f57e:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800f580:	68fb      	ldr	r3, [r7, #12]
 800f582:	681b      	ldr	r3, [r3, #0]
 800f584:	3308      	adds	r3, #8
 800f586:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f588:	697b      	ldr	r3, [r7, #20]
 800f58a:	e853 3f00 	ldrex	r3, [r3]
 800f58e:	613b      	str	r3, [r7, #16]
   return(result);
 800f590:	693b      	ldr	r3, [r7, #16]
 800f592:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f596:	627b      	str	r3, [r7, #36]	@ 0x24
 800f598:	68fb      	ldr	r3, [r7, #12]
 800f59a:	681b      	ldr	r3, [r3, #0]
 800f59c:	3308      	adds	r3, #8
 800f59e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f5a0:	623a      	str	r2, [r7, #32]
 800f5a2:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5a4:	69f9      	ldr	r1, [r7, #28]
 800f5a6:	6a3a      	ldr	r2, [r7, #32]
 800f5a8:	e841 2300 	strex	r3, r2, [r1]
 800f5ac:	61bb      	str	r3, [r7, #24]
   return(result);
 800f5ae:	69bb      	ldr	r3, [r7, #24]
 800f5b0:	2b00      	cmp	r3, #0
 800f5b2:	d1e5      	bne.n	800f580 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800f5b4:	2300      	movs	r3, #0
 800f5b6:	e000      	b.n	800f5ba <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800f5b8:	2302      	movs	r3, #2
  }
}
 800f5ba:	4618      	mov	r0, r3
 800f5bc:	3728      	adds	r7, #40	@ 0x28
 800f5be:	46bd      	mov	sp, r7
 800f5c0:	bd80      	pop	{r7, pc}
 800f5c2:	bf00      	nop
 800f5c4:	08010ead 	.word	0x08010ead
 800f5c8:	08010f43 	.word	0x08010f43
 800f5cc:	080110c5 	.word	0x080110c5

0800f5d0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800f5d0:	b580      	push	{r7, lr}
 800f5d2:	b0ba      	sub	sp, #232	@ 0xe8
 800f5d4:	af00      	add	r7, sp, #0
 800f5d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800f5d8:	687b      	ldr	r3, [r7, #4]
 800f5da:	681b      	ldr	r3, [r3, #0]
 800f5dc:	69db      	ldr	r3, [r3, #28]
 800f5de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800f5e2:	687b      	ldr	r3, [r7, #4]
 800f5e4:	681b      	ldr	r3, [r3, #0]
 800f5e6:	681b      	ldr	r3, [r3, #0]
 800f5e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	681b      	ldr	r3, [r3, #0]
 800f5f0:	689b      	ldr	r3, [r3, #8]
 800f5f2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800f5f6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800f5fa:	f640 030f 	movw	r3, #2063	@ 0x80f
 800f5fe:	4013      	ands	r3, r2
 800f600:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800f604:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f608:	2b00      	cmp	r3, #0
 800f60a:	d11b      	bne.n	800f644 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f60c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f610:	f003 0320 	and.w	r3, r3, #32
 800f614:	2b00      	cmp	r3, #0
 800f616:	d015      	beq.n	800f644 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f618:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f61c:	f003 0320 	and.w	r3, r3, #32
 800f620:	2b00      	cmp	r3, #0
 800f622:	d105      	bne.n	800f630 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f624:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f628:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f62c:	2b00      	cmp	r3, #0
 800f62e:	d009      	beq.n	800f644 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f634:	2b00      	cmp	r3, #0
 800f636:	f000 8393 	beq.w	800fd60 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800f63a:	687b      	ldr	r3, [r7, #4]
 800f63c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f63e:	6878      	ldr	r0, [r7, #4]
 800f640:	4798      	blx	r3
      }
      return;
 800f642:	e38d      	b.n	800fd60 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800f644:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f648:	2b00      	cmp	r3, #0
 800f64a:	f000 8123 	beq.w	800f894 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800f64e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f652:	4b8d      	ldr	r3, [pc, #564]	@ (800f888 <HAL_UART_IRQHandler+0x2b8>)
 800f654:	4013      	ands	r3, r2
 800f656:	2b00      	cmp	r3, #0
 800f658:	d106      	bne.n	800f668 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800f65a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800f65e:	4b8b      	ldr	r3, [pc, #556]	@ (800f88c <HAL_UART_IRQHandler+0x2bc>)
 800f660:	4013      	ands	r3, r2
 800f662:	2b00      	cmp	r3, #0
 800f664:	f000 8116 	beq.w	800f894 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f668:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f66c:	f003 0301 	and.w	r3, r3, #1
 800f670:	2b00      	cmp	r3, #0
 800f672:	d011      	beq.n	800f698 <HAL_UART_IRQHandler+0xc8>
 800f674:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f678:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f67c:	2b00      	cmp	r3, #0
 800f67e:	d00b      	beq.n	800f698 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	681b      	ldr	r3, [r3, #0]
 800f684:	2201      	movs	r2, #1
 800f686:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f688:	687b      	ldr	r3, [r7, #4]
 800f68a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f68e:	f043 0201 	orr.w	r2, r3, #1
 800f692:	687b      	ldr	r3, [r7, #4]
 800f694:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f698:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f69c:	f003 0302 	and.w	r3, r3, #2
 800f6a0:	2b00      	cmp	r3, #0
 800f6a2:	d011      	beq.n	800f6c8 <HAL_UART_IRQHandler+0xf8>
 800f6a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f6a8:	f003 0301 	and.w	r3, r3, #1
 800f6ac:	2b00      	cmp	r3, #0
 800f6ae:	d00b      	beq.n	800f6c8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	681b      	ldr	r3, [r3, #0]
 800f6b4:	2202      	movs	r2, #2
 800f6b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f6be:	f043 0204 	orr.w	r2, r3, #4
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f6c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f6cc:	f003 0304 	and.w	r3, r3, #4
 800f6d0:	2b00      	cmp	r3, #0
 800f6d2:	d011      	beq.n	800f6f8 <HAL_UART_IRQHandler+0x128>
 800f6d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f6d8:	f003 0301 	and.w	r3, r3, #1
 800f6dc:	2b00      	cmp	r3, #0
 800f6de:	d00b      	beq.n	800f6f8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	681b      	ldr	r3, [r3, #0]
 800f6e4:	2204      	movs	r2, #4
 800f6e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f6ee:	f043 0202 	orr.w	r2, r3, #2
 800f6f2:	687b      	ldr	r3, [r7, #4]
 800f6f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800f6f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f6fc:	f003 0308 	and.w	r3, r3, #8
 800f700:	2b00      	cmp	r3, #0
 800f702:	d017      	beq.n	800f734 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f704:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f708:	f003 0320 	and.w	r3, r3, #32
 800f70c:	2b00      	cmp	r3, #0
 800f70e:	d105      	bne.n	800f71c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800f710:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f714:	4b5c      	ldr	r3, [pc, #368]	@ (800f888 <HAL_UART_IRQHandler+0x2b8>)
 800f716:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f718:	2b00      	cmp	r3, #0
 800f71a:	d00b      	beq.n	800f734 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f71c:	687b      	ldr	r3, [r7, #4]
 800f71e:	681b      	ldr	r3, [r3, #0]
 800f720:	2208      	movs	r2, #8
 800f722:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f724:	687b      	ldr	r3, [r7, #4]
 800f726:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f72a:	f043 0208 	orr.w	r2, r3, #8
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800f734:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f738:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f73c:	2b00      	cmp	r3, #0
 800f73e:	d012      	beq.n	800f766 <HAL_UART_IRQHandler+0x196>
 800f740:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f744:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800f748:	2b00      	cmp	r3, #0
 800f74a:	d00c      	beq.n	800f766 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f74c:	687b      	ldr	r3, [r7, #4]
 800f74e:	681b      	ldr	r3, [r3, #0]
 800f750:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f754:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800f756:	687b      	ldr	r3, [r7, #4]
 800f758:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f75c:	f043 0220 	orr.w	r2, r3, #32
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f766:	687b      	ldr	r3, [r7, #4]
 800f768:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f76c:	2b00      	cmp	r3, #0
 800f76e:	f000 82f9 	beq.w	800fd64 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f772:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f776:	f003 0320 	and.w	r3, r3, #32
 800f77a:	2b00      	cmp	r3, #0
 800f77c:	d013      	beq.n	800f7a6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f77e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f782:	f003 0320 	and.w	r3, r3, #32
 800f786:	2b00      	cmp	r3, #0
 800f788:	d105      	bne.n	800f796 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f78a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f78e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f792:	2b00      	cmp	r3, #0
 800f794:	d007      	beq.n	800f7a6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800f796:	687b      	ldr	r3, [r7, #4]
 800f798:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f79a:	2b00      	cmp	r3, #0
 800f79c:	d003      	beq.n	800f7a6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800f79e:	687b      	ldr	r3, [r7, #4]
 800f7a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f7a2:	6878      	ldr	r0, [r7, #4]
 800f7a4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800f7a6:	687b      	ldr	r3, [r7, #4]
 800f7a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f7ac:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f7b0:	687b      	ldr	r3, [r7, #4]
 800f7b2:	681b      	ldr	r3, [r3, #0]
 800f7b4:	689b      	ldr	r3, [r3, #8]
 800f7b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f7ba:	2b40      	cmp	r3, #64	@ 0x40
 800f7bc:	d005      	beq.n	800f7ca <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800f7be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f7c2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f7c6:	2b00      	cmp	r3, #0
 800f7c8:	d054      	beq.n	800f874 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800f7ca:	6878      	ldr	r0, [r7, #4]
 800f7cc:	f001 fb08 	bl	8010de0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f7d0:	687b      	ldr	r3, [r7, #4]
 800f7d2:	681b      	ldr	r3, [r3, #0]
 800f7d4:	689b      	ldr	r3, [r3, #8]
 800f7d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f7da:	2b40      	cmp	r3, #64	@ 0x40
 800f7dc:	d146      	bne.n	800f86c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f7de:	687b      	ldr	r3, [r7, #4]
 800f7e0:	681b      	ldr	r3, [r3, #0]
 800f7e2:	3308      	adds	r3, #8
 800f7e4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f7e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f7ec:	e853 3f00 	ldrex	r3, [r3]
 800f7f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800f7f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f7f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f7fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	681b      	ldr	r3, [r3, #0]
 800f804:	3308      	adds	r3, #8
 800f806:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800f80a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800f80e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f812:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800f816:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800f81a:	e841 2300 	strex	r3, r2, [r1]
 800f81e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800f822:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f826:	2b00      	cmp	r3, #0
 800f828:	d1d9      	bne.n	800f7de <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800f82a:	687b      	ldr	r3, [r7, #4]
 800f82c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f830:	2b00      	cmp	r3, #0
 800f832:	d017      	beq.n	800f864 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800f834:	687b      	ldr	r3, [r7, #4]
 800f836:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f83a:	4a15      	ldr	r2, [pc, #84]	@ (800f890 <HAL_UART_IRQHandler+0x2c0>)
 800f83c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f844:	4618      	mov	r0, r3
 800f846:	f7f8 fd9b 	bl	8008380 <HAL_DMA_Abort_IT>
 800f84a:	4603      	mov	r3, r0
 800f84c:	2b00      	cmp	r3, #0
 800f84e:	d019      	beq.n	800f884 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f856:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f858:	687a      	ldr	r2, [r7, #4]
 800f85a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800f85e:	4610      	mov	r0, r2
 800f860:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f862:	e00f      	b.n	800f884 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800f864:	6878      	ldr	r0, [r7, #4]
 800f866:	f000 faa7 	bl	800fdb8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f86a:	e00b      	b.n	800f884 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f86c:	6878      	ldr	r0, [r7, #4]
 800f86e:	f000 faa3 	bl	800fdb8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f872:	e007      	b.n	800f884 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800f874:	6878      	ldr	r0, [r7, #4]
 800f876:	f000 fa9f 	bl	800fdb8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f87a:	687b      	ldr	r3, [r7, #4]
 800f87c:	2200      	movs	r2, #0
 800f87e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800f882:	e26f      	b.n	800fd64 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f884:	bf00      	nop
    return;
 800f886:	e26d      	b.n	800fd64 <HAL_UART_IRQHandler+0x794>
 800f888:	10000001 	.word	0x10000001
 800f88c:	04000120 	.word	0x04000120
 800f890:	08011145 	.word	0x08011145

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f894:	687b      	ldr	r3, [r7, #4]
 800f896:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f898:	2b01      	cmp	r3, #1
 800f89a:	f040 8203 	bne.w	800fca4 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800f89e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f8a2:	f003 0310 	and.w	r3, r3, #16
 800f8a6:	2b00      	cmp	r3, #0
 800f8a8:	f000 81fc 	beq.w	800fca4 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800f8ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f8b0:	f003 0310 	and.w	r3, r3, #16
 800f8b4:	2b00      	cmp	r3, #0
 800f8b6:	f000 81f5 	beq.w	800fca4 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f8ba:	687b      	ldr	r3, [r7, #4]
 800f8bc:	681b      	ldr	r3, [r3, #0]
 800f8be:	2210      	movs	r2, #16
 800f8c0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f8c2:	687b      	ldr	r3, [r7, #4]
 800f8c4:	681b      	ldr	r3, [r3, #0]
 800f8c6:	689b      	ldr	r3, [r3, #8]
 800f8c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f8cc:	2b40      	cmp	r3, #64	@ 0x40
 800f8ce:	f040 816d 	bne.w	800fbac <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f8d8:	681b      	ldr	r3, [r3, #0]
 800f8da:	4aa4      	ldr	r2, [pc, #656]	@ (800fb6c <HAL_UART_IRQHandler+0x59c>)
 800f8dc:	4293      	cmp	r3, r2
 800f8de:	d068      	beq.n	800f9b2 <HAL_UART_IRQHandler+0x3e2>
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f8e6:	681b      	ldr	r3, [r3, #0]
 800f8e8:	4aa1      	ldr	r2, [pc, #644]	@ (800fb70 <HAL_UART_IRQHandler+0x5a0>)
 800f8ea:	4293      	cmp	r3, r2
 800f8ec:	d061      	beq.n	800f9b2 <HAL_UART_IRQHandler+0x3e2>
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f8f4:	681b      	ldr	r3, [r3, #0]
 800f8f6:	4a9f      	ldr	r2, [pc, #636]	@ (800fb74 <HAL_UART_IRQHandler+0x5a4>)
 800f8f8:	4293      	cmp	r3, r2
 800f8fa:	d05a      	beq.n	800f9b2 <HAL_UART_IRQHandler+0x3e2>
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f902:	681b      	ldr	r3, [r3, #0]
 800f904:	4a9c      	ldr	r2, [pc, #624]	@ (800fb78 <HAL_UART_IRQHandler+0x5a8>)
 800f906:	4293      	cmp	r3, r2
 800f908:	d053      	beq.n	800f9b2 <HAL_UART_IRQHandler+0x3e2>
 800f90a:	687b      	ldr	r3, [r7, #4]
 800f90c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f910:	681b      	ldr	r3, [r3, #0]
 800f912:	4a9a      	ldr	r2, [pc, #616]	@ (800fb7c <HAL_UART_IRQHandler+0x5ac>)
 800f914:	4293      	cmp	r3, r2
 800f916:	d04c      	beq.n	800f9b2 <HAL_UART_IRQHandler+0x3e2>
 800f918:	687b      	ldr	r3, [r7, #4]
 800f91a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f91e:	681b      	ldr	r3, [r3, #0]
 800f920:	4a97      	ldr	r2, [pc, #604]	@ (800fb80 <HAL_UART_IRQHandler+0x5b0>)
 800f922:	4293      	cmp	r3, r2
 800f924:	d045      	beq.n	800f9b2 <HAL_UART_IRQHandler+0x3e2>
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f92c:	681b      	ldr	r3, [r3, #0]
 800f92e:	4a95      	ldr	r2, [pc, #596]	@ (800fb84 <HAL_UART_IRQHandler+0x5b4>)
 800f930:	4293      	cmp	r3, r2
 800f932:	d03e      	beq.n	800f9b2 <HAL_UART_IRQHandler+0x3e2>
 800f934:	687b      	ldr	r3, [r7, #4]
 800f936:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f93a:	681b      	ldr	r3, [r3, #0]
 800f93c:	4a92      	ldr	r2, [pc, #584]	@ (800fb88 <HAL_UART_IRQHandler+0x5b8>)
 800f93e:	4293      	cmp	r3, r2
 800f940:	d037      	beq.n	800f9b2 <HAL_UART_IRQHandler+0x3e2>
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f948:	681b      	ldr	r3, [r3, #0]
 800f94a:	4a90      	ldr	r2, [pc, #576]	@ (800fb8c <HAL_UART_IRQHandler+0x5bc>)
 800f94c:	4293      	cmp	r3, r2
 800f94e:	d030      	beq.n	800f9b2 <HAL_UART_IRQHandler+0x3e2>
 800f950:	687b      	ldr	r3, [r7, #4]
 800f952:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f956:	681b      	ldr	r3, [r3, #0]
 800f958:	4a8d      	ldr	r2, [pc, #564]	@ (800fb90 <HAL_UART_IRQHandler+0x5c0>)
 800f95a:	4293      	cmp	r3, r2
 800f95c:	d029      	beq.n	800f9b2 <HAL_UART_IRQHandler+0x3e2>
 800f95e:	687b      	ldr	r3, [r7, #4]
 800f960:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f964:	681b      	ldr	r3, [r3, #0]
 800f966:	4a8b      	ldr	r2, [pc, #556]	@ (800fb94 <HAL_UART_IRQHandler+0x5c4>)
 800f968:	4293      	cmp	r3, r2
 800f96a:	d022      	beq.n	800f9b2 <HAL_UART_IRQHandler+0x3e2>
 800f96c:	687b      	ldr	r3, [r7, #4]
 800f96e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f972:	681b      	ldr	r3, [r3, #0]
 800f974:	4a88      	ldr	r2, [pc, #544]	@ (800fb98 <HAL_UART_IRQHandler+0x5c8>)
 800f976:	4293      	cmp	r3, r2
 800f978:	d01b      	beq.n	800f9b2 <HAL_UART_IRQHandler+0x3e2>
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f980:	681b      	ldr	r3, [r3, #0]
 800f982:	4a86      	ldr	r2, [pc, #536]	@ (800fb9c <HAL_UART_IRQHandler+0x5cc>)
 800f984:	4293      	cmp	r3, r2
 800f986:	d014      	beq.n	800f9b2 <HAL_UART_IRQHandler+0x3e2>
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f98e:	681b      	ldr	r3, [r3, #0]
 800f990:	4a83      	ldr	r2, [pc, #524]	@ (800fba0 <HAL_UART_IRQHandler+0x5d0>)
 800f992:	4293      	cmp	r3, r2
 800f994:	d00d      	beq.n	800f9b2 <HAL_UART_IRQHandler+0x3e2>
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f99c:	681b      	ldr	r3, [r3, #0]
 800f99e:	4a81      	ldr	r2, [pc, #516]	@ (800fba4 <HAL_UART_IRQHandler+0x5d4>)
 800f9a0:	4293      	cmp	r3, r2
 800f9a2:	d006      	beq.n	800f9b2 <HAL_UART_IRQHandler+0x3e2>
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f9aa:	681b      	ldr	r3, [r3, #0]
 800f9ac:	4a7e      	ldr	r2, [pc, #504]	@ (800fba8 <HAL_UART_IRQHandler+0x5d8>)
 800f9ae:	4293      	cmp	r3, r2
 800f9b0:	d106      	bne.n	800f9c0 <HAL_UART_IRQHandler+0x3f0>
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f9b8:	681b      	ldr	r3, [r3, #0]
 800f9ba:	685b      	ldr	r3, [r3, #4]
 800f9bc:	b29b      	uxth	r3, r3
 800f9be:	e005      	b.n	800f9cc <HAL_UART_IRQHandler+0x3fc>
 800f9c0:	687b      	ldr	r3, [r7, #4]
 800f9c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f9c6:	681b      	ldr	r3, [r3, #0]
 800f9c8:	685b      	ldr	r3, [r3, #4]
 800f9ca:	b29b      	uxth	r3, r3
 800f9cc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800f9d0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800f9d4:	2b00      	cmp	r3, #0
 800f9d6:	f000 80ad 	beq.w	800fb34 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f9e0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f9e4:	429a      	cmp	r2, r3
 800f9e6:	f080 80a5 	bcs.w	800fb34 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800f9ea:	687b      	ldr	r3, [r7, #4]
 800f9ec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f9f0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800f9f4:	687b      	ldr	r3, [r7, #4]
 800f9f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f9fa:	69db      	ldr	r3, [r3, #28]
 800f9fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fa00:	f000 8087 	beq.w	800fb12 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	681b      	ldr	r3, [r3, #0]
 800fa08:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa0c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800fa10:	e853 3f00 	ldrex	r3, [r3]
 800fa14:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800fa18:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800fa1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fa20:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	681b      	ldr	r3, [r3, #0]
 800fa28:	461a      	mov	r2, r3
 800fa2a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800fa2e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800fa32:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa36:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800fa3a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800fa3e:	e841 2300 	strex	r3, r2, [r1]
 800fa42:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800fa46:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800fa4a:	2b00      	cmp	r3, #0
 800fa4c:	d1da      	bne.n	800fa04 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	681b      	ldr	r3, [r3, #0]
 800fa52:	3308      	adds	r3, #8
 800fa54:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa56:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800fa58:	e853 3f00 	ldrex	r3, [r3]
 800fa5c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800fa5e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800fa60:	f023 0301 	bic.w	r3, r3, #1
 800fa64:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	681b      	ldr	r3, [r3, #0]
 800fa6c:	3308      	adds	r3, #8
 800fa6e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800fa72:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800fa76:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa78:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800fa7a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800fa7e:	e841 2300 	strex	r3, r2, [r1]
 800fa82:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800fa84:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800fa86:	2b00      	cmp	r3, #0
 800fa88:	d1e1      	bne.n	800fa4e <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fa8a:	687b      	ldr	r3, [r7, #4]
 800fa8c:	681b      	ldr	r3, [r3, #0]
 800fa8e:	3308      	adds	r3, #8
 800fa90:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa92:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fa94:	e853 3f00 	ldrex	r3, [r3]
 800fa98:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800fa9a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fa9c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800faa0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	681b      	ldr	r3, [r3, #0]
 800faa8:	3308      	adds	r3, #8
 800faaa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800faae:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800fab0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fab2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800fab4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800fab6:	e841 2300 	strex	r3, r2, [r1]
 800faba:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800fabc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fabe:	2b00      	cmp	r3, #0
 800fac0:	d1e3      	bne.n	800fa8a <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800fac2:	687b      	ldr	r3, [r7, #4]
 800fac4:	2220      	movs	r2, #32
 800fac6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800faca:	687b      	ldr	r3, [r7, #4]
 800facc:	2200      	movs	r2, #0
 800face:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	681b      	ldr	r3, [r3, #0]
 800fad4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fad6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fad8:	e853 3f00 	ldrex	r3, [r3]
 800fadc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800fade:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fae0:	f023 0310 	bic.w	r3, r3, #16
 800fae4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800fae8:	687b      	ldr	r3, [r7, #4]
 800faea:	681b      	ldr	r3, [r3, #0]
 800faec:	461a      	mov	r2, r3
 800faee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800faf2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800faf4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800faf6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800faf8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fafa:	e841 2300 	strex	r3, r2, [r1]
 800fafe:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800fb00:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fb02:	2b00      	cmp	r3, #0
 800fb04:	d1e4      	bne.n	800fad0 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800fb06:	687b      	ldr	r3, [r7, #4]
 800fb08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb0c:	4618      	mov	r0, r3
 800fb0e:	f7f8 f919 	bl	8007d44 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800fb12:	687b      	ldr	r3, [r7, #4]
 800fb14:	2202      	movs	r2, #2
 800fb16:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800fb1e:	687b      	ldr	r3, [r7, #4]
 800fb20:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fb24:	b29b      	uxth	r3, r3
 800fb26:	1ad3      	subs	r3, r2, r3
 800fb28:	b29b      	uxth	r3, r3
 800fb2a:	4619      	mov	r1, r3
 800fb2c:	6878      	ldr	r0, [r7, #4]
 800fb2e:	f7f4 fdd5 	bl	80046dc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800fb32:	e119      	b.n	800fd68 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800fb3a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800fb3e:	429a      	cmp	r2, r3
 800fb40:	f040 8112 	bne.w	800fd68 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb4a:	69db      	ldr	r3, [r3, #28]
 800fb4c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fb50:	f040 810a 	bne.w	800fd68 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800fb54:	687b      	ldr	r3, [r7, #4]
 800fb56:	2202      	movs	r2, #2
 800fb58:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fb5a:	687b      	ldr	r3, [r7, #4]
 800fb5c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800fb60:	4619      	mov	r1, r3
 800fb62:	6878      	ldr	r0, [r7, #4]
 800fb64:	f7f4 fdba 	bl	80046dc <HAL_UARTEx_RxEventCallback>
      return;
 800fb68:	e0fe      	b.n	800fd68 <HAL_UART_IRQHandler+0x798>
 800fb6a:	bf00      	nop
 800fb6c:	40020010 	.word	0x40020010
 800fb70:	40020028 	.word	0x40020028
 800fb74:	40020040 	.word	0x40020040
 800fb78:	40020058 	.word	0x40020058
 800fb7c:	40020070 	.word	0x40020070
 800fb80:	40020088 	.word	0x40020088
 800fb84:	400200a0 	.word	0x400200a0
 800fb88:	400200b8 	.word	0x400200b8
 800fb8c:	40020410 	.word	0x40020410
 800fb90:	40020428 	.word	0x40020428
 800fb94:	40020440 	.word	0x40020440
 800fb98:	40020458 	.word	0x40020458
 800fb9c:	40020470 	.word	0x40020470
 800fba0:	40020488 	.word	0x40020488
 800fba4:	400204a0 	.word	0x400204a0
 800fba8:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800fbac:	687b      	ldr	r3, [r7, #4]
 800fbae:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800fbb2:	687b      	ldr	r3, [r7, #4]
 800fbb4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fbb8:	b29b      	uxth	r3, r3
 800fbba:	1ad3      	subs	r3, r2, r3
 800fbbc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fbc6:	b29b      	uxth	r3, r3
 800fbc8:	2b00      	cmp	r3, #0
 800fbca:	f000 80cf 	beq.w	800fd6c <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800fbce:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800fbd2:	2b00      	cmp	r3, #0
 800fbd4:	f000 80ca 	beq.w	800fd6c <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fbd8:	687b      	ldr	r3, [r7, #4]
 800fbda:	681b      	ldr	r3, [r3, #0]
 800fbdc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fbde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fbe0:	e853 3f00 	ldrex	r3, [r3]
 800fbe4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800fbe6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fbe8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fbec:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	681b      	ldr	r3, [r3, #0]
 800fbf4:	461a      	mov	r2, r3
 800fbf6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800fbfa:	647b      	str	r3, [r7, #68]	@ 0x44
 800fbfc:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbfe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800fc00:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fc02:	e841 2300 	strex	r3, r2, [r1]
 800fc06:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800fc08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fc0a:	2b00      	cmp	r3, #0
 800fc0c:	d1e4      	bne.n	800fbd8 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	681b      	ldr	r3, [r3, #0]
 800fc12:	3308      	adds	r3, #8
 800fc14:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc18:	e853 3f00 	ldrex	r3, [r3]
 800fc1c:	623b      	str	r3, [r7, #32]
   return(result);
 800fc1e:	6a3a      	ldr	r2, [r7, #32]
 800fc20:	4b55      	ldr	r3, [pc, #340]	@ (800fd78 <HAL_UART_IRQHandler+0x7a8>)
 800fc22:	4013      	ands	r3, r2
 800fc24:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800fc28:	687b      	ldr	r3, [r7, #4]
 800fc2a:	681b      	ldr	r3, [r3, #0]
 800fc2c:	3308      	adds	r3, #8
 800fc2e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800fc32:	633a      	str	r2, [r7, #48]	@ 0x30
 800fc34:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc36:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fc38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fc3a:	e841 2300 	strex	r3, r2, [r1]
 800fc3e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fc40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc42:	2b00      	cmp	r3, #0
 800fc44:	d1e3      	bne.n	800fc0e <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800fc46:	687b      	ldr	r3, [r7, #4]
 800fc48:	2220      	movs	r2, #32
 800fc4a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	2200      	movs	r2, #0
 800fc52:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	2200      	movs	r2, #0
 800fc58:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fc5a:	687b      	ldr	r3, [r7, #4]
 800fc5c:	681b      	ldr	r3, [r3, #0]
 800fc5e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc60:	693b      	ldr	r3, [r7, #16]
 800fc62:	e853 3f00 	ldrex	r3, [r3]
 800fc66:	60fb      	str	r3, [r7, #12]
   return(result);
 800fc68:	68fb      	ldr	r3, [r7, #12]
 800fc6a:	f023 0310 	bic.w	r3, r3, #16
 800fc6e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800fc72:	687b      	ldr	r3, [r7, #4]
 800fc74:	681b      	ldr	r3, [r3, #0]
 800fc76:	461a      	mov	r2, r3
 800fc78:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800fc7c:	61fb      	str	r3, [r7, #28]
 800fc7e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc80:	69b9      	ldr	r1, [r7, #24]
 800fc82:	69fa      	ldr	r2, [r7, #28]
 800fc84:	e841 2300 	strex	r3, r2, [r1]
 800fc88:	617b      	str	r3, [r7, #20]
   return(result);
 800fc8a:	697b      	ldr	r3, [r7, #20]
 800fc8c:	2b00      	cmp	r3, #0
 800fc8e:	d1e4      	bne.n	800fc5a <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800fc90:	687b      	ldr	r3, [r7, #4]
 800fc92:	2202      	movs	r2, #2
 800fc94:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800fc96:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800fc9a:	4619      	mov	r1, r3
 800fc9c:	6878      	ldr	r0, [r7, #4]
 800fc9e:	f7f4 fd1d 	bl	80046dc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800fca2:	e063      	b.n	800fd6c <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800fca4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fca8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800fcac:	2b00      	cmp	r3, #0
 800fcae:	d00e      	beq.n	800fcce <HAL_UART_IRQHandler+0x6fe>
 800fcb0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fcb4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800fcb8:	2b00      	cmp	r3, #0
 800fcba:	d008      	beq.n	800fcce <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800fcbc:	687b      	ldr	r3, [r7, #4]
 800fcbe:	681b      	ldr	r3, [r3, #0]
 800fcc0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800fcc4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800fcc6:	6878      	ldr	r0, [r7, #4]
 800fcc8:	f001 fa79 	bl	80111be <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800fccc:	e051      	b.n	800fd72 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800fcce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fcd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fcd6:	2b00      	cmp	r3, #0
 800fcd8:	d014      	beq.n	800fd04 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800fcda:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fcde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fce2:	2b00      	cmp	r3, #0
 800fce4:	d105      	bne.n	800fcf2 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800fce6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fcea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fcee:	2b00      	cmp	r3, #0
 800fcf0:	d008      	beq.n	800fd04 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800fcf2:	687b      	ldr	r3, [r7, #4]
 800fcf4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fcf6:	2b00      	cmp	r3, #0
 800fcf8:	d03a      	beq.n	800fd70 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800fcfa:	687b      	ldr	r3, [r7, #4]
 800fcfc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fcfe:	6878      	ldr	r0, [r7, #4]
 800fd00:	4798      	blx	r3
    }
    return;
 800fd02:	e035      	b.n	800fd70 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800fd04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fd08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fd0c:	2b00      	cmp	r3, #0
 800fd0e:	d009      	beq.n	800fd24 <HAL_UART_IRQHandler+0x754>
 800fd10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fd14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fd18:	2b00      	cmp	r3, #0
 800fd1a:	d003      	beq.n	800fd24 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800fd1c:	6878      	ldr	r0, [r7, #4]
 800fd1e:	f001 fa23 	bl	8011168 <UART_EndTransmit_IT>
    return;
 800fd22:	e026      	b.n	800fd72 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800fd24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fd28:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fd2c:	2b00      	cmp	r3, #0
 800fd2e:	d009      	beq.n	800fd44 <HAL_UART_IRQHandler+0x774>
 800fd30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fd34:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800fd38:	2b00      	cmp	r3, #0
 800fd3a:	d003      	beq.n	800fd44 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800fd3c:	6878      	ldr	r0, [r7, #4]
 800fd3e:	f001 fa52 	bl	80111e6 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800fd42:	e016      	b.n	800fd72 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800fd44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fd48:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800fd4c:	2b00      	cmp	r3, #0
 800fd4e:	d010      	beq.n	800fd72 <HAL_UART_IRQHandler+0x7a2>
 800fd50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fd54:	2b00      	cmp	r3, #0
 800fd56:	da0c      	bge.n	800fd72 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800fd58:	6878      	ldr	r0, [r7, #4]
 800fd5a:	f001 fa3a 	bl	80111d2 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800fd5e:	e008      	b.n	800fd72 <HAL_UART_IRQHandler+0x7a2>
      return;
 800fd60:	bf00      	nop
 800fd62:	e006      	b.n	800fd72 <HAL_UART_IRQHandler+0x7a2>
    return;
 800fd64:	bf00      	nop
 800fd66:	e004      	b.n	800fd72 <HAL_UART_IRQHandler+0x7a2>
      return;
 800fd68:	bf00      	nop
 800fd6a:	e002      	b.n	800fd72 <HAL_UART_IRQHandler+0x7a2>
      return;
 800fd6c:	bf00      	nop
 800fd6e:	e000      	b.n	800fd72 <HAL_UART_IRQHandler+0x7a2>
    return;
 800fd70:	bf00      	nop
  }
}
 800fd72:	37e8      	adds	r7, #232	@ 0xe8
 800fd74:	46bd      	mov	sp, r7
 800fd76:	bd80      	pop	{r7, pc}
 800fd78:	effffffe 	.word	0xeffffffe

0800fd7c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800fd7c:	b480      	push	{r7}
 800fd7e:	b083      	sub	sp, #12
 800fd80:	af00      	add	r7, sp, #0
 800fd82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800fd84:	bf00      	nop
 800fd86:	370c      	adds	r7, #12
 800fd88:	46bd      	mov	sp, r7
 800fd8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd8e:	4770      	bx	lr

0800fd90 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800fd90:	b480      	push	{r7}
 800fd92:	b083      	sub	sp, #12
 800fd94:	af00      	add	r7, sp, #0
 800fd96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800fd98:	bf00      	nop
 800fd9a:	370c      	adds	r7, #12
 800fd9c:	46bd      	mov	sp, r7
 800fd9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fda2:	4770      	bx	lr

0800fda4 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800fda4:	b480      	push	{r7}
 800fda6:	b083      	sub	sp, #12
 800fda8:	af00      	add	r7, sp, #0
 800fdaa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800fdac:	bf00      	nop
 800fdae:	370c      	adds	r7, #12
 800fdb0:	46bd      	mov	sp, r7
 800fdb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdb6:	4770      	bx	lr

0800fdb8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800fdb8:	b480      	push	{r7}
 800fdba:	b083      	sub	sp, #12
 800fdbc:	af00      	add	r7, sp, #0
 800fdbe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800fdc0:	bf00      	nop
 800fdc2:	370c      	adds	r7, #12
 800fdc4:	46bd      	mov	sp, r7
 800fdc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdca:	4770      	bx	lr

0800fdcc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800fdcc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800fdd0:	b092      	sub	sp, #72	@ 0x48
 800fdd2:	af00      	add	r7, sp, #0
 800fdd4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800fdd6:	2300      	movs	r3, #0
 800fdd8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800fddc:	697b      	ldr	r3, [r7, #20]
 800fdde:	689a      	ldr	r2, [r3, #8]
 800fde0:	697b      	ldr	r3, [r7, #20]
 800fde2:	691b      	ldr	r3, [r3, #16]
 800fde4:	431a      	orrs	r2, r3
 800fde6:	697b      	ldr	r3, [r7, #20]
 800fde8:	695b      	ldr	r3, [r3, #20]
 800fdea:	431a      	orrs	r2, r3
 800fdec:	697b      	ldr	r3, [r7, #20]
 800fdee:	69db      	ldr	r3, [r3, #28]
 800fdf0:	4313      	orrs	r3, r2
 800fdf2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800fdf4:	697b      	ldr	r3, [r7, #20]
 800fdf6:	681b      	ldr	r3, [r3, #0]
 800fdf8:	681a      	ldr	r2, [r3, #0]
 800fdfa:	4bbe      	ldr	r3, [pc, #760]	@ (80100f4 <UART_SetConfig+0x328>)
 800fdfc:	4013      	ands	r3, r2
 800fdfe:	697a      	ldr	r2, [r7, #20]
 800fe00:	6812      	ldr	r2, [r2, #0]
 800fe02:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800fe04:	430b      	orrs	r3, r1
 800fe06:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800fe08:	697b      	ldr	r3, [r7, #20]
 800fe0a:	681b      	ldr	r3, [r3, #0]
 800fe0c:	685b      	ldr	r3, [r3, #4]
 800fe0e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800fe12:	697b      	ldr	r3, [r7, #20]
 800fe14:	68da      	ldr	r2, [r3, #12]
 800fe16:	697b      	ldr	r3, [r7, #20]
 800fe18:	681b      	ldr	r3, [r3, #0]
 800fe1a:	430a      	orrs	r2, r1
 800fe1c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800fe1e:	697b      	ldr	r3, [r7, #20]
 800fe20:	699b      	ldr	r3, [r3, #24]
 800fe22:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800fe24:	697b      	ldr	r3, [r7, #20]
 800fe26:	681b      	ldr	r3, [r3, #0]
 800fe28:	4ab3      	ldr	r2, [pc, #716]	@ (80100f8 <UART_SetConfig+0x32c>)
 800fe2a:	4293      	cmp	r3, r2
 800fe2c:	d004      	beq.n	800fe38 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800fe2e:	697b      	ldr	r3, [r7, #20]
 800fe30:	6a1b      	ldr	r3, [r3, #32]
 800fe32:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fe34:	4313      	orrs	r3, r2
 800fe36:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800fe38:	697b      	ldr	r3, [r7, #20]
 800fe3a:	681b      	ldr	r3, [r3, #0]
 800fe3c:	689a      	ldr	r2, [r3, #8]
 800fe3e:	4baf      	ldr	r3, [pc, #700]	@ (80100fc <UART_SetConfig+0x330>)
 800fe40:	4013      	ands	r3, r2
 800fe42:	697a      	ldr	r2, [r7, #20]
 800fe44:	6812      	ldr	r2, [r2, #0]
 800fe46:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800fe48:	430b      	orrs	r3, r1
 800fe4a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800fe4c:	697b      	ldr	r3, [r7, #20]
 800fe4e:	681b      	ldr	r3, [r3, #0]
 800fe50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fe52:	f023 010f 	bic.w	r1, r3, #15
 800fe56:	697b      	ldr	r3, [r7, #20]
 800fe58:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800fe5a:	697b      	ldr	r3, [r7, #20]
 800fe5c:	681b      	ldr	r3, [r3, #0]
 800fe5e:	430a      	orrs	r2, r1
 800fe60:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800fe62:	697b      	ldr	r3, [r7, #20]
 800fe64:	681b      	ldr	r3, [r3, #0]
 800fe66:	4aa6      	ldr	r2, [pc, #664]	@ (8010100 <UART_SetConfig+0x334>)
 800fe68:	4293      	cmp	r3, r2
 800fe6a:	d177      	bne.n	800ff5c <UART_SetConfig+0x190>
 800fe6c:	4ba5      	ldr	r3, [pc, #660]	@ (8010104 <UART_SetConfig+0x338>)
 800fe6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fe70:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800fe74:	2b28      	cmp	r3, #40	@ 0x28
 800fe76:	d86d      	bhi.n	800ff54 <UART_SetConfig+0x188>
 800fe78:	a201      	add	r2, pc, #4	@ (adr r2, 800fe80 <UART_SetConfig+0xb4>)
 800fe7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fe7e:	bf00      	nop
 800fe80:	0800ff25 	.word	0x0800ff25
 800fe84:	0800ff55 	.word	0x0800ff55
 800fe88:	0800ff55 	.word	0x0800ff55
 800fe8c:	0800ff55 	.word	0x0800ff55
 800fe90:	0800ff55 	.word	0x0800ff55
 800fe94:	0800ff55 	.word	0x0800ff55
 800fe98:	0800ff55 	.word	0x0800ff55
 800fe9c:	0800ff55 	.word	0x0800ff55
 800fea0:	0800ff2d 	.word	0x0800ff2d
 800fea4:	0800ff55 	.word	0x0800ff55
 800fea8:	0800ff55 	.word	0x0800ff55
 800feac:	0800ff55 	.word	0x0800ff55
 800feb0:	0800ff55 	.word	0x0800ff55
 800feb4:	0800ff55 	.word	0x0800ff55
 800feb8:	0800ff55 	.word	0x0800ff55
 800febc:	0800ff55 	.word	0x0800ff55
 800fec0:	0800ff35 	.word	0x0800ff35
 800fec4:	0800ff55 	.word	0x0800ff55
 800fec8:	0800ff55 	.word	0x0800ff55
 800fecc:	0800ff55 	.word	0x0800ff55
 800fed0:	0800ff55 	.word	0x0800ff55
 800fed4:	0800ff55 	.word	0x0800ff55
 800fed8:	0800ff55 	.word	0x0800ff55
 800fedc:	0800ff55 	.word	0x0800ff55
 800fee0:	0800ff3d 	.word	0x0800ff3d
 800fee4:	0800ff55 	.word	0x0800ff55
 800fee8:	0800ff55 	.word	0x0800ff55
 800feec:	0800ff55 	.word	0x0800ff55
 800fef0:	0800ff55 	.word	0x0800ff55
 800fef4:	0800ff55 	.word	0x0800ff55
 800fef8:	0800ff55 	.word	0x0800ff55
 800fefc:	0800ff55 	.word	0x0800ff55
 800ff00:	0800ff45 	.word	0x0800ff45
 800ff04:	0800ff55 	.word	0x0800ff55
 800ff08:	0800ff55 	.word	0x0800ff55
 800ff0c:	0800ff55 	.word	0x0800ff55
 800ff10:	0800ff55 	.word	0x0800ff55
 800ff14:	0800ff55 	.word	0x0800ff55
 800ff18:	0800ff55 	.word	0x0800ff55
 800ff1c:	0800ff55 	.word	0x0800ff55
 800ff20:	0800ff4d 	.word	0x0800ff4d
 800ff24:	2301      	movs	r3, #1
 800ff26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff2a:	e222      	b.n	8010372 <UART_SetConfig+0x5a6>
 800ff2c:	2304      	movs	r3, #4
 800ff2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff32:	e21e      	b.n	8010372 <UART_SetConfig+0x5a6>
 800ff34:	2308      	movs	r3, #8
 800ff36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff3a:	e21a      	b.n	8010372 <UART_SetConfig+0x5a6>
 800ff3c:	2310      	movs	r3, #16
 800ff3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff42:	e216      	b.n	8010372 <UART_SetConfig+0x5a6>
 800ff44:	2320      	movs	r3, #32
 800ff46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff4a:	e212      	b.n	8010372 <UART_SetConfig+0x5a6>
 800ff4c:	2340      	movs	r3, #64	@ 0x40
 800ff4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff52:	e20e      	b.n	8010372 <UART_SetConfig+0x5a6>
 800ff54:	2380      	movs	r3, #128	@ 0x80
 800ff56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff5a:	e20a      	b.n	8010372 <UART_SetConfig+0x5a6>
 800ff5c:	697b      	ldr	r3, [r7, #20]
 800ff5e:	681b      	ldr	r3, [r3, #0]
 800ff60:	4a69      	ldr	r2, [pc, #420]	@ (8010108 <UART_SetConfig+0x33c>)
 800ff62:	4293      	cmp	r3, r2
 800ff64:	d130      	bne.n	800ffc8 <UART_SetConfig+0x1fc>
 800ff66:	4b67      	ldr	r3, [pc, #412]	@ (8010104 <UART_SetConfig+0x338>)
 800ff68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ff6a:	f003 0307 	and.w	r3, r3, #7
 800ff6e:	2b05      	cmp	r3, #5
 800ff70:	d826      	bhi.n	800ffc0 <UART_SetConfig+0x1f4>
 800ff72:	a201      	add	r2, pc, #4	@ (adr r2, 800ff78 <UART_SetConfig+0x1ac>)
 800ff74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff78:	0800ff91 	.word	0x0800ff91
 800ff7c:	0800ff99 	.word	0x0800ff99
 800ff80:	0800ffa1 	.word	0x0800ffa1
 800ff84:	0800ffa9 	.word	0x0800ffa9
 800ff88:	0800ffb1 	.word	0x0800ffb1
 800ff8c:	0800ffb9 	.word	0x0800ffb9
 800ff90:	2300      	movs	r3, #0
 800ff92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff96:	e1ec      	b.n	8010372 <UART_SetConfig+0x5a6>
 800ff98:	2304      	movs	r3, #4
 800ff9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff9e:	e1e8      	b.n	8010372 <UART_SetConfig+0x5a6>
 800ffa0:	2308      	movs	r3, #8
 800ffa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ffa6:	e1e4      	b.n	8010372 <UART_SetConfig+0x5a6>
 800ffa8:	2310      	movs	r3, #16
 800ffaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ffae:	e1e0      	b.n	8010372 <UART_SetConfig+0x5a6>
 800ffb0:	2320      	movs	r3, #32
 800ffb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ffb6:	e1dc      	b.n	8010372 <UART_SetConfig+0x5a6>
 800ffb8:	2340      	movs	r3, #64	@ 0x40
 800ffba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ffbe:	e1d8      	b.n	8010372 <UART_SetConfig+0x5a6>
 800ffc0:	2380      	movs	r3, #128	@ 0x80
 800ffc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ffc6:	e1d4      	b.n	8010372 <UART_SetConfig+0x5a6>
 800ffc8:	697b      	ldr	r3, [r7, #20]
 800ffca:	681b      	ldr	r3, [r3, #0]
 800ffcc:	4a4f      	ldr	r2, [pc, #316]	@ (801010c <UART_SetConfig+0x340>)
 800ffce:	4293      	cmp	r3, r2
 800ffd0:	d130      	bne.n	8010034 <UART_SetConfig+0x268>
 800ffd2:	4b4c      	ldr	r3, [pc, #304]	@ (8010104 <UART_SetConfig+0x338>)
 800ffd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ffd6:	f003 0307 	and.w	r3, r3, #7
 800ffda:	2b05      	cmp	r3, #5
 800ffdc:	d826      	bhi.n	801002c <UART_SetConfig+0x260>
 800ffde:	a201      	add	r2, pc, #4	@ (adr r2, 800ffe4 <UART_SetConfig+0x218>)
 800ffe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ffe4:	0800fffd 	.word	0x0800fffd
 800ffe8:	08010005 	.word	0x08010005
 800ffec:	0801000d 	.word	0x0801000d
 800fff0:	08010015 	.word	0x08010015
 800fff4:	0801001d 	.word	0x0801001d
 800fff8:	08010025 	.word	0x08010025
 800fffc:	2300      	movs	r3, #0
 800fffe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010002:	e1b6      	b.n	8010372 <UART_SetConfig+0x5a6>
 8010004:	2304      	movs	r3, #4
 8010006:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801000a:	e1b2      	b.n	8010372 <UART_SetConfig+0x5a6>
 801000c:	2308      	movs	r3, #8
 801000e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010012:	e1ae      	b.n	8010372 <UART_SetConfig+0x5a6>
 8010014:	2310      	movs	r3, #16
 8010016:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801001a:	e1aa      	b.n	8010372 <UART_SetConfig+0x5a6>
 801001c:	2320      	movs	r3, #32
 801001e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010022:	e1a6      	b.n	8010372 <UART_SetConfig+0x5a6>
 8010024:	2340      	movs	r3, #64	@ 0x40
 8010026:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801002a:	e1a2      	b.n	8010372 <UART_SetConfig+0x5a6>
 801002c:	2380      	movs	r3, #128	@ 0x80
 801002e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010032:	e19e      	b.n	8010372 <UART_SetConfig+0x5a6>
 8010034:	697b      	ldr	r3, [r7, #20]
 8010036:	681b      	ldr	r3, [r3, #0]
 8010038:	4a35      	ldr	r2, [pc, #212]	@ (8010110 <UART_SetConfig+0x344>)
 801003a:	4293      	cmp	r3, r2
 801003c:	d130      	bne.n	80100a0 <UART_SetConfig+0x2d4>
 801003e:	4b31      	ldr	r3, [pc, #196]	@ (8010104 <UART_SetConfig+0x338>)
 8010040:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010042:	f003 0307 	and.w	r3, r3, #7
 8010046:	2b05      	cmp	r3, #5
 8010048:	d826      	bhi.n	8010098 <UART_SetConfig+0x2cc>
 801004a:	a201      	add	r2, pc, #4	@ (adr r2, 8010050 <UART_SetConfig+0x284>)
 801004c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010050:	08010069 	.word	0x08010069
 8010054:	08010071 	.word	0x08010071
 8010058:	08010079 	.word	0x08010079
 801005c:	08010081 	.word	0x08010081
 8010060:	08010089 	.word	0x08010089
 8010064:	08010091 	.word	0x08010091
 8010068:	2300      	movs	r3, #0
 801006a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801006e:	e180      	b.n	8010372 <UART_SetConfig+0x5a6>
 8010070:	2304      	movs	r3, #4
 8010072:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010076:	e17c      	b.n	8010372 <UART_SetConfig+0x5a6>
 8010078:	2308      	movs	r3, #8
 801007a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801007e:	e178      	b.n	8010372 <UART_SetConfig+0x5a6>
 8010080:	2310      	movs	r3, #16
 8010082:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010086:	e174      	b.n	8010372 <UART_SetConfig+0x5a6>
 8010088:	2320      	movs	r3, #32
 801008a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801008e:	e170      	b.n	8010372 <UART_SetConfig+0x5a6>
 8010090:	2340      	movs	r3, #64	@ 0x40
 8010092:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010096:	e16c      	b.n	8010372 <UART_SetConfig+0x5a6>
 8010098:	2380      	movs	r3, #128	@ 0x80
 801009a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801009e:	e168      	b.n	8010372 <UART_SetConfig+0x5a6>
 80100a0:	697b      	ldr	r3, [r7, #20]
 80100a2:	681b      	ldr	r3, [r3, #0]
 80100a4:	4a1b      	ldr	r2, [pc, #108]	@ (8010114 <UART_SetConfig+0x348>)
 80100a6:	4293      	cmp	r3, r2
 80100a8:	d142      	bne.n	8010130 <UART_SetConfig+0x364>
 80100aa:	4b16      	ldr	r3, [pc, #88]	@ (8010104 <UART_SetConfig+0x338>)
 80100ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80100ae:	f003 0307 	and.w	r3, r3, #7
 80100b2:	2b05      	cmp	r3, #5
 80100b4:	d838      	bhi.n	8010128 <UART_SetConfig+0x35c>
 80100b6:	a201      	add	r2, pc, #4	@ (adr r2, 80100bc <UART_SetConfig+0x2f0>)
 80100b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80100bc:	080100d5 	.word	0x080100d5
 80100c0:	080100dd 	.word	0x080100dd
 80100c4:	080100e5 	.word	0x080100e5
 80100c8:	080100ed 	.word	0x080100ed
 80100cc:	08010119 	.word	0x08010119
 80100d0:	08010121 	.word	0x08010121
 80100d4:	2300      	movs	r3, #0
 80100d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80100da:	e14a      	b.n	8010372 <UART_SetConfig+0x5a6>
 80100dc:	2304      	movs	r3, #4
 80100de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80100e2:	e146      	b.n	8010372 <UART_SetConfig+0x5a6>
 80100e4:	2308      	movs	r3, #8
 80100e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80100ea:	e142      	b.n	8010372 <UART_SetConfig+0x5a6>
 80100ec:	2310      	movs	r3, #16
 80100ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80100f2:	e13e      	b.n	8010372 <UART_SetConfig+0x5a6>
 80100f4:	cfff69f3 	.word	0xcfff69f3
 80100f8:	58000c00 	.word	0x58000c00
 80100fc:	11fff4ff 	.word	0x11fff4ff
 8010100:	40011000 	.word	0x40011000
 8010104:	58024400 	.word	0x58024400
 8010108:	40004400 	.word	0x40004400
 801010c:	40004800 	.word	0x40004800
 8010110:	40004c00 	.word	0x40004c00
 8010114:	40005000 	.word	0x40005000
 8010118:	2320      	movs	r3, #32
 801011a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801011e:	e128      	b.n	8010372 <UART_SetConfig+0x5a6>
 8010120:	2340      	movs	r3, #64	@ 0x40
 8010122:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010126:	e124      	b.n	8010372 <UART_SetConfig+0x5a6>
 8010128:	2380      	movs	r3, #128	@ 0x80
 801012a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801012e:	e120      	b.n	8010372 <UART_SetConfig+0x5a6>
 8010130:	697b      	ldr	r3, [r7, #20]
 8010132:	681b      	ldr	r3, [r3, #0]
 8010134:	4acb      	ldr	r2, [pc, #812]	@ (8010464 <UART_SetConfig+0x698>)
 8010136:	4293      	cmp	r3, r2
 8010138:	d176      	bne.n	8010228 <UART_SetConfig+0x45c>
 801013a:	4bcb      	ldr	r3, [pc, #812]	@ (8010468 <UART_SetConfig+0x69c>)
 801013c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801013e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8010142:	2b28      	cmp	r3, #40	@ 0x28
 8010144:	d86c      	bhi.n	8010220 <UART_SetConfig+0x454>
 8010146:	a201      	add	r2, pc, #4	@ (adr r2, 801014c <UART_SetConfig+0x380>)
 8010148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801014c:	080101f1 	.word	0x080101f1
 8010150:	08010221 	.word	0x08010221
 8010154:	08010221 	.word	0x08010221
 8010158:	08010221 	.word	0x08010221
 801015c:	08010221 	.word	0x08010221
 8010160:	08010221 	.word	0x08010221
 8010164:	08010221 	.word	0x08010221
 8010168:	08010221 	.word	0x08010221
 801016c:	080101f9 	.word	0x080101f9
 8010170:	08010221 	.word	0x08010221
 8010174:	08010221 	.word	0x08010221
 8010178:	08010221 	.word	0x08010221
 801017c:	08010221 	.word	0x08010221
 8010180:	08010221 	.word	0x08010221
 8010184:	08010221 	.word	0x08010221
 8010188:	08010221 	.word	0x08010221
 801018c:	08010201 	.word	0x08010201
 8010190:	08010221 	.word	0x08010221
 8010194:	08010221 	.word	0x08010221
 8010198:	08010221 	.word	0x08010221
 801019c:	08010221 	.word	0x08010221
 80101a0:	08010221 	.word	0x08010221
 80101a4:	08010221 	.word	0x08010221
 80101a8:	08010221 	.word	0x08010221
 80101ac:	08010209 	.word	0x08010209
 80101b0:	08010221 	.word	0x08010221
 80101b4:	08010221 	.word	0x08010221
 80101b8:	08010221 	.word	0x08010221
 80101bc:	08010221 	.word	0x08010221
 80101c0:	08010221 	.word	0x08010221
 80101c4:	08010221 	.word	0x08010221
 80101c8:	08010221 	.word	0x08010221
 80101cc:	08010211 	.word	0x08010211
 80101d0:	08010221 	.word	0x08010221
 80101d4:	08010221 	.word	0x08010221
 80101d8:	08010221 	.word	0x08010221
 80101dc:	08010221 	.word	0x08010221
 80101e0:	08010221 	.word	0x08010221
 80101e4:	08010221 	.word	0x08010221
 80101e8:	08010221 	.word	0x08010221
 80101ec:	08010219 	.word	0x08010219
 80101f0:	2301      	movs	r3, #1
 80101f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80101f6:	e0bc      	b.n	8010372 <UART_SetConfig+0x5a6>
 80101f8:	2304      	movs	r3, #4
 80101fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80101fe:	e0b8      	b.n	8010372 <UART_SetConfig+0x5a6>
 8010200:	2308      	movs	r3, #8
 8010202:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010206:	e0b4      	b.n	8010372 <UART_SetConfig+0x5a6>
 8010208:	2310      	movs	r3, #16
 801020a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801020e:	e0b0      	b.n	8010372 <UART_SetConfig+0x5a6>
 8010210:	2320      	movs	r3, #32
 8010212:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010216:	e0ac      	b.n	8010372 <UART_SetConfig+0x5a6>
 8010218:	2340      	movs	r3, #64	@ 0x40
 801021a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801021e:	e0a8      	b.n	8010372 <UART_SetConfig+0x5a6>
 8010220:	2380      	movs	r3, #128	@ 0x80
 8010222:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010226:	e0a4      	b.n	8010372 <UART_SetConfig+0x5a6>
 8010228:	697b      	ldr	r3, [r7, #20]
 801022a:	681b      	ldr	r3, [r3, #0]
 801022c:	4a8f      	ldr	r2, [pc, #572]	@ (801046c <UART_SetConfig+0x6a0>)
 801022e:	4293      	cmp	r3, r2
 8010230:	d130      	bne.n	8010294 <UART_SetConfig+0x4c8>
 8010232:	4b8d      	ldr	r3, [pc, #564]	@ (8010468 <UART_SetConfig+0x69c>)
 8010234:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010236:	f003 0307 	and.w	r3, r3, #7
 801023a:	2b05      	cmp	r3, #5
 801023c:	d826      	bhi.n	801028c <UART_SetConfig+0x4c0>
 801023e:	a201      	add	r2, pc, #4	@ (adr r2, 8010244 <UART_SetConfig+0x478>)
 8010240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010244:	0801025d 	.word	0x0801025d
 8010248:	08010265 	.word	0x08010265
 801024c:	0801026d 	.word	0x0801026d
 8010250:	08010275 	.word	0x08010275
 8010254:	0801027d 	.word	0x0801027d
 8010258:	08010285 	.word	0x08010285
 801025c:	2300      	movs	r3, #0
 801025e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010262:	e086      	b.n	8010372 <UART_SetConfig+0x5a6>
 8010264:	2304      	movs	r3, #4
 8010266:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801026a:	e082      	b.n	8010372 <UART_SetConfig+0x5a6>
 801026c:	2308      	movs	r3, #8
 801026e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010272:	e07e      	b.n	8010372 <UART_SetConfig+0x5a6>
 8010274:	2310      	movs	r3, #16
 8010276:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801027a:	e07a      	b.n	8010372 <UART_SetConfig+0x5a6>
 801027c:	2320      	movs	r3, #32
 801027e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010282:	e076      	b.n	8010372 <UART_SetConfig+0x5a6>
 8010284:	2340      	movs	r3, #64	@ 0x40
 8010286:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801028a:	e072      	b.n	8010372 <UART_SetConfig+0x5a6>
 801028c:	2380      	movs	r3, #128	@ 0x80
 801028e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010292:	e06e      	b.n	8010372 <UART_SetConfig+0x5a6>
 8010294:	697b      	ldr	r3, [r7, #20]
 8010296:	681b      	ldr	r3, [r3, #0]
 8010298:	4a75      	ldr	r2, [pc, #468]	@ (8010470 <UART_SetConfig+0x6a4>)
 801029a:	4293      	cmp	r3, r2
 801029c:	d130      	bne.n	8010300 <UART_SetConfig+0x534>
 801029e:	4b72      	ldr	r3, [pc, #456]	@ (8010468 <UART_SetConfig+0x69c>)
 80102a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80102a2:	f003 0307 	and.w	r3, r3, #7
 80102a6:	2b05      	cmp	r3, #5
 80102a8:	d826      	bhi.n	80102f8 <UART_SetConfig+0x52c>
 80102aa:	a201      	add	r2, pc, #4	@ (adr r2, 80102b0 <UART_SetConfig+0x4e4>)
 80102ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80102b0:	080102c9 	.word	0x080102c9
 80102b4:	080102d1 	.word	0x080102d1
 80102b8:	080102d9 	.word	0x080102d9
 80102bc:	080102e1 	.word	0x080102e1
 80102c0:	080102e9 	.word	0x080102e9
 80102c4:	080102f1 	.word	0x080102f1
 80102c8:	2300      	movs	r3, #0
 80102ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80102ce:	e050      	b.n	8010372 <UART_SetConfig+0x5a6>
 80102d0:	2304      	movs	r3, #4
 80102d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80102d6:	e04c      	b.n	8010372 <UART_SetConfig+0x5a6>
 80102d8:	2308      	movs	r3, #8
 80102da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80102de:	e048      	b.n	8010372 <UART_SetConfig+0x5a6>
 80102e0:	2310      	movs	r3, #16
 80102e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80102e6:	e044      	b.n	8010372 <UART_SetConfig+0x5a6>
 80102e8:	2320      	movs	r3, #32
 80102ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80102ee:	e040      	b.n	8010372 <UART_SetConfig+0x5a6>
 80102f0:	2340      	movs	r3, #64	@ 0x40
 80102f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80102f6:	e03c      	b.n	8010372 <UART_SetConfig+0x5a6>
 80102f8:	2380      	movs	r3, #128	@ 0x80
 80102fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80102fe:	e038      	b.n	8010372 <UART_SetConfig+0x5a6>
 8010300:	697b      	ldr	r3, [r7, #20]
 8010302:	681b      	ldr	r3, [r3, #0]
 8010304:	4a5b      	ldr	r2, [pc, #364]	@ (8010474 <UART_SetConfig+0x6a8>)
 8010306:	4293      	cmp	r3, r2
 8010308:	d130      	bne.n	801036c <UART_SetConfig+0x5a0>
 801030a:	4b57      	ldr	r3, [pc, #348]	@ (8010468 <UART_SetConfig+0x69c>)
 801030c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801030e:	f003 0307 	and.w	r3, r3, #7
 8010312:	2b05      	cmp	r3, #5
 8010314:	d826      	bhi.n	8010364 <UART_SetConfig+0x598>
 8010316:	a201      	add	r2, pc, #4	@ (adr r2, 801031c <UART_SetConfig+0x550>)
 8010318:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801031c:	08010335 	.word	0x08010335
 8010320:	0801033d 	.word	0x0801033d
 8010324:	08010345 	.word	0x08010345
 8010328:	0801034d 	.word	0x0801034d
 801032c:	08010355 	.word	0x08010355
 8010330:	0801035d 	.word	0x0801035d
 8010334:	2302      	movs	r3, #2
 8010336:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801033a:	e01a      	b.n	8010372 <UART_SetConfig+0x5a6>
 801033c:	2304      	movs	r3, #4
 801033e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010342:	e016      	b.n	8010372 <UART_SetConfig+0x5a6>
 8010344:	2308      	movs	r3, #8
 8010346:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801034a:	e012      	b.n	8010372 <UART_SetConfig+0x5a6>
 801034c:	2310      	movs	r3, #16
 801034e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010352:	e00e      	b.n	8010372 <UART_SetConfig+0x5a6>
 8010354:	2320      	movs	r3, #32
 8010356:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801035a:	e00a      	b.n	8010372 <UART_SetConfig+0x5a6>
 801035c:	2340      	movs	r3, #64	@ 0x40
 801035e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010362:	e006      	b.n	8010372 <UART_SetConfig+0x5a6>
 8010364:	2380      	movs	r3, #128	@ 0x80
 8010366:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801036a:	e002      	b.n	8010372 <UART_SetConfig+0x5a6>
 801036c:	2380      	movs	r3, #128	@ 0x80
 801036e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8010372:	697b      	ldr	r3, [r7, #20]
 8010374:	681b      	ldr	r3, [r3, #0]
 8010376:	4a3f      	ldr	r2, [pc, #252]	@ (8010474 <UART_SetConfig+0x6a8>)
 8010378:	4293      	cmp	r3, r2
 801037a:	f040 80f8 	bne.w	801056e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801037e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8010382:	2b20      	cmp	r3, #32
 8010384:	dc46      	bgt.n	8010414 <UART_SetConfig+0x648>
 8010386:	2b02      	cmp	r3, #2
 8010388:	f2c0 8082 	blt.w	8010490 <UART_SetConfig+0x6c4>
 801038c:	3b02      	subs	r3, #2
 801038e:	2b1e      	cmp	r3, #30
 8010390:	d87e      	bhi.n	8010490 <UART_SetConfig+0x6c4>
 8010392:	a201      	add	r2, pc, #4	@ (adr r2, 8010398 <UART_SetConfig+0x5cc>)
 8010394:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010398:	0801041b 	.word	0x0801041b
 801039c:	08010491 	.word	0x08010491
 80103a0:	08010423 	.word	0x08010423
 80103a4:	08010491 	.word	0x08010491
 80103a8:	08010491 	.word	0x08010491
 80103ac:	08010491 	.word	0x08010491
 80103b0:	08010433 	.word	0x08010433
 80103b4:	08010491 	.word	0x08010491
 80103b8:	08010491 	.word	0x08010491
 80103bc:	08010491 	.word	0x08010491
 80103c0:	08010491 	.word	0x08010491
 80103c4:	08010491 	.word	0x08010491
 80103c8:	08010491 	.word	0x08010491
 80103cc:	08010491 	.word	0x08010491
 80103d0:	08010443 	.word	0x08010443
 80103d4:	08010491 	.word	0x08010491
 80103d8:	08010491 	.word	0x08010491
 80103dc:	08010491 	.word	0x08010491
 80103e0:	08010491 	.word	0x08010491
 80103e4:	08010491 	.word	0x08010491
 80103e8:	08010491 	.word	0x08010491
 80103ec:	08010491 	.word	0x08010491
 80103f0:	08010491 	.word	0x08010491
 80103f4:	08010491 	.word	0x08010491
 80103f8:	08010491 	.word	0x08010491
 80103fc:	08010491 	.word	0x08010491
 8010400:	08010491 	.word	0x08010491
 8010404:	08010491 	.word	0x08010491
 8010408:	08010491 	.word	0x08010491
 801040c:	08010491 	.word	0x08010491
 8010410:	08010483 	.word	0x08010483
 8010414:	2b40      	cmp	r3, #64	@ 0x40
 8010416:	d037      	beq.n	8010488 <UART_SetConfig+0x6bc>
 8010418:	e03a      	b.n	8010490 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 801041a:	f7fc fe7d 	bl	800d118 <HAL_RCCEx_GetD3PCLK1Freq>
 801041e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010420:	e03c      	b.n	801049c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010422:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010426:	4618      	mov	r0, r3
 8010428:	f7fc fe8c 	bl	800d144 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 801042c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801042e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010430:	e034      	b.n	801049c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010432:	f107 0318 	add.w	r3, r7, #24
 8010436:	4618      	mov	r0, r3
 8010438:	f7fc ffd8 	bl	800d3ec <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 801043c:	69fb      	ldr	r3, [r7, #28]
 801043e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010440:	e02c      	b.n	801049c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010442:	4b09      	ldr	r3, [pc, #36]	@ (8010468 <UART_SetConfig+0x69c>)
 8010444:	681b      	ldr	r3, [r3, #0]
 8010446:	f003 0320 	and.w	r3, r3, #32
 801044a:	2b00      	cmp	r3, #0
 801044c:	d016      	beq.n	801047c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801044e:	4b06      	ldr	r3, [pc, #24]	@ (8010468 <UART_SetConfig+0x69c>)
 8010450:	681b      	ldr	r3, [r3, #0]
 8010452:	08db      	lsrs	r3, r3, #3
 8010454:	f003 0303 	and.w	r3, r3, #3
 8010458:	4a07      	ldr	r2, [pc, #28]	@ (8010478 <UART_SetConfig+0x6ac>)
 801045a:	fa22 f303 	lsr.w	r3, r2, r3
 801045e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010460:	e01c      	b.n	801049c <UART_SetConfig+0x6d0>
 8010462:	bf00      	nop
 8010464:	40011400 	.word	0x40011400
 8010468:	58024400 	.word	0x58024400
 801046c:	40007800 	.word	0x40007800
 8010470:	40007c00 	.word	0x40007c00
 8010474:	58000c00 	.word	0x58000c00
 8010478:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 801047c:	4b9d      	ldr	r3, [pc, #628]	@ (80106f4 <UART_SetConfig+0x928>)
 801047e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010480:	e00c      	b.n	801049c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010482:	4b9d      	ldr	r3, [pc, #628]	@ (80106f8 <UART_SetConfig+0x92c>)
 8010484:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010486:	e009      	b.n	801049c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010488:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801048c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801048e:	e005      	b.n	801049c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8010490:	2300      	movs	r3, #0
 8010492:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8010494:	2301      	movs	r3, #1
 8010496:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 801049a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 801049c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801049e:	2b00      	cmp	r3, #0
 80104a0:	f000 81de 	beq.w	8010860 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80104a4:	697b      	ldr	r3, [r7, #20]
 80104a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80104a8:	4a94      	ldr	r2, [pc, #592]	@ (80106fc <UART_SetConfig+0x930>)
 80104aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80104ae:	461a      	mov	r2, r3
 80104b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80104b2:	fbb3 f3f2 	udiv	r3, r3, r2
 80104b6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80104b8:	697b      	ldr	r3, [r7, #20]
 80104ba:	685a      	ldr	r2, [r3, #4]
 80104bc:	4613      	mov	r3, r2
 80104be:	005b      	lsls	r3, r3, #1
 80104c0:	4413      	add	r3, r2
 80104c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80104c4:	429a      	cmp	r2, r3
 80104c6:	d305      	bcc.n	80104d4 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80104c8:	697b      	ldr	r3, [r7, #20]
 80104ca:	685b      	ldr	r3, [r3, #4]
 80104cc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80104ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80104d0:	429a      	cmp	r2, r3
 80104d2:	d903      	bls.n	80104dc <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80104d4:	2301      	movs	r3, #1
 80104d6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80104da:	e1c1      	b.n	8010860 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80104dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80104de:	2200      	movs	r2, #0
 80104e0:	60bb      	str	r3, [r7, #8]
 80104e2:	60fa      	str	r2, [r7, #12]
 80104e4:	697b      	ldr	r3, [r7, #20]
 80104e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80104e8:	4a84      	ldr	r2, [pc, #528]	@ (80106fc <UART_SetConfig+0x930>)
 80104ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80104ee:	b29b      	uxth	r3, r3
 80104f0:	2200      	movs	r2, #0
 80104f2:	603b      	str	r3, [r7, #0]
 80104f4:	607a      	str	r2, [r7, #4]
 80104f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80104fa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80104fe:	f7f0 f903 	bl	8000708 <__aeabi_uldivmod>
 8010502:	4602      	mov	r2, r0
 8010504:	460b      	mov	r3, r1
 8010506:	4610      	mov	r0, r2
 8010508:	4619      	mov	r1, r3
 801050a:	f04f 0200 	mov.w	r2, #0
 801050e:	f04f 0300 	mov.w	r3, #0
 8010512:	020b      	lsls	r3, r1, #8
 8010514:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8010518:	0202      	lsls	r2, r0, #8
 801051a:	6979      	ldr	r1, [r7, #20]
 801051c:	6849      	ldr	r1, [r1, #4]
 801051e:	0849      	lsrs	r1, r1, #1
 8010520:	2000      	movs	r0, #0
 8010522:	460c      	mov	r4, r1
 8010524:	4605      	mov	r5, r0
 8010526:	eb12 0804 	adds.w	r8, r2, r4
 801052a:	eb43 0905 	adc.w	r9, r3, r5
 801052e:	697b      	ldr	r3, [r7, #20]
 8010530:	685b      	ldr	r3, [r3, #4]
 8010532:	2200      	movs	r2, #0
 8010534:	469a      	mov	sl, r3
 8010536:	4693      	mov	fp, r2
 8010538:	4652      	mov	r2, sl
 801053a:	465b      	mov	r3, fp
 801053c:	4640      	mov	r0, r8
 801053e:	4649      	mov	r1, r9
 8010540:	f7f0 f8e2 	bl	8000708 <__aeabi_uldivmod>
 8010544:	4602      	mov	r2, r0
 8010546:	460b      	mov	r3, r1
 8010548:	4613      	mov	r3, r2
 801054a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 801054c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801054e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010552:	d308      	bcc.n	8010566 <UART_SetConfig+0x79a>
 8010554:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010556:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801055a:	d204      	bcs.n	8010566 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 801055c:	697b      	ldr	r3, [r7, #20]
 801055e:	681b      	ldr	r3, [r3, #0]
 8010560:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010562:	60da      	str	r2, [r3, #12]
 8010564:	e17c      	b.n	8010860 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8010566:	2301      	movs	r3, #1
 8010568:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 801056c:	e178      	b.n	8010860 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801056e:	697b      	ldr	r3, [r7, #20]
 8010570:	69db      	ldr	r3, [r3, #28]
 8010572:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010576:	f040 80c5 	bne.w	8010704 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 801057a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801057e:	2b20      	cmp	r3, #32
 8010580:	dc48      	bgt.n	8010614 <UART_SetConfig+0x848>
 8010582:	2b00      	cmp	r3, #0
 8010584:	db7b      	blt.n	801067e <UART_SetConfig+0x8b2>
 8010586:	2b20      	cmp	r3, #32
 8010588:	d879      	bhi.n	801067e <UART_SetConfig+0x8b2>
 801058a:	a201      	add	r2, pc, #4	@ (adr r2, 8010590 <UART_SetConfig+0x7c4>)
 801058c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010590:	0801061b 	.word	0x0801061b
 8010594:	08010623 	.word	0x08010623
 8010598:	0801067f 	.word	0x0801067f
 801059c:	0801067f 	.word	0x0801067f
 80105a0:	0801062b 	.word	0x0801062b
 80105a4:	0801067f 	.word	0x0801067f
 80105a8:	0801067f 	.word	0x0801067f
 80105ac:	0801067f 	.word	0x0801067f
 80105b0:	0801063b 	.word	0x0801063b
 80105b4:	0801067f 	.word	0x0801067f
 80105b8:	0801067f 	.word	0x0801067f
 80105bc:	0801067f 	.word	0x0801067f
 80105c0:	0801067f 	.word	0x0801067f
 80105c4:	0801067f 	.word	0x0801067f
 80105c8:	0801067f 	.word	0x0801067f
 80105cc:	0801067f 	.word	0x0801067f
 80105d0:	0801064b 	.word	0x0801064b
 80105d4:	0801067f 	.word	0x0801067f
 80105d8:	0801067f 	.word	0x0801067f
 80105dc:	0801067f 	.word	0x0801067f
 80105e0:	0801067f 	.word	0x0801067f
 80105e4:	0801067f 	.word	0x0801067f
 80105e8:	0801067f 	.word	0x0801067f
 80105ec:	0801067f 	.word	0x0801067f
 80105f0:	0801067f 	.word	0x0801067f
 80105f4:	0801067f 	.word	0x0801067f
 80105f8:	0801067f 	.word	0x0801067f
 80105fc:	0801067f 	.word	0x0801067f
 8010600:	0801067f 	.word	0x0801067f
 8010604:	0801067f 	.word	0x0801067f
 8010608:	0801067f 	.word	0x0801067f
 801060c:	0801067f 	.word	0x0801067f
 8010610:	08010671 	.word	0x08010671
 8010614:	2b40      	cmp	r3, #64	@ 0x40
 8010616:	d02e      	beq.n	8010676 <UART_SetConfig+0x8aa>
 8010618:	e031      	b.n	801067e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801061a:	f7fa fdc7 	bl	800b1ac <HAL_RCC_GetPCLK1Freq>
 801061e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010620:	e033      	b.n	801068a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010622:	f7fa fdd9 	bl	800b1d8 <HAL_RCC_GetPCLK2Freq>
 8010626:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010628:	e02f      	b.n	801068a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801062a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801062e:	4618      	mov	r0, r3
 8010630:	f7fc fd88 	bl	800d144 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010634:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010636:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010638:	e027      	b.n	801068a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801063a:	f107 0318 	add.w	r3, r7, #24
 801063e:	4618      	mov	r0, r3
 8010640:	f7fc fed4 	bl	800d3ec <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010644:	69fb      	ldr	r3, [r7, #28]
 8010646:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010648:	e01f      	b.n	801068a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801064a:	4b2d      	ldr	r3, [pc, #180]	@ (8010700 <UART_SetConfig+0x934>)
 801064c:	681b      	ldr	r3, [r3, #0]
 801064e:	f003 0320 	and.w	r3, r3, #32
 8010652:	2b00      	cmp	r3, #0
 8010654:	d009      	beq.n	801066a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010656:	4b2a      	ldr	r3, [pc, #168]	@ (8010700 <UART_SetConfig+0x934>)
 8010658:	681b      	ldr	r3, [r3, #0]
 801065a:	08db      	lsrs	r3, r3, #3
 801065c:	f003 0303 	and.w	r3, r3, #3
 8010660:	4a24      	ldr	r2, [pc, #144]	@ (80106f4 <UART_SetConfig+0x928>)
 8010662:	fa22 f303 	lsr.w	r3, r2, r3
 8010666:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010668:	e00f      	b.n	801068a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 801066a:	4b22      	ldr	r3, [pc, #136]	@ (80106f4 <UART_SetConfig+0x928>)
 801066c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801066e:	e00c      	b.n	801068a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010670:	4b21      	ldr	r3, [pc, #132]	@ (80106f8 <UART_SetConfig+0x92c>)
 8010672:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010674:	e009      	b.n	801068a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010676:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801067a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801067c:	e005      	b.n	801068a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 801067e:	2300      	movs	r3, #0
 8010680:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8010682:	2301      	movs	r3, #1
 8010684:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8010688:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 801068a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801068c:	2b00      	cmp	r3, #0
 801068e:	f000 80e7 	beq.w	8010860 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010692:	697b      	ldr	r3, [r7, #20]
 8010694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010696:	4a19      	ldr	r2, [pc, #100]	@ (80106fc <UART_SetConfig+0x930>)
 8010698:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801069c:	461a      	mov	r2, r3
 801069e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80106a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80106a4:	005a      	lsls	r2, r3, #1
 80106a6:	697b      	ldr	r3, [r7, #20]
 80106a8:	685b      	ldr	r3, [r3, #4]
 80106aa:	085b      	lsrs	r3, r3, #1
 80106ac:	441a      	add	r2, r3
 80106ae:	697b      	ldr	r3, [r7, #20]
 80106b0:	685b      	ldr	r3, [r3, #4]
 80106b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80106b6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80106b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106ba:	2b0f      	cmp	r3, #15
 80106bc:	d916      	bls.n	80106ec <UART_SetConfig+0x920>
 80106be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80106c4:	d212      	bcs.n	80106ec <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80106c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106c8:	b29b      	uxth	r3, r3
 80106ca:	f023 030f 	bic.w	r3, r3, #15
 80106ce:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80106d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106d2:	085b      	lsrs	r3, r3, #1
 80106d4:	b29b      	uxth	r3, r3
 80106d6:	f003 0307 	and.w	r3, r3, #7
 80106da:	b29a      	uxth	r2, r3
 80106dc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80106de:	4313      	orrs	r3, r2
 80106e0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80106e2:	697b      	ldr	r3, [r7, #20]
 80106e4:	681b      	ldr	r3, [r3, #0]
 80106e6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80106e8:	60da      	str	r2, [r3, #12]
 80106ea:	e0b9      	b.n	8010860 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80106ec:	2301      	movs	r3, #1
 80106ee:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80106f2:	e0b5      	b.n	8010860 <UART_SetConfig+0xa94>
 80106f4:	03d09000 	.word	0x03d09000
 80106f8:	003d0900 	.word	0x003d0900
 80106fc:	080166b0 	.word	0x080166b0
 8010700:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8010704:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8010708:	2b20      	cmp	r3, #32
 801070a:	dc49      	bgt.n	80107a0 <UART_SetConfig+0x9d4>
 801070c:	2b00      	cmp	r3, #0
 801070e:	db7c      	blt.n	801080a <UART_SetConfig+0xa3e>
 8010710:	2b20      	cmp	r3, #32
 8010712:	d87a      	bhi.n	801080a <UART_SetConfig+0xa3e>
 8010714:	a201      	add	r2, pc, #4	@ (adr r2, 801071c <UART_SetConfig+0x950>)
 8010716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801071a:	bf00      	nop
 801071c:	080107a7 	.word	0x080107a7
 8010720:	080107af 	.word	0x080107af
 8010724:	0801080b 	.word	0x0801080b
 8010728:	0801080b 	.word	0x0801080b
 801072c:	080107b7 	.word	0x080107b7
 8010730:	0801080b 	.word	0x0801080b
 8010734:	0801080b 	.word	0x0801080b
 8010738:	0801080b 	.word	0x0801080b
 801073c:	080107c7 	.word	0x080107c7
 8010740:	0801080b 	.word	0x0801080b
 8010744:	0801080b 	.word	0x0801080b
 8010748:	0801080b 	.word	0x0801080b
 801074c:	0801080b 	.word	0x0801080b
 8010750:	0801080b 	.word	0x0801080b
 8010754:	0801080b 	.word	0x0801080b
 8010758:	0801080b 	.word	0x0801080b
 801075c:	080107d7 	.word	0x080107d7
 8010760:	0801080b 	.word	0x0801080b
 8010764:	0801080b 	.word	0x0801080b
 8010768:	0801080b 	.word	0x0801080b
 801076c:	0801080b 	.word	0x0801080b
 8010770:	0801080b 	.word	0x0801080b
 8010774:	0801080b 	.word	0x0801080b
 8010778:	0801080b 	.word	0x0801080b
 801077c:	0801080b 	.word	0x0801080b
 8010780:	0801080b 	.word	0x0801080b
 8010784:	0801080b 	.word	0x0801080b
 8010788:	0801080b 	.word	0x0801080b
 801078c:	0801080b 	.word	0x0801080b
 8010790:	0801080b 	.word	0x0801080b
 8010794:	0801080b 	.word	0x0801080b
 8010798:	0801080b 	.word	0x0801080b
 801079c:	080107fd 	.word	0x080107fd
 80107a0:	2b40      	cmp	r3, #64	@ 0x40
 80107a2:	d02e      	beq.n	8010802 <UART_SetConfig+0xa36>
 80107a4:	e031      	b.n	801080a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80107a6:	f7fa fd01 	bl	800b1ac <HAL_RCC_GetPCLK1Freq>
 80107aa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80107ac:	e033      	b.n	8010816 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80107ae:	f7fa fd13 	bl	800b1d8 <HAL_RCC_GetPCLK2Freq>
 80107b2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80107b4:	e02f      	b.n	8010816 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80107b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80107ba:	4618      	mov	r0, r3
 80107bc:	f7fc fcc2 	bl	800d144 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80107c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80107c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80107c4:	e027      	b.n	8010816 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80107c6:	f107 0318 	add.w	r3, r7, #24
 80107ca:	4618      	mov	r0, r3
 80107cc:	f7fc fe0e 	bl	800d3ec <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80107d0:	69fb      	ldr	r3, [r7, #28]
 80107d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80107d4:	e01f      	b.n	8010816 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80107d6:	4b2d      	ldr	r3, [pc, #180]	@ (801088c <UART_SetConfig+0xac0>)
 80107d8:	681b      	ldr	r3, [r3, #0]
 80107da:	f003 0320 	and.w	r3, r3, #32
 80107de:	2b00      	cmp	r3, #0
 80107e0:	d009      	beq.n	80107f6 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80107e2:	4b2a      	ldr	r3, [pc, #168]	@ (801088c <UART_SetConfig+0xac0>)
 80107e4:	681b      	ldr	r3, [r3, #0]
 80107e6:	08db      	lsrs	r3, r3, #3
 80107e8:	f003 0303 	and.w	r3, r3, #3
 80107ec:	4a28      	ldr	r2, [pc, #160]	@ (8010890 <UART_SetConfig+0xac4>)
 80107ee:	fa22 f303 	lsr.w	r3, r2, r3
 80107f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80107f4:	e00f      	b.n	8010816 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80107f6:	4b26      	ldr	r3, [pc, #152]	@ (8010890 <UART_SetConfig+0xac4>)
 80107f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80107fa:	e00c      	b.n	8010816 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80107fc:	4b25      	ldr	r3, [pc, #148]	@ (8010894 <UART_SetConfig+0xac8>)
 80107fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010800:	e009      	b.n	8010816 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010802:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010806:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010808:	e005      	b.n	8010816 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 801080a:	2300      	movs	r3, #0
 801080c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 801080e:	2301      	movs	r3, #1
 8010810:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8010814:	bf00      	nop
    }

    if (pclk != 0U)
 8010816:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010818:	2b00      	cmp	r3, #0
 801081a:	d021      	beq.n	8010860 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801081c:	697b      	ldr	r3, [r7, #20]
 801081e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010820:	4a1d      	ldr	r2, [pc, #116]	@ (8010898 <UART_SetConfig+0xacc>)
 8010822:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010826:	461a      	mov	r2, r3
 8010828:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801082a:	fbb3 f2f2 	udiv	r2, r3, r2
 801082e:	697b      	ldr	r3, [r7, #20]
 8010830:	685b      	ldr	r3, [r3, #4]
 8010832:	085b      	lsrs	r3, r3, #1
 8010834:	441a      	add	r2, r3
 8010836:	697b      	ldr	r3, [r7, #20]
 8010838:	685b      	ldr	r3, [r3, #4]
 801083a:	fbb2 f3f3 	udiv	r3, r2, r3
 801083e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010840:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010842:	2b0f      	cmp	r3, #15
 8010844:	d909      	bls.n	801085a <UART_SetConfig+0xa8e>
 8010846:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010848:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801084c:	d205      	bcs.n	801085a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 801084e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010850:	b29a      	uxth	r2, r3
 8010852:	697b      	ldr	r3, [r7, #20]
 8010854:	681b      	ldr	r3, [r3, #0]
 8010856:	60da      	str	r2, [r3, #12]
 8010858:	e002      	b.n	8010860 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 801085a:	2301      	movs	r3, #1
 801085c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8010860:	697b      	ldr	r3, [r7, #20]
 8010862:	2201      	movs	r2, #1
 8010864:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8010868:	697b      	ldr	r3, [r7, #20]
 801086a:	2201      	movs	r2, #1
 801086c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010870:	697b      	ldr	r3, [r7, #20]
 8010872:	2200      	movs	r2, #0
 8010874:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8010876:	697b      	ldr	r3, [r7, #20]
 8010878:	2200      	movs	r2, #0
 801087a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 801087c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8010880:	4618      	mov	r0, r3
 8010882:	3748      	adds	r7, #72	@ 0x48
 8010884:	46bd      	mov	sp, r7
 8010886:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801088a:	bf00      	nop
 801088c:	58024400 	.word	0x58024400
 8010890:	03d09000 	.word	0x03d09000
 8010894:	003d0900 	.word	0x003d0900
 8010898:	080166b0 	.word	0x080166b0

0801089c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 801089c:	b480      	push	{r7}
 801089e:	b083      	sub	sp, #12
 80108a0:	af00      	add	r7, sp, #0
 80108a2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80108a4:	687b      	ldr	r3, [r7, #4]
 80108a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80108a8:	f003 0308 	and.w	r3, r3, #8
 80108ac:	2b00      	cmp	r3, #0
 80108ae:	d00a      	beq.n	80108c6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80108b0:	687b      	ldr	r3, [r7, #4]
 80108b2:	681b      	ldr	r3, [r3, #0]
 80108b4:	685b      	ldr	r3, [r3, #4]
 80108b6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80108ba:	687b      	ldr	r3, [r7, #4]
 80108bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	681b      	ldr	r3, [r3, #0]
 80108c2:	430a      	orrs	r2, r1
 80108c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80108c6:	687b      	ldr	r3, [r7, #4]
 80108c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80108ca:	f003 0301 	and.w	r3, r3, #1
 80108ce:	2b00      	cmp	r3, #0
 80108d0:	d00a      	beq.n	80108e8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80108d2:	687b      	ldr	r3, [r7, #4]
 80108d4:	681b      	ldr	r3, [r3, #0]
 80108d6:	685b      	ldr	r3, [r3, #4]
 80108d8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80108dc:	687b      	ldr	r3, [r7, #4]
 80108de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80108e0:	687b      	ldr	r3, [r7, #4]
 80108e2:	681b      	ldr	r3, [r3, #0]
 80108e4:	430a      	orrs	r2, r1
 80108e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80108e8:	687b      	ldr	r3, [r7, #4]
 80108ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80108ec:	f003 0302 	and.w	r3, r3, #2
 80108f0:	2b00      	cmp	r3, #0
 80108f2:	d00a      	beq.n	801090a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80108f4:	687b      	ldr	r3, [r7, #4]
 80108f6:	681b      	ldr	r3, [r3, #0]
 80108f8:	685b      	ldr	r3, [r3, #4]
 80108fa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80108fe:	687b      	ldr	r3, [r7, #4]
 8010900:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8010902:	687b      	ldr	r3, [r7, #4]
 8010904:	681b      	ldr	r3, [r3, #0]
 8010906:	430a      	orrs	r2, r1
 8010908:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 801090a:	687b      	ldr	r3, [r7, #4]
 801090c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801090e:	f003 0304 	and.w	r3, r3, #4
 8010912:	2b00      	cmp	r3, #0
 8010914:	d00a      	beq.n	801092c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8010916:	687b      	ldr	r3, [r7, #4]
 8010918:	681b      	ldr	r3, [r3, #0]
 801091a:	685b      	ldr	r3, [r3, #4]
 801091c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8010920:	687b      	ldr	r3, [r7, #4]
 8010922:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010924:	687b      	ldr	r3, [r7, #4]
 8010926:	681b      	ldr	r3, [r3, #0]
 8010928:	430a      	orrs	r2, r1
 801092a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 801092c:	687b      	ldr	r3, [r7, #4]
 801092e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010930:	f003 0310 	and.w	r3, r3, #16
 8010934:	2b00      	cmp	r3, #0
 8010936:	d00a      	beq.n	801094e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	681b      	ldr	r3, [r3, #0]
 801093c:	689b      	ldr	r3, [r3, #8]
 801093e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8010942:	687b      	ldr	r3, [r7, #4]
 8010944:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010946:	687b      	ldr	r3, [r7, #4]
 8010948:	681b      	ldr	r3, [r3, #0]
 801094a:	430a      	orrs	r2, r1
 801094c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801094e:	687b      	ldr	r3, [r7, #4]
 8010950:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010952:	f003 0320 	and.w	r3, r3, #32
 8010956:	2b00      	cmp	r3, #0
 8010958:	d00a      	beq.n	8010970 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801095a:	687b      	ldr	r3, [r7, #4]
 801095c:	681b      	ldr	r3, [r3, #0]
 801095e:	689b      	ldr	r3, [r3, #8]
 8010960:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8010964:	687b      	ldr	r3, [r7, #4]
 8010966:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010968:	687b      	ldr	r3, [r7, #4]
 801096a:	681b      	ldr	r3, [r3, #0]
 801096c:	430a      	orrs	r2, r1
 801096e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010974:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010978:	2b00      	cmp	r3, #0
 801097a:	d01a      	beq.n	80109b2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 801097c:	687b      	ldr	r3, [r7, #4]
 801097e:	681b      	ldr	r3, [r3, #0]
 8010980:	685b      	ldr	r3, [r3, #4]
 8010982:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8010986:	687b      	ldr	r3, [r7, #4]
 8010988:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801098a:	687b      	ldr	r3, [r7, #4]
 801098c:	681b      	ldr	r3, [r3, #0]
 801098e:	430a      	orrs	r2, r1
 8010990:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8010992:	687b      	ldr	r3, [r7, #4]
 8010994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010996:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801099a:	d10a      	bne.n	80109b2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	681b      	ldr	r3, [r3, #0]
 80109a0:	685b      	ldr	r3, [r3, #4]
 80109a2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80109a6:	687b      	ldr	r3, [r7, #4]
 80109a8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80109aa:	687b      	ldr	r3, [r7, #4]
 80109ac:	681b      	ldr	r3, [r3, #0]
 80109ae:	430a      	orrs	r2, r1
 80109b0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80109b2:	687b      	ldr	r3, [r7, #4]
 80109b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80109b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80109ba:	2b00      	cmp	r3, #0
 80109bc:	d00a      	beq.n	80109d4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80109be:	687b      	ldr	r3, [r7, #4]
 80109c0:	681b      	ldr	r3, [r3, #0]
 80109c2:	685b      	ldr	r3, [r3, #4]
 80109c4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80109c8:	687b      	ldr	r3, [r7, #4]
 80109ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80109cc:	687b      	ldr	r3, [r7, #4]
 80109ce:	681b      	ldr	r3, [r3, #0]
 80109d0:	430a      	orrs	r2, r1
 80109d2:	605a      	str	r2, [r3, #4]
  }
}
 80109d4:	bf00      	nop
 80109d6:	370c      	adds	r7, #12
 80109d8:	46bd      	mov	sp, r7
 80109da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109de:	4770      	bx	lr

080109e0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80109e0:	b580      	push	{r7, lr}
 80109e2:	b098      	sub	sp, #96	@ 0x60
 80109e4:	af02      	add	r7, sp, #8
 80109e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80109e8:	687b      	ldr	r3, [r7, #4]
 80109ea:	2200      	movs	r2, #0
 80109ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80109f0:	f7f4 fd70 	bl	80054d4 <HAL_GetTick>
 80109f4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80109f6:	687b      	ldr	r3, [r7, #4]
 80109f8:	681b      	ldr	r3, [r3, #0]
 80109fa:	681b      	ldr	r3, [r3, #0]
 80109fc:	f003 0308 	and.w	r3, r3, #8
 8010a00:	2b08      	cmp	r3, #8
 8010a02:	d12f      	bne.n	8010a64 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010a04:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010a08:	9300      	str	r3, [sp, #0]
 8010a0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010a0c:	2200      	movs	r2, #0
 8010a0e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8010a12:	6878      	ldr	r0, [r7, #4]
 8010a14:	f000 f88e 	bl	8010b34 <UART_WaitOnFlagUntilTimeout>
 8010a18:	4603      	mov	r3, r0
 8010a1a:	2b00      	cmp	r3, #0
 8010a1c:	d022      	beq.n	8010a64 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8010a1e:	687b      	ldr	r3, [r7, #4]
 8010a20:	681b      	ldr	r3, [r3, #0]
 8010a22:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a26:	e853 3f00 	ldrex	r3, [r3]
 8010a2a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010a2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a2e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010a32:	653b      	str	r3, [r7, #80]	@ 0x50
 8010a34:	687b      	ldr	r3, [r7, #4]
 8010a36:	681b      	ldr	r3, [r3, #0]
 8010a38:	461a      	mov	r2, r3
 8010a3a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010a3c:	647b      	str	r3, [r7, #68]	@ 0x44
 8010a3e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010a40:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010a42:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010a44:	e841 2300 	strex	r3, r2, [r1]
 8010a48:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010a4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010a4c:	2b00      	cmp	r3, #0
 8010a4e:	d1e6      	bne.n	8010a1e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8010a50:	687b      	ldr	r3, [r7, #4]
 8010a52:	2220      	movs	r2, #32
 8010a54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8010a58:	687b      	ldr	r3, [r7, #4]
 8010a5a:	2200      	movs	r2, #0
 8010a5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010a60:	2303      	movs	r3, #3
 8010a62:	e063      	b.n	8010b2c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8010a64:	687b      	ldr	r3, [r7, #4]
 8010a66:	681b      	ldr	r3, [r3, #0]
 8010a68:	681b      	ldr	r3, [r3, #0]
 8010a6a:	f003 0304 	and.w	r3, r3, #4
 8010a6e:	2b04      	cmp	r3, #4
 8010a70:	d149      	bne.n	8010b06 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010a72:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010a76:	9300      	str	r3, [sp, #0]
 8010a78:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010a7a:	2200      	movs	r2, #0
 8010a7c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8010a80:	6878      	ldr	r0, [r7, #4]
 8010a82:	f000 f857 	bl	8010b34 <UART_WaitOnFlagUntilTimeout>
 8010a86:	4603      	mov	r3, r0
 8010a88:	2b00      	cmp	r3, #0
 8010a8a:	d03c      	beq.n	8010b06 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010a8c:	687b      	ldr	r3, [r7, #4]
 8010a8e:	681b      	ldr	r3, [r3, #0]
 8010a90:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a94:	e853 3f00 	ldrex	r3, [r3]
 8010a98:	623b      	str	r3, [r7, #32]
   return(result);
 8010a9a:	6a3b      	ldr	r3, [r7, #32]
 8010a9c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010aa0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010aa2:	687b      	ldr	r3, [r7, #4]
 8010aa4:	681b      	ldr	r3, [r3, #0]
 8010aa6:	461a      	mov	r2, r3
 8010aa8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010aaa:	633b      	str	r3, [r7, #48]	@ 0x30
 8010aac:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010aae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010ab0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010ab2:	e841 2300 	strex	r3, r2, [r1]
 8010ab6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010ab8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010aba:	2b00      	cmp	r3, #0
 8010abc:	d1e6      	bne.n	8010a8c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	681b      	ldr	r3, [r3, #0]
 8010ac2:	3308      	adds	r3, #8
 8010ac4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010ac6:	693b      	ldr	r3, [r7, #16]
 8010ac8:	e853 3f00 	ldrex	r3, [r3]
 8010acc:	60fb      	str	r3, [r7, #12]
   return(result);
 8010ace:	68fb      	ldr	r3, [r7, #12]
 8010ad0:	f023 0301 	bic.w	r3, r3, #1
 8010ad4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010ad6:	687b      	ldr	r3, [r7, #4]
 8010ad8:	681b      	ldr	r3, [r3, #0]
 8010ada:	3308      	adds	r3, #8
 8010adc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010ade:	61fa      	str	r2, [r7, #28]
 8010ae0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ae2:	69b9      	ldr	r1, [r7, #24]
 8010ae4:	69fa      	ldr	r2, [r7, #28]
 8010ae6:	e841 2300 	strex	r3, r2, [r1]
 8010aea:	617b      	str	r3, [r7, #20]
   return(result);
 8010aec:	697b      	ldr	r3, [r7, #20]
 8010aee:	2b00      	cmp	r3, #0
 8010af0:	d1e5      	bne.n	8010abe <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8010af2:	687b      	ldr	r3, [r7, #4]
 8010af4:	2220      	movs	r2, #32
 8010af6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8010afa:	687b      	ldr	r3, [r7, #4]
 8010afc:	2200      	movs	r2, #0
 8010afe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010b02:	2303      	movs	r3, #3
 8010b04:	e012      	b.n	8010b2c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8010b06:	687b      	ldr	r3, [r7, #4]
 8010b08:	2220      	movs	r2, #32
 8010b0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8010b0e:	687b      	ldr	r3, [r7, #4]
 8010b10:	2220      	movs	r2, #32
 8010b12:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010b16:	687b      	ldr	r3, [r7, #4]
 8010b18:	2200      	movs	r2, #0
 8010b1a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010b1c:	687b      	ldr	r3, [r7, #4]
 8010b1e:	2200      	movs	r2, #0
 8010b20:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8010b22:	687b      	ldr	r3, [r7, #4]
 8010b24:	2200      	movs	r2, #0
 8010b26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010b2a:	2300      	movs	r3, #0
}
 8010b2c:	4618      	mov	r0, r3
 8010b2e:	3758      	adds	r7, #88	@ 0x58
 8010b30:	46bd      	mov	sp, r7
 8010b32:	bd80      	pop	{r7, pc}

08010b34 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010b34:	b580      	push	{r7, lr}
 8010b36:	b084      	sub	sp, #16
 8010b38:	af00      	add	r7, sp, #0
 8010b3a:	60f8      	str	r0, [r7, #12]
 8010b3c:	60b9      	str	r1, [r7, #8]
 8010b3e:	603b      	str	r3, [r7, #0]
 8010b40:	4613      	mov	r3, r2
 8010b42:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010b44:	e04f      	b.n	8010be6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010b46:	69bb      	ldr	r3, [r7, #24]
 8010b48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010b4c:	d04b      	beq.n	8010be6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010b4e:	f7f4 fcc1 	bl	80054d4 <HAL_GetTick>
 8010b52:	4602      	mov	r2, r0
 8010b54:	683b      	ldr	r3, [r7, #0]
 8010b56:	1ad3      	subs	r3, r2, r3
 8010b58:	69ba      	ldr	r2, [r7, #24]
 8010b5a:	429a      	cmp	r2, r3
 8010b5c:	d302      	bcc.n	8010b64 <UART_WaitOnFlagUntilTimeout+0x30>
 8010b5e:	69bb      	ldr	r3, [r7, #24]
 8010b60:	2b00      	cmp	r3, #0
 8010b62:	d101      	bne.n	8010b68 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8010b64:	2303      	movs	r3, #3
 8010b66:	e04e      	b.n	8010c06 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8010b68:	68fb      	ldr	r3, [r7, #12]
 8010b6a:	681b      	ldr	r3, [r3, #0]
 8010b6c:	681b      	ldr	r3, [r3, #0]
 8010b6e:	f003 0304 	and.w	r3, r3, #4
 8010b72:	2b00      	cmp	r3, #0
 8010b74:	d037      	beq.n	8010be6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010b76:	68bb      	ldr	r3, [r7, #8]
 8010b78:	2b80      	cmp	r3, #128	@ 0x80
 8010b7a:	d034      	beq.n	8010be6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010b7c:	68bb      	ldr	r3, [r7, #8]
 8010b7e:	2b40      	cmp	r3, #64	@ 0x40
 8010b80:	d031      	beq.n	8010be6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8010b82:	68fb      	ldr	r3, [r7, #12]
 8010b84:	681b      	ldr	r3, [r3, #0]
 8010b86:	69db      	ldr	r3, [r3, #28]
 8010b88:	f003 0308 	and.w	r3, r3, #8
 8010b8c:	2b08      	cmp	r3, #8
 8010b8e:	d110      	bne.n	8010bb2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010b90:	68fb      	ldr	r3, [r7, #12]
 8010b92:	681b      	ldr	r3, [r3, #0]
 8010b94:	2208      	movs	r2, #8
 8010b96:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010b98:	68f8      	ldr	r0, [r7, #12]
 8010b9a:	f000 f921 	bl	8010de0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8010b9e:	68fb      	ldr	r3, [r7, #12]
 8010ba0:	2208      	movs	r2, #8
 8010ba2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010ba6:	68fb      	ldr	r3, [r7, #12]
 8010ba8:	2200      	movs	r2, #0
 8010baa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8010bae:	2301      	movs	r3, #1
 8010bb0:	e029      	b.n	8010c06 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010bb2:	68fb      	ldr	r3, [r7, #12]
 8010bb4:	681b      	ldr	r3, [r3, #0]
 8010bb6:	69db      	ldr	r3, [r3, #28]
 8010bb8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010bbc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010bc0:	d111      	bne.n	8010be6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010bc2:	68fb      	ldr	r3, [r7, #12]
 8010bc4:	681b      	ldr	r3, [r3, #0]
 8010bc6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010bca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010bcc:	68f8      	ldr	r0, [r7, #12]
 8010bce:	f000 f907 	bl	8010de0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010bd2:	68fb      	ldr	r3, [r7, #12]
 8010bd4:	2220      	movs	r2, #32
 8010bd6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010bda:	68fb      	ldr	r3, [r7, #12]
 8010bdc:	2200      	movs	r2, #0
 8010bde:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8010be2:	2303      	movs	r3, #3
 8010be4:	e00f      	b.n	8010c06 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010be6:	68fb      	ldr	r3, [r7, #12]
 8010be8:	681b      	ldr	r3, [r3, #0]
 8010bea:	69da      	ldr	r2, [r3, #28]
 8010bec:	68bb      	ldr	r3, [r7, #8]
 8010bee:	4013      	ands	r3, r2
 8010bf0:	68ba      	ldr	r2, [r7, #8]
 8010bf2:	429a      	cmp	r2, r3
 8010bf4:	bf0c      	ite	eq
 8010bf6:	2301      	moveq	r3, #1
 8010bf8:	2300      	movne	r3, #0
 8010bfa:	b2db      	uxtb	r3, r3
 8010bfc:	461a      	mov	r2, r3
 8010bfe:	79fb      	ldrb	r3, [r7, #7]
 8010c00:	429a      	cmp	r2, r3
 8010c02:	d0a0      	beq.n	8010b46 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010c04:	2300      	movs	r3, #0
}
 8010c06:	4618      	mov	r0, r3
 8010c08:	3710      	adds	r7, #16
 8010c0a:	46bd      	mov	sp, r7
 8010c0c:	bd80      	pop	{r7, pc}
	...

08010c10 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010c10:	b580      	push	{r7, lr}
 8010c12:	b096      	sub	sp, #88	@ 0x58
 8010c14:	af00      	add	r7, sp, #0
 8010c16:	60f8      	str	r0, [r7, #12]
 8010c18:	60b9      	str	r1, [r7, #8]
 8010c1a:	4613      	mov	r3, r2
 8010c1c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8010c1e:	68fb      	ldr	r3, [r7, #12]
 8010c20:	68ba      	ldr	r2, [r7, #8]
 8010c22:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8010c24:	68fb      	ldr	r3, [r7, #12]
 8010c26:	88fa      	ldrh	r2, [r7, #6]
 8010c28:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010c2c:	68fb      	ldr	r3, [r7, #12]
 8010c2e:	2200      	movs	r2, #0
 8010c30:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010c34:	68fb      	ldr	r3, [r7, #12]
 8010c36:	2222      	movs	r2, #34	@ 0x22
 8010c38:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8010c3c:	68fb      	ldr	r3, [r7, #12]
 8010c3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010c42:	2b00      	cmp	r3, #0
 8010c44:	d02d      	beq.n	8010ca2 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8010c46:	68fb      	ldr	r3, [r7, #12]
 8010c48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010c4c:	4a40      	ldr	r2, [pc, #256]	@ (8010d50 <UART_Start_Receive_DMA+0x140>)
 8010c4e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8010c50:	68fb      	ldr	r3, [r7, #12]
 8010c52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010c56:	4a3f      	ldr	r2, [pc, #252]	@ (8010d54 <UART_Start_Receive_DMA+0x144>)
 8010c58:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8010c5a:	68fb      	ldr	r3, [r7, #12]
 8010c5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010c60:	4a3d      	ldr	r2, [pc, #244]	@ (8010d58 <UART_Start_Receive_DMA+0x148>)
 8010c62:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8010c64:	68fb      	ldr	r3, [r7, #12]
 8010c66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010c6a:	2200      	movs	r2, #0
 8010c6c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8010c6e:	68fb      	ldr	r3, [r7, #12]
 8010c70:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8010c74:	68fb      	ldr	r3, [r7, #12]
 8010c76:	681b      	ldr	r3, [r3, #0]
 8010c78:	3324      	adds	r3, #36	@ 0x24
 8010c7a:	4619      	mov	r1, r3
 8010c7c:	68fb      	ldr	r3, [r7, #12]
 8010c7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010c80:	461a      	mov	r2, r3
 8010c82:	88fb      	ldrh	r3, [r7, #6]
 8010c84:	f7f6 fdf4 	bl	8007870 <HAL_DMA_Start_IT>
 8010c88:	4603      	mov	r3, r0
 8010c8a:	2b00      	cmp	r3, #0
 8010c8c:	d009      	beq.n	8010ca2 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8010c8e:	68fb      	ldr	r3, [r7, #12]
 8010c90:	2210      	movs	r2, #16
 8010c92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8010c96:	68fb      	ldr	r3, [r7, #12]
 8010c98:	2220      	movs	r2, #32
 8010c9a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8010c9e:	2301      	movs	r3, #1
 8010ca0:	e051      	b.n	8010d46 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8010ca2:	68fb      	ldr	r3, [r7, #12]
 8010ca4:	691b      	ldr	r3, [r3, #16]
 8010ca6:	2b00      	cmp	r3, #0
 8010ca8:	d018      	beq.n	8010cdc <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010caa:	68fb      	ldr	r3, [r7, #12]
 8010cac:	681b      	ldr	r3, [r3, #0]
 8010cae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010cb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010cb2:	e853 3f00 	ldrex	r3, [r3]
 8010cb6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010cb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010cba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010cbe:	657b      	str	r3, [r7, #84]	@ 0x54
 8010cc0:	68fb      	ldr	r3, [r7, #12]
 8010cc2:	681b      	ldr	r3, [r3, #0]
 8010cc4:	461a      	mov	r2, r3
 8010cc6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010cc8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010cca:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ccc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010cce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010cd0:	e841 2300 	strex	r3, r2, [r1]
 8010cd4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8010cd6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010cd8:	2b00      	cmp	r3, #0
 8010cda:	d1e6      	bne.n	8010caa <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010cdc:	68fb      	ldr	r3, [r7, #12]
 8010cde:	681b      	ldr	r3, [r3, #0]
 8010ce0:	3308      	adds	r3, #8
 8010ce2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010ce4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ce6:	e853 3f00 	ldrex	r3, [r3]
 8010cea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cee:	f043 0301 	orr.w	r3, r3, #1
 8010cf2:	653b      	str	r3, [r7, #80]	@ 0x50
 8010cf4:	68fb      	ldr	r3, [r7, #12]
 8010cf6:	681b      	ldr	r3, [r3, #0]
 8010cf8:	3308      	adds	r3, #8
 8010cfa:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010cfc:	637a      	str	r2, [r7, #52]	@ 0x34
 8010cfe:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010d00:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8010d02:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010d04:	e841 2300 	strex	r3, r2, [r1]
 8010d08:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8010d0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010d0c:	2b00      	cmp	r3, #0
 8010d0e:	d1e5      	bne.n	8010cdc <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010d10:	68fb      	ldr	r3, [r7, #12]
 8010d12:	681b      	ldr	r3, [r3, #0]
 8010d14:	3308      	adds	r3, #8
 8010d16:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010d18:	697b      	ldr	r3, [r7, #20]
 8010d1a:	e853 3f00 	ldrex	r3, [r3]
 8010d1e:	613b      	str	r3, [r7, #16]
   return(result);
 8010d20:	693b      	ldr	r3, [r7, #16]
 8010d22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010d26:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010d28:	68fb      	ldr	r3, [r7, #12]
 8010d2a:	681b      	ldr	r3, [r3, #0]
 8010d2c:	3308      	adds	r3, #8
 8010d2e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010d30:	623a      	str	r2, [r7, #32]
 8010d32:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010d34:	69f9      	ldr	r1, [r7, #28]
 8010d36:	6a3a      	ldr	r2, [r7, #32]
 8010d38:	e841 2300 	strex	r3, r2, [r1]
 8010d3c:	61bb      	str	r3, [r7, #24]
   return(result);
 8010d3e:	69bb      	ldr	r3, [r7, #24]
 8010d40:	2b00      	cmp	r3, #0
 8010d42:	d1e5      	bne.n	8010d10 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8010d44:	2300      	movs	r3, #0
}
 8010d46:	4618      	mov	r0, r3
 8010d48:	3758      	adds	r7, #88	@ 0x58
 8010d4a:	46bd      	mov	sp, r7
 8010d4c:	bd80      	pop	{r7, pc}
 8010d4e:	bf00      	nop
 8010d50:	08010f5f 	.word	0x08010f5f
 8010d54:	08011087 	.word	0x08011087
 8010d58:	080110c5 	.word	0x080110c5

08010d5c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8010d5c:	b480      	push	{r7}
 8010d5e:	b08f      	sub	sp, #60	@ 0x3c
 8010d60:	af00      	add	r7, sp, #0
 8010d62:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8010d64:	687b      	ldr	r3, [r7, #4]
 8010d66:	681b      	ldr	r3, [r3, #0]
 8010d68:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010d6a:	6a3b      	ldr	r3, [r7, #32]
 8010d6c:	e853 3f00 	ldrex	r3, [r3]
 8010d70:	61fb      	str	r3, [r7, #28]
   return(result);
 8010d72:	69fb      	ldr	r3, [r7, #28]
 8010d74:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8010d78:	637b      	str	r3, [r7, #52]	@ 0x34
 8010d7a:	687b      	ldr	r3, [r7, #4]
 8010d7c:	681b      	ldr	r3, [r3, #0]
 8010d7e:	461a      	mov	r2, r3
 8010d80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010d82:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010d84:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010d86:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010d88:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010d8a:	e841 2300 	strex	r3, r2, [r1]
 8010d8e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d92:	2b00      	cmp	r3, #0
 8010d94:	d1e6      	bne.n	8010d64 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8010d96:	687b      	ldr	r3, [r7, #4]
 8010d98:	681b      	ldr	r3, [r3, #0]
 8010d9a:	3308      	adds	r3, #8
 8010d9c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010d9e:	68fb      	ldr	r3, [r7, #12]
 8010da0:	e853 3f00 	ldrex	r3, [r3]
 8010da4:	60bb      	str	r3, [r7, #8]
   return(result);
 8010da6:	68bb      	ldr	r3, [r7, #8]
 8010da8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8010dac:	633b      	str	r3, [r7, #48]	@ 0x30
 8010dae:	687b      	ldr	r3, [r7, #4]
 8010db0:	681b      	ldr	r3, [r3, #0]
 8010db2:	3308      	adds	r3, #8
 8010db4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010db6:	61ba      	str	r2, [r7, #24]
 8010db8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010dba:	6979      	ldr	r1, [r7, #20]
 8010dbc:	69ba      	ldr	r2, [r7, #24]
 8010dbe:	e841 2300 	strex	r3, r2, [r1]
 8010dc2:	613b      	str	r3, [r7, #16]
   return(result);
 8010dc4:	693b      	ldr	r3, [r7, #16]
 8010dc6:	2b00      	cmp	r3, #0
 8010dc8:	d1e5      	bne.n	8010d96 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010dca:	687b      	ldr	r3, [r7, #4]
 8010dcc:	2220      	movs	r2, #32
 8010dce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8010dd2:	bf00      	nop
 8010dd4:	373c      	adds	r7, #60	@ 0x3c
 8010dd6:	46bd      	mov	sp, r7
 8010dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ddc:	4770      	bx	lr
	...

08010de0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8010de0:	b480      	push	{r7}
 8010de2:	b095      	sub	sp, #84	@ 0x54
 8010de4:	af00      	add	r7, sp, #0
 8010de6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010de8:	687b      	ldr	r3, [r7, #4]
 8010dea:	681b      	ldr	r3, [r3, #0]
 8010dec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010dee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010df0:	e853 3f00 	ldrex	r3, [r3]
 8010df4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010df6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010df8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010dfc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010dfe:	687b      	ldr	r3, [r7, #4]
 8010e00:	681b      	ldr	r3, [r3, #0]
 8010e02:	461a      	mov	r2, r3
 8010e04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010e06:	643b      	str	r3, [r7, #64]	@ 0x40
 8010e08:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e0a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010e0c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010e0e:	e841 2300 	strex	r3, r2, [r1]
 8010e12:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010e14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e16:	2b00      	cmp	r3, #0
 8010e18:	d1e6      	bne.n	8010de8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010e1a:	687b      	ldr	r3, [r7, #4]
 8010e1c:	681b      	ldr	r3, [r3, #0]
 8010e1e:	3308      	adds	r3, #8
 8010e20:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e22:	6a3b      	ldr	r3, [r7, #32]
 8010e24:	e853 3f00 	ldrex	r3, [r3]
 8010e28:	61fb      	str	r3, [r7, #28]
   return(result);
 8010e2a:	69fa      	ldr	r2, [r7, #28]
 8010e2c:	4b1e      	ldr	r3, [pc, #120]	@ (8010ea8 <UART_EndRxTransfer+0xc8>)
 8010e2e:	4013      	ands	r3, r2
 8010e30:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010e32:	687b      	ldr	r3, [r7, #4]
 8010e34:	681b      	ldr	r3, [r3, #0]
 8010e36:	3308      	adds	r3, #8
 8010e38:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010e3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010e3c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e3e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010e40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010e42:	e841 2300 	strex	r3, r2, [r1]
 8010e46:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010e48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e4a:	2b00      	cmp	r3, #0
 8010e4c:	d1e5      	bne.n	8010e1a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010e4e:	687b      	ldr	r3, [r7, #4]
 8010e50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010e52:	2b01      	cmp	r3, #1
 8010e54:	d118      	bne.n	8010e88 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010e56:	687b      	ldr	r3, [r7, #4]
 8010e58:	681b      	ldr	r3, [r3, #0]
 8010e5a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e5c:	68fb      	ldr	r3, [r7, #12]
 8010e5e:	e853 3f00 	ldrex	r3, [r3]
 8010e62:	60bb      	str	r3, [r7, #8]
   return(result);
 8010e64:	68bb      	ldr	r3, [r7, #8]
 8010e66:	f023 0310 	bic.w	r3, r3, #16
 8010e6a:	647b      	str	r3, [r7, #68]	@ 0x44
 8010e6c:	687b      	ldr	r3, [r7, #4]
 8010e6e:	681b      	ldr	r3, [r3, #0]
 8010e70:	461a      	mov	r2, r3
 8010e72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010e74:	61bb      	str	r3, [r7, #24]
 8010e76:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e78:	6979      	ldr	r1, [r7, #20]
 8010e7a:	69ba      	ldr	r2, [r7, #24]
 8010e7c:	e841 2300 	strex	r3, r2, [r1]
 8010e80:	613b      	str	r3, [r7, #16]
   return(result);
 8010e82:	693b      	ldr	r3, [r7, #16]
 8010e84:	2b00      	cmp	r3, #0
 8010e86:	d1e6      	bne.n	8010e56 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010e88:	687b      	ldr	r3, [r7, #4]
 8010e8a:	2220      	movs	r2, #32
 8010e8c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010e90:	687b      	ldr	r3, [r7, #4]
 8010e92:	2200      	movs	r2, #0
 8010e94:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8010e96:	687b      	ldr	r3, [r7, #4]
 8010e98:	2200      	movs	r2, #0
 8010e9a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8010e9c:	bf00      	nop
 8010e9e:	3754      	adds	r7, #84	@ 0x54
 8010ea0:	46bd      	mov	sp, r7
 8010ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ea6:	4770      	bx	lr
 8010ea8:	effffffe 	.word	0xeffffffe

08010eac <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8010eac:	b580      	push	{r7, lr}
 8010eae:	b090      	sub	sp, #64	@ 0x40
 8010eb0:	af00      	add	r7, sp, #0
 8010eb2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010eb4:	687b      	ldr	r3, [r7, #4]
 8010eb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010eb8:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	69db      	ldr	r3, [r3, #28]
 8010ebe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010ec2:	d037      	beq.n	8010f34 <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 8010ec4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010ec6:	2200      	movs	r2, #0
 8010ec8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8010ecc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010ece:	681b      	ldr	r3, [r3, #0]
 8010ed0:	3308      	adds	r3, #8
 8010ed2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ed6:	e853 3f00 	ldrex	r3, [r3]
 8010eda:	623b      	str	r3, [r7, #32]
   return(result);
 8010edc:	6a3b      	ldr	r3, [r7, #32]
 8010ede:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010ee2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010ee4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010ee6:	681b      	ldr	r3, [r3, #0]
 8010ee8:	3308      	adds	r3, #8
 8010eea:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010eec:	633a      	str	r2, [r7, #48]	@ 0x30
 8010eee:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ef0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010ef2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010ef4:	e841 2300 	strex	r3, r2, [r1]
 8010ef8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010efa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010efc:	2b00      	cmp	r3, #0
 8010efe:	d1e5      	bne.n	8010ecc <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010f00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010f02:	681b      	ldr	r3, [r3, #0]
 8010f04:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f06:	693b      	ldr	r3, [r7, #16]
 8010f08:	e853 3f00 	ldrex	r3, [r3]
 8010f0c:	60fb      	str	r3, [r7, #12]
   return(result);
 8010f0e:	68fb      	ldr	r3, [r7, #12]
 8010f10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010f14:	637b      	str	r3, [r7, #52]	@ 0x34
 8010f16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010f18:	681b      	ldr	r3, [r3, #0]
 8010f1a:	461a      	mov	r2, r3
 8010f1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f1e:	61fb      	str	r3, [r7, #28]
 8010f20:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010f22:	69b9      	ldr	r1, [r7, #24]
 8010f24:	69fa      	ldr	r2, [r7, #28]
 8010f26:	e841 2300 	strex	r3, r2, [r1]
 8010f2a:	617b      	str	r3, [r7, #20]
   return(result);
 8010f2c:	697b      	ldr	r3, [r7, #20]
 8010f2e:	2b00      	cmp	r3, #0
 8010f30:	d1e6      	bne.n	8010f00 <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010f32:	e002      	b.n	8010f3a <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 8010f34:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8010f36:	f7f3 fc11 	bl	800475c <HAL_UART_TxCpltCallback>
}
 8010f3a:	bf00      	nop
 8010f3c:	3740      	adds	r7, #64	@ 0x40
 8010f3e:	46bd      	mov	sp, r7
 8010f40:	bd80      	pop	{r7, pc}

08010f42 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010f42:	b580      	push	{r7, lr}
 8010f44:	b084      	sub	sp, #16
 8010f46:	af00      	add	r7, sp, #0
 8010f48:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010f4a:	687b      	ldr	r3, [r7, #4]
 8010f4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010f4e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8010f50:	68f8      	ldr	r0, [r7, #12]
 8010f52:	f7fe ff13 	bl	800fd7c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010f56:	bf00      	nop
 8010f58:	3710      	adds	r7, #16
 8010f5a:	46bd      	mov	sp, r7
 8010f5c:	bd80      	pop	{r7, pc}

08010f5e <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8010f5e:	b580      	push	{r7, lr}
 8010f60:	b09c      	sub	sp, #112	@ 0x70
 8010f62:	af00      	add	r7, sp, #0
 8010f64:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010f66:	687b      	ldr	r3, [r7, #4]
 8010f68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010f6a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8010f6c:	687b      	ldr	r3, [r7, #4]
 8010f6e:	69db      	ldr	r3, [r3, #28]
 8010f70:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010f74:	d071      	beq.n	801105a <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 8010f76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010f78:	2200      	movs	r2, #0
 8010f7a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010f7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010f80:	681b      	ldr	r3, [r3, #0]
 8010f82:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010f86:	e853 3f00 	ldrex	r3, [r3]
 8010f8a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8010f8c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010f8e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010f92:	66bb      	str	r3, [r7, #104]	@ 0x68
 8010f94:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010f96:	681b      	ldr	r3, [r3, #0]
 8010f98:	461a      	mov	r2, r3
 8010f9a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010f9c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010f9e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010fa0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010fa2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010fa4:	e841 2300 	strex	r3, r2, [r1]
 8010fa8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8010faa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010fac:	2b00      	cmp	r3, #0
 8010fae:	d1e6      	bne.n	8010f7e <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010fb0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010fb2:	681b      	ldr	r3, [r3, #0]
 8010fb4:	3308      	adds	r3, #8
 8010fb6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010fb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010fba:	e853 3f00 	ldrex	r3, [r3]
 8010fbe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010fc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010fc2:	f023 0301 	bic.w	r3, r3, #1
 8010fc6:	667b      	str	r3, [r7, #100]	@ 0x64
 8010fc8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010fca:	681b      	ldr	r3, [r3, #0]
 8010fcc:	3308      	adds	r3, #8
 8010fce:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8010fd0:	647a      	str	r2, [r7, #68]	@ 0x44
 8010fd2:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010fd4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010fd6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010fd8:	e841 2300 	strex	r3, r2, [r1]
 8010fdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010fde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010fe0:	2b00      	cmp	r3, #0
 8010fe2:	d1e5      	bne.n	8010fb0 <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010fe4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010fe6:	681b      	ldr	r3, [r3, #0]
 8010fe8:	3308      	adds	r3, #8
 8010fea:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010fee:	e853 3f00 	ldrex	r3, [r3]
 8010ff2:	623b      	str	r3, [r7, #32]
   return(result);
 8010ff4:	6a3b      	ldr	r3, [r7, #32]
 8010ff6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010ffa:	663b      	str	r3, [r7, #96]	@ 0x60
 8010ffc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010ffe:	681b      	ldr	r3, [r3, #0]
 8011000:	3308      	adds	r3, #8
 8011002:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8011004:	633a      	str	r2, [r7, #48]	@ 0x30
 8011006:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011008:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801100a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801100c:	e841 2300 	strex	r3, r2, [r1]
 8011010:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011012:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011014:	2b00      	cmp	r3, #0
 8011016:	d1e5      	bne.n	8010fe4 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8011018:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801101a:	2220      	movs	r2, #32
 801101c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011020:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011022:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011024:	2b01      	cmp	r3, #1
 8011026:	d118      	bne.n	801105a <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011028:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801102a:	681b      	ldr	r3, [r3, #0]
 801102c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801102e:	693b      	ldr	r3, [r7, #16]
 8011030:	e853 3f00 	ldrex	r3, [r3]
 8011034:	60fb      	str	r3, [r7, #12]
   return(result);
 8011036:	68fb      	ldr	r3, [r7, #12]
 8011038:	f023 0310 	bic.w	r3, r3, #16
 801103c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801103e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011040:	681b      	ldr	r3, [r3, #0]
 8011042:	461a      	mov	r2, r3
 8011044:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011046:	61fb      	str	r3, [r7, #28]
 8011048:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801104a:	69b9      	ldr	r1, [r7, #24]
 801104c:	69fa      	ldr	r2, [r7, #28]
 801104e:	e841 2300 	strex	r3, r2, [r1]
 8011052:	617b      	str	r3, [r7, #20]
   return(result);
 8011054:	697b      	ldr	r3, [r7, #20]
 8011056:	2b00      	cmp	r3, #0
 8011058:	d1e6      	bne.n	8011028 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801105a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801105c:	2200      	movs	r2, #0
 801105e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011060:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011062:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011064:	2b01      	cmp	r3, #1
 8011066:	d107      	bne.n	8011078 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011068:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801106a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801106e:	4619      	mov	r1, r3
 8011070:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8011072:	f7f3 fb33 	bl	80046dc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8011076:	e002      	b.n	801107e <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 8011078:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801107a:	f7fe fe89 	bl	800fd90 <HAL_UART_RxCpltCallback>
}
 801107e:	bf00      	nop
 8011080:	3770      	adds	r7, #112	@ 0x70
 8011082:	46bd      	mov	sp, r7
 8011084:	bd80      	pop	{r7, pc}

08011086 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8011086:	b580      	push	{r7, lr}
 8011088:	b084      	sub	sp, #16
 801108a:	af00      	add	r7, sp, #0
 801108c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801108e:	687b      	ldr	r3, [r7, #4]
 8011090:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011092:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8011094:	68fb      	ldr	r3, [r7, #12]
 8011096:	2201      	movs	r2, #1
 8011098:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801109a:	68fb      	ldr	r3, [r7, #12]
 801109c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801109e:	2b01      	cmp	r3, #1
 80110a0:	d109      	bne.n	80110b6 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80110a2:	68fb      	ldr	r3, [r7, #12]
 80110a4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80110a8:	085b      	lsrs	r3, r3, #1
 80110aa:	b29b      	uxth	r3, r3
 80110ac:	4619      	mov	r1, r3
 80110ae:	68f8      	ldr	r0, [r7, #12]
 80110b0:	f7f3 fb14 	bl	80046dc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80110b4:	e002      	b.n	80110bc <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 80110b6:	68f8      	ldr	r0, [r7, #12]
 80110b8:	f7fe fe74 	bl	800fda4 <HAL_UART_RxHalfCpltCallback>
}
 80110bc:	bf00      	nop
 80110be:	3710      	adds	r7, #16
 80110c0:	46bd      	mov	sp, r7
 80110c2:	bd80      	pop	{r7, pc}

080110c4 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80110c4:	b580      	push	{r7, lr}
 80110c6:	b086      	sub	sp, #24
 80110c8:	af00      	add	r7, sp, #0
 80110ca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80110cc:	687b      	ldr	r3, [r7, #4]
 80110ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80110d0:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80110d2:	697b      	ldr	r3, [r7, #20]
 80110d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80110d8:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80110da:	697b      	ldr	r3, [r7, #20]
 80110dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80110e0:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80110e2:	697b      	ldr	r3, [r7, #20]
 80110e4:	681b      	ldr	r3, [r3, #0]
 80110e6:	689b      	ldr	r3, [r3, #8]
 80110e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80110ec:	2b80      	cmp	r3, #128	@ 0x80
 80110ee:	d109      	bne.n	8011104 <UART_DMAError+0x40>
 80110f0:	693b      	ldr	r3, [r7, #16]
 80110f2:	2b21      	cmp	r3, #33	@ 0x21
 80110f4:	d106      	bne.n	8011104 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80110f6:	697b      	ldr	r3, [r7, #20]
 80110f8:	2200      	movs	r2, #0
 80110fa:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 80110fe:	6978      	ldr	r0, [r7, #20]
 8011100:	f7ff fe2c 	bl	8010d5c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8011104:	697b      	ldr	r3, [r7, #20]
 8011106:	681b      	ldr	r3, [r3, #0]
 8011108:	689b      	ldr	r3, [r3, #8]
 801110a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801110e:	2b40      	cmp	r3, #64	@ 0x40
 8011110:	d109      	bne.n	8011126 <UART_DMAError+0x62>
 8011112:	68fb      	ldr	r3, [r7, #12]
 8011114:	2b22      	cmp	r3, #34	@ 0x22
 8011116:	d106      	bne.n	8011126 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8011118:	697b      	ldr	r3, [r7, #20]
 801111a:	2200      	movs	r2, #0
 801111c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8011120:	6978      	ldr	r0, [r7, #20]
 8011122:	f7ff fe5d 	bl	8010de0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8011126:	697b      	ldr	r3, [r7, #20]
 8011128:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801112c:	f043 0210 	orr.w	r2, r3, #16
 8011130:	697b      	ldr	r3, [r7, #20]
 8011132:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8011136:	6978      	ldr	r0, [r7, #20]
 8011138:	f7fe fe3e 	bl	800fdb8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801113c:	bf00      	nop
 801113e:	3718      	adds	r7, #24
 8011140:	46bd      	mov	sp, r7
 8011142:	bd80      	pop	{r7, pc}

08011144 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8011144:	b580      	push	{r7, lr}
 8011146:	b084      	sub	sp, #16
 8011148:	af00      	add	r7, sp, #0
 801114a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801114c:	687b      	ldr	r3, [r7, #4]
 801114e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011150:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8011152:	68fb      	ldr	r3, [r7, #12]
 8011154:	2200      	movs	r2, #0
 8011156:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801115a:	68f8      	ldr	r0, [r7, #12]
 801115c:	f7fe fe2c 	bl	800fdb8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011160:	bf00      	nop
 8011162:	3710      	adds	r7, #16
 8011164:	46bd      	mov	sp, r7
 8011166:	bd80      	pop	{r7, pc}

08011168 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8011168:	b580      	push	{r7, lr}
 801116a:	b088      	sub	sp, #32
 801116c:	af00      	add	r7, sp, #0
 801116e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8011170:	687b      	ldr	r3, [r7, #4]
 8011172:	681b      	ldr	r3, [r3, #0]
 8011174:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011176:	68fb      	ldr	r3, [r7, #12]
 8011178:	e853 3f00 	ldrex	r3, [r3]
 801117c:	60bb      	str	r3, [r7, #8]
   return(result);
 801117e:	68bb      	ldr	r3, [r7, #8]
 8011180:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011184:	61fb      	str	r3, [r7, #28]
 8011186:	687b      	ldr	r3, [r7, #4]
 8011188:	681b      	ldr	r3, [r3, #0]
 801118a:	461a      	mov	r2, r3
 801118c:	69fb      	ldr	r3, [r7, #28]
 801118e:	61bb      	str	r3, [r7, #24]
 8011190:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011192:	6979      	ldr	r1, [r7, #20]
 8011194:	69ba      	ldr	r2, [r7, #24]
 8011196:	e841 2300 	strex	r3, r2, [r1]
 801119a:	613b      	str	r3, [r7, #16]
   return(result);
 801119c:	693b      	ldr	r3, [r7, #16]
 801119e:	2b00      	cmp	r3, #0
 80111a0:	d1e6      	bne.n	8011170 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80111a2:	687b      	ldr	r3, [r7, #4]
 80111a4:	2220      	movs	r2, #32
 80111a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80111aa:	687b      	ldr	r3, [r7, #4]
 80111ac:	2200      	movs	r2, #0
 80111ae:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80111b0:	6878      	ldr	r0, [r7, #4]
 80111b2:	f7f3 fad3 	bl	800475c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80111b6:	bf00      	nop
 80111b8:	3720      	adds	r7, #32
 80111ba:	46bd      	mov	sp, r7
 80111bc:	bd80      	pop	{r7, pc}

080111be <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80111be:	b480      	push	{r7}
 80111c0:	b083      	sub	sp, #12
 80111c2:	af00      	add	r7, sp, #0
 80111c4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80111c6:	bf00      	nop
 80111c8:	370c      	adds	r7, #12
 80111ca:	46bd      	mov	sp, r7
 80111cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111d0:	4770      	bx	lr

080111d2 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80111d2:	b480      	push	{r7}
 80111d4:	b083      	sub	sp, #12
 80111d6:	af00      	add	r7, sp, #0
 80111d8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80111da:	bf00      	nop
 80111dc:	370c      	adds	r7, #12
 80111de:	46bd      	mov	sp, r7
 80111e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111e4:	4770      	bx	lr

080111e6 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80111e6:	b480      	push	{r7}
 80111e8:	b083      	sub	sp, #12
 80111ea:	af00      	add	r7, sp, #0
 80111ec:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80111ee:	bf00      	nop
 80111f0:	370c      	adds	r7, #12
 80111f2:	46bd      	mov	sp, r7
 80111f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111f8:	4770      	bx	lr

080111fa <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80111fa:	b480      	push	{r7}
 80111fc:	b085      	sub	sp, #20
 80111fe:	af00      	add	r7, sp, #0
 8011200:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011202:	687b      	ldr	r3, [r7, #4]
 8011204:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011208:	2b01      	cmp	r3, #1
 801120a:	d101      	bne.n	8011210 <HAL_UARTEx_DisableFifoMode+0x16>
 801120c:	2302      	movs	r3, #2
 801120e:	e027      	b.n	8011260 <HAL_UARTEx_DisableFifoMode+0x66>
 8011210:	687b      	ldr	r3, [r7, #4]
 8011212:	2201      	movs	r2, #1
 8011214:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011218:	687b      	ldr	r3, [r7, #4]
 801121a:	2224      	movs	r2, #36	@ 0x24
 801121c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011220:	687b      	ldr	r3, [r7, #4]
 8011222:	681b      	ldr	r3, [r3, #0]
 8011224:	681b      	ldr	r3, [r3, #0]
 8011226:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011228:	687b      	ldr	r3, [r7, #4]
 801122a:	681b      	ldr	r3, [r3, #0]
 801122c:	681a      	ldr	r2, [r3, #0]
 801122e:	687b      	ldr	r3, [r7, #4]
 8011230:	681b      	ldr	r3, [r3, #0]
 8011232:	f022 0201 	bic.w	r2, r2, #1
 8011236:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8011238:	68fb      	ldr	r3, [r7, #12]
 801123a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 801123e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8011240:	687b      	ldr	r3, [r7, #4]
 8011242:	2200      	movs	r2, #0
 8011244:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011246:	687b      	ldr	r3, [r7, #4]
 8011248:	681b      	ldr	r3, [r3, #0]
 801124a:	68fa      	ldr	r2, [r7, #12]
 801124c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801124e:	687b      	ldr	r3, [r7, #4]
 8011250:	2220      	movs	r2, #32
 8011252:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011256:	687b      	ldr	r3, [r7, #4]
 8011258:	2200      	movs	r2, #0
 801125a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801125e:	2300      	movs	r3, #0
}
 8011260:	4618      	mov	r0, r3
 8011262:	3714      	adds	r7, #20
 8011264:	46bd      	mov	sp, r7
 8011266:	f85d 7b04 	ldr.w	r7, [sp], #4
 801126a:	4770      	bx	lr

0801126c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801126c:	b580      	push	{r7, lr}
 801126e:	b084      	sub	sp, #16
 8011270:	af00      	add	r7, sp, #0
 8011272:	6078      	str	r0, [r7, #4]
 8011274:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011276:	687b      	ldr	r3, [r7, #4]
 8011278:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801127c:	2b01      	cmp	r3, #1
 801127e:	d101      	bne.n	8011284 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8011280:	2302      	movs	r3, #2
 8011282:	e02d      	b.n	80112e0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8011284:	687b      	ldr	r3, [r7, #4]
 8011286:	2201      	movs	r2, #1
 8011288:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801128c:	687b      	ldr	r3, [r7, #4]
 801128e:	2224      	movs	r2, #36	@ 0x24
 8011290:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011294:	687b      	ldr	r3, [r7, #4]
 8011296:	681b      	ldr	r3, [r3, #0]
 8011298:	681b      	ldr	r3, [r3, #0]
 801129a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801129c:	687b      	ldr	r3, [r7, #4]
 801129e:	681b      	ldr	r3, [r3, #0]
 80112a0:	681a      	ldr	r2, [r3, #0]
 80112a2:	687b      	ldr	r3, [r7, #4]
 80112a4:	681b      	ldr	r3, [r3, #0]
 80112a6:	f022 0201 	bic.w	r2, r2, #1
 80112aa:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80112ac:	687b      	ldr	r3, [r7, #4]
 80112ae:	681b      	ldr	r3, [r3, #0]
 80112b0:	689b      	ldr	r3, [r3, #8]
 80112b2:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80112b6:	687b      	ldr	r3, [r7, #4]
 80112b8:	681b      	ldr	r3, [r3, #0]
 80112ba:	683a      	ldr	r2, [r7, #0]
 80112bc:	430a      	orrs	r2, r1
 80112be:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80112c0:	6878      	ldr	r0, [r7, #4]
 80112c2:	f000 f8a3 	bl	801140c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80112c6:	687b      	ldr	r3, [r7, #4]
 80112c8:	681b      	ldr	r3, [r3, #0]
 80112ca:	68fa      	ldr	r2, [r7, #12]
 80112cc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80112ce:	687b      	ldr	r3, [r7, #4]
 80112d0:	2220      	movs	r2, #32
 80112d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80112d6:	687b      	ldr	r3, [r7, #4]
 80112d8:	2200      	movs	r2, #0
 80112da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80112de:	2300      	movs	r3, #0
}
 80112e0:	4618      	mov	r0, r3
 80112e2:	3710      	adds	r7, #16
 80112e4:	46bd      	mov	sp, r7
 80112e6:	bd80      	pop	{r7, pc}

080112e8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80112e8:	b580      	push	{r7, lr}
 80112ea:	b084      	sub	sp, #16
 80112ec:	af00      	add	r7, sp, #0
 80112ee:	6078      	str	r0, [r7, #4]
 80112f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80112f2:	687b      	ldr	r3, [r7, #4]
 80112f4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80112f8:	2b01      	cmp	r3, #1
 80112fa:	d101      	bne.n	8011300 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80112fc:	2302      	movs	r3, #2
 80112fe:	e02d      	b.n	801135c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8011300:	687b      	ldr	r3, [r7, #4]
 8011302:	2201      	movs	r2, #1
 8011304:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011308:	687b      	ldr	r3, [r7, #4]
 801130a:	2224      	movs	r2, #36	@ 0x24
 801130c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011310:	687b      	ldr	r3, [r7, #4]
 8011312:	681b      	ldr	r3, [r3, #0]
 8011314:	681b      	ldr	r3, [r3, #0]
 8011316:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011318:	687b      	ldr	r3, [r7, #4]
 801131a:	681b      	ldr	r3, [r3, #0]
 801131c:	681a      	ldr	r2, [r3, #0]
 801131e:	687b      	ldr	r3, [r7, #4]
 8011320:	681b      	ldr	r3, [r3, #0]
 8011322:	f022 0201 	bic.w	r2, r2, #1
 8011326:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8011328:	687b      	ldr	r3, [r7, #4]
 801132a:	681b      	ldr	r3, [r3, #0]
 801132c:	689b      	ldr	r3, [r3, #8]
 801132e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8011332:	687b      	ldr	r3, [r7, #4]
 8011334:	681b      	ldr	r3, [r3, #0]
 8011336:	683a      	ldr	r2, [r7, #0]
 8011338:	430a      	orrs	r2, r1
 801133a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801133c:	6878      	ldr	r0, [r7, #4]
 801133e:	f000 f865 	bl	801140c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011342:	687b      	ldr	r3, [r7, #4]
 8011344:	681b      	ldr	r3, [r3, #0]
 8011346:	68fa      	ldr	r2, [r7, #12]
 8011348:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801134a:	687b      	ldr	r3, [r7, #4]
 801134c:	2220      	movs	r2, #32
 801134e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011352:	687b      	ldr	r3, [r7, #4]
 8011354:	2200      	movs	r2, #0
 8011356:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801135a:	2300      	movs	r3, #0
}
 801135c:	4618      	mov	r0, r3
 801135e:	3710      	adds	r7, #16
 8011360:	46bd      	mov	sp, r7
 8011362:	bd80      	pop	{r7, pc}

08011364 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8011364:	b580      	push	{r7, lr}
 8011366:	b08c      	sub	sp, #48	@ 0x30
 8011368:	af00      	add	r7, sp, #0
 801136a:	60f8      	str	r0, [r7, #12]
 801136c:	60b9      	str	r1, [r7, #8]
 801136e:	4613      	mov	r3, r2
 8011370:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8011372:	68fb      	ldr	r3, [r7, #12]
 8011374:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011378:	2b20      	cmp	r3, #32
 801137a:	d142      	bne.n	8011402 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 801137c:	68bb      	ldr	r3, [r7, #8]
 801137e:	2b00      	cmp	r3, #0
 8011380:	d002      	beq.n	8011388 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8011382:	88fb      	ldrh	r3, [r7, #6]
 8011384:	2b00      	cmp	r3, #0
 8011386:	d101      	bne.n	801138c <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8011388:	2301      	movs	r3, #1
 801138a:	e03b      	b.n	8011404 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 801138c:	68fb      	ldr	r3, [r7, #12]
 801138e:	2201      	movs	r2, #1
 8011390:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011392:	68fb      	ldr	r3, [r7, #12]
 8011394:	2200      	movs	r2, #0
 8011396:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8011398:	88fb      	ldrh	r3, [r7, #6]
 801139a:	461a      	mov	r2, r3
 801139c:	68b9      	ldr	r1, [r7, #8]
 801139e:	68f8      	ldr	r0, [r7, #12]
 80113a0:	f7ff fc36 	bl	8010c10 <UART_Start_Receive_DMA>
 80113a4:	4603      	mov	r3, r0
 80113a6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80113aa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80113ae:	2b00      	cmp	r3, #0
 80113b0:	d124      	bne.n	80113fc <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80113b2:	68fb      	ldr	r3, [r7, #12]
 80113b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80113b6:	2b01      	cmp	r3, #1
 80113b8:	d11d      	bne.n	80113f6 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80113ba:	68fb      	ldr	r3, [r7, #12]
 80113bc:	681b      	ldr	r3, [r3, #0]
 80113be:	2210      	movs	r2, #16
 80113c0:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80113c2:	68fb      	ldr	r3, [r7, #12]
 80113c4:	681b      	ldr	r3, [r3, #0]
 80113c6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80113c8:	69bb      	ldr	r3, [r7, #24]
 80113ca:	e853 3f00 	ldrex	r3, [r3]
 80113ce:	617b      	str	r3, [r7, #20]
   return(result);
 80113d0:	697b      	ldr	r3, [r7, #20]
 80113d2:	f043 0310 	orr.w	r3, r3, #16
 80113d6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80113d8:	68fb      	ldr	r3, [r7, #12]
 80113da:	681b      	ldr	r3, [r3, #0]
 80113dc:	461a      	mov	r2, r3
 80113de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80113e2:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80113e4:	6a39      	ldr	r1, [r7, #32]
 80113e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80113e8:	e841 2300 	strex	r3, r2, [r1]
 80113ec:	61fb      	str	r3, [r7, #28]
   return(result);
 80113ee:	69fb      	ldr	r3, [r7, #28]
 80113f0:	2b00      	cmp	r3, #0
 80113f2:	d1e6      	bne.n	80113c2 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 80113f4:	e002      	b.n	80113fc <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80113f6:	2301      	movs	r3, #1
 80113f8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 80113fc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8011400:	e000      	b.n	8011404 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8011402:	2302      	movs	r3, #2
  }
}
 8011404:	4618      	mov	r0, r3
 8011406:	3730      	adds	r7, #48	@ 0x30
 8011408:	46bd      	mov	sp, r7
 801140a:	bd80      	pop	{r7, pc}

0801140c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 801140c:	b480      	push	{r7}
 801140e:	b085      	sub	sp, #20
 8011410:	af00      	add	r7, sp, #0
 8011412:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8011414:	687b      	ldr	r3, [r7, #4]
 8011416:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011418:	2b00      	cmp	r3, #0
 801141a:	d108      	bne.n	801142e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 801141c:	687b      	ldr	r3, [r7, #4]
 801141e:	2201      	movs	r2, #1
 8011420:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8011424:	687b      	ldr	r3, [r7, #4]
 8011426:	2201      	movs	r2, #1
 8011428:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 801142c:	e031      	b.n	8011492 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 801142e:	2310      	movs	r3, #16
 8011430:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8011432:	2310      	movs	r3, #16
 8011434:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8011436:	687b      	ldr	r3, [r7, #4]
 8011438:	681b      	ldr	r3, [r3, #0]
 801143a:	689b      	ldr	r3, [r3, #8]
 801143c:	0e5b      	lsrs	r3, r3, #25
 801143e:	b2db      	uxtb	r3, r3
 8011440:	f003 0307 	and.w	r3, r3, #7
 8011444:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8011446:	687b      	ldr	r3, [r7, #4]
 8011448:	681b      	ldr	r3, [r3, #0]
 801144a:	689b      	ldr	r3, [r3, #8]
 801144c:	0f5b      	lsrs	r3, r3, #29
 801144e:	b2db      	uxtb	r3, r3
 8011450:	f003 0307 	and.w	r3, r3, #7
 8011454:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011456:	7bbb      	ldrb	r3, [r7, #14]
 8011458:	7b3a      	ldrb	r2, [r7, #12]
 801145a:	4911      	ldr	r1, [pc, #68]	@ (80114a0 <UARTEx_SetNbDataToProcess+0x94>)
 801145c:	5c8a      	ldrb	r2, [r1, r2]
 801145e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8011462:	7b3a      	ldrb	r2, [r7, #12]
 8011464:	490f      	ldr	r1, [pc, #60]	@ (80114a4 <UARTEx_SetNbDataToProcess+0x98>)
 8011466:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011468:	fb93 f3f2 	sdiv	r3, r3, r2
 801146c:	b29a      	uxth	r2, r3
 801146e:	687b      	ldr	r3, [r7, #4]
 8011470:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011474:	7bfb      	ldrb	r3, [r7, #15]
 8011476:	7b7a      	ldrb	r2, [r7, #13]
 8011478:	4909      	ldr	r1, [pc, #36]	@ (80114a0 <UARTEx_SetNbDataToProcess+0x94>)
 801147a:	5c8a      	ldrb	r2, [r1, r2]
 801147c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8011480:	7b7a      	ldrb	r2, [r7, #13]
 8011482:	4908      	ldr	r1, [pc, #32]	@ (80114a4 <UARTEx_SetNbDataToProcess+0x98>)
 8011484:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011486:	fb93 f3f2 	sdiv	r3, r3, r2
 801148a:	b29a      	uxth	r2, r3
 801148c:	687b      	ldr	r3, [r7, #4]
 801148e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8011492:	bf00      	nop
 8011494:	3714      	adds	r7, #20
 8011496:	46bd      	mov	sp, r7
 8011498:	f85d 7b04 	ldr.w	r7, [sp], #4
 801149c:	4770      	bx	lr
 801149e:	bf00      	nop
 80114a0:	080166c8 	.word	0x080166c8
 80114a4:	080166d0 	.word	0x080166d0

080114a8 <__cvt>:
 80114a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80114aa:	ed2d 8b02 	vpush	{d8}
 80114ae:	eeb0 8b40 	vmov.f64	d8, d0
 80114b2:	b085      	sub	sp, #20
 80114b4:	4617      	mov	r7, r2
 80114b6:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 80114b8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80114ba:	ee18 2a90 	vmov	r2, s17
 80114be:	f025 0520 	bic.w	r5, r5, #32
 80114c2:	2a00      	cmp	r2, #0
 80114c4:	bfb6      	itet	lt
 80114c6:	222d      	movlt	r2, #45	@ 0x2d
 80114c8:	2200      	movge	r2, #0
 80114ca:	eeb1 8b40 	vneglt.f64	d8, d0
 80114ce:	2d46      	cmp	r5, #70	@ 0x46
 80114d0:	460c      	mov	r4, r1
 80114d2:	701a      	strb	r2, [r3, #0]
 80114d4:	d004      	beq.n	80114e0 <__cvt+0x38>
 80114d6:	2d45      	cmp	r5, #69	@ 0x45
 80114d8:	d100      	bne.n	80114dc <__cvt+0x34>
 80114da:	3401      	adds	r4, #1
 80114dc:	2102      	movs	r1, #2
 80114de:	e000      	b.n	80114e2 <__cvt+0x3a>
 80114e0:	2103      	movs	r1, #3
 80114e2:	ab03      	add	r3, sp, #12
 80114e4:	9301      	str	r3, [sp, #4]
 80114e6:	ab02      	add	r3, sp, #8
 80114e8:	9300      	str	r3, [sp, #0]
 80114ea:	4622      	mov	r2, r4
 80114ec:	4633      	mov	r3, r6
 80114ee:	eeb0 0b48 	vmov.f64	d0, d8
 80114f2:	f001 f965 	bl	80127c0 <_dtoa_r>
 80114f6:	2d47      	cmp	r5, #71	@ 0x47
 80114f8:	d114      	bne.n	8011524 <__cvt+0x7c>
 80114fa:	07fb      	lsls	r3, r7, #31
 80114fc:	d50a      	bpl.n	8011514 <__cvt+0x6c>
 80114fe:	1902      	adds	r2, r0, r4
 8011500:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8011504:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011508:	bf08      	it	eq
 801150a:	9203      	streq	r2, [sp, #12]
 801150c:	2130      	movs	r1, #48	@ 0x30
 801150e:	9b03      	ldr	r3, [sp, #12]
 8011510:	4293      	cmp	r3, r2
 8011512:	d319      	bcc.n	8011548 <__cvt+0xa0>
 8011514:	9b03      	ldr	r3, [sp, #12]
 8011516:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011518:	1a1b      	subs	r3, r3, r0
 801151a:	6013      	str	r3, [r2, #0]
 801151c:	b005      	add	sp, #20
 801151e:	ecbd 8b02 	vpop	{d8}
 8011522:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011524:	2d46      	cmp	r5, #70	@ 0x46
 8011526:	eb00 0204 	add.w	r2, r0, r4
 801152a:	d1e9      	bne.n	8011500 <__cvt+0x58>
 801152c:	7803      	ldrb	r3, [r0, #0]
 801152e:	2b30      	cmp	r3, #48	@ 0x30
 8011530:	d107      	bne.n	8011542 <__cvt+0x9a>
 8011532:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8011536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801153a:	bf1c      	itt	ne
 801153c:	f1c4 0401 	rsbne	r4, r4, #1
 8011540:	6034      	strne	r4, [r6, #0]
 8011542:	6833      	ldr	r3, [r6, #0]
 8011544:	441a      	add	r2, r3
 8011546:	e7db      	b.n	8011500 <__cvt+0x58>
 8011548:	1c5c      	adds	r4, r3, #1
 801154a:	9403      	str	r4, [sp, #12]
 801154c:	7019      	strb	r1, [r3, #0]
 801154e:	e7de      	b.n	801150e <__cvt+0x66>

08011550 <__exponent>:
 8011550:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011552:	2900      	cmp	r1, #0
 8011554:	bfba      	itte	lt
 8011556:	4249      	neglt	r1, r1
 8011558:	232d      	movlt	r3, #45	@ 0x2d
 801155a:	232b      	movge	r3, #43	@ 0x2b
 801155c:	2909      	cmp	r1, #9
 801155e:	7002      	strb	r2, [r0, #0]
 8011560:	7043      	strb	r3, [r0, #1]
 8011562:	dd29      	ble.n	80115b8 <__exponent+0x68>
 8011564:	f10d 0307 	add.w	r3, sp, #7
 8011568:	461d      	mov	r5, r3
 801156a:	270a      	movs	r7, #10
 801156c:	461a      	mov	r2, r3
 801156e:	fbb1 f6f7 	udiv	r6, r1, r7
 8011572:	fb07 1416 	mls	r4, r7, r6, r1
 8011576:	3430      	adds	r4, #48	@ 0x30
 8011578:	f802 4c01 	strb.w	r4, [r2, #-1]
 801157c:	460c      	mov	r4, r1
 801157e:	2c63      	cmp	r4, #99	@ 0x63
 8011580:	f103 33ff 	add.w	r3, r3, #4294967295
 8011584:	4631      	mov	r1, r6
 8011586:	dcf1      	bgt.n	801156c <__exponent+0x1c>
 8011588:	3130      	adds	r1, #48	@ 0x30
 801158a:	1e94      	subs	r4, r2, #2
 801158c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8011590:	1c41      	adds	r1, r0, #1
 8011592:	4623      	mov	r3, r4
 8011594:	42ab      	cmp	r3, r5
 8011596:	d30a      	bcc.n	80115ae <__exponent+0x5e>
 8011598:	f10d 0309 	add.w	r3, sp, #9
 801159c:	1a9b      	subs	r3, r3, r2
 801159e:	42ac      	cmp	r4, r5
 80115a0:	bf88      	it	hi
 80115a2:	2300      	movhi	r3, #0
 80115a4:	3302      	adds	r3, #2
 80115a6:	4403      	add	r3, r0
 80115a8:	1a18      	subs	r0, r3, r0
 80115aa:	b003      	add	sp, #12
 80115ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80115ae:	f813 6b01 	ldrb.w	r6, [r3], #1
 80115b2:	f801 6f01 	strb.w	r6, [r1, #1]!
 80115b6:	e7ed      	b.n	8011594 <__exponent+0x44>
 80115b8:	2330      	movs	r3, #48	@ 0x30
 80115ba:	3130      	adds	r1, #48	@ 0x30
 80115bc:	7083      	strb	r3, [r0, #2]
 80115be:	70c1      	strb	r1, [r0, #3]
 80115c0:	1d03      	adds	r3, r0, #4
 80115c2:	e7f1      	b.n	80115a8 <__exponent+0x58>
 80115c4:	0000      	movs	r0, r0
	...

080115c8 <_printf_float>:
 80115c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80115cc:	b08d      	sub	sp, #52	@ 0x34
 80115ce:	460c      	mov	r4, r1
 80115d0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80115d4:	4616      	mov	r6, r2
 80115d6:	461f      	mov	r7, r3
 80115d8:	4605      	mov	r5, r0
 80115da:	f000 ffdd 	bl	8012598 <_localeconv_r>
 80115de:	f8d0 b000 	ldr.w	fp, [r0]
 80115e2:	4658      	mov	r0, fp
 80115e4:	f7ee fecc 	bl	8000380 <strlen>
 80115e8:	2300      	movs	r3, #0
 80115ea:	930a      	str	r3, [sp, #40]	@ 0x28
 80115ec:	f8d8 3000 	ldr.w	r3, [r8]
 80115f0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80115f4:	6822      	ldr	r2, [r4, #0]
 80115f6:	9005      	str	r0, [sp, #20]
 80115f8:	3307      	adds	r3, #7
 80115fa:	f023 0307 	bic.w	r3, r3, #7
 80115fe:	f103 0108 	add.w	r1, r3, #8
 8011602:	f8c8 1000 	str.w	r1, [r8]
 8011606:	ed93 0b00 	vldr	d0, [r3]
 801160a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8011868 <_printf_float+0x2a0>
 801160e:	eeb0 7bc0 	vabs.f64	d7, d0
 8011612:	eeb4 7b46 	vcmp.f64	d7, d6
 8011616:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801161a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 801161e:	dd24      	ble.n	801166a <_printf_float+0xa2>
 8011620:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8011624:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011628:	d502      	bpl.n	8011630 <_printf_float+0x68>
 801162a:	232d      	movs	r3, #45	@ 0x2d
 801162c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011630:	498f      	ldr	r1, [pc, #572]	@ (8011870 <_printf_float+0x2a8>)
 8011632:	4b90      	ldr	r3, [pc, #576]	@ (8011874 <_printf_float+0x2ac>)
 8011634:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8011638:	bf8c      	ite	hi
 801163a:	4688      	movhi	r8, r1
 801163c:	4698      	movls	r8, r3
 801163e:	f022 0204 	bic.w	r2, r2, #4
 8011642:	2303      	movs	r3, #3
 8011644:	6123      	str	r3, [r4, #16]
 8011646:	6022      	str	r2, [r4, #0]
 8011648:	f04f 0a00 	mov.w	sl, #0
 801164c:	9700      	str	r7, [sp, #0]
 801164e:	4633      	mov	r3, r6
 8011650:	aa0b      	add	r2, sp, #44	@ 0x2c
 8011652:	4621      	mov	r1, r4
 8011654:	4628      	mov	r0, r5
 8011656:	f000 f9d1 	bl	80119fc <_printf_common>
 801165a:	3001      	adds	r0, #1
 801165c:	f040 8089 	bne.w	8011772 <_printf_float+0x1aa>
 8011660:	f04f 30ff 	mov.w	r0, #4294967295
 8011664:	b00d      	add	sp, #52	@ 0x34
 8011666:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801166a:	eeb4 0b40 	vcmp.f64	d0, d0
 801166e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011672:	d709      	bvc.n	8011688 <_printf_float+0xc0>
 8011674:	ee10 3a90 	vmov	r3, s1
 8011678:	2b00      	cmp	r3, #0
 801167a:	bfbc      	itt	lt
 801167c:	232d      	movlt	r3, #45	@ 0x2d
 801167e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8011682:	497d      	ldr	r1, [pc, #500]	@ (8011878 <_printf_float+0x2b0>)
 8011684:	4b7d      	ldr	r3, [pc, #500]	@ (801187c <_printf_float+0x2b4>)
 8011686:	e7d5      	b.n	8011634 <_printf_float+0x6c>
 8011688:	6863      	ldr	r3, [r4, #4]
 801168a:	1c59      	adds	r1, r3, #1
 801168c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8011690:	d139      	bne.n	8011706 <_printf_float+0x13e>
 8011692:	2306      	movs	r3, #6
 8011694:	6063      	str	r3, [r4, #4]
 8011696:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 801169a:	2300      	movs	r3, #0
 801169c:	6022      	str	r2, [r4, #0]
 801169e:	9303      	str	r3, [sp, #12]
 80116a0:	ab0a      	add	r3, sp, #40	@ 0x28
 80116a2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 80116a6:	ab09      	add	r3, sp, #36	@ 0x24
 80116a8:	9300      	str	r3, [sp, #0]
 80116aa:	6861      	ldr	r1, [r4, #4]
 80116ac:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80116b0:	4628      	mov	r0, r5
 80116b2:	f7ff fef9 	bl	80114a8 <__cvt>
 80116b6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80116ba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80116bc:	4680      	mov	r8, r0
 80116be:	d129      	bne.n	8011714 <_printf_float+0x14c>
 80116c0:	1cc8      	adds	r0, r1, #3
 80116c2:	db02      	blt.n	80116ca <_printf_float+0x102>
 80116c4:	6863      	ldr	r3, [r4, #4]
 80116c6:	4299      	cmp	r1, r3
 80116c8:	dd41      	ble.n	801174e <_printf_float+0x186>
 80116ca:	f1a9 0902 	sub.w	r9, r9, #2
 80116ce:	fa5f f989 	uxtb.w	r9, r9
 80116d2:	3901      	subs	r1, #1
 80116d4:	464a      	mov	r2, r9
 80116d6:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80116da:	9109      	str	r1, [sp, #36]	@ 0x24
 80116dc:	f7ff ff38 	bl	8011550 <__exponent>
 80116e0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80116e2:	1813      	adds	r3, r2, r0
 80116e4:	2a01      	cmp	r2, #1
 80116e6:	4682      	mov	sl, r0
 80116e8:	6123      	str	r3, [r4, #16]
 80116ea:	dc02      	bgt.n	80116f2 <_printf_float+0x12a>
 80116ec:	6822      	ldr	r2, [r4, #0]
 80116ee:	07d2      	lsls	r2, r2, #31
 80116f0:	d501      	bpl.n	80116f6 <_printf_float+0x12e>
 80116f2:	3301      	adds	r3, #1
 80116f4:	6123      	str	r3, [r4, #16]
 80116f6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80116fa:	2b00      	cmp	r3, #0
 80116fc:	d0a6      	beq.n	801164c <_printf_float+0x84>
 80116fe:	232d      	movs	r3, #45	@ 0x2d
 8011700:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011704:	e7a2      	b.n	801164c <_printf_float+0x84>
 8011706:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801170a:	d1c4      	bne.n	8011696 <_printf_float+0xce>
 801170c:	2b00      	cmp	r3, #0
 801170e:	d1c2      	bne.n	8011696 <_printf_float+0xce>
 8011710:	2301      	movs	r3, #1
 8011712:	e7bf      	b.n	8011694 <_printf_float+0xcc>
 8011714:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8011718:	d9db      	bls.n	80116d2 <_printf_float+0x10a>
 801171a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 801171e:	d118      	bne.n	8011752 <_printf_float+0x18a>
 8011720:	2900      	cmp	r1, #0
 8011722:	6863      	ldr	r3, [r4, #4]
 8011724:	dd0b      	ble.n	801173e <_printf_float+0x176>
 8011726:	6121      	str	r1, [r4, #16]
 8011728:	b913      	cbnz	r3, 8011730 <_printf_float+0x168>
 801172a:	6822      	ldr	r2, [r4, #0]
 801172c:	07d0      	lsls	r0, r2, #31
 801172e:	d502      	bpl.n	8011736 <_printf_float+0x16e>
 8011730:	3301      	adds	r3, #1
 8011732:	440b      	add	r3, r1
 8011734:	6123      	str	r3, [r4, #16]
 8011736:	65a1      	str	r1, [r4, #88]	@ 0x58
 8011738:	f04f 0a00 	mov.w	sl, #0
 801173c:	e7db      	b.n	80116f6 <_printf_float+0x12e>
 801173e:	b913      	cbnz	r3, 8011746 <_printf_float+0x17e>
 8011740:	6822      	ldr	r2, [r4, #0]
 8011742:	07d2      	lsls	r2, r2, #31
 8011744:	d501      	bpl.n	801174a <_printf_float+0x182>
 8011746:	3302      	adds	r3, #2
 8011748:	e7f4      	b.n	8011734 <_printf_float+0x16c>
 801174a:	2301      	movs	r3, #1
 801174c:	e7f2      	b.n	8011734 <_printf_float+0x16c>
 801174e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8011752:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011754:	4299      	cmp	r1, r3
 8011756:	db05      	blt.n	8011764 <_printf_float+0x19c>
 8011758:	6823      	ldr	r3, [r4, #0]
 801175a:	6121      	str	r1, [r4, #16]
 801175c:	07d8      	lsls	r0, r3, #31
 801175e:	d5ea      	bpl.n	8011736 <_printf_float+0x16e>
 8011760:	1c4b      	adds	r3, r1, #1
 8011762:	e7e7      	b.n	8011734 <_printf_float+0x16c>
 8011764:	2900      	cmp	r1, #0
 8011766:	bfd4      	ite	le
 8011768:	f1c1 0202 	rsble	r2, r1, #2
 801176c:	2201      	movgt	r2, #1
 801176e:	4413      	add	r3, r2
 8011770:	e7e0      	b.n	8011734 <_printf_float+0x16c>
 8011772:	6823      	ldr	r3, [r4, #0]
 8011774:	055a      	lsls	r2, r3, #21
 8011776:	d407      	bmi.n	8011788 <_printf_float+0x1c0>
 8011778:	6923      	ldr	r3, [r4, #16]
 801177a:	4642      	mov	r2, r8
 801177c:	4631      	mov	r1, r6
 801177e:	4628      	mov	r0, r5
 8011780:	47b8      	blx	r7
 8011782:	3001      	adds	r0, #1
 8011784:	d12a      	bne.n	80117dc <_printf_float+0x214>
 8011786:	e76b      	b.n	8011660 <_printf_float+0x98>
 8011788:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 801178c:	f240 80e0 	bls.w	8011950 <_printf_float+0x388>
 8011790:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8011794:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8011798:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801179c:	d133      	bne.n	8011806 <_printf_float+0x23e>
 801179e:	4a38      	ldr	r2, [pc, #224]	@ (8011880 <_printf_float+0x2b8>)
 80117a0:	2301      	movs	r3, #1
 80117a2:	4631      	mov	r1, r6
 80117a4:	4628      	mov	r0, r5
 80117a6:	47b8      	blx	r7
 80117a8:	3001      	adds	r0, #1
 80117aa:	f43f af59 	beq.w	8011660 <_printf_float+0x98>
 80117ae:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80117b2:	4543      	cmp	r3, r8
 80117b4:	db02      	blt.n	80117bc <_printf_float+0x1f4>
 80117b6:	6823      	ldr	r3, [r4, #0]
 80117b8:	07d8      	lsls	r0, r3, #31
 80117ba:	d50f      	bpl.n	80117dc <_printf_float+0x214>
 80117bc:	9b05      	ldr	r3, [sp, #20]
 80117be:	465a      	mov	r2, fp
 80117c0:	4631      	mov	r1, r6
 80117c2:	4628      	mov	r0, r5
 80117c4:	47b8      	blx	r7
 80117c6:	3001      	adds	r0, #1
 80117c8:	f43f af4a 	beq.w	8011660 <_printf_float+0x98>
 80117cc:	f04f 0900 	mov.w	r9, #0
 80117d0:	f108 38ff 	add.w	r8, r8, #4294967295
 80117d4:	f104 0a1a 	add.w	sl, r4, #26
 80117d8:	45c8      	cmp	r8, r9
 80117da:	dc09      	bgt.n	80117f0 <_printf_float+0x228>
 80117dc:	6823      	ldr	r3, [r4, #0]
 80117de:	079b      	lsls	r3, r3, #30
 80117e0:	f100 8107 	bmi.w	80119f2 <_printf_float+0x42a>
 80117e4:	68e0      	ldr	r0, [r4, #12]
 80117e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80117e8:	4298      	cmp	r0, r3
 80117ea:	bfb8      	it	lt
 80117ec:	4618      	movlt	r0, r3
 80117ee:	e739      	b.n	8011664 <_printf_float+0x9c>
 80117f0:	2301      	movs	r3, #1
 80117f2:	4652      	mov	r2, sl
 80117f4:	4631      	mov	r1, r6
 80117f6:	4628      	mov	r0, r5
 80117f8:	47b8      	blx	r7
 80117fa:	3001      	adds	r0, #1
 80117fc:	f43f af30 	beq.w	8011660 <_printf_float+0x98>
 8011800:	f109 0901 	add.w	r9, r9, #1
 8011804:	e7e8      	b.n	80117d8 <_printf_float+0x210>
 8011806:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011808:	2b00      	cmp	r3, #0
 801180a:	dc3b      	bgt.n	8011884 <_printf_float+0x2bc>
 801180c:	4a1c      	ldr	r2, [pc, #112]	@ (8011880 <_printf_float+0x2b8>)
 801180e:	2301      	movs	r3, #1
 8011810:	4631      	mov	r1, r6
 8011812:	4628      	mov	r0, r5
 8011814:	47b8      	blx	r7
 8011816:	3001      	adds	r0, #1
 8011818:	f43f af22 	beq.w	8011660 <_printf_float+0x98>
 801181c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8011820:	ea59 0303 	orrs.w	r3, r9, r3
 8011824:	d102      	bne.n	801182c <_printf_float+0x264>
 8011826:	6823      	ldr	r3, [r4, #0]
 8011828:	07d9      	lsls	r1, r3, #31
 801182a:	d5d7      	bpl.n	80117dc <_printf_float+0x214>
 801182c:	9b05      	ldr	r3, [sp, #20]
 801182e:	465a      	mov	r2, fp
 8011830:	4631      	mov	r1, r6
 8011832:	4628      	mov	r0, r5
 8011834:	47b8      	blx	r7
 8011836:	3001      	adds	r0, #1
 8011838:	f43f af12 	beq.w	8011660 <_printf_float+0x98>
 801183c:	f04f 0a00 	mov.w	sl, #0
 8011840:	f104 0b1a 	add.w	fp, r4, #26
 8011844:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011846:	425b      	negs	r3, r3
 8011848:	4553      	cmp	r3, sl
 801184a:	dc01      	bgt.n	8011850 <_printf_float+0x288>
 801184c:	464b      	mov	r3, r9
 801184e:	e794      	b.n	801177a <_printf_float+0x1b2>
 8011850:	2301      	movs	r3, #1
 8011852:	465a      	mov	r2, fp
 8011854:	4631      	mov	r1, r6
 8011856:	4628      	mov	r0, r5
 8011858:	47b8      	blx	r7
 801185a:	3001      	adds	r0, #1
 801185c:	f43f af00 	beq.w	8011660 <_printf_float+0x98>
 8011860:	f10a 0a01 	add.w	sl, sl, #1
 8011864:	e7ee      	b.n	8011844 <_printf_float+0x27c>
 8011866:	bf00      	nop
 8011868:	ffffffff 	.word	0xffffffff
 801186c:	7fefffff 	.word	0x7fefffff
 8011870:	080166dc 	.word	0x080166dc
 8011874:	080166d8 	.word	0x080166d8
 8011878:	080166e4 	.word	0x080166e4
 801187c:	080166e0 	.word	0x080166e0
 8011880:	080166e8 	.word	0x080166e8
 8011884:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011886:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801188a:	4553      	cmp	r3, sl
 801188c:	bfa8      	it	ge
 801188e:	4653      	movge	r3, sl
 8011890:	2b00      	cmp	r3, #0
 8011892:	4699      	mov	r9, r3
 8011894:	dc37      	bgt.n	8011906 <_printf_float+0x33e>
 8011896:	2300      	movs	r3, #0
 8011898:	9307      	str	r3, [sp, #28]
 801189a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801189e:	f104 021a 	add.w	r2, r4, #26
 80118a2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80118a4:	9907      	ldr	r1, [sp, #28]
 80118a6:	9306      	str	r3, [sp, #24]
 80118a8:	eba3 0309 	sub.w	r3, r3, r9
 80118ac:	428b      	cmp	r3, r1
 80118ae:	dc31      	bgt.n	8011914 <_printf_float+0x34c>
 80118b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80118b2:	459a      	cmp	sl, r3
 80118b4:	dc3b      	bgt.n	801192e <_printf_float+0x366>
 80118b6:	6823      	ldr	r3, [r4, #0]
 80118b8:	07da      	lsls	r2, r3, #31
 80118ba:	d438      	bmi.n	801192e <_printf_float+0x366>
 80118bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80118be:	ebaa 0903 	sub.w	r9, sl, r3
 80118c2:	9b06      	ldr	r3, [sp, #24]
 80118c4:	ebaa 0303 	sub.w	r3, sl, r3
 80118c8:	4599      	cmp	r9, r3
 80118ca:	bfa8      	it	ge
 80118cc:	4699      	movge	r9, r3
 80118ce:	f1b9 0f00 	cmp.w	r9, #0
 80118d2:	dc34      	bgt.n	801193e <_printf_float+0x376>
 80118d4:	f04f 0800 	mov.w	r8, #0
 80118d8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80118dc:	f104 0b1a 	add.w	fp, r4, #26
 80118e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80118e2:	ebaa 0303 	sub.w	r3, sl, r3
 80118e6:	eba3 0309 	sub.w	r3, r3, r9
 80118ea:	4543      	cmp	r3, r8
 80118ec:	f77f af76 	ble.w	80117dc <_printf_float+0x214>
 80118f0:	2301      	movs	r3, #1
 80118f2:	465a      	mov	r2, fp
 80118f4:	4631      	mov	r1, r6
 80118f6:	4628      	mov	r0, r5
 80118f8:	47b8      	blx	r7
 80118fa:	3001      	adds	r0, #1
 80118fc:	f43f aeb0 	beq.w	8011660 <_printf_float+0x98>
 8011900:	f108 0801 	add.w	r8, r8, #1
 8011904:	e7ec      	b.n	80118e0 <_printf_float+0x318>
 8011906:	4642      	mov	r2, r8
 8011908:	4631      	mov	r1, r6
 801190a:	4628      	mov	r0, r5
 801190c:	47b8      	blx	r7
 801190e:	3001      	adds	r0, #1
 8011910:	d1c1      	bne.n	8011896 <_printf_float+0x2ce>
 8011912:	e6a5      	b.n	8011660 <_printf_float+0x98>
 8011914:	2301      	movs	r3, #1
 8011916:	4631      	mov	r1, r6
 8011918:	4628      	mov	r0, r5
 801191a:	9206      	str	r2, [sp, #24]
 801191c:	47b8      	blx	r7
 801191e:	3001      	adds	r0, #1
 8011920:	f43f ae9e 	beq.w	8011660 <_printf_float+0x98>
 8011924:	9b07      	ldr	r3, [sp, #28]
 8011926:	9a06      	ldr	r2, [sp, #24]
 8011928:	3301      	adds	r3, #1
 801192a:	9307      	str	r3, [sp, #28]
 801192c:	e7b9      	b.n	80118a2 <_printf_float+0x2da>
 801192e:	9b05      	ldr	r3, [sp, #20]
 8011930:	465a      	mov	r2, fp
 8011932:	4631      	mov	r1, r6
 8011934:	4628      	mov	r0, r5
 8011936:	47b8      	blx	r7
 8011938:	3001      	adds	r0, #1
 801193a:	d1bf      	bne.n	80118bc <_printf_float+0x2f4>
 801193c:	e690      	b.n	8011660 <_printf_float+0x98>
 801193e:	9a06      	ldr	r2, [sp, #24]
 8011940:	464b      	mov	r3, r9
 8011942:	4442      	add	r2, r8
 8011944:	4631      	mov	r1, r6
 8011946:	4628      	mov	r0, r5
 8011948:	47b8      	blx	r7
 801194a:	3001      	adds	r0, #1
 801194c:	d1c2      	bne.n	80118d4 <_printf_float+0x30c>
 801194e:	e687      	b.n	8011660 <_printf_float+0x98>
 8011950:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8011954:	f1b9 0f01 	cmp.w	r9, #1
 8011958:	dc01      	bgt.n	801195e <_printf_float+0x396>
 801195a:	07db      	lsls	r3, r3, #31
 801195c:	d536      	bpl.n	80119cc <_printf_float+0x404>
 801195e:	2301      	movs	r3, #1
 8011960:	4642      	mov	r2, r8
 8011962:	4631      	mov	r1, r6
 8011964:	4628      	mov	r0, r5
 8011966:	47b8      	blx	r7
 8011968:	3001      	adds	r0, #1
 801196a:	f43f ae79 	beq.w	8011660 <_printf_float+0x98>
 801196e:	9b05      	ldr	r3, [sp, #20]
 8011970:	465a      	mov	r2, fp
 8011972:	4631      	mov	r1, r6
 8011974:	4628      	mov	r0, r5
 8011976:	47b8      	blx	r7
 8011978:	3001      	adds	r0, #1
 801197a:	f43f ae71 	beq.w	8011660 <_printf_float+0x98>
 801197e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8011982:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8011986:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801198a:	f109 39ff 	add.w	r9, r9, #4294967295
 801198e:	d018      	beq.n	80119c2 <_printf_float+0x3fa>
 8011990:	464b      	mov	r3, r9
 8011992:	f108 0201 	add.w	r2, r8, #1
 8011996:	4631      	mov	r1, r6
 8011998:	4628      	mov	r0, r5
 801199a:	47b8      	blx	r7
 801199c:	3001      	adds	r0, #1
 801199e:	d10c      	bne.n	80119ba <_printf_float+0x3f2>
 80119a0:	e65e      	b.n	8011660 <_printf_float+0x98>
 80119a2:	2301      	movs	r3, #1
 80119a4:	465a      	mov	r2, fp
 80119a6:	4631      	mov	r1, r6
 80119a8:	4628      	mov	r0, r5
 80119aa:	47b8      	blx	r7
 80119ac:	3001      	adds	r0, #1
 80119ae:	f43f ae57 	beq.w	8011660 <_printf_float+0x98>
 80119b2:	f108 0801 	add.w	r8, r8, #1
 80119b6:	45c8      	cmp	r8, r9
 80119b8:	dbf3      	blt.n	80119a2 <_printf_float+0x3da>
 80119ba:	4653      	mov	r3, sl
 80119bc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80119c0:	e6dc      	b.n	801177c <_printf_float+0x1b4>
 80119c2:	f04f 0800 	mov.w	r8, #0
 80119c6:	f104 0b1a 	add.w	fp, r4, #26
 80119ca:	e7f4      	b.n	80119b6 <_printf_float+0x3ee>
 80119cc:	2301      	movs	r3, #1
 80119ce:	4642      	mov	r2, r8
 80119d0:	e7e1      	b.n	8011996 <_printf_float+0x3ce>
 80119d2:	2301      	movs	r3, #1
 80119d4:	464a      	mov	r2, r9
 80119d6:	4631      	mov	r1, r6
 80119d8:	4628      	mov	r0, r5
 80119da:	47b8      	blx	r7
 80119dc:	3001      	adds	r0, #1
 80119de:	f43f ae3f 	beq.w	8011660 <_printf_float+0x98>
 80119e2:	f108 0801 	add.w	r8, r8, #1
 80119e6:	68e3      	ldr	r3, [r4, #12]
 80119e8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80119ea:	1a5b      	subs	r3, r3, r1
 80119ec:	4543      	cmp	r3, r8
 80119ee:	dcf0      	bgt.n	80119d2 <_printf_float+0x40a>
 80119f0:	e6f8      	b.n	80117e4 <_printf_float+0x21c>
 80119f2:	f04f 0800 	mov.w	r8, #0
 80119f6:	f104 0919 	add.w	r9, r4, #25
 80119fa:	e7f4      	b.n	80119e6 <_printf_float+0x41e>

080119fc <_printf_common>:
 80119fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011a00:	4616      	mov	r6, r2
 8011a02:	4698      	mov	r8, r3
 8011a04:	688a      	ldr	r2, [r1, #8]
 8011a06:	690b      	ldr	r3, [r1, #16]
 8011a08:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8011a0c:	4293      	cmp	r3, r2
 8011a0e:	bfb8      	it	lt
 8011a10:	4613      	movlt	r3, r2
 8011a12:	6033      	str	r3, [r6, #0]
 8011a14:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011a18:	4607      	mov	r7, r0
 8011a1a:	460c      	mov	r4, r1
 8011a1c:	b10a      	cbz	r2, 8011a22 <_printf_common+0x26>
 8011a1e:	3301      	adds	r3, #1
 8011a20:	6033      	str	r3, [r6, #0]
 8011a22:	6823      	ldr	r3, [r4, #0]
 8011a24:	0699      	lsls	r1, r3, #26
 8011a26:	bf42      	ittt	mi
 8011a28:	6833      	ldrmi	r3, [r6, #0]
 8011a2a:	3302      	addmi	r3, #2
 8011a2c:	6033      	strmi	r3, [r6, #0]
 8011a2e:	6825      	ldr	r5, [r4, #0]
 8011a30:	f015 0506 	ands.w	r5, r5, #6
 8011a34:	d106      	bne.n	8011a44 <_printf_common+0x48>
 8011a36:	f104 0a19 	add.w	sl, r4, #25
 8011a3a:	68e3      	ldr	r3, [r4, #12]
 8011a3c:	6832      	ldr	r2, [r6, #0]
 8011a3e:	1a9b      	subs	r3, r3, r2
 8011a40:	42ab      	cmp	r3, r5
 8011a42:	dc26      	bgt.n	8011a92 <_printf_common+0x96>
 8011a44:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8011a48:	6822      	ldr	r2, [r4, #0]
 8011a4a:	3b00      	subs	r3, #0
 8011a4c:	bf18      	it	ne
 8011a4e:	2301      	movne	r3, #1
 8011a50:	0692      	lsls	r2, r2, #26
 8011a52:	d42b      	bmi.n	8011aac <_printf_common+0xb0>
 8011a54:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8011a58:	4641      	mov	r1, r8
 8011a5a:	4638      	mov	r0, r7
 8011a5c:	47c8      	blx	r9
 8011a5e:	3001      	adds	r0, #1
 8011a60:	d01e      	beq.n	8011aa0 <_printf_common+0xa4>
 8011a62:	6823      	ldr	r3, [r4, #0]
 8011a64:	6922      	ldr	r2, [r4, #16]
 8011a66:	f003 0306 	and.w	r3, r3, #6
 8011a6a:	2b04      	cmp	r3, #4
 8011a6c:	bf02      	ittt	eq
 8011a6e:	68e5      	ldreq	r5, [r4, #12]
 8011a70:	6833      	ldreq	r3, [r6, #0]
 8011a72:	1aed      	subeq	r5, r5, r3
 8011a74:	68a3      	ldr	r3, [r4, #8]
 8011a76:	bf0c      	ite	eq
 8011a78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011a7c:	2500      	movne	r5, #0
 8011a7e:	4293      	cmp	r3, r2
 8011a80:	bfc4      	itt	gt
 8011a82:	1a9b      	subgt	r3, r3, r2
 8011a84:	18ed      	addgt	r5, r5, r3
 8011a86:	2600      	movs	r6, #0
 8011a88:	341a      	adds	r4, #26
 8011a8a:	42b5      	cmp	r5, r6
 8011a8c:	d11a      	bne.n	8011ac4 <_printf_common+0xc8>
 8011a8e:	2000      	movs	r0, #0
 8011a90:	e008      	b.n	8011aa4 <_printf_common+0xa8>
 8011a92:	2301      	movs	r3, #1
 8011a94:	4652      	mov	r2, sl
 8011a96:	4641      	mov	r1, r8
 8011a98:	4638      	mov	r0, r7
 8011a9a:	47c8      	blx	r9
 8011a9c:	3001      	adds	r0, #1
 8011a9e:	d103      	bne.n	8011aa8 <_printf_common+0xac>
 8011aa0:	f04f 30ff 	mov.w	r0, #4294967295
 8011aa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011aa8:	3501      	adds	r5, #1
 8011aaa:	e7c6      	b.n	8011a3a <_printf_common+0x3e>
 8011aac:	18e1      	adds	r1, r4, r3
 8011aae:	1c5a      	adds	r2, r3, #1
 8011ab0:	2030      	movs	r0, #48	@ 0x30
 8011ab2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8011ab6:	4422      	add	r2, r4
 8011ab8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8011abc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8011ac0:	3302      	adds	r3, #2
 8011ac2:	e7c7      	b.n	8011a54 <_printf_common+0x58>
 8011ac4:	2301      	movs	r3, #1
 8011ac6:	4622      	mov	r2, r4
 8011ac8:	4641      	mov	r1, r8
 8011aca:	4638      	mov	r0, r7
 8011acc:	47c8      	blx	r9
 8011ace:	3001      	adds	r0, #1
 8011ad0:	d0e6      	beq.n	8011aa0 <_printf_common+0xa4>
 8011ad2:	3601      	adds	r6, #1
 8011ad4:	e7d9      	b.n	8011a8a <_printf_common+0x8e>
	...

08011ad8 <_printf_i>:
 8011ad8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011adc:	7e0f      	ldrb	r7, [r1, #24]
 8011ade:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011ae0:	2f78      	cmp	r7, #120	@ 0x78
 8011ae2:	4691      	mov	r9, r2
 8011ae4:	4680      	mov	r8, r0
 8011ae6:	460c      	mov	r4, r1
 8011ae8:	469a      	mov	sl, r3
 8011aea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8011aee:	d807      	bhi.n	8011b00 <_printf_i+0x28>
 8011af0:	2f62      	cmp	r7, #98	@ 0x62
 8011af2:	d80a      	bhi.n	8011b0a <_printf_i+0x32>
 8011af4:	2f00      	cmp	r7, #0
 8011af6:	f000 80d1 	beq.w	8011c9c <_printf_i+0x1c4>
 8011afa:	2f58      	cmp	r7, #88	@ 0x58
 8011afc:	f000 80b8 	beq.w	8011c70 <_printf_i+0x198>
 8011b00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011b04:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8011b08:	e03a      	b.n	8011b80 <_printf_i+0xa8>
 8011b0a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8011b0e:	2b15      	cmp	r3, #21
 8011b10:	d8f6      	bhi.n	8011b00 <_printf_i+0x28>
 8011b12:	a101      	add	r1, pc, #4	@ (adr r1, 8011b18 <_printf_i+0x40>)
 8011b14:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011b18:	08011b71 	.word	0x08011b71
 8011b1c:	08011b85 	.word	0x08011b85
 8011b20:	08011b01 	.word	0x08011b01
 8011b24:	08011b01 	.word	0x08011b01
 8011b28:	08011b01 	.word	0x08011b01
 8011b2c:	08011b01 	.word	0x08011b01
 8011b30:	08011b85 	.word	0x08011b85
 8011b34:	08011b01 	.word	0x08011b01
 8011b38:	08011b01 	.word	0x08011b01
 8011b3c:	08011b01 	.word	0x08011b01
 8011b40:	08011b01 	.word	0x08011b01
 8011b44:	08011c83 	.word	0x08011c83
 8011b48:	08011baf 	.word	0x08011baf
 8011b4c:	08011c3d 	.word	0x08011c3d
 8011b50:	08011b01 	.word	0x08011b01
 8011b54:	08011b01 	.word	0x08011b01
 8011b58:	08011ca5 	.word	0x08011ca5
 8011b5c:	08011b01 	.word	0x08011b01
 8011b60:	08011baf 	.word	0x08011baf
 8011b64:	08011b01 	.word	0x08011b01
 8011b68:	08011b01 	.word	0x08011b01
 8011b6c:	08011c45 	.word	0x08011c45
 8011b70:	6833      	ldr	r3, [r6, #0]
 8011b72:	1d1a      	adds	r2, r3, #4
 8011b74:	681b      	ldr	r3, [r3, #0]
 8011b76:	6032      	str	r2, [r6, #0]
 8011b78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011b7c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8011b80:	2301      	movs	r3, #1
 8011b82:	e09c      	b.n	8011cbe <_printf_i+0x1e6>
 8011b84:	6833      	ldr	r3, [r6, #0]
 8011b86:	6820      	ldr	r0, [r4, #0]
 8011b88:	1d19      	adds	r1, r3, #4
 8011b8a:	6031      	str	r1, [r6, #0]
 8011b8c:	0606      	lsls	r6, r0, #24
 8011b8e:	d501      	bpl.n	8011b94 <_printf_i+0xbc>
 8011b90:	681d      	ldr	r5, [r3, #0]
 8011b92:	e003      	b.n	8011b9c <_printf_i+0xc4>
 8011b94:	0645      	lsls	r5, r0, #25
 8011b96:	d5fb      	bpl.n	8011b90 <_printf_i+0xb8>
 8011b98:	f9b3 5000 	ldrsh.w	r5, [r3]
 8011b9c:	2d00      	cmp	r5, #0
 8011b9e:	da03      	bge.n	8011ba8 <_printf_i+0xd0>
 8011ba0:	232d      	movs	r3, #45	@ 0x2d
 8011ba2:	426d      	negs	r5, r5
 8011ba4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011ba8:	4858      	ldr	r0, [pc, #352]	@ (8011d0c <_printf_i+0x234>)
 8011baa:	230a      	movs	r3, #10
 8011bac:	e011      	b.n	8011bd2 <_printf_i+0xfa>
 8011bae:	6821      	ldr	r1, [r4, #0]
 8011bb0:	6833      	ldr	r3, [r6, #0]
 8011bb2:	0608      	lsls	r0, r1, #24
 8011bb4:	f853 5b04 	ldr.w	r5, [r3], #4
 8011bb8:	d402      	bmi.n	8011bc0 <_printf_i+0xe8>
 8011bba:	0649      	lsls	r1, r1, #25
 8011bbc:	bf48      	it	mi
 8011bbe:	b2ad      	uxthmi	r5, r5
 8011bc0:	2f6f      	cmp	r7, #111	@ 0x6f
 8011bc2:	4852      	ldr	r0, [pc, #328]	@ (8011d0c <_printf_i+0x234>)
 8011bc4:	6033      	str	r3, [r6, #0]
 8011bc6:	bf14      	ite	ne
 8011bc8:	230a      	movne	r3, #10
 8011bca:	2308      	moveq	r3, #8
 8011bcc:	2100      	movs	r1, #0
 8011bce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8011bd2:	6866      	ldr	r6, [r4, #4]
 8011bd4:	60a6      	str	r6, [r4, #8]
 8011bd6:	2e00      	cmp	r6, #0
 8011bd8:	db05      	blt.n	8011be6 <_printf_i+0x10e>
 8011bda:	6821      	ldr	r1, [r4, #0]
 8011bdc:	432e      	orrs	r6, r5
 8011bde:	f021 0104 	bic.w	r1, r1, #4
 8011be2:	6021      	str	r1, [r4, #0]
 8011be4:	d04b      	beq.n	8011c7e <_printf_i+0x1a6>
 8011be6:	4616      	mov	r6, r2
 8011be8:	fbb5 f1f3 	udiv	r1, r5, r3
 8011bec:	fb03 5711 	mls	r7, r3, r1, r5
 8011bf0:	5dc7      	ldrb	r7, [r0, r7]
 8011bf2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8011bf6:	462f      	mov	r7, r5
 8011bf8:	42bb      	cmp	r3, r7
 8011bfa:	460d      	mov	r5, r1
 8011bfc:	d9f4      	bls.n	8011be8 <_printf_i+0x110>
 8011bfe:	2b08      	cmp	r3, #8
 8011c00:	d10b      	bne.n	8011c1a <_printf_i+0x142>
 8011c02:	6823      	ldr	r3, [r4, #0]
 8011c04:	07df      	lsls	r7, r3, #31
 8011c06:	d508      	bpl.n	8011c1a <_printf_i+0x142>
 8011c08:	6923      	ldr	r3, [r4, #16]
 8011c0a:	6861      	ldr	r1, [r4, #4]
 8011c0c:	4299      	cmp	r1, r3
 8011c0e:	bfde      	ittt	le
 8011c10:	2330      	movle	r3, #48	@ 0x30
 8011c12:	f806 3c01 	strble.w	r3, [r6, #-1]
 8011c16:	f106 36ff 	addle.w	r6, r6, #4294967295
 8011c1a:	1b92      	subs	r2, r2, r6
 8011c1c:	6122      	str	r2, [r4, #16]
 8011c1e:	f8cd a000 	str.w	sl, [sp]
 8011c22:	464b      	mov	r3, r9
 8011c24:	aa03      	add	r2, sp, #12
 8011c26:	4621      	mov	r1, r4
 8011c28:	4640      	mov	r0, r8
 8011c2a:	f7ff fee7 	bl	80119fc <_printf_common>
 8011c2e:	3001      	adds	r0, #1
 8011c30:	d14a      	bne.n	8011cc8 <_printf_i+0x1f0>
 8011c32:	f04f 30ff 	mov.w	r0, #4294967295
 8011c36:	b004      	add	sp, #16
 8011c38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011c3c:	6823      	ldr	r3, [r4, #0]
 8011c3e:	f043 0320 	orr.w	r3, r3, #32
 8011c42:	6023      	str	r3, [r4, #0]
 8011c44:	4832      	ldr	r0, [pc, #200]	@ (8011d10 <_printf_i+0x238>)
 8011c46:	2778      	movs	r7, #120	@ 0x78
 8011c48:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8011c4c:	6823      	ldr	r3, [r4, #0]
 8011c4e:	6831      	ldr	r1, [r6, #0]
 8011c50:	061f      	lsls	r7, r3, #24
 8011c52:	f851 5b04 	ldr.w	r5, [r1], #4
 8011c56:	d402      	bmi.n	8011c5e <_printf_i+0x186>
 8011c58:	065f      	lsls	r7, r3, #25
 8011c5a:	bf48      	it	mi
 8011c5c:	b2ad      	uxthmi	r5, r5
 8011c5e:	6031      	str	r1, [r6, #0]
 8011c60:	07d9      	lsls	r1, r3, #31
 8011c62:	bf44      	itt	mi
 8011c64:	f043 0320 	orrmi.w	r3, r3, #32
 8011c68:	6023      	strmi	r3, [r4, #0]
 8011c6a:	b11d      	cbz	r5, 8011c74 <_printf_i+0x19c>
 8011c6c:	2310      	movs	r3, #16
 8011c6e:	e7ad      	b.n	8011bcc <_printf_i+0xf4>
 8011c70:	4826      	ldr	r0, [pc, #152]	@ (8011d0c <_printf_i+0x234>)
 8011c72:	e7e9      	b.n	8011c48 <_printf_i+0x170>
 8011c74:	6823      	ldr	r3, [r4, #0]
 8011c76:	f023 0320 	bic.w	r3, r3, #32
 8011c7a:	6023      	str	r3, [r4, #0]
 8011c7c:	e7f6      	b.n	8011c6c <_printf_i+0x194>
 8011c7e:	4616      	mov	r6, r2
 8011c80:	e7bd      	b.n	8011bfe <_printf_i+0x126>
 8011c82:	6833      	ldr	r3, [r6, #0]
 8011c84:	6825      	ldr	r5, [r4, #0]
 8011c86:	6961      	ldr	r1, [r4, #20]
 8011c88:	1d18      	adds	r0, r3, #4
 8011c8a:	6030      	str	r0, [r6, #0]
 8011c8c:	062e      	lsls	r6, r5, #24
 8011c8e:	681b      	ldr	r3, [r3, #0]
 8011c90:	d501      	bpl.n	8011c96 <_printf_i+0x1be>
 8011c92:	6019      	str	r1, [r3, #0]
 8011c94:	e002      	b.n	8011c9c <_printf_i+0x1c4>
 8011c96:	0668      	lsls	r0, r5, #25
 8011c98:	d5fb      	bpl.n	8011c92 <_printf_i+0x1ba>
 8011c9a:	8019      	strh	r1, [r3, #0]
 8011c9c:	2300      	movs	r3, #0
 8011c9e:	6123      	str	r3, [r4, #16]
 8011ca0:	4616      	mov	r6, r2
 8011ca2:	e7bc      	b.n	8011c1e <_printf_i+0x146>
 8011ca4:	6833      	ldr	r3, [r6, #0]
 8011ca6:	1d1a      	adds	r2, r3, #4
 8011ca8:	6032      	str	r2, [r6, #0]
 8011caa:	681e      	ldr	r6, [r3, #0]
 8011cac:	6862      	ldr	r2, [r4, #4]
 8011cae:	2100      	movs	r1, #0
 8011cb0:	4630      	mov	r0, r6
 8011cb2:	f7ee fb15 	bl	80002e0 <memchr>
 8011cb6:	b108      	cbz	r0, 8011cbc <_printf_i+0x1e4>
 8011cb8:	1b80      	subs	r0, r0, r6
 8011cba:	6060      	str	r0, [r4, #4]
 8011cbc:	6863      	ldr	r3, [r4, #4]
 8011cbe:	6123      	str	r3, [r4, #16]
 8011cc0:	2300      	movs	r3, #0
 8011cc2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011cc6:	e7aa      	b.n	8011c1e <_printf_i+0x146>
 8011cc8:	6923      	ldr	r3, [r4, #16]
 8011cca:	4632      	mov	r2, r6
 8011ccc:	4649      	mov	r1, r9
 8011cce:	4640      	mov	r0, r8
 8011cd0:	47d0      	blx	sl
 8011cd2:	3001      	adds	r0, #1
 8011cd4:	d0ad      	beq.n	8011c32 <_printf_i+0x15a>
 8011cd6:	6823      	ldr	r3, [r4, #0]
 8011cd8:	079b      	lsls	r3, r3, #30
 8011cda:	d413      	bmi.n	8011d04 <_printf_i+0x22c>
 8011cdc:	68e0      	ldr	r0, [r4, #12]
 8011cde:	9b03      	ldr	r3, [sp, #12]
 8011ce0:	4298      	cmp	r0, r3
 8011ce2:	bfb8      	it	lt
 8011ce4:	4618      	movlt	r0, r3
 8011ce6:	e7a6      	b.n	8011c36 <_printf_i+0x15e>
 8011ce8:	2301      	movs	r3, #1
 8011cea:	4632      	mov	r2, r6
 8011cec:	4649      	mov	r1, r9
 8011cee:	4640      	mov	r0, r8
 8011cf0:	47d0      	blx	sl
 8011cf2:	3001      	adds	r0, #1
 8011cf4:	d09d      	beq.n	8011c32 <_printf_i+0x15a>
 8011cf6:	3501      	adds	r5, #1
 8011cf8:	68e3      	ldr	r3, [r4, #12]
 8011cfa:	9903      	ldr	r1, [sp, #12]
 8011cfc:	1a5b      	subs	r3, r3, r1
 8011cfe:	42ab      	cmp	r3, r5
 8011d00:	dcf2      	bgt.n	8011ce8 <_printf_i+0x210>
 8011d02:	e7eb      	b.n	8011cdc <_printf_i+0x204>
 8011d04:	2500      	movs	r5, #0
 8011d06:	f104 0619 	add.w	r6, r4, #25
 8011d0a:	e7f5      	b.n	8011cf8 <_printf_i+0x220>
 8011d0c:	080166ea 	.word	0x080166ea
 8011d10:	080166fb 	.word	0x080166fb

08011d14 <_scanf_float>:
 8011d14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d18:	b087      	sub	sp, #28
 8011d1a:	4691      	mov	r9, r2
 8011d1c:	9303      	str	r3, [sp, #12]
 8011d1e:	688b      	ldr	r3, [r1, #8]
 8011d20:	1e5a      	subs	r2, r3, #1
 8011d22:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8011d26:	bf81      	itttt	hi
 8011d28:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8011d2c:	eb03 0b05 	addhi.w	fp, r3, r5
 8011d30:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8011d34:	608b      	strhi	r3, [r1, #8]
 8011d36:	680b      	ldr	r3, [r1, #0]
 8011d38:	460a      	mov	r2, r1
 8011d3a:	f04f 0500 	mov.w	r5, #0
 8011d3e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8011d42:	f842 3b1c 	str.w	r3, [r2], #28
 8011d46:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8011d4a:	4680      	mov	r8, r0
 8011d4c:	460c      	mov	r4, r1
 8011d4e:	bf98      	it	ls
 8011d50:	f04f 0b00 	movls.w	fp, #0
 8011d54:	9201      	str	r2, [sp, #4]
 8011d56:	4616      	mov	r6, r2
 8011d58:	46aa      	mov	sl, r5
 8011d5a:	462f      	mov	r7, r5
 8011d5c:	9502      	str	r5, [sp, #8]
 8011d5e:	68a2      	ldr	r2, [r4, #8]
 8011d60:	b15a      	cbz	r2, 8011d7a <_scanf_float+0x66>
 8011d62:	f8d9 3000 	ldr.w	r3, [r9]
 8011d66:	781b      	ldrb	r3, [r3, #0]
 8011d68:	2b4e      	cmp	r3, #78	@ 0x4e
 8011d6a:	d863      	bhi.n	8011e34 <_scanf_float+0x120>
 8011d6c:	2b40      	cmp	r3, #64	@ 0x40
 8011d6e:	d83b      	bhi.n	8011de8 <_scanf_float+0xd4>
 8011d70:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8011d74:	b2c8      	uxtb	r0, r1
 8011d76:	280e      	cmp	r0, #14
 8011d78:	d939      	bls.n	8011dee <_scanf_float+0xda>
 8011d7a:	b11f      	cbz	r7, 8011d84 <_scanf_float+0x70>
 8011d7c:	6823      	ldr	r3, [r4, #0]
 8011d7e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011d82:	6023      	str	r3, [r4, #0]
 8011d84:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011d88:	f1ba 0f01 	cmp.w	sl, #1
 8011d8c:	f200 8114 	bhi.w	8011fb8 <_scanf_float+0x2a4>
 8011d90:	9b01      	ldr	r3, [sp, #4]
 8011d92:	429e      	cmp	r6, r3
 8011d94:	f200 8105 	bhi.w	8011fa2 <_scanf_float+0x28e>
 8011d98:	2001      	movs	r0, #1
 8011d9a:	b007      	add	sp, #28
 8011d9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011da0:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8011da4:	2a0d      	cmp	r2, #13
 8011da6:	d8e8      	bhi.n	8011d7a <_scanf_float+0x66>
 8011da8:	a101      	add	r1, pc, #4	@ (adr r1, 8011db0 <_scanf_float+0x9c>)
 8011daa:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8011dae:	bf00      	nop
 8011db0:	08011ef9 	.word	0x08011ef9
 8011db4:	08011d7b 	.word	0x08011d7b
 8011db8:	08011d7b 	.word	0x08011d7b
 8011dbc:	08011d7b 	.word	0x08011d7b
 8011dc0:	08011f55 	.word	0x08011f55
 8011dc4:	08011f2f 	.word	0x08011f2f
 8011dc8:	08011d7b 	.word	0x08011d7b
 8011dcc:	08011d7b 	.word	0x08011d7b
 8011dd0:	08011f07 	.word	0x08011f07
 8011dd4:	08011d7b 	.word	0x08011d7b
 8011dd8:	08011d7b 	.word	0x08011d7b
 8011ddc:	08011d7b 	.word	0x08011d7b
 8011de0:	08011d7b 	.word	0x08011d7b
 8011de4:	08011ec3 	.word	0x08011ec3
 8011de8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8011dec:	e7da      	b.n	8011da4 <_scanf_float+0x90>
 8011dee:	290e      	cmp	r1, #14
 8011df0:	d8c3      	bhi.n	8011d7a <_scanf_float+0x66>
 8011df2:	a001      	add	r0, pc, #4	@ (adr r0, 8011df8 <_scanf_float+0xe4>)
 8011df4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8011df8:	08011eb3 	.word	0x08011eb3
 8011dfc:	08011d7b 	.word	0x08011d7b
 8011e00:	08011eb3 	.word	0x08011eb3
 8011e04:	08011f43 	.word	0x08011f43
 8011e08:	08011d7b 	.word	0x08011d7b
 8011e0c:	08011e55 	.word	0x08011e55
 8011e10:	08011e99 	.word	0x08011e99
 8011e14:	08011e99 	.word	0x08011e99
 8011e18:	08011e99 	.word	0x08011e99
 8011e1c:	08011e99 	.word	0x08011e99
 8011e20:	08011e99 	.word	0x08011e99
 8011e24:	08011e99 	.word	0x08011e99
 8011e28:	08011e99 	.word	0x08011e99
 8011e2c:	08011e99 	.word	0x08011e99
 8011e30:	08011e99 	.word	0x08011e99
 8011e34:	2b6e      	cmp	r3, #110	@ 0x6e
 8011e36:	d809      	bhi.n	8011e4c <_scanf_float+0x138>
 8011e38:	2b60      	cmp	r3, #96	@ 0x60
 8011e3a:	d8b1      	bhi.n	8011da0 <_scanf_float+0x8c>
 8011e3c:	2b54      	cmp	r3, #84	@ 0x54
 8011e3e:	d07b      	beq.n	8011f38 <_scanf_float+0x224>
 8011e40:	2b59      	cmp	r3, #89	@ 0x59
 8011e42:	d19a      	bne.n	8011d7a <_scanf_float+0x66>
 8011e44:	2d07      	cmp	r5, #7
 8011e46:	d198      	bne.n	8011d7a <_scanf_float+0x66>
 8011e48:	2508      	movs	r5, #8
 8011e4a:	e02f      	b.n	8011eac <_scanf_float+0x198>
 8011e4c:	2b74      	cmp	r3, #116	@ 0x74
 8011e4e:	d073      	beq.n	8011f38 <_scanf_float+0x224>
 8011e50:	2b79      	cmp	r3, #121	@ 0x79
 8011e52:	e7f6      	b.n	8011e42 <_scanf_float+0x12e>
 8011e54:	6821      	ldr	r1, [r4, #0]
 8011e56:	05c8      	lsls	r0, r1, #23
 8011e58:	d51e      	bpl.n	8011e98 <_scanf_float+0x184>
 8011e5a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8011e5e:	6021      	str	r1, [r4, #0]
 8011e60:	3701      	adds	r7, #1
 8011e62:	f1bb 0f00 	cmp.w	fp, #0
 8011e66:	d003      	beq.n	8011e70 <_scanf_float+0x15c>
 8011e68:	3201      	adds	r2, #1
 8011e6a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8011e6e:	60a2      	str	r2, [r4, #8]
 8011e70:	68a3      	ldr	r3, [r4, #8]
 8011e72:	3b01      	subs	r3, #1
 8011e74:	60a3      	str	r3, [r4, #8]
 8011e76:	6923      	ldr	r3, [r4, #16]
 8011e78:	3301      	adds	r3, #1
 8011e7a:	6123      	str	r3, [r4, #16]
 8011e7c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8011e80:	3b01      	subs	r3, #1
 8011e82:	2b00      	cmp	r3, #0
 8011e84:	f8c9 3004 	str.w	r3, [r9, #4]
 8011e88:	f340 8082 	ble.w	8011f90 <_scanf_float+0x27c>
 8011e8c:	f8d9 3000 	ldr.w	r3, [r9]
 8011e90:	3301      	adds	r3, #1
 8011e92:	f8c9 3000 	str.w	r3, [r9]
 8011e96:	e762      	b.n	8011d5e <_scanf_float+0x4a>
 8011e98:	eb1a 0105 	adds.w	r1, sl, r5
 8011e9c:	f47f af6d 	bne.w	8011d7a <_scanf_float+0x66>
 8011ea0:	6822      	ldr	r2, [r4, #0]
 8011ea2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8011ea6:	6022      	str	r2, [r4, #0]
 8011ea8:	460d      	mov	r5, r1
 8011eaa:	468a      	mov	sl, r1
 8011eac:	f806 3b01 	strb.w	r3, [r6], #1
 8011eb0:	e7de      	b.n	8011e70 <_scanf_float+0x15c>
 8011eb2:	6822      	ldr	r2, [r4, #0]
 8011eb4:	0610      	lsls	r0, r2, #24
 8011eb6:	f57f af60 	bpl.w	8011d7a <_scanf_float+0x66>
 8011eba:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8011ebe:	6022      	str	r2, [r4, #0]
 8011ec0:	e7f4      	b.n	8011eac <_scanf_float+0x198>
 8011ec2:	f1ba 0f00 	cmp.w	sl, #0
 8011ec6:	d10c      	bne.n	8011ee2 <_scanf_float+0x1ce>
 8011ec8:	b977      	cbnz	r7, 8011ee8 <_scanf_float+0x1d4>
 8011eca:	6822      	ldr	r2, [r4, #0]
 8011ecc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8011ed0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8011ed4:	d108      	bne.n	8011ee8 <_scanf_float+0x1d4>
 8011ed6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8011eda:	6022      	str	r2, [r4, #0]
 8011edc:	f04f 0a01 	mov.w	sl, #1
 8011ee0:	e7e4      	b.n	8011eac <_scanf_float+0x198>
 8011ee2:	f1ba 0f02 	cmp.w	sl, #2
 8011ee6:	d050      	beq.n	8011f8a <_scanf_float+0x276>
 8011ee8:	2d01      	cmp	r5, #1
 8011eea:	d002      	beq.n	8011ef2 <_scanf_float+0x1de>
 8011eec:	2d04      	cmp	r5, #4
 8011eee:	f47f af44 	bne.w	8011d7a <_scanf_float+0x66>
 8011ef2:	3501      	adds	r5, #1
 8011ef4:	b2ed      	uxtb	r5, r5
 8011ef6:	e7d9      	b.n	8011eac <_scanf_float+0x198>
 8011ef8:	f1ba 0f01 	cmp.w	sl, #1
 8011efc:	f47f af3d 	bne.w	8011d7a <_scanf_float+0x66>
 8011f00:	f04f 0a02 	mov.w	sl, #2
 8011f04:	e7d2      	b.n	8011eac <_scanf_float+0x198>
 8011f06:	b975      	cbnz	r5, 8011f26 <_scanf_float+0x212>
 8011f08:	2f00      	cmp	r7, #0
 8011f0a:	f47f af37 	bne.w	8011d7c <_scanf_float+0x68>
 8011f0e:	6822      	ldr	r2, [r4, #0]
 8011f10:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8011f14:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8011f18:	f040 80fc 	bne.w	8012114 <_scanf_float+0x400>
 8011f1c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8011f20:	6022      	str	r2, [r4, #0]
 8011f22:	2501      	movs	r5, #1
 8011f24:	e7c2      	b.n	8011eac <_scanf_float+0x198>
 8011f26:	2d03      	cmp	r5, #3
 8011f28:	d0e3      	beq.n	8011ef2 <_scanf_float+0x1de>
 8011f2a:	2d05      	cmp	r5, #5
 8011f2c:	e7df      	b.n	8011eee <_scanf_float+0x1da>
 8011f2e:	2d02      	cmp	r5, #2
 8011f30:	f47f af23 	bne.w	8011d7a <_scanf_float+0x66>
 8011f34:	2503      	movs	r5, #3
 8011f36:	e7b9      	b.n	8011eac <_scanf_float+0x198>
 8011f38:	2d06      	cmp	r5, #6
 8011f3a:	f47f af1e 	bne.w	8011d7a <_scanf_float+0x66>
 8011f3e:	2507      	movs	r5, #7
 8011f40:	e7b4      	b.n	8011eac <_scanf_float+0x198>
 8011f42:	6822      	ldr	r2, [r4, #0]
 8011f44:	0591      	lsls	r1, r2, #22
 8011f46:	f57f af18 	bpl.w	8011d7a <_scanf_float+0x66>
 8011f4a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8011f4e:	6022      	str	r2, [r4, #0]
 8011f50:	9702      	str	r7, [sp, #8]
 8011f52:	e7ab      	b.n	8011eac <_scanf_float+0x198>
 8011f54:	6822      	ldr	r2, [r4, #0]
 8011f56:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8011f5a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8011f5e:	d005      	beq.n	8011f6c <_scanf_float+0x258>
 8011f60:	0550      	lsls	r0, r2, #21
 8011f62:	f57f af0a 	bpl.w	8011d7a <_scanf_float+0x66>
 8011f66:	2f00      	cmp	r7, #0
 8011f68:	f000 80d4 	beq.w	8012114 <_scanf_float+0x400>
 8011f6c:	0591      	lsls	r1, r2, #22
 8011f6e:	bf58      	it	pl
 8011f70:	9902      	ldrpl	r1, [sp, #8]
 8011f72:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8011f76:	bf58      	it	pl
 8011f78:	1a79      	subpl	r1, r7, r1
 8011f7a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8011f7e:	bf58      	it	pl
 8011f80:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8011f84:	6022      	str	r2, [r4, #0]
 8011f86:	2700      	movs	r7, #0
 8011f88:	e790      	b.n	8011eac <_scanf_float+0x198>
 8011f8a:	f04f 0a03 	mov.w	sl, #3
 8011f8e:	e78d      	b.n	8011eac <_scanf_float+0x198>
 8011f90:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8011f94:	4649      	mov	r1, r9
 8011f96:	4640      	mov	r0, r8
 8011f98:	4798      	blx	r3
 8011f9a:	2800      	cmp	r0, #0
 8011f9c:	f43f aedf 	beq.w	8011d5e <_scanf_float+0x4a>
 8011fa0:	e6eb      	b.n	8011d7a <_scanf_float+0x66>
 8011fa2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011fa6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011faa:	464a      	mov	r2, r9
 8011fac:	4640      	mov	r0, r8
 8011fae:	4798      	blx	r3
 8011fb0:	6923      	ldr	r3, [r4, #16]
 8011fb2:	3b01      	subs	r3, #1
 8011fb4:	6123      	str	r3, [r4, #16]
 8011fb6:	e6eb      	b.n	8011d90 <_scanf_float+0x7c>
 8011fb8:	1e6b      	subs	r3, r5, #1
 8011fba:	2b06      	cmp	r3, #6
 8011fbc:	d824      	bhi.n	8012008 <_scanf_float+0x2f4>
 8011fbe:	2d02      	cmp	r5, #2
 8011fc0:	d836      	bhi.n	8012030 <_scanf_float+0x31c>
 8011fc2:	9b01      	ldr	r3, [sp, #4]
 8011fc4:	429e      	cmp	r6, r3
 8011fc6:	f67f aee7 	bls.w	8011d98 <_scanf_float+0x84>
 8011fca:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011fce:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011fd2:	464a      	mov	r2, r9
 8011fd4:	4640      	mov	r0, r8
 8011fd6:	4798      	blx	r3
 8011fd8:	6923      	ldr	r3, [r4, #16]
 8011fda:	3b01      	subs	r3, #1
 8011fdc:	6123      	str	r3, [r4, #16]
 8011fde:	e7f0      	b.n	8011fc2 <_scanf_float+0x2ae>
 8011fe0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011fe4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8011fe8:	464a      	mov	r2, r9
 8011fea:	4640      	mov	r0, r8
 8011fec:	4798      	blx	r3
 8011fee:	6923      	ldr	r3, [r4, #16]
 8011ff0:	3b01      	subs	r3, #1
 8011ff2:	6123      	str	r3, [r4, #16]
 8011ff4:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011ff8:	fa5f fa8a 	uxtb.w	sl, sl
 8011ffc:	f1ba 0f02 	cmp.w	sl, #2
 8012000:	d1ee      	bne.n	8011fe0 <_scanf_float+0x2cc>
 8012002:	3d03      	subs	r5, #3
 8012004:	b2ed      	uxtb	r5, r5
 8012006:	1b76      	subs	r6, r6, r5
 8012008:	6823      	ldr	r3, [r4, #0]
 801200a:	05da      	lsls	r2, r3, #23
 801200c:	d530      	bpl.n	8012070 <_scanf_float+0x35c>
 801200e:	055b      	lsls	r3, r3, #21
 8012010:	d511      	bpl.n	8012036 <_scanf_float+0x322>
 8012012:	9b01      	ldr	r3, [sp, #4]
 8012014:	429e      	cmp	r6, r3
 8012016:	f67f aebf 	bls.w	8011d98 <_scanf_float+0x84>
 801201a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801201e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8012022:	464a      	mov	r2, r9
 8012024:	4640      	mov	r0, r8
 8012026:	4798      	blx	r3
 8012028:	6923      	ldr	r3, [r4, #16]
 801202a:	3b01      	subs	r3, #1
 801202c:	6123      	str	r3, [r4, #16]
 801202e:	e7f0      	b.n	8012012 <_scanf_float+0x2fe>
 8012030:	46aa      	mov	sl, r5
 8012032:	46b3      	mov	fp, r6
 8012034:	e7de      	b.n	8011ff4 <_scanf_float+0x2e0>
 8012036:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801203a:	6923      	ldr	r3, [r4, #16]
 801203c:	2965      	cmp	r1, #101	@ 0x65
 801203e:	f103 33ff 	add.w	r3, r3, #4294967295
 8012042:	f106 35ff 	add.w	r5, r6, #4294967295
 8012046:	6123      	str	r3, [r4, #16]
 8012048:	d00c      	beq.n	8012064 <_scanf_float+0x350>
 801204a:	2945      	cmp	r1, #69	@ 0x45
 801204c:	d00a      	beq.n	8012064 <_scanf_float+0x350>
 801204e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012052:	464a      	mov	r2, r9
 8012054:	4640      	mov	r0, r8
 8012056:	4798      	blx	r3
 8012058:	6923      	ldr	r3, [r4, #16]
 801205a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801205e:	3b01      	subs	r3, #1
 8012060:	1eb5      	subs	r5, r6, #2
 8012062:	6123      	str	r3, [r4, #16]
 8012064:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012068:	464a      	mov	r2, r9
 801206a:	4640      	mov	r0, r8
 801206c:	4798      	blx	r3
 801206e:	462e      	mov	r6, r5
 8012070:	6822      	ldr	r2, [r4, #0]
 8012072:	f012 0210 	ands.w	r2, r2, #16
 8012076:	d001      	beq.n	801207c <_scanf_float+0x368>
 8012078:	2000      	movs	r0, #0
 801207a:	e68e      	b.n	8011d9a <_scanf_float+0x86>
 801207c:	7032      	strb	r2, [r6, #0]
 801207e:	6823      	ldr	r3, [r4, #0]
 8012080:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8012084:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8012088:	d123      	bne.n	80120d2 <_scanf_float+0x3be>
 801208a:	9b02      	ldr	r3, [sp, #8]
 801208c:	429f      	cmp	r7, r3
 801208e:	d00a      	beq.n	80120a6 <_scanf_float+0x392>
 8012090:	1bda      	subs	r2, r3, r7
 8012092:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8012096:	429e      	cmp	r6, r3
 8012098:	bf28      	it	cs
 801209a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 801209e:	491e      	ldr	r1, [pc, #120]	@ (8012118 <_scanf_float+0x404>)
 80120a0:	4630      	mov	r0, r6
 80120a2:	f000 f977 	bl	8012394 <siprintf>
 80120a6:	9901      	ldr	r1, [sp, #4]
 80120a8:	2200      	movs	r2, #0
 80120aa:	4640      	mov	r0, r8
 80120ac:	f002 fc42 	bl	8014934 <_strtod_r>
 80120b0:	9b03      	ldr	r3, [sp, #12]
 80120b2:	6821      	ldr	r1, [r4, #0]
 80120b4:	681b      	ldr	r3, [r3, #0]
 80120b6:	f011 0f02 	tst.w	r1, #2
 80120ba:	f103 0204 	add.w	r2, r3, #4
 80120be:	d015      	beq.n	80120ec <_scanf_float+0x3d8>
 80120c0:	9903      	ldr	r1, [sp, #12]
 80120c2:	600a      	str	r2, [r1, #0]
 80120c4:	681b      	ldr	r3, [r3, #0]
 80120c6:	ed83 0b00 	vstr	d0, [r3]
 80120ca:	68e3      	ldr	r3, [r4, #12]
 80120cc:	3301      	adds	r3, #1
 80120ce:	60e3      	str	r3, [r4, #12]
 80120d0:	e7d2      	b.n	8012078 <_scanf_float+0x364>
 80120d2:	9b04      	ldr	r3, [sp, #16]
 80120d4:	2b00      	cmp	r3, #0
 80120d6:	d0e6      	beq.n	80120a6 <_scanf_float+0x392>
 80120d8:	9905      	ldr	r1, [sp, #20]
 80120da:	230a      	movs	r3, #10
 80120dc:	3101      	adds	r1, #1
 80120de:	4640      	mov	r0, r8
 80120e0:	f002 fca8 	bl	8014a34 <_strtol_r>
 80120e4:	9b04      	ldr	r3, [sp, #16]
 80120e6:	9e05      	ldr	r6, [sp, #20]
 80120e8:	1ac2      	subs	r2, r0, r3
 80120ea:	e7d2      	b.n	8012092 <_scanf_float+0x37e>
 80120ec:	f011 0f04 	tst.w	r1, #4
 80120f0:	9903      	ldr	r1, [sp, #12]
 80120f2:	600a      	str	r2, [r1, #0]
 80120f4:	d1e6      	bne.n	80120c4 <_scanf_float+0x3b0>
 80120f6:	eeb4 0b40 	vcmp.f64	d0, d0
 80120fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80120fe:	681d      	ldr	r5, [r3, #0]
 8012100:	d705      	bvc.n	801210e <_scanf_float+0x3fa>
 8012102:	4806      	ldr	r0, [pc, #24]	@ (801211c <_scanf_float+0x408>)
 8012104:	f000 face 	bl	80126a4 <nanf>
 8012108:	ed85 0a00 	vstr	s0, [r5]
 801210c:	e7dd      	b.n	80120ca <_scanf_float+0x3b6>
 801210e:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8012112:	e7f9      	b.n	8012108 <_scanf_float+0x3f4>
 8012114:	2700      	movs	r7, #0
 8012116:	e635      	b.n	8011d84 <_scanf_float+0x70>
 8012118:	0801670c 	.word	0x0801670c
 801211c:	0801684d 	.word	0x0801684d

08012120 <std>:
 8012120:	2300      	movs	r3, #0
 8012122:	b510      	push	{r4, lr}
 8012124:	4604      	mov	r4, r0
 8012126:	e9c0 3300 	strd	r3, r3, [r0]
 801212a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801212e:	6083      	str	r3, [r0, #8]
 8012130:	8181      	strh	r1, [r0, #12]
 8012132:	6643      	str	r3, [r0, #100]	@ 0x64
 8012134:	81c2      	strh	r2, [r0, #14]
 8012136:	6183      	str	r3, [r0, #24]
 8012138:	4619      	mov	r1, r3
 801213a:	2208      	movs	r2, #8
 801213c:	305c      	adds	r0, #92	@ 0x5c
 801213e:	f000 fa23 	bl	8012588 <memset>
 8012142:	4b0d      	ldr	r3, [pc, #52]	@ (8012178 <std+0x58>)
 8012144:	6263      	str	r3, [r4, #36]	@ 0x24
 8012146:	4b0d      	ldr	r3, [pc, #52]	@ (801217c <std+0x5c>)
 8012148:	62a3      	str	r3, [r4, #40]	@ 0x28
 801214a:	4b0d      	ldr	r3, [pc, #52]	@ (8012180 <std+0x60>)
 801214c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801214e:	4b0d      	ldr	r3, [pc, #52]	@ (8012184 <std+0x64>)
 8012150:	6323      	str	r3, [r4, #48]	@ 0x30
 8012152:	4b0d      	ldr	r3, [pc, #52]	@ (8012188 <std+0x68>)
 8012154:	6224      	str	r4, [r4, #32]
 8012156:	429c      	cmp	r4, r3
 8012158:	d006      	beq.n	8012168 <std+0x48>
 801215a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801215e:	4294      	cmp	r4, r2
 8012160:	d002      	beq.n	8012168 <std+0x48>
 8012162:	33d0      	adds	r3, #208	@ 0xd0
 8012164:	429c      	cmp	r4, r3
 8012166:	d105      	bne.n	8012174 <std+0x54>
 8012168:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801216c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012170:	f000 ba86 	b.w	8012680 <__retarget_lock_init_recursive>
 8012174:	bd10      	pop	{r4, pc}
 8012176:	bf00      	nop
 8012178:	080123d9 	.word	0x080123d9
 801217c:	080123fb 	.word	0x080123fb
 8012180:	08012433 	.word	0x08012433
 8012184:	08012457 	.word	0x08012457
 8012188:	24001538 	.word	0x24001538

0801218c <stdio_exit_handler>:
 801218c:	4a02      	ldr	r2, [pc, #8]	@ (8012198 <stdio_exit_handler+0xc>)
 801218e:	4903      	ldr	r1, [pc, #12]	@ (801219c <stdio_exit_handler+0x10>)
 8012190:	4803      	ldr	r0, [pc, #12]	@ (80121a0 <stdio_exit_handler+0x14>)
 8012192:	f000 b869 	b.w	8012268 <_fwalk_sglue>
 8012196:	bf00      	nop
 8012198:	2400003c 	.word	0x2400003c
 801219c:	08015075 	.word	0x08015075
 80121a0:	2400004c 	.word	0x2400004c

080121a4 <cleanup_stdio>:
 80121a4:	6841      	ldr	r1, [r0, #4]
 80121a6:	4b0c      	ldr	r3, [pc, #48]	@ (80121d8 <cleanup_stdio+0x34>)
 80121a8:	4299      	cmp	r1, r3
 80121aa:	b510      	push	{r4, lr}
 80121ac:	4604      	mov	r4, r0
 80121ae:	d001      	beq.n	80121b4 <cleanup_stdio+0x10>
 80121b0:	f002 ff60 	bl	8015074 <_fflush_r>
 80121b4:	68a1      	ldr	r1, [r4, #8]
 80121b6:	4b09      	ldr	r3, [pc, #36]	@ (80121dc <cleanup_stdio+0x38>)
 80121b8:	4299      	cmp	r1, r3
 80121ba:	d002      	beq.n	80121c2 <cleanup_stdio+0x1e>
 80121bc:	4620      	mov	r0, r4
 80121be:	f002 ff59 	bl	8015074 <_fflush_r>
 80121c2:	68e1      	ldr	r1, [r4, #12]
 80121c4:	4b06      	ldr	r3, [pc, #24]	@ (80121e0 <cleanup_stdio+0x3c>)
 80121c6:	4299      	cmp	r1, r3
 80121c8:	d004      	beq.n	80121d4 <cleanup_stdio+0x30>
 80121ca:	4620      	mov	r0, r4
 80121cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80121d0:	f002 bf50 	b.w	8015074 <_fflush_r>
 80121d4:	bd10      	pop	{r4, pc}
 80121d6:	bf00      	nop
 80121d8:	24001538 	.word	0x24001538
 80121dc:	240015a0 	.word	0x240015a0
 80121e0:	24001608 	.word	0x24001608

080121e4 <global_stdio_init.part.0>:
 80121e4:	b510      	push	{r4, lr}
 80121e6:	4b0b      	ldr	r3, [pc, #44]	@ (8012214 <global_stdio_init.part.0+0x30>)
 80121e8:	4c0b      	ldr	r4, [pc, #44]	@ (8012218 <global_stdio_init.part.0+0x34>)
 80121ea:	4a0c      	ldr	r2, [pc, #48]	@ (801221c <global_stdio_init.part.0+0x38>)
 80121ec:	601a      	str	r2, [r3, #0]
 80121ee:	4620      	mov	r0, r4
 80121f0:	2200      	movs	r2, #0
 80121f2:	2104      	movs	r1, #4
 80121f4:	f7ff ff94 	bl	8012120 <std>
 80121f8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80121fc:	2201      	movs	r2, #1
 80121fe:	2109      	movs	r1, #9
 8012200:	f7ff ff8e 	bl	8012120 <std>
 8012204:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8012208:	2202      	movs	r2, #2
 801220a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801220e:	2112      	movs	r1, #18
 8012210:	f7ff bf86 	b.w	8012120 <std>
 8012214:	24001670 	.word	0x24001670
 8012218:	24001538 	.word	0x24001538
 801221c:	0801218d 	.word	0x0801218d

08012220 <__sfp_lock_acquire>:
 8012220:	4801      	ldr	r0, [pc, #4]	@ (8012228 <__sfp_lock_acquire+0x8>)
 8012222:	f000 ba2e 	b.w	8012682 <__retarget_lock_acquire_recursive>
 8012226:	bf00      	nop
 8012228:	24001679 	.word	0x24001679

0801222c <__sfp_lock_release>:
 801222c:	4801      	ldr	r0, [pc, #4]	@ (8012234 <__sfp_lock_release+0x8>)
 801222e:	f000 ba29 	b.w	8012684 <__retarget_lock_release_recursive>
 8012232:	bf00      	nop
 8012234:	24001679 	.word	0x24001679

08012238 <__sinit>:
 8012238:	b510      	push	{r4, lr}
 801223a:	4604      	mov	r4, r0
 801223c:	f7ff fff0 	bl	8012220 <__sfp_lock_acquire>
 8012240:	6a23      	ldr	r3, [r4, #32]
 8012242:	b11b      	cbz	r3, 801224c <__sinit+0x14>
 8012244:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012248:	f7ff bff0 	b.w	801222c <__sfp_lock_release>
 801224c:	4b04      	ldr	r3, [pc, #16]	@ (8012260 <__sinit+0x28>)
 801224e:	6223      	str	r3, [r4, #32]
 8012250:	4b04      	ldr	r3, [pc, #16]	@ (8012264 <__sinit+0x2c>)
 8012252:	681b      	ldr	r3, [r3, #0]
 8012254:	2b00      	cmp	r3, #0
 8012256:	d1f5      	bne.n	8012244 <__sinit+0xc>
 8012258:	f7ff ffc4 	bl	80121e4 <global_stdio_init.part.0>
 801225c:	e7f2      	b.n	8012244 <__sinit+0xc>
 801225e:	bf00      	nop
 8012260:	080121a5 	.word	0x080121a5
 8012264:	24001670 	.word	0x24001670

08012268 <_fwalk_sglue>:
 8012268:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801226c:	4607      	mov	r7, r0
 801226e:	4688      	mov	r8, r1
 8012270:	4614      	mov	r4, r2
 8012272:	2600      	movs	r6, #0
 8012274:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012278:	f1b9 0901 	subs.w	r9, r9, #1
 801227c:	d505      	bpl.n	801228a <_fwalk_sglue+0x22>
 801227e:	6824      	ldr	r4, [r4, #0]
 8012280:	2c00      	cmp	r4, #0
 8012282:	d1f7      	bne.n	8012274 <_fwalk_sglue+0xc>
 8012284:	4630      	mov	r0, r6
 8012286:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801228a:	89ab      	ldrh	r3, [r5, #12]
 801228c:	2b01      	cmp	r3, #1
 801228e:	d907      	bls.n	80122a0 <_fwalk_sglue+0x38>
 8012290:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012294:	3301      	adds	r3, #1
 8012296:	d003      	beq.n	80122a0 <_fwalk_sglue+0x38>
 8012298:	4629      	mov	r1, r5
 801229a:	4638      	mov	r0, r7
 801229c:	47c0      	blx	r8
 801229e:	4306      	orrs	r6, r0
 80122a0:	3568      	adds	r5, #104	@ 0x68
 80122a2:	e7e9      	b.n	8012278 <_fwalk_sglue+0x10>

080122a4 <iprintf>:
 80122a4:	b40f      	push	{r0, r1, r2, r3}
 80122a6:	b507      	push	{r0, r1, r2, lr}
 80122a8:	4906      	ldr	r1, [pc, #24]	@ (80122c4 <iprintf+0x20>)
 80122aa:	ab04      	add	r3, sp, #16
 80122ac:	6808      	ldr	r0, [r1, #0]
 80122ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80122b2:	6881      	ldr	r1, [r0, #8]
 80122b4:	9301      	str	r3, [sp, #4]
 80122b6:	f002 fd41 	bl	8014d3c <_vfiprintf_r>
 80122ba:	b003      	add	sp, #12
 80122bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80122c0:	b004      	add	sp, #16
 80122c2:	4770      	bx	lr
 80122c4:	24000048 	.word	0x24000048

080122c8 <putchar>:
 80122c8:	4b02      	ldr	r3, [pc, #8]	@ (80122d4 <putchar+0xc>)
 80122ca:	4601      	mov	r1, r0
 80122cc:	6818      	ldr	r0, [r3, #0]
 80122ce:	6882      	ldr	r2, [r0, #8]
 80122d0:	f002 bf5a 	b.w	8015188 <_putc_r>
 80122d4:	24000048 	.word	0x24000048

080122d8 <_puts_r>:
 80122d8:	6a03      	ldr	r3, [r0, #32]
 80122da:	b570      	push	{r4, r5, r6, lr}
 80122dc:	6884      	ldr	r4, [r0, #8]
 80122de:	4605      	mov	r5, r0
 80122e0:	460e      	mov	r6, r1
 80122e2:	b90b      	cbnz	r3, 80122e8 <_puts_r+0x10>
 80122e4:	f7ff ffa8 	bl	8012238 <__sinit>
 80122e8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80122ea:	07db      	lsls	r3, r3, #31
 80122ec:	d405      	bmi.n	80122fa <_puts_r+0x22>
 80122ee:	89a3      	ldrh	r3, [r4, #12]
 80122f0:	0598      	lsls	r0, r3, #22
 80122f2:	d402      	bmi.n	80122fa <_puts_r+0x22>
 80122f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80122f6:	f000 f9c4 	bl	8012682 <__retarget_lock_acquire_recursive>
 80122fa:	89a3      	ldrh	r3, [r4, #12]
 80122fc:	0719      	lsls	r1, r3, #28
 80122fe:	d502      	bpl.n	8012306 <_puts_r+0x2e>
 8012300:	6923      	ldr	r3, [r4, #16]
 8012302:	2b00      	cmp	r3, #0
 8012304:	d135      	bne.n	8012372 <_puts_r+0x9a>
 8012306:	4621      	mov	r1, r4
 8012308:	4628      	mov	r0, r5
 801230a:	f000 f8e7 	bl	80124dc <__swsetup_r>
 801230e:	b380      	cbz	r0, 8012372 <_puts_r+0x9a>
 8012310:	f04f 35ff 	mov.w	r5, #4294967295
 8012314:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012316:	07da      	lsls	r2, r3, #31
 8012318:	d405      	bmi.n	8012326 <_puts_r+0x4e>
 801231a:	89a3      	ldrh	r3, [r4, #12]
 801231c:	059b      	lsls	r3, r3, #22
 801231e:	d402      	bmi.n	8012326 <_puts_r+0x4e>
 8012320:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012322:	f000 f9af 	bl	8012684 <__retarget_lock_release_recursive>
 8012326:	4628      	mov	r0, r5
 8012328:	bd70      	pop	{r4, r5, r6, pc}
 801232a:	2b00      	cmp	r3, #0
 801232c:	da04      	bge.n	8012338 <_puts_r+0x60>
 801232e:	69a2      	ldr	r2, [r4, #24]
 8012330:	429a      	cmp	r2, r3
 8012332:	dc17      	bgt.n	8012364 <_puts_r+0x8c>
 8012334:	290a      	cmp	r1, #10
 8012336:	d015      	beq.n	8012364 <_puts_r+0x8c>
 8012338:	6823      	ldr	r3, [r4, #0]
 801233a:	1c5a      	adds	r2, r3, #1
 801233c:	6022      	str	r2, [r4, #0]
 801233e:	7019      	strb	r1, [r3, #0]
 8012340:	68a3      	ldr	r3, [r4, #8]
 8012342:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8012346:	3b01      	subs	r3, #1
 8012348:	60a3      	str	r3, [r4, #8]
 801234a:	2900      	cmp	r1, #0
 801234c:	d1ed      	bne.n	801232a <_puts_r+0x52>
 801234e:	2b00      	cmp	r3, #0
 8012350:	da11      	bge.n	8012376 <_puts_r+0x9e>
 8012352:	4622      	mov	r2, r4
 8012354:	210a      	movs	r1, #10
 8012356:	4628      	mov	r0, r5
 8012358:	f000 f881 	bl	801245e <__swbuf_r>
 801235c:	3001      	adds	r0, #1
 801235e:	d0d7      	beq.n	8012310 <_puts_r+0x38>
 8012360:	250a      	movs	r5, #10
 8012362:	e7d7      	b.n	8012314 <_puts_r+0x3c>
 8012364:	4622      	mov	r2, r4
 8012366:	4628      	mov	r0, r5
 8012368:	f000 f879 	bl	801245e <__swbuf_r>
 801236c:	3001      	adds	r0, #1
 801236e:	d1e7      	bne.n	8012340 <_puts_r+0x68>
 8012370:	e7ce      	b.n	8012310 <_puts_r+0x38>
 8012372:	3e01      	subs	r6, #1
 8012374:	e7e4      	b.n	8012340 <_puts_r+0x68>
 8012376:	6823      	ldr	r3, [r4, #0]
 8012378:	1c5a      	adds	r2, r3, #1
 801237a:	6022      	str	r2, [r4, #0]
 801237c:	220a      	movs	r2, #10
 801237e:	701a      	strb	r2, [r3, #0]
 8012380:	e7ee      	b.n	8012360 <_puts_r+0x88>
	...

08012384 <puts>:
 8012384:	4b02      	ldr	r3, [pc, #8]	@ (8012390 <puts+0xc>)
 8012386:	4601      	mov	r1, r0
 8012388:	6818      	ldr	r0, [r3, #0]
 801238a:	f7ff bfa5 	b.w	80122d8 <_puts_r>
 801238e:	bf00      	nop
 8012390:	24000048 	.word	0x24000048

08012394 <siprintf>:
 8012394:	b40e      	push	{r1, r2, r3}
 8012396:	b510      	push	{r4, lr}
 8012398:	b09d      	sub	sp, #116	@ 0x74
 801239a:	ab1f      	add	r3, sp, #124	@ 0x7c
 801239c:	9002      	str	r0, [sp, #8]
 801239e:	9006      	str	r0, [sp, #24]
 80123a0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80123a4:	480a      	ldr	r0, [pc, #40]	@ (80123d0 <siprintf+0x3c>)
 80123a6:	9107      	str	r1, [sp, #28]
 80123a8:	9104      	str	r1, [sp, #16]
 80123aa:	490a      	ldr	r1, [pc, #40]	@ (80123d4 <siprintf+0x40>)
 80123ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80123b0:	9105      	str	r1, [sp, #20]
 80123b2:	2400      	movs	r4, #0
 80123b4:	a902      	add	r1, sp, #8
 80123b6:	6800      	ldr	r0, [r0, #0]
 80123b8:	9301      	str	r3, [sp, #4]
 80123ba:	941b      	str	r4, [sp, #108]	@ 0x6c
 80123bc:	f002 fb98 	bl	8014af0 <_svfiprintf_r>
 80123c0:	9b02      	ldr	r3, [sp, #8]
 80123c2:	701c      	strb	r4, [r3, #0]
 80123c4:	b01d      	add	sp, #116	@ 0x74
 80123c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80123ca:	b003      	add	sp, #12
 80123cc:	4770      	bx	lr
 80123ce:	bf00      	nop
 80123d0:	24000048 	.word	0x24000048
 80123d4:	ffff0208 	.word	0xffff0208

080123d8 <__sread>:
 80123d8:	b510      	push	{r4, lr}
 80123da:	460c      	mov	r4, r1
 80123dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80123e0:	f000 f900 	bl	80125e4 <_read_r>
 80123e4:	2800      	cmp	r0, #0
 80123e6:	bfab      	itete	ge
 80123e8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80123ea:	89a3      	ldrhlt	r3, [r4, #12]
 80123ec:	181b      	addge	r3, r3, r0
 80123ee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80123f2:	bfac      	ite	ge
 80123f4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80123f6:	81a3      	strhlt	r3, [r4, #12]
 80123f8:	bd10      	pop	{r4, pc}

080123fa <__swrite>:
 80123fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80123fe:	461f      	mov	r7, r3
 8012400:	898b      	ldrh	r3, [r1, #12]
 8012402:	05db      	lsls	r3, r3, #23
 8012404:	4605      	mov	r5, r0
 8012406:	460c      	mov	r4, r1
 8012408:	4616      	mov	r6, r2
 801240a:	d505      	bpl.n	8012418 <__swrite+0x1e>
 801240c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012410:	2302      	movs	r3, #2
 8012412:	2200      	movs	r2, #0
 8012414:	f000 f8d4 	bl	80125c0 <_lseek_r>
 8012418:	89a3      	ldrh	r3, [r4, #12]
 801241a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801241e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012422:	81a3      	strh	r3, [r4, #12]
 8012424:	4632      	mov	r2, r6
 8012426:	463b      	mov	r3, r7
 8012428:	4628      	mov	r0, r5
 801242a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801242e:	f000 b8eb 	b.w	8012608 <_write_r>

08012432 <__sseek>:
 8012432:	b510      	push	{r4, lr}
 8012434:	460c      	mov	r4, r1
 8012436:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801243a:	f000 f8c1 	bl	80125c0 <_lseek_r>
 801243e:	1c43      	adds	r3, r0, #1
 8012440:	89a3      	ldrh	r3, [r4, #12]
 8012442:	bf15      	itete	ne
 8012444:	6560      	strne	r0, [r4, #84]	@ 0x54
 8012446:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801244a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801244e:	81a3      	strheq	r3, [r4, #12]
 8012450:	bf18      	it	ne
 8012452:	81a3      	strhne	r3, [r4, #12]
 8012454:	bd10      	pop	{r4, pc}

08012456 <__sclose>:
 8012456:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801245a:	f000 b8a1 	b.w	80125a0 <_close_r>

0801245e <__swbuf_r>:
 801245e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012460:	460e      	mov	r6, r1
 8012462:	4614      	mov	r4, r2
 8012464:	4605      	mov	r5, r0
 8012466:	b118      	cbz	r0, 8012470 <__swbuf_r+0x12>
 8012468:	6a03      	ldr	r3, [r0, #32]
 801246a:	b90b      	cbnz	r3, 8012470 <__swbuf_r+0x12>
 801246c:	f7ff fee4 	bl	8012238 <__sinit>
 8012470:	69a3      	ldr	r3, [r4, #24]
 8012472:	60a3      	str	r3, [r4, #8]
 8012474:	89a3      	ldrh	r3, [r4, #12]
 8012476:	071a      	lsls	r2, r3, #28
 8012478:	d501      	bpl.n	801247e <__swbuf_r+0x20>
 801247a:	6923      	ldr	r3, [r4, #16]
 801247c:	b943      	cbnz	r3, 8012490 <__swbuf_r+0x32>
 801247e:	4621      	mov	r1, r4
 8012480:	4628      	mov	r0, r5
 8012482:	f000 f82b 	bl	80124dc <__swsetup_r>
 8012486:	b118      	cbz	r0, 8012490 <__swbuf_r+0x32>
 8012488:	f04f 37ff 	mov.w	r7, #4294967295
 801248c:	4638      	mov	r0, r7
 801248e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012490:	6823      	ldr	r3, [r4, #0]
 8012492:	6922      	ldr	r2, [r4, #16]
 8012494:	1a98      	subs	r0, r3, r2
 8012496:	6963      	ldr	r3, [r4, #20]
 8012498:	b2f6      	uxtb	r6, r6
 801249a:	4283      	cmp	r3, r0
 801249c:	4637      	mov	r7, r6
 801249e:	dc05      	bgt.n	80124ac <__swbuf_r+0x4e>
 80124a0:	4621      	mov	r1, r4
 80124a2:	4628      	mov	r0, r5
 80124a4:	f002 fde6 	bl	8015074 <_fflush_r>
 80124a8:	2800      	cmp	r0, #0
 80124aa:	d1ed      	bne.n	8012488 <__swbuf_r+0x2a>
 80124ac:	68a3      	ldr	r3, [r4, #8]
 80124ae:	3b01      	subs	r3, #1
 80124b0:	60a3      	str	r3, [r4, #8]
 80124b2:	6823      	ldr	r3, [r4, #0]
 80124b4:	1c5a      	adds	r2, r3, #1
 80124b6:	6022      	str	r2, [r4, #0]
 80124b8:	701e      	strb	r6, [r3, #0]
 80124ba:	6962      	ldr	r2, [r4, #20]
 80124bc:	1c43      	adds	r3, r0, #1
 80124be:	429a      	cmp	r2, r3
 80124c0:	d004      	beq.n	80124cc <__swbuf_r+0x6e>
 80124c2:	89a3      	ldrh	r3, [r4, #12]
 80124c4:	07db      	lsls	r3, r3, #31
 80124c6:	d5e1      	bpl.n	801248c <__swbuf_r+0x2e>
 80124c8:	2e0a      	cmp	r6, #10
 80124ca:	d1df      	bne.n	801248c <__swbuf_r+0x2e>
 80124cc:	4621      	mov	r1, r4
 80124ce:	4628      	mov	r0, r5
 80124d0:	f002 fdd0 	bl	8015074 <_fflush_r>
 80124d4:	2800      	cmp	r0, #0
 80124d6:	d0d9      	beq.n	801248c <__swbuf_r+0x2e>
 80124d8:	e7d6      	b.n	8012488 <__swbuf_r+0x2a>
	...

080124dc <__swsetup_r>:
 80124dc:	b538      	push	{r3, r4, r5, lr}
 80124de:	4b29      	ldr	r3, [pc, #164]	@ (8012584 <__swsetup_r+0xa8>)
 80124e0:	4605      	mov	r5, r0
 80124e2:	6818      	ldr	r0, [r3, #0]
 80124e4:	460c      	mov	r4, r1
 80124e6:	b118      	cbz	r0, 80124f0 <__swsetup_r+0x14>
 80124e8:	6a03      	ldr	r3, [r0, #32]
 80124ea:	b90b      	cbnz	r3, 80124f0 <__swsetup_r+0x14>
 80124ec:	f7ff fea4 	bl	8012238 <__sinit>
 80124f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80124f4:	0719      	lsls	r1, r3, #28
 80124f6:	d422      	bmi.n	801253e <__swsetup_r+0x62>
 80124f8:	06da      	lsls	r2, r3, #27
 80124fa:	d407      	bmi.n	801250c <__swsetup_r+0x30>
 80124fc:	2209      	movs	r2, #9
 80124fe:	602a      	str	r2, [r5, #0]
 8012500:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012504:	81a3      	strh	r3, [r4, #12]
 8012506:	f04f 30ff 	mov.w	r0, #4294967295
 801250a:	e033      	b.n	8012574 <__swsetup_r+0x98>
 801250c:	0758      	lsls	r0, r3, #29
 801250e:	d512      	bpl.n	8012536 <__swsetup_r+0x5a>
 8012510:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012512:	b141      	cbz	r1, 8012526 <__swsetup_r+0x4a>
 8012514:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012518:	4299      	cmp	r1, r3
 801251a:	d002      	beq.n	8012522 <__swsetup_r+0x46>
 801251c:	4628      	mov	r0, r5
 801251e:	f000 fead 	bl	801327c <_free_r>
 8012522:	2300      	movs	r3, #0
 8012524:	6363      	str	r3, [r4, #52]	@ 0x34
 8012526:	89a3      	ldrh	r3, [r4, #12]
 8012528:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801252c:	81a3      	strh	r3, [r4, #12]
 801252e:	2300      	movs	r3, #0
 8012530:	6063      	str	r3, [r4, #4]
 8012532:	6923      	ldr	r3, [r4, #16]
 8012534:	6023      	str	r3, [r4, #0]
 8012536:	89a3      	ldrh	r3, [r4, #12]
 8012538:	f043 0308 	orr.w	r3, r3, #8
 801253c:	81a3      	strh	r3, [r4, #12]
 801253e:	6923      	ldr	r3, [r4, #16]
 8012540:	b94b      	cbnz	r3, 8012556 <__swsetup_r+0x7a>
 8012542:	89a3      	ldrh	r3, [r4, #12]
 8012544:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012548:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801254c:	d003      	beq.n	8012556 <__swsetup_r+0x7a>
 801254e:	4621      	mov	r1, r4
 8012550:	4628      	mov	r0, r5
 8012552:	f002 fddd 	bl	8015110 <__smakebuf_r>
 8012556:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801255a:	f013 0201 	ands.w	r2, r3, #1
 801255e:	d00a      	beq.n	8012576 <__swsetup_r+0x9a>
 8012560:	2200      	movs	r2, #0
 8012562:	60a2      	str	r2, [r4, #8]
 8012564:	6962      	ldr	r2, [r4, #20]
 8012566:	4252      	negs	r2, r2
 8012568:	61a2      	str	r2, [r4, #24]
 801256a:	6922      	ldr	r2, [r4, #16]
 801256c:	b942      	cbnz	r2, 8012580 <__swsetup_r+0xa4>
 801256e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012572:	d1c5      	bne.n	8012500 <__swsetup_r+0x24>
 8012574:	bd38      	pop	{r3, r4, r5, pc}
 8012576:	0799      	lsls	r1, r3, #30
 8012578:	bf58      	it	pl
 801257a:	6962      	ldrpl	r2, [r4, #20]
 801257c:	60a2      	str	r2, [r4, #8]
 801257e:	e7f4      	b.n	801256a <__swsetup_r+0x8e>
 8012580:	2000      	movs	r0, #0
 8012582:	e7f7      	b.n	8012574 <__swsetup_r+0x98>
 8012584:	24000048 	.word	0x24000048

08012588 <memset>:
 8012588:	4402      	add	r2, r0
 801258a:	4603      	mov	r3, r0
 801258c:	4293      	cmp	r3, r2
 801258e:	d100      	bne.n	8012592 <memset+0xa>
 8012590:	4770      	bx	lr
 8012592:	f803 1b01 	strb.w	r1, [r3], #1
 8012596:	e7f9      	b.n	801258c <memset+0x4>

08012598 <_localeconv_r>:
 8012598:	4800      	ldr	r0, [pc, #0]	@ (801259c <_localeconv_r+0x4>)
 801259a:	4770      	bx	lr
 801259c:	24000188 	.word	0x24000188

080125a0 <_close_r>:
 80125a0:	b538      	push	{r3, r4, r5, lr}
 80125a2:	4d06      	ldr	r5, [pc, #24]	@ (80125bc <_close_r+0x1c>)
 80125a4:	2300      	movs	r3, #0
 80125a6:	4604      	mov	r4, r0
 80125a8:	4608      	mov	r0, r1
 80125aa:	602b      	str	r3, [r5, #0]
 80125ac:	f7f1 fe3c 	bl	8004228 <_close>
 80125b0:	1c43      	adds	r3, r0, #1
 80125b2:	d102      	bne.n	80125ba <_close_r+0x1a>
 80125b4:	682b      	ldr	r3, [r5, #0]
 80125b6:	b103      	cbz	r3, 80125ba <_close_r+0x1a>
 80125b8:	6023      	str	r3, [r4, #0]
 80125ba:	bd38      	pop	{r3, r4, r5, pc}
 80125bc:	24001674 	.word	0x24001674

080125c0 <_lseek_r>:
 80125c0:	b538      	push	{r3, r4, r5, lr}
 80125c2:	4d07      	ldr	r5, [pc, #28]	@ (80125e0 <_lseek_r+0x20>)
 80125c4:	4604      	mov	r4, r0
 80125c6:	4608      	mov	r0, r1
 80125c8:	4611      	mov	r1, r2
 80125ca:	2200      	movs	r2, #0
 80125cc:	602a      	str	r2, [r5, #0]
 80125ce:	461a      	mov	r2, r3
 80125d0:	f7f1 fe51 	bl	8004276 <_lseek>
 80125d4:	1c43      	adds	r3, r0, #1
 80125d6:	d102      	bne.n	80125de <_lseek_r+0x1e>
 80125d8:	682b      	ldr	r3, [r5, #0]
 80125da:	b103      	cbz	r3, 80125de <_lseek_r+0x1e>
 80125dc:	6023      	str	r3, [r4, #0]
 80125de:	bd38      	pop	{r3, r4, r5, pc}
 80125e0:	24001674 	.word	0x24001674

080125e4 <_read_r>:
 80125e4:	b538      	push	{r3, r4, r5, lr}
 80125e6:	4d07      	ldr	r5, [pc, #28]	@ (8012604 <_read_r+0x20>)
 80125e8:	4604      	mov	r4, r0
 80125ea:	4608      	mov	r0, r1
 80125ec:	4611      	mov	r1, r2
 80125ee:	2200      	movs	r2, #0
 80125f0:	602a      	str	r2, [r5, #0]
 80125f2:	461a      	mov	r2, r3
 80125f4:	f7f1 fdfb 	bl	80041ee <_read>
 80125f8:	1c43      	adds	r3, r0, #1
 80125fa:	d102      	bne.n	8012602 <_read_r+0x1e>
 80125fc:	682b      	ldr	r3, [r5, #0]
 80125fe:	b103      	cbz	r3, 8012602 <_read_r+0x1e>
 8012600:	6023      	str	r3, [r4, #0]
 8012602:	bd38      	pop	{r3, r4, r5, pc}
 8012604:	24001674 	.word	0x24001674

08012608 <_write_r>:
 8012608:	b538      	push	{r3, r4, r5, lr}
 801260a:	4d07      	ldr	r5, [pc, #28]	@ (8012628 <_write_r+0x20>)
 801260c:	4604      	mov	r4, r0
 801260e:	4608      	mov	r0, r1
 8012610:	4611      	mov	r1, r2
 8012612:	2200      	movs	r2, #0
 8012614:	602a      	str	r2, [r5, #0]
 8012616:	461a      	mov	r2, r3
 8012618:	f7ef fa22 	bl	8001a60 <_write>
 801261c:	1c43      	adds	r3, r0, #1
 801261e:	d102      	bne.n	8012626 <_write_r+0x1e>
 8012620:	682b      	ldr	r3, [r5, #0]
 8012622:	b103      	cbz	r3, 8012626 <_write_r+0x1e>
 8012624:	6023      	str	r3, [r4, #0]
 8012626:	bd38      	pop	{r3, r4, r5, pc}
 8012628:	24001674 	.word	0x24001674

0801262c <__errno>:
 801262c:	4b01      	ldr	r3, [pc, #4]	@ (8012634 <__errno+0x8>)
 801262e:	6818      	ldr	r0, [r3, #0]
 8012630:	4770      	bx	lr
 8012632:	bf00      	nop
 8012634:	24000048 	.word	0x24000048

08012638 <__libc_init_array>:
 8012638:	b570      	push	{r4, r5, r6, lr}
 801263a:	4d0d      	ldr	r5, [pc, #52]	@ (8012670 <__libc_init_array+0x38>)
 801263c:	4c0d      	ldr	r4, [pc, #52]	@ (8012674 <__libc_init_array+0x3c>)
 801263e:	1b64      	subs	r4, r4, r5
 8012640:	10a4      	asrs	r4, r4, #2
 8012642:	2600      	movs	r6, #0
 8012644:	42a6      	cmp	r6, r4
 8012646:	d109      	bne.n	801265c <__libc_init_array+0x24>
 8012648:	4d0b      	ldr	r5, [pc, #44]	@ (8012678 <__libc_init_array+0x40>)
 801264a:	4c0c      	ldr	r4, [pc, #48]	@ (801267c <__libc_init_array+0x44>)
 801264c:	f003 fcc0 	bl	8015fd0 <_init>
 8012650:	1b64      	subs	r4, r4, r5
 8012652:	10a4      	asrs	r4, r4, #2
 8012654:	2600      	movs	r6, #0
 8012656:	42a6      	cmp	r6, r4
 8012658:	d105      	bne.n	8012666 <__libc_init_array+0x2e>
 801265a:	bd70      	pop	{r4, r5, r6, pc}
 801265c:	f855 3b04 	ldr.w	r3, [r5], #4
 8012660:	4798      	blx	r3
 8012662:	3601      	adds	r6, #1
 8012664:	e7ee      	b.n	8012644 <__libc_init_array+0xc>
 8012666:	f855 3b04 	ldr.w	r3, [r5], #4
 801266a:	4798      	blx	r3
 801266c:	3601      	adds	r6, #1
 801266e:	e7f2      	b.n	8012656 <__libc_init_array+0x1e>
 8012670:	080174c0 	.word	0x080174c0
 8012674:	080174c0 	.word	0x080174c0
 8012678:	080174c0 	.word	0x080174c0
 801267c:	080174c4 	.word	0x080174c4

08012680 <__retarget_lock_init_recursive>:
 8012680:	4770      	bx	lr

08012682 <__retarget_lock_acquire_recursive>:
 8012682:	4770      	bx	lr

08012684 <__retarget_lock_release_recursive>:
 8012684:	4770      	bx	lr

08012686 <memcpy>:
 8012686:	440a      	add	r2, r1
 8012688:	4291      	cmp	r1, r2
 801268a:	f100 33ff 	add.w	r3, r0, #4294967295
 801268e:	d100      	bne.n	8012692 <memcpy+0xc>
 8012690:	4770      	bx	lr
 8012692:	b510      	push	{r4, lr}
 8012694:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012698:	f803 4f01 	strb.w	r4, [r3, #1]!
 801269c:	4291      	cmp	r1, r2
 801269e:	d1f9      	bne.n	8012694 <memcpy+0xe>
 80126a0:	bd10      	pop	{r4, pc}
	...

080126a4 <nanf>:
 80126a4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80126ac <nanf+0x8>
 80126a8:	4770      	bx	lr
 80126aa:	bf00      	nop
 80126ac:	7fc00000 	.word	0x7fc00000

080126b0 <quorem>:
 80126b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80126b4:	6903      	ldr	r3, [r0, #16]
 80126b6:	690c      	ldr	r4, [r1, #16]
 80126b8:	42a3      	cmp	r3, r4
 80126ba:	4607      	mov	r7, r0
 80126bc:	db7e      	blt.n	80127bc <quorem+0x10c>
 80126be:	3c01      	subs	r4, #1
 80126c0:	f101 0814 	add.w	r8, r1, #20
 80126c4:	00a3      	lsls	r3, r4, #2
 80126c6:	f100 0514 	add.w	r5, r0, #20
 80126ca:	9300      	str	r3, [sp, #0]
 80126cc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80126d0:	9301      	str	r3, [sp, #4]
 80126d2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80126d6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80126da:	3301      	adds	r3, #1
 80126dc:	429a      	cmp	r2, r3
 80126de:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80126e2:	fbb2 f6f3 	udiv	r6, r2, r3
 80126e6:	d32e      	bcc.n	8012746 <quorem+0x96>
 80126e8:	f04f 0a00 	mov.w	sl, #0
 80126ec:	46c4      	mov	ip, r8
 80126ee:	46ae      	mov	lr, r5
 80126f0:	46d3      	mov	fp, sl
 80126f2:	f85c 3b04 	ldr.w	r3, [ip], #4
 80126f6:	b298      	uxth	r0, r3
 80126f8:	fb06 a000 	mla	r0, r6, r0, sl
 80126fc:	0c02      	lsrs	r2, r0, #16
 80126fe:	0c1b      	lsrs	r3, r3, #16
 8012700:	fb06 2303 	mla	r3, r6, r3, r2
 8012704:	f8de 2000 	ldr.w	r2, [lr]
 8012708:	b280      	uxth	r0, r0
 801270a:	b292      	uxth	r2, r2
 801270c:	1a12      	subs	r2, r2, r0
 801270e:	445a      	add	r2, fp
 8012710:	f8de 0000 	ldr.w	r0, [lr]
 8012714:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012718:	b29b      	uxth	r3, r3
 801271a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801271e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8012722:	b292      	uxth	r2, r2
 8012724:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8012728:	45e1      	cmp	r9, ip
 801272a:	f84e 2b04 	str.w	r2, [lr], #4
 801272e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8012732:	d2de      	bcs.n	80126f2 <quorem+0x42>
 8012734:	9b00      	ldr	r3, [sp, #0]
 8012736:	58eb      	ldr	r3, [r5, r3]
 8012738:	b92b      	cbnz	r3, 8012746 <quorem+0x96>
 801273a:	9b01      	ldr	r3, [sp, #4]
 801273c:	3b04      	subs	r3, #4
 801273e:	429d      	cmp	r5, r3
 8012740:	461a      	mov	r2, r3
 8012742:	d32f      	bcc.n	80127a4 <quorem+0xf4>
 8012744:	613c      	str	r4, [r7, #16]
 8012746:	4638      	mov	r0, r7
 8012748:	f001 f954 	bl	80139f4 <__mcmp>
 801274c:	2800      	cmp	r0, #0
 801274e:	db25      	blt.n	801279c <quorem+0xec>
 8012750:	4629      	mov	r1, r5
 8012752:	2000      	movs	r0, #0
 8012754:	f858 2b04 	ldr.w	r2, [r8], #4
 8012758:	f8d1 c000 	ldr.w	ip, [r1]
 801275c:	fa1f fe82 	uxth.w	lr, r2
 8012760:	fa1f f38c 	uxth.w	r3, ip
 8012764:	eba3 030e 	sub.w	r3, r3, lr
 8012768:	4403      	add	r3, r0
 801276a:	0c12      	lsrs	r2, r2, #16
 801276c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8012770:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8012774:	b29b      	uxth	r3, r3
 8012776:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801277a:	45c1      	cmp	r9, r8
 801277c:	f841 3b04 	str.w	r3, [r1], #4
 8012780:	ea4f 4022 	mov.w	r0, r2, asr #16
 8012784:	d2e6      	bcs.n	8012754 <quorem+0xa4>
 8012786:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801278a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801278e:	b922      	cbnz	r2, 801279a <quorem+0xea>
 8012790:	3b04      	subs	r3, #4
 8012792:	429d      	cmp	r5, r3
 8012794:	461a      	mov	r2, r3
 8012796:	d30b      	bcc.n	80127b0 <quorem+0x100>
 8012798:	613c      	str	r4, [r7, #16]
 801279a:	3601      	adds	r6, #1
 801279c:	4630      	mov	r0, r6
 801279e:	b003      	add	sp, #12
 80127a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80127a4:	6812      	ldr	r2, [r2, #0]
 80127a6:	3b04      	subs	r3, #4
 80127a8:	2a00      	cmp	r2, #0
 80127aa:	d1cb      	bne.n	8012744 <quorem+0x94>
 80127ac:	3c01      	subs	r4, #1
 80127ae:	e7c6      	b.n	801273e <quorem+0x8e>
 80127b0:	6812      	ldr	r2, [r2, #0]
 80127b2:	3b04      	subs	r3, #4
 80127b4:	2a00      	cmp	r2, #0
 80127b6:	d1ef      	bne.n	8012798 <quorem+0xe8>
 80127b8:	3c01      	subs	r4, #1
 80127ba:	e7ea      	b.n	8012792 <quorem+0xe2>
 80127bc:	2000      	movs	r0, #0
 80127be:	e7ee      	b.n	801279e <quorem+0xee>

080127c0 <_dtoa_r>:
 80127c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80127c4:	ed2d 8b02 	vpush	{d8}
 80127c8:	69c7      	ldr	r7, [r0, #28]
 80127ca:	b091      	sub	sp, #68	@ 0x44
 80127cc:	ed8d 0b02 	vstr	d0, [sp, #8]
 80127d0:	ec55 4b10 	vmov	r4, r5, d0
 80127d4:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 80127d6:	9107      	str	r1, [sp, #28]
 80127d8:	4681      	mov	r9, r0
 80127da:	9209      	str	r2, [sp, #36]	@ 0x24
 80127dc:	930d      	str	r3, [sp, #52]	@ 0x34
 80127de:	b97f      	cbnz	r7, 8012800 <_dtoa_r+0x40>
 80127e0:	2010      	movs	r0, #16
 80127e2:	f000 fd95 	bl	8013310 <malloc>
 80127e6:	4602      	mov	r2, r0
 80127e8:	f8c9 001c 	str.w	r0, [r9, #28]
 80127ec:	b920      	cbnz	r0, 80127f8 <_dtoa_r+0x38>
 80127ee:	4ba0      	ldr	r3, [pc, #640]	@ (8012a70 <_dtoa_r+0x2b0>)
 80127f0:	21ef      	movs	r1, #239	@ 0xef
 80127f2:	48a0      	ldr	r0, [pc, #640]	@ (8012a74 <_dtoa_r+0x2b4>)
 80127f4:	f002 fd64 	bl	80152c0 <__assert_func>
 80127f8:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80127fc:	6007      	str	r7, [r0, #0]
 80127fe:	60c7      	str	r7, [r0, #12]
 8012800:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012804:	6819      	ldr	r1, [r3, #0]
 8012806:	b159      	cbz	r1, 8012820 <_dtoa_r+0x60>
 8012808:	685a      	ldr	r2, [r3, #4]
 801280a:	604a      	str	r2, [r1, #4]
 801280c:	2301      	movs	r3, #1
 801280e:	4093      	lsls	r3, r2
 8012810:	608b      	str	r3, [r1, #8]
 8012812:	4648      	mov	r0, r9
 8012814:	f000 fe72 	bl	80134fc <_Bfree>
 8012818:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801281c:	2200      	movs	r2, #0
 801281e:	601a      	str	r2, [r3, #0]
 8012820:	1e2b      	subs	r3, r5, #0
 8012822:	bfbb      	ittet	lt
 8012824:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8012828:	9303      	strlt	r3, [sp, #12]
 801282a:	2300      	movge	r3, #0
 801282c:	2201      	movlt	r2, #1
 801282e:	bfac      	ite	ge
 8012830:	6033      	strge	r3, [r6, #0]
 8012832:	6032      	strlt	r2, [r6, #0]
 8012834:	4b90      	ldr	r3, [pc, #576]	@ (8012a78 <_dtoa_r+0x2b8>)
 8012836:	9e03      	ldr	r6, [sp, #12]
 8012838:	43b3      	bics	r3, r6
 801283a:	d110      	bne.n	801285e <_dtoa_r+0x9e>
 801283c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801283e:	f242 730f 	movw	r3, #9999	@ 0x270f
 8012842:	6013      	str	r3, [r2, #0]
 8012844:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8012848:	4323      	orrs	r3, r4
 801284a:	f000 84e6 	beq.w	801321a <_dtoa_r+0xa5a>
 801284e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8012850:	4f8a      	ldr	r7, [pc, #552]	@ (8012a7c <_dtoa_r+0x2bc>)
 8012852:	2b00      	cmp	r3, #0
 8012854:	f000 84e8 	beq.w	8013228 <_dtoa_r+0xa68>
 8012858:	1cfb      	adds	r3, r7, #3
 801285a:	f000 bce3 	b.w	8013224 <_dtoa_r+0xa64>
 801285e:	ed9d 8b02 	vldr	d8, [sp, #8]
 8012862:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8012866:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801286a:	d10a      	bne.n	8012882 <_dtoa_r+0xc2>
 801286c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801286e:	2301      	movs	r3, #1
 8012870:	6013      	str	r3, [r2, #0]
 8012872:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8012874:	b113      	cbz	r3, 801287c <_dtoa_r+0xbc>
 8012876:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8012878:	4b81      	ldr	r3, [pc, #516]	@ (8012a80 <_dtoa_r+0x2c0>)
 801287a:	6013      	str	r3, [r2, #0]
 801287c:	4f81      	ldr	r7, [pc, #516]	@ (8012a84 <_dtoa_r+0x2c4>)
 801287e:	f000 bcd3 	b.w	8013228 <_dtoa_r+0xa68>
 8012882:	aa0e      	add	r2, sp, #56	@ 0x38
 8012884:	a90f      	add	r1, sp, #60	@ 0x3c
 8012886:	4648      	mov	r0, r9
 8012888:	eeb0 0b48 	vmov.f64	d0, d8
 801288c:	f001 f9d2 	bl	8013c34 <__d2b>
 8012890:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8012894:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012896:	9001      	str	r0, [sp, #4]
 8012898:	2b00      	cmp	r3, #0
 801289a:	d045      	beq.n	8012928 <_dtoa_r+0x168>
 801289c:	eeb0 7b48 	vmov.f64	d7, d8
 80128a0:	ee18 1a90 	vmov	r1, s17
 80128a4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80128a8:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 80128ac:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80128b0:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80128b4:	2500      	movs	r5, #0
 80128b6:	ee07 1a90 	vmov	s15, r1
 80128ba:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 80128be:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8012a58 <_dtoa_r+0x298>
 80128c2:	ee37 7b46 	vsub.f64	d7, d7, d6
 80128c6:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8012a60 <_dtoa_r+0x2a0>
 80128ca:	eea7 6b05 	vfma.f64	d6, d7, d5
 80128ce:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8012a68 <_dtoa_r+0x2a8>
 80128d2:	ee07 3a90 	vmov	s15, r3
 80128d6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80128da:	eeb0 7b46 	vmov.f64	d7, d6
 80128de:	eea4 7b05 	vfma.f64	d7, d4, d5
 80128e2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80128e6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80128ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80128ee:	ee16 8a90 	vmov	r8, s13
 80128f2:	d508      	bpl.n	8012906 <_dtoa_r+0x146>
 80128f4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80128f8:	eeb4 6b47 	vcmp.f64	d6, d7
 80128fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012900:	bf18      	it	ne
 8012902:	f108 38ff 	addne.w	r8, r8, #4294967295
 8012906:	f1b8 0f16 	cmp.w	r8, #22
 801290a:	d82b      	bhi.n	8012964 <_dtoa_r+0x1a4>
 801290c:	495e      	ldr	r1, [pc, #376]	@ (8012a88 <_dtoa_r+0x2c8>)
 801290e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8012912:	ed91 7b00 	vldr	d7, [r1]
 8012916:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801291a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801291e:	d501      	bpl.n	8012924 <_dtoa_r+0x164>
 8012920:	f108 38ff 	add.w	r8, r8, #4294967295
 8012924:	2100      	movs	r1, #0
 8012926:	e01e      	b.n	8012966 <_dtoa_r+0x1a6>
 8012928:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801292a:	4413      	add	r3, r2
 801292c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8012930:	2920      	cmp	r1, #32
 8012932:	bfc1      	itttt	gt
 8012934:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8012938:	408e      	lslgt	r6, r1
 801293a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 801293e:	fa24 f101 	lsrgt.w	r1, r4, r1
 8012942:	bfd6      	itet	le
 8012944:	f1c1 0120 	rsble	r1, r1, #32
 8012948:	4331      	orrgt	r1, r6
 801294a:	fa04 f101 	lslle.w	r1, r4, r1
 801294e:	ee07 1a90 	vmov	s15, r1
 8012952:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8012956:	3b01      	subs	r3, #1
 8012958:	ee17 1a90 	vmov	r1, s15
 801295c:	2501      	movs	r5, #1
 801295e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8012962:	e7a8      	b.n	80128b6 <_dtoa_r+0xf6>
 8012964:	2101      	movs	r1, #1
 8012966:	1ad2      	subs	r2, r2, r3
 8012968:	1e53      	subs	r3, r2, #1
 801296a:	9306      	str	r3, [sp, #24]
 801296c:	bf45      	ittet	mi
 801296e:	f1c2 0301 	rsbmi	r3, r2, #1
 8012972:	9304      	strmi	r3, [sp, #16]
 8012974:	2300      	movpl	r3, #0
 8012976:	2300      	movmi	r3, #0
 8012978:	bf4c      	ite	mi
 801297a:	9306      	strmi	r3, [sp, #24]
 801297c:	9304      	strpl	r3, [sp, #16]
 801297e:	f1b8 0f00 	cmp.w	r8, #0
 8012982:	910c      	str	r1, [sp, #48]	@ 0x30
 8012984:	db18      	blt.n	80129b8 <_dtoa_r+0x1f8>
 8012986:	9b06      	ldr	r3, [sp, #24]
 8012988:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801298c:	4443      	add	r3, r8
 801298e:	9306      	str	r3, [sp, #24]
 8012990:	2300      	movs	r3, #0
 8012992:	9a07      	ldr	r2, [sp, #28]
 8012994:	2a09      	cmp	r2, #9
 8012996:	d845      	bhi.n	8012a24 <_dtoa_r+0x264>
 8012998:	2a05      	cmp	r2, #5
 801299a:	bfc4      	itt	gt
 801299c:	3a04      	subgt	r2, #4
 801299e:	9207      	strgt	r2, [sp, #28]
 80129a0:	9a07      	ldr	r2, [sp, #28]
 80129a2:	f1a2 0202 	sub.w	r2, r2, #2
 80129a6:	bfcc      	ite	gt
 80129a8:	2400      	movgt	r4, #0
 80129aa:	2401      	movle	r4, #1
 80129ac:	2a03      	cmp	r2, #3
 80129ae:	d844      	bhi.n	8012a3a <_dtoa_r+0x27a>
 80129b0:	e8df f002 	tbb	[pc, r2]
 80129b4:	0b173634 	.word	0x0b173634
 80129b8:	9b04      	ldr	r3, [sp, #16]
 80129ba:	2200      	movs	r2, #0
 80129bc:	eba3 0308 	sub.w	r3, r3, r8
 80129c0:	9304      	str	r3, [sp, #16]
 80129c2:	920a      	str	r2, [sp, #40]	@ 0x28
 80129c4:	f1c8 0300 	rsb	r3, r8, #0
 80129c8:	e7e3      	b.n	8012992 <_dtoa_r+0x1d2>
 80129ca:	2201      	movs	r2, #1
 80129cc:	9208      	str	r2, [sp, #32]
 80129ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80129d0:	eb08 0b02 	add.w	fp, r8, r2
 80129d4:	f10b 0a01 	add.w	sl, fp, #1
 80129d8:	4652      	mov	r2, sl
 80129da:	2a01      	cmp	r2, #1
 80129dc:	bfb8      	it	lt
 80129de:	2201      	movlt	r2, #1
 80129e0:	e006      	b.n	80129f0 <_dtoa_r+0x230>
 80129e2:	2201      	movs	r2, #1
 80129e4:	9208      	str	r2, [sp, #32]
 80129e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80129e8:	2a00      	cmp	r2, #0
 80129ea:	dd29      	ble.n	8012a40 <_dtoa_r+0x280>
 80129ec:	4693      	mov	fp, r2
 80129ee:	4692      	mov	sl, r2
 80129f0:	f8d9 701c 	ldr.w	r7, [r9, #28]
 80129f4:	2100      	movs	r1, #0
 80129f6:	2004      	movs	r0, #4
 80129f8:	f100 0614 	add.w	r6, r0, #20
 80129fc:	4296      	cmp	r6, r2
 80129fe:	d926      	bls.n	8012a4e <_dtoa_r+0x28e>
 8012a00:	6079      	str	r1, [r7, #4]
 8012a02:	4648      	mov	r0, r9
 8012a04:	9305      	str	r3, [sp, #20]
 8012a06:	f000 fd39 	bl	801347c <_Balloc>
 8012a0a:	9b05      	ldr	r3, [sp, #20]
 8012a0c:	4607      	mov	r7, r0
 8012a0e:	2800      	cmp	r0, #0
 8012a10:	d13e      	bne.n	8012a90 <_dtoa_r+0x2d0>
 8012a12:	4b1e      	ldr	r3, [pc, #120]	@ (8012a8c <_dtoa_r+0x2cc>)
 8012a14:	4602      	mov	r2, r0
 8012a16:	f240 11af 	movw	r1, #431	@ 0x1af
 8012a1a:	e6ea      	b.n	80127f2 <_dtoa_r+0x32>
 8012a1c:	2200      	movs	r2, #0
 8012a1e:	e7e1      	b.n	80129e4 <_dtoa_r+0x224>
 8012a20:	2200      	movs	r2, #0
 8012a22:	e7d3      	b.n	80129cc <_dtoa_r+0x20c>
 8012a24:	2401      	movs	r4, #1
 8012a26:	2200      	movs	r2, #0
 8012a28:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8012a2c:	f04f 3bff 	mov.w	fp, #4294967295
 8012a30:	2100      	movs	r1, #0
 8012a32:	46da      	mov	sl, fp
 8012a34:	2212      	movs	r2, #18
 8012a36:	9109      	str	r1, [sp, #36]	@ 0x24
 8012a38:	e7da      	b.n	80129f0 <_dtoa_r+0x230>
 8012a3a:	2201      	movs	r2, #1
 8012a3c:	9208      	str	r2, [sp, #32]
 8012a3e:	e7f5      	b.n	8012a2c <_dtoa_r+0x26c>
 8012a40:	f04f 0b01 	mov.w	fp, #1
 8012a44:	46da      	mov	sl, fp
 8012a46:	465a      	mov	r2, fp
 8012a48:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8012a4c:	e7d0      	b.n	80129f0 <_dtoa_r+0x230>
 8012a4e:	3101      	adds	r1, #1
 8012a50:	0040      	lsls	r0, r0, #1
 8012a52:	e7d1      	b.n	80129f8 <_dtoa_r+0x238>
 8012a54:	f3af 8000 	nop.w
 8012a58:	636f4361 	.word	0x636f4361
 8012a5c:	3fd287a7 	.word	0x3fd287a7
 8012a60:	8b60c8b3 	.word	0x8b60c8b3
 8012a64:	3fc68a28 	.word	0x3fc68a28
 8012a68:	509f79fb 	.word	0x509f79fb
 8012a6c:	3fd34413 	.word	0x3fd34413
 8012a70:	0801671e 	.word	0x0801671e
 8012a74:	08016735 	.word	0x08016735
 8012a78:	7ff00000 	.word	0x7ff00000
 8012a7c:	0801671a 	.word	0x0801671a
 8012a80:	080166e9 	.word	0x080166e9
 8012a84:	080166e8 	.word	0x080166e8
 8012a88:	080168e8 	.word	0x080168e8
 8012a8c:	0801678d 	.word	0x0801678d
 8012a90:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8012a94:	f1ba 0f0e 	cmp.w	sl, #14
 8012a98:	6010      	str	r0, [r2, #0]
 8012a9a:	d86e      	bhi.n	8012b7a <_dtoa_r+0x3ba>
 8012a9c:	2c00      	cmp	r4, #0
 8012a9e:	d06c      	beq.n	8012b7a <_dtoa_r+0x3ba>
 8012aa0:	f1b8 0f00 	cmp.w	r8, #0
 8012aa4:	f340 80b4 	ble.w	8012c10 <_dtoa_r+0x450>
 8012aa8:	4ac8      	ldr	r2, [pc, #800]	@ (8012dcc <_dtoa_r+0x60c>)
 8012aaa:	f008 010f 	and.w	r1, r8, #15
 8012aae:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8012ab2:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8012ab6:	ed92 7b00 	vldr	d7, [r2]
 8012aba:	ea4f 1128 	mov.w	r1, r8, asr #4
 8012abe:	f000 809b 	beq.w	8012bf8 <_dtoa_r+0x438>
 8012ac2:	4ac3      	ldr	r2, [pc, #780]	@ (8012dd0 <_dtoa_r+0x610>)
 8012ac4:	ed92 6b08 	vldr	d6, [r2, #32]
 8012ac8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8012acc:	ed8d 6b02 	vstr	d6, [sp, #8]
 8012ad0:	f001 010f 	and.w	r1, r1, #15
 8012ad4:	2203      	movs	r2, #3
 8012ad6:	48be      	ldr	r0, [pc, #760]	@ (8012dd0 <_dtoa_r+0x610>)
 8012ad8:	2900      	cmp	r1, #0
 8012ada:	f040 808f 	bne.w	8012bfc <_dtoa_r+0x43c>
 8012ade:	ed9d 6b02 	vldr	d6, [sp, #8]
 8012ae2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8012ae6:	ed8d 7b02 	vstr	d7, [sp, #8]
 8012aea:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8012aec:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012af0:	2900      	cmp	r1, #0
 8012af2:	f000 80b3 	beq.w	8012c5c <_dtoa_r+0x49c>
 8012af6:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8012afa:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8012afe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b02:	f140 80ab 	bpl.w	8012c5c <_dtoa_r+0x49c>
 8012b06:	f1ba 0f00 	cmp.w	sl, #0
 8012b0a:	f000 80a7 	beq.w	8012c5c <_dtoa_r+0x49c>
 8012b0e:	f1bb 0f00 	cmp.w	fp, #0
 8012b12:	dd30      	ble.n	8012b76 <_dtoa_r+0x3b6>
 8012b14:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8012b18:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012b1c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8012b20:	f108 31ff 	add.w	r1, r8, #4294967295
 8012b24:	9105      	str	r1, [sp, #20]
 8012b26:	3201      	adds	r2, #1
 8012b28:	465c      	mov	r4, fp
 8012b2a:	ed9d 6b02 	vldr	d6, [sp, #8]
 8012b2e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8012b32:	ee07 2a90 	vmov	s15, r2
 8012b36:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8012b3a:	eea7 5b06 	vfma.f64	d5, d7, d6
 8012b3e:	ee15 2a90 	vmov	r2, s11
 8012b42:	ec51 0b15 	vmov	r0, r1, d5
 8012b46:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8012b4a:	2c00      	cmp	r4, #0
 8012b4c:	f040 808a 	bne.w	8012c64 <_dtoa_r+0x4a4>
 8012b50:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8012b54:	ee36 6b47 	vsub.f64	d6, d6, d7
 8012b58:	ec41 0b17 	vmov	d7, r0, r1
 8012b5c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012b60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b64:	f300 826a 	bgt.w	801303c <_dtoa_r+0x87c>
 8012b68:	eeb1 7b47 	vneg.f64	d7, d7
 8012b6c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012b70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b74:	d423      	bmi.n	8012bbe <_dtoa_r+0x3fe>
 8012b76:	ed8d 8b02 	vstr	d8, [sp, #8]
 8012b7a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8012b7c:	2a00      	cmp	r2, #0
 8012b7e:	f2c0 8129 	blt.w	8012dd4 <_dtoa_r+0x614>
 8012b82:	f1b8 0f0e 	cmp.w	r8, #14
 8012b86:	f300 8125 	bgt.w	8012dd4 <_dtoa_r+0x614>
 8012b8a:	4b90      	ldr	r3, [pc, #576]	@ (8012dcc <_dtoa_r+0x60c>)
 8012b8c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8012b90:	ed93 6b00 	vldr	d6, [r3]
 8012b94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012b96:	2b00      	cmp	r3, #0
 8012b98:	f280 80c8 	bge.w	8012d2c <_dtoa_r+0x56c>
 8012b9c:	f1ba 0f00 	cmp.w	sl, #0
 8012ba0:	f300 80c4 	bgt.w	8012d2c <_dtoa_r+0x56c>
 8012ba4:	d10b      	bne.n	8012bbe <_dtoa_r+0x3fe>
 8012ba6:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8012baa:	ee26 6b07 	vmul.f64	d6, d6, d7
 8012bae:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012bb2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012bb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012bba:	f2c0 823c 	blt.w	8013036 <_dtoa_r+0x876>
 8012bbe:	2400      	movs	r4, #0
 8012bc0:	4625      	mov	r5, r4
 8012bc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012bc4:	43db      	mvns	r3, r3
 8012bc6:	9305      	str	r3, [sp, #20]
 8012bc8:	463e      	mov	r6, r7
 8012bca:	f04f 0800 	mov.w	r8, #0
 8012bce:	4621      	mov	r1, r4
 8012bd0:	4648      	mov	r0, r9
 8012bd2:	f000 fc93 	bl	80134fc <_Bfree>
 8012bd6:	2d00      	cmp	r5, #0
 8012bd8:	f000 80a2 	beq.w	8012d20 <_dtoa_r+0x560>
 8012bdc:	f1b8 0f00 	cmp.w	r8, #0
 8012be0:	d005      	beq.n	8012bee <_dtoa_r+0x42e>
 8012be2:	45a8      	cmp	r8, r5
 8012be4:	d003      	beq.n	8012bee <_dtoa_r+0x42e>
 8012be6:	4641      	mov	r1, r8
 8012be8:	4648      	mov	r0, r9
 8012bea:	f000 fc87 	bl	80134fc <_Bfree>
 8012bee:	4629      	mov	r1, r5
 8012bf0:	4648      	mov	r0, r9
 8012bf2:	f000 fc83 	bl	80134fc <_Bfree>
 8012bf6:	e093      	b.n	8012d20 <_dtoa_r+0x560>
 8012bf8:	2202      	movs	r2, #2
 8012bfa:	e76c      	b.n	8012ad6 <_dtoa_r+0x316>
 8012bfc:	07cc      	lsls	r4, r1, #31
 8012bfe:	d504      	bpl.n	8012c0a <_dtoa_r+0x44a>
 8012c00:	ed90 6b00 	vldr	d6, [r0]
 8012c04:	3201      	adds	r2, #1
 8012c06:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012c0a:	1049      	asrs	r1, r1, #1
 8012c0c:	3008      	adds	r0, #8
 8012c0e:	e763      	b.n	8012ad8 <_dtoa_r+0x318>
 8012c10:	d022      	beq.n	8012c58 <_dtoa_r+0x498>
 8012c12:	f1c8 0100 	rsb	r1, r8, #0
 8012c16:	4a6d      	ldr	r2, [pc, #436]	@ (8012dcc <_dtoa_r+0x60c>)
 8012c18:	f001 000f 	and.w	r0, r1, #15
 8012c1c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8012c20:	ed92 7b00 	vldr	d7, [r2]
 8012c24:	ee28 7b07 	vmul.f64	d7, d8, d7
 8012c28:	ed8d 7b02 	vstr	d7, [sp, #8]
 8012c2c:	4868      	ldr	r0, [pc, #416]	@ (8012dd0 <_dtoa_r+0x610>)
 8012c2e:	1109      	asrs	r1, r1, #4
 8012c30:	2400      	movs	r4, #0
 8012c32:	2202      	movs	r2, #2
 8012c34:	b929      	cbnz	r1, 8012c42 <_dtoa_r+0x482>
 8012c36:	2c00      	cmp	r4, #0
 8012c38:	f43f af57 	beq.w	8012aea <_dtoa_r+0x32a>
 8012c3c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8012c40:	e753      	b.n	8012aea <_dtoa_r+0x32a>
 8012c42:	07ce      	lsls	r6, r1, #31
 8012c44:	d505      	bpl.n	8012c52 <_dtoa_r+0x492>
 8012c46:	ed90 6b00 	vldr	d6, [r0]
 8012c4a:	3201      	adds	r2, #1
 8012c4c:	2401      	movs	r4, #1
 8012c4e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012c52:	1049      	asrs	r1, r1, #1
 8012c54:	3008      	adds	r0, #8
 8012c56:	e7ed      	b.n	8012c34 <_dtoa_r+0x474>
 8012c58:	2202      	movs	r2, #2
 8012c5a:	e746      	b.n	8012aea <_dtoa_r+0x32a>
 8012c5c:	f8cd 8014 	str.w	r8, [sp, #20]
 8012c60:	4654      	mov	r4, sl
 8012c62:	e762      	b.n	8012b2a <_dtoa_r+0x36a>
 8012c64:	4a59      	ldr	r2, [pc, #356]	@ (8012dcc <_dtoa_r+0x60c>)
 8012c66:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8012c6a:	ed12 4b02 	vldr	d4, [r2, #-8]
 8012c6e:	9a08      	ldr	r2, [sp, #32]
 8012c70:	ec41 0b17 	vmov	d7, r0, r1
 8012c74:	443c      	add	r4, r7
 8012c76:	b34a      	cbz	r2, 8012ccc <_dtoa_r+0x50c>
 8012c78:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8012c7c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8012c80:	463e      	mov	r6, r7
 8012c82:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8012c86:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8012c8a:	ee35 7b47 	vsub.f64	d7, d5, d7
 8012c8e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8012c92:	ee14 2a90 	vmov	r2, s9
 8012c96:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8012c9a:	3230      	adds	r2, #48	@ 0x30
 8012c9c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8012ca0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012ca4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ca8:	f806 2b01 	strb.w	r2, [r6], #1
 8012cac:	d438      	bmi.n	8012d20 <_dtoa_r+0x560>
 8012cae:	ee32 5b46 	vsub.f64	d5, d2, d6
 8012cb2:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8012cb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012cba:	d46e      	bmi.n	8012d9a <_dtoa_r+0x5da>
 8012cbc:	42a6      	cmp	r6, r4
 8012cbe:	f43f af5a 	beq.w	8012b76 <_dtoa_r+0x3b6>
 8012cc2:	ee27 7b03 	vmul.f64	d7, d7, d3
 8012cc6:	ee26 6b03 	vmul.f64	d6, d6, d3
 8012cca:	e7e0      	b.n	8012c8e <_dtoa_r+0x4ce>
 8012ccc:	4621      	mov	r1, r4
 8012cce:	463e      	mov	r6, r7
 8012cd0:	ee27 7b04 	vmul.f64	d7, d7, d4
 8012cd4:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8012cd8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8012cdc:	ee14 2a90 	vmov	r2, s9
 8012ce0:	3230      	adds	r2, #48	@ 0x30
 8012ce2:	f806 2b01 	strb.w	r2, [r6], #1
 8012ce6:	42a6      	cmp	r6, r4
 8012ce8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8012cec:	ee36 6b45 	vsub.f64	d6, d6, d5
 8012cf0:	d119      	bne.n	8012d26 <_dtoa_r+0x566>
 8012cf2:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8012cf6:	ee37 4b05 	vadd.f64	d4, d7, d5
 8012cfa:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8012cfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d02:	dc4a      	bgt.n	8012d9a <_dtoa_r+0x5da>
 8012d04:	ee35 5b47 	vsub.f64	d5, d5, d7
 8012d08:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8012d0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d10:	f57f af31 	bpl.w	8012b76 <_dtoa_r+0x3b6>
 8012d14:	460e      	mov	r6, r1
 8012d16:	3901      	subs	r1, #1
 8012d18:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8012d1c:	2b30      	cmp	r3, #48	@ 0x30
 8012d1e:	d0f9      	beq.n	8012d14 <_dtoa_r+0x554>
 8012d20:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8012d24:	e027      	b.n	8012d76 <_dtoa_r+0x5b6>
 8012d26:	ee26 6b03 	vmul.f64	d6, d6, d3
 8012d2a:	e7d5      	b.n	8012cd8 <_dtoa_r+0x518>
 8012d2c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012d30:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8012d34:	463e      	mov	r6, r7
 8012d36:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8012d3a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8012d3e:	ee15 3a10 	vmov	r3, s10
 8012d42:	3330      	adds	r3, #48	@ 0x30
 8012d44:	f806 3b01 	strb.w	r3, [r6], #1
 8012d48:	1bf3      	subs	r3, r6, r7
 8012d4a:	459a      	cmp	sl, r3
 8012d4c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8012d50:	eea3 7b46 	vfms.f64	d7, d3, d6
 8012d54:	d132      	bne.n	8012dbc <_dtoa_r+0x5fc>
 8012d56:	ee37 7b07 	vadd.f64	d7, d7, d7
 8012d5a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8012d5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d62:	dc18      	bgt.n	8012d96 <_dtoa_r+0x5d6>
 8012d64:	eeb4 7b46 	vcmp.f64	d7, d6
 8012d68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d6c:	d103      	bne.n	8012d76 <_dtoa_r+0x5b6>
 8012d6e:	ee15 3a10 	vmov	r3, s10
 8012d72:	07db      	lsls	r3, r3, #31
 8012d74:	d40f      	bmi.n	8012d96 <_dtoa_r+0x5d6>
 8012d76:	9901      	ldr	r1, [sp, #4]
 8012d78:	4648      	mov	r0, r9
 8012d7a:	f000 fbbf 	bl	80134fc <_Bfree>
 8012d7e:	2300      	movs	r3, #0
 8012d80:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012d82:	7033      	strb	r3, [r6, #0]
 8012d84:	f108 0301 	add.w	r3, r8, #1
 8012d88:	6013      	str	r3, [r2, #0]
 8012d8a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8012d8c:	2b00      	cmp	r3, #0
 8012d8e:	f000 824b 	beq.w	8013228 <_dtoa_r+0xa68>
 8012d92:	601e      	str	r6, [r3, #0]
 8012d94:	e248      	b.n	8013228 <_dtoa_r+0xa68>
 8012d96:	f8cd 8014 	str.w	r8, [sp, #20]
 8012d9a:	4633      	mov	r3, r6
 8012d9c:	461e      	mov	r6, r3
 8012d9e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012da2:	2a39      	cmp	r2, #57	@ 0x39
 8012da4:	d106      	bne.n	8012db4 <_dtoa_r+0x5f4>
 8012da6:	429f      	cmp	r7, r3
 8012da8:	d1f8      	bne.n	8012d9c <_dtoa_r+0x5dc>
 8012daa:	9a05      	ldr	r2, [sp, #20]
 8012dac:	3201      	adds	r2, #1
 8012dae:	9205      	str	r2, [sp, #20]
 8012db0:	2230      	movs	r2, #48	@ 0x30
 8012db2:	703a      	strb	r2, [r7, #0]
 8012db4:	781a      	ldrb	r2, [r3, #0]
 8012db6:	3201      	adds	r2, #1
 8012db8:	701a      	strb	r2, [r3, #0]
 8012dba:	e7b1      	b.n	8012d20 <_dtoa_r+0x560>
 8012dbc:	ee27 7b04 	vmul.f64	d7, d7, d4
 8012dc0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8012dc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012dc8:	d1b5      	bne.n	8012d36 <_dtoa_r+0x576>
 8012dca:	e7d4      	b.n	8012d76 <_dtoa_r+0x5b6>
 8012dcc:	080168e8 	.word	0x080168e8
 8012dd0:	080168c0 	.word	0x080168c0
 8012dd4:	9908      	ldr	r1, [sp, #32]
 8012dd6:	2900      	cmp	r1, #0
 8012dd8:	f000 80e9 	beq.w	8012fae <_dtoa_r+0x7ee>
 8012ddc:	9907      	ldr	r1, [sp, #28]
 8012dde:	2901      	cmp	r1, #1
 8012de0:	f300 80cb 	bgt.w	8012f7a <_dtoa_r+0x7ba>
 8012de4:	2d00      	cmp	r5, #0
 8012de6:	f000 80c4 	beq.w	8012f72 <_dtoa_r+0x7b2>
 8012dea:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8012dee:	9e04      	ldr	r6, [sp, #16]
 8012df0:	461c      	mov	r4, r3
 8012df2:	9305      	str	r3, [sp, #20]
 8012df4:	9b04      	ldr	r3, [sp, #16]
 8012df6:	4413      	add	r3, r2
 8012df8:	9304      	str	r3, [sp, #16]
 8012dfa:	9b06      	ldr	r3, [sp, #24]
 8012dfc:	2101      	movs	r1, #1
 8012dfe:	4413      	add	r3, r2
 8012e00:	4648      	mov	r0, r9
 8012e02:	9306      	str	r3, [sp, #24]
 8012e04:	f000 fc78 	bl	80136f8 <__i2b>
 8012e08:	9b05      	ldr	r3, [sp, #20]
 8012e0a:	4605      	mov	r5, r0
 8012e0c:	b166      	cbz	r6, 8012e28 <_dtoa_r+0x668>
 8012e0e:	9a06      	ldr	r2, [sp, #24]
 8012e10:	2a00      	cmp	r2, #0
 8012e12:	dd09      	ble.n	8012e28 <_dtoa_r+0x668>
 8012e14:	42b2      	cmp	r2, r6
 8012e16:	9904      	ldr	r1, [sp, #16]
 8012e18:	bfa8      	it	ge
 8012e1a:	4632      	movge	r2, r6
 8012e1c:	1a89      	subs	r1, r1, r2
 8012e1e:	9104      	str	r1, [sp, #16]
 8012e20:	9906      	ldr	r1, [sp, #24]
 8012e22:	1ab6      	subs	r6, r6, r2
 8012e24:	1a8a      	subs	r2, r1, r2
 8012e26:	9206      	str	r2, [sp, #24]
 8012e28:	b30b      	cbz	r3, 8012e6e <_dtoa_r+0x6ae>
 8012e2a:	9a08      	ldr	r2, [sp, #32]
 8012e2c:	2a00      	cmp	r2, #0
 8012e2e:	f000 80c5 	beq.w	8012fbc <_dtoa_r+0x7fc>
 8012e32:	2c00      	cmp	r4, #0
 8012e34:	f000 80bf 	beq.w	8012fb6 <_dtoa_r+0x7f6>
 8012e38:	4629      	mov	r1, r5
 8012e3a:	4622      	mov	r2, r4
 8012e3c:	4648      	mov	r0, r9
 8012e3e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012e40:	f000 fd12 	bl	8013868 <__pow5mult>
 8012e44:	9a01      	ldr	r2, [sp, #4]
 8012e46:	4601      	mov	r1, r0
 8012e48:	4605      	mov	r5, r0
 8012e4a:	4648      	mov	r0, r9
 8012e4c:	f000 fc6a 	bl	8013724 <__multiply>
 8012e50:	9901      	ldr	r1, [sp, #4]
 8012e52:	9005      	str	r0, [sp, #20]
 8012e54:	4648      	mov	r0, r9
 8012e56:	f000 fb51 	bl	80134fc <_Bfree>
 8012e5a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012e5c:	1b1b      	subs	r3, r3, r4
 8012e5e:	f000 80b0 	beq.w	8012fc2 <_dtoa_r+0x802>
 8012e62:	9905      	ldr	r1, [sp, #20]
 8012e64:	461a      	mov	r2, r3
 8012e66:	4648      	mov	r0, r9
 8012e68:	f000 fcfe 	bl	8013868 <__pow5mult>
 8012e6c:	9001      	str	r0, [sp, #4]
 8012e6e:	2101      	movs	r1, #1
 8012e70:	4648      	mov	r0, r9
 8012e72:	f000 fc41 	bl	80136f8 <__i2b>
 8012e76:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012e78:	4604      	mov	r4, r0
 8012e7a:	2b00      	cmp	r3, #0
 8012e7c:	f000 81da 	beq.w	8013234 <_dtoa_r+0xa74>
 8012e80:	461a      	mov	r2, r3
 8012e82:	4601      	mov	r1, r0
 8012e84:	4648      	mov	r0, r9
 8012e86:	f000 fcef 	bl	8013868 <__pow5mult>
 8012e8a:	9b07      	ldr	r3, [sp, #28]
 8012e8c:	2b01      	cmp	r3, #1
 8012e8e:	4604      	mov	r4, r0
 8012e90:	f300 80a0 	bgt.w	8012fd4 <_dtoa_r+0x814>
 8012e94:	9b02      	ldr	r3, [sp, #8]
 8012e96:	2b00      	cmp	r3, #0
 8012e98:	f040 8096 	bne.w	8012fc8 <_dtoa_r+0x808>
 8012e9c:	9b03      	ldr	r3, [sp, #12]
 8012e9e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8012ea2:	2a00      	cmp	r2, #0
 8012ea4:	f040 8092 	bne.w	8012fcc <_dtoa_r+0x80c>
 8012ea8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8012eac:	0d12      	lsrs	r2, r2, #20
 8012eae:	0512      	lsls	r2, r2, #20
 8012eb0:	2a00      	cmp	r2, #0
 8012eb2:	f000 808d 	beq.w	8012fd0 <_dtoa_r+0x810>
 8012eb6:	9b04      	ldr	r3, [sp, #16]
 8012eb8:	3301      	adds	r3, #1
 8012eba:	9304      	str	r3, [sp, #16]
 8012ebc:	9b06      	ldr	r3, [sp, #24]
 8012ebe:	3301      	adds	r3, #1
 8012ec0:	9306      	str	r3, [sp, #24]
 8012ec2:	2301      	movs	r3, #1
 8012ec4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012ec6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012ec8:	2b00      	cmp	r3, #0
 8012eca:	f000 81b9 	beq.w	8013240 <_dtoa_r+0xa80>
 8012ece:	6922      	ldr	r2, [r4, #16]
 8012ed0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8012ed4:	6910      	ldr	r0, [r2, #16]
 8012ed6:	f000 fbc3 	bl	8013660 <__hi0bits>
 8012eda:	f1c0 0020 	rsb	r0, r0, #32
 8012ede:	9b06      	ldr	r3, [sp, #24]
 8012ee0:	4418      	add	r0, r3
 8012ee2:	f010 001f 	ands.w	r0, r0, #31
 8012ee6:	f000 8081 	beq.w	8012fec <_dtoa_r+0x82c>
 8012eea:	f1c0 0220 	rsb	r2, r0, #32
 8012eee:	2a04      	cmp	r2, #4
 8012ef0:	dd73      	ble.n	8012fda <_dtoa_r+0x81a>
 8012ef2:	9b04      	ldr	r3, [sp, #16]
 8012ef4:	f1c0 001c 	rsb	r0, r0, #28
 8012ef8:	4403      	add	r3, r0
 8012efa:	9304      	str	r3, [sp, #16]
 8012efc:	9b06      	ldr	r3, [sp, #24]
 8012efe:	4406      	add	r6, r0
 8012f00:	4403      	add	r3, r0
 8012f02:	9306      	str	r3, [sp, #24]
 8012f04:	9b04      	ldr	r3, [sp, #16]
 8012f06:	2b00      	cmp	r3, #0
 8012f08:	dd05      	ble.n	8012f16 <_dtoa_r+0x756>
 8012f0a:	9901      	ldr	r1, [sp, #4]
 8012f0c:	461a      	mov	r2, r3
 8012f0e:	4648      	mov	r0, r9
 8012f10:	f000 fd04 	bl	801391c <__lshift>
 8012f14:	9001      	str	r0, [sp, #4]
 8012f16:	9b06      	ldr	r3, [sp, #24]
 8012f18:	2b00      	cmp	r3, #0
 8012f1a:	dd05      	ble.n	8012f28 <_dtoa_r+0x768>
 8012f1c:	4621      	mov	r1, r4
 8012f1e:	461a      	mov	r2, r3
 8012f20:	4648      	mov	r0, r9
 8012f22:	f000 fcfb 	bl	801391c <__lshift>
 8012f26:	4604      	mov	r4, r0
 8012f28:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012f2a:	2b00      	cmp	r3, #0
 8012f2c:	d060      	beq.n	8012ff0 <_dtoa_r+0x830>
 8012f2e:	9801      	ldr	r0, [sp, #4]
 8012f30:	4621      	mov	r1, r4
 8012f32:	f000 fd5f 	bl	80139f4 <__mcmp>
 8012f36:	2800      	cmp	r0, #0
 8012f38:	da5a      	bge.n	8012ff0 <_dtoa_r+0x830>
 8012f3a:	f108 33ff 	add.w	r3, r8, #4294967295
 8012f3e:	9305      	str	r3, [sp, #20]
 8012f40:	9901      	ldr	r1, [sp, #4]
 8012f42:	2300      	movs	r3, #0
 8012f44:	220a      	movs	r2, #10
 8012f46:	4648      	mov	r0, r9
 8012f48:	f000 fafa 	bl	8013540 <__multadd>
 8012f4c:	9b08      	ldr	r3, [sp, #32]
 8012f4e:	9001      	str	r0, [sp, #4]
 8012f50:	2b00      	cmp	r3, #0
 8012f52:	f000 8177 	beq.w	8013244 <_dtoa_r+0xa84>
 8012f56:	4629      	mov	r1, r5
 8012f58:	2300      	movs	r3, #0
 8012f5a:	220a      	movs	r2, #10
 8012f5c:	4648      	mov	r0, r9
 8012f5e:	f000 faef 	bl	8013540 <__multadd>
 8012f62:	f1bb 0f00 	cmp.w	fp, #0
 8012f66:	4605      	mov	r5, r0
 8012f68:	dc6e      	bgt.n	8013048 <_dtoa_r+0x888>
 8012f6a:	9b07      	ldr	r3, [sp, #28]
 8012f6c:	2b02      	cmp	r3, #2
 8012f6e:	dc48      	bgt.n	8013002 <_dtoa_r+0x842>
 8012f70:	e06a      	b.n	8013048 <_dtoa_r+0x888>
 8012f72:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012f74:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8012f78:	e739      	b.n	8012dee <_dtoa_r+0x62e>
 8012f7a:	f10a 34ff 	add.w	r4, sl, #4294967295
 8012f7e:	42a3      	cmp	r3, r4
 8012f80:	db07      	blt.n	8012f92 <_dtoa_r+0x7d2>
 8012f82:	f1ba 0f00 	cmp.w	sl, #0
 8012f86:	eba3 0404 	sub.w	r4, r3, r4
 8012f8a:	db0b      	blt.n	8012fa4 <_dtoa_r+0x7e4>
 8012f8c:	9e04      	ldr	r6, [sp, #16]
 8012f8e:	4652      	mov	r2, sl
 8012f90:	e72f      	b.n	8012df2 <_dtoa_r+0x632>
 8012f92:	1ae2      	subs	r2, r4, r3
 8012f94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012f96:	9e04      	ldr	r6, [sp, #16]
 8012f98:	4413      	add	r3, r2
 8012f9a:	930a      	str	r3, [sp, #40]	@ 0x28
 8012f9c:	4652      	mov	r2, sl
 8012f9e:	4623      	mov	r3, r4
 8012fa0:	2400      	movs	r4, #0
 8012fa2:	e726      	b.n	8012df2 <_dtoa_r+0x632>
 8012fa4:	9a04      	ldr	r2, [sp, #16]
 8012fa6:	eba2 060a 	sub.w	r6, r2, sl
 8012faa:	2200      	movs	r2, #0
 8012fac:	e721      	b.n	8012df2 <_dtoa_r+0x632>
 8012fae:	9e04      	ldr	r6, [sp, #16]
 8012fb0:	9d08      	ldr	r5, [sp, #32]
 8012fb2:	461c      	mov	r4, r3
 8012fb4:	e72a      	b.n	8012e0c <_dtoa_r+0x64c>
 8012fb6:	9a01      	ldr	r2, [sp, #4]
 8012fb8:	9205      	str	r2, [sp, #20]
 8012fba:	e752      	b.n	8012e62 <_dtoa_r+0x6a2>
 8012fbc:	9901      	ldr	r1, [sp, #4]
 8012fbe:	461a      	mov	r2, r3
 8012fc0:	e751      	b.n	8012e66 <_dtoa_r+0x6a6>
 8012fc2:	9b05      	ldr	r3, [sp, #20]
 8012fc4:	9301      	str	r3, [sp, #4]
 8012fc6:	e752      	b.n	8012e6e <_dtoa_r+0x6ae>
 8012fc8:	2300      	movs	r3, #0
 8012fca:	e77b      	b.n	8012ec4 <_dtoa_r+0x704>
 8012fcc:	9b02      	ldr	r3, [sp, #8]
 8012fce:	e779      	b.n	8012ec4 <_dtoa_r+0x704>
 8012fd0:	920b      	str	r2, [sp, #44]	@ 0x2c
 8012fd2:	e778      	b.n	8012ec6 <_dtoa_r+0x706>
 8012fd4:	2300      	movs	r3, #0
 8012fd6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012fd8:	e779      	b.n	8012ece <_dtoa_r+0x70e>
 8012fda:	d093      	beq.n	8012f04 <_dtoa_r+0x744>
 8012fdc:	9b04      	ldr	r3, [sp, #16]
 8012fde:	321c      	adds	r2, #28
 8012fe0:	4413      	add	r3, r2
 8012fe2:	9304      	str	r3, [sp, #16]
 8012fe4:	9b06      	ldr	r3, [sp, #24]
 8012fe6:	4416      	add	r6, r2
 8012fe8:	4413      	add	r3, r2
 8012fea:	e78a      	b.n	8012f02 <_dtoa_r+0x742>
 8012fec:	4602      	mov	r2, r0
 8012fee:	e7f5      	b.n	8012fdc <_dtoa_r+0x81c>
 8012ff0:	f1ba 0f00 	cmp.w	sl, #0
 8012ff4:	f8cd 8014 	str.w	r8, [sp, #20]
 8012ff8:	46d3      	mov	fp, sl
 8012ffa:	dc21      	bgt.n	8013040 <_dtoa_r+0x880>
 8012ffc:	9b07      	ldr	r3, [sp, #28]
 8012ffe:	2b02      	cmp	r3, #2
 8013000:	dd1e      	ble.n	8013040 <_dtoa_r+0x880>
 8013002:	f1bb 0f00 	cmp.w	fp, #0
 8013006:	f47f addc 	bne.w	8012bc2 <_dtoa_r+0x402>
 801300a:	4621      	mov	r1, r4
 801300c:	465b      	mov	r3, fp
 801300e:	2205      	movs	r2, #5
 8013010:	4648      	mov	r0, r9
 8013012:	f000 fa95 	bl	8013540 <__multadd>
 8013016:	4601      	mov	r1, r0
 8013018:	4604      	mov	r4, r0
 801301a:	9801      	ldr	r0, [sp, #4]
 801301c:	f000 fcea 	bl	80139f4 <__mcmp>
 8013020:	2800      	cmp	r0, #0
 8013022:	f77f adce 	ble.w	8012bc2 <_dtoa_r+0x402>
 8013026:	463e      	mov	r6, r7
 8013028:	2331      	movs	r3, #49	@ 0x31
 801302a:	f806 3b01 	strb.w	r3, [r6], #1
 801302e:	9b05      	ldr	r3, [sp, #20]
 8013030:	3301      	adds	r3, #1
 8013032:	9305      	str	r3, [sp, #20]
 8013034:	e5c9      	b.n	8012bca <_dtoa_r+0x40a>
 8013036:	f8cd 8014 	str.w	r8, [sp, #20]
 801303a:	4654      	mov	r4, sl
 801303c:	4625      	mov	r5, r4
 801303e:	e7f2      	b.n	8013026 <_dtoa_r+0x866>
 8013040:	9b08      	ldr	r3, [sp, #32]
 8013042:	2b00      	cmp	r3, #0
 8013044:	f000 8102 	beq.w	801324c <_dtoa_r+0xa8c>
 8013048:	2e00      	cmp	r6, #0
 801304a:	dd05      	ble.n	8013058 <_dtoa_r+0x898>
 801304c:	4629      	mov	r1, r5
 801304e:	4632      	mov	r2, r6
 8013050:	4648      	mov	r0, r9
 8013052:	f000 fc63 	bl	801391c <__lshift>
 8013056:	4605      	mov	r5, r0
 8013058:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801305a:	2b00      	cmp	r3, #0
 801305c:	d058      	beq.n	8013110 <_dtoa_r+0x950>
 801305e:	6869      	ldr	r1, [r5, #4]
 8013060:	4648      	mov	r0, r9
 8013062:	f000 fa0b 	bl	801347c <_Balloc>
 8013066:	4606      	mov	r6, r0
 8013068:	b928      	cbnz	r0, 8013076 <_dtoa_r+0x8b6>
 801306a:	4b82      	ldr	r3, [pc, #520]	@ (8013274 <_dtoa_r+0xab4>)
 801306c:	4602      	mov	r2, r0
 801306e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8013072:	f7ff bbbe 	b.w	80127f2 <_dtoa_r+0x32>
 8013076:	692a      	ldr	r2, [r5, #16]
 8013078:	3202      	adds	r2, #2
 801307a:	0092      	lsls	r2, r2, #2
 801307c:	f105 010c 	add.w	r1, r5, #12
 8013080:	300c      	adds	r0, #12
 8013082:	f7ff fb00 	bl	8012686 <memcpy>
 8013086:	2201      	movs	r2, #1
 8013088:	4631      	mov	r1, r6
 801308a:	4648      	mov	r0, r9
 801308c:	f000 fc46 	bl	801391c <__lshift>
 8013090:	1c7b      	adds	r3, r7, #1
 8013092:	9304      	str	r3, [sp, #16]
 8013094:	eb07 030b 	add.w	r3, r7, fp
 8013098:	9309      	str	r3, [sp, #36]	@ 0x24
 801309a:	9b02      	ldr	r3, [sp, #8]
 801309c:	f003 0301 	and.w	r3, r3, #1
 80130a0:	46a8      	mov	r8, r5
 80130a2:	9308      	str	r3, [sp, #32]
 80130a4:	4605      	mov	r5, r0
 80130a6:	9b04      	ldr	r3, [sp, #16]
 80130a8:	9801      	ldr	r0, [sp, #4]
 80130aa:	4621      	mov	r1, r4
 80130ac:	f103 3bff 	add.w	fp, r3, #4294967295
 80130b0:	f7ff fafe 	bl	80126b0 <quorem>
 80130b4:	4641      	mov	r1, r8
 80130b6:	9002      	str	r0, [sp, #8]
 80130b8:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80130bc:	9801      	ldr	r0, [sp, #4]
 80130be:	f000 fc99 	bl	80139f4 <__mcmp>
 80130c2:	462a      	mov	r2, r5
 80130c4:	9006      	str	r0, [sp, #24]
 80130c6:	4621      	mov	r1, r4
 80130c8:	4648      	mov	r0, r9
 80130ca:	f000 fcaf 	bl	8013a2c <__mdiff>
 80130ce:	68c2      	ldr	r2, [r0, #12]
 80130d0:	4606      	mov	r6, r0
 80130d2:	b9fa      	cbnz	r2, 8013114 <_dtoa_r+0x954>
 80130d4:	4601      	mov	r1, r0
 80130d6:	9801      	ldr	r0, [sp, #4]
 80130d8:	f000 fc8c 	bl	80139f4 <__mcmp>
 80130dc:	4602      	mov	r2, r0
 80130de:	4631      	mov	r1, r6
 80130e0:	4648      	mov	r0, r9
 80130e2:	920a      	str	r2, [sp, #40]	@ 0x28
 80130e4:	f000 fa0a 	bl	80134fc <_Bfree>
 80130e8:	9b07      	ldr	r3, [sp, #28]
 80130ea:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80130ec:	9e04      	ldr	r6, [sp, #16]
 80130ee:	ea42 0103 	orr.w	r1, r2, r3
 80130f2:	9b08      	ldr	r3, [sp, #32]
 80130f4:	4319      	orrs	r1, r3
 80130f6:	d10f      	bne.n	8013118 <_dtoa_r+0x958>
 80130f8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80130fc:	d028      	beq.n	8013150 <_dtoa_r+0x990>
 80130fe:	9b06      	ldr	r3, [sp, #24]
 8013100:	2b00      	cmp	r3, #0
 8013102:	dd02      	ble.n	801310a <_dtoa_r+0x94a>
 8013104:	9b02      	ldr	r3, [sp, #8]
 8013106:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 801310a:	f88b a000 	strb.w	sl, [fp]
 801310e:	e55e      	b.n	8012bce <_dtoa_r+0x40e>
 8013110:	4628      	mov	r0, r5
 8013112:	e7bd      	b.n	8013090 <_dtoa_r+0x8d0>
 8013114:	2201      	movs	r2, #1
 8013116:	e7e2      	b.n	80130de <_dtoa_r+0x91e>
 8013118:	9b06      	ldr	r3, [sp, #24]
 801311a:	2b00      	cmp	r3, #0
 801311c:	db04      	blt.n	8013128 <_dtoa_r+0x968>
 801311e:	9907      	ldr	r1, [sp, #28]
 8013120:	430b      	orrs	r3, r1
 8013122:	9908      	ldr	r1, [sp, #32]
 8013124:	430b      	orrs	r3, r1
 8013126:	d120      	bne.n	801316a <_dtoa_r+0x9aa>
 8013128:	2a00      	cmp	r2, #0
 801312a:	ddee      	ble.n	801310a <_dtoa_r+0x94a>
 801312c:	9901      	ldr	r1, [sp, #4]
 801312e:	2201      	movs	r2, #1
 8013130:	4648      	mov	r0, r9
 8013132:	f000 fbf3 	bl	801391c <__lshift>
 8013136:	4621      	mov	r1, r4
 8013138:	9001      	str	r0, [sp, #4]
 801313a:	f000 fc5b 	bl	80139f4 <__mcmp>
 801313e:	2800      	cmp	r0, #0
 8013140:	dc03      	bgt.n	801314a <_dtoa_r+0x98a>
 8013142:	d1e2      	bne.n	801310a <_dtoa_r+0x94a>
 8013144:	f01a 0f01 	tst.w	sl, #1
 8013148:	d0df      	beq.n	801310a <_dtoa_r+0x94a>
 801314a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801314e:	d1d9      	bne.n	8013104 <_dtoa_r+0x944>
 8013150:	2339      	movs	r3, #57	@ 0x39
 8013152:	f88b 3000 	strb.w	r3, [fp]
 8013156:	4633      	mov	r3, r6
 8013158:	461e      	mov	r6, r3
 801315a:	3b01      	subs	r3, #1
 801315c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8013160:	2a39      	cmp	r2, #57	@ 0x39
 8013162:	d052      	beq.n	801320a <_dtoa_r+0xa4a>
 8013164:	3201      	adds	r2, #1
 8013166:	701a      	strb	r2, [r3, #0]
 8013168:	e531      	b.n	8012bce <_dtoa_r+0x40e>
 801316a:	2a00      	cmp	r2, #0
 801316c:	dd07      	ble.n	801317e <_dtoa_r+0x9be>
 801316e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8013172:	d0ed      	beq.n	8013150 <_dtoa_r+0x990>
 8013174:	f10a 0301 	add.w	r3, sl, #1
 8013178:	f88b 3000 	strb.w	r3, [fp]
 801317c:	e527      	b.n	8012bce <_dtoa_r+0x40e>
 801317e:	9b04      	ldr	r3, [sp, #16]
 8013180:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013182:	f803 ac01 	strb.w	sl, [r3, #-1]
 8013186:	4293      	cmp	r3, r2
 8013188:	d029      	beq.n	80131de <_dtoa_r+0xa1e>
 801318a:	9901      	ldr	r1, [sp, #4]
 801318c:	2300      	movs	r3, #0
 801318e:	220a      	movs	r2, #10
 8013190:	4648      	mov	r0, r9
 8013192:	f000 f9d5 	bl	8013540 <__multadd>
 8013196:	45a8      	cmp	r8, r5
 8013198:	9001      	str	r0, [sp, #4]
 801319a:	f04f 0300 	mov.w	r3, #0
 801319e:	f04f 020a 	mov.w	r2, #10
 80131a2:	4641      	mov	r1, r8
 80131a4:	4648      	mov	r0, r9
 80131a6:	d107      	bne.n	80131b8 <_dtoa_r+0x9f8>
 80131a8:	f000 f9ca 	bl	8013540 <__multadd>
 80131ac:	4680      	mov	r8, r0
 80131ae:	4605      	mov	r5, r0
 80131b0:	9b04      	ldr	r3, [sp, #16]
 80131b2:	3301      	adds	r3, #1
 80131b4:	9304      	str	r3, [sp, #16]
 80131b6:	e776      	b.n	80130a6 <_dtoa_r+0x8e6>
 80131b8:	f000 f9c2 	bl	8013540 <__multadd>
 80131bc:	4629      	mov	r1, r5
 80131be:	4680      	mov	r8, r0
 80131c0:	2300      	movs	r3, #0
 80131c2:	220a      	movs	r2, #10
 80131c4:	4648      	mov	r0, r9
 80131c6:	f000 f9bb 	bl	8013540 <__multadd>
 80131ca:	4605      	mov	r5, r0
 80131cc:	e7f0      	b.n	80131b0 <_dtoa_r+0x9f0>
 80131ce:	f1bb 0f00 	cmp.w	fp, #0
 80131d2:	bfcc      	ite	gt
 80131d4:	465e      	movgt	r6, fp
 80131d6:	2601      	movle	r6, #1
 80131d8:	443e      	add	r6, r7
 80131da:	f04f 0800 	mov.w	r8, #0
 80131de:	9901      	ldr	r1, [sp, #4]
 80131e0:	2201      	movs	r2, #1
 80131e2:	4648      	mov	r0, r9
 80131e4:	f000 fb9a 	bl	801391c <__lshift>
 80131e8:	4621      	mov	r1, r4
 80131ea:	9001      	str	r0, [sp, #4]
 80131ec:	f000 fc02 	bl	80139f4 <__mcmp>
 80131f0:	2800      	cmp	r0, #0
 80131f2:	dcb0      	bgt.n	8013156 <_dtoa_r+0x996>
 80131f4:	d102      	bne.n	80131fc <_dtoa_r+0xa3c>
 80131f6:	f01a 0f01 	tst.w	sl, #1
 80131fa:	d1ac      	bne.n	8013156 <_dtoa_r+0x996>
 80131fc:	4633      	mov	r3, r6
 80131fe:	461e      	mov	r6, r3
 8013200:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013204:	2a30      	cmp	r2, #48	@ 0x30
 8013206:	d0fa      	beq.n	80131fe <_dtoa_r+0xa3e>
 8013208:	e4e1      	b.n	8012bce <_dtoa_r+0x40e>
 801320a:	429f      	cmp	r7, r3
 801320c:	d1a4      	bne.n	8013158 <_dtoa_r+0x998>
 801320e:	9b05      	ldr	r3, [sp, #20]
 8013210:	3301      	adds	r3, #1
 8013212:	9305      	str	r3, [sp, #20]
 8013214:	2331      	movs	r3, #49	@ 0x31
 8013216:	703b      	strb	r3, [r7, #0]
 8013218:	e4d9      	b.n	8012bce <_dtoa_r+0x40e>
 801321a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801321c:	4f16      	ldr	r7, [pc, #88]	@ (8013278 <_dtoa_r+0xab8>)
 801321e:	b11b      	cbz	r3, 8013228 <_dtoa_r+0xa68>
 8013220:	f107 0308 	add.w	r3, r7, #8
 8013224:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8013226:	6013      	str	r3, [r2, #0]
 8013228:	4638      	mov	r0, r7
 801322a:	b011      	add	sp, #68	@ 0x44
 801322c:	ecbd 8b02 	vpop	{d8}
 8013230:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013234:	9b07      	ldr	r3, [sp, #28]
 8013236:	2b01      	cmp	r3, #1
 8013238:	f77f ae2c 	ble.w	8012e94 <_dtoa_r+0x6d4>
 801323c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801323e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013240:	2001      	movs	r0, #1
 8013242:	e64c      	b.n	8012ede <_dtoa_r+0x71e>
 8013244:	f1bb 0f00 	cmp.w	fp, #0
 8013248:	f77f aed8 	ble.w	8012ffc <_dtoa_r+0x83c>
 801324c:	463e      	mov	r6, r7
 801324e:	9801      	ldr	r0, [sp, #4]
 8013250:	4621      	mov	r1, r4
 8013252:	f7ff fa2d 	bl	80126b0 <quorem>
 8013256:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801325a:	f806 ab01 	strb.w	sl, [r6], #1
 801325e:	1bf2      	subs	r2, r6, r7
 8013260:	4593      	cmp	fp, r2
 8013262:	ddb4      	ble.n	80131ce <_dtoa_r+0xa0e>
 8013264:	9901      	ldr	r1, [sp, #4]
 8013266:	2300      	movs	r3, #0
 8013268:	220a      	movs	r2, #10
 801326a:	4648      	mov	r0, r9
 801326c:	f000 f968 	bl	8013540 <__multadd>
 8013270:	9001      	str	r0, [sp, #4]
 8013272:	e7ec      	b.n	801324e <_dtoa_r+0xa8e>
 8013274:	0801678d 	.word	0x0801678d
 8013278:	08016711 	.word	0x08016711

0801327c <_free_r>:
 801327c:	b538      	push	{r3, r4, r5, lr}
 801327e:	4605      	mov	r5, r0
 8013280:	2900      	cmp	r1, #0
 8013282:	d041      	beq.n	8013308 <_free_r+0x8c>
 8013284:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013288:	1f0c      	subs	r4, r1, #4
 801328a:	2b00      	cmp	r3, #0
 801328c:	bfb8      	it	lt
 801328e:	18e4      	addlt	r4, r4, r3
 8013290:	f000 f8e8 	bl	8013464 <__malloc_lock>
 8013294:	4a1d      	ldr	r2, [pc, #116]	@ (801330c <_free_r+0x90>)
 8013296:	6813      	ldr	r3, [r2, #0]
 8013298:	b933      	cbnz	r3, 80132a8 <_free_r+0x2c>
 801329a:	6063      	str	r3, [r4, #4]
 801329c:	6014      	str	r4, [r2, #0]
 801329e:	4628      	mov	r0, r5
 80132a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80132a4:	f000 b8e4 	b.w	8013470 <__malloc_unlock>
 80132a8:	42a3      	cmp	r3, r4
 80132aa:	d908      	bls.n	80132be <_free_r+0x42>
 80132ac:	6820      	ldr	r0, [r4, #0]
 80132ae:	1821      	adds	r1, r4, r0
 80132b0:	428b      	cmp	r3, r1
 80132b2:	bf01      	itttt	eq
 80132b4:	6819      	ldreq	r1, [r3, #0]
 80132b6:	685b      	ldreq	r3, [r3, #4]
 80132b8:	1809      	addeq	r1, r1, r0
 80132ba:	6021      	streq	r1, [r4, #0]
 80132bc:	e7ed      	b.n	801329a <_free_r+0x1e>
 80132be:	461a      	mov	r2, r3
 80132c0:	685b      	ldr	r3, [r3, #4]
 80132c2:	b10b      	cbz	r3, 80132c8 <_free_r+0x4c>
 80132c4:	42a3      	cmp	r3, r4
 80132c6:	d9fa      	bls.n	80132be <_free_r+0x42>
 80132c8:	6811      	ldr	r1, [r2, #0]
 80132ca:	1850      	adds	r0, r2, r1
 80132cc:	42a0      	cmp	r0, r4
 80132ce:	d10b      	bne.n	80132e8 <_free_r+0x6c>
 80132d0:	6820      	ldr	r0, [r4, #0]
 80132d2:	4401      	add	r1, r0
 80132d4:	1850      	adds	r0, r2, r1
 80132d6:	4283      	cmp	r3, r0
 80132d8:	6011      	str	r1, [r2, #0]
 80132da:	d1e0      	bne.n	801329e <_free_r+0x22>
 80132dc:	6818      	ldr	r0, [r3, #0]
 80132de:	685b      	ldr	r3, [r3, #4]
 80132e0:	6053      	str	r3, [r2, #4]
 80132e2:	4408      	add	r0, r1
 80132e4:	6010      	str	r0, [r2, #0]
 80132e6:	e7da      	b.n	801329e <_free_r+0x22>
 80132e8:	d902      	bls.n	80132f0 <_free_r+0x74>
 80132ea:	230c      	movs	r3, #12
 80132ec:	602b      	str	r3, [r5, #0]
 80132ee:	e7d6      	b.n	801329e <_free_r+0x22>
 80132f0:	6820      	ldr	r0, [r4, #0]
 80132f2:	1821      	adds	r1, r4, r0
 80132f4:	428b      	cmp	r3, r1
 80132f6:	bf04      	itt	eq
 80132f8:	6819      	ldreq	r1, [r3, #0]
 80132fa:	685b      	ldreq	r3, [r3, #4]
 80132fc:	6063      	str	r3, [r4, #4]
 80132fe:	bf04      	itt	eq
 8013300:	1809      	addeq	r1, r1, r0
 8013302:	6021      	streq	r1, [r4, #0]
 8013304:	6054      	str	r4, [r2, #4]
 8013306:	e7ca      	b.n	801329e <_free_r+0x22>
 8013308:	bd38      	pop	{r3, r4, r5, pc}
 801330a:	bf00      	nop
 801330c:	24001680 	.word	0x24001680

08013310 <malloc>:
 8013310:	4b02      	ldr	r3, [pc, #8]	@ (801331c <malloc+0xc>)
 8013312:	4601      	mov	r1, r0
 8013314:	6818      	ldr	r0, [r3, #0]
 8013316:	f000 b825 	b.w	8013364 <_malloc_r>
 801331a:	bf00      	nop
 801331c:	24000048 	.word	0x24000048

08013320 <sbrk_aligned>:
 8013320:	b570      	push	{r4, r5, r6, lr}
 8013322:	4e0f      	ldr	r6, [pc, #60]	@ (8013360 <sbrk_aligned+0x40>)
 8013324:	460c      	mov	r4, r1
 8013326:	6831      	ldr	r1, [r6, #0]
 8013328:	4605      	mov	r5, r0
 801332a:	b911      	cbnz	r1, 8013332 <sbrk_aligned+0x12>
 801332c:	f001 ffae 	bl	801528c <_sbrk_r>
 8013330:	6030      	str	r0, [r6, #0]
 8013332:	4621      	mov	r1, r4
 8013334:	4628      	mov	r0, r5
 8013336:	f001 ffa9 	bl	801528c <_sbrk_r>
 801333a:	1c43      	adds	r3, r0, #1
 801333c:	d103      	bne.n	8013346 <sbrk_aligned+0x26>
 801333e:	f04f 34ff 	mov.w	r4, #4294967295
 8013342:	4620      	mov	r0, r4
 8013344:	bd70      	pop	{r4, r5, r6, pc}
 8013346:	1cc4      	adds	r4, r0, #3
 8013348:	f024 0403 	bic.w	r4, r4, #3
 801334c:	42a0      	cmp	r0, r4
 801334e:	d0f8      	beq.n	8013342 <sbrk_aligned+0x22>
 8013350:	1a21      	subs	r1, r4, r0
 8013352:	4628      	mov	r0, r5
 8013354:	f001 ff9a 	bl	801528c <_sbrk_r>
 8013358:	3001      	adds	r0, #1
 801335a:	d1f2      	bne.n	8013342 <sbrk_aligned+0x22>
 801335c:	e7ef      	b.n	801333e <sbrk_aligned+0x1e>
 801335e:	bf00      	nop
 8013360:	2400167c 	.word	0x2400167c

08013364 <_malloc_r>:
 8013364:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013368:	1ccd      	adds	r5, r1, #3
 801336a:	f025 0503 	bic.w	r5, r5, #3
 801336e:	3508      	adds	r5, #8
 8013370:	2d0c      	cmp	r5, #12
 8013372:	bf38      	it	cc
 8013374:	250c      	movcc	r5, #12
 8013376:	2d00      	cmp	r5, #0
 8013378:	4606      	mov	r6, r0
 801337a:	db01      	blt.n	8013380 <_malloc_r+0x1c>
 801337c:	42a9      	cmp	r1, r5
 801337e:	d904      	bls.n	801338a <_malloc_r+0x26>
 8013380:	230c      	movs	r3, #12
 8013382:	6033      	str	r3, [r6, #0]
 8013384:	2000      	movs	r0, #0
 8013386:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801338a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8013460 <_malloc_r+0xfc>
 801338e:	f000 f869 	bl	8013464 <__malloc_lock>
 8013392:	f8d8 3000 	ldr.w	r3, [r8]
 8013396:	461c      	mov	r4, r3
 8013398:	bb44      	cbnz	r4, 80133ec <_malloc_r+0x88>
 801339a:	4629      	mov	r1, r5
 801339c:	4630      	mov	r0, r6
 801339e:	f7ff ffbf 	bl	8013320 <sbrk_aligned>
 80133a2:	1c43      	adds	r3, r0, #1
 80133a4:	4604      	mov	r4, r0
 80133a6:	d158      	bne.n	801345a <_malloc_r+0xf6>
 80133a8:	f8d8 4000 	ldr.w	r4, [r8]
 80133ac:	4627      	mov	r7, r4
 80133ae:	2f00      	cmp	r7, #0
 80133b0:	d143      	bne.n	801343a <_malloc_r+0xd6>
 80133b2:	2c00      	cmp	r4, #0
 80133b4:	d04b      	beq.n	801344e <_malloc_r+0xea>
 80133b6:	6823      	ldr	r3, [r4, #0]
 80133b8:	4639      	mov	r1, r7
 80133ba:	4630      	mov	r0, r6
 80133bc:	eb04 0903 	add.w	r9, r4, r3
 80133c0:	f001 ff64 	bl	801528c <_sbrk_r>
 80133c4:	4581      	cmp	r9, r0
 80133c6:	d142      	bne.n	801344e <_malloc_r+0xea>
 80133c8:	6821      	ldr	r1, [r4, #0]
 80133ca:	1a6d      	subs	r5, r5, r1
 80133cc:	4629      	mov	r1, r5
 80133ce:	4630      	mov	r0, r6
 80133d0:	f7ff ffa6 	bl	8013320 <sbrk_aligned>
 80133d4:	3001      	adds	r0, #1
 80133d6:	d03a      	beq.n	801344e <_malloc_r+0xea>
 80133d8:	6823      	ldr	r3, [r4, #0]
 80133da:	442b      	add	r3, r5
 80133dc:	6023      	str	r3, [r4, #0]
 80133de:	f8d8 3000 	ldr.w	r3, [r8]
 80133e2:	685a      	ldr	r2, [r3, #4]
 80133e4:	bb62      	cbnz	r2, 8013440 <_malloc_r+0xdc>
 80133e6:	f8c8 7000 	str.w	r7, [r8]
 80133ea:	e00f      	b.n	801340c <_malloc_r+0xa8>
 80133ec:	6822      	ldr	r2, [r4, #0]
 80133ee:	1b52      	subs	r2, r2, r5
 80133f0:	d420      	bmi.n	8013434 <_malloc_r+0xd0>
 80133f2:	2a0b      	cmp	r2, #11
 80133f4:	d917      	bls.n	8013426 <_malloc_r+0xc2>
 80133f6:	1961      	adds	r1, r4, r5
 80133f8:	42a3      	cmp	r3, r4
 80133fa:	6025      	str	r5, [r4, #0]
 80133fc:	bf18      	it	ne
 80133fe:	6059      	strne	r1, [r3, #4]
 8013400:	6863      	ldr	r3, [r4, #4]
 8013402:	bf08      	it	eq
 8013404:	f8c8 1000 	streq.w	r1, [r8]
 8013408:	5162      	str	r2, [r4, r5]
 801340a:	604b      	str	r3, [r1, #4]
 801340c:	4630      	mov	r0, r6
 801340e:	f000 f82f 	bl	8013470 <__malloc_unlock>
 8013412:	f104 000b 	add.w	r0, r4, #11
 8013416:	1d23      	adds	r3, r4, #4
 8013418:	f020 0007 	bic.w	r0, r0, #7
 801341c:	1ac2      	subs	r2, r0, r3
 801341e:	bf1c      	itt	ne
 8013420:	1a1b      	subne	r3, r3, r0
 8013422:	50a3      	strne	r3, [r4, r2]
 8013424:	e7af      	b.n	8013386 <_malloc_r+0x22>
 8013426:	6862      	ldr	r2, [r4, #4]
 8013428:	42a3      	cmp	r3, r4
 801342a:	bf0c      	ite	eq
 801342c:	f8c8 2000 	streq.w	r2, [r8]
 8013430:	605a      	strne	r2, [r3, #4]
 8013432:	e7eb      	b.n	801340c <_malloc_r+0xa8>
 8013434:	4623      	mov	r3, r4
 8013436:	6864      	ldr	r4, [r4, #4]
 8013438:	e7ae      	b.n	8013398 <_malloc_r+0x34>
 801343a:	463c      	mov	r4, r7
 801343c:	687f      	ldr	r7, [r7, #4]
 801343e:	e7b6      	b.n	80133ae <_malloc_r+0x4a>
 8013440:	461a      	mov	r2, r3
 8013442:	685b      	ldr	r3, [r3, #4]
 8013444:	42a3      	cmp	r3, r4
 8013446:	d1fb      	bne.n	8013440 <_malloc_r+0xdc>
 8013448:	2300      	movs	r3, #0
 801344a:	6053      	str	r3, [r2, #4]
 801344c:	e7de      	b.n	801340c <_malloc_r+0xa8>
 801344e:	230c      	movs	r3, #12
 8013450:	6033      	str	r3, [r6, #0]
 8013452:	4630      	mov	r0, r6
 8013454:	f000 f80c 	bl	8013470 <__malloc_unlock>
 8013458:	e794      	b.n	8013384 <_malloc_r+0x20>
 801345a:	6005      	str	r5, [r0, #0]
 801345c:	e7d6      	b.n	801340c <_malloc_r+0xa8>
 801345e:	bf00      	nop
 8013460:	24001680 	.word	0x24001680

08013464 <__malloc_lock>:
 8013464:	4801      	ldr	r0, [pc, #4]	@ (801346c <__malloc_lock+0x8>)
 8013466:	f7ff b90c 	b.w	8012682 <__retarget_lock_acquire_recursive>
 801346a:	bf00      	nop
 801346c:	24001678 	.word	0x24001678

08013470 <__malloc_unlock>:
 8013470:	4801      	ldr	r0, [pc, #4]	@ (8013478 <__malloc_unlock+0x8>)
 8013472:	f7ff b907 	b.w	8012684 <__retarget_lock_release_recursive>
 8013476:	bf00      	nop
 8013478:	24001678 	.word	0x24001678

0801347c <_Balloc>:
 801347c:	b570      	push	{r4, r5, r6, lr}
 801347e:	69c6      	ldr	r6, [r0, #28]
 8013480:	4604      	mov	r4, r0
 8013482:	460d      	mov	r5, r1
 8013484:	b976      	cbnz	r6, 80134a4 <_Balloc+0x28>
 8013486:	2010      	movs	r0, #16
 8013488:	f7ff ff42 	bl	8013310 <malloc>
 801348c:	4602      	mov	r2, r0
 801348e:	61e0      	str	r0, [r4, #28]
 8013490:	b920      	cbnz	r0, 801349c <_Balloc+0x20>
 8013492:	4b18      	ldr	r3, [pc, #96]	@ (80134f4 <_Balloc+0x78>)
 8013494:	4818      	ldr	r0, [pc, #96]	@ (80134f8 <_Balloc+0x7c>)
 8013496:	216b      	movs	r1, #107	@ 0x6b
 8013498:	f001 ff12 	bl	80152c0 <__assert_func>
 801349c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80134a0:	6006      	str	r6, [r0, #0]
 80134a2:	60c6      	str	r6, [r0, #12]
 80134a4:	69e6      	ldr	r6, [r4, #28]
 80134a6:	68f3      	ldr	r3, [r6, #12]
 80134a8:	b183      	cbz	r3, 80134cc <_Balloc+0x50>
 80134aa:	69e3      	ldr	r3, [r4, #28]
 80134ac:	68db      	ldr	r3, [r3, #12]
 80134ae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80134b2:	b9b8      	cbnz	r0, 80134e4 <_Balloc+0x68>
 80134b4:	2101      	movs	r1, #1
 80134b6:	fa01 f605 	lsl.w	r6, r1, r5
 80134ba:	1d72      	adds	r2, r6, #5
 80134bc:	0092      	lsls	r2, r2, #2
 80134be:	4620      	mov	r0, r4
 80134c0:	f001 ff1c 	bl	80152fc <_calloc_r>
 80134c4:	b160      	cbz	r0, 80134e0 <_Balloc+0x64>
 80134c6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80134ca:	e00e      	b.n	80134ea <_Balloc+0x6e>
 80134cc:	2221      	movs	r2, #33	@ 0x21
 80134ce:	2104      	movs	r1, #4
 80134d0:	4620      	mov	r0, r4
 80134d2:	f001 ff13 	bl	80152fc <_calloc_r>
 80134d6:	69e3      	ldr	r3, [r4, #28]
 80134d8:	60f0      	str	r0, [r6, #12]
 80134da:	68db      	ldr	r3, [r3, #12]
 80134dc:	2b00      	cmp	r3, #0
 80134de:	d1e4      	bne.n	80134aa <_Balloc+0x2e>
 80134e0:	2000      	movs	r0, #0
 80134e2:	bd70      	pop	{r4, r5, r6, pc}
 80134e4:	6802      	ldr	r2, [r0, #0]
 80134e6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80134ea:	2300      	movs	r3, #0
 80134ec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80134f0:	e7f7      	b.n	80134e2 <_Balloc+0x66>
 80134f2:	bf00      	nop
 80134f4:	0801671e 	.word	0x0801671e
 80134f8:	0801679e 	.word	0x0801679e

080134fc <_Bfree>:
 80134fc:	b570      	push	{r4, r5, r6, lr}
 80134fe:	69c6      	ldr	r6, [r0, #28]
 8013500:	4605      	mov	r5, r0
 8013502:	460c      	mov	r4, r1
 8013504:	b976      	cbnz	r6, 8013524 <_Bfree+0x28>
 8013506:	2010      	movs	r0, #16
 8013508:	f7ff ff02 	bl	8013310 <malloc>
 801350c:	4602      	mov	r2, r0
 801350e:	61e8      	str	r0, [r5, #28]
 8013510:	b920      	cbnz	r0, 801351c <_Bfree+0x20>
 8013512:	4b09      	ldr	r3, [pc, #36]	@ (8013538 <_Bfree+0x3c>)
 8013514:	4809      	ldr	r0, [pc, #36]	@ (801353c <_Bfree+0x40>)
 8013516:	218f      	movs	r1, #143	@ 0x8f
 8013518:	f001 fed2 	bl	80152c0 <__assert_func>
 801351c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013520:	6006      	str	r6, [r0, #0]
 8013522:	60c6      	str	r6, [r0, #12]
 8013524:	b13c      	cbz	r4, 8013536 <_Bfree+0x3a>
 8013526:	69eb      	ldr	r3, [r5, #28]
 8013528:	6862      	ldr	r2, [r4, #4]
 801352a:	68db      	ldr	r3, [r3, #12]
 801352c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013530:	6021      	str	r1, [r4, #0]
 8013532:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013536:	bd70      	pop	{r4, r5, r6, pc}
 8013538:	0801671e 	.word	0x0801671e
 801353c:	0801679e 	.word	0x0801679e

08013540 <__multadd>:
 8013540:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013544:	690d      	ldr	r5, [r1, #16]
 8013546:	4607      	mov	r7, r0
 8013548:	460c      	mov	r4, r1
 801354a:	461e      	mov	r6, r3
 801354c:	f101 0c14 	add.w	ip, r1, #20
 8013550:	2000      	movs	r0, #0
 8013552:	f8dc 3000 	ldr.w	r3, [ip]
 8013556:	b299      	uxth	r1, r3
 8013558:	fb02 6101 	mla	r1, r2, r1, r6
 801355c:	0c1e      	lsrs	r6, r3, #16
 801355e:	0c0b      	lsrs	r3, r1, #16
 8013560:	fb02 3306 	mla	r3, r2, r6, r3
 8013564:	b289      	uxth	r1, r1
 8013566:	3001      	adds	r0, #1
 8013568:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801356c:	4285      	cmp	r5, r0
 801356e:	f84c 1b04 	str.w	r1, [ip], #4
 8013572:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013576:	dcec      	bgt.n	8013552 <__multadd+0x12>
 8013578:	b30e      	cbz	r6, 80135be <__multadd+0x7e>
 801357a:	68a3      	ldr	r3, [r4, #8]
 801357c:	42ab      	cmp	r3, r5
 801357e:	dc19      	bgt.n	80135b4 <__multadd+0x74>
 8013580:	6861      	ldr	r1, [r4, #4]
 8013582:	4638      	mov	r0, r7
 8013584:	3101      	adds	r1, #1
 8013586:	f7ff ff79 	bl	801347c <_Balloc>
 801358a:	4680      	mov	r8, r0
 801358c:	b928      	cbnz	r0, 801359a <__multadd+0x5a>
 801358e:	4602      	mov	r2, r0
 8013590:	4b0c      	ldr	r3, [pc, #48]	@ (80135c4 <__multadd+0x84>)
 8013592:	480d      	ldr	r0, [pc, #52]	@ (80135c8 <__multadd+0x88>)
 8013594:	21ba      	movs	r1, #186	@ 0xba
 8013596:	f001 fe93 	bl	80152c0 <__assert_func>
 801359a:	6922      	ldr	r2, [r4, #16]
 801359c:	3202      	adds	r2, #2
 801359e:	f104 010c 	add.w	r1, r4, #12
 80135a2:	0092      	lsls	r2, r2, #2
 80135a4:	300c      	adds	r0, #12
 80135a6:	f7ff f86e 	bl	8012686 <memcpy>
 80135aa:	4621      	mov	r1, r4
 80135ac:	4638      	mov	r0, r7
 80135ae:	f7ff ffa5 	bl	80134fc <_Bfree>
 80135b2:	4644      	mov	r4, r8
 80135b4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80135b8:	3501      	adds	r5, #1
 80135ba:	615e      	str	r6, [r3, #20]
 80135bc:	6125      	str	r5, [r4, #16]
 80135be:	4620      	mov	r0, r4
 80135c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80135c4:	0801678d 	.word	0x0801678d
 80135c8:	0801679e 	.word	0x0801679e

080135cc <__s2b>:
 80135cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80135d0:	460c      	mov	r4, r1
 80135d2:	4615      	mov	r5, r2
 80135d4:	461f      	mov	r7, r3
 80135d6:	2209      	movs	r2, #9
 80135d8:	3308      	adds	r3, #8
 80135da:	4606      	mov	r6, r0
 80135dc:	fb93 f3f2 	sdiv	r3, r3, r2
 80135e0:	2100      	movs	r1, #0
 80135e2:	2201      	movs	r2, #1
 80135e4:	429a      	cmp	r2, r3
 80135e6:	db09      	blt.n	80135fc <__s2b+0x30>
 80135e8:	4630      	mov	r0, r6
 80135ea:	f7ff ff47 	bl	801347c <_Balloc>
 80135ee:	b940      	cbnz	r0, 8013602 <__s2b+0x36>
 80135f0:	4602      	mov	r2, r0
 80135f2:	4b19      	ldr	r3, [pc, #100]	@ (8013658 <__s2b+0x8c>)
 80135f4:	4819      	ldr	r0, [pc, #100]	@ (801365c <__s2b+0x90>)
 80135f6:	21d3      	movs	r1, #211	@ 0xd3
 80135f8:	f001 fe62 	bl	80152c0 <__assert_func>
 80135fc:	0052      	lsls	r2, r2, #1
 80135fe:	3101      	adds	r1, #1
 8013600:	e7f0      	b.n	80135e4 <__s2b+0x18>
 8013602:	9b08      	ldr	r3, [sp, #32]
 8013604:	6143      	str	r3, [r0, #20]
 8013606:	2d09      	cmp	r5, #9
 8013608:	f04f 0301 	mov.w	r3, #1
 801360c:	6103      	str	r3, [r0, #16]
 801360e:	dd16      	ble.n	801363e <__s2b+0x72>
 8013610:	f104 0909 	add.w	r9, r4, #9
 8013614:	46c8      	mov	r8, r9
 8013616:	442c      	add	r4, r5
 8013618:	f818 3b01 	ldrb.w	r3, [r8], #1
 801361c:	4601      	mov	r1, r0
 801361e:	3b30      	subs	r3, #48	@ 0x30
 8013620:	220a      	movs	r2, #10
 8013622:	4630      	mov	r0, r6
 8013624:	f7ff ff8c 	bl	8013540 <__multadd>
 8013628:	45a0      	cmp	r8, r4
 801362a:	d1f5      	bne.n	8013618 <__s2b+0x4c>
 801362c:	f1a5 0408 	sub.w	r4, r5, #8
 8013630:	444c      	add	r4, r9
 8013632:	1b2d      	subs	r5, r5, r4
 8013634:	1963      	adds	r3, r4, r5
 8013636:	42bb      	cmp	r3, r7
 8013638:	db04      	blt.n	8013644 <__s2b+0x78>
 801363a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801363e:	340a      	adds	r4, #10
 8013640:	2509      	movs	r5, #9
 8013642:	e7f6      	b.n	8013632 <__s2b+0x66>
 8013644:	f814 3b01 	ldrb.w	r3, [r4], #1
 8013648:	4601      	mov	r1, r0
 801364a:	3b30      	subs	r3, #48	@ 0x30
 801364c:	220a      	movs	r2, #10
 801364e:	4630      	mov	r0, r6
 8013650:	f7ff ff76 	bl	8013540 <__multadd>
 8013654:	e7ee      	b.n	8013634 <__s2b+0x68>
 8013656:	bf00      	nop
 8013658:	0801678d 	.word	0x0801678d
 801365c:	0801679e 	.word	0x0801679e

08013660 <__hi0bits>:
 8013660:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8013664:	4603      	mov	r3, r0
 8013666:	bf36      	itet	cc
 8013668:	0403      	lslcc	r3, r0, #16
 801366a:	2000      	movcs	r0, #0
 801366c:	2010      	movcc	r0, #16
 801366e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8013672:	bf3c      	itt	cc
 8013674:	021b      	lslcc	r3, r3, #8
 8013676:	3008      	addcc	r0, #8
 8013678:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801367c:	bf3c      	itt	cc
 801367e:	011b      	lslcc	r3, r3, #4
 8013680:	3004      	addcc	r0, #4
 8013682:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013686:	bf3c      	itt	cc
 8013688:	009b      	lslcc	r3, r3, #2
 801368a:	3002      	addcc	r0, #2
 801368c:	2b00      	cmp	r3, #0
 801368e:	db05      	blt.n	801369c <__hi0bits+0x3c>
 8013690:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8013694:	f100 0001 	add.w	r0, r0, #1
 8013698:	bf08      	it	eq
 801369a:	2020      	moveq	r0, #32
 801369c:	4770      	bx	lr

0801369e <__lo0bits>:
 801369e:	6803      	ldr	r3, [r0, #0]
 80136a0:	4602      	mov	r2, r0
 80136a2:	f013 0007 	ands.w	r0, r3, #7
 80136a6:	d00b      	beq.n	80136c0 <__lo0bits+0x22>
 80136a8:	07d9      	lsls	r1, r3, #31
 80136aa:	d421      	bmi.n	80136f0 <__lo0bits+0x52>
 80136ac:	0798      	lsls	r0, r3, #30
 80136ae:	bf49      	itett	mi
 80136b0:	085b      	lsrmi	r3, r3, #1
 80136b2:	089b      	lsrpl	r3, r3, #2
 80136b4:	2001      	movmi	r0, #1
 80136b6:	6013      	strmi	r3, [r2, #0]
 80136b8:	bf5c      	itt	pl
 80136ba:	6013      	strpl	r3, [r2, #0]
 80136bc:	2002      	movpl	r0, #2
 80136be:	4770      	bx	lr
 80136c0:	b299      	uxth	r1, r3
 80136c2:	b909      	cbnz	r1, 80136c8 <__lo0bits+0x2a>
 80136c4:	0c1b      	lsrs	r3, r3, #16
 80136c6:	2010      	movs	r0, #16
 80136c8:	b2d9      	uxtb	r1, r3
 80136ca:	b909      	cbnz	r1, 80136d0 <__lo0bits+0x32>
 80136cc:	3008      	adds	r0, #8
 80136ce:	0a1b      	lsrs	r3, r3, #8
 80136d0:	0719      	lsls	r1, r3, #28
 80136d2:	bf04      	itt	eq
 80136d4:	091b      	lsreq	r3, r3, #4
 80136d6:	3004      	addeq	r0, #4
 80136d8:	0799      	lsls	r1, r3, #30
 80136da:	bf04      	itt	eq
 80136dc:	089b      	lsreq	r3, r3, #2
 80136de:	3002      	addeq	r0, #2
 80136e0:	07d9      	lsls	r1, r3, #31
 80136e2:	d403      	bmi.n	80136ec <__lo0bits+0x4e>
 80136e4:	085b      	lsrs	r3, r3, #1
 80136e6:	f100 0001 	add.w	r0, r0, #1
 80136ea:	d003      	beq.n	80136f4 <__lo0bits+0x56>
 80136ec:	6013      	str	r3, [r2, #0]
 80136ee:	4770      	bx	lr
 80136f0:	2000      	movs	r0, #0
 80136f2:	4770      	bx	lr
 80136f4:	2020      	movs	r0, #32
 80136f6:	4770      	bx	lr

080136f8 <__i2b>:
 80136f8:	b510      	push	{r4, lr}
 80136fa:	460c      	mov	r4, r1
 80136fc:	2101      	movs	r1, #1
 80136fe:	f7ff febd 	bl	801347c <_Balloc>
 8013702:	4602      	mov	r2, r0
 8013704:	b928      	cbnz	r0, 8013712 <__i2b+0x1a>
 8013706:	4b05      	ldr	r3, [pc, #20]	@ (801371c <__i2b+0x24>)
 8013708:	4805      	ldr	r0, [pc, #20]	@ (8013720 <__i2b+0x28>)
 801370a:	f240 1145 	movw	r1, #325	@ 0x145
 801370e:	f001 fdd7 	bl	80152c0 <__assert_func>
 8013712:	2301      	movs	r3, #1
 8013714:	6144      	str	r4, [r0, #20]
 8013716:	6103      	str	r3, [r0, #16]
 8013718:	bd10      	pop	{r4, pc}
 801371a:	bf00      	nop
 801371c:	0801678d 	.word	0x0801678d
 8013720:	0801679e 	.word	0x0801679e

08013724 <__multiply>:
 8013724:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013728:	4617      	mov	r7, r2
 801372a:	690a      	ldr	r2, [r1, #16]
 801372c:	693b      	ldr	r3, [r7, #16]
 801372e:	429a      	cmp	r2, r3
 8013730:	bfa8      	it	ge
 8013732:	463b      	movge	r3, r7
 8013734:	4689      	mov	r9, r1
 8013736:	bfa4      	itt	ge
 8013738:	460f      	movge	r7, r1
 801373a:	4699      	movge	r9, r3
 801373c:	693d      	ldr	r5, [r7, #16]
 801373e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8013742:	68bb      	ldr	r3, [r7, #8]
 8013744:	6879      	ldr	r1, [r7, #4]
 8013746:	eb05 060a 	add.w	r6, r5, sl
 801374a:	42b3      	cmp	r3, r6
 801374c:	b085      	sub	sp, #20
 801374e:	bfb8      	it	lt
 8013750:	3101      	addlt	r1, #1
 8013752:	f7ff fe93 	bl	801347c <_Balloc>
 8013756:	b930      	cbnz	r0, 8013766 <__multiply+0x42>
 8013758:	4602      	mov	r2, r0
 801375a:	4b41      	ldr	r3, [pc, #260]	@ (8013860 <__multiply+0x13c>)
 801375c:	4841      	ldr	r0, [pc, #260]	@ (8013864 <__multiply+0x140>)
 801375e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8013762:	f001 fdad 	bl	80152c0 <__assert_func>
 8013766:	f100 0414 	add.w	r4, r0, #20
 801376a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801376e:	4623      	mov	r3, r4
 8013770:	2200      	movs	r2, #0
 8013772:	4573      	cmp	r3, lr
 8013774:	d320      	bcc.n	80137b8 <__multiply+0x94>
 8013776:	f107 0814 	add.w	r8, r7, #20
 801377a:	f109 0114 	add.w	r1, r9, #20
 801377e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8013782:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8013786:	9302      	str	r3, [sp, #8]
 8013788:	1beb      	subs	r3, r5, r7
 801378a:	3b15      	subs	r3, #21
 801378c:	f023 0303 	bic.w	r3, r3, #3
 8013790:	3304      	adds	r3, #4
 8013792:	3715      	adds	r7, #21
 8013794:	42bd      	cmp	r5, r7
 8013796:	bf38      	it	cc
 8013798:	2304      	movcc	r3, #4
 801379a:	9301      	str	r3, [sp, #4]
 801379c:	9b02      	ldr	r3, [sp, #8]
 801379e:	9103      	str	r1, [sp, #12]
 80137a0:	428b      	cmp	r3, r1
 80137a2:	d80c      	bhi.n	80137be <__multiply+0x9a>
 80137a4:	2e00      	cmp	r6, #0
 80137a6:	dd03      	ble.n	80137b0 <__multiply+0x8c>
 80137a8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80137ac:	2b00      	cmp	r3, #0
 80137ae:	d055      	beq.n	801385c <__multiply+0x138>
 80137b0:	6106      	str	r6, [r0, #16]
 80137b2:	b005      	add	sp, #20
 80137b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80137b8:	f843 2b04 	str.w	r2, [r3], #4
 80137bc:	e7d9      	b.n	8013772 <__multiply+0x4e>
 80137be:	f8b1 a000 	ldrh.w	sl, [r1]
 80137c2:	f1ba 0f00 	cmp.w	sl, #0
 80137c6:	d01f      	beq.n	8013808 <__multiply+0xe4>
 80137c8:	46c4      	mov	ip, r8
 80137ca:	46a1      	mov	r9, r4
 80137cc:	2700      	movs	r7, #0
 80137ce:	f85c 2b04 	ldr.w	r2, [ip], #4
 80137d2:	f8d9 3000 	ldr.w	r3, [r9]
 80137d6:	fa1f fb82 	uxth.w	fp, r2
 80137da:	b29b      	uxth	r3, r3
 80137dc:	fb0a 330b 	mla	r3, sl, fp, r3
 80137e0:	443b      	add	r3, r7
 80137e2:	f8d9 7000 	ldr.w	r7, [r9]
 80137e6:	0c12      	lsrs	r2, r2, #16
 80137e8:	0c3f      	lsrs	r7, r7, #16
 80137ea:	fb0a 7202 	mla	r2, sl, r2, r7
 80137ee:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80137f2:	b29b      	uxth	r3, r3
 80137f4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80137f8:	4565      	cmp	r5, ip
 80137fa:	f849 3b04 	str.w	r3, [r9], #4
 80137fe:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8013802:	d8e4      	bhi.n	80137ce <__multiply+0xaa>
 8013804:	9b01      	ldr	r3, [sp, #4]
 8013806:	50e7      	str	r7, [r4, r3]
 8013808:	9b03      	ldr	r3, [sp, #12]
 801380a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801380e:	3104      	adds	r1, #4
 8013810:	f1b9 0f00 	cmp.w	r9, #0
 8013814:	d020      	beq.n	8013858 <__multiply+0x134>
 8013816:	6823      	ldr	r3, [r4, #0]
 8013818:	4647      	mov	r7, r8
 801381a:	46a4      	mov	ip, r4
 801381c:	f04f 0a00 	mov.w	sl, #0
 8013820:	f8b7 b000 	ldrh.w	fp, [r7]
 8013824:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8013828:	fb09 220b 	mla	r2, r9, fp, r2
 801382c:	4452      	add	r2, sl
 801382e:	b29b      	uxth	r3, r3
 8013830:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013834:	f84c 3b04 	str.w	r3, [ip], #4
 8013838:	f857 3b04 	ldr.w	r3, [r7], #4
 801383c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013840:	f8bc 3000 	ldrh.w	r3, [ip]
 8013844:	fb09 330a 	mla	r3, r9, sl, r3
 8013848:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801384c:	42bd      	cmp	r5, r7
 801384e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013852:	d8e5      	bhi.n	8013820 <__multiply+0xfc>
 8013854:	9a01      	ldr	r2, [sp, #4]
 8013856:	50a3      	str	r3, [r4, r2]
 8013858:	3404      	adds	r4, #4
 801385a:	e79f      	b.n	801379c <__multiply+0x78>
 801385c:	3e01      	subs	r6, #1
 801385e:	e7a1      	b.n	80137a4 <__multiply+0x80>
 8013860:	0801678d 	.word	0x0801678d
 8013864:	0801679e 	.word	0x0801679e

08013868 <__pow5mult>:
 8013868:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801386c:	4615      	mov	r5, r2
 801386e:	f012 0203 	ands.w	r2, r2, #3
 8013872:	4607      	mov	r7, r0
 8013874:	460e      	mov	r6, r1
 8013876:	d007      	beq.n	8013888 <__pow5mult+0x20>
 8013878:	4c25      	ldr	r4, [pc, #148]	@ (8013910 <__pow5mult+0xa8>)
 801387a:	3a01      	subs	r2, #1
 801387c:	2300      	movs	r3, #0
 801387e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013882:	f7ff fe5d 	bl	8013540 <__multadd>
 8013886:	4606      	mov	r6, r0
 8013888:	10ad      	asrs	r5, r5, #2
 801388a:	d03d      	beq.n	8013908 <__pow5mult+0xa0>
 801388c:	69fc      	ldr	r4, [r7, #28]
 801388e:	b97c      	cbnz	r4, 80138b0 <__pow5mult+0x48>
 8013890:	2010      	movs	r0, #16
 8013892:	f7ff fd3d 	bl	8013310 <malloc>
 8013896:	4602      	mov	r2, r0
 8013898:	61f8      	str	r0, [r7, #28]
 801389a:	b928      	cbnz	r0, 80138a8 <__pow5mult+0x40>
 801389c:	4b1d      	ldr	r3, [pc, #116]	@ (8013914 <__pow5mult+0xac>)
 801389e:	481e      	ldr	r0, [pc, #120]	@ (8013918 <__pow5mult+0xb0>)
 80138a0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80138a4:	f001 fd0c 	bl	80152c0 <__assert_func>
 80138a8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80138ac:	6004      	str	r4, [r0, #0]
 80138ae:	60c4      	str	r4, [r0, #12]
 80138b0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80138b4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80138b8:	b94c      	cbnz	r4, 80138ce <__pow5mult+0x66>
 80138ba:	f240 2171 	movw	r1, #625	@ 0x271
 80138be:	4638      	mov	r0, r7
 80138c0:	f7ff ff1a 	bl	80136f8 <__i2b>
 80138c4:	2300      	movs	r3, #0
 80138c6:	f8c8 0008 	str.w	r0, [r8, #8]
 80138ca:	4604      	mov	r4, r0
 80138cc:	6003      	str	r3, [r0, #0]
 80138ce:	f04f 0900 	mov.w	r9, #0
 80138d2:	07eb      	lsls	r3, r5, #31
 80138d4:	d50a      	bpl.n	80138ec <__pow5mult+0x84>
 80138d6:	4631      	mov	r1, r6
 80138d8:	4622      	mov	r2, r4
 80138da:	4638      	mov	r0, r7
 80138dc:	f7ff ff22 	bl	8013724 <__multiply>
 80138e0:	4631      	mov	r1, r6
 80138e2:	4680      	mov	r8, r0
 80138e4:	4638      	mov	r0, r7
 80138e6:	f7ff fe09 	bl	80134fc <_Bfree>
 80138ea:	4646      	mov	r6, r8
 80138ec:	106d      	asrs	r5, r5, #1
 80138ee:	d00b      	beq.n	8013908 <__pow5mult+0xa0>
 80138f0:	6820      	ldr	r0, [r4, #0]
 80138f2:	b938      	cbnz	r0, 8013904 <__pow5mult+0x9c>
 80138f4:	4622      	mov	r2, r4
 80138f6:	4621      	mov	r1, r4
 80138f8:	4638      	mov	r0, r7
 80138fa:	f7ff ff13 	bl	8013724 <__multiply>
 80138fe:	6020      	str	r0, [r4, #0]
 8013900:	f8c0 9000 	str.w	r9, [r0]
 8013904:	4604      	mov	r4, r0
 8013906:	e7e4      	b.n	80138d2 <__pow5mult+0x6a>
 8013908:	4630      	mov	r0, r6
 801390a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801390e:	bf00      	nop
 8013910:	080168b0 	.word	0x080168b0
 8013914:	0801671e 	.word	0x0801671e
 8013918:	0801679e 	.word	0x0801679e

0801391c <__lshift>:
 801391c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013920:	460c      	mov	r4, r1
 8013922:	6849      	ldr	r1, [r1, #4]
 8013924:	6923      	ldr	r3, [r4, #16]
 8013926:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801392a:	68a3      	ldr	r3, [r4, #8]
 801392c:	4607      	mov	r7, r0
 801392e:	4691      	mov	r9, r2
 8013930:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013934:	f108 0601 	add.w	r6, r8, #1
 8013938:	42b3      	cmp	r3, r6
 801393a:	db0b      	blt.n	8013954 <__lshift+0x38>
 801393c:	4638      	mov	r0, r7
 801393e:	f7ff fd9d 	bl	801347c <_Balloc>
 8013942:	4605      	mov	r5, r0
 8013944:	b948      	cbnz	r0, 801395a <__lshift+0x3e>
 8013946:	4602      	mov	r2, r0
 8013948:	4b28      	ldr	r3, [pc, #160]	@ (80139ec <__lshift+0xd0>)
 801394a:	4829      	ldr	r0, [pc, #164]	@ (80139f0 <__lshift+0xd4>)
 801394c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8013950:	f001 fcb6 	bl	80152c0 <__assert_func>
 8013954:	3101      	adds	r1, #1
 8013956:	005b      	lsls	r3, r3, #1
 8013958:	e7ee      	b.n	8013938 <__lshift+0x1c>
 801395a:	2300      	movs	r3, #0
 801395c:	f100 0114 	add.w	r1, r0, #20
 8013960:	f100 0210 	add.w	r2, r0, #16
 8013964:	4618      	mov	r0, r3
 8013966:	4553      	cmp	r3, sl
 8013968:	db33      	blt.n	80139d2 <__lshift+0xb6>
 801396a:	6920      	ldr	r0, [r4, #16]
 801396c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013970:	f104 0314 	add.w	r3, r4, #20
 8013974:	f019 091f 	ands.w	r9, r9, #31
 8013978:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801397c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013980:	d02b      	beq.n	80139da <__lshift+0xbe>
 8013982:	f1c9 0e20 	rsb	lr, r9, #32
 8013986:	468a      	mov	sl, r1
 8013988:	2200      	movs	r2, #0
 801398a:	6818      	ldr	r0, [r3, #0]
 801398c:	fa00 f009 	lsl.w	r0, r0, r9
 8013990:	4310      	orrs	r0, r2
 8013992:	f84a 0b04 	str.w	r0, [sl], #4
 8013996:	f853 2b04 	ldr.w	r2, [r3], #4
 801399a:	459c      	cmp	ip, r3
 801399c:	fa22 f20e 	lsr.w	r2, r2, lr
 80139a0:	d8f3      	bhi.n	801398a <__lshift+0x6e>
 80139a2:	ebac 0304 	sub.w	r3, ip, r4
 80139a6:	3b15      	subs	r3, #21
 80139a8:	f023 0303 	bic.w	r3, r3, #3
 80139ac:	3304      	adds	r3, #4
 80139ae:	f104 0015 	add.w	r0, r4, #21
 80139b2:	4560      	cmp	r0, ip
 80139b4:	bf88      	it	hi
 80139b6:	2304      	movhi	r3, #4
 80139b8:	50ca      	str	r2, [r1, r3]
 80139ba:	b10a      	cbz	r2, 80139c0 <__lshift+0xa4>
 80139bc:	f108 0602 	add.w	r6, r8, #2
 80139c0:	3e01      	subs	r6, #1
 80139c2:	4638      	mov	r0, r7
 80139c4:	612e      	str	r6, [r5, #16]
 80139c6:	4621      	mov	r1, r4
 80139c8:	f7ff fd98 	bl	80134fc <_Bfree>
 80139cc:	4628      	mov	r0, r5
 80139ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80139d2:	f842 0f04 	str.w	r0, [r2, #4]!
 80139d6:	3301      	adds	r3, #1
 80139d8:	e7c5      	b.n	8013966 <__lshift+0x4a>
 80139da:	3904      	subs	r1, #4
 80139dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80139e0:	f841 2f04 	str.w	r2, [r1, #4]!
 80139e4:	459c      	cmp	ip, r3
 80139e6:	d8f9      	bhi.n	80139dc <__lshift+0xc0>
 80139e8:	e7ea      	b.n	80139c0 <__lshift+0xa4>
 80139ea:	bf00      	nop
 80139ec:	0801678d 	.word	0x0801678d
 80139f0:	0801679e 	.word	0x0801679e

080139f4 <__mcmp>:
 80139f4:	690a      	ldr	r2, [r1, #16]
 80139f6:	4603      	mov	r3, r0
 80139f8:	6900      	ldr	r0, [r0, #16]
 80139fa:	1a80      	subs	r0, r0, r2
 80139fc:	b530      	push	{r4, r5, lr}
 80139fe:	d10e      	bne.n	8013a1e <__mcmp+0x2a>
 8013a00:	3314      	adds	r3, #20
 8013a02:	3114      	adds	r1, #20
 8013a04:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8013a08:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8013a0c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8013a10:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013a14:	4295      	cmp	r5, r2
 8013a16:	d003      	beq.n	8013a20 <__mcmp+0x2c>
 8013a18:	d205      	bcs.n	8013a26 <__mcmp+0x32>
 8013a1a:	f04f 30ff 	mov.w	r0, #4294967295
 8013a1e:	bd30      	pop	{r4, r5, pc}
 8013a20:	42a3      	cmp	r3, r4
 8013a22:	d3f3      	bcc.n	8013a0c <__mcmp+0x18>
 8013a24:	e7fb      	b.n	8013a1e <__mcmp+0x2a>
 8013a26:	2001      	movs	r0, #1
 8013a28:	e7f9      	b.n	8013a1e <__mcmp+0x2a>
	...

08013a2c <__mdiff>:
 8013a2c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a30:	4689      	mov	r9, r1
 8013a32:	4606      	mov	r6, r0
 8013a34:	4611      	mov	r1, r2
 8013a36:	4648      	mov	r0, r9
 8013a38:	4614      	mov	r4, r2
 8013a3a:	f7ff ffdb 	bl	80139f4 <__mcmp>
 8013a3e:	1e05      	subs	r5, r0, #0
 8013a40:	d112      	bne.n	8013a68 <__mdiff+0x3c>
 8013a42:	4629      	mov	r1, r5
 8013a44:	4630      	mov	r0, r6
 8013a46:	f7ff fd19 	bl	801347c <_Balloc>
 8013a4a:	4602      	mov	r2, r0
 8013a4c:	b928      	cbnz	r0, 8013a5a <__mdiff+0x2e>
 8013a4e:	4b3f      	ldr	r3, [pc, #252]	@ (8013b4c <__mdiff+0x120>)
 8013a50:	f240 2137 	movw	r1, #567	@ 0x237
 8013a54:	483e      	ldr	r0, [pc, #248]	@ (8013b50 <__mdiff+0x124>)
 8013a56:	f001 fc33 	bl	80152c0 <__assert_func>
 8013a5a:	2301      	movs	r3, #1
 8013a5c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013a60:	4610      	mov	r0, r2
 8013a62:	b003      	add	sp, #12
 8013a64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013a68:	bfbc      	itt	lt
 8013a6a:	464b      	movlt	r3, r9
 8013a6c:	46a1      	movlt	r9, r4
 8013a6e:	4630      	mov	r0, r6
 8013a70:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8013a74:	bfba      	itte	lt
 8013a76:	461c      	movlt	r4, r3
 8013a78:	2501      	movlt	r5, #1
 8013a7a:	2500      	movge	r5, #0
 8013a7c:	f7ff fcfe 	bl	801347c <_Balloc>
 8013a80:	4602      	mov	r2, r0
 8013a82:	b918      	cbnz	r0, 8013a8c <__mdiff+0x60>
 8013a84:	4b31      	ldr	r3, [pc, #196]	@ (8013b4c <__mdiff+0x120>)
 8013a86:	f240 2145 	movw	r1, #581	@ 0x245
 8013a8a:	e7e3      	b.n	8013a54 <__mdiff+0x28>
 8013a8c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8013a90:	6926      	ldr	r6, [r4, #16]
 8013a92:	60c5      	str	r5, [r0, #12]
 8013a94:	f109 0310 	add.w	r3, r9, #16
 8013a98:	f109 0514 	add.w	r5, r9, #20
 8013a9c:	f104 0e14 	add.w	lr, r4, #20
 8013aa0:	f100 0b14 	add.w	fp, r0, #20
 8013aa4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8013aa8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8013aac:	9301      	str	r3, [sp, #4]
 8013aae:	46d9      	mov	r9, fp
 8013ab0:	f04f 0c00 	mov.w	ip, #0
 8013ab4:	9b01      	ldr	r3, [sp, #4]
 8013ab6:	f85e 0b04 	ldr.w	r0, [lr], #4
 8013aba:	f853 af04 	ldr.w	sl, [r3, #4]!
 8013abe:	9301      	str	r3, [sp, #4]
 8013ac0:	fa1f f38a 	uxth.w	r3, sl
 8013ac4:	4619      	mov	r1, r3
 8013ac6:	b283      	uxth	r3, r0
 8013ac8:	1acb      	subs	r3, r1, r3
 8013aca:	0c00      	lsrs	r0, r0, #16
 8013acc:	4463      	add	r3, ip
 8013ace:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8013ad2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8013ad6:	b29b      	uxth	r3, r3
 8013ad8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8013adc:	4576      	cmp	r6, lr
 8013ade:	f849 3b04 	str.w	r3, [r9], #4
 8013ae2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013ae6:	d8e5      	bhi.n	8013ab4 <__mdiff+0x88>
 8013ae8:	1b33      	subs	r3, r6, r4
 8013aea:	3b15      	subs	r3, #21
 8013aec:	f023 0303 	bic.w	r3, r3, #3
 8013af0:	3415      	adds	r4, #21
 8013af2:	3304      	adds	r3, #4
 8013af4:	42a6      	cmp	r6, r4
 8013af6:	bf38      	it	cc
 8013af8:	2304      	movcc	r3, #4
 8013afa:	441d      	add	r5, r3
 8013afc:	445b      	add	r3, fp
 8013afe:	461e      	mov	r6, r3
 8013b00:	462c      	mov	r4, r5
 8013b02:	4544      	cmp	r4, r8
 8013b04:	d30e      	bcc.n	8013b24 <__mdiff+0xf8>
 8013b06:	f108 0103 	add.w	r1, r8, #3
 8013b0a:	1b49      	subs	r1, r1, r5
 8013b0c:	f021 0103 	bic.w	r1, r1, #3
 8013b10:	3d03      	subs	r5, #3
 8013b12:	45a8      	cmp	r8, r5
 8013b14:	bf38      	it	cc
 8013b16:	2100      	movcc	r1, #0
 8013b18:	440b      	add	r3, r1
 8013b1a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8013b1e:	b191      	cbz	r1, 8013b46 <__mdiff+0x11a>
 8013b20:	6117      	str	r7, [r2, #16]
 8013b22:	e79d      	b.n	8013a60 <__mdiff+0x34>
 8013b24:	f854 1b04 	ldr.w	r1, [r4], #4
 8013b28:	46e6      	mov	lr, ip
 8013b2a:	0c08      	lsrs	r0, r1, #16
 8013b2c:	fa1c fc81 	uxtah	ip, ip, r1
 8013b30:	4471      	add	r1, lr
 8013b32:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8013b36:	b289      	uxth	r1, r1
 8013b38:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8013b3c:	f846 1b04 	str.w	r1, [r6], #4
 8013b40:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013b44:	e7dd      	b.n	8013b02 <__mdiff+0xd6>
 8013b46:	3f01      	subs	r7, #1
 8013b48:	e7e7      	b.n	8013b1a <__mdiff+0xee>
 8013b4a:	bf00      	nop
 8013b4c:	0801678d 	.word	0x0801678d
 8013b50:	0801679e 	.word	0x0801679e

08013b54 <__ulp>:
 8013b54:	b082      	sub	sp, #8
 8013b56:	ed8d 0b00 	vstr	d0, [sp]
 8013b5a:	9a01      	ldr	r2, [sp, #4]
 8013b5c:	4b0f      	ldr	r3, [pc, #60]	@ (8013b9c <__ulp+0x48>)
 8013b5e:	4013      	ands	r3, r2
 8013b60:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8013b64:	2b00      	cmp	r3, #0
 8013b66:	dc08      	bgt.n	8013b7a <__ulp+0x26>
 8013b68:	425b      	negs	r3, r3
 8013b6a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8013b6e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8013b72:	da04      	bge.n	8013b7e <__ulp+0x2a>
 8013b74:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8013b78:	4113      	asrs	r3, r2
 8013b7a:	2200      	movs	r2, #0
 8013b7c:	e008      	b.n	8013b90 <__ulp+0x3c>
 8013b7e:	f1a2 0314 	sub.w	r3, r2, #20
 8013b82:	2b1e      	cmp	r3, #30
 8013b84:	bfda      	itte	le
 8013b86:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8013b8a:	40da      	lsrle	r2, r3
 8013b8c:	2201      	movgt	r2, #1
 8013b8e:	2300      	movs	r3, #0
 8013b90:	4619      	mov	r1, r3
 8013b92:	4610      	mov	r0, r2
 8013b94:	ec41 0b10 	vmov	d0, r0, r1
 8013b98:	b002      	add	sp, #8
 8013b9a:	4770      	bx	lr
 8013b9c:	7ff00000 	.word	0x7ff00000

08013ba0 <__b2d>:
 8013ba0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013ba4:	6906      	ldr	r6, [r0, #16]
 8013ba6:	f100 0814 	add.w	r8, r0, #20
 8013baa:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8013bae:	1f37      	subs	r7, r6, #4
 8013bb0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8013bb4:	4610      	mov	r0, r2
 8013bb6:	f7ff fd53 	bl	8013660 <__hi0bits>
 8013bba:	f1c0 0320 	rsb	r3, r0, #32
 8013bbe:	280a      	cmp	r0, #10
 8013bc0:	600b      	str	r3, [r1, #0]
 8013bc2:	491b      	ldr	r1, [pc, #108]	@ (8013c30 <__b2d+0x90>)
 8013bc4:	dc15      	bgt.n	8013bf2 <__b2d+0x52>
 8013bc6:	f1c0 0c0b 	rsb	ip, r0, #11
 8013bca:	fa22 f30c 	lsr.w	r3, r2, ip
 8013bce:	45b8      	cmp	r8, r7
 8013bd0:	ea43 0501 	orr.w	r5, r3, r1
 8013bd4:	bf34      	ite	cc
 8013bd6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8013bda:	2300      	movcs	r3, #0
 8013bdc:	3015      	adds	r0, #21
 8013bde:	fa02 f000 	lsl.w	r0, r2, r0
 8013be2:	fa23 f30c 	lsr.w	r3, r3, ip
 8013be6:	4303      	orrs	r3, r0
 8013be8:	461c      	mov	r4, r3
 8013bea:	ec45 4b10 	vmov	d0, r4, r5
 8013bee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013bf2:	45b8      	cmp	r8, r7
 8013bf4:	bf3a      	itte	cc
 8013bf6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8013bfa:	f1a6 0708 	subcc.w	r7, r6, #8
 8013bfe:	2300      	movcs	r3, #0
 8013c00:	380b      	subs	r0, #11
 8013c02:	d012      	beq.n	8013c2a <__b2d+0x8a>
 8013c04:	f1c0 0120 	rsb	r1, r0, #32
 8013c08:	fa23 f401 	lsr.w	r4, r3, r1
 8013c0c:	4082      	lsls	r2, r0
 8013c0e:	4322      	orrs	r2, r4
 8013c10:	4547      	cmp	r7, r8
 8013c12:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8013c16:	bf8c      	ite	hi
 8013c18:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8013c1c:	2200      	movls	r2, #0
 8013c1e:	4083      	lsls	r3, r0
 8013c20:	40ca      	lsrs	r2, r1
 8013c22:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8013c26:	4313      	orrs	r3, r2
 8013c28:	e7de      	b.n	8013be8 <__b2d+0x48>
 8013c2a:	ea42 0501 	orr.w	r5, r2, r1
 8013c2e:	e7db      	b.n	8013be8 <__b2d+0x48>
 8013c30:	3ff00000 	.word	0x3ff00000

08013c34 <__d2b>:
 8013c34:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013c38:	460f      	mov	r7, r1
 8013c3a:	2101      	movs	r1, #1
 8013c3c:	ec59 8b10 	vmov	r8, r9, d0
 8013c40:	4616      	mov	r6, r2
 8013c42:	f7ff fc1b 	bl	801347c <_Balloc>
 8013c46:	4604      	mov	r4, r0
 8013c48:	b930      	cbnz	r0, 8013c58 <__d2b+0x24>
 8013c4a:	4602      	mov	r2, r0
 8013c4c:	4b23      	ldr	r3, [pc, #140]	@ (8013cdc <__d2b+0xa8>)
 8013c4e:	4824      	ldr	r0, [pc, #144]	@ (8013ce0 <__d2b+0xac>)
 8013c50:	f240 310f 	movw	r1, #783	@ 0x30f
 8013c54:	f001 fb34 	bl	80152c0 <__assert_func>
 8013c58:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8013c5c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013c60:	b10d      	cbz	r5, 8013c66 <__d2b+0x32>
 8013c62:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8013c66:	9301      	str	r3, [sp, #4]
 8013c68:	f1b8 0300 	subs.w	r3, r8, #0
 8013c6c:	d023      	beq.n	8013cb6 <__d2b+0x82>
 8013c6e:	4668      	mov	r0, sp
 8013c70:	9300      	str	r3, [sp, #0]
 8013c72:	f7ff fd14 	bl	801369e <__lo0bits>
 8013c76:	e9dd 1200 	ldrd	r1, r2, [sp]
 8013c7a:	b1d0      	cbz	r0, 8013cb2 <__d2b+0x7e>
 8013c7c:	f1c0 0320 	rsb	r3, r0, #32
 8013c80:	fa02 f303 	lsl.w	r3, r2, r3
 8013c84:	430b      	orrs	r3, r1
 8013c86:	40c2      	lsrs	r2, r0
 8013c88:	6163      	str	r3, [r4, #20]
 8013c8a:	9201      	str	r2, [sp, #4]
 8013c8c:	9b01      	ldr	r3, [sp, #4]
 8013c8e:	61a3      	str	r3, [r4, #24]
 8013c90:	2b00      	cmp	r3, #0
 8013c92:	bf0c      	ite	eq
 8013c94:	2201      	moveq	r2, #1
 8013c96:	2202      	movne	r2, #2
 8013c98:	6122      	str	r2, [r4, #16]
 8013c9a:	b1a5      	cbz	r5, 8013cc6 <__d2b+0x92>
 8013c9c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8013ca0:	4405      	add	r5, r0
 8013ca2:	603d      	str	r5, [r7, #0]
 8013ca4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8013ca8:	6030      	str	r0, [r6, #0]
 8013caa:	4620      	mov	r0, r4
 8013cac:	b003      	add	sp, #12
 8013cae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013cb2:	6161      	str	r1, [r4, #20]
 8013cb4:	e7ea      	b.n	8013c8c <__d2b+0x58>
 8013cb6:	a801      	add	r0, sp, #4
 8013cb8:	f7ff fcf1 	bl	801369e <__lo0bits>
 8013cbc:	9b01      	ldr	r3, [sp, #4]
 8013cbe:	6163      	str	r3, [r4, #20]
 8013cc0:	3020      	adds	r0, #32
 8013cc2:	2201      	movs	r2, #1
 8013cc4:	e7e8      	b.n	8013c98 <__d2b+0x64>
 8013cc6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8013cca:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8013cce:	6038      	str	r0, [r7, #0]
 8013cd0:	6918      	ldr	r0, [r3, #16]
 8013cd2:	f7ff fcc5 	bl	8013660 <__hi0bits>
 8013cd6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8013cda:	e7e5      	b.n	8013ca8 <__d2b+0x74>
 8013cdc:	0801678d 	.word	0x0801678d
 8013ce0:	0801679e 	.word	0x0801679e

08013ce4 <__ratio>:
 8013ce4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ce8:	4688      	mov	r8, r1
 8013cea:	4669      	mov	r1, sp
 8013cec:	4681      	mov	r9, r0
 8013cee:	f7ff ff57 	bl	8013ba0 <__b2d>
 8013cf2:	a901      	add	r1, sp, #4
 8013cf4:	4640      	mov	r0, r8
 8013cf6:	ec55 4b10 	vmov	r4, r5, d0
 8013cfa:	f7ff ff51 	bl	8013ba0 <__b2d>
 8013cfe:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8013d02:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8013d06:	1ad2      	subs	r2, r2, r3
 8013d08:	e9dd 3100 	ldrd	r3, r1, [sp]
 8013d0c:	1a5b      	subs	r3, r3, r1
 8013d0e:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8013d12:	ec57 6b10 	vmov	r6, r7, d0
 8013d16:	2b00      	cmp	r3, #0
 8013d18:	bfd6      	itet	le
 8013d1a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8013d1e:	462a      	movgt	r2, r5
 8013d20:	463a      	movle	r2, r7
 8013d22:	46ab      	mov	fp, r5
 8013d24:	46a2      	mov	sl, r4
 8013d26:	bfce      	itee	gt
 8013d28:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8013d2c:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8013d30:	ee00 3a90 	vmovle	s1, r3
 8013d34:	ec4b ab17 	vmov	d7, sl, fp
 8013d38:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8013d3c:	b003      	add	sp, #12
 8013d3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08013d42 <__copybits>:
 8013d42:	3901      	subs	r1, #1
 8013d44:	b570      	push	{r4, r5, r6, lr}
 8013d46:	1149      	asrs	r1, r1, #5
 8013d48:	6914      	ldr	r4, [r2, #16]
 8013d4a:	3101      	adds	r1, #1
 8013d4c:	f102 0314 	add.w	r3, r2, #20
 8013d50:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8013d54:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8013d58:	1f05      	subs	r5, r0, #4
 8013d5a:	42a3      	cmp	r3, r4
 8013d5c:	d30c      	bcc.n	8013d78 <__copybits+0x36>
 8013d5e:	1aa3      	subs	r3, r4, r2
 8013d60:	3b11      	subs	r3, #17
 8013d62:	f023 0303 	bic.w	r3, r3, #3
 8013d66:	3211      	adds	r2, #17
 8013d68:	42a2      	cmp	r2, r4
 8013d6a:	bf88      	it	hi
 8013d6c:	2300      	movhi	r3, #0
 8013d6e:	4418      	add	r0, r3
 8013d70:	2300      	movs	r3, #0
 8013d72:	4288      	cmp	r0, r1
 8013d74:	d305      	bcc.n	8013d82 <__copybits+0x40>
 8013d76:	bd70      	pop	{r4, r5, r6, pc}
 8013d78:	f853 6b04 	ldr.w	r6, [r3], #4
 8013d7c:	f845 6f04 	str.w	r6, [r5, #4]!
 8013d80:	e7eb      	b.n	8013d5a <__copybits+0x18>
 8013d82:	f840 3b04 	str.w	r3, [r0], #4
 8013d86:	e7f4      	b.n	8013d72 <__copybits+0x30>

08013d88 <__any_on>:
 8013d88:	f100 0214 	add.w	r2, r0, #20
 8013d8c:	6900      	ldr	r0, [r0, #16]
 8013d8e:	114b      	asrs	r3, r1, #5
 8013d90:	4298      	cmp	r0, r3
 8013d92:	b510      	push	{r4, lr}
 8013d94:	db11      	blt.n	8013dba <__any_on+0x32>
 8013d96:	dd0a      	ble.n	8013dae <__any_on+0x26>
 8013d98:	f011 011f 	ands.w	r1, r1, #31
 8013d9c:	d007      	beq.n	8013dae <__any_on+0x26>
 8013d9e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8013da2:	fa24 f001 	lsr.w	r0, r4, r1
 8013da6:	fa00 f101 	lsl.w	r1, r0, r1
 8013daa:	428c      	cmp	r4, r1
 8013dac:	d10b      	bne.n	8013dc6 <__any_on+0x3e>
 8013dae:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8013db2:	4293      	cmp	r3, r2
 8013db4:	d803      	bhi.n	8013dbe <__any_on+0x36>
 8013db6:	2000      	movs	r0, #0
 8013db8:	bd10      	pop	{r4, pc}
 8013dba:	4603      	mov	r3, r0
 8013dbc:	e7f7      	b.n	8013dae <__any_on+0x26>
 8013dbe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8013dc2:	2900      	cmp	r1, #0
 8013dc4:	d0f5      	beq.n	8013db2 <__any_on+0x2a>
 8013dc6:	2001      	movs	r0, #1
 8013dc8:	e7f6      	b.n	8013db8 <__any_on+0x30>

08013dca <sulp>:
 8013dca:	b570      	push	{r4, r5, r6, lr}
 8013dcc:	4604      	mov	r4, r0
 8013dce:	460d      	mov	r5, r1
 8013dd0:	4616      	mov	r6, r2
 8013dd2:	ec45 4b10 	vmov	d0, r4, r5
 8013dd6:	f7ff febd 	bl	8013b54 <__ulp>
 8013dda:	b17e      	cbz	r6, 8013dfc <sulp+0x32>
 8013ddc:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8013de0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8013de4:	2b00      	cmp	r3, #0
 8013de6:	dd09      	ble.n	8013dfc <sulp+0x32>
 8013de8:	051b      	lsls	r3, r3, #20
 8013dea:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 8013dee:	2000      	movs	r0, #0
 8013df0:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 8013df4:	ec41 0b17 	vmov	d7, r0, r1
 8013df8:	ee20 0b07 	vmul.f64	d0, d0, d7
 8013dfc:	bd70      	pop	{r4, r5, r6, pc}
	...

08013e00 <_strtod_l>:
 8013e00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013e04:	ed2d 8b0a 	vpush	{d8-d12}
 8013e08:	b097      	sub	sp, #92	@ 0x5c
 8013e0a:	4688      	mov	r8, r1
 8013e0c:	920e      	str	r2, [sp, #56]	@ 0x38
 8013e0e:	2200      	movs	r2, #0
 8013e10:	9212      	str	r2, [sp, #72]	@ 0x48
 8013e12:	9005      	str	r0, [sp, #20]
 8013e14:	f04f 0a00 	mov.w	sl, #0
 8013e18:	f04f 0b00 	mov.w	fp, #0
 8013e1c:	460a      	mov	r2, r1
 8013e1e:	9211      	str	r2, [sp, #68]	@ 0x44
 8013e20:	7811      	ldrb	r1, [r2, #0]
 8013e22:	292b      	cmp	r1, #43	@ 0x2b
 8013e24:	d04c      	beq.n	8013ec0 <_strtod_l+0xc0>
 8013e26:	d839      	bhi.n	8013e9c <_strtod_l+0x9c>
 8013e28:	290d      	cmp	r1, #13
 8013e2a:	d833      	bhi.n	8013e94 <_strtod_l+0x94>
 8013e2c:	2908      	cmp	r1, #8
 8013e2e:	d833      	bhi.n	8013e98 <_strtod_l+0x98>
 8013e30:	2900      	cmp	r1, #0
 8013e32:	d03c      	beq.n	8013eae <_strtod_l+0xae>
 8013e34:	2200      	movs	r2, #0
 8013e36:	9208      	str	r2, [sp, #32]
 8013e38:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8013e3a:	782a      	ldrb	r2, [r5, #0]
 8013e3c:	2a30      	cmp	r2, #48	@ 0x30
 8013e3e:	f040 80b7 	bne.w	8013fb0 <_strtod_l+0x1b0>
 8013e42:	786a      	ldrb	r2, [r5, #1]
 8013e44:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8013e48:	2a58      	cmp	r2, #88	@ 0x58
 8013e4a:	d170      	bne.n	8013f2e <_strtod_l+0x12e>
 8013e4c:	9302      	str	r3, [sp, #8]
 8013e4e:	9b08      	ldr	r3, [sp, #32]
 8013e50:	9301      	str	r3, [sp, #4]
 8013e52:	ab12      	add	r3, sp, #72	@ 0x48
 8013e54:	9300      	str	r3, [sp, #0]
 8013e56:	4a90      	ldr	r2, [pc, #576]	@ (8014098 <_strtod_l+0x298>)
 8013e58:	9805      	ldr	r0, [sp, #20]
 8013e5a:	ab13      	add	r3, sp, #76	@ 0x4c
 8013e5c:	a911      	add	r1, sp, #68	@ 0x44
 8013e5e:	f001 fac9 	bl	80153f4 <__gethex>
 8013e62:	f010 060f 	ands.w	r6, r0, #15
 8013e66:	4604      	mov	r4, r0
 8013e68:	d005      	beq.n	8013e76 <_strtod_l+0x76>
 8013e6a:	2e06      	cmp	r6, #6
 8013e6c:	d12a      	bne.n	8013ec4 <_strtod_l+0xc4>
 8013e6e:	3501      	adds	r5, #1
 8013e70:	2300      	movs	r3, #0
 8013e72:	9511      	str	r5, [sp, #68]	@ 0x44
 8013e74:	9308      	str	r3, [sp, #32]
 8013e76:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013e78:	2b00      	cmp	r3, #0
 8013e7a:	f040 8537 	bne.w	80148ec <_strtod_l+0xaec>
 8013e7e:	9b08      	ldr	r3, [sp, #32]
 8013e80:	ec4b ab10 	vmov	d0, sl, fp
 8013e84:	b1cb      	cbz	r3, 8013eba <_strtod_l+0xba>
 8013e86:	eeb1 0b40 	vneg.f64	d0, d0
 8013e8a:	b017      	add	sp, #92	@ 0x5c
 8013e8c:	ecbd 8b0a 	vpop	{d8-d12}
 8013e90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013e94:	2920      	cmp	r1, #32
 8013e96:	d1cd      	bne.n	8013e34 <_strtod_l+0x34>
 8013e98:	3201      	adds	r2, #1
 8013e9a:	e7c0      	b.n	8013e1e <_strtod_l+0x1e>
 8013e9c:	292d      	cmp	r1, #45	@ 0x2d
 8013e9e:	d1c9      	bne.n	8013e34 <_strtod_l+0x34>
 8013ea0:	2101      	movs	r1, #1
 8013ea2:	9108      	str	r1, [sp, #32]
 8013ea4:	1c51      	adds	r1, r2, #1
 8013ea6:	9111      	str	r1, [sp, #68]	@ 0x44
 8013ea8:	7852      	ldrb	r2, [r2, #1]
 8013eaa:	2a00      	cmp	r2, #0
 8013eac:	d1c4      	bne.n	8013e38 <_strtod_l+0x38>
 8013eae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013eb0:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8013eb4:	2b00      	cmp	r3, #0
 8013eb6:	f040 8517 	bne.w	80148e8 <_strtod_l+0xae8>
 8013eba:	ec4b ab10 	vmov	d0, sl, fp
 8013ebe:	e7e4      	b.n	8013e8a <_strtod_l+0x8a>
 8013ec0:	2100      	movs	r1, #0
 8013ec2:	e7ee      	b.n	8013ea2 <_strtod_l+0xa2>
 8013ec4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8013ec6:	b13a      	cbz	r2, 8013ed8 <_strtod_l+0xd8>
 8013ec8:	2135      	movs	r1, #53	@ 0x35
 8013eca:	a814      	add	r0, sp, #80	@ 0x50
 8013ecc:	f7ff ff39 	bl	8013d42 <__copybits>
 8013ed0:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8013ed2:	9805      	ldr	r0, [sp, #20]
 8013ed4:	f7ff fb12 	bl	80134fc <_Bfree>
 8013ed8:	1e73      	subs	r3, r6, #1
 8013eda:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8013edc:	2b04      	cmp	r3, #4
 8013ede:	d806      	bhi.n	8013eee <_strtod_l+0xee>
 8013ee0:	e8df f003 	tbb	[pc, r3]
 8013ee4:	201d0314 	.word	0x201d0314
 8013ee8:	14          	.byte	0x14
 8013ee9:	00          	.byte	0x00
 8013eea:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 8013eee:	05e3      	lsls	r3, r4, #23
 8013ef0:	bf48      	it	mi
 8013ef2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8013ef6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8013efa:	0d1b      	lsrs	r3, r3, #20
 8013efc:	051b      	lsls	r3, r3, #20
 8013efe:	2b00      	cmp	r3, #0
 8013f00:	d1b9      	bne.n	8013e76 <_strtod_l+0x76>
 8013f02:	f7fe fb93 	bl	801262c <__errno>
 8013f06:	2322      	movs	r3, #34	@ 0x22
 8013f08:	6003      	str	r3, [r0, #0]
 8013f0a:	e7b4      	b.n	8013e76 <_strtod_l+0x76>
 8013f0c:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 8013f10:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8013f14:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8013f18:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8013f1c:	e7e7      	b.n	8013eee <_strtod_l+0xee>
 8013f1e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 80140a0 <_strtod_l+0x2a0>
 8013f22:	e7e4      	b.n	8013eee <_strtod_l+0xee>
 8013f24:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8013f28:	f04f 3aff 	mov.w	sl, #4294967295
 8013f2c:	e7df      	b.n	8013eee <_strtod_l+0xee>
 8013f2e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8013f30:	1c5a      	adds	r2, r3, #1
 8013f32:	9211      	str	r2, [sp, #68]	@ 0x44
 8013f34:	785b      	ldrb	r3, [r3, #1]
 8013f36:	2b30      	cmp	r3, #48	@ 0x30
 8013f38:	d0f9      	beq.n	8013f2e <_strtod_l+0x12e>
 8013f3a:	2b00      	cmp	r3, #0
 8013f3c:	d09b      	beq.n	8013e76 <_strtod_l+0x76>
 8013f3e:	2301      	movs	r3, #1
 8013f40:	9307      	str	r3, [sp, #28]
 8013f42:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8013f44:	930a      	str	r3, [sp, #40]	@ 0x28
 8013f46:	2300      	movs	r3, #0
 8013f48:	9306      	str	r3, [sp, #24]
 8013f4a:	4699      	mov	r9, r3
 8013f4c:	461d      	mov	r5, r3
 8013f4e:	220a      	movs	r2, #10
 8013f50:	9811      	ldr	r0, [sp, #68]	@ 0x44
 8013f52:	7804      	ldrb	r4, [r0, #0]
 8013f54:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 8013f58:	b2d9      	uxtb	r1, r3
 8013f5a:	2909      	cmp	r1, #9
 8013f5c:	d92a      	bls.n	8013fb4 <_strtod_l+0x1b4>
 8013f5e:	494f      	ldr	r1, [pc, #316]	@ (801409c <_strtod_l+0x29c>)
 8013f60:	2201      	movs	r2, #1
 8013f62:	f001 f95f 	bl	8015224 <strncmp>
 8013f66:	b398      	cbz	r0, 8013fd0 <_strtod_l+0x1d0>
 8013f68:	2000      	movs	r0, #0
 8013f6a:	4622      	mov	r2, r4
 8013f6c:	462b      	mov	r3, r5
 8013f6e:	4607      	mov	r7, r0
 8013f70:	4601      	mov	r1, r0
 8013f72:	2a65      	cmp	r2, #101	@ 0x65
 8013f74:	d001      	beq.n	8013f7a <_strtod_l+0x17a>
 8013f76:	2a45      	cmp	r2, #69	@ 0x45
 8013f78:	d118      	bne.n	8013fac <_strtod_l+0x1ac>
 8013f7a:	b91b      	cbnz	r3, 8013f84 <_strtod_l+0x184>
 8013f7c:	9b07      	ldr	r3, [sp, #28]
 8013f7e:	4303      	orrs	r3, r0
 8013f80:	d095      	beq.n	8013eae <_strtod_l+0xae>
 8013f82:	2300      	movs	r3, #0
 8013f84:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 8013f88:	f108 0201 	add.w	r2, r8, #1
 8013f8c:	9211      	str	r2, [sp, #68]	@ 0x44
 8013f8e:	f898 2001 	ldrb.w	r2, [r8, #1]
 8013f92:	2a2b      	cmp	r2, #43	@ 0x2b
 8013f94:	d074      	beq.n	8014080 <_strtod_l+0x280>
 8013f96:	2a2d      	cmp	r2, #45	@ 0x2d
 8013f98:	d07a      	beq.n	8014090 <_strtod_l+0x290>
 8013f9a:	f04f 0e00 	mov.w	lr, #0
 8013f9e:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 8013fa2:	2c09      	cmp	r4, #9
 8013fa4:	f240 8082 	bls.w	80140ac <_strtod_l+0x2ac>
 8013fa8:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8013fac:	2400      	movs	r4, #0
 8013fae:	e09d      	b.n	80140ec <_strtod_l+0x2ec>
 8013fb0:	2300      	movs	r3, #0
 8013fb2:	e7c5      	b.n	8013f40 <_strtod_l+0x140>
 8013fb4:	2d08      	cmp	r5, #8
 8013fb6:	bfc8      	it	gt
 8013fb8:	9906      	ldrgt	r1, [sp, #24]
 8013fba:	f100 0001 	add.w	r0, r0, #1
 8013fbe:	bfca      	itet	gt
 8013fc0:	fb02 3301 	mlagt	r3, r2, r1, r3
 8013fc4:	fb02 3909 	mlale	r9, r2, r9, r3
 8013fc8:	9306      	strgt	r3, [sp, #24]
 8013fca:	3501      	adds	r5, #1
 8013fcc:	9011      	str	r0, [sp, #68]	@ 0x44
 8013fce:	e7bf      	b.n	8013f50 <_strtod_l+0x150>
 8013fd0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8013fd2:	1c5a      	adds	r2, r3, #1
 8013fd4:	9211      	str	r2, [sp, #68]	@ 0x44
 8013fd6:	785a      	ldrb	r2, [r3, #1]
 8013fd8:	b3bd      	cbz	r5, 801404a <_strtod_l+0x24a>
 8013fda:	4607      	mov	r7, r0
 8013fdc:	462b      	mov	r3, r5
 8013fde:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8013fe2:	2909      	cmp	r1, #9
 8013fe4:	d912      	bls.n	801400c <_strtod_l+0x20c>
 8013fe6:	2101      	movs	r1, #1
 8013fe8:	e7c3      	b.n	8013f72 <_strtod_l+0x172>
 8013fea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8013fec:	1c5a      	adds	r2, r3, #1
 8013fee:	9211      	str	r2, [sp, #68]	@ 0x44
 8013ff0:	785a      	ldrb	r2, [r3, #1]
 8013ff2:	3001      	adds	r0, #1
 8013ff4:	2a30      	cmp	r2, #48	@ 0x30
 8013ff6:	d0f8      	beq.n	8013fea <_strtod_l+0x1ea>
 8013ff8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8013ffc:	2b08      	cmp	r3, #8
 8013ffe:	f200 847a 	bhi.w	80148f6 <_strtod_l+0xaf6>
 8014002:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014004:	930a      	str	r3, [sp, #40]	@ 0x28
 8014006:	4607      	mov	r7, r0
 8014008:	2000      	movs	r0, #0
 801400a:	4603      	mov	r3, r0
 801400c:	3a30      	subs	r2, #48	@ 0x30
 801400e:	f100 0101 	add.w	r1, r0, #1
 8014012:	d014      	beq.n	801403e <_strtod_l+0x23e>
 8014014:	440f      	add	r7, r1
 8014016:	469c      	mov	ip, r3
 8014018:	f04f 0e0a 	mov.w	lr, #10
 801401c:	f10c 0401 	add.w	r4, ip, #1
 8014020:	1ae6      	subs	r6, r4, r3
 8014022:	42b1      	cmp	r1, r6
 8014024:	dc13      	bgt.n	801404e <_strtod_l+0x24e>
 8014026:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 801402a:	1819      	adds	r1, r3, r0
 801402c:	2908      	cmp	r1, #8
 801402e:	f103 0301 	add.w	r3, r3, #1
 8014032:	4403      	add	r3, r0
 8014034:	dc19      	bgt.n	801406a <_strtod_l+0x26a>
 8014036:	210a      	movs	r1, #10
 8014038:	fb01 2909 	mla	r9, r1, r9, r2
 801403c:	2100      	movs	r1, #0
 801403e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8014040:	1c50      	adds	r0, r2, #1
 8014042:	9011      	str	r0, [sp, #68]	@ 0x44
 8014044:	7852      	ldrb	r2, [r2, #1]
 8014046:	4608      	mov	r0, r1
 8014048:	e7c9      	b.n	8013fde <_strtod_l+0x1de>
 801404a:	4628      	mov	r0, r5
 801404c:	e7d2      	b.n	8013ff4 <_strtod_l+0x1f4>
 801404e:	f1bc 0f08 	cmp.w	ip, #8
 8014052:	dc03      	bgt.n	801405c <_strtod_l+0x25c>
 8014054:	fb0e f909 	mul.w	r9, lr, r9
 8014058:	46a4      	mov	ip, r4
 801405a:	e7df      	b.n	801401c <_strtod_l+0x21c>
 801405c:	2c10      	cmp	r4, #16
 801405e:	bfde      	ittt	le
 8014060:	9e06      	ldrle	r6, [sp, #24]
 8014062:	fb0e f606 	mulle.w	r6, lr, r6
 8014066:	9606      	strle	r6, [sp, #24]
 8014068:	e7f6      	b.n	8014058 <_strtod_l+0x258>
 801406a:	290f      	cmp	r1, #15
 801406c:	bfdf      	itttt	le
 801406e:	9806      	ldrle	r0, [sp, #24]
 8014070:	210a      	movle	r1, #10
 8014072:	fb01 2200 	mlale	r2, r1, r0, r2
 8014076:	9206      	strle	r2, [sp, #24]
 8014078:	e7e0      	b.n	801403c <_strtod_l+0x23c>
 801407a:	2700      	movs	r7, #0
 801407c:	2101      	movs	r1, #1
 801407e:	e77d      	b.n	8013f7c <_strtod_l+0x17c>
 8014080:	f04f 0e00 	mov.w	lr, #0
 8014084:	f108 0202 	add.w	r2, r8, #2
 8014088:	9211      	str	r2, [sp, #68]	@ 0x44
 801408a:	f898 2002 	ldrb.w	r2, [r8, #2]
 801408e:	e786      	b.n	8013f9e <_strtod_l+0x19e>
 8014090:	f04f 0e01 	mov.w	lr, #1
 8014094:	e7f6      	b.n	8014084 <_strtod_l+0x284>
 8014096:	bf00      	nop
 8014098:	080169c4 	.word	0x080169c4
 801409c:	080167f7 	.word	0x080167f7
 80140a0:	7ff00000 	.word	0x7ff00000
 80140a4:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80140a6:	1c54      	adds	r4, r2, #1
 80140a8:	9411      	str	r4, [sp, #68]	@ 0x44
 80140aa:	7852      	ldrb	r2, [r2, #1]
 80140ac:	2a30      	cmp	r2, #48	@ 0x30
 80140ae:	d0f9      	beq.n	80140a4 <_strtod_l+0x2a4>
 80140b0:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 80140b4:	2c08      	cmp	r4, #8
 80140b6:	f63f af79 	bhi.w	8013fac <_strtod_l+0x1ac>
 80140ba:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 80140be:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80140c0:	9209      	str	r2, [sp, #36]	@ 0x24
 80140c2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80140c4:	1c54      	adds	r4, r2, #1
 80140c6:	9411      	str	r4, [sp, #68]	@ 0x44
 80140c8:	7852      	ldrb	r2, [r2, #1]
 80140ca:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 80140ce:	2e09      	cmp	r6, #9
 80140d0:	d937      	bls.n	8014142 <_strtod_l+0x342>
 80140d2:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 80140d4:	1ba4      	subs	r4, r4, r6
 80140d6:	2c08      	cmp	r4, #8
 80140d8:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 80140dc:	dc02      	bgt.n	80140e4 <_strtod_l+0x2e4>
 80140de:	4564      	cmp	r4, ip
 80140e0:	bfa8      	it	ge
 80140e2:	4664      	movge	r4, ip
 80140e4:	f1be 0f00 	cmp.w	lr, #0
 80140e8:	d000      	beq.n	80140ec <_strtod_l+0x2ec>
 80140ea:	4264      	negs	r4, r4
 80140ec:	2b00      	cmp	r3, #0
 80140ee:	d14d      	bne.n	801418c <_strtod_l+0x38c>
 80140f0:	9b07      	ldr	r3, [sp, #28]
 80140f2:	4318      	orrs	r0, r3
 80140f4:	f47f aebf 	bne.w	8013e76 <_strtod_l+0x76>
 80140f8:	2900      	cmp	r1, #0
 80140fa:	f47f aed8 	bne.w	8013eae <_strtod_l+0xae>
 80140fe:	2a69      	cmp	r2, #105	@ 0x69
 8014100:	d027      	beq.n	8014152 <_strtod_l+0x352>
 8014102:	dc24      	bgt.n	801414e <_strtod_l+0x34e>
 8014104:	2a49      	cmp	r2, #73	@ 0x49
 8014106:	d024      	beq.n	8014152 <_strtod_l+0x352>
 8014108:	2a4e      	cmp	r2, #78	@ 0x4e
 801410a:	f47f aed0 	bne.w	8013eae <_strtod_l+0xae>
 801410e:	4997      	ldr	r1, [pc, #604]	@ (801436c <_strtod_l+0x56c>)
 8014110:	a811      	add	r0, sp, #68	@ 0x44
 8014112:	f001 fb91 	bl	8015838 <__match>
 8014116:	2800      	cmp	r0, #0
 8014118:	f43f aec9 	beq.w	8013eae <_strtod_l+0xae>
 801411c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801411e:	781b      	ldrb	r3, [r3, #0]
 8014120:	2b28      	cmp	r3, #40	@ 0x28
 8014122:	d12d      	bne.n	8014180 <_strtod_l+0x380>
 8014124:	4992      	ldr	r1, [pc, #584]	@ (8014370 <_strtod_l+0x570>)
 8014126:	aa14      	add	r2, sp, #80	@ 0x50
 8014128:	a811      	add	r0, sp, #68	@ 0x44
 801412a:	f001 fb99 	bl	8015860 <__hexnan>
 801412e:	2805      	cmp	r0, #5
 8014130:	d126      	bne.n	8014180 <_strtod_l+0x380>
 8014132:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8014134:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 8014138:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 801413c:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8014140:	e699      	b.n	8013e76 <_strtod_l+0x76>
 8014142:	240a      	movs	r4, #10
 8014144:	fb04 2c0c 	mla	ip, r4, ip, r2
 8014148:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 801414c:	e7b9      	b.n	80140c2 <_strtod_l+0x2c2>
 801414e:	2a6e      	cmp	r2, #110	@ 0x6e
 8014150:	e7db      	b.n	801410a <_strtod_l+0x30a>
 8014152:	4988      	ldr	r1, [pc, #544]	@ (8014374 <_strtod_l+0x574>)
 8014154:	a811      	add	r0, sp, #68	@ 0x44
 8014156:	f001 fb6f 	bl	8015838 <__match>
 801415a:	2800      	cmp	r0, #0
 801415c:	f43f aea7 	beq.w	8013eae <_strtod_l+0xae>
 8014160:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014162:	4985      	ldr	r1, [pc, #532]	@ (8014378 <_strtod_l+0x578>)
 8014164:	3b01      	subs	r3, #1
 8014166:	a811      	add	r0, sp, #68	@ 0x44
 8014168:	9311      	str	r3, [sp, #68]	@ 0x44
 801416a:	f001 fb65 	bl	8015838 <__match>
 801416e:	b910      	cbnz	r0, 8014176 <_strtod_l+0x376>
 8014170:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014172:	3301      	adds	r3, #1
 8014174:	9311      	str	r3, [sp, #68]	@ 0x44
 8014176:	f8df b214 	ldr.w	fp, [pc, #532]	@ 801438c <_strtod_l+0x58c>
 801417a:	f04f 0a00 	mov.w	sl, #0
 801417e:	e67a      	b.n	8013e76 <_strtod_l+0x76>
 8014180:	487e      	ldr	r0, [pc, #504]	@ (801437c <_strtod_l+0x57c>)
 8014182:	f001 f895 	bl	80152b0 <nan>
 8014186:	ec5b ab10 	vmov	sl, fp, d0
 801418a:	e674      	b.n	8013e76 <_strtod_l+0x76>
 801418c:	ee07 9a90 	vmov	s15, r9
 8014190:	1be2      	subs	r2, r4, r7
 8014192:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8014196:	2d00      	cmp	r5, #0
 8014198:	bf08      	it	eq
 801419a:	461d      	moveq	r5, r3
 801419c:	2b10      	cmp	r3, #16
 801419e:	9209      	str	r2, [sp, #36]	@ 0x24
 80141a0:	461a      	mov	r2, r3
 80141a2:	bfa8      	it	ge
 80141a4:	2210      	movge	r2, #16
 80141a6:	2b09      	cmp	r3, #9
 80141a8:	ec5b ab17 	vmov	sl, fp, d7
 80141ac:	dc15      	bgt.n	80141da <_strtod_l+0x3da>
 80141ae:	1be1      	subs	r1, r4, r7
 80141b0:	2900      	cmp	r1, #0
 80141b2:	f43f ae60 	beq.w	8013e76 <_strtod_l+0x76>
 80141b6:	eba4 0107 	sub.w	r1, r4, r7
 80141ba:	dd72      	ble.n	80142a2 <_strtod_l+0x4a2>
 80141bc:	2916      	cmp	r1, #22
 80141be:	dc59      	bgt.n	8014274 <_strtod_l+0x474>
 80141c0:	4b6f      	ldr	r3, [pc, #444]	@ (8014380 <_strtod_l+0x580>)
 80141c2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80141c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80141c8:	ed93 7b00 	vldr	d7, [r3]
 80141cc:	ec4b ab16 	vmov	d6, sl, fp
 80141d0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80141d4:	ec5b ab17 	vmov	sl, fp, d7
 80141d8:	e64d      	b.n	8013e76 <_strtod_l+0x76>
 80141da:	4969      	ldr	r1, [pc, #420]	@ (8014380 <_strtod_l+0x580>)
 80141dc:	eddd 6a06 	vldr	s13, [sp, #24]
 80141e0:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80141e4:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 80141e8:	2b0f      	cmp	r3, #15
 80141ea:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 80141ee:	eea7 6b05 	vfma.f64	d6, d7, d5
 80141f2:	ec5b ab16 	vmov	sl, fp, d6
 80141f6:	ddda      	ble.n	80141ae <_strtod_l+0x3ae>
 80141f8:	1a9a      	subs	r2, r3, r2
 80141fa:	1be1      	subs	r1, r4, r7
 80141fc:	440a      	add	r2, r1
 80141fe:	2a00      	cmp	r2, #0
 8014200:	f340 8094 	ble.w	801432c <_strtod_l+0x52c>
 8014204:	f012 000f 	ands.w	r0, r2, #15
 8014208:	d00a      	beq.n	8014220 <_strtod_l+0x420>
 801420a:	495d      	ldr	r1, [pc, #372]	@ (8014380 <_strtod_l+0x580>)
 801420c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8014210:	ed91 7b00 	vldr	d7, [r1]
 8014214:	ec4b ab16 	vmov	d6, sl, fp
 8014218:	ee27 7b06 	vmul.f64	d7, d7, d6
 801421c:	ec5b ab17 	vmov	sl, fp, d7
 8014220:	f032 020f 	bics.w	r2, r2, #15
 8014224:	d073      	beq.n	801430e <_strtod_l+0x50e>
 8014226:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 801422a:	dd47      	ble.n	80142bc <_strtod_l+0x4bc>
 801422c:	2400      	movs	r4, #0
 801422e:	4625      	mov	r5, r4
 8014230:	9407      	str	r4, [sp, #28]
 8014232:	4626      	mov	r6, r4
 8014234:	9a05      	ldr	r2, [sp, #20]
 8014236:	f8df b154 	ldr.w	fp, [pc, #340]	@ 801438c <_strtod_l+0x58c>
 801423a:	2322      	movs	r3, #34	@ 0x22
 801423c:	6013      	str	r3, [r2, #0]
 801423e:	f04f 0a00 	mov.w	sl, #0
 8014242:	9b07      	ldr	r3, [sp, #28]
 8014244:	2b00      	cmp	r3, #0
 8014246:	f43f ae16 	beq.w	8013e76 <_strtod_l+0x76>
 801424a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801424c:	9805      	ldr	r0, [sp, #20]
 801424e:	f7ff f955 	bl	80134fc <_Bfree>
 8014252:	9805      	ldr	r0, [sp, #20]
 8014254:	4631      	mov	r1, r6
 8014256:	f7ff f951 	bl	80134fc <_Bfree>
 801425a:	9805      	ldr	r0, [sp, #20]
 801425c:	4629      	mov	r1, r5
 801425e:	f7ff f94d 	bl	80134fc <_Bfree>
 8014262:	9907      	ldr	r1, [sp, #28]
 8014264:	9805      	ldr	r0, [sp, #20]
 8014266:	f7ff f949 	bl	80134fc <_Bfree>
 801426a:	9805      	ldr	r0, [sp, #20]
 801426c:	4621      	mov	r1, r4
 801426e:	f7ff f945 	bl	80134fc <_Bfree>
 8014272:	e600      	b.n	8013e76 <_strtod_l+0x76>
 8014274:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 8014278:	1be0      	subs	r0, r4, r7
 801427a:	4281      	cmp	r1, r0
 801427c:	dbbc      	blt.n	80141f8 <_strtod_l+0x3f8>
 801427e:	4a40      	ldr	r2, [pc, #256]	@ (8014380 <_strtod_l+0x580>)
 8014280:	f1c3 030f 	rsb	r3, r3, #15
 8014284:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8014288:	ed91 7b00 	vldr	d7, [r1]
 801428c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801428e:	ec4b ab16 	vmov	d6, sl, fp
 8014292:	1acb      	subs	r3, r1, r3
 8014294:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8014298:	ee27 7b06 	vmul.f64	d7, d7, d6
 801429c:	ed92 6b00 	vldr	d6, [r2]
 80142a0:	e796      	b.n	80141d0 <_strtod_l+0x3d0>
 80142a2:	3116      	adds	r1, #22
 80142a4:	dba8      	blt.n	80141f8 <_strtod_l+0x3f8>
 80142a6:	4b36      	ldr	r3, [pc, #216]	@ (8014380 <_strtod_l+0x580>)
 80142a8:	1b3c      	subs	r4, r7, r4
 80142aa:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 80142ae:	ed94 7b00 	vldr	d7, [r4]
 80142b2:	ec4b ab16 	vmov	d6, sl, fp
 80142b6:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80142ba:	e78b      	b.n	80141d4 <_strtod_l+0x3d4>
 80142bc:	2000      	movs	r0, #0
 80142be:	ec4b ab17 	vmov	d7, sl, fp
 80142c2:	4e30      	ldr	r6, [pc, #192]	@ (8014384 <_strtod_l+0x584>)
 80142c4:	1112      	asrs	r2, r2, #4
 80142c6:	4601      	mov	r1, r0
 80142c8:	2a01      	cmp	r2, #1
 80142ca:	dc23      	bgt.n	8014314 <_strtod_l+0x514>
 80142cc:	b108      	cbz	r0, 80142d2 <_strtod_l+0x4d2>
 80142ce:	ec5b ab17 	vmov	sl, fp, d7
 80142d2:	4a2c      	ldr	r2, [pc, #176]	@ (8014384 <_strtod_l+0x584>)
 80142d4:	482c      	ldr	r0, [pc, #176]	@ (8014388 <_strtod_l+0x588>)
 80142d6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80142da:	ed92 7b00 	vldr	d7, [r2]
 80142de:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80142e2:	ec4b ab16 	vmov	d6, sl, fp
 80142e6:	4a29      	ldr	r2, [pc, #164]	@ (801438c <_strtod_l+0x58c>)
 80142e8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80142ec:	ee17 1a90 	vmov	r1, s15
 80142f0:	400a      	ands	r2, r1
 80142f2:	4282      	cmp	r2, r0
 80142f4:	ec5b ab17 	vmov	sl, fp, d7
 80142f8:	d898      	bhi.n	801422c <_strtod_l+0x42c>
 80142fa:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 80142fe:	4282      	cmp	r2, r0
 8014300:	bf86      	itte	hi
 8014302:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8014390 <_strtod_l+0x590>
 8014306:	f04f 3aff 	movhi.w	sl, #4294967295
 801430a:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 801430e:	2200      	movs	r2, #0
 8014310:	9206      	str	r2, [sp, #24]
 8014312:	e076      	b.n	8014402 <_strtod_l+0x602>
 8014314:	f012 0f01 	tst.w	r2, #1
 8014318:	d004      	beq.n	8014324 <_strtod_l+0x524>
 801431a:	ed96 6b00 	vldr	d6, [r6]
 801431e:	2001      	movs	r0, #1
 8014320:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014324:	3101      	adds	r1, #1
 8014326:	1052      	asrs	r2, r2, #1
 8014328:	3608      	adds	r6, #8
 801432a:	e7cd      	b.n	80142c8 <_strtod_l+0x4c8>
 801432c:	d0ef      	beq.n	801430e <_strtod_l+0x50e>
 801432e:	4252      	negs	r2, r2
 8014330:	f012 000f 	ands.w	r0, r2, #15
 8014334:	d00a      	beq.n	801434c <_strtod_l+0x54c>
 8014336:	4912      	ldr	r1, [pc, #72]	@ (8014380 <_strtod_l+0x580>)
 8014338:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801433c:	ed91 7b00 	vldr	d7, [r1]
 8014340:	ec4b ab16 	vmov	d6, sl, fp
 8014344:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8014348:	ec5b ab17 	vmov	sl, fp, d7
 801434c:	1112      	asrs	r2, r2, #4
 801434e:	d0de      	beq.n	801430e <_strtod_l+0x50e>
 8014350:	2a1f      	cmp	r2, #31
 8014352:	dd1f      	ble.n	8014394 <_strtod_l+0x594>
 8014354:	2400      	movs	r4, #0
 8014356:	4625      	mov	r5, r4
 8014358:	9407      	str	r4, [sp, #28]
 801435a:	4626      	mov	r6, r4
 801435c:	9a05      	ldr	r2, [sp, #20]
 801435e:	2322      	movs	r3, #34	@ 0x22
 8014360:	f04f 0a00 	mov.w	sl, #0
 8014364:	f04f 0b00 	mov.w	fp, #0
 8014368:	6013      	str	r3, [r2, #0]
 801436a:	e76a      	b.n	8014242 <_strtod_l+0x442>
 801436c:	080166e5 	.word	0x080166e5
 8014370:	080169b0 	.word	0x080169b0
 8014374:	080166dd 	.word	0x080166dd
 8014378:	08016714 	.word	0x08016714
 801437c:	0801684d 	.word	0x0801684d
 8014380:	080168e8 	.word	0x080168e8
 8014384:	080168c0 	.word	0x080168c0
 8014388:	7ca00000 	.word	0x7ca00000
 801438c:	7ff00000 	.word	0x7ff00000
 8014390:	7fefffff 	.word	0x7fefffff
 8014394:	f012 0110 	ands.w	r1, r2, #16
 8014398:	bf18      	it	ne
 801439a:	216a      	movne	r1, #106	@ 0x6a
 801439c:	9106      	str	r1, [sp, #24]
 801439e:	ec4b ab17 	vmov	d7, sl, fp
 80143a2:	49af      	ldr	r1, [pc, #700]	@ (8014660 <_strtod_l+0x860>)
 80143a4:	2000      	movs	r0, #0
 80143a6:	07d6      	lsls	r6, r2, #31
 80143a8:	d504      	bpl.n	80143b4 <_strtod_l+0x5b4>
 80143aa:	ed91 6b00 	vldr	d6, [r1]
 80143ae:	2001      	movs	r0, #1
 80143b0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80143b4:	1052      	asrs	r2, r2, #1
 80143b6:	f101 0108 	add.w	r1, r1, #8
 80143ba:	d1f4      	bne.n	80143a6 <_strtod_l+0x5a6>
 80143bc:	b108      	cbz	r0, 80143c2 <_strtod_l+0x5c2>
 80143be:	ec5b ab17 	vmov	sl, fp, d7
 80143c2:	9a06      	ldr	r2, [sp, #24]
 80143c4:	b1b2      	cbz	r2, 80143f4 <_strtod_l+0x5f4>
 80143c6:	f3cb 510a 	ubfx	r1, fp, #20, #11
 80143ca:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 80143ce:	2a00      	cmp	r2, #0
 80143d0:	4658      	mov	r0, fp
 80143d2:	dd0f      	ble.n	80143f4 <_strtod_l+0x5f4>
 80143d4:	2a1f      	cmp	r2, #31
 80143d6:	dd55      	ble.n	8014484 <_strtod_l+0x684>
 80143d8:	2a34      	cmp	r2, #52	@ 0x34
 80143da:	bfde      	ittt	le
 80143dc:	f04f 32ff 	movle.w	r2, #4294967295
 80143e0:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 80143e4:	408a      	lslle	r2, r1
 80143e6:	f04f 0a00 	mov.w	sl, #0
 80143ea:	bfcc      	ite	gt
 80143ec:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80143f0:	ea02 0b00 	andle.w	fp, r2, r0
 80143f4:	ec4b ab17 	vmov	d7, sl, fp
 80143f8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80143fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014400:	d0a8      	beq.n	8014354 <_strtod_l+0x554>
 8014402:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8014404:	9805      	ldr	r0, [sp, #20]
 8014406:	f8cd 9000 	str.w	r9, [sp]
 801440a:	462a      	mov	r2, r5
 801440c:	f7ff f8de 	bl	80135cc <__s2b>
 8014410:	9007      	str	r0, [sp, #28]
 8014412:	2800      	cmp	r0, #0
 8014414:	f43f af0a 	beq.w	801422c <_strtod_l+0x42c>
 8014418:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801441a:	1b3f      	subs	r7, r7, r4
 801441c:	2b00      	cmp	r3, #0
 801441e:	bfb4      	ite	lt
 8014420:	463b      	movlt	r3, r7
 8014422:	2300      	movge	r3, #0
 8014424:	930a      	str	r3, [sp, #40]	@ 0x28
 8014426:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014428:	ed9f bb89 	vldr	d11, [pc, #548]	@ 8014650 <_strtod_l+0x850>
 801442c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8014430:	2400      	movs	r4, #0
 8014432:	930d      	str	r3, [sp, #52]	@ 0x34
 8014434:	4625      	mov	r5, r4
 8014436:	9b07      	ldr	r3, [sp, #28]
 8014438:	9805      	ldr	r0, [sp, #20]
 801443a:	6859      	ldr	r1, [r3, #4]
 801443c:	f7ff f81e 	bl	801347c <_Balloc>
 8014440:	4606      	mov	r6, r0
 8014442:	2800      	cmp	r0, #0
 8014444:	f43f aef6 	beq.w	8014234 <_strtod_l+0x434>
 8014448:	9b07      	ldr	r3, [sp, #28]
 801444a:	691a      	ldr	r2, [r3, #16]
 801444c:	ec4b ab19 	vmov	d9, sl, fp
 8014450:	3202      	adds	r2, #2
 8014452:	f103 010c 	add.w	r1, r3, #12
 8014456:	0092      	lsls	r2, r2, #2
 8014458:	300c      	adds	r0, #12
 801445a:	f7fe f914 	bl	8012686 <memcpy>
 801445e:	eeb0 0b49 	vmov.f64	d0, d9
 8014462:	9805      	ldr	r0, [sp, #20]
 8014464:	aa14      	add	r2, sp, #80	@ 0x50
 8014466:	a913      	add	r1, sp, #76	@ 0x4c
 8014468:	f7ff fbe4 	bl	8013c34 <__d2b>
 801446c:	9012      	str	r0, [sp, #72]	@ 0x48
 801446e:	2800      	cmp	r0, #0
 8014470:	f43f aee0 	beq.w	8014234 <_strtod_l+0x434>
 8014474:	9805      	ldr	r0, [sp, #20]
 8014476:	2101      	movs	r1, #1
 8014478:	f7ff f93e 	bl	80136f8 <__i2b>
 801447c:	4605      	mov	r5, r0
 801447e:	b940      	cbnz	r0, 8014492 <_strtod_l+0x692>
 8014480:	2500      	movs	r5, #0
 8014482:	e6d7      	b.n	8014234 <_strtod_l+0x434>
 8014484:	f04f 31ff 	mov.w	r1, #4294967295
 8014488:	fa01 f202 	lsl.w	r2, r1, r2
 801448c:	ea02 0a0a 	and.w	sl, r2, sl
 8014490:	e7b0      	b.n	80143f4 <_strtod_l+0x5f4>
 8014492:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 8014494:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8014496:	2f00      	cmp	r7, #0
 8014498:	bfab      	itete	ge
 801449a:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 801449c:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 801449e:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 80144a2:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 80144a6:	bfac      	ite	ge
 80144a8:	eb07 0903 	addge.w	r9, r7, r3
 80144ac:	eba3 0807 	sublt.w	r8, r3, r7
 80144b0:	9b06      	ldr	r3, [sp, #24]
 80144b2:	1aff      	subs	r7, r7, r3
 80144b4:	4417      	add	r7, r2
 80144b6:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 80144ba:	4a6a      	ldr	r2, [pc, #424]	@ (8014664 <_strtod_l+0x864>)
 80144bc:	3f01      	subs	r7, #1
 80144be:	4297      	cmp	r7, r2
 80144c0:	da51      	bge.n	8014566 <_strtod_l+0x766>
 80144c2:	1bd1      	subs	r1, r2, r7
 80144c4:	291f      	cmp	r1, #31
 80144c6:	eba3 0301 	sub.w	r3, r3, r1
 80144ca:	f04f 0201 	mov.w	r2, #1
 80144ce:	dc3e      	bgt.n	801454e <_strtod_l+0x74e>
 80144d0:	408a      	lsls	r2, r1
 80144d2:	920c      	str	r2, [sp, #48]	@ 0x30
 80144d4:	2200      	movs	r2, #0
 80144d6:	920b      	str	r2, [sp, #44]	@ 0x2c
 80144d8:	eb09 0703 	add.w	r7, r9, r3
 80144dc:	4498      	add	r8, r3
 80144de:	9b06      	ldr	r3, [sp, #24]
 80144e0:	45b9      	cmp	r9, r7
 80144e2:	4498      	add	r8, r3
 80144e4:	464b      	mov	r3, r9
 80144e6:	bfa8      	it	ge
 80144e8:	463b      	movge	r3, r7
 80144ea:	4543      	cmp	r3, r8
 80144ec:	bfa8      	it	ge
 80144ee:	4643      	movge	r3, r8
 80144f0:	2b00      	cmp	r3, #0
 80144f2:	bfc2      	ittt	gt
 80144f4:	1aff      	subgt	r7, r7, r3
 80144f6:	eba8 0803 	subgt.w	r8, r8, r3
 80144fa:	eba9 0903 	subgt.w	r9, r9, r3
 80144fe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014500:	2b00      	cmp	r3, #0
 8014502:	dd16      	ble.n	8014532 <_strtod_l+0x732>
 8014504:	4629      	mov	r1, r5
 8014506:	9805      	ldr	r0, [sp, #20]
 8014508:	461a      	mov	r2, r3
 801450a:	f7ff f9ad 	bl	8013868 <__pow5mult>
 801450e:	4605      	mov	r5, r0
 8014510:	2800      	cmp	r0, #0
 8014512:	d0b5      	beq.n	8014480 <_strtod_l+0x680>
 8014514:	4601      	mov	r1, r0
 8014516:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8014518:	9805      	ldr	r0, [sp, #20]
 801451a:	f7ff f903 	bl	8013724 <__multiply>
 801451e:	900f      	str	r0, [sp, #60]	@ 0x3c
 8014520:	2800      	cmp	r0, #0
 8014522:	f43f ae87 	beq.w	8014234 <_strtod_l+0x434>
 8014526:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8014528:	9805      	ldr	r0, [sp, #20]
 801452a:	f7fe ffe7 	bl	80134fc <_Bfree>
 801452e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014530:	9312      	str	r3, [sp, #72]	@ 0x48
 8014532:	2f00      	cmp	r7, #0
 8014534:	dc1b      	bgt.n	801456e <_strtod_l+0x76e>
 8014536:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014538:	2b00      	cmp	r3, #0
 801453a:	dd21      	ble.n	8014580 <_strtod_l+0x780>
 801453c:	4631      	mov	r1, r6
 801453e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8014540:	9805      	ldr	r0, [sp, #20]
 8014542:	f7ff f991 	bl	8013868 <__pow5mult>
 8014546:	4606      	mov	r6, r0
 8014548:	b9d0      	cbnz	r0, 8014580 <_strtod_l+0x780>
 801454a:	2600      	movs	r6, #0
 801454c:	e672      	b.n	8014234 <_strtod_l+0x434>
 801454e:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 8014552:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 8014556:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 801455a:	37e2      	adds	r7, #226	@ 0xe2
 801455c:	fa02 f107 	lsl.w	r1, r2, r7
 8014560:	910b      	str	r1, [sp, #44]	@ 0x2c
 8014562:	920c      	str	r2, [sp, #48]	@ 0x30
 8014564:	e7b8      	b.n	80144d8 <_strtod_l+0x6d8>
 8014566:	2200      	movs	r2, #0
 8014568:	920b      	str	r2, [sp, #44]	@ 0x2c
 801456a:	2201      	movs	r2, #1
 801456c:	e7f9      	b.n	8014562 <_strtod_l+0x762>
 801456e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8014570:	9805      	ldr	r0, [sp, #20]
 8014572:	463a      	mov	r2, r7
 8014574:	f7ff f9d2 	bl	801391c <__lshift>
 8014578:	9012      	str	r0, [sp, #72]	@ 0x48
 801457a:	2800      	cmp	r0, #0
 801457c:	d1db      	bne.n	8014536 <_strtod_l+0x736>
 801457e:	e659      	b.n	8014234 <_strtod_l+0x434>
 8014580:	f1b8 0f00 	cmp.w	r8, #0
 8014584:	dd07      	ble.n	8014596 <_strtod_l+0x796>
 8014586:	4631      	mov	r1, r6
 8014588:	9805      	ldr	r0, [sp, #20]
 801458a:	4642      	mov	r2, r8
 801458c:	f7ff f9c6 	bl	801391c <__lshift>
 8014590:	4606      	mov	r6, r0
 8014592:	2800      	cmp	r0, #0
 8014594:	d0d9      	beq.n	801454a <_strtod_l+0x74a>
 8014596:	f1b9 0f00 	cmp.w	r9, #0
 801459a:	dd08      	ble.n	80145ae <_strtod_l+0x7ae>
 801459c:	4629      	mov	r1, r5
 801459e:	9805      	ldr	r0, [sp, #20]
 80145a0:	464a      	mov	r2, r9
 80145a2:	f7ff f9bb 	bl	801391c <__lshift>
 80145a6:	4605      	mov	r5, r0
 80145a8:	2800      	cmp	r0, #0
 80145aa:	f43f ae43 	beq.w	8014234 <_strtod_l+0x434>
 80145ae:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80145b0:	9805      	ldr	r0, [sp, #20]
 80145b2:	4632      	mov	r2, r6
 80145b4:	f7ff fa3a 	bl	8013a2c <__mdiff>
 80145b8:	4604      	mov	r4, r0
 80145ba:	2800      	cmp	r0, #0
 80145bc:	f43f ae3a 	beq.w	8014234 <_strtod_l+0x434>
 80145c0:	2300      	movs	r3, #0
 80145c2:	f8d0 800c 	ldr.w	r8, [r0, #12]
 80145c6:	60c3      	str	r3, [r0, #12]
 80145c8:	4629      	mov	r1, r5
 80145ca:	f7ff fa13 	bl	80139f4 <__mcmp>
 80145ce:	2800      	cmp	r0, #0
 80145d0:	da4c      	bge.n	801466c <_strtod_l+0x86c>
 80145d2:	ea58 080a 	orrs.w	r8, r8, sl
 80145d6:	d172      	bne.n	80146be <_strtod_l+0x8be>
 80145d8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80145dc:	2b00      	cmp	r3, #0
 80145de:	d16e      	bne.n	80146be <_strtod_l+0x8be>
 80145e0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80145e4:	0d1b      	lsrs	r3, r3, #20
 80145e6:	051b      	lsls	r3, r3, #20
 80145e8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80145ec:	d967      	bls.n	80146be <_strtod_l+0x8be>
 80145ee:	6963      	ldr	r3, [r4, #20]
 80145f0:	b913      	cbnz	r3, 80145f8 <_strtod_l+0x7f8>
 80145f2:	6923      	ldr	r3, [r4, #16]
 80145f4:	2b01      	cmp	r3, #1
 80145f6:	dd62      	ble.n	80146be <_strtod_l+0x8be>
 80145f8:	4621      	mov	r1, r4
 80145fa:	2201      	movs	r2, #1
 80145fc:	9805      	ldr	r0, [sp, #20]
 80145fe:	f7ff f98d 	bl	801391c <__lshift>
 8014602:	4629      	mov	r1, r5
 8014604:	4604      	mov	r4, r0
 8014606:	f7ff f9f5 	bl	80139f4 <__mcmp>
 801460a:	2800      	cmp	r0, #0
 801460c:	dd57      	ble.n	80146be <_strtod_l+0x8be>
 801460e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8014612:	9a06      	ldr	r2, [sp, #24]
 8014614:	0d1b      	lsrs	r3, r3, #20
 8014616:	051b      	lsls	r3, r3, #20
 8014618:	2a00      	cmp	r2, #0
 801461a:	d06e      	beq.n	80146fa <_strtod_l+0x8fa>
 801461c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8014620:	d86b      	bhi.n	80146fa <_strtod_l+0x8fa>
 8014622:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8014626:	f67f ae99 	bls.w	801435c <_strtod_l+0x55c>
 801462a:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 8014658 <_strtod_l+0x858>
 801462e:	ec4b ab16 	vmov	d6, sl, fp
 8014632:	4b0d      	ldr	r3, [pc, #52]	@ (8014668 <_strtod_l+0x868>)
 8014634:	ee26 7b07 	vmul.f64	d7, d6, d7
 8014638:	ee17 2a90 	vmov	r2, s15
 801463c:	4013      	ands	r3, r2
 801463e:	ec5b ab17 	vmov	sl, fp, d7
 8014642:	2b00      	cmp	r3, #0
 8014644:	f47f ae01 	bne.w	801424a <_strtod_l+0x44a>
 8014648:	9a05      	ldr	r2, [sp, #20]
 801464a:	2322      	movs	r3, #34	@ 0x22
 801464c:	6013      	str	r3, [r2, #0]
 801464e:	e5fc      	b.n	801424a <_strtod_l+0x44a>
 8014650:	ffc00000 	.word	0xffc00000
 8014654:	41dfffff 	.word	0x41dfffff
 8014658:	00000000 	.word	0x00000000
 801465c:	39500000 	.word	0x39500000
 8014660:	080169d8 	.word	0x080169d8
 8014664:	fffffc02 	.word	0xfffffc02
 8014668:	7ff00000 	.word	0x7ff00000
 801466c:	46d9      	mov	r9, fp
 801466e:	d15d      	bne.n	801472c <_strtod_l+0x92c>
 8014670:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014674:	f1b8 0f00 	cmp.w	r8, #0
 8014678:	d02a      	beq.n	80146d0 <_strtod_l+0x8d0>
 801467a:	4aa9      	ldr	r2, [pc, #676]	@ (8014920 <_strtod_l+0xb20>)
 801467c:	4293      	cmp	r3, r2
 801467e:	d12a      	bne.n	80146d6 <_strtod_l+0x8d6>
 8014680:	9b06      	ldr	r3, [sp, #24]
 8014682:	4652      	mov	r2, sl
 8014684:	b1fb      	cbz	r3, 80146c6 <_strtod_l+0x8c6>
 8014686:	4ba7      	ldr	r3, [pc, #668]	@ (8014924 <_strtod_l+0xb24>)
 8014688:	ea0b 0303 	and.w	r3, fp, r3
 801468c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8014690:	f04f 31ff 	mov.w	r1, #4294967295
 8014694:	d81a      	bhi.n	80146cc <_strtod_l+0x8cc>
 8014696:	0d1b      	lsrs	r3, r3, #20
 8014698:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801469c:	fa01 f303 	lsl.w	r3, r1, r3
 80146a0:	429a      	cmp	r2, r3
 80146a2:	d118      	bne.n	80146d6 <_strtod_l+0x8d6>
 80146a4:	4ba0      	ldr	r3, [pc, #640]	@ (8014928 <_strtod_l+0xb28>)
 80146a6:	4599      	cmp	r9, r3
 80146a8:	d102      	bne.n	80146b0 <_strtod_l+0x8b0>
 80146aa:	3201      	adds	r2, #1
 80146ac:	f43f adc2 	beq.w	8014234 <_strtod_l+0x434>
 80146b0:	4b9c      	ldr	r3, [pc, #624]	@ (8014924 <_strtod_l+0xb24>)
 80146b2:	ea09 0303 	and.w	r3, r9, r3
 80146b6:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 80146ba:	f04f 0a00 	mov.w	sl, #0
 80146be:	9b06      	ldr	r3, [sp, #24]
 80146c0:	2b00      	cmp	r3, #0
 80146c2:	d1b2      	bne.n	801462a <_strtod_l+0x82a>
 80146c4:	e5c1      	b.n	801424a <_strtod_l+0x44a>
 80146c6:	f04f 33ff 	mov.w	r3, #4294967295
 80146ca:	e7e9      	b.n	80146a0 <_strtod_l+0x8a0>
 80146cc:	460b      	mov	r3, r1
 80146ce:	e7e7      	b.n	80146a0 <_strtod_l+0x8a0>
 80146d0:	ea53 030a 	orrs.w	r3, r3, sl
 80146d4:	d09b      	beq.n	801460e <_strtod_l+0x80e>
 80146d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80146d8:	b1c3      	cbz	r3, 801470c <_strtod_l+0x90c>
 80146da:	ea13 0f09 	tst.w	r3, r9
 80146de:	d0ee      	beq.n	80146be <_strtod_l+0x8be>
 80146e0:	9a06      	ldr	r2, [sp, #24]
 80146e2:	4650      	mov	r0, sl
 80146e4:	4659      	mov	r1, fp
 80146e6:	f1b8 0f00 	cmp.w	r8, #0
 80146ea:	d013      	beq.n	8014714 <_strtod_l+0x914>
 80146ec:	f7ff fb6d 	bl	8013dca <sulp>
 80146f0:	ee39 7b00 	vadd.f64	d7, d9, d0
 80146f4:	ec5b ab17 	vmov	sl, fp, d7
 80146f8:	e7e1      	b.n	80146be <_strtod_l+0x8be>
 80146fa:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80146fe:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8014702:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8014706:	f04f 3aff 	mov.w	sl, #4294967295
 801470a:	e7d8      	b.n	80146be <_strtod_l+0x8be>
 801470c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801470e:	ea13 0f0a 	tst.w	r3, sl
 8014712:	e7e4      	b.n	80146de <_strtod_l+0x8de>
 8014714:	f7ff fb59 	bl	8013dca <sulp>
 8014718:	ee39 0b40 	vsub.f64	d0, d9, d0
 801471c:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8014720:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014724:	ec5b ab10 	vmov	sl, fp, d0
 8014728:	d1c9      	bne.n	80146be <_strtod_l+0x8be>
 801472a:	e617      	b.n	801435c <_strtod_l+0x55c>
 801472c:	4629      	mov	r1, r5
 801472e:	4620      	mov	r0, r4
 8014730:	f7ff fad8 	bl	8013ce4 <__ratio>
 8014734:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 8014738:	eeb4 0bc7 	vcmpe.f64	d0, d7
 801473c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014740:	d85d      	bhi.n	80147fe <_strtod_l+0x9fe>
 8014742:	f1b8 0f00 	cmp.w	r8, #0
 8014746:	d164      	bne.n	8014812 <_strtod_l+0xa12>
 8014748:	f1ba 0f00 	cmp.w	sl, #0
 801474c:	d14b      	bne.n	80147e6 <_strtod_l+0x9e6>
 801474e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014752:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8014756:	2b00      	cmp	r3, #0
 8014758:	d160      	bne.n	801481c <_strtod_l+0xa1c>
 801475a:	eeb4 0bc8 	vcmpe.f64	d0, d8
 801475e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8014762:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014766:	d401      	bmi.n	801476c <_strtod_l+0x96c>
 8014768:	ee20 8b08 	vmul.f64	d8, d0, d8
 801476c:	eeb1 ab48 	vneg.f64	d10, d8
 8014770:	486c      	ldr	r0, [pc, #432]	@ (8014924 <_strtod_l+0xb24>)
 8014772:	496e      	ldr	r1, [pc, #440]	@ (801492c <_strtod_l+0xb2c>)
 8014774:	ea09 0700 	and.w	r7, r9, r0
 8014778:	428f      	cmp	r7, r1
 801477a:	ec53 2b1a 	vmov	r2, r3, d10
 801477e:	d17d      	bne.n	801487c <_strtod_l+0xa7c>
 8014780:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 8014784:	ec4b ab1c 	vmov	d12, sl, fp
 8014788:	eeb0 0b4c 	vmov.f64	d0, d12
 801478c:	f7ff f9e2 	bl	8013b54 <__ulp>
 8014790:	4864      	ldr	r0, [pc, #400]	@ (8014924 <_strtod_l+0xb24>)
 8014792:	eea0 cb0a 	vfma.f64	d12, d0, d10
 8014796:	ee1c 3a90 	vmov	r3, s25
 801479a:	4a65      	ldr	r2, [pc, #404]	@ (8014930 <_strtod_l+0xb30>)
 801479c:	ea03 0100 	and.w	r1, r3, r0
 80147a0:	4291      	cmp	r1, r2
 80147a2:	ec5b ab1c 	vmov	sl, fp, d12
 80147a6:	d93c      	bls.n	8014822 <_strtod_l+0xa22>
 80147a8:	ee19 2a90 	vmov	r2, s19
 80147ac:	4b5e      	ldr	r3, [pc, #376]	@ (8014928 <_strtod_l+0xb28>)
 80147ae:	429a      	cmp	r2, r3
 80147b0:	d104      	bne.n	80147bc <_strtod_l+0x9bc>
 80147b2:	ee19 3a10 	vmov	r3, s18
 80147b6:	3301      	adds	r3, #1
 80147b8:	f43f ad3c 	beq.w	8014234 <_strtod_l+0x434>
 80147bc:	f8df b168 	ldr.w	fp, [pc, #360]	@ 8014928 <_strtod_l+0xb28>
 80147c0:	f04f 3aff 	mov.w	sl, #4294967295
 80147c4:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80147c6:	9805      	ldr	r0, [sp, #20]
 80147c8:	f7fe fe98 	bl	80134fc <_Bfree>
 80147cc:	9805      	ldr	r0, [sp, #20]
 80147ce:	4631      	mov	r1, r6
 80147d0:	f7fe fe94 	bl	80134fc <_Bfree>
 80147d4:	9805      	ldr	r0, [sp, #20]
 80147d6:	4629      	mov	r1, r5
 80147d8:	f7fe fe90 	bl	80134fc <_Bfree>
 80147dc:	9805      	ldr	r0, [sp, #20]
 80147de:	4621      	mov	r1, r4
 80147e0:	f7fe fe8c 	bl	80134fc <_Bfree>
 80147e4:	e627      	b.n	8014436 <_strtod_l+0x636>
 80147e6:	f1ba 0f01 	cmp.w	sl, #1
 80147ea:	d103      	bne.n	80147f4 <_strtod_l+0x9f4>
 80147ec:	f1bb 0f00 	cmp.w	fp, #0
 80147f0:	f43f adb4 	beq.w	801435c <_strtod_l+0x55c>
 80147f4:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 80147f8:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 80147fc:	e7b8      	b.n	8014770 <_strtod_l+0x970>
 80147fe:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8014802:	ee20 8b08 	vmul.f64	d8, d0, d8
 8014806:	f1b8 0f00 	cmp.w	r8, #0
 801480a:	d0af      	beq.n	801476c <_strtod_l+0x96c>
 801480c:	eeb0 ab48 	vmov.f64	d10, d8
 8014810:	e7ae      	b.n	8014770 <_strtod_l+0x970>
 8014812:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 8014816:	eeb0 8b4a 	vmov.f64	d8, d10
 801481a:	e7a9      	b.n	8014770 <_strtod_l+0x970>
 801481c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8014820:	e7a6      	b.n	8014770 <_strtod_l+0x970>
 8014822:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8014826:	9b06      	ldr	r3, [sp, #24]
 8014828:	46d9      	mov	r9, fp
 801482a:	2b00      	cmp	r3, #0
 801482c:	d1ca      	bne.n	80147c4 <_strtod_l+0x9c4>
 801482e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8014832:	0d1b      	lsrs	r3, r3, #20
 8014834:	051b      	lsls	r3, r3, #20
 8014836:	429f      	cmp	r7, r3
 8014838:	d1c4      	bne.n	80147c4 <_strtod_l+0x9c4>
 801483a:	ec51 0b18 	vmov	r0, r1, d8
 801483e:	f7eb ff7b 	bl	8000738 <__aeabi_d2lz>
 8014842:	f7eb ff33 	bl	80006ac <__aeabi_l2d>
 8014846:	f3cb 0913 	ubfx	r9, fp, #0, #20
 801484a:	ec41 0b17 	vmov	d7, r0, r1
 801484e:	ea49 090a 	orr.w	r9, r9, sl
 8014852:	ea59 0908 	orrs.w	r9, r9, r8
 8014856:	ee38 8b47 	vsub.f64	d8, d8, d7
 801485a:	d03c      	beq.n	80148d6 <_strtod_l+0xad6>
 801485c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8014908 <_strtod_l+0xb08>
 8014860:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8014864:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014868:	f53f acef 	bmi.w	801424a <_strtod_l+0x44a>
 801486c:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 8014910 <_strtod_l+0xb10>
 8014870:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8014874:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014878:	dda4      	ble.n	80147c4 <_strtod_l+0x9c4>
 801487a:	e4e6      	b.n	801424a <_strtod_l+0x44a>
 801487c:	9906      	ldr	r1, [sp, #24]
 801487e:	b1e1      	cbz	r1, 80148ba <_strtod_l+0xaba>
 8014880:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 8014884:	d819      	bhi.n	80148ba <_strtod_l+0xaba>
 8014886:	eeb4 8bcb 	vcmpe.f64	d8, d11
 801488a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801488e:	d811      	bhi.n	80148b4 <_strtod_l+0xab4>
 8014890:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 8014894:	ee18 3a10 	vmov	r3, s16
 8014898:	2b01      	cmp	r3, #1
 801489a:	bf38      	it	cc
 801489c:	2301      	movcc	r3, #1
 801489e:	ee08 3a10 	vmov	s16, r3
 80148a2:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 80148a6:	f1b8 0f00 	cmp.w	r8, #0
 80148aa:	d111      	bne.n	80148d0 <_strtod_l+0xad0>
 80148ac:	eeb1 7b48 	vneg.f64	d7, d8
 80148b0:	ec53 2b17 	vmov	r2, r3, d7
 80148b4:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 80148b8:	1bcb      	subs	r3, r1, r7
 80148ba:	eeb0 0b49 	vmov.f64	d0, d9
 80148be:	ec43 2b1a 	vmov	d10, r2, r3
 80148c2:	f7ff f947 	bl	8013b54 <__ulp>
 80148c6:	eeaa 9b00 	vfma.f64	d9, d10, d0
 80148ca:	ec5b ab19 	vmov	sl, fp, d9
 80148ce:	e7aa      	b.n	8014826 <_strtod_l+0xa26>
 80148d0:	eeb0 7b48 	vmov.f64	d7, d8
 80148d4:	e7ec      	b.n	80148b0 <_strtod_l+0xab0>
 80148d6:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8014918 <_strtod_l+0xb18>
 80148da:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80148de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80148e2:	f57f af6f 	bpl.w	80147c4 <_strtod_l+0x9c4>
 80148e6:	e4b0      	b.n	801424a <_strtod_l+0x44a>
 80148e8:	2300      	movs	r3, #0
 80148ea:	9308      	str	r3, [sp, #32]
 80148ec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80148ee:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80148f0:	6013      	str	r3, [r2, #0]
 80148f2:	f7ff bac4 	b.w	8013e7e <_strtod_l+0x7e>
 80148f6:	2a65      	cmp	r2, #101	@ 0x65
 80148f8:	f43f abbf 	beq.w	801407a <_strtod_l+0x27a>
 80148fc:	2a45      	cmp	r2, #69	@ 0x45
 80148fe:	f43f abbc 	beq.w	801407a <_strtod_l+0x27a>
 8014902:	2101      	movs	r1, #1
 8014904:	f7ff bbf4 	b.w	80140f0 <_strtod_l+0x2f0>
 8014908:	94a03595 	.word	0x94a03595
 801490c:	3fdfffff 	.word	0x3fdfffff
 8014910:	35afe535 	.word	0x35afe535
 8014914:	3fe00000 	.word	0x3fe00000
 8014918:	94a03595 	.word	0x94a03595
 801491c:	3fcfffff 	.word	0x3fcfffff
 8014920:	000fffff 	.word	0x000fffff
 8014924:	7ff00000 	.word	0x7ff00000
 8014928:	7fefffff 	.word	0x7fefffff
 801492c:	7fe00000 	.word	0x7fe00000
 8014930:	7c9fffff 	.word	0x7c9fffff

08014934 <_strtod_r>:
 8014934:	4b01      	ldr	r3, [pc, #4]	@ (801493c <_strtod_r+0x8>)
 8014936:	f7ff ba63 	b.w	8013e00 <_strtod_l>
 801493a:	bf00      	nop
 801493c:	24000098 	.word	0x24000098

08014940 <_strtol_l.isra.0>:
 8014940:	2b24      	cmp	r3, #36	@ 0x24
 8014942:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014946:	4686      	mov	lr, r0
 8014948:	4690      	mov	r8, r2
 801494a:	d801      	bhi.n	8014950 <_strtol_l.isra.0+0x10>
 801494c:	2b01      	cmp	r3, #1
 801494e:	d106      	bne.n	801495e <_strtol_l.isra.0+0x1e>
 8014950:	f7fd fe6c 	bl	801262c <__errno>
 8014954:	2316      	movs	r3, #22
 8014956:	6003      	str	r3, [r0, #0]
 8014958:	2000      	movs	r0, #0
 801495a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801495e:	4834      	ldr	r0, [pc, #208]	@ (8014a30 <_strtol_l.isra.0+0xf0>)
 8014960:	460d      	mov	r5, r1
 8014962:	462a      	mov	r2, r5
 8014964:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014968:	5d06      	ldrb	r6, [r0, r4]
 801496a:	f016 0608 	ands.w	r6, r6, #8
 801496e:	d1f8      	bne.n	8014962 <_strtol_l.isra.0+0x22>
 8014970:	2c2d      	cmp	r4, #45	@ 0x2d
 8014972:	d110      	bne.n	8014996 <_strtol_l.isra.0+0x56>
 8014974:	782c      	ldrb	r4, [r5, #0]
 8014976:	2601      	movs	r6, #1
 8014978:	1c95      	adds	r5, r2, #2
 801497a:	f033 0210 	bics.w	r2, r3, #16
 801497e:	d115      	bne.n	80149ac <_strtol_l.isra.0+0x6c>
 8014980:	2c30      	cmp	r4, #48	@ 0x30
 8014982:	d10d      	bne.n	80149a0 <_strtol_l.isra.0+0x60>
 8014984:	782a      	ldrb	r2, [r5, #0]
 8014986:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801498a:	2a58      	cmp	r2, #88	@ 0x58
 801498c:	d108      	bne.n	80149a0 <_strtol_l.isra.0+0x60>
 801498e:	786c      	ldrb	r4, [r5, #1]
 8014990:	3502      	adds	r5, #2
 8014992:	2310      	movs	r3, #16
 8014994:	e00a      	b.n	80149ac <_strtol_l.isra.0+0x6c>
 8014996:	2c2b      	cmp	r4, #43	@ 0x2b
 8014998:	bf04      	itt	eq
 801499a:	782c      	ldrbeq	r4, [r5, #0]
 801499c:	1c95      	addeq	r5, r2, #2
 801499e:	e7ec      	b.n	801497a <_strtol_l.isra.0+0x3a>
 80149a0:	2b00      	cmp	r3, #0
 80149a2:	d1f6      	bne.n	8014992 <_strtol_l.isra.0+0x52>
 80149a4:	2c30      	cmp	r4, #48	@ 0x30
 80149a6:	bf14      	ite	ne
 80149a8:	230a      	movne	r3, #10
 80149aa:	2308      	moveq	r3, #8
 80149ac:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80149b0:	f10c 3cff 	add.w	ip, ip, #4294967295
 80149b4:	2200      	movs	r2, #0
 80149b6:	fbbc f9f3 	udiv	r9, ip, r3
 80149ba:	4610      	mov	r0, r2
 80149bc:	fb03 ca19 	mls	sl, r3, r9, ip
 80149c0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80149c4:	2f09      	cmp	r7, #9
 80149c6:	d80f      	bhi.n	80149e8 <_strtol_l.isra.0+0xa8>
 80149c8:	463c      	mov	r4, r7
 80149ca:	42a3      	cmp	r3, r4
 80149cc:	dd1b      	ble.n	8014a06 <_strtol_l.isra.0+0xc6>
 80149ce:	1c57      	adds	r7, r2, #1
 80149d0:	d007      	beq.n	80149e2 <_strtol_l.isra.0+0xa2>
 80149d2:	4581      	cmp	r9, r0
 80149d4:	d314      	bcc.n	8014a00 <_strtol_l.isra.0+0xc0>
 80149d6:	d101      	bne.n	80149dc <_strtol_l.isra.0+0x9c>
 80149d8:	45a2      	cmp	sl, r4
 80149da:	db11      	blt.n	8014a00 <_strtol_l.isra.0+0xc0>
 80149dc:	fb00 4003 	mla	r0, r0, r3, r4
 80149e0:	2201      	movs	r2, #1
 80149e2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80149e6:	e7eb      	b.n	80149c0 <_strtol_l.isra.0+0x80>
 80149e8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80149ec:	2f19      	cmp	r7, #25
 80149ee:	d801      	bhi.n	80149f4 <_strtol_l.isra.0+0xb4>
 80149f0:	3c37      	subs	r4, #55	@ 0x37
 80149f2:	e7ea      	b.n	80149ca <_strtol_l.isra.0+0x8a>
 80149f4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80149f8:	2f19      	cmp	r7, #25
 80149fa:	d804      	bhi.n	8014a06 <_strtol_l.isra.0+0xc6>
 80149fc:	3c57      	subs	r4, #87	@ 0x57
 80149fe:	e7e4      	b.n	80149ca <_strtol_l.isra.0+0x8a>
 8014a00:	f04f 32ff 	mov.w	r2, #4294967295
 8014a04:	e7ed      	b.n	80149e2 <_strtol_l.isra.0+0xa2>
 8014a06:	1c53      	adds	r3, r2, #1
 8014a08:	d108      	bne.n	8014a1c <_strtol_l.isra.0+0xdc>
 8014a0a:	2322      	movs	r3, #34	@ 0x22
 8014a0c:	f8ce 3000 	str.w	r3, [lr]
 8014a10:	4660      	mov	r0, ip
 8014a12:	f1b8 0f00 	cmp.w	r8, #0
 8014a16:	d0a0      	beq.n	801495a <_strtol_l.isra.0+0x1a>
 8014a18:	1e69      	subs	r1, r5, #1
 8014a1a:	e006      	b.n	8014a2a <_strtol_l.isra.0+0xea>
 8014a1c:	b106      	cbz	r6, 8014a20 <_strtol_l.isra.0+0xe0>
 8014a1e:	4240      	negs	r0, r0
 8014a20:	f1b8 0f00 	cmp.w	r8, #0
 8014a24:	d099      	beq.n	801495a <_strtol_l.isra.0+0x1a>
 8014a26:	2a00      	cmp	r2, #0
 8014a28:	d1f6      	bne.n	8014a18 <_strtol_l.isra.0+0xd8>
 8014a2a:	f8c8 1000 	str.w	r1, [r8]
 8014a2e:	e794      	b.n	801495a <_strtol_l.isra.0+0x1a>
 8014a30:	08016a01 	.word	0x08016a01

08014a34 <_strtol_r>:
 8014a34:	f7ff bf84 	b.w	8014940 <_strtol_l.isra.0>

08014a38 <__ssputs_r>:
 8014a38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014a3c:	688e      	ldr	r6, [r1, #8]
 8014a3e:	461f      	mov	r7, r3
 8014a40:	42be      	cmp	r6, r7
 8014a42:	680b      	ldr	r3, [r1, #0]
 8014a44:	4682      	mov	sl, r0
 8014a46:	460c      	mov	r4, r1
 8014a48:	4690      	mov	r8, r2
 8014a4a:	d82d      	bhi.n	8014aa8 <__ssputs_r+0x70>
 8014a4c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014a50:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8014a54:	d026      	beq.n	8014aa4 <__ssputs_r+0x6c>
 8014a56:	6965      	ldr	r5, [r4, #20]
 8014a58:	6909      	ldr	r1, [r1, #16]
 8014a5a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014a5e:	eba3 0901 	sub.w	r9, r3, r1
 8014a62:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014a66:	1c7b      	adds	r3, r7, #1
 8014a68:	444b      	add	r3, r9
 8014a6a:	106d      	asrs	r5, r5, #1
 8014a6c:	429d      	cmp	r5, r3
 8014a6e:	bf38      	it	cc
 8014a70:	461d      	movcc	r5, r3
 8014a72:	0553      	lsls	r3, r2, #21
 8014a74:	d527      	bpl.n	8014ac6 <__ssputs_r+0x8e>
 8014a76:	4629      	mov	r1, r5
 8014a78:	f7fe fc74 	bl	8013364 <_malloc_r>
 8014a7c:	4606      	mov	r6, r0
 8014a7e:	b360      	cbz	r0, 8014ada <__ssputs_r+0xa2>
 8014a80:	6921      	ldr	r1, [r4, #16]
 8014a82:	464a      	mov	r2, r9
 8014a84:	f7fd fdff 	bl	8012686 <memcpy>
 8014a88:	89a3      	ldrh	r3, [r4, #12]
 8014a8a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8014a8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014a92:	81a3      	strh	r3, [r4, #12]
 8014a94:	6126      	str	r6, [r4, #16]
 8014a96:	6165      	str	r5, [r4, #20]
 8014a98:	444e      	add	r6, r9
 8014a9a:	eba5 0509 	sub.w	r5, r5, r9
 8014a9e:	6026      	str	r6, [r4, #0]
 8014aa0:	60a5      	str	r5, [r4, #8]
 8014aa2:	463e      	mov	r6, r7
 8014aa4:	42be      	cmp	r6, r7
 8014aa6:	d900      	bls.n	8014aaa <__ssputs_r+0x72>
 8014aa8:	463e      	mov	r6, r7
 8014aaa:	6820      	ldr	r0, [r4, #0]
 8014aac:	4632      	mov	r2, r6
 8014aae:	4641      	mov	r1, r8
 8014ab0:	f000 fb9e 	bl	80151f0 <memmove>
 8014ab4:	68a3      	ldr	r3, [r4, #8]
 8014ab6:	1b9b      	subs	r3, r3, r6
 8014ab8:	60a3      	str	r3, [r4, #8]
 8014aba:	6823      	ldr	r3, [r4, #0]
 8014abc:	4433      	add	r3, r6
 8014abe:	6023      	str	r3, [r4, #0]
 8014ac0:	2000      	movs	r0, #0
 8014ac2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014ac6:	462a      	mov	r2, r5
 8014ac8:	f000 ff77 	bl	80159ba <_realloc_r>
 8014acc:	4606      	mov	r6, r0
 8014ace:	2800      	cmp	r0, #0
 8014ad0:	d1e0      	bne.n	8014a94 <__ssputs_r+0x5c>
 8014ad2:	6921      	ldr	r1, [r4, #16]
 8014ad4:	4650      	mov	r0, sl
 8014ad6:	f7fe fbd1 	bl	801327c <_free_r>
 8014ada:	230c      	movs	r3, #12
 8014adc:	f8ca 3000 	str.w	r3, [sl]
 8014ae0:	89a3      	ldrh	r3, [r4, #12]
 8014ae2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014ae6:	81a3      	strh	r3, [r4, #12]
 8014ae8:	f04f 30ff 	mov.w	r0, #4294967295
 8014aec:	e7e9      	b.n	8014ac2 <__ssputs_r+0x8a>
	...

08014af0 <_svfiprintf_r>:
 8014af0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014af4:	4698      	mov	r8, r3
 8014af6:	898b      	ldrh	r3, [r1, #12]
 8014af8:	061b      	lsls	r3, r3, #24
 8014afa:	b09d      	sub	sp, #116	@ 0x74
 8014afc:	4607      	mov	r7, r0
 8014afe:	460d      	mov	r5, r1
 8014b00:	4614      	mov	r4, r2
 8014b02:	d510      	bpl.n	8014b26 <_svfiprintf_r+0x36>
 8014b04:	690b      	ldr	r3, [r1, #16]
 8014b06:	b973      	cbnz	r3, 8014b26 <_svfiprintf_r+0x36>
 8014b08:	2140      	movs	r1, #64	@ 0x40
 8014b0a:	f7fe fc2b 	bl	8013364 <_malloc_r>
 8014b0e:	6028      	str	r0, [r5, #0]
 8014b10:	6128      	str	r0, [r5, #16]
 8014b12:	b930      	cbnz	r0, 8014b22 <_svfiprintf_r+0x32>
 8014b14:	230c      	movs	r3, #12
 8014b16:	603b      	str	r3, [r7, #0]
 8014b18:	f04f 30ff 	mov.w	r0, #4294967295
 8014b1c:	b01d      	add	sp, #116	@ 0x74
 8014b1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014b22:	2340      	movs	r3, #64	@ 0x40
 8014b24:	616b      	str	r3, [r5, #20]
 8014b26:	2300      	movs	r3, #0
 8014b28:	9309      	str	r3, [sp, #36]	@ 0x24
 8014b2a:	2320      	movs	r3, #32
 8014b2c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014b30:	f8cd 800c 	str.w	r8, [sp, #12]
 8014b34:	2330      	movs	r3, #48	@ 0x30
 8014b36:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8014cd4 <_svfiprintf_r+0x1e4>
 8014b3a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014b3e:	f04f 0901 	mov.w	r9, #1
 8014b42:	4623      	mov	r3, r4
 8014b44:	469a      	mov	sl, r3
 8014b46:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014b4a:	b10a      	cbz	r2, 8014b50 <_svfiprintf_r+0x60>
 8014b4c:	2a25      	cmp	r2, #37	@ 0x25
 8014b4e:	d1f9      	bne.n	8014b44 <_svfiprintf_r+0x54>
 8014b50:	ebba 0b04 	subs.w	fp, sl, r4
 8014b54:	d00b      	beq.n	8014b6e <_svfiprintf_r+0x7e>
 8014b56:	465b      	mov	r3, fp
 8014b58:	4622      	mov	r2, r4
 8014b5a:	4629      	mov	r1, r5
 8014b5c:	4638      	mov	r0, r7
 8014b5e:	f7ff ff6b 	bl	8014a38 <__ssputs_r>
 8014b62:	3001      	adds	r0, #1
 8014b64:	f000 80a7 	beq.w	8014cb6 <_svfiprintf_r+0x1c6>
 8014b68:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014b6a:	445a      	add	r2, fp
 8014b6c:	9209      	str	r2, [sp, #36]	@ 0x24
 8014b6e:	f89a 3000 	ldrb.w	r3, [sl]
 8014b72:	2b00      	cmp	r3, #0
 8014b74:	f000 809f 	beq.w	8014cb6 <_svfiprintf_r+0x1c6>
 8014b78:	2300      	movs	r3, #0
 8014b7a:	f04f 32ff 	mov.w	r2, #4294967295
 8014b7e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014b82:	f10a 0a01 	add.w	sl, sl, #1
 8014b86:	9304      	str	r3, [sp, #16]
 8014b88:	9307      	str	r3, [sp, #28]
 8014b8a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014b8e:	931a      	str	r3, [sp, #104]	@ 0x68
 8014b90:	4654      	mov	r4, sl
 8014b92:	2205      	movs	r2, #5
 8014b94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014b98:	484e      	ldr	r0, [pc, #312]	@ (8014cd4 <_svfiprintf_r+0x1e4>)
 8014b9a:	f7eb fba1 	bl	80002e0 <memchr>
 8014b9e:	9a04      	ldr	r2, [sp, #16]
 8014ba0:	b9d8      	cbnz	r0, 8014bda <_svfiprintf_r+0xea>
 8014ba2:	06d0      	lsls	r0, r2, #27
 8014ba4:	bf44      	itt	mi
 8014ba6:	2320      	movmi	r3, #32
 8014ba8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014bac:	0711      	lsls	r1, r2, #28
 8014bae:	bf44      	itt	mi
 8014bb0:	232b      	movmi	r3, #43	@ 0x2b
 8014bb2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014bb6:	f89a 3000 	ldrb.w	r3, [sl]
 8014bba:	2b2a      	cmp	r3, #42	@ 0x2a
 8014bbc:	d015      	beq.n	8014bea <_svfiprintf_r+0xfa>
 8014bbe:	9a07      	ldr	r2, [sp, #28]
 8014bc0:	4654      	mov	r4, sl
 8014bc2:	2000      	movs	r0, #0
 8014bc4:	f04f 0c0a 	mov.w	ip, #10
 8014bc8:	4621      	mov	r1, r4
 8014bca:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014bce:	3b30      	subs	r3, #48	@ 0x30
 8014bd0:	2b09      	cmp	r3, #9
 8014bd2:	d94b      	bls.n	8014c6c <_svfiprintf_r+0x17c>
 8014bd4:	b1b0      	cbz	r0, 8014c04 <_svfiprintf_r+0x114>
 8014bd6:	9207      	str	r2, [sp, #28]
 8014bd8:	e014      	b.n	8014c04 <_svfiprintf_r+0x114>
 8014bda:	eba0 0308 	sub.w	r3, r0, r8
 8014bde:	fa09 f303 	lsl.w	r3, r9, r3
 8014be2:	4313      	orrs	r3, r2
 8014be4:	9304      	str	r3, [sp, #16]
 8014be6:	46a2      	mov	sl, r4
 8014be8:	e7d2      	b.n	8014b90 <_svfiprintf_r+0xa0>
 8014bea:	9b03      	ldr	r3, [sp, #12]
 8014bec:	1d19      	adds	r1, r3, #4
 8014bee:	681b      	ldr	r3, [r3, #0]
 8014bf0:	9103      	str	r1, [sp, #12]
 8014bf2:	2b00      	cmp	r3, #0
 8014bf4:	bfbb      	ittet	lt
 8014bf6:	425b      	neglt	r3, r3
 8014bf8:	f042 0202 	orrlt.w	r2, r2, #2
 8014bfc:	9307      	strge	r3, [sp, #28]
 8014bfe:	9307      	strlt	r3, [sp, #28]
 8014c00:	bfb8      	it	lt
 8014c02:	9204      	strlt	r2, [sp, #16]
 8014c04:	7823      	ldrb	r3, [r4, #0]
 8014c06:	2b2e      	cmp	r3, #46	@ 0x2e
 8014c08:	d10a      	bne.n	8014c20 <_svfiprintf_r+0x130>
 8014c0a:	7863      	ldrb	r3, [r4, #1]
 8014c0c:	2b2a      	cmp	r3, #42	@ 0x2a
 8014c0e:	d132      	bne.n	8014c76 <_svfiprintf_r+0x186>
 8014c10:	9b03      	ldr	r3, [sp, #12]
 8014c12:	1d1a      	adds	r2, r3, #4
 8014c14:	681b      	ldr	r3, [r3, #0]
 8014c16:	9203      	str	r2, [sp, #12]
 8014c18:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014c1c:	3402      	adds	r4, #2
 8014c1e:	9305      	str	r3, [sp, #20]
 8014c20:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8014ce4 <_svfiprintf_r+0x1f4>
 8014c24:	7821      	ldrb	r1, [r4, #0]
 8014c26:	2203      	movs	r2, #3
 8014c28:	4650      	mov	r0, sl
 8014c2a:	f7eb fb59 	bl	80002e0 <memchr>
 8014c2e:	b138      	cbz	r0, 8014c40 <_svfiprintf_r+0x150>
 8014c30:	9b04      	ldr	r3, [sp, #16]
 8014c32:	eba0 000a 	sub.w	r0, r0, sl
 8014c36:	2240      	movs	r2, #64	@ 0x40
 8014c38:	4082      	lsls	r2, r0
 8014c3a:	4313      	orrs	r3, r2
 8014c3c:	3401      	adds	r4, #1
 8014c3e:	9304      	str	r3, [sp, #16]
 8014c40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014c44:	4824      	ldr	r0, [pc, #144]	@ (8014cd8 <_svfiprintf_r+0x1e8>)
 8014c46:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014c4a:	2206      	movs	r2, #6
 8014c4c:	f7eb fb48 	bl	80002e0 <memchr>
 8014c50:	2800      	cmp	r0, #0
 8014c52:	d036      	beq.n	8014cc2 <_svfiprintf_r+0x1d2>
 8014c54:	4b21      	ldr	r3, [pc, #132]	@ (8014cdc <_svfiprintf_r+0x1ec>)
 8014c56:	bb1b      	cbnz	r3, 8014ca0 <_svfiprintf_r+0x1b0>
 8014c58:	9b03      	ldr	r3, [sp, #12]
 8014c5a:	3307      	adds	r3, #7
 8014c5c:	f023 0307 	bic.w	r3, r3, #7
 8014c60:	3308      	adds	r3, #8
 8014c62:	9303      	str	r3, [sp, #12]
 8014c64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014c66:	4433      	add	r3, r6
 8014c68:	9309      	str	r3, [sp, #36]	@ 0x24
 8014c6a:	e76a      	b.n	8014b42 <_svfiprintf_r+0x52>
 8014c6c:	fb0c 3202 	mla	r2, ip, r2, r3
 8014c70:	460c      	mov	r4, r1
 8014c72:	2001      	movs	r0, #1
 8014c74:	e7a8      	b.n	8014bc8 <_svfiprintf_r+0xd8>
 8014c76:	2300      	movs	r3, #0
 8014c78:	3401      	adds	r4, #1
 8014c7a:	9305      	str	r3, [sp, #20]
 8014c7c:	4619      	mov	r1, r3
 8014c7e:	f04f 0c0a 	mov.w	ip, #10
 8014c82:	4620      	mov	r0, r4
 8014c84:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014c88:	3a30      	subs	r2, #48	@ 0x30
 8014c8a:	2a09      	cmp	r2, #9
 8014c8c:	d903      	bls.n	8014c96 <_svfiprintf_r+0x1a6>
 8014c8e:	2b00      	cmp	r3, #0
 8014c90:	d0c6      	beq.n	8014c20 <_svfiprintf_r+0x130>
 8014c92:	9105      	str	r1, [sp, #20]
 8014c94:	e7c4      	b.n	8014c20 <_svfiprintf_r+0x130>
 8014c96:	fb0c 2101 	mla	r1, ip, r1, r2
 8014c9a:	4604      	mov	r4, r0
 8014c9c:	2301      	movs	r3, #1
 8014c9e:	e7f0      	b.n	8014c82 <_svfiprintf_r+0x192>
 8014ca0:	ab03      	add	r3, sp, #12
 8014ca2:	9300      	str	r3, [sp, #0]
 8014ca4:	462a      	mov	r2, r5
 8014ca6:	4b0e      	ldr	r3, [pc, #56]	@ (8014ce0 <_svfiprintf_r+0x1f0>)
 8014ca8:	a904      	add	r1, sp, #16
 8014caa:	4638      	mov	r0, r7
 8014cac:	f7fc fc8c 	bl	80115c8 <_printf_float>
 8014cb0:	1c42      	adds	r2, r0, #1
 8014cb2:	4606      	mov	r6, r0
 8014cb4:	d1d6      	bne.n	8014c64 <_svfiprintf_r+0x174>
 8014cb6:	89ab      	ldrh	r3, [r5, #12]
 8014cb8:	065b      	lsls	r3, r3, #25
 8014cba:	f53f af2d 	bmi.w	8014b18 <_svfiprintf_r+0x28>
 8014cbe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014cc0:	e72c      	b.n	8014b1c <_svfiprintf_r+0x2c>
 8014cc2:	ab03      	add	r3, sp, #12
 8014cc4:	9300      	str	r3, [sp, #0]
 8014cc6:	462a      	mov	r2, r5
 8014cc8:	4b05      	ldr	r3, [pc, #20]	@ (8014ce0 <_svfiprintf_r+0x1f0>)
 8014cca:	a904      	add	r1, sp, #16
 8014ccc:	4638      	mov	r0, r7
 8014cce:	f7fc ff03 	bl	8011ad8 <_printf_i>
 8014cd2:	e7ed      	b.n	8014cb0 <_svfiprintf_r+0x1c0>
 8014cd4:	080167f9 	.word	0x080167f9
 8014cd8:	08016803 	.word	0x08016803
 8014cdc:	080115c9 	.word	0x080115c9
 8014ce0:	08014a39 	.word	0x08014a39
 8014ce4:	080167ff 	.word	0x080167ff

08014ce8 <__sfputc_r>:
 8014ce8:	6893      	ldr	r3, [r2, #8]
 8014cea:	3b01      	subs	r3, #1
 8014cec:	2b00      	cmp	r3, #0
 8014cee:	b410      	push	{r4}
 8014cf0:	6093      	str	r3, [r2, #8]
 8014cf2:	da08      	bge.n	8014d06 <__sfputc_r+0x1e>
 8014cf4:	6994      	ldr	r4, [r2, #24]
 8014cf6:	42a3      	cmp	r3, r4
 8014cf8:	db01      	blt.n	8014cfe <__sfputc_r+0x16>
 8014cfa:	290a      	cmp	r1, #10
 8014cfc:	d103      	bne.n	8014d06 <__sfputc_r+0x1e>
 8014cfe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014d02:	f7fd bbac 	b.w	801245e <__swbuf_r>
 8014d06:	6813      	ldr	r3, [r2, #0]
 8014d08:	1c58      	adds	r0, r3, #1
 8014d0a:	6010      	str	r0, [r2, #0]
 8014d0c:	7019      	strb	r1, [r3, #0]
 8014d0e:	4608      	mov	r0, r1
 8014d10:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014d14:	4770      	bx	lr

08014d16 <__sfputs_r>:
 8014d16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014d18:	4606      	mov	r6, r0
 8014d1a:	460f      	mov	r7, r1
 8014d1c:	4614      	mov	r4, r2
 8014d1e:	18d5      	adds	r5, r2, r3
 8014d20:	42ac      	cmp	r4, r5
 8014d22:	d101      	bne.n	8014d28 <__sfputs_r+0x12>
 8014d24:	2000      	movs	r0, #0
 8014d26:	e007      	b.n	8014d38 <__sfputs_r+0x22>
 8014d28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014d2c:	463a      	mov	r2, r7
 8014d2e:	4630      	mov	r0, r6
 8014d30:	f7ff ffda 	bl	8014ce8 <__sfputc_r>
 8014d34:	1c43      	adds	r3, r0, #1
 8014d36:	d1f3      	bne.n	8014d20 <__sfputs_r+0xa>
 8014d38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08014d3c <_vfiprintf_r>:
 8014d3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014d40:	460d      	mov	r5, r1
 8014d42:	b09d      	sub	sp, #116	@ 0x74
 8014d44:	4614      	mov	r4, r2
 8014d46:	4698      	mov	r8, r3
 8014d48:	4606      	mov	r6, r0
 8014d4a:	b118      	cbz	r0, 8014d54 <_vfiprintf_r+0x18>
 8014d4c:	6a03      	ldr	r3, [r0, #32]
 8014d4e:	b90b      	cbnz	r3, 8014d54 <_vfiprintf_r+0x18>
 8014d50:	f7fd fa72 	bl	8012238 <__sinit>
 8014d54:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014d56:	07d9      	lsls	r1, r3, #31
 8014d58:	d405      	bmi.n	8014d66 <_vfiprintf_r+0x2a>
 8014d5a:	89ab      	ldrh	r3, [r5, #12]
 8014d5c:	059a      	lsls	r2, r3, #22
 8014d5e:	d402      	bmi.n	8014d66 <_vfiprintf_r+0x2a>
 8014d60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014d62:	f7fd fc8e 	bl	8012682 <__retarget_lock_acquire_recursive>
 8014d66:	89ab      	ldrh	r3, [r5, #12]
 8014d68:	071b      	lsls	r3, r3, #28
 8014d6a:	d501      	bpl.n	8014d70 <_vfiprintf_r+0x34>
 8014d6c:	692b      	ldr	r3, [r5, #16]
 8014d6e:	b99b      	cbnz	r3, 8014d98 <_vfiprintf_r+0x5c>
 8014d70:	4629      	mov	r1, r5
 8014d72:	4630      	mov	r0, r6
 8014d74:	f7fd fbb2 	bl	80124dc <__swsetup_r>
 8014d78:	b170      	cbz	r0, 8014d98 <_vfiprintf_r+0x5c>
 8014d7a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014d7c:	07dc      	lsls	r4, r3, #31
 8014d7e:	d504      	bpl.n	8014d8a <_vfiprintf_r+0x4e>
 8014d80:	f04f 30ff 	mov.w	r0, #4294967295
 8014d84:	b01d      	add	sp, #116	@ 0x74
 8014d86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014d8a:	89ab      	ldrh	r3, [r5, #12]
 8014d8c:	0598      	lsls	r0, r3, #22
 8014d8e:	d4f7      	bmi.n	8014d80 <_vfiprintf_r+0x44>
 8014d90:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014d92:	f7fd fc77 	bl	8012684 <__retarget_lock_release_recursive>
 8014d96:	e7f3      	b.n	8014d80 <_vfiprintf_r+0x44>
 8014d98:	2300      	movs	r3, #0
 8014d9a:	9309      	str	r3, [sp, #36]	@ 0x24
 8014d9c:	2320      	movs	r3, #32
 8014d9e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014da2:	f8cd 800c 	str.w	r8, [sp, #12]
 8014da6:	2330      	movs	r3, #48	@ 0x30
 8014da8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8014f58 <_vfiprintf_r+0x21c>
 8014dac:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014db0:	f04f 0901 	mov.w	r9, #1
 8014db4:	4623      	mov	r3, r4
 8014db6:	469a      	mov	sl, r3
 8014db8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014dbc:	b10a      	cbz	r2, 8014dc2 <_vfiprintf_r+0x86>
 8014dbe:	2a25      	cmp	r2, #37	@ 0x25
 8014dc0:	d1f9      	bne.n	8014db6 <_vfiprintf_r+0x7a>
 8014dc2:	ebba 0b04 	subs.w	fp, sl, r4
 8014dc6:	d00b      	beq.n	8014de0 <_vfiprintf_r+0xa4>
 8014dc8:	465b      	mov	r3, fp
 8014dca:	4622      	mov	r2, r4
 8014dcc:	4629      	mov	r1, r5
 8014dce:	4630      	mov	r0, r6
 8014dd0:	f7ff ffa1 	bl	8014d16 <__sfputs_r>
 8014dd4:	3001      	adds	r0, #1
 8014dd6:	f000 80a7 	beq.w	8014f28 <_vfiprintf_r+0x1ec>
 8014dda:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014ddc:	445a      	add	r2, fp
 8014dde:	9209      	str	r2, [sp, #36]	@ 0x24
 8014de0:	f89a 3000 	ldrb.w	r3, [sl]
 8014de4:	2b00      	cmp	r3, #0
 8014de6:	f000 809f 	beq.w	8014f28 <_vfiprintf_r+0x1ec>
 8014dea:	2300      	movs	r3, #0
 8014dec:	f04f 32ff 	mov.w	r2, #4294967295
 8014df0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014df4:	f10a 0a01 	add.w	sl, sl, #1
 8014df8:	9304      	str	r3, [sp, #16]
 8014dfa:	9307      	str	r3, [sp, #28]
 8014dfc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014e00:	931a      	str	r3, [sp, #104]	@ 0x68
 8014e02:	4654      	mov	r4, sl
 8014e04:	2205      	movs	r2, #5
 8014e06:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014e0a:	4853      	ldr	r0, [pc, #332]	@ (8014f58 <_vfiprintf_r+0x21c>)
 8014e0c:	f7eb fa68 	bl	80002e0 <memchr>
 8014e10:	9a04      	ldr	r2, [sp, #16]
 8014e12:	b9d8      	cbnz	r0, 8014e4c <_vfiprintf_r+0x110>
 8014e14:	06d1      	lsls	r1, r2, #27
 8014e16:	bf44      	itt	mi
 8014e18:	2320      	movmi	r3, #32
 8014e1a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014e1e:	0713      	lsls	r3, r2, #28
 8014e20:	bf44      	itt	mi
 8014e22:	232b      	movmi	r3, #43	@ 0x2b
 8014e24:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014e28:	f89a 3000 	ldrb.w	r3, [sl]
 8014e2c:	2b2a      	cmp	r3, #42	@ 0x2a
 8014e2e:	d015      	beq.n	8014e5c <_vfiprintf_r+0x120>
 8014e30:	9a07      	ldr	r2, [sp, #28]
 8014e32:	4654      	mov	r4, sl
 8014e34:	2000      	movs	r0, #0
 8014e36:	f04f 0c0a 	mov.w	ip, #10
 8014e3a:	4621      	mov	r1, r4
 8014e3c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014e40:	3b30      	subs	r3, #48	@ 0x30
 8014e42:	2b09      	cmp	r3, #9
 8014e44:	d94b      	bls.n	8014ede <_vfiprintf_r+0x1a2>
 8014e46:	b1b0      	cbz	r0, 8014e76 <_vfiprintf_r+0x13a>
 8014e48:	9207      	str	r2, [sp, #28]
 8014e4a:	e014      	b.n	8014e76 <_vfiprintf_r+0x13a>
 8014e4c:	eba0 0308 	sub.w	r3, r0, r8
 8014e50:	fa09 f303 	lsl.w	r3, r9, r3
 8014e54:	4313      	orrs	r3, r2
 8014e56:	9304      	str	r3, [sp, #16]
 8014e58:	46a2      	mov	sl, r4
 8014e5a:	e7d2      	b.n	8014e02 <_vfiprintf_r+0xc6>
 8014e5c:	9b03      	ldr	r3, [sp, #12]
 8014e5e:	1d19      	adds	r1, r3, #4
 8014e60:	681b      	ldr	r3, [r3, #0]
 8014e62:	9103      	str	r1, [sp, #12]
 8014e64:	2b00      	cmp	r3, #0
 8014e66:	bfbb      	ittet	lt
 8014e68:	425b      	neglt	r3, r3
 8014e6a:	f042 0202 	orrlt.w	r2, r2, #2
 8014e6e:	9307      	strge	r3, [sp, #28]
 8014e70:	9307      	strlt	r3, [sp, #28]
 8014e72:	bfb8      	it	lt
 8014e74:	9204      	strlt	r2, [sp, #16]
 8014e76:	7823      	ldrb	r3, [r4, #0]
 8014e78:	2b2e      	cmp	r3, #46	@ 0x2e
 8014e7a:	d10a      	bne.n	8014e92 <_vfiprintf_r+0x156>
 8014e7c:	7863      	ldrb	r3, [r4, #1]
 8014e7e:	2b2a      	cmp	r3, #42	@ 0x2a
 8014e80:	d132      	bne.n	8014ee8 <_vfiprintf_r+0x1ac>
 8014e82:	9b03      	ldr	r3, [sp, #12]
 8014e84:	1d1a      	adds	r2, r3, #4
 8014e86:	681b      	ldr	r3, [r3, #0]
 8014e88:	9203      	str	r2, [sp, #12]
 8014e8a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014e8e:	3402      	adds	r4, #2
 8014e90:	9305      	str	r3, [sp, #20]
 8014e92:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8014f68 <_vfiprintf_r+0x22c>
 8014e96:	7821      	ldrb	r1, [r4, #0]
 8014e98:	2203      	movs	r2, #3
 8014e9a:	4650      	mov	r0, sl
 8014e9c:	f7eb fa20 	bl	80002e0 <memchr>
 8014ea0:	b138      	cbz	r0, 8014eb2 <_vfiprintf_r+0x176>
 8014ea2:	9b04      	ldr	r3, [sp, #16]
 8014ea4:	eba0 000a 	sub.w	r0, r0, sl
 8014ea8:	2240      	movs	r2, #64	@ 0x40
 8014eaa:	4082      	lsls	r2, r0
 8014eac:	4313      	orrs	r3, r2
 8014eae:	3401      	adds	r4, #1
 8014eb0:	9304      	str	r3, [sp, #16]
 8014eb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014eb6:	4829      	ldr	r0, [pc, #164]	@ (8014f5c <_vfiprintf_r+0x220>)
 8014eb8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014ebc:	2206      	movs	r2, #6
 8014ebe:	f7eb fa0f 	bl	80002e0 <memchr>
 8014ec2:	2800      	cmp	r0, #0
 8014ec4:	d03f      	beq.n	8014f46 <_vfiprintf_r+0x20a>
 8014ec6:	4b26      	ldr	r3, [pc, #152]	@ (8014f60 <_vfiprintf_r+0x224>)
 8014ec8:	bb1b      	cbnz	r3, 8014f12 <_vfiprintf_r+0x1d6>
 8014eca:	9b03      	ldr	r3, [sp, #12]
 8014ecc:	3307      	adds	r3, #7
 8014ece:	f023 0307 	bic.w	r3, r3, #7
 8014ed2:	3308      	adds	r3, #8
 8014ed4:	9303      	str	r3, [sp, #12]
 8014ed6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014ed8:	443b      	add	r3, r7
 8014eda:	9309      	str	r3, [sp, #36]	@ 0x24
 8014edc:	e76a      	b.n	8014db4 <_vfiprintf_r+0x78>
 8014ede:	fb0c 3202 	mla	r2, ip, r2, r3
 8014ee2:	460c      	mov	r4, r1
 8014ee4:	2001      	movs	r0, #1
 8014ee6:	e7a8      	b.n	8014e3a <_vfiprintf_r+0xfe>
 8014ee8:	2300      	movs	r3, #0
 8014eea:	3401      	adds	r4, #1
 8014eec:	9305      	str	r3, [sp, #20]
 8014eee:	4619      	mov	r1, r3
 8014ef0:	f04f 0c0a 	mov.w	ip, #10
 8014ef4:	4620      	mov	r0, r4
 8014ef6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014efa:	3a30      	subs	r2, #48	@ 0x30
 8014efc:	2a09      	cmp	r2, #9
 8014efe:	d903      	bls.n	8014f08 <_vfiprintf_r+0x1cc>
 8014f00:	2b00      	cmp	r3, #0
 8014f02:	d0c6      	beq.n	8014e92 <_vfiprintf_r+0x156>
 8014f04:	9105      	str	r1, [sp, #20]
 8014f06:	e7c4      	b.n	8014e92 <_vfiprintf_r+0x156>
 8014f08:	fb0c 2101 	mla	r1, ip, r1, r2
 8014f0c:	4604      	mov	r4, r0
 8014f0e:	2301      	movs	r3, #1
 8014f10:	e7f0      	b.n	8014ef4 <_vfiprintf_r+0x1b8>
 8014f12:	ab03      	add	r3, sp, #12
 8014f14:	9300      	str	r3, [sp, #0]
 8014f16:	462a      	mov	r2, r5
 8014f18:	4b12      	ldr	r3, [pc, #72]	@ (8014f64 <_vfiprintf_r+0x228>)
 8014f1a:	a904      	add	r1, sp, #16
 8014f1c:	4630      	mov	r0, r6
 8014f1e:	f7fc fb53 	bl	80115c8 <_printf_float>
 8014f22:	4607      	mov	r7, r0
 8014f24:	1c78      	adds	r0, r7, #1
 8014f26:	d1d6      	bne.n	8014ed6 <_vfiprintf_r+0x19a>
 8014f28:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014f2a:	07d9      	lsls	r1, r3, #31
 8014f2c:	d405      	bmi.n	8014f3a <_vfiprintf_r+0x1fe>
 8014f2e:	89ab      	ldrh	r3, [r5, #12]
 8014f30:	059a      	lsls	r2, r3, #22
 8014f32:	d402      	bmi.n	8014f3a <_vfiprintf_r+0x1fe>
 8014f34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014f36:	f7fd fba5 	bl	8012684 <__retarget_lock_release_recursive>
 8014f3a:	89ab      	ldrh	r3, [r5, #12]
 8014f3c:	065b      	lsls	r3, r3, #25
 8014f3e:	f53f af1f 	bmi.w	8014d80 <_vfiprintf_r+0x44>
 8014f42:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014f44:	e71e      	b.n	8014d84 <_vfiprintf_r+0x48>
 8014f46:	ab03      	add	r3, sp, #12
 8014f48:	9300      	str	r3, [sp, #0]
 8014f4a:	462a      	mov	r2, r5
 8014f4c:	4b05      	ldr	r3, [pc, #20]	@ (8014f64 <_vfiprintf_r+0x228>)
 8014f4e:	a904      	add	r1, sp, #16
 8014f50:	4630      	mov	r0, r6
 8014f52:	f7fc fdc1 	bl	8011ad8 <_printf_i>
 8014f56:	e7e4      	b.n	8014f22 <_vfiprintf_r+0x1e6>
 8014f58:	080167f9 	.word	0x080167f9
 8014f5c:	08016803 	.word	0x08016803
 8014f60:	080115c9 	.word	0x080115c9
 8014f64:	08014d17 	.word	0x08014d17
 8014f68:	080167ff 	.word	0x080167ff

08014f6c <__sflush_r>:
 8014f6c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014f70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014f74:	0716      	lsls	r6, r2, #28
 8014f76:	4605      	mov	r5, r0
 8014f78:	460c      	mov	r4, r1
 8014f7a:	d454      	bmi.n	8015026 <__sflush_r+0xba>
 8014f7c:	684b      	ldr	r3, [r1, #4]
 8014f7e:	2b00      	cmp	r3, #0
 8014f80:	dc02      	bgt.n	8014f88 <__sflush_r+0x1c>
 8014f82:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8014f84:	2b00      	cmp	r3, #0
 8014f86:	dd48      	ble.n	801501a <__sflush_r+0xae>
 8014f88:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014f8a:	2e00      	cmp	r6, #0
 8014f8c:	d045      	beq.n	801501a <__sflush_r+0xae>
 8014f8e:	2300      	movs	r3, #0
 8014f90:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8014f94:	682f      	ldr	r7, [r5, #0]
 8014f96:	6a21      	ldr	r1, [r4, #32]
 8014f98:	602b      	str	r3, [r5, #0]
 8014f9a:	d030      	beq.n	8014ffe <__sflush_r+0x92>
 8014f9c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8014f9e:	89a3      	ldrh	r3, [r4, #12]
 8014fa0:	0759      	lsls	r1, r3, #29
 8014fa2:	d505      	bpl.n	8014fb0 <__sflush_r+0x44>
 8014fa4:	6863      	ldr	r3, [r4, #4]
 8014fa6:	1ad2      	subs	r2, r2, r3
 8014fa8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8014faa:	b10b      	cbz	r3, 8014fb0 <__sflush_r+0x44>
 8014fac:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8014fae:	1ad2      	subs	r2, r2, r3
 8014fb0:	2300      	movs	r3, #0
 8014fb2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014fb4:	6a21      	ldr	r1, [r4, #32]
 8014fb6:	4628      	mov	r0, r5
 8014fb8:	47b0      	blx	r6
 8014fba:	1c43      	adds	r3, r0, #1
 8014fbc:	89a3      	ldrh	r3, [r4, #12]
 8014fbe:	d106      	bne.n	8014fce <__sflush_r+0x62>
 8014fc0:	6829      	ldr	r1, [r5, #0]
 8014fc2:	291d      	cmp	r1, #29
 8014fc4:	d82b      	bhi.n	801501e <__sflush_r+0xb2>
 8014fc6:	4a2a      	ldr	r2, [pc, #168]	@ (8015070 <__sflush_r+0x104>)
 8014fc8:	40ca      	lsrs	r2, r1
 8014fca:	07d6      	lsls	r6, r2, #31
 8014fcc:	d527      	bpl.n	801501e <__sflush_r+0xb2>
 8014fce:	2200      	movs	r2, #0
 8014fd0:	6062      	str	r2, [r4, #4]
 8014fd2:	04d9      	lsls	r1, r3, #19
 8014fd4:	6922      	ldr	r2, [r4, #16]
 8014fd6:	6022      	str	r2, [r4, #0]
 8014fd8:	d504      	bpl.n	8014fe4 <__sflush_r+0x78>
 8014fda:	1c42      	adds	r2, r0, #1
 8014fdc:	d101      	bne.n	8014fe2 <__sflush_r+0x76>
 8014fde:	682b      	ldr	r3, [r5, #0]
 8014fe0:	b903      	cbnz	r3, 8014fe4 <__sflush_r+0x78>
 8014fe2:	6560      	str	r0, [r4, #84]	@ 0x54
 8014fe4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014fe6:	602f      	str	r7, [r5, #0]
 8014fe8:	b1b9      	cbz	r1, 801501a <__sflush_r+0xae>
 8014fea:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014fee:	4299      	cmp	r1, r3
 8014ff0:	d002      	beq.n	8014ff8 <__sflush_r+0x8c>
 8014ff2:	4628      	mov	r0, r5
 8014ff4:	f7fe f942 	bl	801327c <_free_r>
 8014ff8:	2300      	movs	r3, #0
 8014ffa:	6363      	str	r3, [r4, #52]	@ 0x34
 8014ffc:	e00d      	b.n	801501a <__sflush_r+0xae>
 8014ffe:	2301      	movs	r3, #1
 8015000:	4628      	mov	r0, r5
 8015002:	47b0      	blx	r6
 8015004:	4602      	mov	r2, r0
 8015006:	1c50      	adds	r0, r2, #1
 8015008:	d1c9      	bne.n	8014f9e <__sflush_r+0x32>
 801500a:	682b      	ldr	r3, [r5, #0]
 801500c:	2b00      	cmp	r3, #0
 801500e:	d0c6      	beq.n	8014f9e <__sflush_r+0x32>
 8015010:	2b1d      	cmp	r3, #29
 8015012:	d001      	beq.n	8015018 <__sflush_r+0xac>
 8015014:	2b16      	cmp	r3, #22
 8015016:	d11e      	bne.n	8015056 <__sflush_r+0xea>
 8015018:	602f      	str	r7, [r5, #0]
 801501a:	2000      	movs	r0, #0
 801501c:	e022      	b.n	8015064 <__sflush_r+0xf8>
 801501e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015022:	b21b      	sxth	r3, r3
 8015024:	e01b      	b.n	801505e <__sflush_r+0xf2>
 8015026:	690f      	ldr	r7, [r1, #16]
 8015028:	2f00      	cmp	r7, #0
 801502a:	d0f6      	beq.n	801501a <__sflush_r+0xae>
 801502c:	0793      	lsls	r3, r2, #30
 801502e:	680e      	ldr	r6, [r1, #0]
 8015030:	bf08      	it	eq
 8015032:	694b      	ldreq	r3, [r1, #20]
 8015034:	600f      	str	r7, [r1, #0]
 8015036:	bf18      	it	ne
 8015038:	2300      	movne	r3, #0
 801503a:	eba6 0807 	sub.w	r8, r6, r7
 801503e:	608b      	str	r3, [r1, #8]
 8015040:	f1b8 0f00 	cmp.w	r8, #0
 8015044:	dde9      	ble.n	801501a <__sflush_r+0xae>
 8015046:	6a21      	ldr	r1, [r4, #32]
 8015048:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801504a:	4643      	mov	r3, r8
 801504c:	463a      	mov	r2, r7
 801504e:	4628      	mov	r0, r5
 8015050:	47b0      	blx	r6
 8015052:	2800      	cmp	r0, #0
 8015054:	dc08      	bgt.n	8015068 <__sflush_r+0xfc>
 8015056:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801505a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801505e:	81a3      	strh	r3, [r4, #12]
 8015060:	f04f 30ff 	mov.w	r0, #4294967295
 8015064:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015068:	4407      	add	r7, r0
 801506a:	eba8 0800 	sub.w	r8, r8, r0
 801506e:	e7e7      	b.n	8015040 <__sflush_r+0xd4>
 8015070:	20400001 	.word	0x20400001

08015074 <_fflush_r>:
 8015074:	b538      	push	{r3, r4, r5, lr}
 8015076:	690b      	ldr	r3, [r1, #16]
 8015078:	4605      	mov	r5, r0
 801507a:	460c      	mov	r4, r1
 801507c:	b913      	cbnz	r3, 8015084 <_fflush_r+0x10>
 801507e:	2500      	movs	r5, #0
 8015080:	4628      	mov	r0, r5
 8015082:	bd38      	pop	{r3, r4, r5, pc}
 8015084:	b118      	cbz	r0, 801508e <_fflush_r+0x1a>
 8015086:	6a03      	ldr	r3, [r0, #32]
 8015088:	b90b      	cbnz	r3, 801508e <_fflush_r+0x1a>
 801508a:	f7fd f8d5 	bl	8012238 <__sinit>
 801508e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015092:	2b00      	cmp	r3, #0
 8015094:	d0f3      	beq.n	801507e <_fflush_r+0xa>
 8015096:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8015098:	07d0      	lsls	r0, r2, #31
 801509a:	d404      	bmi.n	80150a6 <_fflush_r+0x32>
 801509c:	0599      	lsls	r1, r3, #22
 801509e:	d402      	bmi.n	80150a6 <_fflush_r+0x32>
 80150a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80150a2:	f7fd faee 	bl	8012682 <__retarget_lock_acquire_recursive>
 80150a6:	4628      	mov	r0, r5
 80150a8:	4621      	mov	r1, r4
 80150aa:	f7ff ff5f 	bl	8014f6c <__sflush_r>
 80150ae:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80150b0:	07da      	lsls	r2, r3, #31
 80150b2:	4605      	mov	r5, r0
 80150b4:	d4e4      	bmi.n	8015080 <_fflush_r+0xc>
 80150b6:	89a3      	ldrh	r3, [r4, #12]
 80150b8:	059b      	lsls	r3, r3, #22
 80150ba:	d4e1      	bmi.n	8015080 <_fflush_r+0xc>
 80150bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80150be:	f7fd fae1 	bl	8012684 <__retarget_lock_release_recursive>
 80150c2:	e7dd      	b.n	8015080 <_fflush_r+0xc>

080150c4 <__swhatbuf_r>:
 80150c4:	b570      	push	{r4, r5, r6, lr}
 80150c6:	460c      	mov	r4, r1
 80150c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80150cc:	2900      	cmp	r1, #0
 80150ce:	b096      	sub	sp, #88	@ 0x58
 80150d0:	4615      	mov	r5, r2
 80150d2:	461e      	mov	r6, r3
 80150d4:	da0d      	bge.n	80150f2 <__swhatbuf_r+0x2e>
 80150d6:	89a3      	ldrh	r3, [r4, #12]
 80150d8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80150dc:	f04f 0100 	mov.w	r1, #0
 80150e0:	bf14      	ite	ne
 80150e2:	2340      	movne	r3, #64	@ 0x40
 80150e4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80150e8:	2000      	movs	r0, #0
 80150ea:	6031      	str	r1, [r6, #0]
 80150ec:	602b      	str	r3, [r5, #0]
 80150ee:	b016      	add	sp, #88	@ 0x58
 80150f0:	bd70      	pop	{r4, r5, r6, pc}
 80150f2:	466a      	mov	r2, sp
 80150f4:	f000 f8a8 	bl	8015248 <_fstat_r>
 80150f8:	2800      	cmp	r0, #0
 80150fa:	dbec      	blt.n	80150d6 <__swhatbuf_r+0x12>
 80150fc:	9901      	ldr	r1, [sp, #4]
 80150fe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8015102:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8015106:	4259      	negs	r1, r3
 8015108:	4159      	adcs	r1, r3
 801510a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801510e:	e7eb      	b.n	80150e8 <__swhatbuf_r+0x24>

08015110 <__smakebuf_r>:
 8015110:	898b      	ldrh	r3, [r1, #12]
 8015112:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015114:	079d      	lsls	r5, r3, #30
 8015116:	4606      	mov	r6, r0
 8015118:	460c      	mov	r4, r1
 801511a:	d507      	bpl.n	801512c <__smakebuf_r+0x1c>
 801511c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8015120:	6023      	str	r3, [r4, #0]
 8015122:	6123      	str	r3, [r4, #16]
 8015124:	2301      	movs	r3, #1
 8015126:	6163      	str	r3, [r4, #20]
 8015128:	b003      	add	sp, #12
 801512a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801512c:	ab01      	add	r3, sp, #4
 801512e:	466a      	mov	r2, sp
 8015130:	f7ff ffc8 	bl	80150c4 <__swhatbuf_r>
 8015134:	9f00      	ldr	r7, [sp, #0]
 8015136:	4605      	mov	r5, r0
 8015138:	4639      	mov	r1, r7
 801513a:	4630      	mov	r0, r6
 801513c:	f7fe f912 	bl	8013364 <_malloc_r>
 8015140:	b948      	cbnz	r0, 8015156 <__smakebuf_r+0x46>
 8015142:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015146:	059a      	lsls	r2, r3, #22
 8015148:	d4ee      	bmi.n	8015128 <__smakebuf_r+0x18>
 801514a:	f023 0303 	bic.w	r3, r3, #3
 801514e:	f043 0302 	orr.w	r3, r3, #2
 8015152:	81a3      	strh	r3, [r4, #12]
 8015154:	e7e2      	b.n	801511c <__smakebuf_r+0xc>
 8015156:	89a3      	ldrh	r3, [r4, #12]
 8015158:	6020      	str	r0, [r4, #0]
 801515a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801515e:	81a3      	strh	r3, [r4, #12]
 8015160:	9b01      	ldr	r3, [sp, #4]
 8015162:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8015166:	b15b      	cbz	r3, 8015180 <__smakebuf_r+0x70>
 8015168:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801516c:	4630      	mov	r0, r6
 801516e:	f000 f87d 	bl	801526c <_isatty_r>
 8015172:	b128      	cbz	r0, 8015180 <__smakebuf_r+0x70>
 8015174:	89a3      	ldrh	r3, [r4, #12]
 8015176:	f023 0303 	bic.w	r3, r3, #3
 801517a:	f043 0301 	orr.w	r3, r3, #1
 801517e:	81a3      	strh	r3, [r4, #12]
 8015180:	89a3      	ldrh	r3, [r4, #12]
 8015182:	431d      	orrs	r5, r3
 8015184:	81a5      	strh	r5, [r4, #12]
 8015186:	e7cf      	b.n	8015128 <__smakebuf_r+0x18>

08015188 <_putc_r>:
 8015188:	b570      	push	{r4, r5, r6, lr}
 801518a:	460d      	mov	r5, r1
 801518c:	4614      	mov	r4, r2
 801518e:	4606      	mov	r6, r0
 8015190:	b118      	cbz	r0, 801519a <_putc_r+0x12>
 8015192:	6a03      	ldr	r3, [r0, #32]
 8015194:	b90b      	cbnz	r3, 801519a <_putc_r+0x12>
 8015196:	f7fd f84f 	bl	8012238 <__sinit>
 801519a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801519c:	07d8      	lsls	r0, r3, #31
 801519e:	d405      	bmi.n	80151ac <_putc_r+0x24>
 80151a0:	89a3      	ldrh	r3, [r4, #12]
 80151a2:	0599      	lsls	r1, r3, #22
 80151a4:	d402      	bmi.n	80151ac <_putc_r+0x24>
 80151a6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80151a8:	f7fd fa6b 	bl	8012682 <__retarget_lock_acquire_recursive>
 80151ac:	68a3      	ldr	r3, [r4, #8]
 80151ae:	3b01      	subs	r3, #1
 80151b0:	2b00      	cmp	r3, #0
 80151b2:	60a3      	str	r3, [r4, #8]
 80151b4:	da05      	bge.n	80151c2 <_putc_r+0x3a>
 80151b6:	69a2      	ldr	r2, [r4, #24]
 80151b8:	4293      	cmp	r3, r2
 80151ba:	db12      	blt.n	80151e2 <_putc_r+0x5a>
 80151bc:	b2eb      	uxtb	r3, r5
 80151be:	2b0a      	cmp	r3, #10
 80151c0:	d00f      	beq.n	80151e2 <_putc_r+0x5a>
 80151c2:	6823      	ldr	r3, [r4, #0]
 80151c4:	1c5a      	adds	r2, r3, #1
 80151c6:	6022      	str	r2, [r4, #0]
 80151c8:	701d      	strb	r5, [r3, #0]
 80151ca:	b2ed      	uxtb	r5, r5
 80151cc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80151ce:	07da      	lsls	r2, r3, #31
 80151d0:	d405      	bmi.n	80151de <_putc_r+0x56>
 80151d2:	89a3      	ldrh	r3, [r4, #12]
 80151d4:	059b      	lsls	r3, r3, #22
 80151d6:	d402      	bmi.n	80151de <_putc_r+0x56>
 80151d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80151da:	f7fd fa53 	bl	8012684 <__retarget_lock_release_recursive>
 80151de:	4628      	mov	r0, r5
 80151e0:	bd70      	pop	{r4, r5, r6, pc}
 80151e2:	4629      	mov	r1, r5
 80151e4:	4622      	mov	r2, r4
 80151e6:	4630      	mov	r0, r6
 80151e8:	f7fd f939 	bl	801245e <__swbuf_r>
 80151ec:	4605      	mov	r5, r0
 80151ee:	e7ed      	b.n	80151cc <_putc_r+0x44>

080151f0 <memmove>:
 80151f0:	4288      	cmp	r0, r1
 80151f2:	b510      	push	{r4, lr}
 80151f4:	eb01 0402 	add.w	r4, r1, r2
 80151f8:	d902      	bls.n	8015200 <memmove+0x10>
 80151fa:	4284      	cmp	r4, r0
 80151fc:	4623      	mov	r3, r4
 80151fe:	d807      	bhi.n	8015210 <memmove+0x20>
 8015200:	1e43      	subs	r3, r0, #1
 8015202:	42a1      	cmp	r1, r4
 8015204:	d008      	beq.n	8015218 <memmove+0x28>
 8015206:	f811 2b01 	ldrb.w	r2, [r1], #1
 801520a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801520e:	e7f8      	b.n	8015202 <memmove+0x12>
 8015210:	4402      	add	r2, r0
 8015212:	4601      	mov	r1, r0
 8015214:	428a      	cmp	r2, r1
 8015216:	d100      	bne.n	801521a <memmove+0x2a>
 8015218:	bd10      	pop	{r4, pc}
 801521a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801521e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8015222:	e7f7      	b.n	8015214 <memmove+0x24>

08015224 <strncmp>:
 8015224:	b510      	push	{r4, lr}
 8015226:	b16a      	cbz	r2, 8015244 <strncmp+0x20>
 8015228:	3901      	subs	r1, #1
 801522a:	1884      	adds	r4, r0, r2
 801522c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015230:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8015234:	429a      	cmp	r2, r3
 8015236:	d103      	bne.n	8015240 <strncmp+0x1c>
 8015238:	42a0      	cmp	r0, r4
 801523a:	d001      	beq.n	8015240 <strncmp+0x1c>
 801523c:	2a00      	cmp	r2, #0
 801523e:	d1f5      	bne.n	801522c <strncmp+0x8>
 8015240:	1ad0      	subs	r0, r2, r3
 8015242:	bd10      	pop	{r4, pc}
 8015244:	4610      	mov	r0, r2
 8015246:	e7fc      	b.n	8015242 <strncmp+0x1e>

08015248 <_fstat_r>:
 8015248:	b538      	push	{r3, r4, r5, lr}
 801524a:	4d07      	ldr	r5, [pc, #28]	@ (8015268 <_fstat_r+0x20>)
 801524c:	2300      	movs	r3, #0
 801524e:	4604      	mov	r4, r0
 8015250:	4608      	mov	r0, r1
 8015252:	4611      	mov	r1, r2
 8015254:	602b      	str	r3, [r5, #0]
 8015256:	f7ee fff3 	bl	8004240 <_fstat>
 801525a:	1c43      	adds	r3, r0, #1
 801525c:	d102      	bne.n	8015264 <_fstat_r+0x1c>
 801525e:	682b      	ldr	r3, [r5, #0]
 8015260:	b103      	cbz	r3, 8015264 <_fstat_r+0x1c>
 8015262:	6023      	str	r3, [r4, #0]
 8015264:	bd38      	pop	{r3, r4, r5, pc}
 8015266:	bf00      	nop
 8015268:	24001674 	.word	0x24001674

0801526c <_isatty_r>:
 801526c:	b538      	push	{r3, r4, r5, lr}
 801526e:	4d06      	ldr	r5, [pc, #24]	@ (8015288 <_isatty_r+0x1c>)
 8015270:	2300      	movs	r3, #0
 8015272:	4604      	mov	r4, r0
 8015274:	4608      	mov	r0, r1
 8015276:	602b      	str	r3, [r5, #0]
 8015278:	f7ee fff2 	bl	8004260 <_isatty>
 801527c:	1c43      	adds	r3, r0, #1
 801527e:	d102      	bne.n	8015286 <_isatty_r+0x1a>
 8015280:	682b      	ldr	r3, [r5, #0]
 8015282:	b103      	cbz	r3, 8015286 <_isatty_r+0x1a>
 8015284:	6023      	str	r3, [r4, #0]
 8015286:	bd38      	pop	{r3, r4, r5, pc}
 8015288:	24001674 	.word	0x24001674

0801528c <_sbrk_r>:
 801528c:	b538      	push	{r3, r4, r5, lr}
 801528e:	4d06      	ldr	r5, [pc, #24]	@ (80152a8 <_sbrk_r+0x1c>)
 8015290:	2300      	movs	r3, #0
 8015292:	4604      	mov	r4, r0
 8015294:	4608      	mov	r0, r1
 8015296:	602b      	str	r3, [r5, #0]
 8015298:	f7ee fffa 	bl	8004290 <_sbrk>
 801529c:	1c43      	adds	r3, r0, #1
 801529e:	d102      	bne.n	80152a6 <_sbrk_r+0x1a>
 80152a0:	682b      	ldr	r3, [r5, #0]
 80152a2:	b103      	cbz	r3, 80152a6 <_sbrk_r+0x1a>
 80152a4:	6023      	str	r3, [r4, #0]
 80152a6:	bd38      	pop	{r3, r4, r5, pc}
 80152a8:	24001674 	.word	0x24001674
 80152ac:	00000000 	.word	0x00000000

080152b0 <nan>:
 80152b0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80152b8 <nan+0x8>
 80152b4:	4770      	bx	lr
 80152b6:	bf00      	nop
 80152b8:	00000000 	.word	0x00000000
 80152bc:	7ff80000 	.word	0x7ff80000

080152c0 <__assert_func>:
 80152c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80152c2:	4614      	mov	r4, r2
 80152c4:	461a      	mov	r2, r3
 80152c6:	4b09      	ldr	r3, [pc, #36]	@ (80152ec <__assert_func+0x2c>)
 80152c8:	681b      	ldr	r3, [r3, #0]
 80152ca:	4605      	mov	r5, r0
 80152cc:	68d8      	ldr	r0, [r3, #12]
 80152ce:	b14c      	cbz	r4, 80152e4 <__assert_func+0x24>
 80152d0:	4b07      	ldr	r3, [pc, #28]	@ (80152f0 <__assert_func+0x30>)
 80152d2:	9100      	str	r1, [sp, #0]
 80152d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80152d8:	4906      	ldr	r1, [pc, #24]	@ (80152f4 <__assert_func+0x34>)
 80152da:	462b      	mov	r3, r5
 80152dc:	f000 fba8 	bl	8015a30 <fiprintf>
 80152e0:	f000 fbb8 	bl	8015a54 <abort>
 80152e4:	4b04      	ldr	r3, [pc, #16]	@ (80152f8 <__assert_func+0x38>)
 80152e6:	461c      	mov	r4, r3
 80152e8:	e7f3      	b.n	80152d2 <__assert_func+0x12>
 80152ea:	bf00      	nop
 80152ec:	24000048 	.word	0x24000048
 80152f0:	08016812 	.word	0x08016812
 80152f4:	0801681f 	.word	0x0801681f
 80152f8:	0801684d 	.word	0x0801684d

080152fc <_calloc_r>:
 80152fc:	b570      	push	{r4, r5, r6, lr}
 80152fe:	fba1 5402 	umull	r5, r4, r1, r2
 8015302:	b934      	cbnz	r4, 8015312 <_calloc_r+0x16>
 8015304:	4629      	mov	r1, r5
 8015306:	f7fe f82d 	bl	8013364 <_malloc_r>
 801530a:	4606      	mov	r6, r0
 801530c:	b928      	cbnz	r0, 801531a <_calloc_r+0x1e>
 801530e:	4630      	mov	r0, r6
 8015310:	bd70      	pop	{r4, r5, r6, pc}
 8015312:	220c      	movs	r2, #12
 8015314:	6002      	str	r2, [r0, #0]
 8015316:	2600      	movs	r6, #0
 8015318:	e7f9      	b.n	801530e <_calloc_r+0x12>
 801531a:	462a      	mov	r2, r5
 801531c:	4621      	mov	r1, r4
 801531e:	f7fd f933 	bl	8012588 <memset>
 8015322:	e7f4      	b.n	801530e <_calloc_r+0x12>

08015324 <rshift>:
 8015324:	6903      	ldr	r3, [r0, #16]
 8015326:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801532a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801532e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8015332:	f100 0414 	add.w	r4, r0, #20
 8015336:	dd45      	ble.n	80153c4 <rshift+0xa0>
 8015338:	f011 011f 	ands.w	r1, r1, #31
 801533c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8015340:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8015344:	d10c      	bne.n	8015360 <rshift+0x3c>
 8015346:	f100 0710 	add.w	r7, r0, #16
 801534a:	4629      	mov	r1, r5
 801534c:	42b1      	cmp	r1, r6
 801534e:	d334      	bcc.n	80153ba <rshift+0x96>
 8015350:	1a9b      	subs	r3, r3, r2
 8015352:	009b      	lsls	r3, r3, #2
 8015354:	1eea      	subs	r2, r5, #3
 8015356:	4296      	cmp	r6, r2
 8015358:	bf38      	it	cc
 801535a:	2300      	movcc	r3, #0
 801535c:	4423      	add	r3, r4
 801535e:	e015      	b.n	801538c <rshift+0x68>
 8015360:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8015364:	f1c1 0820 	rsb	r8, r1, #32
 8015368:	40cf      	lsrs	r7, r1
 801536a:	f105 0e04 	add.w	lr, r5, #4
 801536e:	46a1      	mov	r9, r4
 8015370:	4576      	cmp	r6, lr
 8015372:	46f4      	mov	ip, lr
 8015374:	d815      	bhi.n	80153a2 <rshift+0x7e>
 8015376:	1a9a      	subs	r2, r3, r2
 8015378:	0092      	lsls	r2, r2, #2
 801537a:	3a04      	subs	r2, #4
 801537c:	3501      	adds	r5, #1
 801537e:	42ae      	cmp	r6, r5
 8015380:	bf38      	it	cc
 8015382:	2200      	movcc	r2, #0
 8015384:	18a3      	adds	r3, r4, r2
 8015386:	50a7      	str	r7, [r4, r2]
 8015388:	b107      	cbz	r7, 801538c <rshift+0x68>
 801538a:	3304      	adds	r3, #4
 801538c:	1b1a      	subs	r2, r3, r4
 801538e:	42a3      	cmp	r3, r4
 8015390:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8015394:	bf08      	it	eq
 8015396:	2300      	moveq	r3, #0
 8015398:	6102      	str	r2, [r0, #16]
 801539a:	bf08      	it	eq
 801539c:	6143      	streq	r3, [r0, #20]
 801539e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80153a2:	f8dc c000 	ldr.w	ip, [ip]
 80153a6:	fa0c fc08 	lsl.w	ip, ip, r8
 80153aa:	ea4c 0707 	orr.w	r7, ip, r7
 80153ae:	f849 7b04 	str.w	r7, [r9], #4
 80153b2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80153b6:	40cf      	lsrs	r7, r1
 80153b8:	e7da      	b.n	8015370 <rshift+0x4c>
 80153ba:	f851 cb04 	ldr.w	ip, [r1], #4
 80153be:	f847 cf04 	str.w	ip, [r7, #4]!
 80153c2:	e7c3      	b.n	801534c <rshift+0x28>
 80153c4:	4623      	mov	r3, r4
 80153c6:	e7e1      	b.n	801538c <rshift+0x68>

080153c8 <__hexdig_fun>:
 80153c8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80153cc:	2b09      	cmp	r3, #9
 80153ce:	d802      	bhi.n	80153d6 <__hexdig_fun+0xe>
 80153d0:	3820      	subs	r0, #32
 80153d2:	b2c0      	uxtb	r0, r0
 80153d4:	4770      	bx	lr
 80153d6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80153da:	2b05      	cmp	r3, #5
 80153dc:	d801      	bhi.n	80153e2 <__hexdig_fun+0x1a>
 80153de:	3847      	subs	r0, #71	@ 0x47
 80153e0:	e7f7      	b.n	80153d2 <__hexdig_fun+0xa>
 80153e2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80153e6:	2b05      	cmp	r3, #5
 80153e8:	d801      	bhi.n	80153ee <__hexdig_fun+0x26>
 80153ea:	3827      	subs	r0, #39	@ 0x27
 80153ec:	e7f1      	b.n	80153d2 <__hexdig_fun+0xa>
 80153ee:	2000      	movs	r0, #0
 80153f0:	4770      	bx	lr
	...

080153f4 <__gethex>:
 80153f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80153f8:	b085      	sub	sp, #20
 80153fa:	468a      	mov	sl, r1
 80153fc:	9302      	str	r3, [sp, #8]
 80153fe:	680b      	ldr	r3, [r1, #0]
 8015400:	9001      	str	r0, [sp, #4]
 8015402:	4690      	mov	r8, r2
 8015404:	1c9c      	adds	r4, r3, #2
 8015406:	46a1      	mov	r9, r4
 8015408:	f814 0b01 	ldrb.w	r0, [r4], #1
 801540c:	2830      	cmp	r0, #48	@ 0x30
 801540e:	d0fa      	beq.n	8015406 <__gethex+0x12>
 8015410:	eba9 0303 	sub.w	r3, r9, r3
 8015414:	f1a3 0b02 	sub.w	fp, r3, #2
 8015418:	f7ff ffd6 	bl	80153c8 <__hexdig_fun>
 801541c:	4605      	mov	r5, r0
 801541e:	2800      	cmp	r0, #0
 8015420:	d168      	bne.n	80154f4 <__gethex+0x100>
 8015422:	49a0      	ldr	r1, [pc, #640]	@ (80156a4 <__gethex+0x2b0>)
 8015424:	2201      	movs	r2, #1
 8015426:	4648      	mov	r0, r9
 8015428:	f7ff fefc 	bl	8015224 <strncmp>
 801542c:	4607      	mov	r7, r0
 801542e:	2800      	cmp	r0, #0
 8015430:	d167      	bne.n	8015502 <__gethex+0x10e>
 8015432:	f899 0001 	ldrb.w	r0, [r9, #1]
 8015436:	4626      	mov	r6, r4
 8015438:	f7ff ffc6 	bl	80153c8 <__hexdig_fun>
 801543c:	2800      	cmp	r0, #0
 801543e:	d062      	beq.n	8015506 <__gethex+0x112>
 8015440:	4623      	mov	r3, r4
 8015442:	7818      	ldrb	r0, [r3, #0]
 8015444:	2830      	cmp	r0, #48	@ 0x30
 8015446:	4699      	mov	r9, r3
 8015448:	f103 0301 	add.w	r3, r3, #1
 801544c:	d0f9      	beq.n	8015442 <__gethex+0x4e>
 801544e:	f7ff ffbb 	bl	80153c8 <__hexdig_fun>
 8015452:	fab0 f580 	clz	r5, r0
 8015456:	096d      	lsrs	r5, r5, #5
 8015458:	f04f 0b01 	mov.w	fp, #1
 801545c:	464a      	mov	r2, r9
 801545e:	4616      	mov	r6, r2
 8015460:	3201      	adds	r2, #1
 8015462:	7830      	ldrb	r0, [r6, #0]
 8015464:	f7ff ffb0 	bl	80153c8 <__hexdig_fun>
 8015468:	2800      	cmp	r0, #0
 801546a:	d1f8      	bne.n	801545e <__gethex+0x6a>
 801546c:	498d      	ldr	r1, [pc, #564]	@ (80156a4 <__gethex+0x2b0>)
 801546e:	2201      	movs	r2, #1
 8015470:	4630      	mov	r0, r6
 8015472:	f7ff fed7 	bl	8015224 <strncmp>
 8015476:	2800      	cmp	r0, #0
 8015478:	d13f      	bne.n	80154fa <__gethex+0x106>
 801547a:	b944      	cbnz	r4, 801548e <__gethex+0x9a>
 801547c:	1c74      	adds	r4, r6, #1
 801547e:	4622      	mov	r2, r4
 8015480:	4616      	mov	r6, r2
 8015482:	3201      	adds	r2, #1
 8015484:	7830      	ldrb	r0, [r6, #0]
 8015486:	f7ff ff9f 	bl	80153c8 <__hexdig_fun>
 801548a:	2800      	cmp	r0, #0
 801548c:	d1f8      	bne.n	8015480 <__gethex+0x8c>
 801548e:	1ba4      	subs	r4, r4, r6
 8015490:	00a7      	lsls	r7, r4, #2
 8015492:	7833      	ldrb	r3, [r6, #0]
 8015494:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8015498:	2b50      	cmp	r3, #80	@ 0x50
 801549a:	d13e      	bne.n	801551a <__gethex+0x126>
 801549c:	7873      	ldrb	r3, [r6, #1]
 801549e:	2b2b      	cmp	r3, #43	@ 0x2b
 80154a0:	d033      	beq.n	801550a <__gethex+0x116>
 80154a2:	2b2d      	cmp	r3, #45	@ 0x2d
 80154a4:	d034      	beq.n	8015510 <__gethex+0x11c>
 80154a6:	1c71      	adds	r1, r6, #1
 80154a8:	2400      	movs	r4, #0
 80154aa:	7808      	ldrb	r0, [r1, #0]
 80154ac:	f7ff ff8c 	bl	80153c8 <__hexdig_fun>
 80154b0:	1e43      	subs	r3, r0, #1
 80154b2:	b2db      	uxtb	r3, r3
 80154b4:	2b18      	cmp	r3, #24
 80154b6:	d830      	bhi.n	801551a <__gethex+0x126>
 80154b8:	f1a0 0210 	sub.w	r2, r0, #16
 80154bc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80154c0:	f7ff ff82 	bl	80153c8 <__hexdig_fun>
 80154c4:	f100 3cff 	add.w	ip, r0, #4294967295
 80154c8:	fa5f fc8c 	uxtb.w	ip, ip
 80154cc:	f1bc 0f18 	cmp.w	ip, #24
 80154d0:	f04f 030a 	mov.w	r3, #10
 80154d4:	d91e      	bls.n	8015514 <__gethex+0x120>
 80154d6:	b104      	cbz	r4, 80154da <__gethex+0xe6>
 80154d8:	4252      	negs	r2, r2
 80154da:	4417      	add	r7, r2
 80154dc:	f8ca 1000 	str.w	r1, [sl]
 80154e0:	b1ed      	cbz	r5, 801551e <__gethex+0x12a>
 80154e2:	f1bb 0f00 	cmp.w	fp, #0
 80154e6:	bf0c      	ite	eq
 80154e8:	2506      	moveq	r5, #6
 80154ea:	2500      	movne	r5, #0
 80154ec:	4628      	mov	r0, r5
 80154ee:	b005      	add	sp, #20
 80154f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80154f4:	2500      	movs	r5, #0
 80154f6:	462c      	mov	r4, r5
 80154f8:	e7b0      	b.n	801545c <__gethex+0x68>
 80154fa:	2c00      	cmp	r4, #0
 80154fc:	d1c7      	bne.n	801548e <__gethex+0x9a>
 80154fe:	4627      	mov	r7, r4
 8015500:	e7c7      	b.n	8015492 <__gethex+0x9e>
 8015502:	464e      	mov	r6, r9
 8015504:	462f      	mov	r7, r5
 8015506:	2501      	movs	r5, #1
 8015508:	e7c3      	b.n	8015492 <__gethex+0x9e>
 801550a:	2400      	movs	r4, #0
 801550c:	1cb1      	adds	r1, r6, #2
 801550e:	e7cc      	b.n	80154aa <__gethex+0xb6>
 8015510:	2401      	movs	r4, #1
 8015512:	e7fb      	b.n	801550c <__gethex+0x118>
 8015514:	fb03 0002 	mla	r0, r3, r2, r0
 8015518:	e7ce      	b.n	80154b8 <__gethex+0xc4>
 801551a:	4631      	mov	r1, r6
 801551c:	e7de      	b.n	80154dc <__gethex+0xe8>
 801551e:	eba6 0309 	sub.w	r3, r6, r9
 8015522:	3b01      	subs	r3, #1
 8015524:	4629      	mov	r1, r5
 8015526:	2b07      	cmp	r3, #7
 8015528:	dc0a      	bgt.n	8015540 <__gethex+0x14c>
 801552a:	9801      	ldr	r0, [sp, #4]
 801552c:	f7fd ffa6 	bl	801347c <_Balloc>
 8015530:	4604      	mov	r4, r0
 8015532:	b940      	cbnz	r0, 8015546 <__gethex+0x152>
 8015534:	4b5c      	ldr	r3, [pc, #368]	@ (80156a8 <__gethex+0x2b4>)
 8015536:	4602      	mov	r2, r0
 8015538:	21e4      	movs	r1, #228	@ 0xe4
 801553a:	485c      	ldr	r0, [pc, #368]	@ (80156ac <__gethex+0x2b8>)
 801553c:	f7ff fec0 	bl	80152c0 <__assert_func>
 8015540:	3101      	adds	r1, #1
 8015542:	105b      	asrs	r3, r3, #1
 8015544:	e7ef      	b.n	8015526 <__gethex+0x132>
 8015546:	f100 0a14 	add.w	sl, r0, #20
 801554a:	2300      	movs	r3, #0
 801554c:	4655      	mov	r5, sl
 801554e:	469b      	mov	fp, r3
 8015550:	45b1      	cmp	r9, r6
 8015552:	d337      	bcc.n	80155c4 <__gethex+0x1d0>
 8015554:	f845 bb04 	str.w	fp, [r5], #4
 8015558:	eba5 050a 	sub.w	r5, r5, sl
 801555c:	10ad      	asrs	r5, r5, #2
 801555e:	6125      	str	r5, [r4, #16]
 8015560:	4658      	mov	r0, fp
 8015562:	f7fe f87d 	bl	8013660 <__hi0bits>
 8015566:	016d      	lsls	r5, r5, #5
 8015568:	f8d8 6000 	ldr.w	r6, [r8]
 801556c:	1a2d      	subs	r5, r5, r0
 801556e:	42b5      	cmp	r5, r6
 8015570:	dd54      	ble.n	801561c <__gethex+0x228>
 8015572:	1bad      	subs	r5, r5, r6
 8015574:	4629      	mov	r1, r5
 8015576:	4620      	mov	r0, r4
 8015578:	f7fe fc06 	bl	8013d88 <__any_on>
 801557c:	4681      	mov	r9, r0
 801557e:	b178      	cbz	r0, 80155a0 <__gethex+0x1ac>
 8015580:	1e6b      	subs	r3, r5, #1
 8015582:	1159      	asrs	r1, r3, #5
 8015584:	f003 021f 	and.w	r2, r3, #31
 8015588:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801558c:	f04f 0901 	mov.w	r9, #1
 8015590:	fa09 f202 	lsl.w	r2, r9, r2
 8015594:	420a      	tst	r2, r1
 8015596:	d003      	beq.n	80155a0 <__gethex+0x1ac>
 8015598:	454b      	cmp	r3, r9
 801559a:	dc36      	bgt.n	801560a <__gethex+0x216>
 801559c:	f04f 0902 	mov.w	r9, #2
 80155a0:	4629      	mov	r1, r5
 80155a2:	4620      	mov	r0, r4
 80155a4:	f7ff febe 	bl	8015324 <rshift>
 80155a8:	442f      	add	r7, r5
 80155aa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80155ae:	42bb      	cmp	r3, r7
 80155b0:	da42      	bge.n	8015638 <__gethex+0x244>
 80155b2:	9801      	ldr	r0, [sp, #4]
 80155b4:	4621      	mov	r1, r4
 80155b6:	f7fd ffa1 	bl	80134fc <_Bfree>
 80155ba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80155bc:	2300      	movs	r3, #0
 80155be:	6013      	str	r3, [r2, #0]
 80155c0:	25a3      	movs	r5, #163	@ 0xa3
 80155c2:	e793      	b.n	80154ec <__gethex+0xf8>
 80155c4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80155c8:	2a2e      	cmp	r2, #46	@ 0x2e
 80155ca:	d012      	beq.n	80155f2 <__gethex+0x1fe>
 80155cc:	2b20      	cmp	r3, #32
 80155ce:	d104      	bne.n	80155da <__gethex+0x1e6>
 80155d0:	f845 bb04 	str.w	fp, [r5], #4
 80155d4:	f04f 0b00 	mov.w	fp, #0
 80155d8:	465b      	mov	r3, fp
 80155da:	7830      	ldrb	r0, [r6, #0]
 80155dc:	9303      	str	r3, [sp, #12]
 80155de:	f7ff fef3 	bl	80153c8 <__hexdig_fun>
 80155e2:	9b03      	ldr	r3, [sp, #12]
 80155e4:	f000 000f 	and.w	r0, r0, #15
 80155e8:	4098      	lsls	r0, r3
 80155ea:	ea4b 0b00 	orr.w	fp, fp, r0
 80155ee:	3304      	adds	r3, #4
 80155f0:	e7ae      	b.n	8015550 <__gethex+0x15c>
 80155f2:	45b1      	cmp	r9, r6
 80155f4:	d8ea      	bhi.n	80155cc <__gethex+0x1d8>
 80155f6:	492b      	ldr	r1, [pc, #172]	@ (80156a4 <__gethex+0x2b0>)
 80155f8:	9303      	str	r3, [sp, #12]
 80155fa:	2201      	movs	r2, #1
 80155fc:	4630      	mov	r0, r6
 80155fe:	f7ff fe11 	bl	8015224 <strncmp>
 8015602:	9b03      	ldr	r3, [sp, #12]
 8015604:	2800      	cmp	r0, #0
 8015606:	d1e1      	bne.n	80155cc <__gethex+0x1d8>
 8015608:	e7a2      	b.n	8015550 <__gethex+0x15c>
 801560a:	1ea9      	subs	r1, r5, #2
 801560c:	4620      	mov	r0, r4
 801560e:	f7fe fbbb 	bl	8013d88 <__any_on>
 8015612:	2800      	cmp	r0, #0
 8015614:	d0c2      	beq.n	801559c <__gethex+0x1a8>
 8015616:	f04f 0903 	mov.w	r9, #3
 801561a:	e7c1      	b.n	80155a0 <__gethex+0x1ac>
 801561c:	da09      	bge.n	8015632 <__gethex+0x23e>
 801561e:	1b75      	subs	r5, r6, r5
 8015620:	4621      	mov	r1, r4
 8015622:	9801      	ldr	r0, [sp, #4]
 8015624:	462a      	mov	r2, r5
 8015626:	f7fe f979 	bl	801391c <__lshift>
 801562a:	1b7f      	subs	r7, r7, r5
 801562c:	4604      	mov	r4, r0
 801562e:	f100 0a14 	add.w	sl, r0, #20
 8015632:	f04f 0900 	mov.w	r9, #0
 8015636:	e7b8      	b.n	80155aa <__gethex+0x1b6>
 8015638:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801563c:	42bd      	cmp	r5, r7
 801563e:	dd6f      	ble.n	8015720 <__gethex+0x32c>
 8015640:	1bed      	subs	r5, r5, r7
 8015642:	42ae      	cmp	r6, r5
 8015644:	dc34      	bgt.n	80156b0 <__gethex+0x2bc>
 8015646:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801564a:	2b02      	cmp	r3, #2
 801564c:	d022      	beq.n	8015694 <__gethex+0x2a0>
 801564e:	2b03      	cmp	r3, #3
 8015650:	d024      	beq.n	801569c <__gethex+0x2a8>
 8015652:	2b01      	cmp	r3, #1
 8015654:	d115      	bne.n	8015682 <__gethex+0x28e>
 8015656:	42ae      	cmp	r6, r5
 8015658:	d113      	bne.n	8015682 <__gethex+0x28e>
 801565a:	2e01      	cmp	r6, #1
 801565c:	d10b      	bne.n	8015676 <__gethex+0x282>
 801565e:	9a02      	ldr	r2, [sp, #8]
 8015660:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8015664:	6013      	str	r3, [r2, #0]
 8015666:	2301      	movs	r3, #1
 8015668:	6123      	str	r3, [r4, #16]
 801566a:	f8ca 3000 	str.w	r3, [sl]
 801566e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015670:	2562      	movs	r5, #98	@ 0x62
 8015672:	601c      	str	r4, [r3, #0]
 8015674:	e73a      	b.n	80154ec <__gethex+0xf8>
 8015676:	1e71      	subs	r1, r6, #1
 8015678:	4620      	mov	r0, r4
 801567a:	f7fe fb85 	bl	8013d88 <__any_on>
 801567e:	2800      	cmp	r0, #0
 8015680:	d1ed      	bne.n	801565e <__gethex+0x26a>
 8015682:	9801      	ldr	r0, [sp, #4]
 8015684:	4621      	mov	r1, r4
 8015686:	f7fd ff39 	bl	80134fc <_Bfree>
 801568a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801568c:	2300      	movs	r3, #0
 801568e:	6013      	str	r3, [r2, #0]
 8015690:	2550      	movs	r5, #80	@ 0x50
 8015692:	e72b      	b.n	80154ec <__gethex+0xf8>
 8015694:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015696:	2b00      	cmp	r3, #0
 8015698:	d1f3      	bne.n	8015682 <__gethex+0x28e>
 801569a:	e7e0      	b.n	801565e <__gethex+0x26a>
 801569c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801569e:	2b00      	cmp	r3, #0
 80156a0:	d1dd      	bne.n	801565e <__gethex+0x26a>
 80156a2:	e7ee      	b.n	8015682 <__gethex+0x28e>
 80156a4:	080167f7 	.word	0x080167f7
 80156a8:	0801678d 	.word	0x0801678d
 80156ac:	0801684e 	.word	0x0801684e
 80156b0:	1e6f      	subs	r7, r5, #1
 80156b2:	f1b9 0f00 	cmp.w	r9, #0
 80156b6:	d130      	bne.n	801571a <__gethex+0x326>
 80156b8:	b127      	cbz	r7, 80156c4 <__gethex+0x2d0>
 80156ba:	4639      	mov	r1, r7
 80156bc:	4620      	mov	r0, r4
 80156be:	f7fe fb63 	bl	8013d88 <__any_on>
 80156c2:	4681      	mov	r9, r0
 80156c4:	117a      	asrs	r2, r7, #5
 80156c6:	2301      	movs	r3, #1
 80156c8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80156cc:	f007 071f 	and.w	r7, r7, #31
 80156d0:	40bb      	lsls	r3, r7
 80156d2:	4213      	tst	r3, r2
 80156d4:	4629      	mov	r1, r5
 80156d6:	4620      	mov	r0, r4
 80156d8:	bf18      	it	ne
 80156da:	f049 0902 	orrne.w	r9, r9, #2
 80156de:	f7ff fe21 	bl	8015324 <rshift>
 80156e2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80156e6:	1b76      	subs	r6, r6, r5
 80156e8:	2502      	movs	r5, #2
 80156ea:	f1b9 0f00 	cmp.w	r9, #0
 80156ee:	d047      	beq.n	8015780 <__gethex+0x38c>
 80156f0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80156f4:	2b02      	cmp	r3, #2
 80156f6:	d015      	beq.n	8015724 <__gethex+0x330>
 80156f8:	2b03      	cmp	r3, #3
 80156fa:	d017      	beq.n	801572c <__gethex+0x338>
 80156fc:	2b01      	cmp	r3, #1
 80156fe:	d109      	bne.n	8015714 <__gethex+0x320>
 8015700:	f019 0f02 	tst.w	r9, #2
 8015704:	d006      	beq.n	8015714 <__gethex+0x320>
 8015706:	f8da 3000 	ldr.w	r3, [sl]
 801570a:	ea49 0903 	orr.w	r9, r9, r3
 801570e:	f019 0f01 	tst.w	r9, #1
 8015712:	d10e      	bne.n	8015732 <__gethex+0x33e>
 8015714:	f045 0510 	orr.w	r5, r5, #16
 8015718:	e032      	b.n	8015780 <__gethex+0x38c>
 801571a:	f04f 0901 	mov.w	r9, #1
 801571e:	e7d1      	b.n	80156c4 <__gethex+0x2d0>
 8015720:	2501      	movs	r5, #1
 8015722:	e7e2      	b.n	80156ea <__gethex+0x2f6>
 8015724:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015726:	f1c3 0301 	rsb	r3, r3, #1
 801572a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801572c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801572e:	2b00      	cmp	r3, #0
 8015730:	d0f0      	beq.n	8015714 <__gethex+0x320>
 8015732:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8015736:	f104 0314 	add.w	r3, r4, #20
 801573a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801573e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8015742:	f04f 0c00 	mov.w	ip, #0
 8015746:	4618      	mov	r0, r3
 8015748:	f853 2b04 	ldr.w	r2, [r3], #4
 801574c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8015750:	d01b      	beq.n	801578a <__gethex+0x396>
 8015752:	3201      	adds	r2, #1
 8015754:	6002      	str	r2, [r0, #0]
 8015756:	2d02      	cmp	r5, #2
 8015758:	f104 0314 	add.w	r3, r4, #20
 801575c:	d13c      	bne.n	80157d8 <__gethex+0x3e4>
 801575e:	f8d8 2000 	ldr.w	r2, [r8]
 8015762:	3a01      	subs	r2, #1
 8015764:	42b2      	cmp	r2, r6
 8015766:	d109      	bne.n	801577c <__gethex+0x388>
 8015768:	1171      	asrs	r1, r6, #5
 801576a:	2201      	movs	r2, #1
 801576c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015770:	f006 061f 	and.w	r6, r6, #31
 8015774:	fa02 f606 	lsl.w	r6, r2, r6
 8015778:	421e      	tst	r6, r3
 801577a:	d13a      	bne.n	80157f2 <__gethex+0x3fe>
 801577c:	f045 0520 	orr.w	r5, r5, #32
 8015780:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015782:	601c      	str	r4, [r3, #0]
 8015784:	9b02      	ldr	r3, [sp, #8]
 8015786:	601f      	str	r7, [r3, #0]
 8015788:	e6b0      	b.n	80154ec <__gethex+0xf8>
 801578a:	4299      	cmp	r1, r3
 801578c:	f843 cc04 	str.w	ip, [r3, #-4]
 8015790:	d8d9      	bhi.n	8015746 <__gethex+0x352>
 8015792:	68a3      	ldr	r3, [r4, #8]
 8015794:	459b      	cmp	fp, r3
 8015796:	db17      	blt.n	80157c8 <__gethex+0x3d4>
 8015798:	6861      	ldr	r1, [r4, #4]
 801579a:	9801      	ldr	r0, [sp, #4]
 801579c:	3101      	adds	r1, #1
 801579e:	f7fd fe6d 	bl	801347c <_Balloc>
 80157a2:	4681      	mov	r9, r0
 80157a4:	b918      	cbnz	r0, 80157ae <__gethex+0x3ba>
 80157a6:	4b1a      	ldr	r3, [pc, #104]	@ (8015810 <__gethex+0x41c>)
 80157a8:	4602      	mov	r2, r0
 80157aa:	2184      	movs	r1, #132	@ 0x84
 80157ac:	e6c5      	b.n	801553a <__gethex+0x146>
 80157ae:	6922      	ldr	r2, [r4, #16]
 80157b0:	3202      	adds	r2, #2
 80157b2:	f104 010c 	add.w	r1, r4, #12
 80157b6:	0092      	lsls	r2, r2, #2
 80157b8:	300c      	adds	r0, #12
 80157ba:	f7fc ff64 	bl	8012686 <memcpy>
 80157be:	4621      	mov	r1, r4
 80157c0:	9801      	ldr	r0, [sp, #4]
 80157c2:	f7fd fe9b 	bl	80134fc <_Bfree>
 80157c6:	464c      	mov	r4, r9
 80157c8:	6923      	ldr	r3, [r4, #16]
 80157ca:	1c5a      	adds	r2, r3, #1
 80157cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80157d0:	6122      	str	r2, [r4, #16]
 80157d2:	2201      	movs	r2, #1
 80157d4:	615a      	str	r2, [r3, #20]
 80157d6:	e7be      	b.n	8015756 <__gethex+0x362>
 80157d8:	6922      	ldr	r2, [r4, #16]
 80157da:	455a      	cmp	r2, fp
 80157dc:	dd0b      	ble.n	80157f6 <__gethex+0x402>
 80157de:	2101      	movs	r1, #1
 80157e0:	4620      	mov	r0, r4
 80157e2:	f7ff fd9f 	bl	8015324 <rshift>
 80157e6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80157ea:	3701      	adds	r7, #1
 80157ec:	42bb      	cmp	r3, r7
 80157ee:	f6ff aee0 	blt.w	80155b2 <__gethex+0x1be>
 80157f2:	2501      	movs	r5, #1
 80157f4:	e7c2      	b.n	801577c <__gethex+0x388>
 80157f6:	f016 061f 	ands.w	r6, r6, #31
 80157fa:	d0fa      	beq.n	80157f2 <__gethex+0x3fe>
 80157fc:	4453      	add	r3, sl
 80157fe:	f1c6 0620 	rsb	r6, r6, #32
 8015802:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8015806:	f7fd ff2b 	bl	8013660 <__hi0bits>
 801580a:	42b0      	cmp	r0, r6
 801580c:	dbe7      	blt.n	80157de <__gethex+0x3ea>
 801580e:	e7f0      	b.n	80157f2 <__gethex+0x3fe>
 8015810:	0801678d 	.word	0x0801678d

08015814 <L_shift>:
 8015814:	f1c2 0208 	rsb	r2, r2, #8
 8015818:	0092      	lsls	r2, r2, #2
 801581a:	b570      	push	{r4, r5, r6, lr}
 801581c:	f1c2 0620 	rsb	r6, r2, #32
 8015820:	6843      	ldr	r3, [r0, #4]
 8015822:	6804      	ldr	r4, [r0, #0]
 8015824:	fa03 f506 	lsl.w	r5, r3, r6
 8015828:	432c      	orrs	r4, r5
 801582a:	40d3      	lsrs	r3, r2
 801582c:	6004      	str	r4, [r0, #0]
 801582e:	f840 3f04 	str.w	r3, [r0, #4]!
 8015832:	4288      	cmp	r0, r1
 8015834:	d3f4      	bcc.n	8015820 <L_shift+0xc>
 8015836:	bd70      	pop	{r4, r5, r6, pc}

08015838 <__match>:
 8015838:	b530      	push	{r4, r5, lr}
 801583a:	6803      	ldr	r3, [r0, #0]
 801583c:	3301      	adds	r3, #1
 801583e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015842:	b914      	cbnz	r4, 801584a <__match+0x12>
 8015844:	6003      	str	r3, [r0, #0]
 8015846:	2001      	movs	r0, #1
 8015848:	bd30      	pop	{r4, r5, pc}
 801584a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801584e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8015852:	2d19      	cmp	r5, #25
 8015854:	bf98      	it	ls
 8015856:	3220      	addls	r2, #32
 8015858:	42a2      	cmp	r2, r4
 801585a:	d0f0      	beq.n	801583e <__match+0x6>
 801585c:	2000      	movs	r0, #0
 801585e:	e7f3      	b.n	8015848 <__match+0x10>

08015860 <__hexnan>:
 8015860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015864:	680b      	ldr	r3, [r1, #0]
 8015866:	6801      	ldr	r1, [r0, #0]
 8015868:	115e      	asrs	r6, r3, #5
 801586a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801586e:	f013 031f 	ands.w	r3, r3, #31
 8015872:	b087      	sub	sp, #28
 8015874:	bf18      	it	ne
 8015876:	3604      	addne	r6, #4
 8015878:	2500      	movs	r5, #0
 801587a:	1f37      	subs	r7, r6, #4
 801587c:	4682      	mov	sl, r0
 801587e:	4690      	mov	r8, r2
 8015880:	9301      	str	r3, [sp, #4]
 8015882:	f846 5c04 	str.w	r5, [r6, #-4]
 8015886:	46b9      	mov	r9, r7
 8015888:	463c      	mov	r4, r7
 801588a:	9502      	str	r5, [sp, #8]
 801588c:	46ab      	mov	fp, r5
 801588e:	784a      	ldrb	r2, [r1, #1]
 8015890:	1c4b      	adds	r3, r1, #1
 8015892:	9303      	str	r3, [sp, #12]
 8015894:	b342      	cbz	r2, 80158e8 <__hexnan+0x88>
 8015896:	4610      	mov	r0, r2
 8015898:	9105      	str	r1, [sp, #20]
 801589a:	9204      	str	r2, [sp, #16]
 801589c:	f7ff fd94 	bl	80153c8 <__hexdig_fun>
 80158a0:	2800      	cmp	r0, #0
 80158a2:	d151      	bne.n	8015948 <__hexnan+0xe8>
 80158a4:	9a04      	ldr	r2, [sp, #16]
 80158a6:	9905      	ldr	r1, [sp, #20]
 80158a8:	2a20      	cmp	r2, #32
 80158aa:	d818      	bhi.n	80158de <__hexnan+0x7e>
 80158ac:	9b02      	ldr	r3, [sp, #8]
 80158ae:	459b      	cmp	fp, r3
 80158b0:	dd13      	ble.n	80158da <__hexnan+0x7a>
 80158b2:	454c      	cmp	r4, r9
 80158b4:	d206      	bcs.n	80158c4 <__hexnan+0x64>
 80158b6:	2d07      	cmp	r5, #7
 80158b8:	dc04      	bgt.n	80158c4 <__hexnan+0x64>
 80158ba:	462a      	mov	r2, r5
 80158bc:	4649      	mov	r1, r9
 80158be:	4620      	mov	r0, r4
 80158c0:	f7ff ffa8 	bl	8015814 <L_shift>
 80158c4:	4544      	cmp	r4, r8
 80158c6:	d952      	bls.n	801596e <__hexnan+0x10e>
 80158c8:	2300      	movs	r3, #0
 80158ca:	f1a4 0904 	sub.w	r9, r4, #4
 80158ce:	f844 3c04 	str.w	r3, [r4, #-4]
 80158d2:	f8cd b008 	str.w	fp, [sp, #8]
 80158d6:	464c      	mov	r4, r9
 80158d8:	461d      	mov	r5, r3
 80158da:	9903      	ldr	r1, [sp, #12]
 80158dc:	e7d7      	b.n	801588e <__hexnan+0x2e>
 80158de:	2a29      	cmp	r2, #41	@ 0x29
 80158e0:	d157      	bne.n	8015992 <__hexnan+0x132>
 80158e2:	3102      	adds	r1, #2
 80158e4:	f8ca 1000 	str.w	r1, [sl]
 80158e8:	f1bb 0f00 	cmp.w	fp, #0
 80158ec:	d051      	beq.n	8015992 <__hexnan+0x132>
 80158ee:	454c      	cmp	r4, r9
 80158f0:	d206      	bcs.n	8015900 <__hexnan+0xa0>
 80158f2:	2d07      	cmp	r5, #7
 80158f4:	dc04      	bgt.n	8015900 <__hexnan+0xa0>
 80158f6:	462a      	mov	r2, r5
 80158f8:	4649      	mov	r1, r9
 80158fa:	4620      	mov	r0, r4
 80158fc:	f7ff ff8a 	bl	8015814 <L_shift>
 8015900:	4544      	cmp	r4, r8
 8015902:	d936      	bls.n	8015972 <__hexnan+0x112>
 8015904:	f1a8 0204 	sub.w	r2, r8, #4
 8015908:	4623      	mov	r3, r4
 801590a:	f853 1b04 	ldr.w	r1, [r3], #4
 801590e:	f842 1f04 	str.w	r1, [r2, #4]!
 8015912:	429f      	cmp	r7, r3
 8015914:	d2f9      	bcs.n	801590a <__hexnan+0xaa>
 8015916:	1b3b      	subs	r3, r7, r4
 8015918:	f023 0303 	bic.w	r3, r3, #3
 801591c:	3304      	adds	r3, #4
 801591e:	3401      	adds	r4, #1
 8015920:	3e03      	subs	r6, #3
 8015922:	42b4      	cmp	r4, r6
 8015924:	bf88      	it	hi
 8015926:	2304      	movhi	r3, #4
 8015928:	4443      	add	r3, r8
 801592a:	2200      	movs	r2, #0
 801592c:	f843 2b04 	str.w	r2, [r3], #4
 8015930:	429f      	cmp	r7, r3
 8015932:	d2fb      	bcs.n	801592c <__hexnan+0xcc>
 8015934:	683b      	ldr	r3, [r7, #0]
 8015936:	b91b      	cbnz	r3, 8015940 <__hexnan+0xe0>
 8015938:	4547      	cmp	r7, r8
 801593a:	d128      	bne.n	801598e <__hexnan+0x12e>
 801593c:	2301      	movs	r3, #1
 801593e:	603b      	str	r3, [r7, #0]
 8015940:	2005      	movs	r0, #5
 8015942:	b007      	add	sp, #28
 8015944:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015948:	3501      	adds	r5, #1
 801594a:	2d08      	cmp	r5, #8
 801594c:	f10b 0b01 	add.w	fp, fp, #1
 8015950:	dd06      	ble.n	8015960 <__hexnan+0x100>
 8015952:	4544      	cmp	r4, r8
 8015954:	d9c1      	bls.n	80158da <__hexnan+0x7a>
 8015956:	2300      	movs	r3, #0
 8015958:	f844 3c04 	str.w	r3, [r4, #-4]
 801595c:	2501      	movs	r5, #1
 801595e:	3c04      	subs	r4, #4
 8015960:	6822      	ldr	r2, [r4, #0]
 8015962:	f000 000f 	and.w	r0, r0, #15
 8015966:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801596a:	6020      	str	r0, [r4, #0]
 801596c:	e7b5      	b.n	80158da <__hexnan+0x7a>
 801596e:	2508      	movs	r5, #8
 8015970:	e7b3      	b.n	80158da <__hexnan+0x7a>
 8015972:	9b01      	ldr	r3, [sp, #4]
 8015974:	2b00      	cmp	r3, #0
 8015976:	d0dd      	beq.n	8015934 <__hexnan+0xd4>
 8015978:	f1c3 0320 	rsb	r3, r3, #32
 801597c:	f04f 32ff 	mov.w	r2, #4294967295
 8015980:	40da      	lsrs	r2, r3
 8015982:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8015986:	4013      	ands	r3, r2
 8015988:	f846 3c04 	str.w	r3, [r6, #-4]
 801598c:	e7d2      	b.n	8015934 <__hexnan+0xd4>
 801598e:	3f04      	subs	r7, #4
 8015990:	e7d0      	b.n	8015934 <__hexnan+0xd4>
 8015992:	2004      	movs	r0, #4
 8015994:	e7d5      	b.n	8015942 <__hexnan+0xe2>

08015996 <__ascii_mbtowc>:
 8015996:	b082      	sub	sp, #8
 8015998:	b901      	cbnz	r1, 801599c <__ascii_mbtowc+0x6>
 801599a:	a901      	add	r1, sp, #4
 801599c:	b142      	cbz	r2, 80159b0 <__ascii_mbtowc+0x1a>
 801599e:	b14b      	cbz	r3, 80159b4 <__ascii_mbtowc+0x1e>
 80159a0:	7813      	ldrb	r3, [r2, #0]
 80159a2:	600b      	str	r3, [r1, #0]
 80159a4:	7812      	ldrb	r2, [r2, #0]
 80159a6:	1e10      	subs	r0, r2, #0
 80159a8:	bf18      	it	ne
 80159aa:	2001      	movne	r0, #1
 80159ac:	b002      	add	sp, #8
 80159ae:	4770      	bx	lr
 80159b0:	4610      	mov	r0, r2
 80159b2:	e7fb      	b.n	80159ac <__ascii_mbtowc+0x16>
 80159b4:	f06f 0001 	mvn.w	r0, #1
 80159b8:	e7f8      	b.n	80159ac <__ascii_mbtowc+0x16>

080159ba <_realloc_r>:
 80159ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80159be:	4607      	mov	r7, r0
 80159c0:	4614      	mov	r4, r2
 80159c2:	460d      	mov	r5, r1
 80159c4:	b921      	cbnz	r1, 80159d0 <_realloc_r+0x16>
 80159c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80159ca:	4611      	mov	r1, r2
 80159cc:	f7fd bcca 	b.w	8013364 <_malloc_r>
 80159d0:	b92a      	cbnz	r2, 80159de <_realloc_r+0x24>
 80159d2:	f7fd fc53 	bl	801327c <_free_r>
 80159d6:	4625      	mov	r5, r4
 80159d8:	4628      	mov	r0, r5
 80159da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80159de:	f000 f840 	bl	8015a62 <_malloc_usable_size_r>
 80159e2:	4284      	cmp	r4, r0
 80159e4:	4606      	mov	r6, r0
 80159e6:	d802      	bhi.n	80159ee <_realloc_r+0x34>
 80159e8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80159ec:	d8f4      	bhi.n	80159d8 <_realloc_r+0x1e>
 80159ee:	4621      	mov	r1, r4
 80159f0:	4638      	mov	r0, r7
 80159f2:	f7fd fcb7 	bl	8013364 <_malloc_r>
 80159f6:	4680      	mov	r8, r0
 80159f8:	b908      	cbnz	r0, 80159fe <_realloc_r+0x44>
 80159fa:	4645      	mov	r5, r8
 80159fc:	e7ec      	b.n	80159d8 <_realloc_r+0x1e>
 80159fe:	42b4      	cmp	r4, r6
 8015a00:	4622      	mov	r2, r4
 8015a02:	4629      	mov	r1, r5
 8015a04:	bf28      	it	cs
 8015a06:	4632      	movcs	r2, r6
 8015a08:	f7fc fe3d 	bl	8012686 <memcpy>
 8015a0c:	4629      	mov	r1, r5
 8015a0e:	4638      	mov	r0, r7
 8015a10:	f7fd fc34 	bl	801327c <_free_r>
 8015a14:	e7f1      	b.n	80159fa <_realloc_r+0x40>

08015a16 <__ascii_wctomb>:
 8015a16:	4603      	mov	r3, r0
 8015a18:	4608      	mov	r0, r1
 8015a1a:	b141      	cbz	r1, 8015a2e <__ascii_wctomb+0x18>
 8015a1c:	2aff      	cmp	r2, #255	@ 0xff
 8015a1e:	d904      	bls.n	8015a2a <__ascii_wctomb+0x14>
 8015a20:	228a      	movs	r2, #138	@ 0x8a
 8015a22:	601a      	str	r2, [r3, #0]
 8015a24:	f04f 30ff 	mov.w	r0, #4294967295
 8015a28:	4770      	bx	lr
 8015a2a:	700a      	strb	r2, [r1, #0]
 8015a2c:	2001      	movs	r0, #1
 8015a2e:	4770      	bx	lr

08015a30 <fiprintf>:
 8015a30:	b40e      	push	{r1, r2, r3}
 8015a32:	b503      	push	{r0, r1, lr}
 8015a34:	4601      	mov	r1, r0
 8015a36:	ab03      	add	r3, sp, #12
 8015a38:	4805      	ldr	r0, [pc, #20]	@ (8015a50 <fiprintf+0x20>)
 8015a3a:	f853 2b04 	ldr.w	r2, [r3], #4
 8015a3e:	6800      	ldr	r0, [r0, #0]
 8015a40:	9301      	str	r3, [sp, #4]
 8015a42:	f7ff f97b 	bl	8014d3c <_vfiprintf_r>
 8015a46:	b002      	add	sp, #8
 8015a48:	f85d eb04 	ldr.w	lr, [sp], #4
 8015a4c:	b003      	add	sp, #12
 8015a4e:	4770      	bx	lr
 8015a50:	24000048 	.word	0x24000048

08015a54 <abort>:
 8015a54:	b508      	push	{r3, lr}
 8015a56:	2006      	movs	r0, #6
 8015a58:	f000 f834 	bl	8015ac4 <raise>
 8015a5c:	2001      	movs	r0, #1
 8015a5e:	f7ee fbbb 	bl	80041d8 <_exit>

08015a62 <_malloc_usable_size_r>:
 8015a62:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015a66:	1f18      	subs	r0, r3, #4
 8015a68:	2b00      	cmp	r3, #0
 8015a6a:	bfbc      	itt	lt
 8015a6c:	580b      	ldrlt	r3, [r1, r0]
 8015a6e:	18c0      	addlt	r0, r0, r3
 8015a70:	4770      	bx	lr

08015a72 <_raise_r>:
 8015a72:	291f      	cmp	r1, #31
 8015a74:	b538      	push	{r3, r4, r5, lr}
 8015a76:	4605      	mov	r5, r0
 8015a78:	460c      	mov	r4, r1
 8015a7a:	d904      	bls.n	8015a86 <_raise_r+0x14>
 8015a7c:	2316      	movs	r3, #22
 8015a7e:	6003      	str	r3, [r0, #0]
 8015a80:	f04f 30ff 	mov.w	r0, #4294967295
 8015a84:	bd38      	pop	{r3, r4, r5, pc}
 8015a86:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8015a88:	b112      	cbz	r2, 8015a90 <_raise_r+0x1e>
 8015a8a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8015a8e:	b94b      	cbnz	r3, 8015aa4 <_raise_r+0x32>
 8015a90:	4628      	mov	r0, r5
 8015a92:	f000 f831 	bl	8015af8 <_getpid_r>
 8015a96:	4622      	mov	r2, r4
 8015a98:	4601      	mov	r1, r0
 8015a9a:	4628      	mov	r0, r5
 8015a9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015aa0:	f000 b818 	b.w	8015ad4 <_kill_r>
 8015aa4:	2b01      	cmp	r3, #1
 8015aa6:	d00a      	beq.n	8015abe <_raise_r+0x4c>
 8015aa8:	1c59      	adds	r1, r3, #1
 8015aaa:	d103      	bne.n	8015ab4 <_raise_r+0x42>
 8015aac:	2316      	movs	r3, #22
 8015aae:	6003      	str	r3, [r0, #0]
 8015ab0:	2001      	movs	r0, #1
 8015ab2:	e7e7      	b.n	8015a84 <_raise_r+0x12>
 8015ab4:	2100      	movs	r1, #0
 8015ab6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8015aba:	4620      	mov	r0, r4
 8015abc:	4798      	blx	r3
 8015abe:	2000      	movs	r0, #0
 8015ac0:	e7e0      	b.n	8015a84 <_raise_r+0x12>
	...

08015ac4 <raise>:
 8015ac4:	4b02      	ldr	r3, [pc, #8]	@ (8015ad0 <raise+0xc>)
 8015ac6:	4601      	mov	r1, r0
 8015ac8:	6818      	ldr	r0, [r3, #0]
 8015aca:	f7ff bfd2 	b.w	8015a72 <_raise_r>
 8015ace:	bf00      	nop
 8015ad0:	24000048 	.word	0x24000048

08015ad4 <_kill_r>:
 8015ad4:	b538      	push	{r3, r4, r5, lr}
 8015ad6:	4d07      	ldr	r5, [pc, #28]	@ (8015af4 <_kill_r+0x20>)
 8015ad8:	2300      	movs	r3, #0
 8015ada:	4604      	mov	r4, r0
 8015adc:	4608      	mov	r0, r1
 8015ade:	4611      	mov	r1, r2
 8015ae0:	602b      	str	r3, [r5, #0]
 8015ae2:	f7ee fb69 	bl	80041b8 <_kill>
 8015ae6:	1c43      	adds	r3, r0, #1
 8015ae8:	d102      	bne.n	8015af0 <_kill_r+0x1c>
 8015aea:	682b      	ldr	r3, [r5, #0]
 8015aec:	b103      	cbz	r3, 8015af0 <_kill_r+0x1c>
 8015aee:	6023      	str	r3, [r4, #0]
 8015af0:	bd38      	pop	{r3, r4, r5, pc}
 8015af2:	bf00      	nop
 8015af4:	24001674 	.word	0x24001674

08015af8 <_getpid_r>:
 8015af8:	f7ee bb56 	b.w	80041a8 <_getpid>
 8015afc:	0000      	movs	r0, r0
	...

08015b00 <log10>:
 8015b00:	b508      	push	{r3, lr}
 8015b02:	ed2d 8b02 	vpush	{d8}
 8015b06:	eeb0 8b40 	vmov.f64	d8, d0
 8015b0a:	f000 f8c1 	bl	8015c90 <__ieee754_log10>
 8015b0e:	eeb4 8b48 	vcmp.f64	d8, d8
 8015b12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015b16:	d60f      	bvs.n	8015b38 <log10+0x38>
 8015b18:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 8015b1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015b20:	d80a      	bhi.n	8015b38 <log10+0x38>
 8015b22:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8015b26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015b2a:	d108      	bne.n	8015b3e <log10+0x3e>
 8015b2c:	f7fc fd7e 	bl	801262c <__errno>
 8015b30:	ed9f 0b09 	vldr	d0, [pc, #36]	@ 8015b58 <log10+0x58>
 8015b34:	2322      	movs	r3, #34	@ 0x22
 8015b36:	6003      	str	r3, [r0, #0]
 8015b38:	ecbd 8b02 	vpop	{d8}
 8015b3c:	bd08      	pop	{r3, pc}
 8015b3e:	f7fc fd75 	bl	801262c <__errno>
 8015b42:	ecbd 8b02 	vpop	{d8}
 8015b46:	2321      	movs	r3, #33	@ 0x21
 8015b48:	6003      	str	r3, [r0, #0]
 8015b4a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8015b4e:	4804      	ldr	r0, [pc, #16]	@ (8015b60 <log10+0x60>)
 8015b50:	f7ff bbae 	b.w	80152b0 <nan>
 8015b54:	f3af 8000 	nop.w
 8015b58:	00000000 	.word	0x00000000
 8015b5c:	fff00000 	.word	0xfff00000
 8015b60:	0801684d 	.word	0x0801684d

08015b64 <logf>:
 8015b64:	ee10 3a10 	vmov	r3, s0
 8015b68:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8015b6c:	b410      	push	{r4}
 8015b6e:	d055      	beq.n	8015c1c <logf+0xb8>
 8015b70:	f5a3 0200 	sub.w	r2, r3, #8388608	@ 0x800000
 8015b74:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8015b78:	d31a      	bcc.n	8015bb0 <logf+0x4c>
 8015b7a:	005a      	lsls	r2, r3, #1
 8015b7c:	d104      	bne.n	8015b88 <logf+0x24>
 8015b7e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015b82:	2001      	movs	r0, #1
 8015b84:	f000 b862 	b.w	8015c4c <__math_divzerof>
 8015b88:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8015b8c:	d043      	beq.n	8015c16 <logf+0xb2>
 8015b8e:	2b00      	cmp	r3, #0
 8015b90:	db02      	blt.n	8015b98 <logf+0x34>
 8015b92:	f1b2 4f7f 	cmp.w	r2, #4278190080	@ 0xff000000
 8015b96:	d303      	bcc.n	8015ba0 <logf+0x3c>
 8015b98:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015b9c:	f000 b868 	b.w	8015c70 <__math_invalidf>
 8015ba0:	eddf 7a20 	vldr	s15, [pc, #128]	@ 8015c24 <logf+0xc0>
 8015ba4:	ee20 0a27 	vmul.f32	s0, s0, s15
 8015ba8:	ee10 3a10 	vmov	r3, s0
 8015bac:	f1a3 6338 	sub.w	r3, r3, #192937984	@ 0xb800000
 8015bb0:	f103 4240 	add.w	r2, r3, #3221225472	@ 0xc0000000
 8015bb4:	491c      	ldr	r1, [pc, #112]	@ (8015c28 <logf+0xc4>)
 8015bb6:	eebf 0b00 	vmov.f64	d0, #240	@ 0xbf800000 -1.0
 8015bba:	f502 024d 	add.w	r2, r2, #13434880	@ 0xcd0000
 8015bbe:	f3c2 40c3 	ubfx	r0, r2, #19, #4
 8015bc2:	0dd4      	lsrs	r4, r2, #23
 8015bc4:	eb01 1000 	add.w	r0, r1, r0, lsl #4
 8015bc8:	05e4      	lsls	r4, r4, #23
 8015bca:	ed90 5b00 	vldr	d5, [r0]
 8015bce:	1b1b      	subs	r3, r3, r4
 8015bd0:	ee07 3a90 	vmov	s15, r3
 8015bd4:	ed90 6b02 	vldr	d6, [r0, #8]
 8015bd8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8015bdc:	15d2      	asrs	r2, r2, #23
 8015bde:	eea5 0b07 	vfma.f64	d0, d5, d7
 8015be2:	ed91 5b40 	vldr	d5, [r1, #256]	@ 0x100
 8015be6:	ee20 4b00 	vmul.f64	d4, d0, d0
 8015bea:	ee07 2a90 	vmov	s15, r2
 8015bee:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8015bf2:	eea7 6b05 	vfma.f64	d6, d7, d5
 8015bf6:	ed91 5b44 	vldr	d5, [r1, #272]	@ 0x110
 8015bfa:	ed91 7b46 	vldr	d7, [r1, #280]	@ 0x118
 8015bfe:	eea5 7b00 	vfma.f64	d7, d5, d0
 8015c02:	ed91 5b42 	vldr	d5, [r1, #264]	@ 0x108
 8015c06:	ee30 0b06 	vadd.f64	d0, d0, d6
 8015c0a:	eea5 7b04 	vfma.f64	d7, d5, d4
 8015c0e:	eea4 0b07 	vfma.f64	d0, d4, d7
 8015c12:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8015c16:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015c1a:	4770      	bx	lr
 8015c1c:	ed9f 0a03 	vldr	s0, [pc, #12]	@ 8015c2c <logf+0xc8>
 8015c20:	e7f9      	b.n	8015c16 <logf+0xb2>
 8015c22:	bf00      	nop
 8015c24:	4b000000 	.word	0x4b000000
 8015c28:	08016b08 	.word	0x08016b08
 8015c2c:	00000000 	.word	0x00000000

08015c30 <with_errnof>:
 8015c30:	b510      	push	{r4, lr}
 8015c32:	ed2d 8b02 	vpush	{d8}
 8015c36:	eeb0 8a40 	vmov.f32	s16, s0
 8015c3a:	4604      	mov	r4, r0
 8015c3c:	f7fc fcf6 	bl	801262c <__errno>
 8015c40:	eeb0 0a48 	vmov.f32	s0, s16
 8015c44:	ecbd 8b02 	vpop	{d8}
 8015c48:	6004      	str	r4, [r0, #0]
 8015c4a:	bd10      	pop	{r4, pc}

08015c4c <__math_divzerof>:
 8015c4c:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 8015c6c <__math_divzerof+0x20>
 8015c50:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8015c54:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8015c58:	2800      	cmp	r0, #0
 8015c5a:	f04f 0022 	mov.w	r0, #34	@ 0x22
 8015c5e:	fe47 7a87 	vseleq.f32	s15, s15, s14
 8015c62:	ee87 0a80 	vdiv.f32	s0, s15, s0
 8015c66:	f7ff bfe3 	b.w	8015c30 <with_errnof>
 8015c6a:	bf00      	nop
 8015c6c:	00000000 	.word	0x00000000

08015c70 <__math_invalidf>:
 8015c70:	eef0 7a40 	vmov.f32	s15, s0
 8015c74:	ee30 7a40 	vsub.f32	s14, s0, s0
 8015c78:	eef4 7a67 	vcmp.f32	s15, s15
 8015c7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015c80:	ee87 0a07 	vdiv.f32	s0, s14, s14
 8015c84:	d602      	bvs.n	8015c8c <__math_invalidf+0x1c>
 8015c86:	2021      	movs	r0, #33	@ 0x21
 8015c88:	f7ff bfd2 	b.w	8015c30 <with_errnof>
 8015c8c:	4770      	bx	lr
	...

08015c90 <__ieee754_log10>:
 8015c90:	b510      	push	{r4, lr}
 8015c92:	ee10 3a90 	vmov	r3, s1
 8015c96:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8015c9a:	ed2d 8b02 	vpush	{d8}
 8015c9e:	da21      	bge.n	8015ce4 <__ieee754_log10+0x54>
 8015ca0:	ee10 1a10 	vmov	r1, s0
 8015ca4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8015ca8:	430a      	orrs	r2, r1
 8015caa:	d108      	bne.n	8015cbe <__ieee754_log10+0x2e>
 8015cac:	ed9f 6b22 	vldr	d6, [pc, #136]	@ 8015d38 <__ieee754_log10+0xa8>
 8015cb0:	ed9f 7b23 	vldr	d7, [pc, #140]	@ 8015d40 <__ieee754_log10+0xb0>
 8015cb4:	ee86 0b07 	vdiv.f64	d0, d6, d7
 8015cb8:	ecbd 8b02 	vpop	{d8}
 8015cbc:	bd10      	pop	{r4, pc}
 8015cbe:	2b00      	cmp	r3, #0
 8015cc0:	da02      	bge.n	8015cc8 <__ieee754_log10+0x38>
 8015cc2:	ee30 6b40 	vsub.f64	d6, d0, d0
 8015cc6:	e7f3      	b.n	8015cb0 <__ieee754_log10+0x20>
 8015cc8:	ed9f 7b1f 	vldr	d7, [pc, #124]	@ 8015d48 <__ieee754_log10+0xb8>
 8015ccc:	ee20 0b07 	vmul.f64	d0, d0, d7
 8015cd0:	ee10 3a90 	vmov	r3, s1
 8015cd4:	f06f 0235 	mvn.w	r2, #53	@ 0x35
 8015cd8:	4923      	ldr	r1, [pc, #140]	@ (8015d68 <__ieee754_log10+0xd8>)
 8015cda:	428b      	cmp	r3, r1
 8015cdc:	dd04      	ble.n	8015ce8 <__ieee754_log10+0x58>
 8015cde:	ee30 0b00 	vadd.f64	d0, d0, d0
 8015ce2:	e7e9      	b.n	8015cb8 <__ieee754_log10+0x28>
 8015ce4:	2200      	movs	r2, #0
 8015ce6:	e7f7      	b.n	8015cd8 <__ieee754_log10+0x48>
 8015ce8:	1518      	asrs	r0, r3, #20
 8015cea:	f2a0 30ff 	subw	r0, r0, #1023	@ 0x3ff
 8015cee:	4410      	add	r0, r2
 8015cf0:	f3c3 0113 	ubfx	r1, r3, #0, #20
 8015cf4:	f240 34ff 	movw	r4, #1023	@ 0x3ff
 8015cf8:	eb00 73d0 	add.w	r3, r0, r0, lsr #31
 8015cfc:	ee08 3a10 	vmov	s16, r3
 8015d00:	eba4 70d0 	sub.w	r0, r4, r0, lsr #31
 8015d04:	ec53 2b10 	vmov	r2, r3, d0
 8015d08:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 8015d0c:	ec43 2b10 	vmov	d0, r2, r3
 8015d10:	f000 f82e 	bl	8015d70 <log>
 8015d14:	ed9f 7b0e 	vldr	d7, [pc, #56]	@ 8015d50 <__ieee754_log10+0xc0>
 8015d18:	ee20 0b07 	vmul.f64	d0, d0, d7
 8015d1c:	ed9f 7b0e 	vldr	d7, [pc, #56]	@ 8015d58 <__ieee754_log10+0xc8>
 8015d20:	eeb8 8bc8 	vcvt.f64.s32	d8, s16
 8015d24:	eea8 0b07 	vfma.f64	d0, d8, d7
 8015d28:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 8015d60 <__ieee754_log10+0xd0>
 8015d2c:	eea8 0b07 	vfma.f64	d0, d8, d7
 8015d30:	e7c2      	b.n	8015cb8 <__ieee754_log10+0x28>
 8015d32:	bf00      	nop
 8015d34:	f3af 8000 	nop.w
 8015d38:	00000000 	.word	0x00000000
 8015d3c:	c3500000 	.word	0xc3500000
	...
 8015d4c:	43500000 	.word	0x43500000
 8015d50:	1526e50e 	.word	0x1526e50e
 8015d54:	3fdbcb7b 	.word	0x3fdbcb7b
 8015d58:	11f12b36 	.word	0x11f12b36
 8015d5c:	3d59fef3 	.word	0x3d59fef3
 8015d60:	509f6000 	.word	0x509f6000
 8015d64:	3fd34413 	.word	0x3fd34413
 8015d68:	7fefffff 	.word	0x7fefffff
 8015d6c:	00000000 	.word	0x00000000

08015d70 <log>:
 8015d70:	b4f0      	push	{r4, r5, r6, r7}
 8015d72:	ee10 0a90 	vmov	r0, s1
 8015d76:	ee10 3a10 	vmov	r3, s0
 8015d7a:	f04f 34ff 	mov.w	r4, #4294967295
 8015d7e:	429c      	cmp	r4, r3
 8015d80:	f100 4140 	add.w	r1, r0, #3221225472	@ 0xc0000000
 8015d84:	4c72      	ldr	r4, [pc, #456]	@ (8015f50 <log+0x1e0>)
 8015d86:	f501 1190 	add.w	r1, r1, #1179648	@ 0x120000
 8015d8a:	418c      	sbcs	r4, r1
 8015d8c:	ed2d 8b02 	vpush	{d8}
 8015d90:	ea4f 4210 	mov.w	r2, r0, lsr #16
 8015d94:	d35a      	bcc.n	8015e4c <log+0xdc>
 8015d96:	4a6f      	ldr	r2, [pc, #444]	@ (8015f54 <log+0x1e4>)
 8015d98:	4290      	cmp	r0, r2
 8015d9a:	bf08      	it	eq
 8015d9c:	2b00      	cmpeq	r3, #0
 8015d9e:	f000 80c7 	beq.w	8015f30 <log+0x1c0>
 8015da2:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 8015da6:	ee30 0b47 	vsub.f64	d0, d0, d7
 8015daa:	4b6b      	ldr	r3, [pc, #428]	@ (8015f58 <log+0x1e8>)
 8015dac:	ee20 2b00 	vmul.f64	d2, d0, d0
 8015db0:	ed93 6b12 	vldr	d6, [r3, #72]	@ 0x48
 8015db4:	ee20 4b02 	vmul.f64	d4, d0, d2
 8015db8:	ed93 7b10 	vldr	d7, [r3, #64]	@ 0x40
 8015dbc:	eea6 7b00 	vfma.f64	d7, d6, d0
 8015dc0:	ed93 6b14 	vldr	d6, [r3, #80]	@ 0x50
 8015dc4:	ed93 5b18 	vldr	d5, [r3, #96]	@ 0x60
 8015dc8:	eea6 7b02 	vfma.f64	d7, d6, d2
 8015dcc:	ed93 6b16 	vldr	d6, [r3, #88]	@ 0x58
 8015dd0:	eea5 6b00 	vfma.f64	d6, d5, d0
 8015dd4:	ed93 5b1a 	vldr	d5, [r3, #104]	@ 0x68
 8015dd8:	ed93 3b1e 	vldr	d3, [r3, #120]	@ 0x78
 8015ddc:	eea5 6b02 	vfma.f64	d6, d5, d2
 8015de0:	ed93 5b1c 	vldr	d5, [r3, #112]	@ 0x70
 8015de4:	eea3 5b00 	vfma.f64	d5, d3, d0
 8015de8:	ed93 3b20 	vldr	d3, [r3, #128]	@ 0x80
 8015dec:	eea3 5b02 	vfma.f64	d5, d3, d2
 8015df0:	ed93 3b22 	vldr	d3, [r3, #136]	@ 0x88
 8015df4:	eea3 5b04 	vfma.f64	d5, d3, d4
 8015df8:	eea5 6b04 	vfma.f64	d6, d5, d4
 8015dfc:	ed93 5b0e 	vldr	d5, [r3, #56]	@ 0x38
 8015e00:	eea6 7b04 	vfma.f64	d7, d6, d4
 8015e04:	eeb0 2b47 	vmov.f64	d2, d7
 8015e08:	ed9f 7b4b 	vldr	d7, [pc, #300]	@ 8015f38 <log+0x1c8>
 8015e0c:	eeb0 6b40 	vmov.f64	d6, d0
 8015e10:	eeb0 3b40 	vmov.f64	d3, d0
 8015e14:	eea0 6b07 	vfma.f64	d6, d0, d7
 8015e18:	eea0 6b47 	vfms.f64	d6, d0, d7
 8015e1c:	ee30 8b46 	vsub.f64	d8, d0, d6
 8015e20:	ee26 1b06 	vmul.f64	d1, d6, d6
 8015e24:	eea1 3b05 	vfma.f64	d3, d1, d5
 8015e28:	ee30 7b43 	vsub.f64	d7, d0, d3
 8015e2c:	ee30 0b06 	vadd.f64	d0, d0, d6
 8015e30:	eea1 7b05 	vfma.f64	d7, d1, d5
 8015e34:	ee25 5b08 	vmul.f64	d5, d5, d8
 8015e38:	eea5 7b00 	vfma.f64	d7, d5, d0
 8015e3c:	eea2 7b04 	vfma.f64	d7, d2, d4
 8015e40:	ee33 0b07 	vadd.f64	d0, d3, d7
 8015e44:	ecbd 8b02 	vpop	{d8}
 8015e48:	bcf0      	pop	{r4, r5, r6, r7}
 8015e4a:	4770      	bx	lr
 8015e4c:	f1a2 0410 	sub.w	r4, r2, #16
 8015e50:	f647 71df 	movw	r1, #32735	@ 0x7fdf
 8015e54:	428c      	cmp	r4, r1
 8015e56:	d923      	bls.n	8015ea0 <log+0x130>
 8015e58:	18d9      	adds	r1, r3, r3
 8015e5a:	eb40 0400 	adc.w	r4, r0, r0
 8015e5e:	4321      	orrs	r1, r4
 8015e60:	d105      	bne.n	8015e6e <log+0xfe>
 8015e62:	ecbd 8b02 	vpop	{d8}
 8015e66:	2001      	movs	r0, #1
 8015e68:	bcf0      	pop	{r4, r5, r6, r7}
 8015e6a:	f000 b889 	b.w	8015f80 <__math_divzero>
 8015e6e:	493b      	ldr	r1, [pc, #236]	@ (8015f5c <log+0x1ec>)
 8015e70:	4288      	cmp	r0, r1
 8015e72:	bf08      	it	eq
 8015e74:	2b00      	cmpeq	r3, #0
 8015e76:	d0e5      	beq.n	8015e44 <log+0xd4>
 8015e78:	0413      	lsls	r3, r2, #16
 8015e7a:	d403      	bmi.n	8015e84 <log+0x114>
 8015e7c:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8015e80:	4393      	bics	r3, r2
 8015e82:	d104      	bne.n	8015e8e <log+0x11e>
 8015e84:	ecbd 8b02 	vpop	{d8}
 8015e88:	bcf0      	pop	{r4, r5, r6, r7}
 8015e8a:	f000 b891 	b.w	8015fb0 <__math_invalid>
 8015e8e:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 8015f40 <log+0x1d0>
 8015e92:	ee20 7b07 	vmul.f64	d7, d0, d7
 8015e96:	ec53 2b17 	vmov	r2, r3, d7
 8015e9a:	f1a3 7050 	sub.w	r0, r3, #54525952	@ 0x3400000
 8015e9e:	4613      	mov	r3, r2
 8015ea0:	f100 4240 	add.w	r2, r0, #3221225472	@ 0xc0000000
 8015ea4:	492c      	ldr	r1, [pc, #176]	@ (8015f58 <log+0x1e8>)
 8015ea6:	eebf 5b00 	vmov.f64	d5, #240	@ 0xbf800000 -1.0
 8015eaa:	f502 12d0 	add.w	r2, r2, #1703936	@ 0x1a0000
 8015eae:	f3c2 3446 	ubfx	r4, r2, #13, #7
 8015eb2:	ea4f 5c12 	mov.w	ip, r2, lsr #20
 8015eb6:	eb01 1504 	add.w	r5, r1, r4, lsl #4
 8015eba:	ea4f 5c0c 	mov.w	ip, ip, lsl #20
 8015ebe:	ed95 7b24 	vldr	d7, [r5, #144]	@ 0x90
 8015ec2:	1e1e      	subs	r6, r3, #0
 8015ec4:	eba0 070c 	sub.w	r7, r0, ip
 8015ec8:	ec47 6b16 	vmov	d6, r6, r7
 8015ecc:	1512      	asrs	r2, r2, #20
 8015ece:	eea7 5b06 	vfma.f64	d5, d7, d6
 8015ed2:	ee07 2a90 	vmov	s15, r2
 8015ed6:	ee25 2b05 	vmul.f64	d2, d5, d5
 8015eda:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8015ede:	ed91 4b00 	vldr	d4, [r1]
 8015ee2:	ee25 1b02 	vmul.f64	d1, d5, d2
 8015ee6:	ed95 7b26 	vldr	d7, [r5, #152]	@ 0x98
 8015eea:	eea4 7b06 	vfma.f64	d7, d4, d6
 8015eee:	ee35 4b07 	vadd.f64	d4, d5, d7
 8015ef2:	ee37 0b44 	vsub.f64	d0, d7, d4
 8015ef6:	ed91 7b02 	vldr	d7, [r1, #8]
 8015efa:	ee30 0b05 	vadd.f64	d0, d0, d5
 8015efe:	eea7 0b06 	vfma.f64	d0, d7, d6
 8015f02:	ed91 7b04 	vldr	d7, [r1, #16]
 8015f06:	ed91 6b08 	vldr	d6, [r1, #32]
 8015f0a:	eea7 0b02 	vfma.f64	d0, d7, d2
 8015f0e:	ed91 7b06 	vldr	d7, [r1, #24]
 8015f12:	ed91 3b0c 	vldr	d3, [r1, #48]	@ 0x30
 8015f16:	eea6 7b05 	vfma.f64	d7, d6, d5
 8015f1a:	ed91 6b0a 	vldr	d6, [r1, #40]	@ 0x28
 8015f1e:	eea3 6b05 	vfma.f64	d6, d3, d5
 8015f22:	eea6 7b02 	vfma.f64	d7, d6, d2
 8015f26:	eea1 0b07 	vfma.f64	d0, d1, d7
 8015f2a:	ee30 0b04 	vadd.f64	d0, d0, d4
 8015f2e:	e789      	b.n	8015e44 <log+0xd4>
 8015f30:	ed9f 0b05 	vldr	d0, [pc, #20]	@ 8015f48 <log+0x1d8>
 8015f34:	e786      	b.n	8015e44 <log+0xd4>
 8015f36:	bf00      	nop
 8015f38:	00000000 	.word	0x00000000
 8015f3c:	41a00000 	.word	0x41a00000
 8015f40:	00000000 	.word	0x00000000
 8015f44:	43300000 	.word	0x43300000
	...
 8015f50:	000308ff 	.word	0x000308ff
 8015f54:	3ff00000 	.word	0x3ff00000
 8015f58:	08016c28 	.word	0x08016c28
 8015f5c:	7ff00000 	.word	0x7ff00000

08015f60 <with_errno>:
 8015f60:	b510      	push	{r4, lr}
 8015f62:	ed2d 8b02 	vpush	{d8}
 8015f66:	eeb0 8b40 	vmov.f64	d8, d0
 8015f6a:	4604      	mov	r4, r0
 8015f6c:	f7fc fb5e 	bl	801262c <__errno>
 8015f70:	eeb0 0b48 	vmov.f64	d0, d8
 8015f74:	ecbd 8b02 	vpop	{d8}
 8015f78:	6004      	str	r4, [r0, #0]
 8015f7a:	bd10      	pop	{r4, pc}
 8015f7c:	0000      	movs	r0, r0
	...

08015f80 <__math_divzero>:
 8015f80:	b082      	sub	sp, #8
 8015f82:	2800      	cmp	r0, #0
 8015f84:	eebf 6b00 	vmov.f64	d6, #240	@ 0xbf800000 -1.0
 8015f88:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 8015f8c:	fe07 7b06 	vseleq.f64	d7, d7, d6
 8015f90:	ed8d 7b00 	vstr	d7, [sp]
 8015f94:	ed9d 0b00 	vldr	d0, [sp]
 8015f98:	ed9f 7b03 	vldr	d7, [pc, #12]	@ 8015fa8 <__math_divzero+0x28>
 8015f9c:	2022      	movs	r0, #34	@ 0x22
 8015f9e:	ee80 0b07 	vdiv.f64	d0, d0, d7
 8015fa2:	b002      	add	sp, #8
 8015fa4:	f7ff bfdc 	b.w	8015f60 <with_errno>
	...

08015fb0 <__math_invalid>:
 8015fb0:	eeb0 7b40 	vmov.f64	d7, d0
 8015fb4:	eeb4 7b47 	vcmp.f64	d7, d7
 8015fb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015fbc:	ee30 6b40 	vsub.f64	d6, d0, d0
 8015fc0:	ee86 0b06 	vdiv.f64	d0, d6, d6
 8015fc4:	d602      	bvs.n	8015fcc <__math_invalid+0x1c>
 8015fc6:	2021      	movs	r0, #33	@ 0x21
 8015fc8:	f7ff bfca 	b.w	8015f60 <with_errno>
 8015fcc:	4770      	bx	lr
	...

08015fd0 <_init>:
 8015fd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015fd2:	bf00      	nop
 8015fd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015fd6:	bc08      	pop	{r3}
 8015fd8:	469e      	mov	lr, r3
 8015fda:	4770      	bx	lr

08015fdc <_fini>:
 8015fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015fde:	bf00      	nop
 8015fe0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015fe2:	bc08      	pop	{r3}
 8015fe4:	469e      	mov	lr, r3
 8015fe6:	4770      	bx	lr
