<profile>

<section name = "Vitis HLS Report for 'convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3'" level="0">
<item name = "Date">Fri Dec 13 17:04:33 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">lenet_conv3</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1179, 1179, 11.790 us, 11.790 us, 1179, 1179, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3">1177, 1177, 3, 1, 1, 1176, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 185, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 81, -</column>
<column name="Register">-, -, 72, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln24_1_fu_237_p2">+, 0, 0, 18, 11, 1</column>
<column name="add_ln24_fu_260_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln25_1_fu_280_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln25_fu_334_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln26_fu_416_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln28_fu_391_p2">+, 0, 0, 19, 8, 8</column>
<column name="sub_ln28_fu_381_p2">-, 0, 0, 19, 8, 8</column>
<column name="and_ln24_fu_328_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln24_fu_231_p2">icmp, 0, 0, 18, 11, 11</column>
<column name="icmp_ln25_fu_266_p2">icmp, 0, 0, 15, 8, 7</column>
<column name="icmp_ln26_fu_322_p2">icmp, 0, 0, 12, 4, 3</column>
<column name="or_ln25_fu_340_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln24_1_fu_272_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln24_fu_310_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln25_1_fu_353_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln25_2_fu_286_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln25_fu_345_p3">select, 0, 0, 4, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln24_fu_317_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="INPUT_r_blk_n_R">9, 2, 1, 2</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten11_load">9, 2, 11, 22</column>
<column name="c_fu_102">9, 2, 3, 6</column>
<column name="h_fu_94">9, 2, 4, 8</column>
<column name="indvar_flatten11_fu_106">9, 2, 11, 22</column>
<column name="indvar_flatten_fu_98">9, 2, 8, 16</column>
<column name="w_fu_90">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="INPUT_r_addr_read_reg_487">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="c_fu_102">3, 0, 3, 0</column>
<column name="h_fu_94">4, 0, 4, 0</column>
<column name="icmp_ln24_reg_472">1, 0, 1, 0</column>
<column name="icmp_ln25_reg_476">1, 0, 1, 0</column>
<column name="indvar_flatten11_fu_106">11, 0, 11, 0</column>
<column name="indvar_flatten_fu_98">8, 0, 8, 0</column>
<column name="select_ln24_1_reg_483">3, 0, 3, 0</column>
<column name="w_fu_90">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3, return value</column>
<column name="m_axi_INPUT_r_AWVALID">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_AWREADY">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_AWADDR">out, 64, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_AWID">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_AWLEN">out, 32, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_AWSIZE">out, 3, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_AWBURST">out, 2, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_AWLOCK">out, 2, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_AWCACHE">out, 4, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_AWPROT">out, 3, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_AWQOS">out, 4, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_AWREGION">out, 4, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_AWUSER">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_WVALID">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_WREADY">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_WDATA">out, 32, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_WSTRB">out, 4, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_WLAST">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_WID">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_WUSER">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARVALID">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARREADY">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARADDR">out, 64, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARID">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARLEN">out, 32, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARSIZE">out, 3, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARBURST">out, 2, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARLOCK">out, 2, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARCACHE">out, 4, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARPROT">out, 3, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARQOS">out, 4, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARREGION">out, 4, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARUSER">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_RVALID">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_RREADY">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_RDATA">in, 32, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_RLAST">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_RID">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_RFIFONUM">in, 9, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_RUSER">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_RRESP">in, 2, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_BVALID">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_BREADY">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_BRESP">in, 2, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_BID">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_BUSER">in, 1, m_axi, INPUT_r, pointer</column>
<column name="sext_ln24">in, 62, ap_none, sext_ln24, scalar</column>
<column name="local_input_address0">out, 8, ap_memory, local_input, array</column>
<column name="local_input_ce0">out, 1, ap_memory, local_input, array</column>
<column name="local_input_we0">out, 1, ap_memory, local_input, array</column>
<column name="local_input_d0">out, 32, ap_memory, local_input, array</column>
<column name="local_input_1_address0">out, 8, ap_memory, local_input_1, array</column>
<column name="local_input_1_ce0">out, 1, ap_memory, local_input_1, array</column>
<column name="local_input_1_we0">out, 1, ap_memory, local_input_1, array</column>
<column name="local_input_1_d0">out, 32, ap_memory, local_input_1, array</column>
<column name="local_input_2_address0">out, 8, ap_memory, local_input_2, array</column>
<column name="local_input_2_ce0">out, 1, ap_memory, local_input_2, array</column>
<column name="local_input_2_we0">out, 1, ap_memory, local_input_2, array</column>
<column name="local_input_2_d0">out, 32, ap_memory, local_input_2, array</column>
<column name="local_input_3_address0">out, 8, ap_memory, local_input_3, array</column>
<column name="local_input_3_ce0">out, 1, ap_memory, local_input_3, array</column>
<column name="local_input_3_we0">out, 1, ap_memory, local_input_3, array</column>
<column name="local_input_3_d0">out, 32, ap_memory, local_input_3, array</column>
<column name="local_input_4_address0">out, 8, ap_memory, local_input_4, array</column>
<column name="local_input_4_ce0">out, 1, ap_memory, local_input_4, array</column>
<column name="local_input_4_we0">out, 1, ap_memory, local_input_4, array</column>
<column name="local_input_4_d0">out, 32, ap_memory, local_input_4, array</column>
<column name="local_input_5_address0">out, 8, ap_memory, local_input_5, array</column>
<column name="local_input_5_ce0">out, 1, ap_memory, local_input_5, array</column>
<column name="local_input_5_we0">out, 1, ap_memory, local_input_5, array</column>
<column name="local_input_5_d0">out, 32, ap_memory, local_input_5, array</column>
</table>
</item>
</section>
</profile>
