<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
	
<head>
     <meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>

     <title>Publications</title>

     <style type="text/css">
        * { margin: 0; padding: 0; }
        body { font: 16px Calibri, Sans-Serif; line-height: 24px; background: W; }
        .clear { clear: both; }
        #page-wrap { width: 800px; margin: 5px auto 5px; }
		#page-wrap2 { width: 700px; margin: 40px auto 60px; }
        h1 { margin: 0 0 16px 0; padding: 0 0 16px 0; font-size: 42px; font-weight: bold; letter-spacing: -2px; border-bottom: 1px solid #999; }
        h2 { font-size: 20px; margin: 0 0 6px 0; position: relative; }
		li { font-size: 15px; margin: 0 0 6px 0; position: relative;text-align:justify }
        li span { position: absolute; bottom: 0; right: 0; font-style: italic; font-family: Georgia, Serif; font-size: 15px; color: #999; font-weight: normal; }
        p { margin: 0 0 6px 0; text-align:justify}
		pp { margin: 0 0 6px 0; }
        a { color: #999; text-decoration: none; border-bottom: 1px dotted #999; }
        a:hover { border-bottom-style: solid; color: black; }
        ul { margin: 0 0 0px 17px; }
        #objective { width: 500px; float: left; }
        #objective p { font-family: Georgia, Serif; font-style: italic; color: #666; }
        dt { font-style: italic; font-weight: bold; font-size: 18px; text-align: right; padding: 0 26px 0 0; width: 150px; float: left; height: 100px; border-right: 1px solid #999;  }
        dd { width: 600px; float: right; }
        dd.clear { float: none; margin: 0; height: 15px; }
     </style>
</head>			
<body>
	<div id="page-wrap">
		<h2>Journal</h2>
<div id="page-wrap2">
<ol>
<li><u>M. Si</u>, L. Yang, H. Zhou, and P. D. Ye, &ldquo;&beta;-Ga<sub>2</sub>O<sub>3</sub> Nano-membrane Negative Capacitance Field-effect Transistor with Steep Subthreshold Slope for Wide Bandgap Logic Applications,&rdquo; <em>In Review</em>, 2017.</li>
<li><u>M. Si</u>, W. Chung, Y. Du, and P. D. Ye, &ldquo;Steep-slope Negative Capacitance WSe<sub>2</sub> Field-Effect Transistor,&rdquo; <em>In Review</em>, 2017.</li>
<li><u>M. Si</u>, C. Jiang, N. J. Conrad, H. Zhou, K. Mazie, G. Qiu, C.-T. Wu, A. Shakouri, M. A. Alam, and P. D. Ye, &ldquo;Steep Slope Hysteresis-free Negative Capacitance MoS<sub>2</sub> Transistors,&rdquo; <strong><em>Nature Nanotechnol. (In press)</em></strong>, 2017.</li>
<li><u>M. Si</u>, N. J. Conrad, S. Shin, J. Gu, J. Zhang, M. A. Alam, and P. D. Ye, &ldquo;Low-Frequency Noise and Random Telegraph Noise on Near-Ballistic III-V MOSFETs,&rdquo; <strong><em>IEEE Trans. Electron Devices</em></strong>, vol. 62, no. 11, pp. 3508-3515, 2015.</li>
<li><u>M. Si</u>, J. J. Gu, X. Wang, J. Shao, X. Li, M. J. Manfra, R. G. Gordon, and P. Ye, &ldquo;Effects of forming gas anneal on ultrathin InGaAs nanowire metal-oxide-semiconductor field-effect transistors,&rdquo; <em>Appl. Phys. Lett.</em>, vol. 102, no. 9, p. 93505, 2013.</li>
<li>H. Tian, W. Ahn, K. Maize, <u>M. Si</u>, P. D. Ye, M. A. Alam, A. Shakouri and P. Bermel, &ldquo;Thermoreflectance Imaging of Electromigration Evolution in Asymmetric Aluminum Constrictions,&rdquo; <em>In Review</em>, 2017.</li>
<li>C. Jiang, <u>M. Si</u>, R. Liang, J. Xu, P. D. Ye and M. A. Alam, &ldquo;A Closed Form Analytical Model of Back-Gated 2D Semiconductor Negative Capacitance Field Effect Transistors,&rdquo; <em>In Review</em>, 2017.</li>
<li>Y. Du, G. Qiu, Y. Wang, <u>M. Si</u>, X. Xu, W. Wu, and P. D. Ye, &ldquo;1D van der Waals Material Tellurium: Raman Spectroscopy under Strain and Magneto-transport&rdquo; <strong><em>Nano Lett.</em></strong>, vol. 17, no. 6, pp. 3965–3973, 2017.</li>
<li>S. Ren, M. A. Bhuiyan, J. Zhang, X. Lou, <u>M. Si</u>, X. Gong, R. Jiang, K. Ni, X. Wan, E. X. Zhang, R. G. Gordon, R. A. Reed, D. M. Fleetwood, P. D. Ye and T.-P. Ma, &ldquo;Total Ionizing Dose (TID) Effects in GaAs MOSFETs with La-Based Epitaxial Gate Dielectrics,&rdquo; <em>IEEE Trans. Nucl. Sci.</em>, vol. 64, no. 1, pp. 164-169, 2017.</li>
<li>S.-J. Chang, H. Zhou, N. Gong, D.-M. Kang, J.-W. Lim, <u>M. Si</u>, P. D. Ye, and T. P. Ma, &ldquo;Fin-width Effects on Characteristics of InGaAs-Based Vertical Independent Double-Gate Transistor,&rdquo; <strong><em>IEEE Electron Device Lett.</em></strong>, vol. 38, no. 4, pp. 441-444, 2017.</li>
<li>H. Zhou, <u>M. Si</u>, S. Alghamdi, G. Qiu, L. Yang, and P. Ye, &ldquo;High-Performance Depletion/Enhancementmode &beta;-Ga<sub>2</sub>O<sub>3</sub> on Insulator (GOOI) Field-Effect Transistors With Record Drain Currents of 600/450 mA/mm,&rdquo; <strong><em>IEEE Electron Device Lett.</em></strong>, vol. 38, no. 1, pp. 103-106, 2017.</li>
<li>H. Zhou, X. Lou, N. J. Conrad, <u>M. Si</u>, H. Wu, S. Alghamdi, S. Guo, R. G. Gordon, and P. Ye, &ldquo;High Performance InAlN/GaN MOSHEMTs Enabled by Atomic Layer Epitaxy MgCaO as Gate Dielectric,&rdquo; <strong><em>IEEE Electron Device Lett.</em></strong>, vol. 37, no. 5, pp. 556-559, 2016.</li>
<li>X. Li, Y. Du, <u>M. Si</u>, L. Yang, S. Li, T. Li, X. Xiong, P. Ye, and Y. Wu, &ldquo;Mechanisms of current fluctuation in ambipolar black phosphorus field-effect transistors,&rdquo; <em>Nanoscale</em>, vol. 8, pp. 3572–3578, 2016.</li>
<li>H. Wu, W. Wu, <u>M. Si</u>, and P. Ye, &ldquo;Demonstration of Ge Nanowire CMOS Devices and Circuits for Ultimate Scaling,&rdquo; <strong><em>IEEE Trans. Electron Devices</em></strong>, vol. 63, no. 8, pp. 3049-3057, 2016.</li>
<li>H. Zhou, S. Alghmadi, <u>M. Si</u>, G. Qiu, and P. Ye, &ldquo;Al<sub>2</sub>O<sub>3</sub>/&beta;-Ga<sub>2</sub>O<sub>3</sub> Interface Improvement Through Piranha Pretreatment and Postdeposition Annealing,&rdquo; <strong><em>IEEE Electron Device Lett.</em></strong>, vol. 37, no. 11, pp. 1411-1414, 2016.</li>
<li>X. Li, L. Yang, <u>M. Si</u>, S. Li, M. Huang, P. Ye, and Y. Wu, &ldquo;Performance Potential and Limit of MoS<sub>2</sub> Transistors,&rdquo; <strong><em>Adv. Mater.</em></strong>, vol. 27, no. 9, pp. 1547-1552, 2015.</li>
<li>S. Shin, M. A. Wahab, M. Masuduzzaman, K. Maize, J. Gu, <u>M. Si</u>, A. Shakouri, P. D. Ye, and M. A. Alam, &ldquo;Direct observation of self-heating in III-V gate-all-around nanowire MOSFETs,&rdquo; <strong><em>IEEE Trans. Electron Devices</em></strong>, vol. 62, no. 11, pp. 3516-3523, 2015.</li>
<li>J. Zhang, X. Lou, <u>M. Si</u>, H. Wu, J. Shao, M. J. Manfra, R. G. Gordon, and P. Ye, &ldquo;Inversion-mode GaAs wave-shaped field-effect transistor on GaAs (100) substrate,&rdquo; <em>Appl. Phys. Lett.</em>, vol. 106, no. 7, p. 73506, 2015.</li>
<li>H. Wu, <u>M. Si</u>, L. Dong, J. Gu, J. Zhang, and P. D. Ye, &ldquo;Germanium nMOSFETs with recessed channel and S/D: Contact, scalability, interface, and drain current exceeding 1 A/mm,&rdquo; <strong><em>IEEE Trans. Electron Devices</em></strong>, vol. 62, no. 5, pp. 1419-1426, 2015.</li>
<li>S. Ren, <u>M. Si</u>, K. Ni, X. Wan, J. Chen, S. Chang, X. Sun, E. X. Zhang, R. A. Reed, D. M. Fleetwood, P. D. Ye, S. Cui, and T. P. Ma, &ldquo;Total Ionizing Dose (TID) Effects in Extremely Scaled Ultra-Thin Channel Nanowire (NW) Gate-All-Around (GAA) InGaAs MOSFETs,&rdquo; <em>IEEE Trans. Nucl. Sci.</em>, vol. 62, no. 6, pp. 2888-2893, 2015.</li>
<li>H. Liu, A. T. Neal, <u>M. Si</u>, Y. Du, and P. D. Ye, &ldquo;The effect of dielectric capping on few-layer phosphorene transistors: tuning the Schottky barrier heights,&rdquo; <strong><em>IEEE Electron Device Lett.</em></strong>, vol. 35, no. 7, pp. 795-797, 2014.</li>
<li>H. Liu, <u>M. Si</u>, S. Najmaei, A. T. Neal, Y. Du, P. M. Ajayan, J. Lou, and P. D. Ye, &ldquo;Statistical study of deep submicron dual-gated field-effect transistors on monolayer chemical vapor deposition molybdenum disulfide films,&rdquo; <strong><em>Nano Lett.</em></strong>, vol. 13, no. 6, pp. 2640-2646, 2013.</li>
<li>H. Liu, <u>M. Si</u>, Y. Deng, A. T. Neal, Y. Du, S. Najmaei, P. M. Ajayan, J. Lou, and P. D. Ye, &ldquo;Switching mechanism in single-layer molybdenum disulfide transistors: an insight into current flow across Schottky barriers,&rdquo; <strong><em>ACS Nano</em></strong>, vol. 8, no. 1, pp. 1031-1038, 2013.</li>
<li>N. Conrad, S. Shin, J. Gu, <u>M. Si</u>, H. Wu, M. Masuduzzaman, M. Alam, P. D. Ye, and others, &ldquo;Performance and Variability Studies of InGaAs Gate-all-Around Nanowire MOSFETs,&rdquo; <em>IEEE Trans. Device Mater. Reliab.</em>, vol. 13, no. 4, pp. 489-496, 2013.</li>
<li>Y. Du, H. Liu, A. T. Neal, <u>M. Si</u>, and P. D. Ye, &ldquo;Molecular Doping of Multilayer Field-Effect Transistors: Reduction in Sheet and Contact Resistances,&rdquo; <strong><em>IEEE Electron Device Lett.</em></strong>, vol. 34, no. 10, pp. 1328-1330, 2013.</li>
<li>Q. Cui, <u>M. Si</u>, R. A. Sporea, and X. Guo, &ldquo;Simple noise margin model for optimal design of unipolar thin-film transistor logic circuits,&rdquo; <strong><em>IEEE Trans. Electron Devices</em></strong>, vol. 60, no. 5, pp. 1782-1785, 2013.</li>
</ol>
</div>
		<h2>Conference</h2>
<div id="page-wrap2">
<ol>
<li><u>M. Si</u>, C.-J. Su, and P. Ye, &ldquo;Steep-slope MoS<sub>2</sub> Negative Capacitance Field-effect Transistor without Hysteresis,&rdquo; in <em>48th IEEE Semiconductor Interface Specialists Conference (SISC)</em>, 2017.</li>
<li><u>M. Si</u>, C. Jiang, C.-J. Su, Y.-T. Tang, L. Yang, W. Chung, M. A. Alam and P. D. Ye, &ldquo;Sub-60 mV/dec Ferroelectric HZO MoS<sub>2</sub> Negative Capacitance Field-effect Transistor with Internal Metal Gate: the Role of Parasitic Capacitance,&rdquo; in <strong><em>2017 IEEE International Electron Devices Meeting (IEDM)</em></strong>, 2017, p. 25.3.</li>
<li><u>M. Si</u>, L. Yang, Y. Du, and P. D. Ye, &ldquo;Black Phosphorus Field-effect Transistor with Record Drain Current Exceeding 1 A/mm,&rdquo; in <em>75th Annual Device Research Conference (DRC)</em>, 2017.</li>
<li><u>M. Si</u>, H. Wu, S. Shin, W. Luo, N. J. Conrad, W. Wu, J. Zhang, M. A. Alam, and P. D. Ye, &ldquo;Anomalous Bias Temperature Instability on Accumulation-Mode Ge and III-V MOSFETs,&rdquo; in <strong><em>2017 IEEE International Reliability Physics Symposium (IRPS)</em></strong>, 2017, p. 6A-5.</li>
<li><u>M. Si</u>, C.-J. Su, and P. Ye, &ldquo;Random Telegraph Noise on InGaAs Tunneling Field Effect Transistor,&rdquo; in <em>47th IEEE Semiconductor Interface Specialists Conference (SISC)</em>, 2016.</li>
<li><u>M. Si</u>, J. J. Gu, and P. D. Ye, &ldquo;Interface Trap Density Extraction of Ultra-scaled MOSFETs,&rdquo; in <em>46th IEEE Semiconductor Interface Specialists Conference (SISC)</em>, 2015.</li>
<li><u>M. Si</u>, S. Shin, N. J. Conrad, J. Gu, J. Zhang, M. A. Alam, and P. D. Ye, &ldquo;Characterization and reliability of III-V gate-all-around MOSFETs,&rdquo; in <strong><em>2015 IEEE International Reliability Physics Symposium (IRPS)</em></strong>, 2015, p. 4A-1.</li>
<li><u>M. Si</u>, J. J. Gu, S. Ren, E. X. Zhang, D. M. Fleetwood, S. Cui, T. P. Ma, and P. D. Ye, &ldquo;Performance and Radiation Response of InGaAs Gate-all-around Nanowire MOSFETs,&rdquo; in <em>GOMACTech</em>, 2014.</li>
<li><u>M. Si</u>, N. Conrad, J. J. Gu, J. Zhang, and P. D. Ye, &ldquo;Low Frequency Noise of near-ballistic III-V nanowire MOSFET,&rdquo; in <em>45th IEEE Semiconductor Interface Specialists Conference (SISC)</em>, 2014.</li>
<li><u>M. Si</u>, X. Lou, X. Li, J. J. Gu, H. Wu, X. Wang, J. Zhang, R. G. Gordon, and P. D. Ye, &ldquo;Performance enhancement of gate-all-around InGaAs nanowire MOSFETs by raised source and drain structure,&rdquo; in <em>2013 71st Annual Device Research Conference (DRC)</em>, 2013, pp. 19-20.</li>
<li><u>M. Si</u>, X. Li, H. Wu, J. Zhang, H. Liu, J. J. Gu, and P. D. Ye, &ldquo;Experimental extraction of Ballistic Efficiency of Germanium Nanowire NMOSFETs,&rdquo; in <em>44th IEEE Semiconductor Interface Specialists Conference (SISC)</em>, 2013.</li>
<li>W. Chung, H. Wu, <u>M. Si</u>, and P. Ye, &ldquo;Steep-slope MoS<sub>2</sub> Negative Capacitance Field-effect Transistor without Hysteresis,&rdquo; in <em>48th IEEE Semiconductor Interface Specialists Conference (SISC)</em>, 2017.</li>
<li>W. Chung, <u>M. Si</u>, and P. D. Ye, &ldquo;Hysteresis-free Negative Capacitance Germanium CMOS FinFETs with Bi-directional Sub-60 mV/dec,&rdquo; in <strong><em>2017 IEEE International Electron Devices Meeting (IEDM)</em></strong>, 2017, p. 15.3.</li>
<li>L. Yang, <u>M. Si</u>, Q. Paduano, M. Snure, and P. D. Ye, &ldquo;Asymmetric S/D contacts with BN tunneling barrier on black phosphorous FETs,&rdquo; in <em>2017 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA)</em>, 2017.</li>
<li>A. Ziabari, A. Shakouri, Y. Xuan, J.-H. Bahk, Y. Koh, <u>M. Si</u>, P. D. Ye and A. Shakouri, &ldquo;Non-Diffusive Heat Transport in Twin Nanoheater Lines On Silicon,&rdquo; in <em>IEEE ITherm 2017</em>, 2017.</li>
<li>H. Zhou, <u>M. Si</u>, S. Alghmadi, G. Qiu, L. Yang, and P. Ye, &ldquo;High Performance Depletion/Enhancement-Mode &beta;-Ga<sub>2</sub>O<sub>3</sub> on Insulator (GOOI) Field-Effect Transistors with Record Drain Currents of 600/450 mA/mm,&rdquo; in <em>47th IEEE Semiconductor Interface Specialists Conference (SISC)</em>, 2016.</li>
<li>W. Wu, H. Wu, <u>M. Si</u>, N. Conrad, Y. Zhao, and P. Ye, &ldquo;RTN and low frequency noise on ultra-scaled near-ballistic Ge nanowire nMOSFETs,&rdquo; in <strong><em>2016 IEEE Symposium on VLSI Technology (VLSI)</em></strong>, 2016, pp. 978-979.</li>
<li>L. Yang, G. Qiu, <u>M. Si</u>, A. R. Charnas, C. A. Milligan, D. Y. Zemlyanov, H. Zhou, Y. Du, Y. M. Lin, W. Tsai, Q. Paduano, and P. Ye, &ldquo;Few-Layer Black Phosphorus PMOSFETs with BN/Al<sub>2</sub>O<sub>3</sub> Bilayer Gate Dielectric: Achieving I<sub>on</sub>=850uA/um,g<sub>m</sub>=340uS/um and R<sub>c</sub>=0.58kOhm.um,&rdquo; in <strong><em>2016 IEEE International Electron Devices Meeting (IEDM)</em></strong>, 2016, pp. 127-130.</li>
<li>J. Zhang, <u>M. Si</u>, W. Wu, R. G. Gordon, and P. D. Ye, &ldquo;InGaAs Bulk FinFET with Vertical Sidewalls,&rdquo; in <em>46th IEEE Semiconductor Interface Specialists Conference (SISC)</em>, 2015.</li>
<li>S. Ren, J. Zhang, <u>M. Si</u>, K. Ni, X. Wan, J. Chen, X. Sun, E. X. Zhang, J. Chen, D. M. Fleetwood, P. D. Ye, S. Cui, and T. P. Ma, &ldquo;Total Ionizing Dose Effects on GaAs MOSFETs with Epitaxial High-k Gate Dielectrics,&rdquo; in <em>46th IEEE Semiconductor Interface Specialists Conference (SISC)</em>, 2015.</li>
<li>S.-J. Chang, H. Zhou, N. Gong, <u>M. Si</u>, P. D. Ye, and T. P. Ma, &ldquo;Fin Width Effect on the Performance of InGaAs-based Independent Double-Gate Transistors,&rdquo; in <em>46th IEEE Semiconductor Interface Specialists Conference (SISC)</em>, 2015.</li>
<li>W. Wu, H. Wu, J. Zhang, <u>M. Si</u>, Y. Zhao, J. Zhang, H. Zhou, and P. D. Ye, &ldquo;Back Gate Bias induced Carrier Mobility Enhancement in Ge-on-insulator MOSFETs,&rdquo; in <em>46th IEEE Semiconductor Interface Specialists Conference (SISC)</em>, 2015.</li>
<li>H. Wu, W. Wu, <u>M. Si</u>, and P. Ye, &ldquo;First demonstration of Ge nanowire CMOS circuits: Lowest SS of 64 mV/dec, highest gmax of 1057 uS/um in Ge nFETs and highest maximum voltage gain of 54 V/V in Ge CMOS inverters,&rdquo; in <strong><em>2015 IEEE International Electron Devices Meeting (IEDM)</em></strong>, 2015, pp. 16-19.</li>
<li>J. Zhang, <u>M. Si</u>, X. B. Lou, W. Wu, R. G. Gordon, and P. D. Ye, &ldquo;InGaAs 3D MOSFETs with drastically different shapes formed by anisotropic wet etching,&rdquo; in <strong><em>2015 IEEE International Electron Devices Meeting (IEDM)</em></strong>, 2015, pp. 12-15.</li>
<li>H. Wu, N. Conrad, <u>M. Si</u>, and P. D. Ye, &ldquo;Demonstration of Ge CMOS inverter and ring oscillator with 10 nm ultra-thin channel,&rdquo; in <em>2015 73rd Annual Device Research Conference (DRC)</em>, 2015, pp. 281-282.</li>
<li>S. Ren, <u>M. Si</u>, K. Ni, S. Chang, X. Sun, E. Zhang, D. M. Fleetwood, P. Ye, S. Cui, and T.-P. Ma, &ldquo;Radiation Hardness of InGaAs Nanowire Gate-All-Around MOSFETs,&rdquo; in <em>GOMACTech</em>, 2015.</li>
<li>S. Ren, <u>M. Si</u>, K. Ni, S. Chang, X. Sun, E. X. Zhang, J. Chen, D. M. Fleetwood, P. D. Ye, S. Cui, and T. P. Ma, &ldquo;Radiation Hardness of InGaAs Nanowire Gate-All-Around MOSFETs,&rdquo; in <em>45th IEEE Semiconductor Interface Specialists Conference (SISC)</em>, 2014.</li>
<li>H. Wu, W. Luo, <u>M. Si</u>, J. Zhang, H. Zhou, and P. D. Ye, &ldquo;Deep sub-100 nm Ge CMOS devices on Si with the recessed S/D and channel,&rdquo; in <strong><em>2014 IEEE International Electron Devices Meeting (IEDM)</em></strong>, 2014, pp. 16-17.</li>
<li>H. Wu, X. B. Lou, <u>M. Si</u>, J. Y. Zhang, R. G. Gordon, V. Tokranov, S. Oktyabrsky, and P. D. Ye, &ldquo;InAs gate-all-around nanowire MOSFETs by top-down approach,&rdquo; in <em>2014 72nd Annual Device Research Conference (DRC)</em>, 2014, pp. 213-214.</li>
<li>N. Conrad, <u>M. Si</u>, S. H. Shin, J. J. Gu, J. Zhang, M. A. Alam, and P. D. Ye, &ldquo;Low-frequency noise and RTN on near-ballistic III-V GAA nanowire MOSFETs,&rdquo; in <strong><em>2014 IEEE International Electron Devices Meeting (IEDM)</em></strong>, 2014, pp. 502-505.</li>
<li>H. Wu, <u>M. Si</u>, L. Dong, J. Zhang, and P. D. Ye, &ldquo;Ge CMOS: Breakthroughs of nFETs (I<sub>max</sub>= 714 mA/mm, g<sub>max</sub>= 590 mS/mm) by recessed channel and S/D,&rdquo; in <strong><em>2014 IEEE Symposium on VLSI Technology (VLSI)</em></strong>, 2014, pp. 1-2.</li>
<li>S. Shin, M. A. Wahab, M. Masuduzzaman, <u>M. Si</u>, J. Gu, P. D. Ye, M. Alam, and others, &ldquo;Origin and implications of hot carrier degradation of gate-all-around nanowire III-V MOSFETs,&rdquo; in <strong><em>2014 IEEE International Reliability Physics Symposium (IRPS)</em></strong>, 2014, p. 4A-3.</li>
<li>S. Khandelwal, J. P. Duarte, N. Paydavosi, Y. S. Chauhan, J. J. Gu, <u>M. Si</u>, P. D. Ye, and C. Hu, &ldquo;InGaAs FinFET Modeling Using Industry Standard Compact Model BSIM-CMG,&rdquo; in <em>NSTI Nanotech</em>, 2014.</li>
<li>J. Zhang, X. B. Lou, X. W. Wang, L. Dong, X. F. Li, N. J. Conrad, <u>M. Si</u>, R. G. Gordon, and P. D. Ye, &ldquo;Hot Carrier Injection Study of GaAs (111)A MOSFETs with Atomic Layer Epitaxial La<sub>2</sub>O<sub>3</sub> as Gate Dielectric,&rdquo; in <em>45th IEEE Semiconductor Interface Specialists Conference (SISC)</em>, 2014.</li>
<li>H. Wu, <u>M. Si</u>, J. Zhang, H. Zhou, and P. D. Ye, &ldquo;A Study on Interface and Contact Resistance,&rdquo; in <em>45th IEEE Semiconductor Interface Specialists Conference (SISC)</em>, 2014.</li>
<li>H. Liu, <u>M. Si</u>, S. Najmaei, A. T. Neal, Y. Du, P. M. Ajayan, J. Lou, and P. D. Ye, &ldquo;Dual-gate MOSFETs on monolayer CVD MoS<sub>2</sub> films,&rdquo; in <em>2013 71st Annual Device Research Conference (DRC)</em>, 2013, pp. 163-164.</li>
<li>S. Ren, X. Sun, <u>M. Si</u>, E. X. Zhang, J. Chen, D. M. Fleetwood, P. D. Ye, S. Cui, and T. P. Ma, &ldquo;Total Ionizing Dose (TID) Effects on Ultra-thin InGaAs Nanowire Gate-AllAround MOSFETs with ALD Al<sub>2</sub>O<sub>3</sub> Gate Dielectrics,&rdquo; in <em>44th IEEE Semiconductor Interface Specialists Conference (SISC)</em>, 2013.</li>
</ol>
</div>		
	</div>
		

</body>

</html>
