
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.18-s099_1, built Tue Jul 18 13:03:50 PDT 2023
Options:	
Date:		Mon Jul 15 17:59:03 2024
Host:		phoenix (x86_64 w/Linux 3.10.0-1160.105.1.el7.x86_64) (7cores*7cpus*11th Gen Intel(R) Core(TM) i7-11700K @ 3.60GHz 16384KB)
OS:		CentOS Linux 7 (Core)

License:
		[17:59:03.088521] Configured Lic search path (21.01-s002): 3000@lic08.ug.kth.se

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (34 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 23.10 fill procedures
<CMD> win
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> restoreDesign -cellview {FEOADesignlib aska_dig aska_dig_ld_fp_pw_pn_placed}
#% Begin load design ... (date=07/15 18:00:20, mem=833.0M)
Set Default Input Pin Transition as 0.1 ps.
Loading design 'aska_dig' saved by 'Innovus' '21.18-s099_1' on 'Mon Jul 15 16:46:48 2024'.
% Begin Load MMMC data ... (date=07/15 18:00:20, mem=837.5M)
% End Load MMMC data ... (date=07/15 18:00:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=838.2M, current mem=838.2M)
min_rc max_rc typ_rc
Reading tech data from OA library 'FEOADesignlib' ...
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-1645):	'minWidth' constraint is not supported on layer 'POLY1'. This constraint will be ignored by tool.
**WARN: (IMPOAX-1645):	'minSpacing' constraint is not supported on layer 'POLY1'. This constraint will be ignored by tool.
Set DBUPerIGU to M2 pitch 560.
**WARN: (IMPOAX-718):	ENCLOSURE OVERHANG2 '0.232' on Layer M2 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
**WARN: (IMPOAX-718):	ENCLOSURE OVERHANG2 '0.232' on Layer M2 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
**WARN: (IMPOAX-718):	ENCLOSURE OVERHANG1 '0.232' on Layer M3 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
**WARN: (IMPOAX-718):	ENCLOSURE OVERHANG1 '0.232' on Layer M3 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
LEFDefaultRouteSpec(LDRS) is read from rule 'LEFDefaultRouteSpec_HD' and library 'TECH_XH018_HD'. Only default vias, routing layers, pitch, routing width, routing direction, layer offset, wire extension constraints are read from it and rest of rules are read from foundry constraint group.

##  Check design process and node:  
##  Both design process and tech node are not set.

**WARN: (IMPOAX-740):	Viarule 'ND_C_auto' specified in NonDefault UseViaRule section is not defined in Innovus. Check the non Default Rule Section of OpenAccess database.
**WARN: (IMPOAX-740):	Viarule 'PD_C_auto' specified in NonDefault UseViaRule section is not defined in Innovus. Check the non Default Rule Section of OpenAccess database.
Reading OA reference library 'D_CELLS_JI3V' ...
**WARN: (IMPOAX-722):	Layer 'MET5' read from technology data is not defined in Innovus database. Check the layer information in OpenAccess technology database.
**WARN: (IMPOAX-1594):	While reading blockage/OBS  of cell 'MPROBEBUJI3VX8' from library 'D_CELLS_JI3V', shape with bounding box '11.46 -0.56 18.345 5.04' is found on layer 'MET5'. This will be ignored by tool.
**WARN: (IMPOAX-6021):	Blockages for cell can not read for cell 'MPROBEBUJI3VX8'  as layer 'MET5' is not defined in Innovus database.
**WARN: (IMPOAX-722):	Layer 'MET5' read from technology data is not defined in Innovus database. Check the layer information in OpenAccess technology database.
**WARN: (IMPOAX-1594):	While reading blockage/OBS  of cell 'MPROBEJI3V' from library 'D_CELLS_JI3V', shape with bounding box '0.28 -0.56 7.165 5.04' is found on layer 'MET5'. This will be ignored by tool.
**WARN: (IMPOAX-6021):	Blockages for cell can not read for cell 'MPROBEJI3V'  as layer 'MET5' is not defined in Innovus database.
Reading OA reference library 'ASKA_DIG' ...
Reading OA reference library 'FEOADesignlib' ...
Loading view definition file from /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed/viewDefinition.tcl
Reading slow_liberty timing library '/home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/liberty_LPMOS_MOS3LP/v2_1_2/PVT_3_30V_range/D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib' ...
Read 304 cells in library 'D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C' 
Reading fast_liberty timing library '/home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/liberty_LPMOS_MOS3LP/v2_1_2/PVT_3_30V_range/D_CELLS_JI3V_LPMOS_MOS3LP_fast_3_60V_m40C.lib' ...
Read 304 cells in library 'D_CELLS_JI3V_LPMOS_MOS3LP_fast_3_60V_m40C' 
*** End library_loading (cpu=0.01min, real=0.00min, mem=7.0M, fe_cpu=0.24min, fe_real=1.30min, fe_mem=1054.0M) ***
Reading EMH from OA ...
Created 304 new cells from 2 timing libraries.

*** Memory Usage v#1 (Current mem = 1053.980M, initial mem = 478.105M) ***
Set top cell to aska_dig.
Hooked 608 DB cells to tlib cells.
** Removed 1 unused lib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell aska_dig ...
*** Netlist is unique.
** info: there are 607 modules.
** info: there are 1218 stdCell insts.

*** Memory Usage v#1 (Current mem = 1102.406M, initial mem = 478.105M) ***
*info: set bottom ioPad orient R0
Start create_tracks
Loading preference file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed/inn_data/gui.pref.tcl ...
##  Process: 180           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
Slack adjustment of -0 applied on <default> path group
**WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for reg2reg path_group
Slack adjustment of -0 applied on reg2reg path_group

viaInitial starts at Mon Jul 15 18:00:21 2024
viaInitial ends at Mon Jul 15 18:00:21 2024
-parameterized_via_only is set to 1. ViaGen will generate parameterized vias only, which means the DEF syntax of generated vias is with +VIARULE.
addRing command will ignore shorts while creating rings.
addRing command will disallow rings to go over rows.
addRing command will consider rows while creating rings.
The ring targets are set to core/block ring wires.
addStripe will allow jog to connect padcore ring and block ring.

Stripes will not extend to closest target.
When breaking rings, the power planner will consider the existence of blocks.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
The entire stripe set will break at the domain if one of the nets is not in the domain.
Stripes will not be created over regions without power planning wires.
Offset for stripe breaking is set to 0.
Stripes will stop at the boundary of the specified area.
The power planner will set stripe antenna targets to none (no trimming allowed).
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
Change floorplan default-technical-site to 'core_ji3v'.
*Info: initialize multi-corner CTS.
Total number of combinational cells: 147
Total number of sequential cells: 76
Total number of tristate cells: 8
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 72
List of usable buffers: BUJI3VX1 BUJI3VX0 BUJI3VX12 BUJI3VX16 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INJI3VX1 INJI3VX0 INJI3VX12 INJI3VX16 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8
Total number of usable inverters: 9
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1 STEJI3VX1 STEJI3VX2 STEJI3VX3 STEJI3VX4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
---------- oaIn ----------
Reading physical information from OpenAccess database (FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed).
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Set FPlanBox to (0 0 445200 241920)
Start create_tracks
No new Ext DEF rule to be processed.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Un-suppress "**WARN ..." messages.
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: oaIn total process: 0h 0m  0.09s cpu {0h 0m 1s elapsed} Memory = 3.0.
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed/libs/mmmc/xh018_xx43_MET4_METMID_METTHK_max.capTbl ...
Process name: XH018.
Reading Capacitance Table File /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed/libs/mmmc/xh018_xx43_MET4_METMID_METTHK_min.capTbl ...
Process name: XX018.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: slow_functional_mode
    RC-Corner Name        : max_rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed/libs/mmmc/xh018_xx43_MET4_METMID_METTHK_max.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: fast_functional_mode
    RC-Corner Name        : min_rc
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed/libs/mmmc/xh018_xx43_MET4_METMID_METTHK_min.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Loading rc congestion map /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed/aska_dig.congmap.gz ...
Start generating vias ..
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed.
% Begin Load power constraints ... (date=07/15 18:00:22, mem=1179.1M)
'set_default_switching_activity' finished successfully.
% End Load power constraints ... (date=07/15 18:00:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1185.6M, current mem=1185.6M)
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
slow_corner typ_corner fast_corner
% Begin load AAE data ... (date=07/15 18:00:22, mem=1228.7M)
AAE DB initialization (MEM=1464.41 CPU=0:00:00.0 REAL=0:00:00.0) 
% End load AAE data ... (date=07/15 18:00:23, total cpu=0:00:00.4, real=0:00:01.0, peak res=1234.1M, current mem=1234.1M)
Reading property file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed/inn_data/aska_dig.prop
*** Completed restoreOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=1468.4M) ***
Total number of combinational cells: 147
Total number of sequential cells: 76
Total number of tristate cells: 8
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 72
List of usable buffers: BUJI3VX1 BUJI3VX0 BUJI3VX12 BUJI3VX16 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INJI3VX1 INJI3VX0 INJI3VX12 INJI3VX16 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8
Total number of usable inverters: 9
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1
Total number of identified usable delay cells: 4
List of identified unusable delay cells: STEJI3VX1 STEJI3VX2 STEJI3VX3 STEJI3VX4
Total number of identified unusable delay cells: 4
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version . They will be removed in the next release. 
timing_enable_separate_device_slew_effect_sensitivities
Compressing special routes for OpenAccess db ...
152 swires and 250 svias were compressed
14 swires and 20 svias were decompressed from small or sparse groups
#% End load design ... (date=07/15 18:00:23, total cpu=0:00:02.5, real=0:00:03.0, peak res=1260.5M, current mem=1234.5M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOPT-3602          1  The specified path group name %s is not ...
WARNING   IMPOAX-1594          2  While reading %s of cell '%s' from libra...
WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
WARNING   IMPOAX-718           4  %s '%g' on %s %s is not aligned to manuf...
WARNING   IMPOAX-722           2  Layer '%s' read from technology data is ...
WARNING   IMPOAX-740           2  Viarule '%s' specified in NonDefault Use...
WARNING   IMPOAX-6021          2  Blockages for cell can not read for cell...
WARNING   IMPCTE-290         128  Could not locate cell %s in any library ...
WARNING   IMPCTE-107           1  The following globals have been obsolete...
WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
*** Message Summary: 146 warning(s), 0 error(s)

<CMD> setDrawView fplan
<CMD> encMessage warning 1
<CMD> encMessage debug 0
<CMD> setDrawView place
**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode true
<CMD> setNanoRouteMode -quiet -routeInsertDiodeForClockNets true
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setTieHiLoMode -reset
<CMD> setTieHiLoMode -cell {{LOGIC1JI3V LOGIC0JI3V}} -maxFanOut 10 -honorDontTouch false -createHierPort false
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setTieHiLoMode -reset
<CMD> setTieHiLoMode -cell {{LOGIC1JI3V LOGIC0JI3V}} -maxFanOut 10 -honorDontTouch false -createHierPort false

Usage: source [-help] <file_name> [-quiet  | -verbose ] [-quiet  | -echo ]

**ERROR: (IMPTCM-48):	"xfab_CTS.cmd" is not a legal option for command "source". Either the current option or an option prior to it is not specified correctly.
  
<CMD> create_route_type -name LeafUnshield -bottom_preferred_layer 2 -top_preferred_layer 4
<CMD> set_ccopt_property -route_type LeafUnshield -net_type leaf
<CMD> create_route_type -name TrunkUnshield -bottom_preferred_layer 2 -top_preferred_layer 4
<CMD> set_ccopt_property -route_type TrunkUnshield -net_type trunk
<CMD> timeDesign -preCTS
*** timeDesign #1 [begin] : totSession cpu/real = 0:00:27.4/0:06:25.5 (0.1), mem = 1526.6M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1522.6M)
Extraction called for design 'aska_dig' of instances=1218 and nets=1279 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aska_dig.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1530.605M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1740.18)
Total number of fetched objects 1252
End delay calculation. (MEM=1898.78 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1862.16 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:27.9 mem=1862.2M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.015  |  5.873  |  0.015  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.231%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.55 sec
Total Real time: 1.0 sec
Total Memory Usage: 1849.34375 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:00.5/0:00:01.2 (0.4), totSession cpu/real = 0:00:28.0/0:06:26.7 (0.1), mem = 1849.3M
<CMD> timeDesign -preCTS -hold
*** timeDesign #2 [begin] : totSession cpu/real = 0:00:28.0/0:06:26.7 (0.1), mem = 1849.3M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1819.8M)
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1834.41)
*** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
Total number of fetched objects 1252
End delay calculation. (MEM=1877.62 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1877.62 CPU=0:00:00.1 REAL=0:00:01.0)
Turning on fast DC mode.
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:00:28.3 mem=1877.6M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.178  | -0.228  | -2.178  |
|           TNS (ns):|-240.217 | -27.688 |-212.529 |
|    Violating Paths:|   473   |   172   |   301   |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Density: 60.231%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.4 sec
Total Real time: 1.0 sec
Total Memory Usage: 1810.121094 Mbytes
*** timeDesign #2 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:28.4/0:06:27.1 (0.1), mem = 1810.1M
<CMD> delete_ccopt_clock_tree_spec
<CMD> create_ccopt_clock_tree_spec -file output/ccopt.spec
Creating clock tree spec for modes (timing configs): functional_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: output/ccopt.spec
<CMD> get_ccopt_clock_trees
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> set_ccopt_property cts_is_sdc_clock_root -pin SPI_Clk true
<CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
<CMD> create_ccopt_clock_tree -name SPI_CLK -source SPI_Clk -no_skew_group
Extracting original clock gating for SPI_CLK...
  clock_tree SPI_CLK contains 46 sinks and 0 clock gates.
Extracting original clock gating for SPI_CLK done.
<CMD> set_ccopt_property source_driver -clock_tree SPI_CLK {BUJI3VX16/A BUJI3VX16/Q}
<CMD> set_ccopt_property clock_period -pin SPI_Clk 20
<CMD> create_ccopt_clock_tree -name CLK -source clk -no_skew_group
Extracting original clock gating for CLK...
  clock_tree CLK contains 322 sinks and 0 clock gates.
Extracting original clock gating for CLK done.
<CMD> set_ccopt_property source_driver -clock_tree CLK {BUJI3VX16/A BUJI3VX16/Q}
<CMD> set_ccopt_property clock_period -pin clk 20
<CMD> set_ccopt_property timing_connectivity_info {}
<CMD> create_ccopt_skew_group -name CLK/functional_mode -sources clk -auto_sinks
The skew group CLK/functional_mode was created. It contains 322 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group CLK/functional_mode true
<CMD> set_ccopt_property target_insertion_delay -skew_group CLK/functional_mode 2.000
<CMD> set_ccopt_property extracted_from_clock_name -skew_group CLK/functional_mode CLK
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group CLK/functional_mode functional_mode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group CLK/functional_mode {slow_corner fast_corner}
<CMD> create_ccopt_skew_group -name SPI_CLK/functional_mode -sources SPI_Clk -auto_sinks
The skew group SPI_CLK/functional_mode was created. It contains 46 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group SPI_CLK/functional_mode true
<CMD> set_ccopt_property target_insertion_delay -skew_group SPI_CLK/functional_mode 2.000
<CMD> set_ccopt_property extracted_from_clock_name -skew_group SPI_CLK/functional_mode SPI_CLK
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group SPI_CLK/functional_mode functional_mode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group SPI_CLK/functional_mode {slow_corner fast_corner}
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> set_ccopt_property allow_resize_of_dont_touch_cells false
**WARN: (IMPCCOPT-2033):	The property allow_resize_of_dont_touch_cells is obsolete. The value is not stored, and setting the value has no effect.
Remove references to this property from any scripts.
**WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
**WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
<CMD> ccopt_design -cts
#% Begin ccopt_design (date=07/15 18:05:38, mem=1375.5M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:00:28.5/0:06:27.2 (0.1), mem = 1811.0M
Runtime...
**INFO: User's settings:
setNanoRouteMode -droutePostRouteSpreadWire         1
setNanoRouteMode -droutePostRouteWidenWireRule      virtuosoDefaultSetup
setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               91
setNanoRouteMode -routeInsertAntennaDiode           true
setNanoRouteMode -routeInsertDiodeForClockNets      true
setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
setNanoRouteMode -timingEngine                      {}
setDesignMode -process                              180
setExtractRCMode -coupling_c_th                     3
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     0.03
setExtractRCMode -total_c_th                        5
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalMaxRouteLayer              4
setRouteMode -earlyGlobalMinRouteLayer              2
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1811.0M, init mem=1811.0M)
*info: Placed = 1218          
*info: Unplaced = 0           
Placement Density:60.23%(49162/81624)
Placement Density (including fixed std cells):60.23%(49162/81624)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1811.0M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:28.5/0:06:27.3 (0.1), mem = 1811.0M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 368 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 368 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1810.99 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 260 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 260
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1252 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1252
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1252 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.940096e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         9( 0.19%)   ( 0.19%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         9( 0.06%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  MET1    (1H)             0   4782 
[NR-eGR]  MET2    (2V)         23165   6760 
[NR-eGR]  MET3    (3H)         26786    310 
[NR-eGR]  MET4    (4V)          2142      0 
[NR-eGR]  METTP   (5H)             0      0 
[NR-eGR]  METTPL  (6V)             0      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total        52094  11852 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 41821um
[NR-eGR] Total length: 52094um, number of vias: 11852
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3643um, number of vias: 925
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1818.99 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    buffer_cells is set for at least one object
    inverter_cells is set for at least one object
    route_type is set for at least one object
    source_driver is set for at least one object
    target_insertion_delay is set for at least one object
  No private non-default CCOpt properties
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Route type trimming info:
  No route type modifications were made.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree SPI_CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
Library trimming inverters in power domain auto-default and half-corner slow_corner:setup.late removed 2 of 8 cells
Original list had 8 cells:
INJI3VX16 INJI3VX12 INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
New trimmed list has 6 cells:
INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
Clock tree balancer configuration for clock_trees CLK SPI_CLK:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    route_type (leaf): LeafUnshield (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): TrunkUnshield (default: default)
    source_driver: BUJI3VX16/A BUJI3VX16/Q (default: )
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
  Inverters:   {INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1}
  Unblocked area available for placement of any clock cells in power_domain auto-default: 81285.120um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET2; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: TrunkUnshield; Top/bottom preferred layer name: MET4/MET2; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: LeafUnshield; Top/bottom preferred layer name: MET4/MET2; 
  Unshielded; Mask Constraint: 0; Source: route_type.
For timing_corner slow_corner:setup, late and power domain auto-default:
  Slew time target (leaf):    0.622ns
  Slew time target (trunk):   0.622ns
  Slew time target (top):     0.622ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.286ns
  Buffer max distance: 2158.170um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUJI3VX16, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=2158.170um, saturatedSlew=0.445ns, speed=3667.239um per ns, cellArea=33.712um^2 per 1000um}
  Inverter  : {lib_cell:INJI3VX8, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=1278.452um, saturatedSlew=0.448ns, speed=2842.584um per ns, cellArea=23.548um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree timing engine global stage delay update for slow_corner:setup.late...
Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree balancer configuration for skew_group CLK/functional_mode:
  Sources:                     pin clk
  Total number of sinks:       322
  Delay constrained sinks:     322
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner slow_corner:setup.late:
  Skew target:                 0.286ns
  Insertion delay target:      2.000ns
Clock tree balancer configuration for skew_group SPI_CLK/functional_mode:
  Sources:                     pin SPI_Clk
  Total number of sinks:       46
  Delay constrained sinks:     46
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner slow_corner:setup.late:
  Skew target:                 0.286ns
  Insertion delay target:      2.000ns
Primary reporting skew groups are:
skew_group CLK/functional_mode with 322 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
  misc counts      : r=2, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.8 real=0:00:00.9)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.9 real=0:00:00.9)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree CLK...
      Clustering clock_tree CLK done.
      Clustering clock_tree SPI_CLK...
      Clustering clock_tree SPI_CLK done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: BUJI3VX16: 4 
    Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:00:29.6 mem=1836.2M) ***
Total net bbox length = 4.250e+04 (2.363e+04 1.888e+04) (ext = 4.655e+03)
Move report: Detail placement moves 22 insts, mean move: 7.03 um, max move: 28.56 um 
	Max move on inst (spi1_conf1_asyn_reg[0]): (221.76, 203.84) --> (236.88, 217.28)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1817.2MB
Summary Report:
Instances move: 22 (out of 1222 movable)
Instances flipped: 0
Mean displacement: 7.03 um
Max displacement: 28.56 um (Instance: spi1_conf1_asyn_reg[0]) (221.76, 203.84) -> (236.88, 217.28)
	Length: 36 sites, height: 1 rows, site name: core_ji3v, cell type: SDFRRQJI3VX1
Total net bbox length = 4.264e+04 (2.370e+04 1.895e+04) (ext = 4.663e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1817.2MB
*** Finished refinePlace (0:00:29.6 mem=1817.2M) ***
    ClockRefiner summary
    All clock instances: Moved 9, flipped 6 and cell swapped 0 (out of a total of 372).
    The largest move was 11.2 um for spi1_conf0_reg[26].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for slow_corner:setup.late...
    Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock DAG stats after 'Clustering':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
      cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.598pF, total=0.629pF
      wire lengths     : top=0.000um, trunk=204.680um, leaf=3815.295um, total=4019.975um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.622ns count=1 avg=0.133ns sd=0.000ns min=0.133ns max=0.133ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.258ns sd=0.031ns min=0.205ns max=0.282ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: BUJI3VX16: 4 
    Primary reporting skew groups after 'Clustering':
      skew_group CLK/functional_mode: insertion delay [min=0.301, max=0.364, avg=0.341, sd=0.015], skew [0.063 vs 0.286], 100% {0.301, 0.364} (wid=0.065 ws=0.051) (gid=0.315 gs=0.030)
    Skew group summary after 'Clustering':
      skew_group CLK/functional_mode: insertion delay [min=0.301, max=0.364, avg=0.341, sd=0.015], skew [0.063 vs 0.286], 100% {0.301, 0.364} (wid=0.065 ws=0.051) (gid=0.315 gs=0.030)
      skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040, avg=0.028, sd=0.009], skew [0.031 vs 0.286], 100% {0.008, 0.040} (wid=0.040 ws=0.031) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         6 (unrouted=6, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1277 (unrouted=27, trialRouted=1250, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 6 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 6 nets for routing of which 6 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 6 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 10 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 10
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1256 nets ( ignored 1250 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 6 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 6
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 6 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.933440e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]   METTP ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METTPL ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  MET1    (1H)             0   4790 
[NR-eGR]  MET2    (2V)         22830   6622 
[NR-eGR]  MET3    (3H)         26817    361 
[NR-eGR]  MET4    (4V)          2796      0 
[NR-eGR]  METTP   (5H)             0      0 
[NR-eGR]  METTPL  (6V)             0      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total        52443  11773 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 42641um
[NR-eGR] Total length: 52443um, number of vias: 11773
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3992um, number of vias: 846
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  MET1    (1H)             0   376 
[NR-eGR]  MET2    (2V)          1561   415 
[NR-eGR]  MET3    (3H)          1776    55 
[NR-eGR]  MET4    (4V)           655     0 
[NR-eGR]  METTP   (5H)             0     0 
[NR-eGR]  METTPL  (6V)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         3992   846 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1693um
[NR-eGR] Total length: 3992um, number of vias: 846
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 3992um, number of vias: 846
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1828.36 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR only done.
Net route status summary:
  Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=6, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1277 (unrouted=27, trialRouted=1250, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:00:29.8/0:06:28.5 (0.1), mem = 1828.4M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 260 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 260
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 6  Num Prerouted Wires = 724
[NR-eGR] Read 1256 nets ( ignored 6 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1250
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1250 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.604544e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         9( 0.19%)   ( 0.19%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         9( 0.06%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1828.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  MET1    (1H)             0   4790 
[NR-eGR]  MET2    (2V)         22709   6628 
[NR-eGR]  MET3    (3H)         26863    367 
[NR-eGR]  MET4    (4V)          2993      0 
[NR-eGR]  METTP   (5H)             0      0 
[NR-eGR]  METTPL  (6V)             0      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total        52564  11785 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 42641um
[NR-eGR] Total length: 52564um, number of vias: 11785
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 1829.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:00:29.8/0:06:28.6 (0.1), mem = 1829.4M
    Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.1 real=0:00:00.2)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'aska_dig' of instances=1222 and nets=1283 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aska_dig.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1829.363M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slow_corner:setup.late...
  Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
    sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
    misc counts      : r=2, pp=0
    cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
    cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
    sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.604pF, total=0.636pF
    wire lengths     : top=0.000um, trunk=204.680um, leaf=3815.295um, total=4019.975um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.622ns count=1 avg=0.133ns sd=0.000ns min=0.133ns max=0.133ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Leaf  : target=0.622ns count=5 avg=0.258ns sd=0.031ns min=0.205ns max=0.283ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: BUJI3VX16: 4 
  Primary reporting skew groups after clustering cong repair call:
    skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364, avg=0.341, sd=0.015], skew [0.062 vs 0.286], 100% {0.302, 0.364} (wid=0.065 ws=0.051) (gid=0.315 gs=0.030)
  Skew group summary after clustering cong repair call:
    skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364, avg=0.341, sd=0.015], skew [0.062 vs 0.286], 100% {0.302, 0.364} (wid=0.065 ws=0.051) (gid=0.315 gs=0.030)
    skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040, avg=0.028, sd=0.009], skew [0.032 vs 0.286], 100% {0.008, 0.040} (wid=0.040 ws=0.032) (gid=0.000 gs=0.000)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Clustering done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
      cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.604pF, total=0.636pF
      wire lengths     : top=0.000um, trunk=204.680um, leaf=3815.295um, total=4019.975um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.622ns count=1 avg=0.133ns sd=0.000ns min=0.133ns max=0.133ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.258ns sd=0.031ns min=0.205ns max=0.283ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: BUJI3VX16: 4 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364], skew [0.062 vs 0.286]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364], skew [0.062 vs 0.286]
      skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040], skew [0.032 vs 0.286]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
      cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.604pF, total=0.636pF
      wire lengths     : top=0.000um, trunk=204.680um, leaf=3815.295um, total=4019.975um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.622ns count=1 avg=0.133ns sd=0.000ns min=0.133ns max=0.133ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.258ns sd=0.031ns min=0.205ns max=0.283ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: BUJI3VX16: 4 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364, avg=0.341, sd=0.015], skew [0.062 vs 0.286], 100% {0.302, 0.364} (wid=0.065 ws=0.051) (gid=0.315 gs=0.030)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364, avg=0.341, sd=0.015], skew [0.062 vs 0.286], 100% {0.302, 0.364} (wid=0.065 ws=0.051) (gid=0.315 gs=0.030)
      skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040, avg=0.028, sd=0.009], skew [0.032 vs 0.286], 100% {0.008, 0.040} (wid=0.040 ws=0.032) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
      cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.604pF, total=0.636pF
      wire lengths     : top=0.000um, trunk=204.680um, leaf=3815.295um, total=4019.975um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.622ns count=1 avg=0.133ns sd=0.000ns min=0.133ns max=0.133ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.258ns sd=0.031ns min=0.205ns max=0.283ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: BUJI3VX16: 4 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364], skew [0.062 vs 0.286]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364], skew [0.062 vs 0.286]
      skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040], skew [0.032 vs 0.286]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
      cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.604pF, total=0.636pF
      wire lengths     : top=0.000um, trunk=204.680um, leaf=3815.295um, total=4019.975um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.622ns count=1 avg=0.133ns sd=0.000ns min=0.133ns max=0.133ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.258ns sd=0.031ns min=0.205ns max=0.283ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: BUJI3VX16: 4 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364], skew [0.062 vs 0.286]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364], skew [0.062 vs 0.286]
      skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040], skew [0.032 vs 0.286]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
      cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.604pF, total=0.636pF
      wire lengths     : top=0.000um, trunk=204.680um, leaf=3815.295um, total=4019.975um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.622ns count=1 avg=0.133ns sd=0.000ns min=0.133ns max=0.133ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.258ns sd=0.031ns min=0.205ns max=0.283ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: BUJI3VX16: 4 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364], skew [0.062 vs 0.286]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364], skew [0.062 vs 0.286]
      skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040], skew [0.032 vs 0.286]
    Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
      cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.604pF, total=0.636pF
      wire lengths     : top=0.000um, trunk=204.680um, leaf=3815.295um, total=4019.975um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.622ns count=1 avg=0.133ns sd=0.000ns min=0.133ns max=0.133ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.258ns sd=0.031ns min=0.205ns max=0.283ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: BUJI3VX16: 4 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364], skew [0.062 vs 0.286]
    Skew group summary after 'Removing longest path buffering':
      skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364], skew [0.062 vs 0.286]
      skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040], skew [0.032 vs 0.286]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
      cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.598pF, total=0.640pF
      wire lengths     : top=0.000um, trunk=299.880um, leaf=3772.272um, total=4072.152um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.622ns count=1 avg=0.138ns sd=0.000ns min=0.138ns max=0.138ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.256ns sd=0.029ns min=0.205ns max=0.276ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: BUJI3VX16: 4 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group CLK/functional_mode: insertion delay [min=0.303, max=0.358, avg=0.340, sd=0.013], skew [0.054 vs 0.286], 100% {0.303, 0.358} (wid=0.064 ws=0.052) (gid=0.321 gs=0.034)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group CLK/functional_mode: insertion delay [min=0.303, max=0.358, avg=0.340, sd=0.013], skew [0.054 vs 0.286], 100% {0.303, 0.358} (wid=0.064 ws=0.052) (gid=0.321 gs=0.034)
      skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040, avg=0.028, sd=0.009], skew [0.032 vs 0.286], 100% {0.008, 0.040} (wid=0.040 ws=0.032) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 104 succeeded with high effort: 104 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.4 real=0:00:00.4)
  CCOpt::Phase::Construction done. (took cpu=0:00:00.8 real=0:00:00.8)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
      cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.598pF, total=0.640pF
      wire lengths     : top=0.000um, trunk=299.880um, leaf=3772.272um, total=4072.152um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.622ns count=1 avg=0.138ns sd=0.000ns min=0.138ns max=0.138ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.256ns sd=0.029ns min=0.205ns max=0.276ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: BUJI3VX16: 4 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group CLK/functional_mode: insertion delay [min=0.303, max=0.358], skew [0.054 vs 0.286]
    Skew group summary after 'Improving clock tree routing':
      skew_group CLK/functional_mode: insertion delay [min=0.303, max=0.358], skew [0.054 vs 0.286]
      skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040], skew [0.032 vs 0.286]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=135.475um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=135.475um^2
      cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.061pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.040pF, leaf=0.598pF, total=0.638pF
      wire lengths     : top=0.000um, trunk=253.680um, leaf=3771.762um, total=4025.442um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.622ns count=1 avg=0.091ns sd=0.000ns min=0.091ns max=0.091ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.481ns sd=0.166ns min=0.205ns max=0.620ns {1 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: BUJI3VX8: 2 BUJI3VX6: 2 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group CLK/functional_mode: insertion delay [min=0.504, max=0.569], skew [0.065 vs 0.286]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group CLK/functional_mode: insertion delay [min=0.504, max=0.569], skew [0.065 vs 0.286]
      skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040], skew [0.032 vs 0.286]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=135.475um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=135.475um^2
      cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.061pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.040pF, leaf=0.598pF, total=0.638pF
      wire lengths     : top=0.000um, trunk=253.680um, leaf=3771.762um, total=4025.442um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.622ns count=1 avg=0.091ns sd=0.000ns min=0.091ns max=0.091ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.481ns sd=0.166ns min=0.205ns max=0.620ns {1 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: BUJI3VX8: 2 BUJI3VX6: 2 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group CLK/functional_mode: insertion delay [min=0.504, max=0.569], skew [0.065 vs 0.286]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group CLK/functional_mode: insertion delay [min=0.504, max=0.569], skew [0.065 vs 0.286]
      skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040], skew [0.032 vs 0.286]
    Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=135.475um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=135.475um^2
      cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.061pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.040pF, leaf=0.598pF, total=0.638pF
      wire lengths     : top=0.000um, trunk=253.680um, leaf=3771.762um, total=4025.442um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.622ns count=1 avg=0.091ns sd=0.000ns min=0.091ns max=0.091ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.481ns sd=0.166ns min=0.205ns max=0.620ns {1 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: BUJI3VX8: 2 BUJI3VX6: 2 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group CLK/functional_mode: insertion delay [min=0.504, max=0.569, avg=0.534, sd=0.019], skew [0.065 vs 0.286], 100% {0.504, 0.569} (wid=0.060 ws=0.051) (gid=0.509 gs=0.014)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group CLK/functional_mode: insertion delay [min=0.504, max=0.569, avg=0.534, sd=0.019], skew [0.065 vs 0.286], 100% {0.504, 0.569} (wid=0.060 ws=0.051) (gid=0.509 gs=0.014)
      skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040, avg=0.028, sd=0.009], skew [0.032 vs 0.286], 100% {0.008, 0.040} (wid=0.040 ws=0.032) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 51 variables and 138 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 3.199ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 7 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
          sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
          misc counts      : r=2, pp=0
          cell areas       : b=135.475um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=135.475um^2
          cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.061pF
          sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.040pF, leaf=0.598pF, total=0.638pF
          wire lengths     : top=0.000um, trunk=253.680um, leaf=3771.762um, total=4025.442um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.622ns count=1 avg=0.091ns sd=0.000ns min=0.091ns max=0.091ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
          Leaf  : target=0.622ns count=5 avg=0.481ns sd=0.166ns min=0.205ns max=0.620ns {1 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: BUJI3VX8: 2 BUJI3VX6: 2 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
          sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
          misc counts      : r=2, pp=0
          cell areas       : b=135.475um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=135.475um^2
          cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.061pF
          sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.040pF, leaf=0.598pF, total=0.638pF
          wire lengths     : top=0.000um, trunk=253.680um, leaf=3771.762um, total=4025.442um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.622ns count=1 avg=0.091ns sd=0.000ns min=0.091ns max=0.091ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
          Leaf  : target=0.622ns count=5 avg=0.481ns sd=0.166ns min=0.205ns max=0.620ns {1 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: BUJI3VX8: 2 BUJI3VX6: 2 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
          sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
          misc counts      : r=2, pp=0
          cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
          cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
          sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.328pF, leaf=0.627pF, total=0.955pF
          wire lengths     : top=0.000um, trunk=2125.395um, leaf=3943.318um, total=6068.713um
          hp wire lengths  : top=0.000um, trunk=1571.360um, leaf=1503.600um, total=3074.960um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.622ns count=8 avg=0.323ns sd=0.198ns min=0.054ns max=0.542ns {4 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
          Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
          sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
          misc counts      : r=2, pp=0
          cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
          cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
          sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.328pF, leaf=0.627pF, total=0.955pF
          wire lengths     : top=0.000um, trunk=2125.395um, leaf=3943.318um, total=6068.713um
          hp wire lengths  : top=0.000um, trunk=1571.360um, leaf=1503.600um, total=3074.960um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.622ns count=8 avg=0.323ns sd=0.198ns min=0.054ns max=0.542ns {4 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
          Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.6 real=0:00:00.6)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
      cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.328pF, leaf=0.627pF, total=0.955pF
      wire lengths     : top=0.000um, trunk=2125.395um, leaf=3943.318um, total=6068.713um
      hp wire lengths  : top=0.000um, trunk=1571.360um, leaf=1503.600um, total=3074.960um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.622ns count=8 avg=0.323ns sd=0.198ns min=0.054ns max=0.542ns {4 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
    Legalizer API calls during this step: 483 succeeded with high effort: 483 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.6 real=0:00:00.6)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
    sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
    misc counts      : r=2, pp=0
    cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
    cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
    sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.328pF, leaf=0.627pF, total=0.955pF
    wire lengths     : top=0.000um, trunk=2125.395um, leaf=3943.318um, total=6068.713um
    hp wire lengths  : top=0.000um, trunk=1571.360um, leaf=1503.600um, total=3074.960um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.622ns count=8 avg=0.323ns sd=0.198ns min=0.054ns max=0.542ns {4 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062], skew [0.056 vs 0.286]
  Skew group summary after Approximately balancing fragments:
    skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062], skew [0.056 vs 0.286]
    skew_group SPI_CLK/functional_mode: insertion delay [min=1.981, max=2.007], skew [0.027 vs 0.286]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
      cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.328pF, leaf=0.627pF, total=0.955pF
      wire lengths     : top=0.000um, trunk=2125.395um, leaf=3943.318um, total=6068.713um
      hp wire lengths  : top=0.000um, trunk=1571.360um, leaf=1503.600um, total=3074.960um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.622ns count=8 avg=0.323ns sd=0.198ns min=0.054ns max=0.542ns {4 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062], skew [0.056 vs 0.286]
    Skew group summary after 'Improving fragments clock skew':
      skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062], skew [0.056 vs 0.286]
      skew_group SPI_CLK/functional_mode: insertion delay [min=1.981, max=2.007], skew [0.027 vs 0.286]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 51 variables and 138 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
          sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
          misc counts      : r=2, pp=0
          cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
          cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
          sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.328pF, leaf=0.627pF, total=0.955pF
          wire lengths     : top=0.000um, trunk=2125.395um, leaf=3943.318um, total=6068.713um
          hp wire lengths  : top=0.000um, trunk=1571.360um, leaf=1503.600um, total=3074.960um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.622ns count=8 avg=0.323ns sd=0.198ns min=0.054ns max=0.542ns {4 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
          Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
      cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.328pF, leaf=0.627pF, total=0.955pF
      wire lengths     : top=0.000um, trunk=2125.395um, leaf=3943.318um, total=6068.713um
      hp wire lengths  : top=0.000um, trunk=1571.360um, leaf=1503.600um, total=3074.960um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.622ns count=8 avg=0.323ns sd=0.198ns min=0.054ns max=0.542ns {4 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062], skew [0.056 vs 0.286]
    Skew group summary after 'Approximately balancing step':
      skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062], skew [0.056 vs 0.286]
      skew_group SPI_CLK/functional_mode: insertion delay [min=1.981, max=2.007], skew [0.027 vs 0.286]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
      cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.328pF, leaf=0.627pF, total=0.955pF
      wire lengths     : top=0.000um, trunk=2125.395um, leaf=3943.318um, total=6068.713um
      hp wire lengths  : top=0.000um, trunk=1571.360um, leaf=1503.600um, total=3074.960um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.622ns count=8 avg=0.323ns sd=0.198ns min=0.054ns max=0.542ns {4 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062], skew [0.056 vs 0.286]
    Skew group summary after 'Fixing clock tree overload':
      skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062], skew [0.056 vs 0.286]
      skew_group SPI_CLK/functional_mode: insertion delay [min=1.981, max=2.007], skew [0.027 vs 0.286]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
      cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.328pF, leaf=0.627pF, total=0.955pF
      wire lengths     : top=0.000um, trunk=2125.395um, leaf=3943.318um, total=6068.713um
      hp wire lengths  : top=0.000um, trunk=1571.360um, leaf=1503.600um, total=3074.960um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.622ns count=8 avg=0.323ns sd=0.198ns min=0.054ns max=0.542ns {4 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062, avg=2.031, sd=0.017], skew [0.056 vs 0.286], 100% {2.006, 2.062} (wid=0.071 ws=0.046) (gid=1.991 gs=0.010)
    Skew group summary after 'Approximately balancing paths':
      skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062, avg=2.031, sd=0.017], skew [0.056 vs 0.286], 100% {2.006, 2.062} (wid=0.071 ws=0.046) (gid=1.991 gs=0.010)
      skew_group SPI_CLK/functional_mode: insertion delay [min=1.981, max=2.007, avg=1.994, sd=0.011], skew [0.027 vs 0.286], 100% {1.981, 2.007} (wid=0.056 ws=0.027) (gid=1.951 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.1)
  Stage::Balancing done. (took cpu=0:00:00.7 real=0:00:00.7)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for slow_corner:setup.late...
  Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
    sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
    misc counts      : r=2, pp=0
    cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
    cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
    sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.328pF, leaf=0.627pF, total=0.955pF
    wire lengths     : top=0.000um, trunk=2125.395um, leaf=3943.318um, total=6068.713um
    hp wire lengths  : top=0.000um, trunk=1571.360um, leaf=1503.600um, total=3074.960um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.622ns count=8 avg=0.323ns sd=0.198ns min=0.054ns max=0.542ns {4 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
  Primary reporting skew groups before polishing:
    skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062], skew [0.056 vs 0.286]
  Skew group summary before polishing:
    skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062], skew [0.056 vs 0.286]
    skew_group SPI_CLK/functional_mode: insertion delay [min=1.981, max=2.007], skew [0.027 vs 0.286]
  Merging balancing drivers for power...
    Tried: 14 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
      cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.328pF, leaf=0.627pF, total=0.955pF
      wire lengths     : top=0.000um, trunk=2125.395um, leaf=3943.318um, total=6068.713um
      hp wire lengths  : top=0.000um, trunk=1571.360um, leaf=1503.600um, total=3074.960um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.622ns count=8 avg=0.323ns sd=0.198ns min=0.054ns max=0.542ns {4 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062], skew [0.056 vs 0.286]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062], skew [0.056 vs 0.286]
      skew_group SPI_CLK/functional_mode: insertion delay [min=1.981, max=2.007], skew [0.027 vs 0.286]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
      cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.328pF, leaf=0.627pF, total=0.955pF
      wire lengths     : top=0.000um, trunk=2125.395um, leaf=3943.318um, total=6068.713um
      hp wire lengths  : top=0.000um, trunk=1571.360um, leaf=1503.600um, total=3074.960um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.622ns count=8 avg=0.323ns sd=0.198ns min=0.054ns max=0.542ns {4 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062, avg=2.031, sd=0.017], skew [0.056 vs 0.286], 100% {2.006, 2.062} (wid=0.071 ws=0.046) (gid=1.990 gs=0.010)
    Skew group summary after 'Improving clock skew':
      skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062, avg=2.031, sd=0.017], skew [0.056 vs 0.286], 100% {2.006, 2.062} (wid=0.071 ws=0.046) (gid=1.990 gs=0.010)
      skew_group SPI_CLK/functional_mode: insertion delay [min=1.981, max=2.007, avg=1.994, sd=0.011], skew [0.027 vs 0.286], 100% {1.981, 2.007} (wid=0.056 ws=0.027) (gid=1.951 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 43 succeeded with high effort: 43 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 154 succeeded with high effort: 154 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 154 succeeded with high effort: 154 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
      cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.282pF, leaf=0.625pF, total=0.907pF
      wire lengths     : top=0.000um, trunk=1852.455um, leaf=3933.509um, total=5785.964um
      hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1503.600um, total=2857.680um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.622ns count=8 avg=0.284ns sd=0.170ns min=0.054ns max=0.515ns {5 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group CLK/functional_mode: insertion delay [min=1.857, max=1.915, avg=1.884, sd=0.017], skew [0.058 vs 0.286], 100% {1.857, 1.915} (wid=0.067 ws=0.047) (gid=1.849 gs=0.011)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group CLK/functional_mode: insertion delay [min=1.857, max=1.915, avg=1.884, sd=0.017], skew [0.058 vs 0.286], 100% {1.857, 1.915} (wid=0.067 ws=0.047) (gid=1.849 gs=0.011)
      skew_group SPI_CLK/functional_mode: insertion delay [min=1.860, max=1.887, avg=1.874, sd=0.011], skew [0.027 vs 0.286], 100% {1.860, 1.887} (wid=0.053 ws=0.027) (gid=1.834 gs=0.000)
    Legalizer API calls during this step: 393 succeeded with high effort: 393 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=1.429pF fall=1.447pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
      cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.282pF, leaf=0.625pF, total=0.907pF
      wire lengths     : top=0.000um, trunk=1852.455um, leaf=3933.509um, total=5785.964um
      hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1503.600um, total=2857.680um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.622ns count=8 avg=0.284ns sd=0.170ns min=0.054ns max=0.515ns {5 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group CLK/functional_mode: insertion delay [min=1.857, max=1.915, avg=1.884, sd=0.017], skew [0.058 vs 0.286], 100% {1.857, 1.915} (wid=0.067 ws=0.047) (gid=1.849 gs=0.011)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group CLK/functional_mode: insertion delay [min=1.857, max=1.915, avg=1.884, sd=0.017], skew [0.058 vs 0.286], 100% {1.857, 1.915} (wid=0.067 ws=0.047) (gid=1.849 gs=0.011)
      skew_group SPI_CLK/functional_mode: insertion delay [min=1.860, max=1.887, avg=1.874, sd=0.011], skew [0.027 vs 0.286], 100% {1.860, 1.887} (wid=0.053 ws=0.027) (gid=1.834 gs=0.000)
    Legalizer API calls during this step: 24 succeeded with high effort: 24 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
      cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.282pF, leaf=0.625pF, total=0.907pF
      wire lengths     : top=0.000um, trunk=1852.455um, leaf=3933.509um, total=5785.964um
      hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1503.600um, total=2857.680um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.622ns count=8 avg=0.284ns sd=0.170ns min=0.054ns max=0.515ns {5 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group CLK/functional_mode: insertion delay [min=1.857, max=1.915, avg=1.884, sd=0.017], skew [0.058 vs 0.286], 100% {1.857, 1.915} (wid=0.067 ws=0.047) (gid=1.849 gs=0.011)
    Skew group summary after 'Improving insertion delay':
      skew_group CLK/functional_mode: insertion delay [min=1.857, max=1.915, avg=1.884, sd=0.017], skew [0.058 vs 0.286], 100% {1.857, 1.915} (wid=0.067 ws=0.047) (gid=1.849 gs=0.011)
      skew_group SPI_CLK/functional_mode: insertion delay [min=1.860, max=1.887, avg=1.874, sd=0.011], skew [0.027 vs 0.286], 100% {1.860, 1.887} (wid=0.053 ws=0.027) (gid=1.834 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=13, filtered=13, permitted=11, cannotCompute=0, computed=11, moveTooSmall=6, resolved=0, predictFail=4, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=7, ignoredLeafDriver=0, worse=43, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 55 succeeded with high effort: 55 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires A1...
        Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=13, filtered=13, permitted=11, cannotCompute=5, computed=6, moveTooSmall=18, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=13, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 21 succeeded with high effort: 21 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=13, filtered=13, permitted=11, cannotCompute=0, computed=11, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=24, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 24 succeeded with high effort: 24 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
        sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
        misc counts      : r=2, pp=0
        cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
        cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
        sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
        wire capacitance : top=0.000pF, trunk=0.282pF, leaf=0.625pF, total=0.907pF
        wire lengths     : top=0.000um, trunk=1852.455um, leaf=3933.509um, total=5785.964um
        hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1503.600um, total=2857.680um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.622ns count=8 avg=0.284ns sd=0.170ns min=0.054ns max=0.515ns {5 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
        Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group CLK/functional_mode: insertion delay [min=1.857, max=1.915, avg=1.884, sd=0.017], skew [0.058 vs 0.286], 100% {1.857, 1.915} (wid=0.067 ws=0.047) (gid=1.849 gs=0.011)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group CLK/functional_mode: insertion delay [min=1.857, max=1.915, avg=1.884, sd=0.017], skew [0.058 vs 0.286], 100% {1.857, 1.915} (wid=0.067 ws=0.047) (gid=1.849 gs=0.011)
        skew_group SPI_CLK/functional_mode: insertion delay [min=1.860, max=1.887, avg=1.874, sd=0.011], skew [0.027 vs 0.286], 100% {1.860, 1.887} (wid=0.053 ws=0.027) (gid=1.834 gs=0.000)
      Legalizer API calls during this step: 126 succeeded with high effort: 126 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.2 real=0:00:00.2)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 14 , Succeeded = 0 , Constraints Broken = 9 , CannotMove = 3 , Illegal = 2 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
      cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.282pF, leaf=0.625pF, total=0.907pF
      wire lengths     : top=0.000um, trunk=1852.455um, leaf=3933.509um, total=5785.964um
      hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1503.600um, total=2857.680um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.622ns count=8 avg=0.284ns sd=0.170ns min=0.054ns max=0.516ns {5 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group CLK/functional_mode: insertion delay [min=1.857, max=1.915, avg=1.884, sd=0.017], skew [0.058 vs 0.286], 100% {1.857, 1.915} (wid=0.067 ws=0.047) (gid=1.849 gs=0.011)
    Skew group summary after 'Wire Opt OverFix':
      skew_group CLK/functional_mode: insertion delay [min=1.857, max=1.915, avg=1.884, sd=0.017], skew [0.058 vs 0.286], 100% {1.857, 1.915} (wid=0.067 ws=0.047) (gid=1.849 gs=0.011)
      skew_group SPI_CLK/functional_mode: insertion delay [min=1.860, max=1.887, avg=1.874, sd=0.011], skew [0.027 vs 0.286], 100% {1.860, 1.887} (wid=0.053 ws=0.027) (gid=1.834 gs=0.000)
    Legalizer API calls during this step: 126 succeeded with high effort: 126 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.2 real=0:00:00.2)
  Total capacitance is (rise=2.336pF fall=2.355pF), of which (rise=0.907pF fall=0.907pF) is wire, and (rise=1.429pF fall=1.447pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.7 real=0:00:00.7)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 11 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:00:31.6 mem=1831.6M) ***
Total net bbox length = 4.428e+04 (2.483e+04 1.944e+04) (ext = 5.091e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1831.6MB
Summary Report:
Instances move: 0 (out of 1229 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.428e+04 (2.483e+04 1.944e+04) (ext = 5.091e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1831.6MB
*** Finished refinePlace (0:00:31.6 mem=1831.6M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 379).
  Restoring pStatusCts on 11 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Implementation done. (took cpu=0:00:01.4 real=0:00:01.5)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        13 (unrouted=13, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1277 (unrouted=27, trialRouted=1250, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 13 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 13 nets for routing of which 13 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 13 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 10 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 10
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1263 nets ( ignored 1250 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 13 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.734400e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 6]
[NR-eGR] Layer group 2: route 1 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.455680e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]   METTP ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METTPL ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  MET1    (1H)             0   4804 
[NR-eGR]  MET2    (2V)         22729   6635 
[NR-eGR]  MET3    (3H)         28130    384 
[NR-eGR]  MET4    (4V)          3502      0 
[NR-eGR]  METTP   (5H)             0      0 
[NR-eGR]  METTPL  (6V)             0      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total        54361  11823 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 44275um
[NR-eGR] Total length: 54361um, number of vias: 11823
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5790um, number of vias: 884
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  MET1    (1H)             0   390 
[NR-eGR]  MET2    (2V)          1582   422 
[NR-eGR]  MET3    (3H)          3044    72 
[NR-eGR]  MET4    (4V)          1164     0 
[NR-eGR]  METTP   (5H)             0     0 
[NR-eGR]  METTPL  (6V)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         5790   884 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3327um
[NR-eGR] Total length: 5790um, number of vias: 884
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 5790um, number of vias: 884
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1831.57 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
        Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
      Routing using eGR only done.
Net route status summary:
  Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=13, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1277 (unrouted=27, trialRouted=1250, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'aska_dig' of instances=1229 and nets=1290 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aska_dig.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1831.574M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for slow_corner:setup.late...
        Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
          sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
          misc counts      : r=2, pp=0
          cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
          cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
          sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.301pF, leaf=0.686pF, total=0.987pF
          wire lengths     : top=0.000um, trunk=1854.065um, leaf=3935.685um, total=5789.750um
          hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1503.600um, total=2857.680um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=2, worst=[0.015ns, 0.003ns]} avg=0.009ns sd=0.008ns sum=0.018ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.622ns count=8 avg=0.300ns sd=0.186ns min=0.054ns max=0.565ns {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}
          Leaf  : target=0.622ns count=5 avg=0.555ns sd=0.070ns min=0.495ns max=0.637ns {0 <= 0.373ns, 1 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns} {2 <= 0.653ns, 0 <= 0.684ns, 0 <= 0.746ns, 0 <= 0.933ns, 0 > 0.933ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
        Primary reporting skew groups eGRPC initial state:
          skew_group CLK/functional_mode: insertion delay [min=1.927, max=1.985, avg=1.956, sd=0.018], skew [0.058 vs 0.286], 100% {1.927, 1.985} (wid=0.059 ws=0.040) (gid=1.925 gs=0.018)
        Skew group summary eGRPC initial state:
          skew_group CLK/functional_mode: insertion delay [min=1.927, max=1.985, avg=1.956, sd=0.018], skew [0.058 vs 0.286], 100% {1.927, 1.985} (wid=0.059 ws=0.040) (gid=1.925 gs=0.018)
          skew_group SPI_CLK/functional_mode: insertion delay [min=1.921, max=1.931, avg=1.927, sd=0.003], skew [0.010 vs 0.286], 100% {1.921, 1.931} (wid=0.039 ws=0.010) (gid=1.892 gs=0.000)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
            sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
            misc counts      : r=2, pp=0
            cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
            cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
            sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
            wire capacitance : top=0.000pF, trunk=0.301pF, leaf=0.686pF, total=0.987pF
            wire lengths     : top=0.000um, trunk=1854.065um, leaf=3935.685um, total=5789.750um
            hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1503.600um, total=2857.680um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=2, worst=[0.015ns, 0.003ns]} avg=0.009ns sd=0.008ns sum=0.018ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.622ns count=8 avg=0.300ns sd=0.186ns min=0.054ns max=0.565ns {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}
            Leaf  : target=0.622ns count=5 avg=0.555ns sd=0.070ns min=0.495ns max=0.637ns {0 <= 0.373ns, 1 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns} {2 <= 0.653ns, 0 <= 0.684ns, 0 <= 0.746ns, 0 <= 0.933ns, 0 > 0.933ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group CLK/functional_mode: insertion delay [min=1.927, max=1.985], skew [0.058 vs 0.286]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group CLK/functional_mode: insertion delay [min=1.927, max=1.985], skew [0.058 vs 0.286]
            skew_group SPI_CLK/functional_mode: insertion delay [min=1.921, max=1.931], skew [0.010 vs 0.286]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 2, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 4, numSkippedDueToCloseToSkewTarget = 7
          CCOpt-eGRPC Downsizing: considered: 2, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
            sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
            misc counts      : r=2, pp=0
            cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
            cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
            sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
            wire capacitance : top=0.000pF, trunk=0.301pF, leaf=0.686pF, total=0.987pF
            wire lengths     : top=0.000um, trunk=1854.065um, leaf=3935.685um, total=5789.750um
            hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1503.600um, total=2857.680um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=2, worst=[0.015ns, 0.003ns]} avg=0.009ns sd=0.008ns sum=0.018ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.622ns count=8 avg=0.300ns sd=0.186ns min=0.054ns max=0.565ns {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}
            Leaf  : target=0.622ns count=5 avg=0.555ns sd=0.070ns min=0.495ns max=0.637ns {0 <= 0.373ns, 1 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns} {2 <= 0.653ns, 0 <= 0.684ns, 0 <= 0.746ns, 0 <= 0.933ns, 0 > 0.933ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group CLK/functional_mode: insertion delay [min=1.927, max=1.985], skew [0.058 vs 0.286]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group CLK/functional_mode: insertion delay [min=1.927, max=1.985], skew [0.058 vs 0.286]
            skew_group SPI_CLK/functional_mode: insertion delay [min=1.921, max=1.931], skew [0.010 vs 0.286]
          Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 13, tested: 13, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 2
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          ----------------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
          ----------------------------------------------------------------------------------------------------------------------------
          top                0                    0                    0            0                    0                    0
          trunk              0                    0                    0            0                    0                    0
          leaf               2 [100.0%]           2 (100.0%)           0            0                    2 (100.0%)           0 (0.0%)
          ----------------------------------------------------------------------------------------------------------------------------
          Total              2 [100.0%]           2 (100.0%)           0            0                    2 (100.0%)           0 (0.0%)
          ----------------------------------------------------------------------------------------------------------------------------
          
          Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 15.053um^2 (5.941%)
          Max. move: 2.800um (CTS_ccl_a_buf_00004), Min. move: 0.000um, Avg. move: 1.400um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
            sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
            misc counts      : r=2, pp=0
            cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
            cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
            sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
            wire capacitance : top=0.000pF, trunk=0.301pF, leaf=0.686pF, total=0.987pF
            wire lengths     : top=0.000um, trunk=1854.065um, leaf=3935.685um, total=5789.750um
            hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1503.600um, total=2857.680um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.622ns count=8 avg=0.302ns sd=0.185ns min=0.054ns max=0.565ns {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}
            Leaf  : target=0.622ns count=5 avg=0.487ns sd=0.026ns min=0.456ns max=0.520ns {0 <= 0.373ns, 3 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group CLK/functional_mode: insertion delay [min=1.904, max=1.974], skew [0.070 vs 0.286]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group CLK/functional_mode: insertion delay [min=1.904, max=1.974], skew [0.070 vs 0.286]
            skew_group SPI_CLK/functional_mode: insertion delay [min=1.921, max=1.931], skew [0.010 vs 0.286]
          Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
          sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
          misc counts      : r=2, pp=0
          cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
          cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
          sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.301pF, leaf=0.686pF, total=0.987pF
          wire lengths     : top=0.000um, trunk=1854.065um, leaf=3935.685um, total=5789.750um
          hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1503.600um, total=2857.680um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.622ns count=8 avg=0.302ns sd=0.185ns min=0.054ns max=0.565ns {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}
          Leaf  : target=0.622ns count=5 avg=0.487ns sd=0.026ns min=0.456ns max=0.520ns {0 <= 0.373ns, 3 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
        Primary reporting skew groups before routing clock trees:
          skew_group CLK/functional_mode: insertion delay [min=1.904, max=1.974, avg=1.946, sd=0.016], skew [0.070 vs 0.286], 100% {1.904, 1.974} (wid=0.060 ws=0.041) (gid=1.925 gs=0.041)
        Skew group summary before routing clock trees:
          skew_group CLK/functional_mode: insertion delay [min=1.904, max=1.974, avg=1.946, sd=0.016], skew [0.070 vs 0.286], 100% {1.904, 1.974} (wid=0.060 ws=0.041) (gid=1.925 gs=0.041)
          skew_group SPI_CLK/functional_mode: insertion delay [min=1.921, max=1.931, avg=1.927, sd=0.003], skew [0.010 vs 0.286], 100% {1.921, 1.931} (wid=0.039 ws=0.010) (gid=1.892 gs=0.000)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 11 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:00:31.8 mem=1831.7M) ***
Total net bbox length = 4.428e+04 (2.483e+04 1.944e+04) (ext = 5.091e+03)
Move report: Detail placement moves 10 insts, mean move: 3.30 um, max move: 8.96 um 
	Max move on inst (spi1_conf1_asyn_reg[14]): (128.80, 109.76) --> (133.28, 114.24)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1819.8MB
Summary Report:
Instances move: 10 (out of 1229 movable)
Instances flipped: 0
Mean displacement: 3.30 um
Max displacement: 8.96 um (Instance: spi1_conf1_asyn_reg[14]) (128.8, 109.76) -> (133.28, 114.24)
	Length: 36 sites, height: 1 rows, site name: core_ji3v, cell type: SDFRRQJI3VX1
Total net bbox length = 4.429e+04 (2.484e+04 1.945e+04) (ext = 5.090e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1819.8MB
*** Finished refinePlace (0:00:31.9 mem=1819.8M) ***
  ClockRefiner summary
  All clock instances: Moved 1, flipped 0 and cell swapped 0 (out of a total of 379).
  The largest move was 2.8 um for spi1_Rx_data_temp_reg[0].
  Restoring pStatusCts on 11 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.1)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=13, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1277 (unrouted=27, trialRouted=1250, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 13 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 13 nets for routing of which 13 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 13 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 10 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 10
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1263 nets ( ignored 1250 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 13 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.720960e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [2, 6]
[NR-eGR] Layer group 2: route 2 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.154560e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]   METTP ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METTPL ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  MET1    (1H)             0   4804 
[NR-eGR]  MET2    (2V)         22699   6641 
[NR-eGR]  MET3    (3H)         28135    387 
[NR-eGR]  MET4    (4V)          3523      0 
[NR-eGR]  METTP   (5H)             0      0 
[NR-eGR]  METTPL  (6V)             0      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total        54357  11832 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 44294um
[NR-eGR] Total length: 54357um, number of vias: 11832
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5786um, number of vias: 893
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  MET1    (1H)             0   390 
[NR-eGR]  MET2    (2V)          1552   428 
[NR-eGR]  MET3    (3H)          3049    75 
[NR-eGR]  MET4    (4V)          1185     0 
[NR-eGR]  METTP   (5H)             0     0 
[NR-eGR]  METTPL  (6V)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         5786   893 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3329um
[NR-eGR] Total length: 5786um, number of vias: 893
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 5786um, number of vias: 893
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1823.79 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 13 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
-droutePostRouteWidenWireRule ""
-routeInsertAntennaDiode false
-routeInsertDiodeForClockNets false
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
To increase the message display limit, refer to the product command reference manual.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=07/15 18:05:41, mem=1403.9M)

globalDetailRoute

#Start globalDetailRoute on Mon Jul 15 18:05:41 2024
#
#create default rule from bind_ndr_rule rule=0x7fe5261c9870 0x7fe5068b0ff0
#num needed restored net=0
#need_extraction net=0 (total=1290)
#NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
#
#Wire/Via statistics before line assignment ...
#Total wire length = 5786 um.
#Total half perimeter of net bounding box = 3349 um.
#Total wire length on LAYER MET1 = 0 um.
#Total wire length on LAYER MET2 = 1552 um.
#Total wire length on LAYER MET3 = 3049 um.
#Total wire length on LAYER MET4 = 1185 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 893
#Up-Via Summary (total 893):
#           
#-----------------------
# MET1              390
# MET2              428
# MET3               75
#-----------------------
#                   893 
#
#Start routing data preparation on Mon Jul 15 18:05:42 2024
#
#VS-NDR VOLTAGE_SPACING_0 is found to be trivial
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1288 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
# MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
# METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
#Bottom routing layer index=1(MET1), bottom routing layer for shielding=1(MET1), bottom shield layer=1(MET1)
#shield_bottom_stripe_layer=1(MET1), shield_top_stripe_layer=6(METTPL)
#pin_access_rlayer=2(MET2)
#shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1429.11 (MB), peak = 1462.66 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET3's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1450.52 (MB), peak = 1462.66 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1288 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#
#Distribution of nets:
#  
# #pin range           #net       %
#------------------------------------
#          2             612 ( 47.4%)
#          3             445 ( 34.5%)
#          4              63 (  4.9%)
#          5              46 (  3.6%)
#          6              20 (  1.6%)
#          7              36 (  2.8%)
#          8               6 (  0.5%)
#          9               2 (  0.2%)
#  10  -  19              10 (  0.8%)
#  20  -  29               1 (  0.1%)
#  30  -  39               4 (  0.3%)
#  40  -  49               6 (  0.5%)
#  50  -  59               4 (  0.3%)
#  60  -  69               1 (  0.1%)
#  70  -  79               4 (  0.3%)
#  80  -  89               3 (  0.2%)
#     >=2000               0 (  0.0%)
#
#Total: 1290 nets, 1263 non-trivial nets
#                              #net       %
#-------------------------------------------
#  Fully global routed           13 ( 1.0%)
#  Clock                         13
#  Prefer layer range            13
#
#Nets in 1 layer range:
#  Bottom Pref.Layer    Top Pref.Layer       #net       %
#---------------------------------------------------------
#           2 MET2           4 MET4            13 (  1.0%)
#
#13 nets selected.
#
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.52 (MB)
#Total memory = 1458.45 (MB)
#Peak memory = 1462.66 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
#
#Wire/Via statistics after line assignment ...
#Total wire length = 5803 um.
#Total half perimeter of net bounding box = 3349 um.
#Total wire length on LAYER MET1 = 22 um.
#Total wire length on LAYER MET2 = 1589 um.
#Total wire length on LAYER MET3 = 3007 um.
#Total wire length on LAYER MET4 = 1184 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 813
#Up-Via Summary (total 813):
#           
#-----------------------
# MET1              390
# MET2              355
# MET3               68
#-----------------------
#                   813 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 40.30 (MB)
#Total memory = 1456.64 (MB)
#Peak memory = 1462.66 (MB)
#Skip comparing routing design signature in db-snapshot flow
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1288 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1288 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1288 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1288 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 118
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1         46       72      118
#	Totals       46       72      118
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1464.76 (MB), peak = 1486.41 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1466.33 (MB), peak = 1486.41 (MB)
#Complete Detail Routing.
#Total wire length = 6308 um.
#Total half perimeter of net bounding box = 3349 um.
#Total wire length on LAYER MET1 = 0 um.
#Total wire length on LAYER MET2 = 1962 um.
#Total wire length on LAYER MET3 = 3111 um.
#Total wire length on LAYER MET4 = 1236 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 697
#Up-Via Summary (total 697):
#           
#-----------------------
# MET1              390
# MET2              240
# MET3               67
#-----------------------
#                   697 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 9.70 (MB)
#Total memory = 1466.34 (MB)
#Peak memory = 1486.41 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 9.71 (MB)
#Total memory = 1466.35 (MB)
#Peak memory = 1486.41 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 69.33 (MB)
#Total memory = 1473.23 (MB)
#Peak memory = 1486.41 (MB)
#Number of warnings = 0
#Total number of warnings = 0
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Jul 15 18:05:46 2024
#
% End globalDetailRoute (date=07/15 18:05:46, total cpu=0:00:04.6, real=0:00:05.0, peak res=1486.4M, current mem=1472.2M)
        NanoRoute done. (took cpu=0:00:04.6 real=0:00:04.6)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 13 net(s)
Set FIXED placed status on 11 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1899.74 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 260 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 260
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 13  Num Prerouted Wires = 895
[NR-eGR] Read 1263 nets ( ignored 13 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1250
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1250 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.605888e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         9( 0.19%)   ( 0.19%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         9( 0.06%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  MET1    (1H)             0   4804 
[NR-eGR]  MET2    (2V)         23290   6471 
[NR-eGR]  MET3    (3H)         28207    378 
[NR-eGR]  MET4    (4V)          3379      0 
[NR-eGR]  METTP   (5H)             0      0 
[NR-eGR]  METTPL  (6V)             0      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total        54877  11653 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 44294um
[NR-eGR] Total length: 54877um, number of vias: 11653
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1899.74 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=13, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1277 (unrouted=27, trialRouted=1250, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:04.8 real=0:00:04.8)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'aska_dig' of instances=1229 and nets=1290 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aska_dig.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1899.738M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slow_corner:setup.late...
  Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
    sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
    misc counts      : r=2, pp=0
    cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
    cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
    sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.303pF, leaf=0.764pF, total=1.067pF
    wire lengths     : top=0.000um, trunk=1868.160um, leaf=4440.280um, total=6308.440um
    hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1503.600um, total=2857.680um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.622ns count=8 avg=0.304ns sd=0.186ns min=0.054ns max=0.568ns {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}
    Leaf  : target=0.622ns count=5 avg=0.501ns sd=0.032ns min=0.461ns max=0.533ns {0 <= 0.373ns, 2 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
  Primary reporting skew groups after routing clock trees:
    skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992, avg=1.960, sd=0.020], skew [0.074 vs 0.286], 100% {1.917, 1.992} (wid=0.052 ws=0.036) (gid=1.951 gs=0.049)
  Skew group summary after routing clock trees:
    skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992, avg=1.960, sd=0.020], skew [0.074 vs 0.286], 100% {1.917, 1.992} (wid=0.052 ws=0.036) (gid=1.951 gs=0.049)
    skew_group SPI_CLK/functional_mode: insertion delay [min=1.938, max=1.945, avg=1.942, sd=0.002], skew [0.008 vs 0.286], 100% {1.938, 1.945} (wid=0.037 ws=0.008) (gid=1.909 gs=0.000)
  CCOpt::Phase::Routing done. (took cpu=0:00:04.9 real=0:00:04.9)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 13, tested: 13, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
        sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
        misc counts      : r=2, pp=0
        cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
        cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
        sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
        wire capacitance : top=0.000pF, trunk=0.303pF, leaf=0.764pF, total=1.067pF
        wire lengths     : top=0.000um, trunk=1868.160um, leaf=4440.280um, total=6308.440um
        hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1503.600um, total=2857.680um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.622ns count=8 avg=0.304ns sd=0.186ns min=0.054ns max=0.568ns {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}
        Leaf  : target=0.622ns count=5 avg=0.501ns sd=0.032ns min=0.461ns max=0.533ns {0 <= 0.373ns, 2 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992], skew [0.074 vs 0.286]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992], skew [0.074 vs 0.286]
        skew_group SPI_CLK/functional_mode: insertion delay [min=1.938, max=1.945], skew [0.008 vs 0.286]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 51 variables and 138 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 13, tested: 13, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
        sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
        misc counts      : r=2, pp=0
        cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
        cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
        sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
        wire capacitance : top=0.000pF, trunk=0.303pF, leaf=0.764pF, total=1.067pF
        wire lengths     : top=0.000um, trunk=1868.160um, leaf=4440.280um, total=6308.440um
        hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1503.600um, total=2857.680um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.622ns count=8 avg=0.304ns sd=0.186ns min=0.054ns max=0.568ns {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}
        Leaf  : target=0.622ns count=5 avg=0.501ns sd=0.032ns min=0.461ns max=0.533ns {0 <= 0.373ns, 2 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992], skew [0.074 vs 0.286]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992], skew [0.074 vs 0.286]
        skew_group SPI_CLK/functional_mode: insertion delay [min=1.938, max=1.945], skew [0.008 vs 0.286]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 13, nets tested: 13, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
      cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.303pF, leaf=0.764pF, total=1.067pF
      wire lengths     : top=0.000um, trunk=1868.160um, leaf=4440.280um, total=6308.440um
      hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1503.600um, total=2857.680um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.622ns count=8 avg=0.304ns sd=0.186ns min=0.054ns max=0.568ns {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=5 avg=0.501ns sd=0.032ns min=0.461ns max=0.533ns {0 <= 0.373ns, 2 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992, avg=1.960, sd=0.020], skew [0.074 vs 0.286], 100% {1.917, 1.992} (wid=0.052 ws=0.036) (gid=1.951 gs=0.049)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992, avg=1.960, sd=0.020], skew [0.074 vs 0.286], 100% {1.917, 1.992} (wid=0.052 ws=0.036) (gid=1.951 gs=0.049)
      skew_group SPI_CLK/functional_mode: insertion delay [min=1.938, max=1.945, avg=1.942, sd=0.002], skew [0.008 vs 0.286], 100% {1.938, 1.945} (wid=0.037 ws=0.008) (gid=1.909 gs=0.000)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
        sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
        misc counts      : r=2, pp=0
        cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
        cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
        sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
        wire capacitance : top=0.000pF, trunk=0.303pF, leaf=0.764pF, total=1.067pF
        wire lengths     : top=0.000um, trunk=1868.160um, leaf=4440.280um, total=6308.440um
        hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1503.600um, total=2857.680um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.622ns count=8 avg=0.304ns sd=0.186ns min=0.054ns max=0.568ns {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}
        Leaf  : target=0.622ns count=5 avg=0.501ns sd=0.032ns min=0.461ns max=0.533ns {0 <= 0.373ns, 2 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992, avg=1.960, sd=0.020], skew [0.074 vs 0.286], 100% {1.917, 1.992} (wid=0.052 ws=0.036) (gid=1.951 gs=0.049)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992, avg=1.960, sd=0.020], skew [0.074 vs 0.286], 100% {1.917, 1.992} (wid=0.052 ws=0.036) (gid=1.951 gs=0.049)
        skew_group SPI_CLK/functional_mode: insertion delay [min=1.938, max=1.945, avg=1.942, sd=0.002], skew [0.008 vs 0.286], 100% {1.938, 1.945} (wid=0.037 ws=0.008) (gid=1.909 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=13, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1277 (unrouted=27, trialRouted=1250, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slow_corner:setup.late...
  Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
    sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
    misc counts      : r=2, pp=0
    cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
    cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
    sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.303pF, leaf=0.764pF, total=1.067pF
    wire lengths     : top=0.000um, trunk=1868.160um, leaf=4440.280um, total=6308.440um
    hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1503.600um, total=2857.680um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.622ns count=8 avg=0.304ns sd=0.186ns min=0.054ns max=0.568ns {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}
    Leaf  : target=0.622ns count=5 avg=0.501ns sd=0.032ns min=0.461ns max=0.533ns {0 <= 0.373ns, 2 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
  Primary reporting skew groups after post-conditioning:
    skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992, avg=1.960, sd=0.020], skew [0.074 vs 0.286], 100% {1.917, 1.992} (wid=0.052 ws=0.036) (gid=1.951 gs=0.049)
  Skew group summary after post-conditioning:
    skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992, avg=1.960, sd=0.020], skew [0.074 vs 0.286], 100% {1.917, 1.992} (wid=0.052 ws=0.036) (gid=1.951 gs=0.049)
    skew_group SPI_CLK/functional_mode: insertion delay [min=1.938, max=1.945, avg=1.942, sd=0.002], skew [0.008 vs 0.286], 100% {1.938, 1.945} (wid=0.037 ws=0.008) (gid=1.909 gs=0.000)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ---------------------------------------------------------
  Cell type                 Count    Area       Capacitance
  ---------------------------------------------------------
  Buffers                    11      268.442       0.117
  Inverters                   0        0.000       0.000
  Integrated Clock Gates      0        0.000       0.000
  Discrete Clock Gates        0        0.000       0.000
  Clock Logic                 0        0.000       0.000
  All                        11      268.442       0.117
  ---------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular              368
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total                368
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk     1868.160
  Leaf      4440.280
  Total     6308.440
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       1354.080
  Leaf        1503.600
  Total       2857.680
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.118    0.303    0.420
  Leaf     1.339    0.764    2.103
  Total    1.457    1.067    2.524
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  1.339     0.004       0.000      0.004    0.004
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.622       8       0.304       0.186      0.054    0.568    {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}         -
  Leaf        0.622       5       0.501       0.032      0.461    0.533    {0 <= 0.373ns, 2 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name        Type      Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  BUJI3VX8    buffer      4       150.528
  BUJI3VX6    buffer      1        30.106
  BUJI3VX4    buffer      1        25.088
  BUJI3VX1    buffer      5        62.720
  -----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner               Skew Group             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow_corner:setup.late    CLK/functional_mode    1.917     1.992     0.074       0.286         0.036           0.036           1.960        0.020     100% {1.917, 1.992}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner               Skew Group                 Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow_corner:setup.late    CLK/functional_mode        1.917     1.992     0.074       0.286         0.036           0.036           1.960        0.020     100% {1.917, 1.992}
  slow_corner:setup.late    SPI_CLK/functional_mode    1.938     1.945     0.008       0.286         0.008           0.008           1.942        0.002     100% {1.938, 1.945}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1984.82)
*** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
Total number of fetched objects 1263
Total number of fetched objects 1263
End delay calculation. (MEM=2012.11 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2012.11 CPU=0:00:00.1 REAL=0:00:01.0)
	Clock: SPI_CLK, View: fast_functional_mode, Ideal Latency: 2, Propagated Latency: 0.9348
	 Executing: set_clock_latency -source -early -min -rise 1.0652 [get_pins SPI_Clk]
	Clock: SPI_CLK, View: fast_functional_mode, Ideal Latency: 2, Propagated Latency: 0.9348
	 Executing: set_clock_latency -source -late -min -rise 1.0652 [get_pins SPI_Clk]
	Clock: SPI_CLK, View: fast_functional_mode, Ideal Latency: 2, Propagated Latency: 1.07913
	 Executing: set_clock_latency -source -early -min -fall 0.920867 [get_pins SPI_Clk]
	Clock: SPI_CLK, View: fast_functional_mode, Ideal Latency: 2, Propagated Latency: 1.07913
	 Executing: set_clock_latency -source -late -min -fall 0.920867 [get_pins SPI_Clk]
	Clock: CLK, View: fast_functional_mode, Ideal Latency: 2, Propagated Latency: 0.913661
	 Executing: set_clock_latency -source -early -min -rise 1.08634 [get_pins clk]
	Clock: CLK, View: fast_functional_mode, Ideal Latency: 2, Propagated Latency: 0.913661
	 Executing: set_clock_latency -source -late -min -rise 1.08634 [get_pins clk]
	Clock: CLK, View: fast_functional_mode, Ideal Latency: 2, Propagated Latency: 1.00568
	 Executing: set_clock_latency -source -early -min -fall 0.994318 [get_pins clk]
	Clock: CLK, View: fast_functional_mode, Ideal Latency: 2, Propagated Latency: 1.00568
	 Executing: set_clock_latency -source -late -min -fall 0.994318 [get_pins clk]
	Clock: SPI_CLK, View: slow_functional_mode, Ideal Latency: 2, Propagated Latency: 1.96695
	 Executing: set_clock_latency -source -early -max -rise 0.0330476 [get_pins SPI_Clk]
	Clock: SPI_CLK, View: slow_functional_mode, Ideal Latency: 2, Propagated Latency: 1.96695
	 Executing: set_clock_latency -source -late -max -rise 0.0330476 [get_pins SPI_Clk]
	Clock: SPI_CLK, View: slow_functional_mode, Ideal Latency: 2, Propagated Latency: 2.13382
	 Executing: set_clock_latency -source -early -max -fall -0.133824 [get_pins SPI_Clk]
	Clock: SPI_CLK, View: slow_functional_mode, Ideal Latency: 2, Propagated Latency: 2.13382
	 Executing: set_clock_latency -source -late -max -fall -0.133824 [get_pins SPI_Clk]
	Clock: CLK, View: slow_functional_mode, Ideal Latency: 2, Propagated Latency: 1.97935
	 Executing: set_clock_latency -source -early -max -rise 0.0206493 [get_pins clk]
	Clock: CLK, View: slow_functional_mode, Ideal Latency: 2, Propagated Latency: 1.97935
	 Executing: set_clock_latency -source -late -max -rise 0.0206493 [get_pins clk]
	Clock: CLK, View: slow_functional_mode, Ideal Latency: 2, Propagated Latency: 2.07752
	 Executing: set_clock_latency -source -early -max -fall -0.0775218 [get_pins clk]
	Clock: CLK, View: slow_functional_mode, Ideal Latency: 2, Propagated Latency: 2.07752
	 Executing: set_clock_latency -source -late -max -fall -0.0775218 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.4 real=0:00:00.4)
Clock DAG stats after update timingGraph:
  cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
  sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
  misc counts      : r=2, pp=0
  cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
  cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
  sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
  wire capacitance : top=0.000pF, trunk=0.303pF, leaf=0.764pF, total=1.067pF
  wire lengths     : top=0.000um, trunk=1868.160um, leaf=4440.280um, total=6308.440um
  hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1503.600um, total=2857.680um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.622ns count=8 avg=0.304ns sd=0.186ns min=0.054ns max=0.568ns {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}
  Leaf  : target=0.622ns count=5 avg=0.501ns sd=0.032ns min=0.461ns max=0.533ns {0 <= 0.373ns, 2 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
Primary reporting skew groups after update timingGraph:
  skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992, avg=1.960, sd=0.020], skew [0.074 vs 0.286], 100% {1.917, 1.992} (wid=0.052 ws=0.036) (gid=1.951 gs=0.049)
Skew group summary after update timingGraph:
  skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992, avg=1.960, sd=0.020], skew [0.074 vs 0.286], 100% {1.917, 1.992} (wid=0.052 ws=0.036) (gid=1.951 gs=0.049)
  skew_group SPI_CLK/functional_mode: insertion delay [min=1.938, max=1.945, avg=1.942, sd=0.002], skew [0.008 vs 0.286], 100% {1.938, 1.945} (wid=0.037 ws=0.008) (gid=1.909 gs=0.000)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.4 real=0:00:00.4)
Runtime done. (took cpu=0:00:08.7 real=0:00:08.8)
Runtime Summary
===============
Clock Runtime:  (36%) Core CTS           3.21 (Init 0.90, Construction 0.54, Implementation 1.47, eGRPC 0.09, PostConditioning 0.07, Other 0.14)
Clock Runtime:  (57%) CTS services       5.02 (RefinePlace 0.13, EarlyGlobalClock 0.15, NanoRoute 4.64, ExtractRC 0.09, TimingAnalysis 0.00)
Clock Runtime:   (6%) Other CTS          0.56 (Init 0.07, CongRepair/EGR-DP 0.11, TimingUpdate 0.37, Other 0.00)
Clock Runtime: (100%) Total              8.78

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:08.7/0:00:08.8 (1.0), totSession cpu/real = 0:00:37.2/0:06:36.1 (0.1), mem = 1890.0M
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1182        2  The clock_gating_cells property has no u...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
*** Message Summary: 17 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:08.7/0:00:08.8 (1.0), totSession cpu/real = 0:00:37.2/0:06:36.1 (0.1), mem = 1890.0M
#% End ccopt_design (date=07/15 18:05:47, total cpu=0:00:08.7, real=0:00:09.0, peak res=1525.0M, current mem=1474.0M)
<CMD> setRouteMode -earlyGlobalMaxRouteLayer 4
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1474.0M, totSessionCpu=0:00:37 **
*** optDesign #1 [begin] : totSession cpu/real = 0:00:37.2/0:06:36.1 (0.1), mem = 1890.0M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:37.2/0:06:36.1 (0.1), mem = 1890.0M
**INFO: User settings:
setDesignMode -process                            180
setExtractRCMode -coupling_c_th                   3
setExtractRCMode -engine                          preRoute
setExtractRCMode -relative_c_th                   0.03
setExtractRCMode -total_c_th                      5
setUsefulSkewMode -maxAllowedDelay                1
setUsefulSkewMode -noBoundary                     false
setDelayCalMode -enable_high_fanout               true
setDelayCalMode -engine                           aae
setDelayCalMode -ignoreNetLoad                    false
setDelayCalMode -socv_accuracy_mode               low
setOptMode -activeHoldViews                       { fast_functional_mode }
setOptMode -activeSetupViews                      { slow_functional_mode }
setOptMode -autoSetupViews                        { slow_functional_mode}
setOptMode -autoTDGRSetupViews                    { slow_functional_mode}
setOptMode -drcMargin                             0
setOptMode -fixCap                                true
setOptMode -fixDrc                                true
setOptMode -fixFanoutLoad                         false
setOptMode -fixTran                               true
setOptMode -optimizeFF                            true
setOptMode -preserveAllSequential                 false
setOptMode -setupTargetSlack                      0
setAnalysisMode -analysisType                     bcwc
setAnalysisMode -checkType                        setup
setAnalysisMode -clkSrcPath                       true
setAnalysisMode -clockPropagation                 sdcControl
setAnalysisMode -usefulSkew                       true
setAnalysisMode -virtualIPO                       false
setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
setRouteMode -earlyGlobalMaxRouteLayer            4
setRouteMode -earlyGlobalMinRouteLayer            2
setRouteMode -earlyGlobalRoutePartitionPinGuide   true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell RF4DLHTJI3VX1, site core_ji3v_dh.
	Cell RF4DLLTJI3VX1, site core_ji3v_dh.
	Cell RF8DLHTJI3VX1, site core_ji3v_dh.
	Cell RF8DLLTJI3VX1, site core_ji3v_dh.
.
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1500.8M, totSessionCpu=0:00:38 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1920.8M)

Footprint cell information for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 9 candidate Inverter cells

Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2022.47)
Total number of fetched objects 1263
End delay calculation. (MEM=2017.98 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2017.98 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:39.0 mem=2018.0M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.128  |  5.781  | -0.128  |
|           TNS (ns):| -0.642  |  0.000  | -0.642  |
|    Violating Paths:|    7    |    0    |    7    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.559%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1556.5M, totSessionCpu=0:00:39 **
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:00:39.1/0:06:38.0 (0.1), mem = 1982.0M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:39.1/0:06:38.0 (0.1), mem = 1983.0M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| MET2 (z=2)  |         13 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (2.6), totSession cpu/real = 0:00:39.1/0:06:38.0 (0.1), mem = 1983.0M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:39.1/0:06:38.0 (0.1), mem = 1984.0M
Info: 13 nets with fixed/cover wires excluded.
Info: 13 clock nets excluded from IPO operation.
Usable buffer cells for single buffer setup transform:
BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16 
Number of usable buffer cells above: 9

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (optDesign #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:00:39.9/0:06:38.8 (0.1), mem = 2001.2M
*** Starting optimizing excluded clock nets MEM= 2001.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2001.2M) ***
*** Starting optimizing excluded clock nets MEM= 2001.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2001.2M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:40.0/0:06:38.8 (0.1), mem = 2001.2M
Info: 13 nets with fixed/cover wires excluded.
Info: 13 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:00:40.0/0:06:38.9 (0.1), mem = 2001.4M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 13 nets with fixed/cover wires excluded.
Info: 13 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:40.1/0:06:39.0 (0.1), mem = 2001.4M
*info: 13 clock nets excluded
*info: 25 no-driver nets excluded.
*info: 13 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -0.128  TNS Slack -0.642 
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|            End Point            |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
|  -0.128|  -0.642|   60.56%|   0:00:00.0| 2069.6M|slow_functional_mode|  default| pulse_active                    |
|  -0.128|  -0.642|   60.56%|   0:00:00.0| 2107.4M|slow_functional_mode|  default| pulse_active                    |
|  -0.128|  -0.642|   60.56%|   0:00:00.0| 2107.4M|slow_functional_mode|  default| pulse_active                    |
|  -0.128|  -0.642|   60.56%|   0:00:00.0| 2107.4M|slow_functional_mode|  default| pulse_active                    |
|   0.000|   0.000|   60.57%|   0:00:00.0| 2107.4M|                  NA|       NA| NA                              |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2107.4M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2107.4M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:00:41.0/0:06:39.9 (0.1), mem = 2028.3M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 13 nets with fixed/cover wires excluded.
Info: 13 clock nets excluded from IPO operation.
Info: 13 nets with fixed/cover wires excluded.
Info: 13 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:41.1/0:06:40.0 (0.1), mem = 2081.5M
Usable buffer cells for single buffer setup transform:
BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 60.57
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   60.57%|        -|   0.000|   0.000|   0:00:00.0| 2087.5M|
|   60.53%|        4|   0.000|   0.000|   0:00:01.0| 2170.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 60.53

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.5) (real = 0:00:01.0) **
*** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.5/0:00:01.6 (1.0), totSession cpu/real = 0:00:42.6/0:06:41.5 (0.1), mem = 2170.8M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=2064.68M, totSessionCpu=0:00:43).
Info: 13 nets with fixed/cover wires excluded.
Info: 13 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:00:42.7/0:06:41.6 (0.1), mem = 2121.9M
Usable buffer cells for single buffer setup transform:
BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.011  TNS Slack 0.000 Density 60.53
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   60.53%|        -|   0.011|   0.000|   0:00:00.0| 2121.9M|
|   60.53%|        0|   0.011|   0.000|   0:00:00.0| 2121.9M|
|   60.53%|        0|   0.011|   0.000|   0:00:00.0| 2121.9M|
|   60.53%|        0|   0.011|   0.000|   0:00:00.0| 2121.9M|
|   60.53%|        0|   0.011|   0.000|   0:00:00.0| 2121.9M|
|   60.53%|        0|   0.011|   0.000|   0:00:00.0| 2121.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.011  TNS Slack 0.000 Density 60.53

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
*** Starting refinePlace (0:00:42.9 mem=2121.9M) ***
Total net bbox length = 4.417e+04 (2.471e+04 1.946e+04) (ext = 5.090e+03)
Move report: Detail placement moves 8 insts, mean move: 4.48 um, max move: 7.84 um 
	Max move on inst (FE_OFC1_n_7): (225.68, 199.36) --> (229.04, 194.88)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2109.0MB
Summary Report:
Instances move: 8 (out of 1218 movable)
Instances flipped: 0
Mean displacement: 4.48 um
Max displacement: 7.84 um (Instance: FE_OFC1_n_7) (225.68, 199.36) -> (229.04, 194.88)
	Length: 6 sites, height: 1 rows, site name: core_ji3v, cell type: BUJI3VX2
Total net bbox length = 4.417e+04 (2.471e+04 1.946e+04) (ext = 5.090e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2109.0MB
*** Finished refinePlace (0:00:42.9 mem=2109.0M) ***
*** maximum move = 7.84 um ***
*** Finished re-routing un-routed nets (2106.0M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2122.0M) ***
*** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:42.9/0:06:41.8 (0.1), mem = 2122.0M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2064.89M, totSessionCpu=0:00:43).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:00:42.9 mem=2064.9M) ***
*** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
Timing cost in AAE based: 44.9197776845721819
Move report: Detail placement moves 265 insts, mean move: 6.99 um, max move: 32.48 um 
	Max move on inst (spi1_ele2_asyn_reg[18]): (113.12, 91.84) --> (85.12, 96.32)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2051.9MB
Summary Report:
Instances move: 265 (out of 1218 movable)
Instances flipped: 0
Mean displacement: 6.99 um
Max displacement: 32.48 um (Instance: spi1_ele2_asyn_reg[18]) (113.12, 91.84) -> (85.12, 96.32)
	Length: 36 sites, height: 1 rows, site name: core_ji3v, cell type: SDFRRQJI3VX1
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2051.9MB
*** Finished refinePlace (0:00:43.2 mem=2051.9M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2029.42)
Total number of fetched objects 1263
End delay calculation. (MEM=2088.63 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2088.63 CPU=0:00:00.1 REAL=0:00:00.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 260 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 260
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 13  Num Prerouted Wires = 895
[NR-eGR] Read 1263 nets ( ignored 13 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1250
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1250 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.541376e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         5( 0.11%)   ( 0.11%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         5( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  MET1    (1H)             0   4804 
[NR-eGR]  MET2    (2V)         22907   6377 
[NR-eGR]  MET3    (3H)         27813    365 
[NR-eGR]  MET4    (4V)          3452      0 
[NR-eGR]  METTP   (5H)             0      0 
[NR-eGR]  METTPL  (6V)             0      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total        54172  11546 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 43771um
[NR-eGR] Total length: 54172um, number of vias: 11546
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2030.12 MB )
Extraction called for design 'aska_dig' of instances=1229 and nets=1290 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aska_dig.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2030.121M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:00:43.6/0:06:42.5 (0.1), mem = 2065.2M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| MET2 (z=2)  |         13 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (3.0), totSession cpu/real = 0:00:43.7/0:06:42.5 (0.1), mem = 2065.2M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
OPTC: user 20.0
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2063.2)
Total number of fetched objects 1263
End delay calculation. (MEM=2088.87 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2088.87 CPU=0:00:00.2 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:00:44.0/0:06:42.9 (0.1), mem = 2088.9M
Info: 13 nets with fixed/cover wires excluded.
Info: 13 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.02|     0.00|       0|       0|       0| 60.53%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.02|     0.00|       0|       0|       0| 60.53%| 0:00:00.0|  2140.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2140.0M) ***

*** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:00:44.1/0:06:43.0 (0.1), mem = 2072.9M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:00:44.1 mem=2072.9M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 10.493%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2072.9M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2040.9MB
Summary Report:
Instances move: 0 (out of 1218 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2040.9MB
*** Finished refinePlace (0:00:44.1 mem=2040.9M) ***
Register exp ratio and priority group on 0 nets on 1263 nets : 

Active setup views:
 slow_functional_mode
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'aska_dig' of instances=1229 and nets=1290 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aska_dig.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2056.516M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2060.54)
Total number of fetched objects 1263
End delay calculation. (MEM=2087.74 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2087.74 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:44.5 mem=2087.7M)
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1617.4M, totSessionCpu=0:00:45 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.016  |  5.818  |  0.016  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.535%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1618.5M, totSessionCpu=0:00:45 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
*** optDesign #1 [finish] : cpu/real = 0:00:07.5/0:00:08.1 (0.9), totSession cpu/real = 0:00:44.7/0:06:44.2 (0.1), mem = 2059.9M
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1573.7M, totSessionCpu=0:00:45 **
*** optDesign #2 [begin] : totSession cpu/real = 0:00:44.7/0:06:44.2 (0.1), mem = 2017.9M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:00:44.7/0:06:44.2 (0.1), mem = 2017.9M
**INFO: User settings:
setDesignMode -process                            180
setExtractRCMode -coupling_c_th                   3
setExtractRCMode -engine                          preRoute
setExtractRCMode -relative_c_th                   0.03
setExtractRCMode -total_c_th                      5
setUsefulSkewMode -ecoRoute                       false
setUsefulSkewMode -maxAllowedDelay                1
setUsefulSkewMode -noBoundary                     false
setDelayCalMode -enable_high_fanout               true
setDelayCalMode -engine                           aae
setDelayCalMode -ignoreNetLoad                    false
setDelayCalMode -socv_accuracy_mode               low
setOptMode -activeSetupViews                      { slow_functional_mode }
setOptMode -autoSetupViews                        { slow_functional_mode}
setOptMode -autoTDGRSetupViews                    { slow_functional_mode}
setOptMode -drcMargin                             0
setOptMode -fixCap                                true
setOptMode -fixDrc                                true
setOptMode -fixFanoutLoad                         false
setOptMode -fixTran                               true
setOptMode -optimizeFF                            true
setOptMode -preserveAllSequential                 false
setOptMode -setupTargetSlack                      0
setAnalysisMode -analysisType                     bcwc
setAnalysisMode -checkType                        setup
setAnalysisMode -clkSrcPath                       true
setAnalysisMode -clockPropagation                 sdcControl
setAnalysisMode -usefulSkew                       true
setAnalysisMode -virtualIPO                       false
setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
setRouteMode -earlyGlobalMaxRouteLayer            4
setRouteMode -earlyGlobalMinRouteLayer            2
setRouteMode -earlyGlobalRoutePartitionPinGuide   true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell RF4DLHTJI3VX1, site core_ji3v_dh.
	Cell RF4DLLTJI3VX1, site core_ji3v_dh.
	Cell RF8DLHTJI3VX1, site core_ji3v_dh.
	Cell RF8DLLTJI3VX1, site core_ji3v_dh.
.
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1580.3M, totSessionCpu=0:00:45 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2018.0M)
Compute RC Scale Done ...
*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.4/0:00:01.5 (1.0), totSession cpu/real = 0:00:46.1/0:06:45.6 (0.1), mem = 2118.5M
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:46.8 mem=2061.5M ***
*** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:00:46.8/0:06:46.3 (0.1), mem = 2061.5M
Saving timing graph ...
Done save timing graph
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2082.5)
*** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
Total number of fetched objects 1263
End delay calculation. (MEM=2097.09 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2097.09 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:47.3 mem=2097.1M)

Active hold views:
 fast_functional_mode
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:47.3 mem=2129.1M ***
OPTC: user 20.0
Done building hold timer [3930 node(s), 5844 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:47.4 mem=2129.1M ***
Restoring timing graph ...
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:47.6 mem=2129.1M ***

*Info: minBufDelay = 188.2 ps, libStdDelay = 91.0 ps, minBufSize = 12544000 (5.0)
*Info: worst delay setup view: slow_functional_mode

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.016  |  5.818  |  0.016  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.203  | -0.213  | -2.203  |
|           TNS (ns):|-212.135 | -25.209 |-186.926 |
|    Violating Paths:|   424   |   155   |   269   |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.535%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 1607.2M, totSessionCpu=0:00:48 **
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:00:48.4/0:06:47.9 (0.1), mem = 2059.2M
*** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:00:48.4/0:06:47.9 (0.1), mem = 2059.2M
*info: Run optDesign holdfix with 1 thread.
Info: 13 nets with fixed/cover wires excluded.
Info: 13 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:00:48.4 mem=2118.4M density=60.535% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -2.203|  -212.13|     424|          0|       0(     0)|   60.53%|   0:00:00.0|  2128.4M|
|   1|  -2.203|  -212.13|     424|          0|       0(     0)|   60.53%|   0:00:00.0|  2128.4M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -2.203|  -212.13|     424|          0|       0(     0)|   60.53%|   0:00:00.0|  2128.4M|
|   1|  -1.440|  -132.20|     237|        150|       8(     8)|   64.84%|   0:00:00.0|  2170.6M|
|   2|  -1.304|  -110.32|     225|          3|       0(     0)|   64.92%|   0:00:00.0|  2170.6M|
|   3|  -1.215|   -82.52|     225|          2|       0(     0)|   64.97%|   0:00:00.0|  2170.6M|
|   4|  -1.150|   -69.91|     127|          2|       0(     0)|   65.00%|   0:00:00.0|  2175.1M|
|   5|  -0.958|  -166.08|     231|          2|       0(     0)|   65.04%|   0:00:01.0|  2175.1M|
|   6|  -0.514|   -66.10|     165|          1|       0(     0)|   65.07%|   0:00:00.0|  2175.1M|
|   7|  -0.426|   -51.55|     165|          1|       0(     0)|   65.08%|   0:00:00.0|  2175.1M|
|   8|  -0.290|   -29.97|     146|          1|       0(     0)|   65.17%|   0:00:00.0|  2175.1M|
|   9|  -0.179|   -13.85|     135|          1|       0(     0)|   65.19%|   0:00:00.0|  2175.1M|
|  10|  -0.095|    -2.21|      30|          2|       0(     0)|   65.22%|   0:00:00.0|  2175.1M|
|  11|  -0.013|    -0.04|       5|          1|       0(     0)|   65.24%|   0:00:00.0|  2175.1M|
|  12|   0.001|     0.00|       0|          1|       0(     0)|   65.26%|   0:00:00.0|  2175.1M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 167 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)
*info:    Total 8 instances resized for Phase I
*info:        in which 8 FF resizing 
*info:        in which 0 ripple resizing (0.000%)

*** Finished Core Fixing (fixHold) cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:00:49.8 mem=2185.1M density=65.256% ***

*info:
*info: Added a total of 167 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           34 cells of type 'BUJI3VX0' used
*info:            2 cells of type 'BUJI3VX1' used
*info:            1 cell  of type 'BUJI3VX16' used
*info:            5 cells of type 'BUJI3VX2' used
*info:          123 cells of type 'DLY1JI3VX1' used
*info:            2 cells of type 'DLY4JI3VX1' used
*info:
*info: Total 8 instances resized
*info:       in which 8 FF resizing
*info:

*** Starting refinePlace (0:00:49.8 mem=2172.1M) ***
Total net bbox length = 4.725e+04 (2.641e+04 2.083e+04) (ext = 5.087e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2156.1MB
Summary Report:
Instances move: 0 (out of 1385 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.725e+04 (2.641e+04 2.083e+04) (ext = 5.087e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2156.1MB
*** Finished refinePlace (0:00:49.8 mem=2156.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2156.1M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2172.1M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:00:49.8 mem=2182.1M density=65.256%) ***
**INFO: total 609 insts, 611 nets marked don't touch
**INFO: total 609 insts, 611 nets marked don't touch DB property
**INFO: total 609 insts, 611 nets unmarked don't touch

*** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:00:49.8/0:06:49.3 (0.1), mem = 2092.0M
*** Steiner Routed Nets: 22.378%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
OPTC: user 20.0
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0455
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization

Active setup views:
 slow_functional_mode
  Dominating endpoints: 0
  Dominating TNS: -0.000

OPTC: user 20.0
OPTC: user 20.0
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 260 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 260
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 13  Num Prerouted Wires = 895
[NR-eGR] Read 1430 nets ( ignored 13 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1417
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1417 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.884544e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         5( 0.11%)   ( 0.11%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         5( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2130.16 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1580.9M, totSessionCpu=0:00:50 **
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2060.67)
*** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
Total number of fetched objects 1430
End delay calculation. (MEM=2087.88 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2087.88 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:50.3 mem=2087.9M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2040.38)
*** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
Total number of fetched objects 1430
End delay calculation. (MEM=2099.59 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2099.59 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:50.7 mem=2099.6M)

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.016  |  5.818  |  0.016  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.295  |  0.000  | -0.295  |
|           TNS (ns):| -6.397  |  0.000  | -6.397  |
|    Violating Paths:|   22    |    0    |   22    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.256%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1616.2M, totSessionCpu=0:00:51 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
*** optDesign #2 [finish] : cpu/real = 0:00:06.1/0:00:06.8 (0.9), totSession cpu/real = 0:00:50.8/0:06:51.0 (0.1), mem = 2060.8M
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1578.2M, totSessionCpu=0:00:52 **
*** optDesign #3 [begin] : totSession cpu/real = 0:00:51.7/0:07:14.6 (0.1), mem = 2031.8M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:00:51.7/0:07:14.6 (0.1), mem = 2031.8M
**INFO: User settings:
setDesignMode -process                            180
setExtractRCMode -coupling_c_th                   3
setExtractRCMode -engine                          preRoute
setExtractRCMode -relative_c_th                   0.03
setExtractRCMode -total_c_th                      5
setUsefulSkewMode -ecoRoute                       false
setUsefulSkewMode -maxAllowedDelay                1
setUsefulSkewMode -noBoundary                     false
setDelayCalMode -enable_high_fanout               true
setDelayCalMode -engine                           aae
setDelayCalMode -ignoreNetLoad                    false
setDelayCalMode -socv_accuracy_mode               low
setOptMode -activeHoldViews                       { fast_functional_mode }
setOptMode -activeSetupViews                      { slow_functional_mode }
setOptMode -autoHoldViews                         { fast_functional_mode}
setOptMode -autoSetupViews                        { slow_functional_mode}
setOptMode -autoTDGRSetupViews                    { slow_functional_mode}
setOptMode -autoViewHoldTargetSlack               0
setOptMode -drcMargin                             0
setOptMode -fixCap                                true
setOptMode -fixDrc                                true
setOptMode -fixFanoutLoad                         false
setOptMode -fixTran                               true
setOptMode -optimizeFF                            true
setOptMode -preserveAllSequential                 false
setOptMode -setupTargetSlack                      0
setAnalysisMode -analysisType                     bcwc
setAnalysisMode -checkType                        setup
setAnalysisMode -clkSrcPath                       true
setAnalysisMode -clockPropagation                 sdcControl
setAnalysisMode -usefulSkew                       true
setAnalysisMode -virtualIPO                       false
setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
setRouteMode -earlyGlobalMaxRouteLayer            4
setRouteMode -earlyGlobalMinRouteLayer            2
setRouteMode -earlyGlobalRoutePartitionPinGuide   true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell RF4DLHTJI3VX1, site core_ji3v_dh.
	Cell RF4DLLTJI3VX1, site core_ji3v_dh.
	Cell RF8DLHTJI3VX1, site core_ji3v_dh.
	Cell RF8DLLTJI3VX1, site core_ji3v_dh.
.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1585.1M, totSessionCpu=0:00:52 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2031.8M)
*** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:52.4/0:07:15.3 (0.1), mem = 2031.8M
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:53.2 mem=2039.8M ***
*** BuildHoldData #1 [begin] (optDesign #3) : totSession cpu/real = 0:00:53.2/0:07:16.1 (0.1), mem = 2039.8M
Saving timing graph ...
Done save timing graph
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2060.82)
*** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
Total number of fetched objects 1430
End delay calculation. (MEM=2075.41 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2075.41 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:53.7 mem=2075.4M)
Done building cte hold timing graph (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:53.7 mem=2075.4M ***
OPTC: user 20.0
Done building hold timer [2613 node(s), 3706 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:53.7 mem=2091.4M ***
Restoring timing graph ...
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:00:54.0 mem=2093.4M ***

*Info: minBufDelay = 188.2 ps, libStdDelay = 91.0 ps, minBufSize = 12544000 (5.0)
*Info: worst delay setup view: slow_functional_mode

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.016  |  5.818  |  0.016  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.295  |  0.000  | -0.295  |
|           TNS (ns):| -6.397  |  0.000  | -6.397  |
|    Violating Paths:|   22    |    0    |   22    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.256%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1585.0M, totSessionCpu=0:00:55 **
*** BuildHoldData #1 [finish] (optDesign #3) : cpu/real = 0:00:01.6/0:00:01.7 (1.0), totSession cpu/real = 0:00:54.8/0:07:17.7 (0.1), mem = 2028.6M
*** HoldOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:00:54.8/0:07:17.7 (0.1), mem = 2028.6M
*info: Run optDesign holdfix with 1 thread.
Info: 13 nets with fixed/cover wires excluded.
Info: 13 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:01.7 real=0:00:01.0 totSessionCpu=0:00:54.9 mem=2157.7M density=65.256% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.295|    -6.40|      22|          0|       0(     0)|   65.26%|   0:00:00.0|  2157.7M|
|   1|  -0.295|    -6.40|      22|          0|       0(     0)|   65.26%|   0:00:00.0|  2157.7M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.295|    -6.40|      22|          0|       0(     0)|   65.26%|   0:00:00.0|  2157.7M|
|   1|  -0.200|    -4.31|      22|          1|       0(     0)|   65.27%|   0:00:00.0|  2176.8M|
|   2|  -0.062|    -0.33|       6|          1|       0(     0)|   65.29%|   0:00:01.0|  2176.8M|
|   3|   0.001|     0.00|       0|          1|       0(     0)|   65.31%|   0:00:00.0|  2176.8M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 3 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)

*** Finished Core Fixing (fixHold) cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:00:55.0 mem=2184.8M density=65.308% ***

*info:
*info: Added a total of 3 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            2 cells of type 'BUJI3VX0' used
*info:            1 cell  of type 'BUJI3VX3' used

*** Starting refinePlace (0:00:55.0 mem=2172.8M) ***
Total net bbox length = 4.754e+04 (2.659e+04 2.095e+04) (ext = 5.087e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2156.8MB
Summary Report:
Instances move: 0 (out of 1388 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.754e+04 (2.659e+04 2.095e+04) (ext = 5.087e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2156.8MB
*** Finished refinePlace (0:00:55.1 mem=2156.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2156.8M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2172.8M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:00:55.1 mem=2182.8M density=65.308%) ***
**INFO: total 424 insts, 291 nets marked don't touch
**INFO: total 424 insts, 291 nets marked don't touch DB property
**INFO: total 424 insts, 291 nets unmarked don't touch

*** HoldOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:55.1/0:07:18.0 (0.1), mem = 2092.8M
*** Steiner Routed Nets: 22.540%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
OPTC: user 20.0
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0455
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization

Active setup views:
 slow_functional_mode
  Dominating endpoints: 0
  Dominating TNS: -0.000

OPTC: user 20.0
OPTC: user 20.0
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 260 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 260
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 13  Num Prerouted Wires = 895
[NR-eGR] Read 1433 nets ( ignored 13 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1420
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1420 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.914112e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         5( 0.11%)   ( 0.11%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         5( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2130.91 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1591.9M, totSessionCpu=0:00:55 **
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2072.43)
*** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
Total number of fetched objects 1433
End delay calculation. (MEM=2099.63 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2099.63 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:55.6 mem=2099.6M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2052.14)
*** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
Total number of fetched objects 1433
End delay calculation. (MEM=2111.35 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2111.35 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:56.0 mem=2111.4M)

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.016  |  5.818  |  0.016  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.308%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1625.4M, totSessionCpu=0:00:56 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
*** optDesign #3 [finish] : cpu/real = 0:00:04.4/0:00:05.0 (0.9), totSession cpu/real = 0:00:56.1/0:07:19.6 (0.1), mem = 2072.5M

Usage: source [-help] <file_name> [-quiet  | -verbose ] [-quiet  | -echo ]

**ERROR: (IMPTCM-48):	"xfab_nroute.cmd" is not a legal option for command "source". Either the current option or an option prior to it is not specified correctly.
  
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 4
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> routeDesign -globalDetail
#% Begin routeDesign (date=07/15 18:07:00, mem=1589.0M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1589.02 (MB), peak = 1686.27 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -droutePostRouteSpreadWire         1
setNanoRouteMode -droutePostRouteWidenWireRule      virtuosoDefaultSetup
setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               91
setNanoRouteMode -routeBottomRoutingLayer           1
setNanoRouteMode -routeInsertAntennaDiode           true
setNanoRouteMode -routeInsertDiodeForClockNets      true
setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
setNanoRouteMode -routeTopRoutingLayer              4
setNanoRouteMode -routeWithSiDriven                 false
setNanoRouteMode -routeWithSiPostRouteFix           false
setNanoRouteMode -routeWithTimingDriven             false
setNanoRouteMode -timingEngine                      {}
setDesignMode -process                              180
setExtractRCMode -coupling_c_th                     3
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     0.03
setExtractRCMode -total_c_th                        5
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setSIMode -separate_delta_delay_on_data             true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2041.5M, init mem=2041.5M)
*info: Placed = 1399           (Fixed = 11)
*info: Unplaced = 0           
Placement Density:65.31%(53307/81624)
Placement Density (including fixed std cells):65.31%(53307/81624)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2041.5M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (13) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2041.5M) ***
% Begin globalDetailRoute (date=07/15 18:07:00, mem=1589.2M)

globalDetailRoute

#Start globalDetailRoute on Mon Jul 15 18:07:00 2024
#
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#num needed restored net=0
#need_extraction net=0 (total=1460)
#NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
#Total number of trivial nets (e.g. < 2 pins) = 27 (skipped).
#Total number of routable nets = 1433.
#Total number of nets in the design = 1460.
#1423 routable nets do not have any wires.
#10 routable nets have routed wires.
#1423 nets will be global routed.
#3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#10 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Mon Jul 15 18:07:00 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
# MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
# METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
#Bottom routing layer index=1(MET1), bottom routing layer for shielding=1(MET1), bottom shield layer=1(MET1)
#shield_bottom_stripe_layer=1(MET1), shield_top_stripe_layer=4(MET4)
#pin_access_rlayer=2(MET2)
#shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1594.15 (MB), peak = 1686.27 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1607.56 (MB), peak = 1686.27 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#
#Finished routing data preparation on Mon Jul 15 18:07:02 2024
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 17.49 (MB)
#Total memory = 1607.62 (MB)
#Peak memory = 1686.27 (MB)
#
#
#Start global routing on Mon Jul 15 18:07:02 2024
#
#
#Start global routing initialization on Mon Jul 15 18:07:02 2024
#
#Number of eco nets is 3
#
#Start global routing data preparation on Mon Jul 15 18:07:02 2024
#
#Start routing resource analysis on Mon Jul 15 18:07:02 2024
#
#Routing resource analysis is done on Mon Jul 15 18:07:02 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  MET1           H          75         357        1537    53.22%
#  MET2           V         672         123        1537     7.29%
#  MET3           H         424           8        1537     0.00%
#  MET4           V         790           5        1537     0.00%
#  --------------------------------------------------------------
#  Total                   1961      25.13%        6148    15.13%
#
#
#
#
#Global routing data preparation is done on Mon Jul 15 18:07:02 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1607.85 (MB), peak = 1686.27 (MB)
#
#
#Global routing initialization is done on Mon Jul 15 18:07:02 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1607.91 (MB), peak = 1686.27 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1613.09 (MB), peak = 1686.27 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1613.56 (MB), peak = 1686.27 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1613.57 (MB), peak = 1686.27 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 27 (skipped).
#Total number of routable nets = 1433.
#Total number of nets in the design = 1460.
#
#1433 routable nets have routed wires.
#3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#10 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            3            1420  
#------------------------------------------
#        Total            3            1420  
#------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default           13            1420  
#------------------------------------------
#        Total           13            1420  
#------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  MET1          0(0.00%)   (0.00%)
#  MET2          0(0.00%)   (0.00%)
#  MET3          0(0.00%)   (0.00%)
#  MET4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |     MET1(H)    |              1.00 |              2.00 |   125.44   143.35   143.35   161.28 |
[hotspot] |     MET2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     MET3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     MET4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |   (MET1)     1.00 |   (MET1)     2.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 54818 um.
#Total half perimeter of net bounding box = 50529 um.
#Total wire length on LAYER MET1 = 0 um.
#Total wire length on LAYER MET2 = 23164 um.
#Total wire length on LAYER MET3 = 28353 um.
#Total wire length on LAYER MET4 = 3302 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 8258
#Up-Via Summary (total 8258):
#           
#-----------------------
# MET1             5001
# MET2             3001
# MET3              256
#-----------------------
#                  8258 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.69 (MB)
#Total memory = 1614.31 (MB)
#Peak memory = 1686.27 (MB)
#
#Finished global routing on Mon Jul 15 18:07:03 2024
#
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1614.58 (MB), peak = 1686.27 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Start Track Assignment.
#Done with 1860 horizontal wires in 1 hboxes and 2062 vertical wires in 2 hboxes.
#Done with 380 horizontal wires in 1 hboxes and 386 vertical wires in 2 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# MET1           0.00 	  0.00%  	  0.00% 	  0.00%
# MET2       21146.32 	  0.03%  	  0.00% 	  0.00%
# MET3       24983.56 	  0.05%  	  0.00% 	  0.01%
# MET4        2025.55 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       48155.43  	  0.04% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 53936 um.
#Total half perimeter of net bounding box = 50529 um.
#Total wire length on LAYER MET1 = 0 um.
#Total wire length on LAYER MET2 = 22777 um.
#Total wire length on LAYER MET3 = 27923 um.
#Total wire length on LAYER MET4 = 3237 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 8258
#Up-Via Summary (total 8258):
#           
#-----------------------
# MET1             5001
# MET2             3001
# MET3              256
#-----------------------
#                  8258 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1614.83 (MB), peak = 1686.27 (MB)
#
#number of short segments in preferred routing layers
#	MET3      Total 
#	2         2         
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 24.71 (MB)
#Total memory = 1614.84 (MB)
#Peak memory = 1686.27 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 82
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	MET1         13        1        0       14
#	MET2          9       49        6       64
#	MET3          0        4        0        4
#	Totals       22       54        6       82
#466 out of 1399 instances (33.3%) need to be verified(marked ipoed), dirty area = 11.3%.
#   number of violations = 82
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	MET1         13        1        0       14
#	MET2          9       49        6       64
#	MET3          0        4        0        4
#	Totals       22       54        6       82
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1629.15 (MB), peak = 1686.27 (MB)
#start 1st optimization iteration ...
#   number of violations = 22
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	MET1          1        0        0        1
#	MET2          6       13        1       20
#	MET3          0        1        0        1
#	Totals        7       14        1       22
#    number of process antenna violations = 12
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1628.45 (MB), peak = 1686.27 (MB)
#start 2nd optimization iteration ...
#   number of violations = 22
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt      Enc   Totals
#	MET1          1        0        0        0        1        2
#	MET2          3       13        2        1        1       20
#	Totals        4       13        2        1        2       22
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1627.58 (MB), peak = 1686.27 (MB)
#start 3rd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          0        0
#	MET2          1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1627.35 (MB), peak = 1686.27 (MB)
#start 4th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1627.76 (MB), peak = 1686.27 (MB)
#Complete Detail Routing.
#Total wire length = 58019 um.
#Total half perimeter of net bounding box = 50529 um.
#Total wire length on LAYER MET1 = 3960 um.
#Total wire length on LAYER MET2 = 25123 um.
#Total wire length on LAYER MET3 = 25757 um.
#Total wire length on LAYER MET4 = 3179 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 8086
#Up-Via Summary (total 8086):
#           
#-----------------------
# MET1             4938
# MET2             2919
# MET3              229
#-----------------------
#                  8086 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 12.93 (MB)
#Total memory = 1627.76 (MB)
#Peak memory = 1686.27 (MB)
#
#start routing for process antenna violation fix ...
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1628.43 (MB), peak = 1686.27 (MB)
#
#Total wire length = 58026 um.
#Total half perimeter of net bounding box = 50529 um.
#Total wire length on LAYER MET1 = 3960 um.
#Total wire length on LAYER MET2 = 25123 um.
#Total wire length on LAYER MET3 = 25757 um.
#Total wire length on LAYER MET4 = 3185 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 8106
#Up-Via Summary (total 8106):
#           
#-----------------------
# MET1             4938
# MET2             2919
# MET3              249
#-----------------------
#                  8106 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Total number of net violated process antenna rule = 1
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
# start diode insertion for process antenna violation fix ...
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1628.46 (MB), peak = 1686.27 (MB)
#
#Total wire length = 58026 um.
#Total half perimeter of net bounding box = 50529 um.
#Total wire length on LAYER MET1 = 3960 um.
#Total wire length on LAYER MET2 = 25123 um.
#Total wire length on LAYER MET3 = 25757 um.
#Total wire length on LAYER MET4 = 3185 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 8106
#Up-Via Summary (total 8106):
#           
#-----------------------
# MET1             4938
# MET2             2919
# MET3              249
#-----------------------
#                  8106 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Total number of net violated process antenna rule = 1
#
#
#start delete and reroute for process antenna violation fix ...
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1628.50 (MB), peak = 1686.27 (MB)
#Total wire length = 58026 um.
#Total half perimeter of net bounding box = 50529 um.
#Total wire length on LAYER MET1 = 3960 um.
#Total wire length on LAYER MET2 = 25123 um.
#Total wire length on LAYER MET3 = 25757 um.
#Total wire length on LAYER MET4 = 3185 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 8106
#Up-Via Summary (total 8106):
#           
#-----------------------
# MET1             4938
# MET2             2919
# MET3              249
#-----------------------
#                  8106 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Total number of net violated process antenna rule = 1
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
#Total wire length = 58026 um.
#Total half perimeter of net bounding box = 50529 um.
#Total wire length on LAYER MET1 = 3960 um.
#Total wire length on LAYER MET2 = 25123 um.
#Total wire length on LAYER MET3 = 25757 um.
#Total wire length on LAYER MET4 = 3185 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 8106
#Up-Via Summary (total 8106):
#           
#-----------------------
# MET1             4938
# MET2             2919
# MET3              249
#-----------------------
#                  8106 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Total number of net violated process antenna rule = 1
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#
#Start Post Route wire spreading..
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1630.14 (MB), peak = 1686.27 (MB)
#CELL_VIEW aska_dig,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Total number of net violated process antenna rule = 1
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Jul 15 18:07:10 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#
#Start Post Route Wire Spread.
#Done with 417 horizontal wires in 2 hboxes and 323 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 58841 um.
#Total half perimeter of net bounding box = 50529 um.
#Total wire length on LAYER MET1 = 3982 um.
#Total wire length on LAYER MET2 = 25447 um.
#Total wire length on LAYER MET3 = 26218 um.
#Total wire length on LAYER MET4 = 3194 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 8106
#Up-Via Summary (total 8106):
#           
#-----------------------
# MET1             4938
# MET2             2919
# MET3              249
#-----------------------
#                  8106 
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1630.90 (MB), peak = 1686.27 (MB)
#CELL_VIEW aska_dig,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Total number of net violated process antenna rule = 1
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1630.90 (MB), peak = 1686.27 (MB)
#CELL_VIEW aska_dig,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Total number of net violated process antenna rule = 1
#Post Route wire spread is done.
#Total wire length = 58841 um.
#Total half perimeter of net bounding box = 50529 um.
#Total wire length on LAYER MET1 = 3982 um.
#Total wire length on LAYER MET2 = 25447 um.
#Total wire length on LAYER MET3 = 26218 um.
#Total wire length on LAYER MET4 = 3194 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 8106
#Up-Via Summary (total 8106):
#           
#-----------------------
# MET1             4938
# MET2             2919
# MET3              249
#-----------------------
#                  8106 
#
#detailRoute Statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 16.07 (MB)
#Total memory = 1630.91 (MB)
#Peak memory = 1686.27 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 3.62 (MB)
#Total memory = 1592.78 (MB)
#Peak memory = 1686.27 (MB)
#Number of warnings = 10
#Total number of warnings = 13
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Jul 15 18:07:10 2024
#
% End globalDetailRoute (date=07/15 18:07:10, total cpu=0:00:10.3, real=0:00:10.0, peak res=1664.4M, current mem=1591.5M)
#Default setup view is reset to slow_functional_mode.
#Default setup view is reset to slow_functional_mode.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1582.71 (MB), peak = 1686.27 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   NRDB-104            18  Cannot find antenna cell. Please set opt...
WARNING   NRIG-1303            2  The congestion map does not match the GC...
WARNING   NRIF-90              1  Option setNanoRouteMode -routeBottomRout...
WARNING   NRIF-91              1  Option setNanoRouteMode -routeTopRouting...
*** Message Summary: 12 warning(s), 0 error(s)

#% End routeDesign (date=07/15 18:07:10, total cpu=0:00:10.3, real=0:00:10.0, peak res=1664.4M, current mem=1582.7M)
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setDelayCalMode -engine default -siAware true
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
<CMD> timeDesign -postRoute
*** timeDesign #3 [begin] : totSession cpu/real = 0:01:07.6/0:07:59.6 (0.1), mem = 2059.8M
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'aska_dig' of instances=1399 and nets=1460 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design aska_dig.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: max_rc
 Corner: min_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2059.8M)
Extracted 10.0131% (CPU Time= 0:00:00.0  MEM= 2111.8M)
Extracted 20.0117% (CPU Time= 0:00:00.0  MEM= 2111.8M)
Extracted 30.0102% (CPU Time= 0:00:00.0  MEM= 2111.8M)
Extracted 40.0088% (CPU Time= 0:00:00.0  MEM= 2111.8M)
Extracted 50.0146% (CPU Time= 0:00:00.1  MEM= 2111.8M)
Extracted 60.0131% (CPU Time= 0:00:00.1  MEM= 2111.8M)
Extracted 70.0117% (CPU Time= 0:00:00.1  MEM= 2111.8M)
Extracted 80.0102% (CPU Time= 0:00:00.1  MEM= 2111.8M)
Extracted 90.0088% (CPU Time= 0:00:00.1  MEM= 2111.8M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 2111.8M)
Number of Extracted Resistors     : 22404
Number of Extracted Ground Cap.   : 23203
Number of Extracted Coupling Cap. : 38244
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: max_rc
 Corner: min_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2087.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2095.789M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=2103.33 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2103.33)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 1433
AAE_INFO-618: Total number of nets in the design is 1460,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2167.23 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2130.62 CPU=0:00:00.3 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2130.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2130.6M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2081.73)
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 60. 
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 1433. 
Total number of fetched objects 1433
AAE_INFO-618: Total number of nets in the design is 1460,  14.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2119.89 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2119.89 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:09 mem=2119.9M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.172  |  5.915  | -0.172  |
|           TNS (ns):| -0.294  |  0.000  | -0.294  |
|    Violating Paths:|    3    |    0    |    3    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.308%
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.64 sec
Total Real time: 3.0 sec
Total Memory Usage: 2098.238281 Mbytes
Reset AAE Options
*** timeDesign #3 [finish] : cpu/real = 0:00:01.7/0:00:02.5 (0.7), totSession cpu/real = 0:01:09.2/0:08:02.1 (0.1), mem = 2098.2M
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> setDelayCalMode -engine default -siAware true
<CMD> setRouteMode -earlyGlobalMaxRouteLayer 3
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
<CMD> optDesign -postRout
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1637.4M, totSessionCpu=0:01:10 **
*** optDesign #4 [begin] : totSession cpu/real = 0:01:10.4/0:08:33.6 (0.1), mem = 2098.3M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:10.4/0:08:33.6 (0.1), mem = 2098.3M
**INFO: User settings:
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -droutePostRouteWidenWireRule                  virtuosoDefaultSetup
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           91
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeInsertDiodeForClockNets                  true
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeTopRoutingLayer                          4
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          180
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 3
setExtractRCMode -engine                                        postRoute
setExtractRCMode -relative_c_th                                 0.03
setExtractRCMode -total_c_th                                    5
setUsefulSkewMode -ecoRoute                                     false
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -noBoundary                                   false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeHoldViews                                     { fast_functional_mode }
setOptMode -activeSetupViews                                    { slow_functional_mode }
setOptMode -autoHoldViews                                       { fast_functional_mode}
setOptMode -autoSetupViews                                      { slow_functional_mode}
setOptMode -autoTDGRSetupViews                                  { slow_functional_mode}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -drcMargin                                           0
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       false
setOptMode -fixTran                                             true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -skew                                           true
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell RF4DLHTJI3VX1, site core_ji3v_dh.
	Cell RF4DLLTJI3VX1, site core_ji3v_dh.
	Cell RF8DLHTJI3VX1, site core_ji3v_dh.
	Cell RF8DLLTJI3VX1, site core_ji3v_dh.
.
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1644.9M, totSessionCpu=0:01:11 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2108.4M, init mem=2108.4M)
*info: Placed = 1399           (Fixed = 11)
*info: Unplaced = 0           
Placement Density:65.31%(53307/81624)
Placement Density (including fixed std cells):65.31%(53307/81624)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2108.4M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:01:11.2/0:08:34.5 (0.1), mem = 2108.4M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
Extraction called for design 'aska_dig' of instances=1399 and nets=1460 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design aska_dig.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: max_rc
 Corner: min_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2098.4M)
Extracted 10.0131% (CPU Time= 0:00:00.1  MEM= 2158.4M)
Extracted 20.0117% (CPU Time= 0:00:00.1  MEM= 2158.4M)
Extracted 30.0102% (CPU Time= 0:00:00.1  MEM= 2158.4M)
Extracted 40.0088% (CPU Time= 0:00:00.1  MEM= 2158.4M)
Extracted 50.0146% (CPU Time= 0:00:00.1  MEM= 2158.4M)
Extracted 60.0131% (CPU Time= 0:00:00.1  MEM= 2158.4M)
Extracted 70.0117% (CPU Time= 0:00:00.1  MEM= 2158.4M)
Extracted 80.0102% (CPU Time= 0:00:00.1  MEM= 2158.4M)
Extracted 90.0088% (CPU Time= 0:00:00.1  MEM= 2158.4M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 2158.4M)
Number of Extracted Resistors     : 22404
Number of Extracted Ground Cap.   : 23203
Number of Extracted Coupling Cap. : 38244
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: max_rc
 Corner: min_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2134.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2142.367M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*** BuildHoldData #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:11.9/0:08:35.3 (0.1), mem = 2153.3M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2151.26)
*** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 1433. 
Total number of fetched objects 1433
End delay calculation. (MEM=2186.66 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2186.66 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:12 mem=2186.7M)
Done building cte hold timing graph (HoldAware) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:12 mem=2186.7M ***
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2182.94)
*** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
Total number of fetched objects 1433
AAE_INFO-618: Total number of nets in the design is 1460,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2178.55 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2178.55 CPU=0:00:00.3 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2178.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2178.5M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2111.66)
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 60. 
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 1433. 
Total number of fetched objects 1433
AAE_INFO-618: Total number of nets in the design is 1460,  14.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2151.84 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2151.84 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:13 mem=2151.8M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.172  |  5.915  | -0.172  |
|           TNS (ns):| -0.294  |  0.000  | -0.294  |
|    Violating Paths:|    3    |    0    |    3    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.308%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #4) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:01:13.0/0:08:36.4 (0.1), mem = 2167.8M
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1644.6M, totSessionCpu=0:01:13 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
Glitch fixing enabled
*** ClockDrv #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:13.0/0:08:36.5 (0.1), mem = 2129.8M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=13, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1447 (unrouted=27, trialRouted=0, noStatus=0, routed=1420, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 11 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        buffer_cells is set for at least one object
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        inverter_cells is set for at least one object
        route_type is set for at least one object
        source_driver is set for at least one object
        target_insertion_delay is set for at least one object
        target_skew is set for at least one object
        target_skew_wire is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        exp_use_early_global_min_max_route_layers: 0 (default: true)
        force_design_routing_status: 1 (default: auto)
        pro_enable_post_commit_delay_update: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (EMS-27):	Message (IMPCCOPT-5067) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree SPI_CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
    Library trimming inverters in power domain auto-default and half-corner slow_corner:setup.late removed 2 of 8 cells
    Original list had 8 cells:
    INJI3VX16 INJI3VX12 INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
    New trimmed list has 6 cells:
    INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
    Clock tree balancer configuration for clock_trees CLK SPI_CLK:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): LeafUnshield (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): TrunkUnshield (default: default)
        source_driver: BUJI3VX16/A BUJI3VX16/Q (default: )
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
      Inverters:   {INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1}
      Unblocked area available for placement of any clock cells in power_domain auto-default: 81285.120um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET2; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: TrunkUnshield; Top/bottom preferred layer name: MET4/MET2; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: LeafUnshield; Top/bottom preferred layer name: MET4/MET2; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    For timing_corner slow_corner:setup, late and power domain auto-default:
      Slew time target (leaf):    0.634ns
      Slew time target (trunk):   0.634ns
      Slew time target (top):     0.634ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.289ns
      Buffer max distance: 2187.394um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:BUJI3VX16, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=2187.394um, saturatedSlew=0.452ns, speed=3671.972um per ns, cellArea=33.261um^2 per 1000um}
      Inverter  : {lib_cell:INJI3VX8, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=1302.000um, saturatedSlew=0.456ns, speed=2846.524um per ns, cellArea=23.123um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree timing engine global stage delay update for slow_corner:setup.late...
    Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree balancer configuration for skew_group CLK/functional_mode:
      Sources:                     pin clk
      Total number of sinks:       322
      Delay constrained sinks:     322
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner slow_corner:setup.late:
      Skew target:                 0.289ns
      Insertion delay target:      2.000ns
    Clock tree balancer configuration for skew_group SPI_CLK/functional_mode:
      Sources:                     pin SPI_Clk
      Total number of sinks:       46
      Delay constrained sinks:     46
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner slow_corner:setup.late:
      Skew target:                 0.289ns
      Insertion delay target:      2.000ns
    Primary reporting skew groups are:
    skew_group CLK/functional_mode with 322 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
      hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1506.400um, total=2860.480um
    Clock DAG library cell distribution initial state {count}:
       Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:00.9 real=0:00:00.9)
**WARN: (IMPCCOPT-1261):	The skew target of 0.286ns for skew_group CLK/functional_mode in primary delay corner slow_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.289ns. The skew target has been relaxed to 0.289ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.286ns for skew_group SPI_CLK/functional_mode in primary delay corner slow_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.289ns. The skew target has been relaxed to 0.289ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  Clock DAG stats PRO initial state:
    cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
    sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
    misc counts      : r=2, pp=0
    cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
    cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
    sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.285pF, leaf=0.687pF, total=0.972pF
    wire lengths     : top=0.000um, trunk=1874.880um, leaf=4443.835um, total=6318.715um
    hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1506.400um, total=2860.480um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.634ns count=8 avg=0.294ns sd=0.185ns min=0.053ns max=0.599ns {6 <= 0.380ns, 1 <= 0.507ns, 0 <= 0.571ns, 1 <= 0.602ns, 0 <= 0.634ns}
    Leaf  : target=0.634ns count=5 avg=0.483ns sd=0.028ns min=0.446ns max=0.510ns {0 <= 0.380ns, 4 <= 0.507ns, 1 <= 0.571ns, 0 <= 0.602ns, 0 <= 0.634ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
  Primary reporting skew groups PRO initial state:
    skew_group default.CLK/functional_mode: unconstrained
  Skew group summary PRO initial state:
    skew_group CLK/functional_mode: insertion delay [min=1.959, max=2.030, avg=1.999, sd=0.019], skew [0.071 vs 0.289], 100% {1.959, 2.030} (wid=0.051 ws=0.035) (gid=1.987 gs=0.045)
    skew_group SPI_CLK/functional_mode: insertion delay [min=1.803, max=1.810, avg=1.806, sd=0.002], skew [0.006 vs 0.289], 100% {1.803, 1.810} (wid=0.034 ws=0.006) (gid=1.776 gs=0.000)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 51 variables and 138 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 13, tested: 13, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
      cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.285pF, leaf=0.687pF, total=0.972pF
      wire lengths     : top=0.000um, trunk=1874.880um, leaf=4443.835um, total=6318.715um
      hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1506.400um, total=2860.480um
    Clock DAG net violations after 'PRO Fixing DRVs': none
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.634ns count=8 avg=0.294ns sd=0.185ns min=0.053ns max=0.599ns {6 <= 0.380ns, 1 <= 0.507ns, 0 <= 0.571ns, 1 <= 0.602ns, 0 <= 0.634ns}
      Leaf  : target=0.634ns count=5 avg=0.483ns sd=0.028ns min=0.446ns max=0.510ns {0 <= 0.380ns, 4 <= 0.507ns, 1 <= 0.571ns, 0 <= 0.602ns, 0 <= 0.634ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.CLK/functional_mode: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group CLK/functional_mode: insertion delay [min=1.959, max=2.030], skew [0.071 vs 0.289]
      skew_group SPI_CLK/functional_mode: insertion delay [min=1.803, max=1.810], skew [0.006 vs 0.289]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slow_corner:setup.late...
  Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
    sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
    misc counts      : r=2, pp=0
    cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
    cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
    sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.285pF, leaf=0.687pF, total=0.972pF
    wire lengths     : top=0.000um, trunk=1874.880um, leaf=4443.835um, total=6318.715um
    hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1506.400um, total=2860.480um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.634ns count=8 avg=0.294ns sd=0.185ns min=0.053ns max=0.599ns {6 <= 0.380ns, 1 <= 0.507ns, 0 <= 0.571ns, 1 <= 0.602ns, 0 <= 0.634ns}
    Leaf  : target=0.634ns count=5 avg=0.483ns sd=0.028ns min=0.446ns max=0.510ns {0 <= 0.380ns, 4 <= 0.507ns, 1 <= 0.571ns, 0 <= 0.602ns, 0 <= 0.634ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
  Primary reporting skew groups PRO final:
    skew_group default.CLK/functional_mode: unconstrained
  Skew group summary PRO final:
    skew_group CLK/functional_mode: insertion delay [min=1.959, max=2.030, avg=1.999, sd=0.019], skew [0.071 vs 0.289], 100% {1.959, 2.030} (wid=0.051 ws=0.035) (gid=1.987 gs=0.045)
    skew_group SPI_CLK/functional_mode: insertion delay [min=1.803, max=1.810, avg=1.806, sd=0.002], skew [0.006 vs 0.289], 100% {1.803, 1.810} (wid=0.034 ws=0.006) (gid=1.776 gs=0.000)
PRO done.
Net route status summary:
  Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=13, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1447 (unrouted=27, trialRouted=0, noStatus=0, routed=1420, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:00.9 real=0:00:00.9)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** ClockDrv #1 [finish] (optDesign #4) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:01:14.0/0:08:37.4 (0.1), mem = 2130.2M
**INFO: Start fixing DRV (Mem = 2130.23M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:14.0/0:08:37.4 (0.1), mem = 2130.2M
Info: 13 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.19|    -0.35|       0|       0|       0| 65.31%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.19|    -0.35|       0|       0|       0| 65.31%| 0:00:00.0|  2243.8M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2243.8M) ***

*** DrvOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:14.8/0:08:38.3 (0.1), mem = 2182.7M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1683.5M, totSessionCpu=0:01:15 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 2182.69M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.02min mem=2182.7M)
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.191  |  5.883  | -0.191  |
|           TNS (ns):| -0.350  |  0.000  | -0.350  |
|    Violating Paths:|    3    |    0    |    3    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.308%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1683.6M, totSessionCpu=0:01:15 **
*** Timing NOT met, worst failing slack is -0.191
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 13 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:14.9/0:08:38.4 (0.1), mem = 2221.0M
*info: 13 clock nets excluded
*info: 25 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.191 TNS Slack -0.350 Density 65.31
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.191|-0.350|
|reg2reg   | 5.883| 0.000|
|HEPG      | 5.883| 0.000|
|All Paths |-0.191|-0.350|
+----------+------+------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+---------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |     Worst View     |Pathgroup|            End Point            |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+---------------------------------+
|  -0.191|   -0.191|  -0.350|   -0.350|   65.31%|   0:00:00.0| 2259.2M|slow_functional_mode|  default| up_switches[20]                 |
|   0.000|    0.000|   0.000|    0.000|   65.36%|   0:00:00.0| 2278.2M|slow_functional_mode|       NA| NA                              |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+---------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2278.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2278.2M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |5.883|0.000|
|HEPG      |5.883|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 65.36
Update Timing Windows (Threshold 0.091) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |5.883|0.000|
|HEPG      |5.883|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+


*** Finish Post Route Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2278.2M) ***
*** WnsOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:01:15.8/0:08:39.3 (0.1), mem = 2191.2M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
GigaOpt: target slack met, skip TNS optimization
**INFO: flowCheckPoint #3 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1696.3M, totSessionCpu=0:01:17 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2193.34M, totSessionCpu=0:01:17).
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1696.4M, totSessionCpu=0:01:17 **

Skipping pre eco harden opt
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:17 mem=2231.5M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2199.5MB
Summary Report:
Instances move: 0 (out of 1388 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2199.5MB
*** Finished refinePlace (0:01:17 mem=2199.5M) ***
Max routing layer is set too low at 3, unable to procedd with layer assignment
Max routing layer is set too low at 3, unable to procedd with layer assignment

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  5.883  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.357%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1696.2M, totSessionCpu=0:01:17 **
**INFO: flowCheckPoint #4 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:16.7/0:08:40.1 (0.1), mem = 2168.1M

globalDetailRoute

#Start globalDetailRoute on Mon Jul 15 18:07:51 2024
#
#num needed restored net=0
#need_extraction net=0 (total=1460)
#NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 27 (skipped).
#Total number of routable nets = 1433.
#Total number of nets in the design = 1460.
#4 routable nets do not have any wires.
#1429 routable nets have routed wires.
#4 nets will be global routed.
#13 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Mon Jul 15 18:07:51 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
# MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
# METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
#Bottom routing layer index=1(MET1), bottom routing layer for shielding=1(MET1), bottom shield layer=1(MET1)
#shield_bottom_stripe_layer=1(MET1), shield_top_stripe_layer=4(MET4)
#pin_access_rlayer=2(MET2)
#shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#Processed 6/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(3 insts marked dirty, reset pre-exisiting dirty flag on 3 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1696.05 (MB), peak = 1730.12 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1698.07 (MB), peak = 1730.12 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Mon Jul 15 18:07:52 2024
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.98 (MB)
#Total memory = 1698.07 (MB)
#Peak memory = 1730.12 (MB)
#
#
#Start global routing on Mon Jul 15 18:07:52 2024
#
#
#Start global routing initialization on Mon Jul 15 18:07:52 2024
#
#Number of eco nets is 4
#
#Start global routing data preparation on Mon Jul 15 18:07:52 2024
#
#Start routing resource analysis on Mon Jul 15 18:07:52 2024
#
#Routing resource analysis is done on Mon Jul 15 18:07:52 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  MET1           H          70         362        1537    53.22%
#  MET2           V         430         365        1537     7.29%
#  MET3           H         334          98        1537     0.00%
#  MET4           V         776          19        1537     0.00%
#  --------------------------------------------------------------
#  Total                   1611      38.62%        6148    15.13%
#
#
#
#
#Global routing data preparation is done on Mon Jul 15 18:07:52 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1698.18 (MB), peak = 1730.12 (MB)
#
#
#Global routing initialization is done on Mon Jul 15 18:07:52 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1698.18 (MB), peak = 1730.12 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1699.15 (MB), peak = 1730.12 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 27 (skipped).
#Total number of routable nets = 1433.
#Total number of nets in the design = 1460.
#
#1433 routable nets have routed wires.
#13 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               4  
#-----------------------------
#        Total               4  
#-----------------------------
#
#Routing constraints summary of the whole design:
#---------------------------------------------------------
#        Rules   Pref Layer   Avoid Detour   Unconstrained  
#---------------------------------------------------------
#      Default           13             13            1420  
#---------------------------------------------------------
#        Total           13             13            1420  
#---------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  MET1          0(0.00%)   (0.00%)
#  MET2          0(0.00%)   (0.00%)
#  MET3          0(0.00%)   (0.00%)
#  MET4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total wire length = 58883 um.
#Total half perimeter of net bounding box = 50541 um.
#Total wire length on LAYER MET1 = 3999 um.
#Total wire length on LAYER MET2 = 25472 um.
#Total wire length on LAYER MET3 = 26218 um.
#Total wire length on LAYER MET4 = 3194 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 8109
#Up-Via Summary (total 8109):
#           
#-----------------------
# MET1             4940
# MET2             2920
# MET3              249
#-----------------------
#                  8109 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.08 (MB)
#Total memory = 1699.15 (MB)
#Peak memory = 1730.12 (MB)
#
#Finished global routing on Mon Jul 15 18:07:52 2024
#
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1699.15 (MB), peak = 1730.12 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Start Track Assignment.
#Done with 1 horizontal wires in 1 hboxes and 2 vertical wires in 2 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 58889 um.
#Total half perimeter of net bounding box = 50541 um.
#Total wire length on LAYER MET1 = 4003 um.
#Total wire length on LAYER MET2 = 25474 um.
#Total wire length on LAYER MET3 = 26218 um.
#Total wire length on LAYER MET4 = 3194 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 8109
#Up-Via Summary (total 8109):
#           
#-----------------------
# MET1             4940
# MET2             2920
# MET3              249
#-----------------------
#                  8109 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1699.15 (MB), peak = 1730.12 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.10 (MB)
#Total memory = 1699.19 (MB)
#Peak memory = 1730.12 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.00% of the total area was rechecked for DRC, and 2.22% required routing.
#   number of violations = 0
#3 out of 1399 instances (0.2%) need to be verified(marked ipoed), dirty area = 0.1%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1700.09 (MB), peak = 1730.12 (MB)
#Complete Detail Routing.
#Total wire length = 58865 um.
#Total half perimeter of net bounding box = 50541 um.
#Total wire length on LAYER MET1 = 3973 um.
#Total wire length on LAYER MET2 = 25462 um.
#Total wire length on LAYER MET3 = 26236 um.
#Total wire length on LAYER MET4 = 3194 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 8109
#Up-Via Summary (total 8109):
#           
#-----------------------
# MET1             4938
# MET2             2922
# MET3              249
#-----------------------
#                  8109 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.91 (MB)
#Total memory = 1700.09 (MB)
#Peak memory = 1730.12 (MB)
#
#start routing for process antenna violation fix ...
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1699.99 (MB), peak = 1730.12 (MB)
#
#Total wire length = 58865 um.
#Total half perimeter of net bounding box = 50541 um.
#Total wire length on LAYER MET1 = 3973 um.
#Total wire length on LAYER MET2 = 25462 um.
#Total wire length on LAYER MET3 = 26236 um.
#Total wire length on LAYER MET4 = 3194 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 8109
#Up-Via Summary (total 8109):
#           
#-----------------------
# MET1             4938
# MET2             2922
# MET3              249
#-----------------------
#                  8109 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Total number of net violated process antenna rule = 1
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
# start diode insertion for process antenna violation fix ...
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1699.99 (MB), peak = 1730.12 (MB)
#
#Total wire length = 58865 um.
#Total half perimeter of net bounding box = 50541 um.
#Total wire length on LAYER MET1 = 3973 um.
#Total wire length on LAYER MET2 = 25462 um.
#Total wire length on LAYER MET3 = 26236 um.
#Total wire length on LAYER MET4 = 3194 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 8109
#Up-Via Summary (total 8109):
#           
#-----------------------
# MET1             4938
# MET2             2922
# MET3              249
#-----------------------
#                  8109 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Total number of net violated process antenna rule = 1
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
#Total wire length = 58865 um.
#Total half perimeter of net bounding box = 50541 um.
#Total wire length on LAYER MET1 = 3973 um.
#Total wire length on LAYER MET2 = 25462 um.
#Total wire length on LAYER MET3 = 26236 um.
#Total wire length on LAYER MET4 = 3194 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 8109
#Up-Via Summary (total 8109):
#           
#-----------------------
# MET1             4938
# MET2             2922
# MET3              249
#-----------------------
#                  8109 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Total number of net violated process antenna rule = 1
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#
#Start Post Route wire spreading..
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Jul 15 18:07:52 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#
#Start Post Route Wire Spread.
#Done with 51 horizontal wires in 2 hboxes and 49 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 58929 um.
#Total half perimeter of net bounding box = 50541 um.
#Total wire length on LAYER MET1 = 3974 um.
#Total wire length on LAYER MET2 = 25494 um.
#Total wire length on LAYER MET3 = 26267 um.
#Total wire length on LAYER MET4 = 3194 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 8109
#Up-Via Summary (total 8109):
#           
#-----------------------
# MET1             4938
# MET2             2922
# MET3              249
#-----------------------
#                  8109 
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1700.01 (MB), peak = 1730.12 (MB)
#CELL_VIEW aska_dig,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Total number of net violated process antenna rule = 1
#Post Route wire spread is done.
#Total wire length = 58929 um.
#Total half perimeter of net bounding box = 50541 um.
#Total wire length on LAYER MET1 = 3974 um.
#Total wire length on LAYER MET2 = 25494 um.
#Total wire length on LAYER MET3 = 26267 um.
#Total wire length on LAYER MET4 = 3194 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 8109
#Up-Via Summary (total 8109):
#           
#-----------------------
# MET1             4938
# MET2             2922
# MET3              249
#-----------------------
#                  8109 
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.82 (MB)
#Total memory = 1700.01 (MB)
#Peak memory = 1730.12 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -48.63 (MB)
#Total memory = 1647.56 (MB)
#Peak memory = 1730.12 (MB)
#Number of warnings = 5
#Total number of warnings = 18
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Jul 15 18:07:53 2024
#
*** EcoRoute #1 [finish] (optDesign #4) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:01:18.5/0:08:42.0 (0.2), mem = 2136.4M
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1647.6M, totSessionCpu=0:01:19 **
New Signature Flow (restoreNanoRouteOptions) ....
OPTC: user 20.0
**INFO: flowCheckPoint #5 PostEcoSummary
Extraction called for design 'aska_dig' of instances=1399 and nets=1460 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design aska_dig.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: max_rc
 Corner: min_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2136.4M)
Extracted 10.0115% (CPU Time= 0:00:00.0  MEM= 2188.4M)
Extracted 20.0086% (CPU Time= 0:00:00.0  MEM= 2188.4M)
Extracted 30.013% (CPU Time= 0:00:00.0  MEM= 2188.4M)
Extracted 40.0101% (CPU Time= 0:00:00.1  MEM= 2188.4M)
Extracted 50.0144% (CPU Time= 0:00:00.1  MEM= 2188.4M)
Extracted 60.0115% (CPU Time= 0:00:00.1  MEM= 2188.4M)
Extracted 70.0086% (CPU Time= 0:00:00.1  MEM= 2188.4M)
Extracted 80.013% (CPU Time= 0:00:00.1  MEM= 2188.4M)
Extracted 90.0101% (CPU Time= 0:00:00.1  MEM= 2188.4M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 2188.4M)
Number of Extracted Resistors     : 22590
Number of Extracted Ground Cap.   : 23388
Number of Extracted Coupling Cap. : 38752
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: max_rc
 Corner: min_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2164.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2172.406M)
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1649.7M, totSessionCpu=0:01:19 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2151.94)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 1433
AAE_INFO-618: Total number of nets in the design is 1460,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2179.23 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2179.23 CPU=0:00:00.3 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2179.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2179.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2142.34)
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 64. 
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 1433. 
Total number of fetched objects 1433
AAE_INFO-618: Total number of nets in the design is 1460,  13.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2180.5 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2180.5 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:01:20 mem=2180.5M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.021  |  5.918  |  0.021  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.357%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1693.9M, totSessionCpu=0:01:20 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #6 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1693.9M, totSessionCpu=0:01:20 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2158.82M, totSessionCpu=0:01:20).
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1694.0M, totSessionCpu=0:01:20 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #7 FinalSummary
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1694.1M, totSessionCpu=0:01:20 **

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.021  |  5.918  |  0.021  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.357%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1693.4M, totSessionCpu=0:01:20 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
*** optDesign #4 [finish] : cpu/real = 0:00:10.0/0:00:11.2 (0.9), totSession cpu/real = 0:01:20.4/0:08:44.8 (0.2), mem = 2159.2M
<CMD> timeDesign -postRoute -hold
*** timeDesign #4 [begin] : totSession cpu/real = 0:01:20.8/0:08:58.5 (0.2), mem = 2159.2M
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'aska_dig' of instances=1399 and nets=1460 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design aska_dig.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: max_rc
 Corner: min_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_fZvSKJ.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2124.2M)
Extracted 10.0115% (CPU Time= 0:00:00.0  MEM= 2184.2M)
Extracted 20.0086% (CPU Time= 0:00:00.1  MEM= 2184.2M)
Extracted 30.013% (CPU Time= 0:00:00.1  MEM= 2184.2M)
Extracted 40.0101% (CPU Time= 0:00:00.1  MEM= 2184.2M)
Extracted 50.0144% (CPU Time= 0:00:00.1  MEM= 2184.2M)
Extracted 60.0115% (CPU Time= 0:00:00.1  MEM= 2184.2M)
Extracted 70.0086% (CPU Time= 0:00:00.1  MEM= 2184.2M)
Extracted 80.013% (CPU Time= 0:00:00.1  MEM= 2184.2M)
Extracted 90.0101% (CPU Time= 0:00:00.1  MEM= 2184.2M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 2184.2M)
Number of Extracted Resistors     : 22590
Number of Extracted Ground Cap.   : 23388
Number of Extracted Coupling Cap. : 38752
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: max_rc
 Corner: min_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2160.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2168.172M)
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2120.98)
*** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 1433
AAE_INFO-618: Total number of nets in the design is 1460,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2148.27 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2148.27 CPU=0:00:00.3 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2148.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2148.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2111.39)
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 65. 
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 1433. 
Total number of fetched objects 1433
AAE_INFO-618: Total number of nets in the design is 1460,  8.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2149.54 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2149.54 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:22 mem=2149.5M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.991  |  0.991  |  1.030  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Density: 65.357%
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.36 sec
Total Real time: 2.0 sec
Total Memory Usage: 2081.835938 Mbytes
Reset AAE Options
*** timeDesign #4 [finish] : cpu/real = 0:00:01.4/0:00:01.6 (0.8), totSession cpu/real = 0:01:22.2/0:09:00.1 (0.2), mem = 2081.8M
<CMD> redraw
<CMD> zoomBox -57.03000 -108.30500 519.11200 407.46500
<CMD> verifyProcessAntenna -report aska_dig.antenna.rpt -error 1000

******* START VERIFY ANTENNA ********
Report File: aska_dig.antenna.rpt
LEF Macro File: aska_dig.antenna.lef
Verification Complete: 1 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> zoomBox -35.34100 -80.57900 454.38000 357.82600
<CMD> zoomBox -16.90600 -57.01200 399.35800 315.63300
<CMD> zoomBox -2.20500 -35.68800 351.62000 281.06100
<CMD> zoomBox 29.93800 9.06600 247.23300 203.59100
<CMD> zoomBox 45.30500 28.48900 202.30100 169.03400
<CMD> zoomBox 50.91000 36.07400 184.35700 155.53800
<CMD> zoomBox 63.16600 52.72700 145.12000 126.09300
<CMD> zoomBox 69.52100 60.11200 128.73300 113.11900
<CMD> zoomBox 71.52000 63.21400 121.85000 108.27000
<CMD> zoomBox 75.81600 69.26900 106.72500 96.93900
<CMD> loadWorkspace -name {Violation Browser + Physical}
<CMD> zoomBox 81.4 79.67 83.24 81.05
<CMD> getNanoRouteMode -quiet -routeWithTimingDriven
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix true
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
<CMD> setNanoRouteMode -quiet -drouteEndIteration 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1612.98 (MB), peak = 1730.12 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -droutePostRouteWidenWireRule                  virtuosoDefaultSetup
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           91
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeInsertDiodeForClockNets                  true
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeTopRoutingLayer                          4
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          180
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 3
setExtractRCMode -engine                                        postRoute
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setExtractRCMode -relative_c_th                                 0.03
setExtractRCMode -total_c_th                                    5
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setSIMode -separate_delta_delay_on_data                         true

#max_rc has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2082.6M, init mem=2082.6M)
*info: Placed = 1399           (Fixed = 11)
*info: Unplaced = 0           
Placement Density:65.36%(53347/81624)
Placement Density (including fixed std cells):65.36%(53347/81624)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2082.6M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2082.6M) ***

globalDetailRoute

#Start globalDetailRoute on Mon Jul 15 18:12:07 2024
#
#Warning: design is detail-routed. Trial route is skipped!
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#num needed restored net=0
#need_extraction net=0 (total=1460)
#NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
#Total number of trivial nets (e.g. < 2 pins) = 27 (skipped).
#Total number of routable nets = 1433.
#Total number of nets in the design = 1460.
#1433 routable nets have routed wires.
#13 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Start routing data preparation on Mon Jul 15 18:12:08 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
# MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
# METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
#Bottom routing layer index=1(MET1), bottom routing layer for shielding=1(MET1), bottom shield layer=1(MET1)
#shield_bottom_stripe_layer=1(MET1), shield_top_stripe_layer=4(MET4)
#pin_access_rlayer=2(MET2)
#shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1618.23 (MB), peak = 1730.12 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1620.14 (MB), peak = 1730.12 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Mon Jul 15 18:12:10 2024
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 5.86 (MB)
#Total memory = 1620.14 (MB)
#Peak memory = 1730.12 (MB)
#
#
#Start global routing on Mon Jul 15 18:12:10 2024
#
#
#Start global routing initialization on Mon Jul 15 18:12:10 2024
#
#WARNING (NRGR-22) Design is already detail routed.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 5.86 (MB)
#Total memory = 1620.14 (MB)
#Peak memory = 1730.12 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Start reading timing information from file .timing_file_24853.tif.gz ...
#WARNING (NRCM-25) File .timing_file_24853.tif.gz does not exist.
#WARNING (NRDB-187) Cannot open file .timing_file_24853.tif.gz.
#WARNING (NRDB-121) No slack were found on nets, SI driven not effective.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1620.14 (MB), peak = 1730.12 (MB)
#Complete Detail Routing.
#Total wire length = 58929 um.
#Total half perimeter of net bounding box = 50541 um.
#Total wire length on LAYER MET1 = 3974 um.
#Total wire length on LAYER MET2 = 25494 um.
#Total wire length on LAYER MET3 = 26267 um.
#Total wire length on LAYER MET4 = 3194 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 8109
#Up-Via Summary (total 8109):
#           
#-----------------------
# MET1             4938
# MET2             2922
# MET3              249
#-----------------------
#                  8109 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.00 (MB)
#Total memory = 1620.14 (MB)
#Peak memory = 1730.12 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
#Start Post Route wire spreading..
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1629.19 (MB), peak = 1730.12 (MB)
#CELL_VIEW aska_dig,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Total number of net violated process antenna rule = 1
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Jul 15 18:12:10 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#
#Start Post Route Wire Spread.
#Done with 16 horizontal wires in 2 hboxes and 20 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 58930 um.
#Total half perimeter of net bounding box = 50541 um.
#Total wire length on LAYER MET1 = 3974 um.
#Total wire length on LAYER MET2 = 25495 um.
#Total wire length on LAYER MET3 = 26267 um.
#Total wire length on LAYER MET4 = 3194 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 8109
#Up-Via Summary (total 8109):
#           
#-----------------------
# MET1             4938
# MET2             2922
# MET3              249
#-----------------------
#                  8109 
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1628.49 (MB), peak = 1730.12 (MB)
#CELL_VIEW aska_dig,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Total number of net violated process antenna rule = 1
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1628.50 (MB), peak = 1730.12 (MB)
#CELL_VIEW aska_dig,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Total number of net violated process antenna rule = 1
#Post Route wire spread is done.
#Total wire length = 58930 um.
#Total half perimeter of net bounding box = 50541 um.
#Total wire length on LAYER MET1 = 3974 um.
#Total wire length on LAYER MET2 = 25495 um.
#Total wire length on LAYER MET3 = 26267 um.
#Total wire length on LAYER MET4 = 3194 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 8109
#Up-Via Summary (total 8109):
#           
#-----------------------
# MET1             4938
# MET2             2922
# MET3              249
#-----------------------
#                  8109 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.36 (MB)
#Total memory = 1628.50 (MB)
#Peak memory = 1730.12 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 10.52 (MB)
#Total memory = 1623.70 (MB)
#Peak memory = 1730.12 (MB)
#Number of warnings = 6
#Total number of warnings = 26
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Jul 15 18:12:11 2024
#
#Default setup view is reset to slow_functional_mode.
#Default setup view is reset to slow_functional_mode.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1615.73 (MB), peak = 1730.12 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   NRDB-104             4  Cannot find antenna cell. Please set opt...
WARNING   NRDB-121             2  No slack were found on nets, SI driven n...
WARNING   NRDB-187             2  Cannot open file %s.                     
WARNING   NRCM-25              2  File %s does not exist.                  
WARNING   NRGR-22              2  Design is already detail routed.         
*** Message Summary: 6 warning(s), 0 error(s)

<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> setSIMode -acceptableWNS same -fixDRC 1 -fixHoldIncludeXtalkSetup 0
**WARN: (IMPTCM-70):	Option "-fixDRC" for command setSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
This setSIMode -acceptableWNS option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
**INFO: Noisy slews have been enabled for DRV max transition reporting only. Delay calculation will continue to use base slews for timing analysis commands such as reportTranViolation, report_constraint, reportDelayCalculation, report_timing etc.  DRV violations will be reported by timeDesign under the './timingReports/<design name>.SI_Glitches.rpt' file only and the number of max tran violations due to noisy slews will be listed in the timeDesign summary report
This setSIMode -fixHoldIncludeXTalkSetup option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
<CMD> setSIMode -save siFix.option
<CMD> setSIMode -acceptableWNS same -fixDRC 1 -fixHoldIncludeXtalkSetup 0
**WARN: (IMPTCM-70):	Option "-fixDRC" for command setSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
This setSIMode -acceptableWNS option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
**INFO: Noisy slews have been enabled for DRV max transition reporting only. Delay calculation will continue to use base slews for timing analysis commands such as reportTranViolation, report_constraint, reportDelayCalculation, report_timing etc.  DRV violations will be reported by timeDesign under the './timingReports/<design name>.SI_Glitches.rpt' file only and the number of max tran violations due to noisy slews will be listed in the timeDesign summary report
This setSIMode -fixHoldIncludeXTalkSetup option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> setDelayCalMode -engine default -siAware true
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1616.1M, totSessionCpu=0:01:33 **
*** optDesign #5 [begin] : totSession cpu/real = 0:01:32.7/0:13:36.3 (0.1), mem = 2098.1M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:01:32.7/0:13:36.3 (0.1), mem = 2098.1M
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -droutePostRouteWidenWireRule                  virtuosoDefaultSetup
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           91
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeInsertDiodeForClockNets                  true
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeTopRoutingLayer                          4
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          180
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 3
setExtractRCMode -engine                                        postRoute
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setExtractRCMode -relative_c_th                                 0.03
setExtractRCMode -total_c_th                                    5
setUsefulSkewMode -ecoRoute                                     false
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -noBoundary                                   false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeSetupViews                                    { slow_functional_mode }
setOptMode -autoSetupViews                                      { slow_functional_mode}
setOptMode -autoTDGRSetupViews                                  { slow_functional_mode}
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       false
setOptMode -fixTran                                             true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -acceptableWNS                                        same
setSIMode -fixHoldIncludeXtalkSetup                             false
setSIMode -report_si_slew_max_transition                        true
setSIMode -save                                                 siFix.option
setSIMode -separate_delta_delay_on_data                         true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -skew                                           true
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell RF4DLHTJI3VX1, site core_ji3v_dh.
	Cell RF4DLLTJI3VX1, site core_ji3v_dh.
	Cell RF8DLHTJI3VX1, site core_ji3v_dh.
	Cell RF8DLLTJI3VX1, site core_ji3v_dh.
.
**WARN :: 'setOptMode -fixSISlew false' has been set. 'setSIMode -report_si_slew_max_transition false' is set now
**WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1648.3M, totSessionCpu=0:01:33 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2137.2M, init mem=2137.2M)
*info: Placed = 1399           (Fixed = 11)
*info: Unplaced = 0           
Placement Density:65.36%(53347/81624)
Placement Density (including fixed std cells):65.36%(53347/81624)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2137.2M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:01:33.6/0:13:37.2 (0.1), mem = 2137.2M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #8 InitialSummary
Extraction called for design 'aska_dig' of instances=1399 and nets=1460 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design aska_dig.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: max_rc
 Corner: min_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_lyVgkM.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2129.2M)
Extracted 10.0101% (CPU Time= 0:00:00.0  MEM= 2173.2M)
Extracted 20.013% (CPU Time= 0:00:00.0  MEM= 2173.2M)
Extracted 30.0087% (CPU Time= 0:00:00.0  MEM= 2173.2M)
Extracted 40.0116% (CPU Time= 0:00:00.0  MEM= 2173.2M)
Extracted 50.0145% (CPU Time= 0:00:00.1  MEM= 2173.2M)
Extracted 60.0101% (CPU Time= 0:00:00.1  MEM= 2173.2M)
Extracted 70.013% (CPU Time= 0:00:00.1  MEM= 2173.2M)
Extracted 80.0087% (CPU Time= 0:00:00.1  MEM= 2173.2M)
Extracted 90.0116% (CPU Time= 0:00:00.1  MEM= 2173.2M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 2173.2M)
Number of Extracted Resistors     : 22522
Number of Extracted Ground Cap.   : 23320
Number of Extracted Coupling Cap. : 38496
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: max_rc
 Corner: min_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2149.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2157.180M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=2195.34 CPU=0:00:00.0 REAL=0:00:00.0) 
*** BuildHoldData #1 [begin] (optDesign #5) : totSession cpu/real = 0:01:34.5/0:13:38.4 (0.1), mem = 2195.3M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2193.34)
*** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
Total number of fetched objects 1433
End delay calculation. (MEM=2265.36 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2228.74 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:35 mem=2228.7M)
Done building cte hold timing graph (HoldAware) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:35 mem=2228.7M ***
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2225.02)
*** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
Total number of fetched objects 1433
AAE_INFO-618: Total number of nets in the design is 1460,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2220.62 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2220.62 CPU=0:00:00.3 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2220.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2220.6M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2162.74)
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 64. 
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 1433. 
Total number of fetched objects 1433
AAE_INFO-618: Total number of nets in the design is 1460,  13.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2203.92 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2203.92 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:36 mem=2203.9M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.021  |  5.918  |  0.021  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.357%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #5) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:01:35.6/0:13:39.5 (0.1), mem = 2219.9M
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1685.8M, totSessionCpu=0:01:36 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #9 OptimizationPass1
Glitch fixing enabled
*** ClockDrv #1 [begin] (optDesign #5) : totSession cpu/real = 0:01:35.6/0:13:39.5 (0.1), mem = 2181.9M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=13, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1447 (unrouted=27, trialRouted=0, noStatus=0, routed=1420, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 11 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        buffer_cells is set for at least one object
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        inverter_cells is set for at least one object
        route_type is set for at least one object
        source_driver is set for at least one object
        target_insertion_delay is set for at least one object
        target_skew is set for at least one object
        target_skew_wire is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        exp_use_early_global_min_max_route_layers: 0 (default: true)
        force_design_routing_status: 1 (default: auto)
        pro_enable_post_commit_delay_update: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (EMS-27):	Message (IMPCCOPT-5067) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree SPI_CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
    Library trimming inverters in power domain auto-default and half-corner slow_corner:setup.late removed 2 of 8 cells
    Original list had 8 cells:
    INJI3VX16 INJI3VX12 INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
    New trimmed list has 6 cells:
    INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
    Clock tree balancer configuration for clock_trees CLK SPI_CLK:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): LeafUnshield (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): TrunkUnshield (default: default)
        source_driver: BUJI3VX16/A BUJI3VX16/Q (default: )
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
      Inverters:   {INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1}
      Unblocked area available for placement of any clock cells in power_domain auto-default: 81285.120um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET2; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: TrunkUnshield; Top/bottom preferred layer name: MET4/MET2; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: LeafUnshield; Top/bottom preferred layer name: MET4/MET2; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    For timing_corner slow_corner:setup, late and power domain auto-default:
      Slew time target (leaf):    0.634ns
      Slew time target (trunk):   0.634ns
      Slew time target (top):     0.634ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.289ns
      Buffer max distance: 2187.394um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:BUJI3VX16, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=2187.394um, saturatedSlew=0.452ns, speed=3671.972um per ns, cellArea=33.261um^2 per 1000um}
      Inverter  : {lib_cell:INJI3VX8, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=1302.000um, saturatedSlew=0.456ns, speed=2846.524um per ns, cellArea=23.123um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree timing engine global stage delay update for slow_corner:setup.late...
    Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree balancer configuration for skew_group CLK/functional_mode:
      Sources:                     pin clk
      Total number of sinks:       322
      Delay constrained sinks:     322
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner slow_corner:setup.late:
      Skew target:                 0.289ns
      Insertion delay target:      2.000ns
    Clock tree balancer configuration for skew_group SPI_CLK/functional_mode:
      Sources:                     pin SPI_Clk
      Total number of sinks:       46
      Delay constrained sinks:     46
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner slow_corner:setup.late:
      Skew target:                 0.289ns
      Insertion delay target:      2.000ns
    Primary reporting skew groups are:
    skew_group CLK/functional_mode with 322 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
      hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1506.400um, total=2860.480um
    Clock DAG library cell distribution initial state {count}:
       Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:00.9 real=0:00:00.9)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  Clock DAG stats PRO initial state:
    cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
    sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
    misc counts      : r=2, pp=0
    cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
    cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
    sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.284pF, leaf=0.687pF, total=0.971pF
    wire lengths     : top=0.000um, trunk=1874.880um, leaf=4443.835um, total=6318.715um
    hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1506.400um, total=2860.480um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.634ns count=8 avg=0.293ns sd=0.184ns min=0.053ns max=0.598ns {6 <= 0.380ns, 1 <= 0.507ns, 0 <= 0.571ns, 1 <= 0.602ns, 0 <= 0.634ns}
    Leaf  : target=0.634ns count=5 avg=0.483ns sd=0.028ns min=0.446ns max=0.510ns {0 <= 0.380ns, 4 <= 0.507ns, 1 <= 0.571ns, 0 <= 0.602ns, 0 <= 0.634ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
  Primary reporting skew groups PRO initial state:
    skew_group default.CLK/functional_mode: unconstrained
  Skew group summary PRO initial state:
    skew_group CLK/functional_mode: insertion delay [min=1.958, max=2.029, avg=1.998, sd=0.019], skew [0.071 vs 0.289], 100% {1.958, 2.029} (wid=0.051 ws=0.035) (gid=1.986 gs=0.045)
    skew_group SPI_CLK/functional_mode: insertion delay [min=1.803, max=1.809, avg=1.806, sd=0.002], skew [0.006 vs 0.289], 100% {1.803, 1.809} (wid=0.034 ws=0.006) (gid=1.776 gs=0.000)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 51 variables and 138 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 13, tested: 13, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
      sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
      misc counts      : r=2, pp=0
      cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
      cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
      sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.284pF, leaf=0.687pF, total=0.971pF
      wire lengths     : top=0.000um, trunk=1874.880um, leaf=4443.835um, total=6318.715um
      hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1506.400um, total=2860.480um
    Clock DAG net violations after 'PRO Fixing DRVs': none
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.634ns count=8 avg=0.293ns sd=0.184ns min=0.053ns max=0.598ns {6 <= 0.380ns, 1 <= 0.507ns, 0 <= 0.571ns, 1 <= 0.602ns, 0 <= 0.634ns}
      Leaf  : target=0.634ns count=5 avg=0.483ns sd=0.028ns min=0.446ns max=0.510ns {0 <= 0.380ns, 4 <= 0.507ns, 1 <= 0.571ns, 0 <= 0.602ns, 0 <= 0.634ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.CLK/functional_mode: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group CLK/functional_mode: insertion delay [min=1.958, max=2.029], skew [0.071 vs 0.289]
      skew_group SPI_CLK/functional_mode: insertion delay [min=1.803, max=1.809], skew [0.006 vs 0.289]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slow_corner:setup.late...
  Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
    sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
    misc counts      : r=2, pp=0
    cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
    cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
    sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.284pF, leaf=0.687pF, total=0.971pF
    wire lengths     : top=0.000um, trunk=1874.880um, leaf=4443.835um, total=6318.715um
    hp wire lengths  : top=0.000um, trunk=1354.080um, leaf=1506.400um, total=2860.480um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.634ns count=8 avg=0.293ns sd=0.184ns min=0.053ns max=0.598ns {6 <= 0.380ns, 1 <= 0.507ns, 0 <= 0.571ns, 1 <= 0.602ns, 0 <= 0.634ns}
    Leaf  : target=0.634ns count=5 avg=0.483ns sd=0.028ns min=0.446ns max=0.510ns {0 <= 0.380ns, 4 <= 0.507ns, 1 <= 0.571ns, 0 <= 0.602ns, 0 <= 0.634ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
  Primary reporting skew groups PRO final:
    skew_group default.CLK/functional_mode: unconstrained
  Skew group summary PRO final:
    skew_group CLK/functional_mode: insertion delay [min=1.958, max=2.029, avg=1.998, sd=0.019], skew [0.071 vs 0.289], 100% {1.958, 2.029} (wid=0.051 ws=0.035) (gid=1.986 gs=0.045)
    skew_group SPI_CLK/functional_mode: insertion delay [min=1.803, max=1.809, avg=1.806, sd=0.002], skew [0.006 vs 0.289], 100% {1.803, 1.809} (wid=0.034 ws=0.006) (gid=1.776 gs=0.000)
PRO done.
Net route status summary:
  Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=13, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1447 (unrouted=27, trialRouted=0, noStatus=0, routed=1420, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:00.9 real=0:00:00.9)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** ClockDrv #1 [finish] (optDesign #5) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:01:36.6/0:13:40.5 (0.1), mem = 2183.3M
**INFO: Start fixing DRV (Mem = 2183.32M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:01:36.6/0:13:40.5 (0.1), mem = 2183.3M
Info: 13 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 65.36%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 65.36%| 0:00:00.0|  2296.9M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2296.9M) ***

*** DrvOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:01:37.5/0:13:41.4 (0.1), mem = 2235.8M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1726.7M, totSessionCpu=0:01:37 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 2235.77M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.02min mem=2235.8M)
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  5.885  |  0.003  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.357%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1726.7M, totSessionCpu=0:01:38 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #10 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1726.7M, totSessionCpu=0:01:38 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2236.25M, totSessionCpu=0:01:38).
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1726.7M, totSessionCpu=0:01:38 **

Skipping pre eco harden opt
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:38 mem=2274.4M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2242.4MB
Summary Report:
Instances move: 0 (out of 1388 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2242.4MB
*** Finished refinePlace (0:01:38 mem=2242.4M) ***
Max routing layer is set too low at 3, unable to procedd with layer assignment
Max routing layer is set too low at 3, unable to procedd with layer assignment

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  5.885  |  0.003  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.357%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1726.5M, totSessionCpu=0:01:38 **
**INFO: flowCheckPoint #11 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] (optDesign #5) : totSession cpu/real = 0:01:37.7/0:13:41.6 (0.1), mem = 2211.0M

globalDetailRoute

#Start globalDetailRoute on Mon Jul 15 18:12:52 2024
#
#num needed restored net=0
#need_extraction net=0 (total=1460)
#NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 27 (skipped).
#Total number of routable nets = 1433.
#Total number of nets in the design = 1460.
#1433 routable nets have routed wires.
#13 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Start routing data preparation on Mon Jul 15 18:12:52 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
# MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
# METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
#Bottom routing layer index=1(MET1), bottom routing layer for shielding=1(MET1), bottom shield layer=1(MET1)
#shield_bottom_stripe_layer=1(MET1), shield_top_stripe_layer=4(MET4)
#pin_access_rlayer=2(MET2)
#shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1729.00 (MB), peak = 1731.18 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1730.91 (MB), peak = 1731.18 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Mon Jul 15 18:12:54 2024
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.75 (MB)
#Total memory = 1730.91 (MB)
#Peak memory = 1731.18 (MB)
#
#
#Start global routing on Mon Jul 15 18:12:54 2024
#
#
#Start global routing initialization on Mon Jul 15 18:12:54 2024
#
#WARNING (NRGR-22) Design is already detail routed.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.75 (MB)
#Total memory = 1730.91 (MB)
#Peak memory = 1731.18 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1730.91 (MB), peak = 1731.18 (MB)
#Complete Detail Routing.
#Total wire length = 58930 um.
#Total half perimeter of net bounding box = 50541 um.
#Total wire length on LAYER MET1 = 3974 um.
#Total wire length on LAYER MET2 = 25495 um.
#Total wire length on LAYER MET3 = 26267 um.
#Total wire length on LAYER MET4 = 3194 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 8109
#Up-Via Summary (total 8109):
#           
#-----------------------
# MET1             4938
# MET2             2922
# MET3              249
#-----------------------
#                  8109 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1730.91 (MB)
#Peak memory = 1731.33 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
#Start Post Route wire spreading..
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Jul 15 18:12:54 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 1458 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#
#Start Post Route Wire Spread.
#Done with 16 horizontal wires in 2 hboxes and 19 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 58930 um.
#Total half perimeter of net bounding box = 50541 um.
#Total wire length on LAYER MET1 = 3974 um.
#Total wire length on LAYER MET2 = 25495 um.
#Total wire length on LAYER MET3 = 26267 um.
#Total wire length on LAYER MET4 = 3194 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 8109
#Up-Via Summary (total 8109):
#           
#-----------------------
# MET1             4938
# MET2             2922
# MET3              249
#-----------------------
#                  8109 
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1732.17 (MB), peak = 1734.61 (MB)
#CELL_VIEW aska_dig,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Total number of net violated process antenna rule = 1
#Post Route wire spread is done.
#Total wire length = 58930 um.
#Total half perimeter of net bounding box = 50541 um.
#Total wire length on LAYER MET1 = 3974 um.
#Total wire length on LAYER MET2 = 25495 um.
#Total wire length on LAYER MET3 = 26267 um.
#Total wire length on LAYER MET4 = 3194 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 8109
#Up-Via Summary (total 8109):
#           
#-----------------------
# MET1             4938
# MET2             2922
# MET3              249
#-----------------------
#                  8109 
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.26 (MB)
#Total memory = 1732.17 (MB)
#Peak memory = 1734.61 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 2.62 (MB)
#Total memory = 1729.09 (MB)
#Peak memory = 1734.61 (MB)
#Number of warnings = 3
#Total number of warnings = 29
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Jul 15 18:12:54 2024
#
*** EcoRoute #1 [finish] (optDesign #5) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:01:39.3/0:13:43.2 (0.1), mem = 2205.0M
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1729.0M, totSessionCpu=0:01:39 **
New Signature Flow (restoreNanoRouteOptions) ....
OPTC: user 20.0
**INFO: flowCheckPoint #12 PostEcoSummary
Extraction called for design 'aska_dig' of instances=1399 and nets=1460 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design aska_dig.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: max_rc
 Corner: min_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_24853_phoenix_saul_AEdLl9/aska_dig_24853_lyVgkM.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2205.0M)
Extracted 10.0101% (CPU Time= 0:00:00.0  MEM= 2257.0M)
Extracted 20.013% (CPU Time= 0:00:00.1  MEM= 2257.0M)
Extracted 30.0086% (CPU Time= 0:00:00.1  MEM= 2257.0M)
Extracted 40.0115% (CPU Time= 0:00:00.1  MEM= 2257.0M)
Extracted 50.0144% (CPU Time= 0:00:00.1  MEM= 2257.0M)
Extracted 60.0101% (CPU Time= 0:00:00.1  MEM= 2257.0M)
Extracted 70.013% (CPU Time= 0:00:00.1  MEM= 2257.0M)
Extracted 80.0086% (CPU Time= 0:00:00.1  MEM= 2257.0M)
Extracted 90.0115% (CPU Time= 0:00:00.1  MEM= 2257.0M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 2257.0M)
Number of Extracted Resistors     : 22592
Number of Extracted Ground Cap.   : 23390
Number of Extracted Coupling Cap. : 38748
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: max_rc
 Corner: min_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2233.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2240.969M)
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1682.5M, totSessionCpu=0:01:40 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: aska_dig
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2189.77)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 1433
AAE_INFO-618: Total number of nets in the design is 1460,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2217.06 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2217.06 CPU=0:00:00.3 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2217.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2217.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2185.18)
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 64. 
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 1433. 
Total number of fetched objects 1433
AAE_INFO-618: Total number of nets in the design is 1460,  13.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2228.36 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2228.36 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:41 mem=2228.4M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.021  |  5.918  |  0.021  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.357%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1731.2M, totSessionCpu=0:01:41 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #13 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1731.2M, totSessionCpu=0:01:41 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2206.68M, totSessionCpu=0:01:41).
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1731.2M, totSessionCpu=0:01:41 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #14 FinalSummary
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1731.3M, totSessionCpu=0:01:41 **

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.021  |  5.918  |  0.021  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.357%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1729.2M, totSessionCpu=0:01:41 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
*** optDesign #5 [finish] : cpu/real = 0:00:08.5/0:00:09.5 (0.9), totSession cpu/real = 0:01:41.2/0:13:45.9 (0.1), mem = 2207.0M
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> verifyProcessAntenna -report aska_dig.antenna.rpt -error 1000

******* START VERIFY ANTENNA ********
Report File: aska_dig.antenna.rpt
LEF Macro File: aska_dig.antenna.lef
Verification Complete: 1 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 81.4 79.67 83.24 81.05
<CMD> zoomBox 81.4 79.67 83.24 81.05
<CMD> zoomBox 81.4 79.67 83.24 81.05
<CMD> fit
<CMD> zoomBox -6.41500 -135.82900 409.84800 365.47000
<CMD> zoomBox 18.50200 -75.92900 319.25300 286.26100

--------------------------------------------------------------------------------
Exiting Innovus on Mon Jul 15 18:14:15 2024
  Total CPU time:     0:01:49
  Total real time:    0:15:13
  Peak memory (main): 1740.27MB


*** Memory Usage v#1 (Current mem = 2214.465M, initial mem = 478.105M) ***
*** Message Summary: 12820 warning(s), 2 error(s)

--- Ending "Innovus" (totcpu=0:01:44, real=0:15:12, mem=2214.5M) ---
