

================================================================
== Vivado HLS Report for 'batch_norm'
================================================================
* Date:           Sun Sep  6 14:16:38 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        ResNet
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.373 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.37>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%sum_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %sum_V)" [ResNet/pgconv64.h:38]   --->   Operation 2 'read' 'sum_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%r_V = zext i8 %sum_V_read to i19" [ResNet/pgconv64.h:38]   --->   Operation 3 'zext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp_s = call i18 @_ssdm_op_BitConcatenate.i18.i8.i10(i8 %sum_V_read, i10 0)" [ResNet/pgconv64.h:38]   --->   Operation 4 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i18 %tmp_s to i19" [ResNet/pgconv64.h:38]   --->   Operation 5 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.03ns)   --->   "%r_V_9 = sub i19 %zext_ln1118, %r_V" [ResNet/pgconv64.h:38]   --->   Operation 6 'sub' 'r_V_9' <Predicate = true> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i19 %r_V_9 to i18" [ResNet/pgconv64.h:38]   --->   Operation 7 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.03ns)   --->   "%ret_V = add i18 1023, %trunc_ln703" [ResNet/pgconv64.h:38]   --->   Operation 8 'add' 'ret_V' <Predicate = true> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln731 = trunc i19 %r_V_9 to i11" [ResNet/pgconv64.h:38]   --->   Operation 9 'trunc' 'trunc_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.94ns)   --->   "%add_ln731 = add i11 1023, %trunc_ln731" [ResNet/pgconv64.h:38]   --->   Operation 10 'add' 'add_ln731' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node select_ln785)   --->   "%p_Val2_23 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %add_ln731, i1 false)" [ResNet/pgconv64.h:38]   --->   Operation 11 'bitconcatenate' 'p_Val2_23' <Predicate = (!or_ln785)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node select_ln785)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %add_ln731, i32 10)" [ResNet/pgconv64.h:38]   --->   Operation 12 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_PartSelect.i7.i18.i32.i32(i18 %ret_V, i32 11, i32 17)" [ResNet/pgconv64.h:38]   --->   Operation 13 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.86ns)   --->   "%icmp_ln785 = icmp ne i7 %tmp, 0" [ResNet/pgconv64.h:38]   --->   Operation 14 'icmp' 'icmp_ln785' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node select_ln785)   --->   "%or_ln785 = or i1 %p_Result_s, %icmp_ln785" [ResNet/pgconv64.h:38]   --->   Operation 15 'or' 'or_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln785 = select i1 %or_ln785, i12 2047, i12 %p_Val2_23" [ResNet/pgconv64.h:38]   --->   Operation 16 'select' 'select_ln785' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "ret i12 %select_ln785" [ResNet/pgconv64.h:38]   --->   Operation 17 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sum_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_V_read   (read          ) [ 00]
r_V          (zext          ) [ 00]
tmp_s        (bitconcatenate) [ 00]
zext_ln1118  (zext          ) [ 00]
r_V_9        (sub           ) [ 00]
trunc_ln703  (trunc         ) [ 00]
ret_V        (add           ) [ 00]
trunc_ln731  (trunc         ) [ 00]
add_ln731    (add           ) [ 00]
p_Val2_23    (bitconcatenate) [ 00]
p_Result_s   (bitselect     ) [ 00]
tmp          (partselect    ) [ 00]
icmp_ln785   (icmp          ) [ 00]
or_ln785     (or            ) [ 01]
select_ln785 (select        ) [ 00]
ret_ln38     (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sum_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i8.i10"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="sum_V_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="8" slack="0"/>
<pin id="32" dir="0" index="1" bw="8" slack="0"/>
<pin id="33" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_V_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="r_V_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="8" slack="0"/>
<pin id="38" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="tmp_s_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="18" slack="0"/>
<pin id="42" dir="0" index="1" bw="8" slack="0"/>
<pin id="43" dir="0" index="2" bw="1" slack="0"/>
<pin id="44" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="zext_ln1118_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="18" slack="0"/>
<pin id="50" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="r_V_9_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="18" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_9/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="trunc_ln703_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="19" slack="0"/>
<pin id="60" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="ret_V_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="11" slack="0"/>
<pin id="64" dir="0" index="1" bw="18" slack="0"/>
<pin id="65" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="trunc_ln731_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="19" slack="0"/>
<pin id="70" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln731/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="add_ln731_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="11" slack="0"/>
<pin id="74" dir="0" index="1" bw="11" slack="0"/>
<pin id="75" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_Val2_23_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="12" slack="0"/>
<pin id="80" dir="0" index="1" bw="11" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_23/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_Result_s_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="11" slack="0"/>
<pin id="89" dir="0" index="2" bw="5" slack="0"/>
<pin id="90" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="7" slack="0"/>
<pin id="96" dir="0" index="1" bw="18" slack="0"/>
<pin id="97" dir="0" index="2" bw="5" slack="0"/>
<pin id="98" dir="0" index="3" bw="6" slack="0"/>
<pin id="99" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="icmp_ln785_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="7" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln785/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="or_ln785_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="select_ln785_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="12" slack="0"/>
<pin id="119" dir="0" index="2" bw="12" slack="0"/>
<pin id="120" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln785/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="2" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="39"><net_src comp="30" pin="2"/><net_sink comp="36" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="30" pin="2"/><net_sink comp="40" pin=1"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="40" pin=2"/></net>

<net id="51"><net_src comp="40" pin="3"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="48" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="36" pin="1"/><net_sink comp="52" pin=1"/></net>

<net id="61"><net_src comp="52" pin="2"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="58" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="71"><net_src comp="52" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="68" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="72" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="72" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="62" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="102"><net_src comp="22" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="108"><net_src comp="94" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="26" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="86" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="104" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="110" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="28" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="78" pin="3"/><net_sink comp="116" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: batch_norm : sum_V | {1 }
  - Chain level:
	State 1
		zext_ln1118 : 1
		r_V_9 : 2
		trunc_ln703 : 3
		ret_V : 4
		trunc_ln731 : 3
		add_ln731 : 4
		p_Val2_23 : 5
		p_Result_s : 5
		tmp : 5
		icmp_ln785 : 6
		or_ln785 : 7
		select_ln785 : 7
		ret_ln38 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|    add   |      ret_V_fu_62      |    0    |    25   |
|          |    add_ln731_fu_72    |    0    |    18   |
|----------|-----------------------|---------|---------|
|    sub   |      r_V_9_fu_52      |    0    |    25   |
|----------|-----------------------|---------|---------|
|  select  |  select_ln785_fu_116  |    0    |    12   |
|----------|-----------------------|---------|---------|
|   icmp   |   icmp_ln785_fu_104   |    0    |    11   |
|----------|-----------------------|---------|---------|
|    or    |    or_ln785_fu_110    |    0    |    2    |
|----------|-----------------------|---------|---------|
|   read   | sum_V_read_read_fu_30 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |       r_V_fu_36       |    0    |    0    |
|          |   zext_ln1118_fu_48   |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|      tmp_s_fu_40      |    0    |    0    |
|          |    p_Val2_23_fu_78    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln703_fu_58   |    0    |    0    |
|          |   trunc_ln731_fu_68   |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|    p_Result_s_fu_86   |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|       tmp_fu_94       |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    93   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   93   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   93   |
+-----------+--------+--------+
