// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vriscv_soc.h for the primary calling header

#include "Vriscv_soc___024root.h"
#include "Vriscv_soc__Syms.h"

#include "verilated_dpi.h"

VL_INLINE_OPT void Vriscv_soc___024root___sequent__TOP__4(Vriscv_soc___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vriscv_soc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv_soc___024root___sequent__TOP__4\n"); );
    // Variables
    CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___T_23;
    CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_76;
    CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___T_24;
    CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___T_27;
    CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_95;
    CData/*1:0*/ riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_39;
    CData/*1:0*/ riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_52;
    CData/*1:0*/ riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_63;
    CData/*1:0*/ riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_397;
    CData/*1:0*/ riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_410;
    CData/*1:0*/ riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_423;
    CData/*1:0*/ riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_436;
    CData/*2:0*/ riscv_soc__DOT__core__DOT__decode__DOT___T_165;
    CData/*2:0*/ riscv_soc__DOT__core__DOT__decode__DOT___T_180;
    CData/*2:0*/ riscv_soc__DOT__core__DOT__decode__DOT___T_195;
    CData/*6:0*/ riscv_soc__DOT__core__DOT__decode__DOT___T_239;
    CData/*6:0*/ riscv_soc__DOT__core__DOT__decode__DOT___T_254;
    CData/*6:0*/ riscv_soc__DOT__core__DOT__decode__DOT___T_269;
    CData/*3:0*/ riscv_soc__DOT__core__DOT__decode__DOT___T_319;
    CData/*3:0*/ riscv_soc__DOT__core__DOT__decode__DOT___T_334;
    CData/*3:0*/ riscv_soc__DOT__core__DOT__decode__DOT___T_349;
    CData/*3:0*/ riscv_soc__DOT__core__DOT__decode__DOT___T_364;
    CData/*1:0*/ riscv_soc__DOT__core__DOT__decode__DOT___T_393;
    CData/*1:0*/ riscv_soc__DOT__core__DOT__decode__DOT___T_408;
    CData/*1:0*/ riscv_soc__DOT__core__DOT__decode__DOT___T_423;
    CData/*1:0*/ riscv_soc__DOT__core__DOT__decode__DOT___T_467;
    CData/*1:0*/ riscv_soc__DOT__core__DOT__decode__DOT___T_482;
    CData/*1:0*/ riscv_soc__DOT__core__DOT__decode__DOT___T_497;
    CData/*1:0*/ riscv_soc__DOT__core__DOT__decode__DOT___T_512;
    CData/*1:0*/ riscv_soc__DOT__core__DOT__decode__DOT___T_543;
    CData/*1:0*/ riscv_soc__DOT__core__DOT__decode__DOT___T_558;
    CData/*1:0*/ riscv_soc__DOT__core__DOT__decode__DOT___T_573;
    CData/*1:0*/ riscv_soc__DOT__core__DOT__decode__DOT___T_588;
    VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT___GEN_21;
    VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT___GEN_42;
    VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT___GEN_21;
    VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT___GEN_42;
    VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT___GEN_21;
    VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT___GEN_42;
    VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT___GEN_21;
    VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT___GEN_42;
    VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___reg_cache_wdata_T_2;
    VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_21;
    VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_42;
    VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT___GEN_21;
    VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT___GEN_42;
    VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_21;
    VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_42;
    VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT___GEN_21;
    VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT___GEN_42;
    VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_461;
    VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_474;
    VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_487;
    VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_500;
    VlWide<3>/*64:0*/ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___temp_result_pc_T_19;
    VlWide<3>/*95:0*/ __Vtemp500;
    VlWide<4>/*127:0*/ __Vtemp503;
    VlWide<4>/*127:0*/ __Vtemp524;
    VlWide<4>/*127:0*/ __Vtemp550;
    VlWide<4>/*127:0*/ __Vtemp576;
    VlWide<4>/*127:0*/ __Vtemp602;
    VlWide<4>/*127:0*/ __Vtemp628;
    VlWide<3>/*95:0*/ __Vtemp639;
    VlWide<3>/*95:0*/ __Vtemp644;
    VlWide<3>/*95:0*/ __Vtemp648;
    VlWide<3>/*95:0*/ __Vtemp668;
    VlWide<3>/*95:0*/ __Vtemp672;
    VlWide<4>/*127:0*/ __Vtemp679;
    VlWide<4>/*127:0*/ __Vtemp680;
    VlWide<4>/*127:0*/ __Vtemp715;
    VlWide<4>/*127:0*/ __Vtemp757;
    VlWide<4>/*127:0*/ __Vtemp799;
    VlWide<4>/*127:0*/ __Vtemp841;
    VlWide<4>/*127:0*/ __Vtemp852;
    VlWide<3>/*95:0*/ __Vtemp855;
    VlWide<3>/*95:0*/ __Vtemp856;
    VlWide<3>/*95:0*/ __Vtemp857;
    VlWide<3>/*95:0*/ __Vtemp858;
    VlWide<3>/*95:0*/ __Vtemp859;
    VlWide<4>/*127:0*/ __Vtemp892;
    VlWide<4>/*127:0*/ __Vtemp934;
    VlWide<4>/*127:0*/ __Vtemp976;
    VlWide<4>/*127:0*/ __Vtemp1018;
    VlWide<4>/*127:0*/ __Vtemp1030;
    VlWide<4>/*127:0*/ __Vtemp1031;
    VlWide<4>/*127:0*/ __Vtemp1034;
    VlWide<4>/*127:0*/ __Vtemp1035;
    VlWide<4>/*127:0*/ __Vtemp1068;
    VlWide<4>/*127:0*/ __Vtemp1106;
    VlWide<4>/*127:0*/ __Vtemp1144;
    VlWide<4>/*127:0*/ __Vtemp1182;
    VlWide<4>/*127:0*/ __Vtemp1220;
    VlWide<4>/*127:0*/ __Vtemp1262;
    VlWide<4>/*127:0*/ __Vtemp1304;
    VlWide<4>/*127:0*/ __Vtemp1346;
    VlWide<4>/*127:0*/ __Vtemp1358;
    VlWide<4>/*127:0*/ __Vtemp1359;
    VlWide<3>/*95:0*/ __Vtemp1363;
    VlWide<3>/*95:0*/ __Vtemp1366;
    VlWide<3>/*95:0*/ __Vtemp1369;
    VlWide<3>/*95:0*/ __Vtemp1374;
    VlWide<3>/*95:0*/ __Vtemp1376;
    VlWide<3>/*95:0*/ __Vtemp1380;
    VlWide<3>/*95:0*/ __Vtemp1389;
    VlWide<3>/*95:0*/ __Vtemp1391;
    VlWide<3>/*95:0*/ __Vtemp1393;
    VlWide<4>/*127:0*/ __Vtemp1425;
    VlWide<4>/*127:0*/ __Vtemp1467;
    VlWide<4>/*127:0*/ __Vtemp1509;
    VlWide<4>/*127:0*/ __Vtemp1551;
    VlWide<4>/*127:0*/ __Vtemp1599;
    VlWide<4>/*127:0*/ __Vtemp1637;
    VlWide<4>/*127:0*/ __Vtemp1675;
    VlWide<4>/*127:0*/ __Vtemp1713;
    VlWide<4>/*127:0*/ __Vtemp1737;
    VlWide<4>/*127:0*/ __Vtemp1744;
    QData/*63:0*/ riscv_soc__DOT__core__DOT__commit__DOT___GEN_13;
    QData/*63:0*/ riscv_soc__DOT__core__DOT__commit__DOT___GEN_45;
    // Body
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset 
        = vlSelf->__Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset;
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state 
        = vlSelf->__Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state;
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_bus_state 
        = vlSelf->__Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_bus_state;
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___valid_T_9 
        = ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_opType))
            ? 4U : ((6U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_opType))
                     ? 2U : ((5U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_opType))
                              ? 2U : ((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_opType)) 
                                      | (2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_opType))))));
    riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_39 
        = ((0x27U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                       >> 3U)))) ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_39)
            : ((0x26U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                           >> 3U))))
                ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_38)
                : ((0x25U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                               >> 3U))))
                    ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_37)
                    : ((0x24U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                                   >> 3U))))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_36)
                        : ((0x23U == (0x3fU & (IData)(
                                                      (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                                       >> 3U))))
                            ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_35)
                            : ((0x22U == (0x3fU & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                                           >> 3U))))
                                ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_34)
                                : ((0x21U == (0x3fU 
                                              & (IData)(
                                                        (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                                         >> 3U))))
                                    ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_33)
                                    : ((0x20U == (0x3fU 
                                                  & (IData)(
                                                            (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                                             >> 3U))))
                                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_32)
                                        : ((0x1fU == 
                                            (0x3fU 
                                             & (IData)(
                                                       (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                                        >> 3U))))
                                            ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_31)
                                            : ((0x1eU 
                                                == 
                                                (0x3fU 
                                                 & (IData)(
                                                           (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                                            >> 3U))))
                                                ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_30)
                                                : (
                                                   (0x1dU 
                                                    == 
                                                    (0x3fU 
                                                     & (IData)(
                                                               (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                                                >> 3U))))
                                                    ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_29)
                                                    : 
                                                   ((0x1cU 
                                                     == 
                                                     (0x3fU 
                                                      & (IData)(
                                                                (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                                                 >> 3U))))
                                                     ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_28)
                                                     : 
                                                    ((0x1bU 
                                                      == 
                                                      (0x3fU 
                                                       & (IData)(
                                                                 (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                                                  >> 3U))))
                                                      ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_27)
                                                      : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_26))))))))))))));
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_tail = 0U;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__execute_io_flush) {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_tail = 0U;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__can_deq) {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_tail 
            = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT___reg_tail_T_1;
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_pc_0 = 0ULL;
    } else if ((1U & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute_io_flush)))) {
        if (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__enq_size) {
            if ((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_head))) {
                vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_pc_0 
                    = vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_fetch_cpu_data_bits_pc;
            }
        }
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_pc_1 = 0ULL;
    } else if ((1U & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute_io_flush)))) {
        if (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__enq_size) {
            if ((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_head))) {
                vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_pc_1 
                    = vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_fetch_cpu_data_bits_pc;
            }
        }
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_pc_2 = 0ULL;
    } else if ((1U & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute_io_flush)))) {
        if (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__enq_size) {
            if ((2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_head))) {
                vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_pc_2 
                    = vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_fetch_cpu_data_bits_pc;
            }
        }
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_pc_3 = 0ULL;
    } else if ((1U & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute_io_flush)))) {
        if (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__enq_size) {
            if ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_head))) {
                vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_pc_3 
                    = vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_fetch_cpu_data_bits_pc;
            }
        }
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_inst_0 = 0U;
    } else if ((1U & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute_io_flush)))) {
        if (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__enq_size) {
            if ((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_head))) {
                vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_inst_0 
                    = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_cache_buf_bits_inst;
            }
        }
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_inst_1 = 0U;
    } else if ((1U & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute_io_flush)))) {
        if (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__enq_size) {
            if ((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_head))) {
                vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_inst_1 
                    = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_cache_buf_bits_inst;
            }
        }
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_inst_2 = 0U;
    } else if ((1U & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute_io_flush)))) {
        if (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__enq_size) {
            if ((2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_head))) {
                vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_inst_2 
                    = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_cache_buf_bits_inst;
            }
        }
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_inst_3 = 0U;
    } else if ((1U & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute_io_flush)))) {
        if (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__enq_size) {
            if ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_head))) {
                vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_inst_3 
                    = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_cache_buf_bits_inst;
            }
        }
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_is_pre_0 = 0U;
    } else if ((1U & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute_io_flush)))) {
        if (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__enq_size) {
            if ((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_head))) {
                vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_is_pre_0 
                    = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_cache_buf_bits_is_pre;
            }
        }
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_is_pre_1 = 0U;
    } else if ((1U & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute_io_flush)))) {
        if (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__enq_size) {
            if ((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_head))) {
                vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_is_pre_1 
                    = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_cache_buf_bits_is_pre;
            }
        }
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_is_pre_2 = 0U;
    } else if ((1U & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute_io_flush)))) {
        if (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__enq_size) {
            if ((2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_head))) {
                vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_is_pre_2 
                    = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_cache_buf_bits_is_pre;
            }
        }
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_is_pre_3 = 0U;
    } else if ((1U & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute_io_flush)))) {
        if (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__enq_size) {
            if ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_head))) {
                vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_is_pre_3 
                    = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_cache_buf_bits_is_pre;
            }
        }
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_dest_addr = 0U;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready) {
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_dest_addr 
            = (0x1fU & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                        >> 7U));
    }
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___cache_wstrb_T_1 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wstrb) 
           << 8U);
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___cache_wstrb_T_2 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wstrb;
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_write) 
           & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_chosen_tag)));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_write) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_chosen_tag));
    __Vtemp500[1U] = (IData)((((QData)((IData)(((((0x8000U 
                                                   & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb))
                                                   ? 0xffU
                                                   : 0U) 
                                                 << 0x18U) 
                                                | ((((0x4000U 
                                                      & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb))
                                                      ? 0xffU
                                                      : 0U) 
                                                    << 0x10U) 
                                                   | ((((0x2000U 
                                                         & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb))
                                                         ? 0xffU
                                                         : 0U) 
                                                       << 8U) 
                                                      | ((0x1000U 
                                                          & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb))
                                                          ? 0xffU
                                                          : 0U)))))) 
                               << 0x20U) | (QData)((IData)(
                                                           ((((0x800U 
                                                               & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb))
                                                               ? 0xffU
                                                               : 0U) 
                                                             << 0x18U) 
                                                            | ((((0x400U 
                                                                  & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb))
                                                                  ? 0xffU
                                                                  : 0U) 
                                                                << 0x10U) 
                                                               | ((((0x200U 
                                                                     & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb))
                                                                     ? 0xffU
                                                                     : 0U) 
                                                                   << 8U) 
                                                                  | ((0x100U 
                                                                      & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb))
                                                                      ? 0xffU
                                                                      : 0U))))))));
    __Vtemp500[2U] = (IData)(((((QData)((IData)((((
                                                   (0x8000U 
                                                    & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb))
                                                    ? 0xffU
                                                    : 0U) 
                                                  << 0x18U) 
                                                 | ((((0x4000U 
                                                       & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb))
                                                       ? 0xffU
                                                       : 0U) 
                                                     << 0x10U) 
                                                    | ((((0x2000U 
                                                          & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb))
                                                          ? 0xffU
                                                          : 0U) 
                                                        << 8U) 
                                                       | ((0x1000U 
                                                           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb))
                                                           ? 0xffU
                                                           : 0U)))))) 
                                << 0x20U) | (QData)((IData)(
                                                            ((((0x800U 
                                                                & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb))
                                                                ? 0xffU
                                                                : 0U) 
                                                              << 0x18U) 
                                                             | ((((0x400U 
                                                                   & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb))
                                                                   ? 0xffU
                                                                   : 0U) 
                                                                 << 0x10U) 
                                                                | ((((0x200U 
                                                                      & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb))
                                                                      ? 0xffU
                                                                      : 0U) 
                                                                    << 8U) 
                                                                   | ((0x100U 
                                                                       & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb))
                                                                       ? 0xffU
                                                                       : 0U))))))) 
                              >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[0U] 
        = ((((8U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb))
              ? 0xffU : 0U) << 0x18U) | ((((4U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb))
                                            ? 0xffU
                                            : 0U) << 0x10U) 
                                         | ((((2U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb))
                                               ? 0xffU
                                               : 0U) 
                                             << 8U) 
                                            | ((1U 
                                                & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb))
                                                ? 0xffU
                                                : 0U))));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[1U] 
        = ((((0x80U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb))
              ? 0xffU : 0U) << 0x18U) | ((((0x40U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb))
                                            ? 0xffU
                                            : 0U) << 0x10U) 
                                         | ((((0x20U 
                                               & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb))
                                               ? 0xffU
                                               : 0U) 
                                             << 8U) 
                                            | ((0x10U 
                                                & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb))
                                                ? 0xffU
                                                : 0U))));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[2U] 
        = __Vtemp500[1U];
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[3U] 
        = __Vtemp500[2U];
    VL_EXTEND_WQ(128,64, __Vtemp503, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wdata);
    if ((8U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset))) {
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_wdata[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_wdata[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_wdata[2U] 
            = (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wdata);
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_wdata[3U] 
            = (IData)((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wdata 
                       >> 0x20U));
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_wdata[0U] 
            = __Vtemp503[0U];
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_wdata[1U] 
            = __Vtemp503[1U];
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_wdata[2U] 
            = __Vtemp503[2U];
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_wdata[3U] 
            = __Vtemp503[3U];
    }
    riscv_soc__DOT__core__DOT__d_cache__DOT___reg_cache_wdata_T_2[0U] 
        = (IData)((((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U])) 
                    << 0x20U) | (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U]))));
    riscv_soc__DOT__core__DOT__d_cache__DOT___reg_cache_wdata_T_2[1U] 
        = (IData)(((((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U])) 
                     << 0x20U) | (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U]))) 
                   >> 0x20U));
    riscv_soc__DOT__core__DOT__d_cache__DOT___reg_cache_wdata_T_2[2U] 
        = (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__mem_rdata);
    riscv_soc__DOT__core__DOT__d_cache__DOT___reg_cache_wdata_T_2[3U] 
        = (IData)((vlSelf->riscv_soc__DOT__axi_ram__DOT__mem_rdata 
                   >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__hit_0 
        = (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_tag 
           == (0x3fffffffffffffULL & (((QData)((IData)(
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__Q[1U])) 
                                       << 0x20U) | (QData)((IData)(
                                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__Q[0U])))));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__hit_2 
        = (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_tag 
           == (0x3fffffffffffffULL & (((QData)((IData)(
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__Q[1U])) 
                                       << 0x20U) | (QData)((IData)(
                                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__Q[0U])))));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_105 
        = ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state))
            ? 0U : (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_100 
        = ((3U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state)) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_write));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_101 
        = ((3U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state)) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_ready));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_102 
        = ((3U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state)) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_103 
        = ((3U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state)) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_b_ready));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_104 
        = ((3U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state)) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___reg_sram0_valid_T 
        = (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_valid 
           | (1ULL << (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index)));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___reg_sram0_dirty_T 
        = (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_dirty 
           | (1ULL << (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index)));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___reg_sram0_dirty_T_1 
        = (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_dirty 
           & (~ (1ULL << (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index))));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___reg_sram2_valid_T 
        = (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_valid 
           | (1ULL << (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index)));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___reg_sram2_dirty_T 
        = (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_dirty 
           | (1ULL << (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index)));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___reg_sram2_dirty_T_1 
        = (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_dirty 
           & (~ (1ULL << (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index))));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___reg_lru_2_T 
        = (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_2 
           | (1ULL << (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index)));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___reg_lru_2_T_1 
        = (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_2 
           & (~ (1ULL << (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index))));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___reg_r_raddr_T 
        = ((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_tag 
            << 6U) | (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index)));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___tag_dirty_0_T 
        = (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_dirty 
           >> (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___tag_dirty_2_T 
        = (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_dirty 
           >> (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___LRU_2_T 
        = (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_2 
           >> (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___tag_valid_0_T 
        = (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_valid 
           >> (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___tag_valid_2_T 
        = (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_valid 
           >> (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index));
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___reg_sram0_valid_T 
        = (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram0_valid 
           | (1ULL << (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr 
                                        >> 4U)))));
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___reg_sram1_valid_T 
        = (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram1_valid 
           | (1ULL << (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr 
                                        >> 4U)))));
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_ibuf_size 
        = ((IData)(vlSelf->reset) ? 0U : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute_io_flush)
                                           ? 0U : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__result_size)));
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__reg_cpu_addr = 0ULL;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__ready) {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__reg_cpu_addr 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage0__DOT__reg_addr;
    }
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__valid 
        = ((4U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_opType))
            ? 8U : (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___valid_T_9));
    riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_52 
        = ((0x34U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                       >> 3U)))) ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_52)
            : ((0x33U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                           >> 3U))))
                ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_51)
                : ((0x32U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                               >> 3U))))
                    ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_50)
                    : ((0x31U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                                   >> 3U))))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_49)
                        : ((0x30U == (0x3fU & (IData)(
                                                      (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                                       >> 3U))))
                            ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_48)
                            : ((0x2fU == (0x3fU & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                                           >> 3U))))
                                ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_47)
                                : ((0x2eU == (0x3fU 
                                              & (IData)(
                                                        (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                                         >> 3U))))
                                    ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_46)
                                    : ((0x2dU == (0x3fU 
                                                  & (IData)(
                                                            (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                                             >> 3U))))
                                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_45)
                                        : ((0x2cU == 
                                            (0x3fU 
                                             & (IData)(
                                                       (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                                        >> 3U))))
                                            ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_44)
                                            : ((0x2bU 
                                                == 
                                                (0x3fU 
                                                 & (IData)(
                                                           (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                                            >> 3U))))
                                                ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_43)
                                                : (
                                                   (0x2aU 
                                                    == 
                                                    (0x3fU 
                                                     & (IData)(
                                                               (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                                                >> 3U))))
                                                    ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_42)
                                                    : 
                                                   ((0x29U 
                                                     == 
                                                     (0x3fU 
                                                      & (IData)(
                                                                (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                                                 >> 3U))))
                                                     ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_41)
                                                     : 
                                                    ((0x28U 
                                                      == 
                                                      (0x3fU 
                                                       & (IData)(
                                                                 (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                                                  >> 3U))))
                                                      ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_40)
                                                      : (IData)(riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_39))))))))))))));
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_cache_buf_bits_is_pre 
        = ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_tail))
            ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_3)
            : ((2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_tail))
                ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_2)
                : ((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_tail))
                    ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_1)
                    : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_0))));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_32 
        = ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__hit_0) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___tag_valid_0_T)) 
            | ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__hit_2) 
               & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___tag_valid_2_T))) 
           | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_ready));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_35 
        = (1U & ((~ (((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__hit_0) 
                      & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___tag_valid_0_T)) 
                     | ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__hit_2) 
                        & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___tag_valid_2_T)))) 
                 | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid)));
    if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__hit_0) 
          & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___tag_valid_0_T)) 
         | ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__hit_2) 
            & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___tag_valid_2_T)))) {
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_29 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w) 
               | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_write));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_30[0U] 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w)
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_wdata[0U]
                : vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U]);
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_30[1U] 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w)
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_wdata[1U]
                : vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U]);
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_30[2U] 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w)
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_wdata[2U]
                : vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[2U]);
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_30[3U] 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w)
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_wdata[3U]
                : vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[3U]);
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_33 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w)
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rdata
                : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__hit_0)
                    ? ((8U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset))
                        ? (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__Q[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__Q[2U])))
                        : (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__Q[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__Q[0U]))))
                    : ((8U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset))
                        ? (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__Q[3U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__Q[2U])))
                        : (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__Q[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__Q[0U]))))));
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_29 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_write;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_30[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U];
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_30[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U];
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_30[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[2U];
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_30[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[3U];
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_33 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rdata;
    }
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___T_10 
        = (1U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___tag_valid_0_T) 
                 & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___tag_valid_2_T)));
    riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_63 
        = ((0x3fU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                       >> 3U)))) ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_63)
            : ((0x3eU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                           >> 3U))))
                ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_62)
                : ((0x3dU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                               >> 3U))))
                    ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_61)
                    : ((0x3cU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                                   >> 3U))))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_60)
                        : ((0x3bU == (0x3fU & (IData)(
                                                      (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                                       >> 3U))))
                            ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_59)
                            : ((0x3aU == (0x3fU & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                                           >> 3U))))
                                ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_58)
                                : ((0x39U == (0x3fU 
                                              & (IData)(
                                                        (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                                         >> 3U))))
                                    ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_57)
                                    : ((0x38U == (0x3fU 
                                                  & (IData)(
                                                            (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                                             >> 3U))))
                                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_56)
                                        : ((0x37U == 
                                            (0x3fU 
                                             & (IData)(
                                                       (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                                        >> 3U))))
                                            ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_55)
                                            : ((0x36U 
                                                == 
                                                (0x3fU 
                                                 & (IData)(
                                                           (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                                            >> 3U))))
                                                ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_54)
                                                : (
                                                   (0x35U 
                                                    == 
                                                    (0x3fU 
                                                     & (IData)(
                                                               (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                                                >> 3U))))
                                                    ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_53)
                                                    : (IData)(riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_52))))))))))));
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT___reg_tail_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_tail)));
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT___GEN_4 
        = ((0U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_tail)) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_0));
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT___GEN_5 
        = ((1U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_tail)) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_1));
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT___GEN_6 
        = ((2U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_tail)) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_2));
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT___GEN_7 
        = ((3U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_tail)) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_3));
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT___GEN_2 
        = ((2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_tail))
            ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_2)
            : ((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_tail))
                ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_1)
                : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_0)));
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_head = 0U;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__execute_io_flush) {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_head = 0U;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__enq_size) {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_head 
            = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT___reg_head_T_1;
    }
    if (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___T_10) {
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_49 
            = (1U & ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___tag_dirty_0_T) 
                       & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___LRU_2_T))) 
                      | ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___tag_dirty_2_T) 
                         & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___LRU_2_T))) 
                     | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid)));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_50 
            = (1U & ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___tag_dirty_0_T) 
                       & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___LRU_2_T))) 
                      | ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___tag_dirty_2_T) 
                         & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___LRU_2_T))) 
                     | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_b_ready)));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_53 
            = ((~ (((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___tag_dirty_0_T) 
                    & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___LRU_2_T))) 
                   | ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___tag_dirty_2_T) 
                      & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___LRU_2_T)))) 
               & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wlast));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_55 
            = ((1U & (((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___tag_dirty_0_T) 
                       & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___LRU_2_T))) 
                      | ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___tag_dirty_2_T) 
                         & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___LRU_2_T))))
                ? 1U : (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_52 
            = ((1U & (((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___tag_dirty_0_T) 
                       & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___LRU_2_T))) 
                      | ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___tag_dirty_2_T) 
                         & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___LRU_2_T))))
                ? ((1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___LRU_2_T))
                    ? (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__Q[1U])) 
                        << 0x20U) | (QData)((IData)(
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__Q[0U])))
                    : (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__Q[1U])) 
                        << 0x20U) | (QData)((IData)(
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__Q[0U]))))
                : vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wdata);
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_49 
            = (1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_50 
            = (1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_b_ready));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_53 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wlast;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_55 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_52 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wdata;
    }
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2_io_cache_stage1_ready 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_ready) 
           & (3U > (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_ibuf_size)));
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT___LRU_1_T 
        = (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_lru_1 
           >> (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__reg_cpu_addr 
                                >> 4U))));
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT___reg_lru_1_T 
        = (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_lru_1 
           | (1ULL << (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__reg_cpu_addr 
                                        >> 4U)))));
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT___reg_lru_1_T_1 
        = (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_lru_1 
           & (~ (1ULL << (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__reg_cpu_addr 
                                           >> 4U))))));
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage0__DOT__reg_addr = 0ULL;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_cpu_addr_ready) {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage0__DOT__reg_addr 
            = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0;
    }
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___chage_pht_counter_T_3 
        = (3U & ((3U == (IData)(riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_63))
                  ? (IData)(riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_63)
                  : ((IData)(1U) + (IData)(riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_63))));
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___chage_pht_counter_T_7 
        = (3U & ((0U == (IData)(riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_63))
                  ? (IData)(riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_63)
                  : ((IData)(riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_63) 
                     - (IData)(1U))));
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__ready 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram_r_ready) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2_io_cache_stage1_ready));
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_cpu_addr_ready 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram_r_ready) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2_io_cache_stage1_ready));
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT___reg_head_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_head)));
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_tag_valid_index 
        = (0x3fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__ready)
                     ? (IData)((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage0__DOT__reg_addr 
                                >> 4U)) : (IData)((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__reg_cpu_addr 
                                                   >> 4U))));
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 = 0x80000000ULL;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___pre_enq_T) {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute_io_flush)
                ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_next_pc
                : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_flush)
                    ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_next_pc
                    : vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___reg_pc_0_T_2));
    }
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_flush 
        = ((~ (IData)(vlSelf->reset)) & ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___pre_enq_T)) 
                                         & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute_io_flush) 
                                            | (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_flush))));
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_518 
        = ((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head))
            ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0
            : vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_0);
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_519 
        = ((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head))
            ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0
            : vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_1);
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_520 
        = ((2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head))
            ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0
            : vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_2);
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_521 
        = ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head))
            ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0
            : vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_3);
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_522 
        = ((4U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head))
            ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0
            : vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_4);
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_523 
        = ((5U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head))
            ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0
            : vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_5);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_fetch_cpu_data_bits_pc 
        = ((0ULL != (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                     >> 0x1fU)) ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr
            : vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0);
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__tag 
        = ((0xfffffffffffffeULL & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                   >> 8U)) | (QData)((IData)(
                                                             (1U 
                                                              & (IData)(
                                                                        (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                                         >> 2U))))));
    riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_397 
        = ((0xdU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                      >> 3U)))) ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_13)
            : ((0xcU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                          >> 3U))))
                ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_12)
                : ((0xbU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                              >> 3U))))
                    ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_11)
                    : ((0xaU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                  >> 3U))))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_10)
                        : ((9U == (0x3fU & (IData)(
                                                   (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                    >> 3U))))
                            ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_9)
                            : ((8U == (0x3fU & (IData)(
                                                       (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                        >> 3U))))
                                ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_8)
                                : ((7U == (0x3fU & (IData)(
                                                           (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                            >> 3U))))
                                    ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_7)
                                    : ((6U == (0x3fU 
                                               & (IData)(
                                                         (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                          >> 3U))))
                                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_6)
                                        : ((5U == (0x3fU 
                                                   & (IData)(
                                                             (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                              >> 3U))))
                                            ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_5)
                                            : ((4U 
                                                == 
                                                (0x3fU 
                                                 & (IData)(
                                                           (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                            >> 3U))))
                                                ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_4)
                                                : (
                                                   (3U 
                                                    == 
                                                    (0x3fU 
                                                     & (IData)(
                                                               (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                                >> 3U))))
                                                    ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_3)
                                                    : 
                                                   ((2U 
                                                     == 
                                                     (0x3fU 
                                                      & (IData)(
                                                                (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                                 >> 3U))))
                                                     ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_2)
                                                     : 
                                                    ((1U 
                                                      == 
                                                      (0x3fU 
                                                       & (IData)(
                                                                 (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                                  >> 3U))))
                                                      ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_1)
                                                      : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_0))))))))))))));
    if ((7U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                 >> 3U))))) {
        __Vtemp524[0U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_7[0U];
        __Vtemp524[1U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_7[1U];
        __Vtemp524[2U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_7[2U];
        __Vtemp524[3U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_7[3U];
    } else {
        __Vtemp524[0U] = ((6U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                   >> 3U))))
                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_6[0U]
                           : ((5U == (0x3fU & (IData)(
                                                      (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                       >> 3U))))
                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_5[0U]
                               : ((4U == (0x3fU & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                           >> 3U))))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_4[0U]
                                   : ((3U == (0x3fU 
                                              & (IData)(
                                                        (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                         >> 3U))))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_3[0U]
                                       : ((2U == (0x3fU 
                                                  & (IData)(
                                                            (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                             >> 3U))))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_2[0U]
                                           : ((1U == 
                                               (0x3fU 
                                                & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                           >> 3U))))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_1[0U]
                                               : vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_0[0U]))))));
        __Vtemp524[1U] = ((6U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                   >> 3U))))
                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_6[1U]
                           : ((5U == (0x3fU & (IData)(
                                                      (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                       >> 3U))))
                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_5[1U]
                               : ((4U == (0x3fU & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                           >> 3U))))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_4[1U]
                                   : ((3U == (0x3fU 
                                              & (IData)(
                                                        (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                         >> 3U))))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_3[1U]
                                       : ((2U == (0x3fU 
                                                  & (IData)(
                                                            (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                             >> 3U))))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_2[1U]
                                           : ((1U == 
                                               (0x3fU 
                                                & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                           >> 3U))))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_1[1U]
                                               : vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_0[1U]))))));
        __Vtemp524[2U] = ((6U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                   >> 3U))))
                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_6[2U]
                           : ((5U == (0x3fU & (IData)(
                                                      (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                       >> 3U))))
                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_5[2U]
                               : ((4U == (0x3fU & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                           >> 3U))))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_4[2U]
                                   : ((3U == (0x3fU 
                                              & (IData)(
                                                        (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                         >> 3U))))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_3[2U]
                                       : ((2U == (0x3fU 
                                                  & (IData)(
                                                            (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                             >> 3U))))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_2[2U]
                                           : ((1U == 
                                               (0x3fU 
                                                & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                           >> 3U))))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_1[2U]
                                               : vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_0[2U]))))));
        __Vtemp524[3U] = ((6U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                   >> 3U))))
                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_6[3U]
                           : ((5U == (0x3fU & (IData)(
                                                      (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                       >> 3U))))
                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_5[3U]
                               : ((4U == (0x3fU & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                           >> 3U))))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_4[3U]
                                   : ((3U == (0x3fU 
                                              & (IData)(
                                                        (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                         >> 3U))))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_3[3U]
                                       : ((2U == (0x3fU 
                                                  & (IData)(
                                                            (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                             >> 3U))))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_2[3U]
                                           : ((1U == 
                                               (0x3fU 
                                                & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                           >> 3U))))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_1[3U]
                                               : vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_0[3U]))))));
    }
    if ((0xdU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                   >> 3U))))) {
        riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_461[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_13[0U];
        riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_461[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_13[1U];
        riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_461[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_13[2U];
        riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_461[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_13[3U];
    } else {
        riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_461[0U] 
            = ((0xcU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                          >> 3U))))
                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_12[0U]
                : ((0xbU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                              >> 3U))))
                    ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_11[0U]
                    : ((0xaU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                  >> 3U))))
                        ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_10[0U]
                        : ((9U == (0x3fU & (IData)(
                                                   (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                    >> 3U))))
                            ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_9[0U]
                            : ((8U == (0x3fU & (IData)(
                                                       (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                        >> 3U))))
                                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_8[0U]
                                : __Vtemp524[0U])))));
        riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_461[1U] 
            = ((0xcU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                          >> 3U))))
                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_12[1U]
                : ((0xbU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                              >> 3U))))
                    ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_11[1U]
                    : ((0xaU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                  >> 3U))))
                        ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_10[1U]
                        : ((9U == (0x3fU & (IData)(
                                                   (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                    >> 3U))))
                            ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_9[1U]
                            : ((8U == (0x3fU & (IData)(
                                                       (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                        >> 3U))))
                                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_8[1U]
                                : __Vtemp524[1U])))));
        riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_461[2U] 
            = ((0xcU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                          >> 3U))))
                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_12[2U]
                : ((0xbU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                              >> 3U))))
                    ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_11[2U]
                    : ((0xaU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                  >> 3U))))
                        ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_10[2U]
                        : ((9U == (0x3fU & (IData)(
                                                   (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                    >> 3U))))
                            ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_9[2U]
                            : ((8U == (0x3fU & (IData)(
                                                       (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                        >> 3U))))
                                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_8[2U]
                                : __Vtemp524[2U])))));
        riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_461[3U] 
            = ((0xcU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                          >> 3U))))
                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_12[3U]
                : ((0xbU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                              >> 3U))))
                    ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_11[3U]
                    : ((0xaU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                  >> 3U))))
                        ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_10[3U]
                        : ((9U == (0x3fU & (IData)(
                                                   (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                    >> 3U))))
                            ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_9[3U]
                            : ((8U == (0x3fU & (IData)(
                                                       (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                        >> 3U))))
                                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_8[3U]
                                : __Vtemp524[3U])))));
    }
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_bus1_valid 
        = ((0ULL == (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                     >> 0x1fU)) & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_bus_valid));
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_next_pc = 0ULL;
    } else if ((1U & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___pre_enq_T)))) {
        if (vlSelf->riscv_soc__DOT__core__DOT__execute_io_flush) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_next_pc 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_next_pc;
        }
    }
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_cache_buf_bits_inst 
        = ((1U & (IData)((vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_fetch_cpu_data_bits_pc 
                          >> 2U))) ? (IData)((((0ULL 
                                                != 
                                                (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                 >> 0x1fU))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_rdata
                                                : vlSelf->riscv_soc__DOT__axi_ram__DOT__mem_rdata) 
                                              >> 0x20U))
            : (IData)(((0ULL != (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                 >> 0x1fU)) ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_rdata
                        : vlSelf->riscv_soc__DOT__axi_ram__DOT__mem_rdata)));
    riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_410 
        = ((0x1aU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                       >> 3U)))) ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_26)
            : ((0x19U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                           >> 3U))))
                ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_25)
                : ((0x18U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                               >> 3U))))
                    ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_24)
                    : ((0x17U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                   >> 3U))))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_23)
                        : ((0x16U == (0x3fU & (IData)(
                                                      (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                       >> 3U))))
                            ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_22)
                            : ((0x15U == (0x3fU & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                           >> 3U))))
                                ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_21)
                                : ((0x14U == (0x3fU 
                                              & (IData)(
                                                        (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                         >> 3U))))
                                    ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_20)
                                    : ((0x13U == (0x3fU 
                                                  & (IData)(
                                                            (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                             >> 3U))))
                                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_19)
                                        : ((0x12U == 
                                            (0x3fU 
                                             & (IData)(
                                                       (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                        >> 3U))))
                                            ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_18)
                                            : ((0x11U 
                                                == 
                                                (0x3fU 
                                                 & (IData)(
                                                           (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                            >> 3U))))
                                                ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_17)
                                                : (
                                                   (0x10U 
                                                    == 
                                                    (0x3fU 
                                                     & (IData)(
                                                               (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                                >> 3U))))
                                                    ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_16)
                                                    : 
                                                   ((0xfU 
                                                     == 
                                                     (0x3fU 
                                                      & (IData)(
                                                                (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                                 >> 3U))))
                                                     ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_15)
                                                     : 
                                                    ((0xeU 
                                                      == 
                                                      (0x3fU 
                                                       & (IData)(
                                                                 (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                                  >> 3U))))
                                                      ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_14)
                                                      : (IData)(riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_397))))))))))))));
    if ((0x14U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                    >> 3U))))) {
        __Vtemp550[0U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_20[0U];
        __Vtemp550[1U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_20[1U];
        __Vtemp550[2U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_20[2U];
        __Vtemp550[3U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_20[3U];
    } else {
        __Vtemp550[0U] = ((0x13U == (0x3fU & (IData)(
                                                     (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                      >> 3U))))
                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_19[0U]
                           : ((0x12U == (0x3fU & (IData)(
                                                         (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                          >> 3U))))
                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_18[0U]
                               : ((0x11U == (0x3fU 
                                             & (IData)(
                                                       (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                        >> 3U))))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_17[0U]
                                   : ((0x10U == (0x3fU 
                                                 & (IData)(
                                                           (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                            >> 3U))))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_16[0U]
                                       : ((0xfU == 
                                           (0x3fU & (IData)(
                                                            (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                             >> 3U))))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_15[0U]
                                           : ((0xeU 
                                               == (0x3fU 
                                                   & (IData)(
                                                             (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                              >> 3U))))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_14[0U]
                                               : riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_461[0U]))))));
        __Vtemp550[1U] = ((0x13U == (0x3fU & (IData)(
                                                     (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                      >> 3U))))
                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_19[1U]
                           : ((0x12U == (0x3fU & (IData)(
                                                         (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                          >> 3U))))
                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_18[1U]
                               : ((0x11U == (0x3fU 
                                             & (IData)(
                                                       (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                        >> 3U))))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_17[1U]
                                   : ((0x10U == (0x3fU 
                                                 & (IData)(
                                                           (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                            >> 3U))))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_16[1U]
                                       : ((0xfU == 
                                           (0x3fU & (IData)(
                                                            (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                             >> 3U))))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_15[1U]
                                           : ((0xeU 
                                               == (0x3fU 
                                                   & (IData)(
                                                             (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                              >> 3U))))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_14[1U]
                                               : riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_461[1U]))))));
        __Vtemp550[2U] = ((0x13U == (0x3fU & (IData)(
                                                     (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                      >> 3U))))
                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_19[2U]
                           : ((0x12U == (0x3fU & (IData)(
                                                         (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                          >> 3U))))
                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_18[2U]
                               : ((0x11U == (0x3fU 
                                             & (IData)(
                                                       (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                        >> 3U))))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_17[2U]
                                   : ((0x10U == (0x3fU 
                                                 & (IData)(
                                                           (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                            >> 3U))))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_16[2U]
                                       : ((0xfU == 
                                           (0x3fU & (IData)(
                                                            (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                             >> 3U))))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_15[2U]
                                           : ((0xeU 
                                               == (0x3fU 
                                                   & (IData)(
                                                             (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                              >> 3U))))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_14[2U]
                                               : riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_461[2U]))))));
        __Vtemp550[3U] = ((0x13U == (0x3fU & (IData)(
                                                     (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                      >> 3U))))
                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_19[3U]
                           : ((0x12U == (0x3fU & (IData)(
                                                         (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                          >> 3U))))
                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_18[3U]
                               : ((0x11U == (0x3fU 
                                             & (IData)(
                                                       (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                        >> 3U))))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_17[3U]
                                   : ((0x10U == (0x3fU 
                                                 & (IData)(
                                                           (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                            >> 3U))))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_16[3U]
                                       : ((0xfU == 
                                           (0x3fU & (IData)(
                                                            (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                             >> 3U))))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_15[3U]
                                           : ((0xeU 
                                               == (0x3fU 
                                                   & (IData)(
                                                             (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                              >> 3U))))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_14[3U]
                                               : riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_461[3U]))))));
    }
    if ((0x1aU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                    >> 3U))))) {
        riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_474[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_26[0U];
        riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_474[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_26[1U];
        riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_474[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_26[2U];
        riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_474[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_26[3U];
    } else {
        riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_474[0U] 
            = ((0x19U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                           >> 3U))))
                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_25[0U]
                : ((0x18U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                               >> 3U))))
                    ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_24[0U]
                    : ((0x17U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                   >> 3U))))
                        ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_23[0U]
                        : ((0x16U == (0x3fU & (IData)(
                                                      (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                       >> 3U))))
                            ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_22[0U]
                            : ((0x15U == (0x3fU & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                           >> 3U))))
                                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_21[0U]
                                : __Vtemp550[0U])))));
        riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_474[1U] 
            = ((0x19U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                           >> 3U))))
                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_25[1U]
                : ((0x18U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                               >> 3U))))
                    ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_24[1U]
                    : ((0x17U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                   >> 3U))))
                        ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_23[1U]
                        : ((0x16U == (0x3fU & (IData)(
                                                      (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                       >> 3U))))
                            ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_22[1U]
                            : ((0x15U == (0x3fU & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                           >> 3U))))
                                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_21[1U]
                                : __Vtemp550[1U])))));
        riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_474[2U] 
            = ((0x19U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                           >> 3U))))
                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_25[2U]
                : ((0x18U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                               >> 3U))))
                    ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_24[2U]
                    : ((0x17U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                   >> 3U))))
                        ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_23[2U]
                        : ((0x16U == (0x3fU & (IData)(
                                                      (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                       >> 3U))))
                            ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_22[2U]
                            : ((0x15U == (0x3fU & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                           >> 3U))))
                                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_21[2U]
                                : __Vtemp550[2U])))));
        riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_474[3U] 
            = ((0x19U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                           >> 3U))))
                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_25[3U]
                : ((0x18U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                               >> 3U))))
                    ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_24[3U]
                    : ((0x17U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                   >> 3U))))
                        ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_23[3U]
                        : ((0x16U == (0x3fU & (IData)(
                                                      (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                       >> 3U))))
                            ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_22[3U]
                            : ((0x15U == (0x3fU & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                           >> 3U))))
                                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_21[3U]
                                : __Vtemp550[3U])))));
    }
    riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_423 
        = ((0x27U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                       >> 3U)))) ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_39)
            : ((0x26U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                           >> 3U))))
                ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_38)
                : ((0x25U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                               >> 3U))))
                    ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_37)
                    : ((0x24U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                   >> 3U))))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_36)
                        : ((0x23U == (0x3fU & (IData)(
                                                      (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                       >> 3U))))
                            ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_35)
                            : ((0x22U == (0x3fU & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                           >> 3U))))
                                ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_34)
                                : ((0x21U == (0x3fU 
                                              & (IData)(
                                                        (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                         >> 3U))))
                                    ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_33)
                                    : ((0x20U == (0x3fU 
                                                  & (IData)(
                                                            (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                             >> 3U))))
                                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_32)
                                        : ((0x1fU == 
                                            (0x3fU 
                                             & (IData)(
                                                       (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                        >> 3U))))
                                            ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_31)
                                            : ((0x1eU 
                                                == 
                                                (0x3fU 
                                                 & (IData)(
                                                           (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                            >> 3U))))
                                                ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_30)
                                                : (
                                                   (0x1dU 
                                                    == 
                                                    (0x3fU 
                                                     & (IData)(
                                                               (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                                >> 3U))))
                                                    ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_29)
                                                    : 
                                                   ((0x1cU 
                                                     == 
                                                     (0x3fU 
                                                      & (IData)(
                                                                (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                                 >> 3U))))
                                                     ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_28)
                                                     : 
                                                    ((0x1bU 
                                                      == 
                                                      (0x3fU 
                                                       & (IData)(
                                                                 (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                                  >> 3U))))
                                                      ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_27)
                                                      : (IData)(riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_410))))))))))))));
    if ((0x21U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                    >> 3U))))) {
        __Vtemp576[0U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_33[0U];
        __Vtemp576[1U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_33[1U];
        __Vtemp576[2U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_33[2U];
        __Vtemp576[3U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_33[3U];
    } else {
        __Vtemp576[0U] = ((0x20U == (0x3fU & (IData)(
                                                     (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                      >> 3U))))
                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_32[0U]
                           : ((0x1fU == (0x3fU & (IData)(
                                                         (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                          >> 3U))))
                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_31[0U]
                               : ((0x1eU == (0x3fU 
                                             & (IData)(
                                                       (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                        >> 3U))))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_30[0U]
                                   : ((0x1dU == (0x3fU 
                                                 & (IData)(
                                                           (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                            >> 3U))))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_29[0U]
                                       : ((0x1cU == 
                                           (0x3fU & (IData)(
                                                            (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                             >> 3U))))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_28[0U]
                                           : ((0x1bU 
                                               == (0x3fU 
                                                   & (IData)(
                                                             (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                              >> 3U))))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_27[0U]
                                               : riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_474[0U]))))));
        __Vtemp576[1U] = ((0x20U == (0x3fU & (IData)(
                                                     (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                      >> 3U))))
                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_32[1U]
                           : ((0x1fU == (0x3fU & (IData)(
                                                         (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                          >> 3U))))
                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_31[1U]
                               : ((0x1eU == (0x3fU 
                                             & (IData)(
                                                       (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                        >> 3U))))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_30[1U]
                                   : ((0x1dU == (0x3fU 
                                                 & (IData)(
                                                           (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                            >> 3U))))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_29[1U]
                                       : ((0x1cU == 
                                           (0x3fU & (IData)(
                                                            (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                             >> 3U))))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_28[1U]
                                           : ((0x1bU 
                                               == (0x3fU 
                                                   & (IData)(
                                                             (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                              >> 3U))))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_27[1U]
                                               : riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_474[1U]))))));
        __Vtemp576[2U] = ((0x20U == (0x3fU & (IData)(
                                                     (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                      >> 3U))))
                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_32[2U]
                           : ((0x1fU == (0x3fU & (IData)(
                                                         (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                          >> 3U))))
                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_31[2U]
                               : ((0x1eU == (0x3fU 
                                             & (IData)(
                                                       (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                        >> 3U))))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_30[2U]
                                   : ((0x1dU == (0x3fU 
                                                 & (IData)(
                                                           (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                            >> 3U))))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_29[2U]
                                       : ((0x1cU == 
                                           (0x3fU & (IData)(
                                                            (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                             >> 3U))))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_28[2U]
                                           : ((0x1bU 
                                               == (0x3fU 
                                                   & (IData)(
                                                             (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                              >> 3U))))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_27[2U]
                                               : riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_474[2U]))))));
        __Vtemp576[3U] = ((0x20U == (0x3fU & (IData)(
                                                     (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                      >> 3U))))
                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_32[3U]
                           : ((0x1fU == (0x3fU & (IData)(
                                                         (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                          >> 3U))))
                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_31[3U]
                               : ((0x1eU == (0x3fU 
                                             & (IData)(
                                                       (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                        >> 3U))))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_30[3U]
                                   : ((0x1dU == (0x3fU 
                                                 & (IData)(
                                                           (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                            >> 3U))))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_29[3U]
                                       : ((0x1cU == 
                                           (0x3fU & (IData)(
                                                            (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                             >> 3U))))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_28[3U]
                                           : ((0x1bU 
                                               == (0x3fU 
                                                   & (IData)(
                                                             (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                              >> 3U))))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_27[3U]
                                               : riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_474[3U]))))));
    }
    if ((0x27U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                    >> 3U))))) {
        riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_487[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_39[0U];
        riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_487[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_39[1U];
        riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_487[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_39[2U];
        riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_487[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_39[3U];
    } else {
        riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_487[0U] 
            = ((0x26U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                           >> 3U))))
                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_38[0U]
                : ((0x25U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                               >> 3U))))
                    ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_37[0U]
                    : ((0x24U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                   >> 3U))))
                        ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_36[0U]
                        : ((0x23U == (0x3fU & (IData)(
                                                      (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                       >> 3U))))
                            ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_35[0U]
                            : ((0x22U == (0x3fU & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                           >> 3U))))
                                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_34[0U]
                                : __Vtemp576[0U])))));
        riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_487[1U] 
            = ((0x26U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                           >> 3U))))
                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_38[1U]
                : ((0x25U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                               >> 3U))))
                    ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_37[1U]
                    : ((0x24U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                   >> 3U))))
                        ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_36[1U]
                        : ((0x23U == (0x3fU & (IData)(
                                                      (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                       >> 3U))))
                            ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_35[1U]
                            : ((0x22U == (0x3fU & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                           >> 3U))))
                                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_34[1U]
                                : __Vtemp576[1U])))));
        riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_487[2U] 
            = ((0x26U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                           >> 3U))))
                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_38[2U]
                : ((0x25U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                               >> 3U))))
                    ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_37[2U]
                    : ((0x24U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                   >> 3U))))
                        ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_36[2U]
                        : ((0x23U == (0x3fU & (IData)(
                                                      (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                       >> 3U))))
                            ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_35[2U]
                            : ((0x22U == (0x3fU & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                           >> 3U))))
                                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_34[2U]
                                : __Vtemp576[2U])))));
        riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_487[3U] 
            = ((0x26U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                           >> 3U))))
                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_38[3U]
                : ((0x25U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                               >> 3U))))
                    ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_37[3U]
                    : ((0x24U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                   >> 3U))))
                        ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_36[3U]
                        : ((0x23U == (0x3fU & (IData)(
                                                      (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                       >> 3U))))
                            ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_35[3U]
                            : ((0x22U == (0x3fU & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                           >> 3U))))
                                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_34[3U]
                                : __Vtemp576[3U])))));
    }
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_next_pc 
        = ((IData)(vlSelf->reset) ? 0ULL : (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__irq) 
                                             | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu_io_is_except))
                                             ? (0xfffffffffffffffcULL 
                                                & (((0x305U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr)) 
                                                    & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute_io_csr_valid))
                                                    ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data
                                                    : vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mtvec))
                                             : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_valid_next_pc)
                                                 ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_next_pc
                                                 : 
                                                ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu_io_valid_next_pc)
                                                  ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg_io_r_csr_mepc
                                                  : 0ULL))));
    riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_436 
        = ((0x34U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                       >> 3U)))) ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_52)
            : ((0x33U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                           >> 3U))))
                ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_51)
                : ((0x32U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                               >> 3U))))
                    ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_50)
                    : ((0x31U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                   >> 3U))))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_49)
                        : ((0x30U == (0x3fU & (IData)(
                                                      (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                       >> 3U))))
                            ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_48)
                            : ((0x2fU == (0x3fU & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                           >> 3U))))
                                ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_47)
                                : ((0x2eU == (0x3fU 
                                              & (IData)(
                                                        (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                         >> 3U))))
                                    ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_46)
                                    : ((0x2dU == (0x3fU 
                                                  & (IData)(
                                                            (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                             >> 3U))))
                                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_45)
                                        : ((0x2cU == 
                                            (0x3fU 
                                             & (IData)(
                                                       (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                        >> 3U))))
                                            ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_44)
                                            : ((0x2bU 
                                                == 
                                                (0x3fU 
                                                 & (IData)(
                                                           (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                            >> 3U))))
                                                ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_43)
                                                : (
                                                   (0x2aU 
                                                    == 
                                                    (0x3fU 
                                                     & (IData)(
                                                               (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                                >> 3U))))
                                                    ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_42)
                                                    : 
                                                   ((0x29U 
                                                     == 
                                                     (0x3fU 
                                                      & (IData)(
                                                                (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                                 >> 3U))))
                                                     ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_41)
                                                     : 
                                                    ((0x28U 
                                                      == 
                                                      (0x3fU 
                                                       & (IData)(
                                                                 (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                                  >> 3U))))
                                                      ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_40)
                                                      : (IData)(riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_423))))))))))))));
    if ((0x2eU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                    >> 3U))))) {
        __Vtemp602[0U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_46[0U];
        __Vtemp602[1U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_46[1U];
        __Vtemp602[2U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_46[2U];
        __Vtemp602[3U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_46[3U];
    } else {
        __Vtemp602[0U] = ((0x2dU == (0x3fU & (IData)(
                                                     (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                      >> 3U))))
                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_45[0U]
                           : ((0x2cU == (0x3fU & (IData)(
                                                         (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                          >> 3U))))
                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_44[0U]
                               : ((0x2bU == (0x3fU 
                                             & (IData)(
                                                       (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                        >> 3U))))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_43[0U]
                                   : ((0x2aU == (0x3fU 
                                                 & (IData)(
                                                           (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                            >> 3U))))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_42[0U]
                                       : ((0x29U == 
                                           (0x3fU & (IData)(
                                                            (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                             >> 3U))))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_41[0U]
                                           : ((0x28U 
                                               == (0x3fU 
                                                   & (IData)(
                                                             (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                              >> 3U))))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_40[0U]
                                               : riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_487[0U]))))));
        __Vtemp602[1U] = ((0x2dU == (0x3fU & (IData)(
                                                     (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                      >> 3U))))
                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_45[1U]
                           : ((0x2cU == (0x3fU & (IData)(
                                                         (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                          >> 3U))))
                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_44[1U]
                               : ((0x2bU == (0x3fU 
                                             & (IData)(
                                                       (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                        >> 3U))))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_43[1U]
                                   : ((0x2aU == (0x3fU 
                                                 & (IData)(
                                                           (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                            >> 3U))))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_42[1U]
                                       : ((0x29U == 
                                           (0x3fU & (IData)(
                                                            (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                             >> 3U))))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_41[1U]
                                           : ((0x28U 
                                               == (0x3fU 
                                                   & (IData)(
                                                             (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                              >> 3U))))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_40[1U]
                                               : riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_487[1U]))))));
        __Vtemp602[2U] = ((0x2dU == (0x3fU & (IData)(
                                                     (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                      >> 3U))))
                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_45[2U]
                           : ((0x2cU == (0x3fU & (IData)(
                                                         (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                          >> 3U))))
                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_44[2U]
                               : ((0x2bU == (0x3fU 
                                             & (IData)(
                                                       (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                        >> 3U))))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_43[2U]
                                   : ((0x2aU == (0x3fU 
                                                 & (IData)(
                                                           (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                            >> 3U))))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_42[2U]
                                       : ((0x29U == 
                                           (0x3fU & (IData)(
                                                            (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                             >> 3U))))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_41[2U]
                                           : ((0x28U 
                                               == (0x3fU 
                                                   & (IData)(
                                                             (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                              >> 3U))))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_40[2U]
                                               : riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_487[2U]))))));
        __Vtemp602[3U] = ((0x2dU == (0x3fU & (IData)(
                                                     (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                      >> 3U))))
                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_45[3U]
                           : ((0x2cU == (0x3fU & (IData)(
                                                         (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                          >> 3U))))
                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_44[3U]
                               : ((0x2bU == (0x3fU 
                                             & (IData)(
                                                       (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                        >> 3U))))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_43[3U]
                                   : ((0x2aU == (0x3fU 
                                                 & (IData)(
                                                           (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                            >> 3U))))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_42[3U]
                                       : ((0x29U == 
                                           (0x3fU & (IData)(
                                                            (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                             >> 3U))))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_41[3U]
                                           : ((0x28U 
                                               == (0x3fU 
                                                   & (IData)(
                                                             (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                              >> 3U))))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_40[3U]
                                               : riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_487[3U]))))));
    }
    if ((0x34U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                    >> 3U))))) {
        riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_500[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_52[0U];
        riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_500[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_52[1U];
        riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_500[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_52[2U];
        riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_500[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_52[3U];
    } else {
        riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_500[0U] 
            = ((0x33U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                           >> 3U))))
                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_51[0U]
                : ((0x32U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                               >> 3U))))
                    ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_50[0U]
                    : ((0x31U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                   >> 3U))))
                        ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_49[0U]
                        : ((0x30U == (0x3fU & (IData)(
                                                      (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                       >> 3U))))
                            ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_48[0U]
                            : ((0x2fU == (0x3fU & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                           >> 3U))))
                                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_47[0U]
                                : __Vtemp602[0U])))));
        riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_500[1U] 
            = ((0x33U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                           >> 3U))))
                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_51[1U]
                : ((0x32U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                               >> 3U))))
                    ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_50[1U]
                    : ((0x31U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                   >> 3U))))
                        ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_49[1U]
                        : ((0x30U == (0x3fU & (IData)(
                                                      (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                       >> 3U))))
                            ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_48[1U]
                            : ((0x2fU == (0x3fU & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                           >> 3U))))
                                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_47[1U]
                                : __Vtemp602[1U])))));
        riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_500[2U] 
            = ((0x33U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                           >> 3U))))
                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_51[2U]
                : ((0x32U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                               >> 3U))))
                    ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_50[2U]
                    : ((0x31U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                   >> 3U))))
                        ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_49[2U]
                        : ((0x30U == (0x3fU & (IData)(
                                                      (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                       >> 3U))))
                            ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_48[2U]
                            : ((0x2fU == (0x3fU & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                           >> 3U))))
                                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_47[2U]
                                : __Vtemp602[2U])))));
        riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_500[3U] 
            = ((0x33U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                           >> 3U))))
                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_51[3U]
                : ((0x32U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                               >> 3U))))
                    ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_50[3U]
                    : ((0x31U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                   >> 3U))))
                        ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_49[3U]
                        : ((0x30U == (0x3fU & (IData)(
                                                      (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                       >> 3U))))
                            ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_48[3U]
                            : ((0x2fU == (0x3fU & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                           >> 3U))))
                                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_47[3U]
                                : __Vtemp602[3U])))));
    }
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_447 
        = ((0x3fU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                       >> 3U)))) ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_63)
            : ((0x3eU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                           >> 3U))))
                ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_62)
                : ((0x3dU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                               >> 3U))))
                    ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_61)
                    : ((0x3cU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                   >> 3U))))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_60)
                        : ((0x3bU == (0x3fU & (IData)(
                                                      (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                       >> 3U))))
                            ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_59)
                            : ((0x3aU == (0x3fU & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                           >> 3U))))
                                ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_58)
                                : ((0x39U == (0x3fU 
                                              & (IData)(
                                                        (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                         >> 3U))))
                                    ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_57)
                                    : ((0x38U == (0x3fU 
                                                  & (IData)(
                                                            (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                             >> 3U))))
                                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_56)
                                        : ((0x37U == 
                                            (0x3fU 
                                             & (IData)(
                                                       (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                        >> 3U))))
                                            ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_55)
                                            : ((0x36U 
                                                == 
                                                (0x3fU 
                                                 & (IData)(
                                                           (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                            >> 3U))))
                                                ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_54)
                                                : (
                                                   (0x35U 
                                                    == 
                                                    (0x3fU 
                                                     & (IData)(
                                                               (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                                >> 3U))))
                                                    ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_53)
                                                    : (IData)(riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_436))))))))))));
    if ((0x3bU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                    >> 3U))))) {
        __Vtemp628[0U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_59[0U];
        __Vtemp628[1U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_59[1U];
        __Vtemp628[2U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_59[2U];
        __Vtemp628[3U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_59[3U];
    } else {
        __Vtemp628[0U] = ((0x3aU == (0x3fU & (IData)(
                                                     (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                      >> 3U))))
                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_58[0U]
                           : ((0x39U == (0x3fU & (IData)(
                                                         (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                          >> 3U))))
                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_57[0U]
                               : ((0x38U == (0x3fU 
                                             & (IData)(
                                                       (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                        >> 3U))))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_56[0U]
                                   : ((0x37U == (0x3fU 
                                                 & (IData)(
                                                           (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                            >> 3U))))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_55[0U]
                                       : ((0x36U == 
                                           (0x3fU & (IData)(
                                                            (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                             >> 3U))))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_54[0U]
                                           : ((0x35U 
                                               == (0x3fU 
                                                   & (IData)(
                                                             (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                              >> 3U))))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_53[0U]
                                               : riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_500[0U]))))));
        __Vtemp628[1U] = ((0x3aU == (0x3fU & (IData)(
                                                     (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                      >> 3U))))
                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_58[1U]
                           : ((0x39U == (0x3fU & (IData)(
                                                         (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                          >> 3U))))
                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_57[1U]
                               : ((0x38U == (0x3fU 
                                             & (IData)(
                                                       (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                        >> 3U))))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_56[1U]
                                   : ((0x37U == (0x3fU 
                                                 & (IData)(
                                                           (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                            >> 3U))))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_55[1U]
                                       : ((0x36U == 
                                           (0x3fU & (IData)(
                                                            (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                             >> 3U))))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_54[1U]
                                           : ((0x35U 
                                               == (0x3fU 
                                                   & (IData)(
                                                             (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                              >> 3U))))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_53[1U]
                                               : riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_500[1U]))))));
        __Vtemp628[2U] = ((0x3aU == (0x3fU & (IData)(
                                                     (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                      >> 3U))))
                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_58[2U]
                           : ((0x39U == (0x3fU & (IData)(
                                                         (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                          >> 3U))))
                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_57[2U]
                               : ((0x38U == (0x3fU 
                                             & (IData)(
                                                       (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                        >> 3U))))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_56[2U]
                                   : ((0x37U == (0x3fU 
                                                 & (IData)(
                                                           (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                            >> 3U))))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_55[2U]
                                       : ((0x36U == 
                                           (0x3fU & (IData)(
                                                            (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                             >> 3U))))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_54[2U]
                                           : ((0x35U 
                                               == (0x3fU 
                                                   & (IData)(
                                                             (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                              >> 3U))))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_53[2U]
                                               : riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_500[2U]))))));
        __Vtemp628[3U] = ((0x3aU == (0x3fU & (IData)(
                                                     (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                      >> 3U))))
                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_58[3U]
                           : ((0x39U == (0x3fU & (IData)(
                                                         (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                          >> 3U))))
                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_57[3U]
                               : ((0x38U == (0x3fU 
                                             & (IData)(
                                                       (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                        >> 3U))))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_56[3U]
                                   : ((0x37U == (0x3fU 
                                                 & (IData)(
                                                           (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                            >> 3U))))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_55[3U]
                                       : ((0x36U == 
                                           (0x3fU & (IData)(
                                                            (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                             >> 3U))))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_54[3U]
                                           : ((0x35U 
                                               == (0x3fU 
                                                   & (IData)(
                                                             (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                              >> 3U))))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_53[3U]
                                               : riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_500[3U]))))));
    }
    if ((0x3fU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                    >> 3U))))) {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_511[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_63[0U];
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_511[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_63[1U];
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_511[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_63[2U];
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_511[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_63[3U];
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_511[0U] 
            = ((0x3eU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                           >> 3U))))
                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_62[0U]
                : ((0x3dU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                               >> 3U))))
                    ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_61[0U]
                    : ((0x3cU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                   >> 3U))))
                        ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_60[0U]
                        : __Vtemp628[0U])));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_511[1U] 
            = ((0x3eU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                           >> 3U))))
                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_62[1U]
                : ((0x3dU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                               >> 3U))))
                    ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_61[1U]
                    : ((0x3cU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                   >> 3U))))
                        ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_60[1U]
                        : __Vtemp628[1U])));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_511[2U] 
            = ((0x3eU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                           >> 3U))))
                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_62[2U]
                : ((0x3dU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                               >> 3U))))
                    ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_61[2U]
                    : ((0x3cU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                   >> 3U))))
                        ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_60[2U]
                        : __Vtemp628[2U])));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_511[3U] 
            = ((0x3eU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                           >> 3U))))
                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_62[3U]
                : ((0x3dU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                               >> 3U))))
                    ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_61[3U]
                    : ((0x3cU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                   >> 3U))))
                        ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_60[3U]
                        : __Vtemp628[3U])));
    }
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mtvec = 0ULL;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__execute_io_csr_valid) {
        if ((1U & ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__irq)) 
                   & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute_io_csr_except_is_except))))) {
            if ((0x305U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr))) {
                vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mtvec 
                    = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data;
            }
        }
    }
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor_io_pre_valid 
        = (((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_511[3U] 
             >> 0x1aU) & ((0xffffffffffffffULL & (((QData)((IData)(
                                                                   vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_511[3U])) 
                                                   << 0x1eU) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_511[2U])) 
                                                     >> 2U))) 
                          == vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__tag)) 
           & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_447) 
              >> 1U));
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__pre_valid 
        = (((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_511[3U] 
             >> 0x1aU) & ((0xffffffffffffffULL & (((QData)((IData)(
                                                                   vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_511[3U])) 
                                                   << 0x1eU) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_511[2U])) 
                                                     >> 2U))) 
                          == vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__tag)) 
           & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_447) 
              >> 1U));
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor_io_pre_next_pc 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__pre_valid)
            ? ((2U == (3U & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_511[0U]))
                ? ((5U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head))
                    ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_5
                    : ((4U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head))
                        ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_4
                        : ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head))
                            ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_3
                            : ((2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head))
                                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_2
                                : ((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_1
                                    : vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_0)))))
                : (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_511[2U])) 
                    << 0x3eU) | (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_511[1U])) 
                                  << 0x1eU) | ((QData)((IData)(
                                                               vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_511[0U])) 
                                               >> 2U))))
            : 0ULL);
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data = 0ULL;
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__is_ret)
                ? 0x300U : (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_csr_addr));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__is_ret)
                ? ((0xffffffffffffff77ULL & vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg_io_r_csr_mstatus) 
                   | (QData)((IData)(((1U & (IData)(
                                                    (vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg_io_r_csr_mstatus 
                                                     >> 7U)))
                                       ? 0x88U : 0x80U))))
                : ((7U == (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                 >> 2U))) ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__and_result
                    : ((3U == (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                     >> 2U))) ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__and_result
                        : ((5U == (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                         >> 2U))) ? 
                           ((0xffffffffffffffe0ULL 
                             & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu_io_csr_data) 
                            | (QData)((IData)((0x1fU 
                                               & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__imm)))))
                            : ((1U == (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                             >> 2U)))
                                ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__op_data
                                : ((6U == (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                 >> 2U)))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__or_result
                                    : ((2U == (7U & 
                                               ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                >> 2U)))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__or_result
                                        : 0ULL)))))));
    }
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___reg_pc_0_T_2 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor_io_pre_valid)
            ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor_io_pre_next_pc
            : (4ULL + vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__imm 
        = (((QData)((IData)(((vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_imm 
                              >> 0x1fU) ? 0xffffffffU
                              : 0U))) << 0x20U) | (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_imm)));
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_csr_addr = 0U;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready) {
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_csr_addr 
            = (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
               >> 0x14U);
    }
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT___reg_mepc_T_2 
        = ((0x341U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr))
            ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data
            : vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mepc);
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT___reg_mcause_T_3 
        = ((0x342U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr))
            ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data
            : vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mcause);
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT___reg_mtval_T_1 
        = ((0x343U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr))
            ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data
            : vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mtval);
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT___reg_mstatus_T_9 
        = ((0x300U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr))
            ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data
            : vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mstatus);
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType = 0U;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready) {
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType 
            = ((0x33U == (0xfe00707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                ? 2U : ((0x13U == (0x707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                         ? 0U : ((0x1bU == (0x707fU 
                                            & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                  ? 1U : ((0x3bU == 
                                           (0xfe00707fU 
                                            & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                           ? 3U : (
                                                   (0x7033U 
                                                    == 
                                                    (0xfe00707fU 
                                                     & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                    ? 0x1eU
                                                    : 
                                                   ((0x7013U 
                                                     == 
                                                     (0x707fU 
                                                      & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                     ? 0x1cU
                                                     : 
                                                    ((0x17U 
                                                      == 
                                                      (0x7fU 
                                                       & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                      ? 0x60U
                                                      : 
                                                     ((0x63U 
                                                       == 
                                                       (0x707fU 
                                                        & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                       ? 0x22U
                                                       : 
                                                      ((0x5063U 
                                                        == 
                                                        (0x707fU 
                                                         & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                        ? 0x36U
                                                        : 
                                                       ((0x7063U 
                                                         == 
                                                         (0x707fU 
                                                          & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                         ? 0x3eU
                                                         : 
                                                        ((0x4063U 
                                                          == 
                                                          (0x707fU 
                                                           & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                          ? 0x32U
                                                          : 
                                                         ((0x6063U 
                                                           == 
                                                           (0x707fU 
                                                            & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                           ? 0x3aU
                                                           : 
                                                          ((0x1063U 
                                                            == 
                                                            (0x707fU 
                                                             & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                            ? 0x26U
                                                            : 
                                                           ((0x3073U 
                                                             == 
                                                             (0x707fU 
                                                              & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                             ? 0xeU
                                                             : (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT___T_284)))))))))))))));
    }
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
        = ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_tail))
            ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_inst_3
            : ((2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_tail))
                ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_inst_2
                : ((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_tail))
                    ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_inst_1
                    : vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_inst_0)));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu_io_ready) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ready));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT___csr_rdata_T_33 
        = ((0xb00U == (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                       >> 0x14U)) ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mcycle
            : ((0x344U == (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                           >> 0x14U)) ? 0ULL : ((0x343U 
                                                 == 
                                                 (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                  >> 0x14U))
                                                 ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mtval
                                                 : 
                                                ((0x342U 
                                                  == 
                                                  (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                   >> 0x14U))
                                                  ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mcause
                                                  : 
                                                 ((0x341U 
                                                   == 
                                                   (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                    >> 0x14U))
                                                   ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mepc
                                                   : 
                                                  ((0x340U 
                                                    == 
                                                    (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                     >> 0x14U))
                                                    ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mscratch
                                                    : 
                                                   ((0x306U 
                                                     == 
                                                     (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                      >> 0x14U))
                                                     ? 0ULL
                                                     : 
                                                    ((0x305U 
                                                      == 
                                                      (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                       >> 0x14U))
                                                      ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mtvec
                                                      : 
                                                     ((0x304U 
                                                       == 
                                                       (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                        >> 0x14U))
                                                       ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mie
                                                       : 
                                                      ((0x303U 
                                                        == 
                                                        (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                         >> 0x14U))
                                                        ? 0ULL
                                                        : 
                                                       ((0x302U 
                                                         == 
                                                         (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                          >> 0x14U))
                                                         ? 0ULL
                                                         : 
                                                        ((0x301U 
                                                          == 
                                                          (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                           >> 0x14U))
                                                          ? 0ULL
                                                          : 
                                                         ((0x300U 
                                                           == 
                                                           (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                            >> 0x14U))
                                                           ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mstatus
                                                           : 0ULL)))))))))))));
    riscv_soc__DOT__core__DOT__commit__DOT___GEN_13 
        = ((0xdU == (0x1fU & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                              >> 0xfU))) ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_13
            : ((0xcU == (0x1fU & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                  >> 0xfU))) ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_12
                : ((0xbU == (0x1fU & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                      >> 0xfU))) ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_11
                    : ((0xaU == (0x1fU & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                          >> 0xfU)))
                        ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_10
                        : ((9U == (0x1fU & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                            >> 0xfU)))
                            ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_9
                            : ((8U == (0x1fU & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                >> 0xfU)))
                                ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_8
                                : ((7U == (0x1fU & 
                                           (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                            >> 0xfU)))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_7
                                    : ((6U == (0x1fU 
                                               & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                  >> 0xfU)))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_6
                                        : ((5U == (0x1fU 
                                                   & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                      >> 0xfU)))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_5
                                            : ((4U 
                                                == 
                                                (0x1fU 
                                                 & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                    >> 0xfU)))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_4
                                                : (
                                                   (3U 
                                                    == 
                                                    (0x1fU 
                                                     & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                        >> 0xfU)))
                                                    ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_3
                                                    : 
                                                   ((2U 
                                                     == 
                                                     (0x1fU 
                                                      & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                         >> 0xfU)))
                                                     ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_2
                                                     : 
                                                    ((1U 
                                                      == 
                                                      (0x1fU 
                                                       & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                          >> 0xfU)))
                                                      ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_1
                                                      : vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_0)))))))))))));
    riscv_soc__DOT__core__DOT__commit__DOT___GEN_45 
        = ((0xdU == (0x1fU & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                              >> 0x14U))) ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_13
            : ((0xcU == (0x1fU & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                  >> 0x14U))) ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_12
                : ((0xbU == (0x1fU & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                      >> 0x14U))) ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_11
                    : ((0xaU == (0x1fU & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                          >> 0x14U)))
                        ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_10
                        : ((9U == (0x1fU & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                            >> 0x14U)))
                            ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_9
                            : ((8U == (0x1fU & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                >> 0x14U)))
                                ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_8
                                : ((7U == (0x1fU & 
                                           (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                            >> 0x14U)))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_7
                                    : ((6U == (0x1fU 
                                               & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                  >> 0x14U)))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_6
                                        : ((5U == (0x1fU 
                                                   & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                      >> 0x14U)))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_5
                                            : ((4U 
                                                == 
                                                (0x1fU 
                                                 & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                    >> 0x14U)))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_4
                                                : (
                                                   (3U 
                                                    == 
                                                    (0x1fU 
                                                     & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                        >> 0x14U)))
                                                    ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_3
                                                    : 
                                                   ((2U 
                                                     == 
                                                     (0x1fU 
                                                      & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                         >> 0x14U)))
                                                     ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_2
                                                     : 
                                                    ((1U 
                                                      == 
                                                      (0x1fU 
                                                       & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                          >> 0x14U)))
                                                      ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_1
                                                      : vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_0)))))))))))));
    if ((0x2002033U == (0xfe00707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))) {
        riscv_soc__DOT__core__DOT__decode__DOT___T_165 = 3U;
        riscv_soc__DOT__core__DOT__decode__DOT___T_239 = 0xaU;
    } else {
        riscv_soc__DOT__core__DOT__decode__DOT___T_165 
            = ((0x2003033U == (0xfe00707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                ? 3U : ((0x200003bU == (0xfe00707fU 
                                        & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                         ? 3U : ((0x2006033U == (0xfe00707fU 
                                                 & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                  ? 3U : ((0x2007033U 
                                           == (0xfe00707fU 
                                               & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                           ? 3U : (
                                                   (0x200703bU 
                                                    == 
                                                    (0xfe00707fU 
                                                     & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                    ? 3U
                                                    : 
                                                   ((0x200603bU 
                                                     == 
                                                     (0xfe00707fU 
                                                      & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                     ? 3U
                                                     : 
                                                    ((0x6fU 
                                                      == 
                                                      (0x7fU 
                                                       & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                      ? 1U
                                                      : 
                                                     ((0x67U 
                                                       == 
                                                       (0x707fU 
                                                        & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                       ? 1U
                                                       : 
                                                      ((0x100073U 
                                                        == vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst)
                                                        ? 4U
                                                        : 
                                                       ((0x30200073U 
                                                         == vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst)
                                                         ? 4U
                                                         : 
                                                        ((0x73U 
                                                          == vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst)
                                                          ? 4U
                                                          : 
                                                         ((0x10200073U 
                                                           == vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst)
                                                           ? 4U
                                                           : 
                                                          ((0xfU 
                                                            == 
                                                            (0xf00fffffU 
                                                             & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                            ? 6U
                                                            : 
                                                           ((0x100fU 
                                                             == vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst)
                                                             ? 6U
                                                             : 
                                                            ((0x12000073U 
                                                              == 
                                                              (0xfe007fffU 
                                                               & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                              ? 6U
                                                              : 0U)))))))))))))));
        riscv_soc__DOT__core__DOT__decode__DOT___T_239 
            = ((0x2003033U == (0xfe00707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                ? 0xeU : ((0x200003bU == (0xfe00707fU 
                                          & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                           ? 3U : ((0x2006033U == (0xfe00707fU 
                                                   & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                    ? 0x1aU : ((0x2007033U 
                                                == 
                                                (0xfe00707fU 
                                                 & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                ? 0x1eU
                                                : (
                                                   (0x200703bU 
                                                    == 
                                                    (0xfe00707fU 
                                                     & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                    ? 0x1fU
                                                    : 
                                                   ((0x200603bU 
                                                     == 
                                                     (0xfe00707fU 
                                                      & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                     ? 0x1bU
                                                     : 
                                                    ((0x6fU 
                                                      == 
                                                      (0x7fU 
                                                       & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                      ? 0xeU
                                                      : 
                                                     ((0x67U 
                                                       == 
                                                       (0x707fU 
                                                        & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                       ? 0xaU
                                                       : 
                                                      ((0x100073U 
                                                        == vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst)
                                                        ? 0x22U
                                                        : 
                                                       ((0x30200073U 
                                                         == vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst)
                                                         ? 0x42U
                                                         : 
                                                        ((0x73U 
                                                          == vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst)
                                                          ? 2U
                                                          : 
                                                         ((0x10200073U 
                                                           == vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst)
                                                           ? 0x62U
                                                           : 
                                                          ((0xfU 
                                                            == 
                                                            (0xf00fffffU 
                                                             & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                            ? 1U
                                                            : 
                                                           ((0x100fU 
                                                             == vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst)
                                                             ? 5U
                                                             : 
                                                            ((0x12000073U 
                                                              == 
                                                              (0xfe007fffU 
                                                               & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                              ? 2U
                                                              : 0U)))))))))))))));
    }
    riscv_soc__DOT__core__DOT__decode__DOT___T_467 
        = ((0x2004033U == (0xfe00707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
            ? 1U : ((0x2005033U == (0xfe00707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                     ? 1U : ((0x200503bU == (0xfe00707fU 
                                             & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                              ? 1U : ((0x200403bU == 
                                       (0xfe00707fU 
                                        & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                       ? 1U : ((0x2000033U 
                                                == 
                                                (0xfe00707fU 
                                                 & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                ? 1U
                                                : (
                                                   (0x2001033U 
                                                    == 
                                                    (0xfe00707fU 
                                                     & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                    ? 1U
                                                    : 
                                                   ((0x2002033U 
                                                     == 
                                                     (0xfe00707fU 
                                                      & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                     ? 1U
                                                     : 
                                                    ((0x2003033U 
                                                      == 
                                                      (0xfe00707fU 
                                                       & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                      ? 1U
                                                      : 
                                                     ((0x200003bU 
                                                       == 
                                                       (0xfe00707fU 
                                                        & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                       ? 1U
                                                       : 
                                                      ((0x2006033U 
                                                        == 
                                                        (0xfe00707fU 
                                                         & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                        ? 1U
                                                        : 
                                                       ((0x2007033U 
                                                         == 
                                                         (0xfe00707fU 
                                                          & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                         ? 1U
                                                         : 
                                                        ((0x200703bU 
                                                          == 
                                                          (0xfe00707fU 
                                                           & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                          ? 1U
                                                          : 
                                                         ((0x200603bU 
                                                           == 
                                                           (0xfe00707fU 
                                                            & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                           ? 1U
                                                           : 
                                                          ((0x6fU 
                                                            == 
                                                            (0x7fU 
                                                             & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                            ? 0U
                                                            : 
                                                           ((0x67U 
                                                             == 
                                                             (0x707fU 
                                                              & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                             ? 1U
                                                             : 0U)))))))))))))));
    riscv_soc__DOT__core__DOT__decode__DOT___T_543 
        = ((0x4033U == (0xfe00707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
            ? 1U : ((0x4013U == (0x707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                     ? 0U : ((0x2004033U == (0xfe00707fU 
                                             & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                              ? 1U : ((0x2005033U == 
                                       (0xfe00707fU 
                                        & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                       ? 1U : ((0x200503bU 
                                                == 
                                                (0xfe00707fU 
                                                 & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                ? 1U
                                                : (
                                                   (0x200403bU 
                                                    == 
                                                    (0xfe00707fU 
                                                     & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                    ? 1U
                                                    : 
                                                   ((0x2000033U 
                                                     == 
                                                     (0xfe00707fU 
                                                      & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                     ? 1U
                                                     : 
                                                    ((0x2001033U 
                                                      == 
                                                      (0xfe00707fU 
                                                       & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                      ? 1U
                                                      : 
                                                     ((0x2002033U 
                                                       == 
                                                       (0xfe00707fU 
                                                        & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                       ? 1U
                                                       : 
                                                      ((0x2003033U 
                                                        == 
                                                        (0xfe00707fU 
                                                         & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                        ? 1U
                                                        : 
                                                       ((0x200003bU 
                                                         == 
                                                         (0xfe00707fU 
                                                          & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                         ? 1U
                                                         : 
                                                        ((0x2006033U 
                                                          == 
                                                          (0xfe00707fU 
                                                           & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                          ? 1U
                                                          : 
                                                         ((0x2007033U 
                                                           == 
                                                           (0xfe00707fU 
                                                            & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                           ? 1U
                                                           : 
                                                          ((0x200703bU 
                                                            == 
                                                            (0xfe00707fU 
                                                             & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                            ? 1U
                                                            : 
                                                           ((0x200603bU 
                                                             == 
                                                             (0xfe00707fU 
                                                              & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                             ? 1U
                                                             : 0U)))))))))))))));
    if ((0x2004033U == (0xfe00707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))) {
        riscv_soc__DOT__core__DOT__decode__DOT___T_393 = 1U;
        riscv_soc__DOT__core__DOT__decode__DOT___T_319 = 6U;
    } else {
        riscv_soc__DOT__core__DOT__decode__DOT___T_393 
            = ((0x2005033U == (0xfe00707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                ? 1U : ((0x200503bU == (0xfe00707fU 
                                        & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                         ? 1U : ((0x200403bU == (0xfe00707fU 
                                                 & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                  ? 1U : ((0x2000033U 
                                           == (0xfe00707fU 
                                               & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                           ? 1U : (
                                                   (0x2001033U 
                                                    == 
                                                    (0xfe00707fU 
                                                     & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                    ? 1U
                                                    : 
                                                   ((0x2002033U 
                                                     == 
                                                     (0xfe00707fU 
                                                      & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                     ? 1U
                                                     : 
                                                    ((0x2003033U 
                                                      == 
                                                      (0xfe00707fU 
                                                       & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                      ? 1U
                                                      : 
                                                     ((0x200003bU 
                                                       == 
                                                       (0xfe00707fU 
                                                        & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                       ? 1U
                                                       : 
                                                      ((0x2006033U 
                                                        == 
                                                        (0xfe00707fU 
                                                         & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                        ? 1U
                                                        : 
                                                       ((0x2007033U 
                                                         == 
                                                         (0xfe00707fU 
                                                          & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                         ? 1U
                                                         : 
                                                        ((0x200703bU 
                                                          == 
                                                          (0xfe00707fU 
                                                           & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                          ? 1U
                                                          : 
                                                         ((0x200603bU 
                                                           == 
                                                           (0xfe00707fU 
                                                            & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                           ? 1U
                                                           : 
                                                          ((0x6fU 
                                                            == 
                                                            (0x7fU 
                                                             & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                            ? 1U
                                                            : 
                                                           ((0x67U 
                                                             == 
                                                             (0x707fU 
                                                              & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                             ? 1U
                                                             : 0U))))))))))))));
        riscv_soc__DOT__core__DOT__decode__DOT___T_319 
            = ((0x2005033U == (0xfe00707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                ? 6U : ((0x200503bU == (0xfe00707fU 
                                        & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                         ? 6U : ((0x200403bU == (0xfe00707fU 
                                                 & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                  ? 6U : ((0x2000033U 
                                           == (0xfe00707fU 
                                               & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                           ? 6U : (
                                                   (0x2001033U 
                                                    == 
                                                    (0xfe00707fU 
                                                     & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                    ? 6U
                                                    : 
                                                   ((0x2002033U 
                                                     == 
                                                     (0xfe00707fU 
                                                      & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                     ? 6U
                                                     : 
                                                    ((0x2003033U 
                                                      == 
                                                      (0xfe00707fU 
                                                       & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                      ? 6U
                                                      : 
                                                     ((0x200003bU 
                                                       == 
                                                       (0xfe00707fU 
                                                        & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                       ? 6U
                                                       : 
                                                      ((0x2006033U 
                                                        == 
                                                        (0xfe00707fU 
                                                         & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                        ? 6U
                                                        : 
                                                       ((0x2007033U 
                                                         == 
                                                         (0xfe00707fU 
                                                          & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                         ? 6U
                                                         : 
                                                        ((0x200703bU 
                                                          == 
                                                          (0xfe00707fU 
                                                           & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                          ? 6U
                                                          : 
                                                         ((0x200603bU 
                                                           == 
                                                           (0xfe00707fU 
                                                            & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                           ? 6U
                                                           : 
                                                          ((0x6fU 
                                                            == 
                                                            (0x7fU 
                                                             & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                            ? 2U
                                                            : 
                                                           ((0x67U 
                                                             == 
                                                             (0x707fU 
                                                              & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                             ? 0xcU
                                                             : 0U))))))))))))));
    }
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__is_ret 
        = ((0x10U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                               >> 2U))) | (0x18U == 
                                           (0x1fU & 
                                            ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                             >> 2U))));
    vlSelf->riscv_soc__DOT__core__DOT__execute_io_csr_except_is_except 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_is_except) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready));
    vlSelf->riscv_soc__DOT__core__DOT__execute_io_fence_i 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_fence_i) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready));
    vlSelf->riscv_soc__DOT__core__DOT__execute_io_csr_except_is_time_irq 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_is_time_irq) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready));
    vlSelf->riscv_soc__DOT__core__DOT__execute_io_csr_except_is_soft_irq 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_is_soft_irq) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready));
    vlSelf->riscv_soc__DOT__core__DOT__execute_io_commit 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_commit) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready));
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__can_deq 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready) 
           & ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_tail))
               ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_3)
               : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT___GEN_2)));
    vlSelf->riscv_soc__DOT__core__DOT__execute_io_csr_valid 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_is_w) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready));
    vlSelf->riscv_soc__DOT__core__DOT__execute_io_wb_valid 
        = ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_sys_alu_w_valid) 
             | ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dest_is_w) 
                | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_dest_is_w))) 
            | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_w_rs_en)) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready));
    vlSelf->riscv_soc__DOT__core__DOT__execute_io_flush 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_valid_next_pc) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN_26 
        = ((0x1aU == (0x1fU & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                               >> 0xfU))) ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_26
            : ((0x19U == (0x1fU & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                   >> 0xfU))) ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_25
                : ((0x18U == (0x1fU & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                       >> 0xfU))) ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_24
                    : ((0x17U == (0x1fU & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                           >> 0xfU)))
                        ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_23
                        : ((0x16U == (0x1fU & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                               >> 0xfU)))
                            ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_22
                            : ((0x15U == (0x1fU & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                   >> 0xfU)))
                                ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_21
                                : ((0x14U == (0x1fU 
                                              & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                 >> 0xfU)))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_20
                                    : ((0x13U == (0x1fU 
                                                  & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                     >> 0xfU)))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_19
                                        : ((0x12U == 
                                            (0x1fU 
                                             & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                >> 0xfU)))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_18
                                            : ((0x11U 
                                                == 
                                                (0x1fU 
                                                 & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                    >> 0xfU)))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_17
                                                : (
                                                   (0x10U 
                                                    == 
                                                    (0x1fU 
                                                     & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                        >> 0xfU)))
                                                    ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_16
                                                    : 
                                                   ((0xfU 
                                                     == 
                                                     (0x1fU 
                                                      & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                         >> 0xfU)))
                                                     ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_15
                                                     : 
                                                    ((0xeU 
                                                      == 
                                                      (0x1fU 
                                                       & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                          >> 0xfU)))
                                                      ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_14
                                                      : riscv_soc__DOT__core__DOT__commit__DOT___GEN_13)))))))))))));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT___GEN_58 
        = ((0x1aU == (0x1fU & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                               >> 0x14U))) ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_26
            : ((0x19U == (0x1fU & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                   >> 0x14U))) ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_25
                : ((0x18U == (0x1fU & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                       >> 0x14U))) ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_24
                    : ((0x17U == (0x1fU & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                           >> 0x14U)))
                        ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_23
                        : ((0x16U == (0x1fU & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                               >> 0x14U)))
                            ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_22
                            : ((0x15U == (0x1fU & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                   >> 0x14U)))
                                ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_21
                                : ((0x14U == (0x1fU 
                                              & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                 >> 0x14U)))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_20
                                    : ((0x13U == (0x1fU 
                                                  & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                     >> 0x14U)))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_19
                                        : ((0x12U == 
                                            (0x1fU 
                                             & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                >> 0x14U)))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_18
                                            : ((0x11U 
                                                == 
                                                (0x1fU 
                                                 & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                    >> 0x14U)))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_17
                                                : (
                                                   (0x10U 
                                                    == 
                                                    (0x1fU 
                                                     & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                        >> 0x14U)))
                                                    ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_16
                                                    : 
                                                   ((0xfU 
                                                     == 
                                                     (0x1fU 
                                                      & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                         >> 0x14U)))
                                                     ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_15
                                                     : 
                                                    ((0xeU 
                                                      == 
                                                      (0x1fU 
                                                       & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                          >> 0x14U)))
                                                      ? vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_14
                                                      : riscv_soc__DOT__core__DOT__commit__DOT___GEN_45)))))))))))));
    if ((0x501bU == (0xfe00707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))) {
        riscv_soc__DOT__core__DOT__decode__DOT___T_180 = 2U;
        riscv_soc__DOT__core__DOT__decode__DOT___T_254 = 0x15U;
    } else {
        riscv_soc__DOT__core__DOT__decode__DOT___T_180 
            = ((0x503bU == (0xfe00707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                ? 2U : ((0x40000033U == (0xfe00707fU 
                                         & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                         ? 2U : ((0x4000003bU == (0xfe00707fU 
                                                  & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                  ? 2U : ((0x2023U 
                                           == (0x707fU 
                                               & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                           ? 5U : (
                                                   (0x6033U 
                                                    == 
                                                    (0xfe00707fU 
                                                     & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                    ? 2U
                                                    : 
                                                   ((0x6013U 
                                                     == 
                                                     (0x707fU 
                                                      & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                     ? 2U
                                                     : 
                                                    ((0x4033U 
                                                      == 
                                                      (0xfe00707fU 
                                                       & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                      ? 2U
                                                      : 
                                                     ((0x4013U 
                                                       == 
                                                       (0x707fU 
                                                        & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                       ? 2U
                                                       : 
                                                      ((0x2004033U 
                                                        == 
                                                        (0xfe00707fU 
                                                         & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                        ? 3U
                                                        : 
                                                       ((0x2005033U 
                                                         == 
                                                         (0xfe00707fU 
                                                          & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                         ? 3U
                                                         : 
                                                        ((0x200503bU 
                                                          == 
                                                          (0xfe00707fU 
                                                           & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                          ? 3U
                                                          : 
                                                         ((0x200403bU 
                                                           == 
                                                           (0xfe00707fU 
                                                            & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                           ? 3U
                                                           : 
                                                          ((0x2000033U 
                                                            == 
                                                            (0xfe00707fU 
                                                             & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                            ? 3U
                                                            : 
                                                           ((0x2001033U 
                                                             == 
                                                             (0xfe00707fU 
                                                              & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                             ? 3U
                                                             : (IData)(riscv_soc__DOT__core__DOT__decode__DOT___T_165)))))))))))))));
        riscv_soc__DOT__core__DOT__decode__DOT___T_254 
            = ((0x503bU == (0xfe00707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                ? 0x17U : ((0x40000033U == (0xfe00707fU 
                                            & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                            ? 0x22U : ((0x4000003bU 
                                        == (0xfe00707fU 
                                            & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                        ? 0x23U : (
                                                   (0x2023U 
                                                    == 
                                                    (0x707fU 
                                                     & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                    ? 0xaU
                                                    : 
                                                   ((0x6033U 
                                                     == 
                                                     (0xfe00707fU 
                                                      & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                     ? 0x1aU
                                                     : 
                                                    ((0x6013U 
                                                      == 
                                                      (0x707fU 
                                                       & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                      ? 0x18U
                                                      : 
                                                     ((0x4033U 
                                                       == 
                                                       (0xfe00707fU 
                                                        & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                       ? 0x12U
                                                       : 
                                                      ((0x4013U 
                                                        == 
                                                        (0x707fU 
                                                         & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                        ? 0x10U
                                                        : 
                                                       ((0x2004033U 
                                                         == 
                                                         (0xfe00707fU 
                                                          & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                         ? 0x12U
                                                         : 
                                                        ((0x2005033U 
                                                          == 
                                                          (0xfe00707fU 
                                                           & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                          ? 0x16U
                                                          : 
                                                         ((0x200503bU 
                                                           == 
                                                           (0xfe00707fU 
                                                            & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                           ? 0x17U
                                                           : 
                                                          ((0x200403bU 
                                                            == 
                                                            (0xfe00707fU 
                                                             & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                            ? 0x13U
                                                            : 
                                                           ((0x2000033U 
                                                             == 
                                                             (0xfe00707fU 
                                                              & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                             ? 2U
                                                             : 
                                                            ((0x2001033U 
                                                              == 
                                                              (0xfe00707fU 
                                                               & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                              ? 6U
                                                              : (IData)(riscv_soc__DOT__core__DOT__decode__DOT___T_239)))))))))))))));
    }
    riscv_soc__DOT__core__DOT__decode__DOT___T_482 
        = ((0x40005033U == (0xfe00707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
            ? 1U : ((0x40005013U == (0xfc00707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                     ? 1U : ((0x4000501bU == (0xfe00707fU 
                                              & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                              ? 1U : ((0x4000503bU 
                                       == (0xfe00707fU 
                                           & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                       ? 1U : ((0x5033U 
                                                == 
                                                (0xfe00707fU 
                                                 & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                ? 1U
                                                : (
                                                   (0x5013U 
                                                    == 
                                                    (0xfc00707fU 
                                                     & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                    ? 1U
                                                    : 
                                                   ((0x501bU 
                                                     == 
                                                     (0xfe00707fU 
                                                      & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                     ? 1U
                                                     : 
                                                    ((0x503bU 
                                                      == 
                                                      (0xfe00707fU 
                                                       & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                      ? 1U
                                                      : 
                                                     ((0x40000033U 
                                                       == 
                                                       (0xfe00707fU 
                                                        & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                       ? 1U
                                                       : 
                                                      ((0x4000003bU 
                                                        == 
                                                        (0xfe00707fU 
                                                         & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                        ? 1U
                                                        : 
                                                       ((0x2023U 
                                                         == 
                                                         (0x707fU 
                                                          & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                         ? 1U
                                                         : 
                                                        ((0x6033U 
                                                          == 
                                                          (0xfe00707fU 
                                                           & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                          ? 1U
                                                          : 
                                                         ((0x6013U 
                                                           == 
                                                           (0x707fU 
                                                            & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                           ? 1U
                                                           : 
                                                          ((0x4033U 
                                                            == 
                                                            (0xfe00707fU 
                                                             & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                            ? 1U
                                                            : 
                                                           ((0x4013U 
                                                             == 
                                                             (0x707fU 
                                                              & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                             ? 1U
                                                             : (IData)(riscv_soc__DOT__core__DOT__decode__DOT___T_467))))))))))))))));
    riscv_soc__DOT__core__DOT__decode__DOT___T_558 
        = ((0x3013U == (0x707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
            ? 0U : ((0x3033U == (0xfe00707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                     ? 1U : ((0x40005033U == (0xfe00707fU 
                                              & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                              ? 1U : ((0x40005013U 
                                       == (0xfc00707fU 
                                           & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                       ? 0U : ((0x4000501bU 
                                                == 
                                                (0xfe00707fU 
                                                 & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                ? 0U
                                                : (
                                                   (0x4000503bU 
                                                    == 
                                                    (0xfe00707fU 
                                                     & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                    ? 1U
                                                    : 
                                                   ((0x5033U 
                                                     == 
                                                     (0xfe00707fU 
                                                      & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                     ? 1U
                                                     : 
                                                    ((0x5013U 
                                                      == 
                                                      (0xfc00707fU 
                                                       & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                      ? 0U
                                                      : 
                                                     ((0x501bU 
                                                       == 
                                                       (0xfe00707fU 
                                                        & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                       ? 0U
                                                       : 
                                                      ((0x503bU 
                                                        == 
                                                        (0xfe00707fU 
                                                         & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                        ? 1U
                                                        : 
                                                       ((0x40000033U 
                                                         == 
                                                         (0xfe00707fU 
                                                          & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                         ? 1U
                                                         : 
                                                        ((0x4000003bU 
                                                          == 
                                                          (0xfe00707fU 
                                                           & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                          ? 1U
                                                          : 
                                                         ((0x2023U 
                                                           == 
                                                           (0x707fU 
                                                            & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                           ? 1U
                                                           : 
                                                          ((0x6033U 
                                                            == 
                                                            (0xfe00707fU 
                                                             & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                            ? 1U
                                                            : 
                                                           ((0x6013U 
                                                             == 
                                                             (0x707fU 
                                                              & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                             ? 0U
                                                             : (IData)(riscv_soc__DOT__core__DOT__decode__DOT___T_543))))))))))))))));
    if ((0x40005033U == (0xfe00707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))) {
        riscv_soc__DOT__core__DOT__decode__DOT___T_408 = 1U;
        riscv_soc__DOT__core__DOT__decode__DOT___T_334 = 6U;
    } else {
        riscv_soc__DOT__core__DOT__decode__DOT___T_408 
            = ((0x40005013U == (0xfc00707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                ? 1U : ((0x4000501bU == (0xfe00707fU 
                                         & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                         ? 1U : ((0x4000503bU == (0xfe00707fU 
                                                  & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                  ? 1U : ((0x5033U 
                                           == (0xfe00707fU 
                                               & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                           ? 1U : (
                                                   (0x5013U 
                                                    == 
                                                    (0xfc00707fU 
                                                     & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                    ? 1U
                                                    : 
                                                   ((0x501bU 
                                                     == 
                                                     (0xfe00707fU 
                                                      & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                     ? 1U
                                                     : 
                                                    ((0x503bU 
                                                      == 
                                                      (0xfe00707fU 
                                                       & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                      ? 1U
                                                      : 
                                                     ((0x40000033U 
                                                       == 
                                                       (0xfe00707fU 
                                                        & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                       ? 1U
                                                       : 
                                                      ((0x4000003bU 
                                                        == 
                                                        (0xfe00707fU 
                                                         & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                        ? 1U
                                                        : 
                                                       ((0x2023U 
                                                         == 
                                                         (0x707fU 
                                                          & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                         ? 0U
                                                         : 
                                                        ((0x6033U 
                                                          == 
                                                          (0xfe00707fU 
                                                           & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                          ? 1U
                                                          : 
                                                         ((0x6013U 
                                                           == 
                                                           (0x707fU 
                                                            & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                           ? 1U
                                                           : 
                                                          ((0x4033U 
                                                            == 
                                                            (0xfe00707fU 
                                                             & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                            ? 1U
                                                            : 
                                                           ((0x4013U 
                                                             == 
                                                             (0x707fU 
                                                              & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                             ? 1U
                                                             : (IData)(riscv_soc__DOT__core__DOT__decode__DOT___T_393)))))))))))))));
        riscv_soc__DOT__core__DOT__decode__DOT___T_334 
            = ((0x40005013U == (0xfc00707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                ? 4U : ((0x4000501bU == (0xfe00707fU 
                                         & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                         ? 4U : ((0x4000503bU == (0xfe00707fU 
                                                  & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                  ? 6U : ((0x5033U 
                                           == (0xfe00707fU 
                                               & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                           ? 6U : (
                                                   (0x5013U 
                                                    == 
                                                    (0xfc00707fU 
                                                     & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                    ? 4U
                                                    : 
                                                   ((0x501bU 
                                                     == 
                                                     (0xfe00707fU 
                                                      & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                     ? 4U
                                                     : 
                                                    ((0x503bU 
                                                      == 
                                                      (0xfe00707fU 
                                                       & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                      ? 6U
                                                      : 
                                                     ((0x40000033U 
                                                       == 
                                                       (0xfe00707fU 
                                                        & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                       ? 6U
                                                       : 
                                                      ((0x4000003bU 
                                                        == 
                                                        (0xfe00707fU 
                                                         & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                        ? 6U
                                                        : 
                                                       ((0x2023U 
                                                         == 
                                                         (0x707fU 
                                                          & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                         ? 3U
                                                         : 
                                                        ((0x6033U 
                                                          == 
                                                          (0xfe00707fU 
                                                           & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                          ? 6U
                                                          : 
                                                         ((0x6013U 
                                                           == 
                                                           (0x707fU 
                                                            & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                           ? 0xcU
                                                           : 
                                                          ((0x4033U 
                                                            == 
                                                            (0xfe00707fU 
                                                             & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                            ? 6U
                                                            : 
                                                           ((0x4013U 
                                                             == 
                                                             (0x707fU 
                                                              & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                             ? 0xcU
                                                             : (IData)(riscv_soc__DOT__core__DOT__decode__DOT___T_319)))))))))))))));
    }
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__irq 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute_io_csr_except_is_time_irq) 
           | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute_io_csr_except_is_soft_irq));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT___reg_minstret_T_3 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute_io_commit)
            ? (1ULL + vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_minstret)
            : vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_minstret);
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT___GEN_25 
        = ((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_head)) 
           | ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__can_deq)
               ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT___GEN_4)
               : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_0)));
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT___GEN_26 
        = ((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_head)) 
           | ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__can_deq)
               ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT___GEN_5)
               : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_1)));
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT___GEN_27 
        = ((2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_head)) 
           | ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__can_deq)
               ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT___GEN_6)
               : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_2)));
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT___GEN_28 
        = ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_head)) 
           | ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__can_deq)
               ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT___GEN_7)
               : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_3)));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg_io_r_csr_mepc 
        = (((0x341U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr)) 
            & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute_io_csr_valid))
            ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data
            : vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mepc);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu_io_csr_data 
        = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute_io_csr_valid) 
            & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr) 
               == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_csr_addr)))
            ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data
            : vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_csr_data);
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg_io_r_csr_mstatus 
        = (((0x300U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr)) 
            & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute_io_csr_valid))
            ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data
            : vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mstatus);
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg_io_r_csr_mie 
        = (((0x304U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr)) 
            & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute_io_csr_valid))
            ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data
            : vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mie);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__op_data 
        = ((0x10U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
            ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__imm
            : (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute_io_wb_valid) 
                & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr) 
                   == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_rs1_addr)))
                ? vlSelf->riscv_soc__DOT__core__DOT__execute_io_wb_dest_data
                : vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_rs1_data));
    if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute_io_wb_valid) 
         & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr) 
            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_rs2_addr)))) {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu_io_rs2_data 
            = vlSelf->riscv_soc__DOT__core__DOT__execute_io_wb_dest_data;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_op_data2 
            = vlSelf->riscv_soc__DOT__core__DOT__execute_io_wb_dest_data;
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu_io_rs2_data 
            = vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_rs2_data;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_op_data2 
            = vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_rs2_data;
    }
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_op_data1 
        = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute_io_wb_valid) 
            & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr) 
               == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_rs1_addr)))
            ? vlSelf->riscv_soc__DOT__core__DOT__execute_io_wb_dest_data
            : vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_rs1_data);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_addr 
        = ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute_io_wb_valid) 
             & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr) 
                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_rs1_addr)))
             ? vlSelf->riscv_soc__DOT__core__DOT__execute_io_wb_dest_data
             : vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_rs1_data) 
           + (((QData)((IData)(((vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_imm 
                                 >> 0x1fU) ? 0xffffffffU
                                 : 0U))) << 0x20U) 
              | (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_imm))));
    vlSelf->riscv_soc__DOT__core__DOT__fetch_io_out_flush 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_flush) 
           | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute_io_flush));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__in_data_valid 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_valid) 
           & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute_io_flush)));
    if ((0x1023U == (0x707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))) {
        riscv_soc__DOT__core__DOT__decode__DOT___T_195 = 5U;
        riscv_soc__DOT__core__DOT__decode__DOT___T_269 = 6U;
    } else {
        riscv_soc__DOT__core__DOT__decode__DOT___T_195 
            = ((0x1033U == (0xfe00707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                ? 2U : ((0x1013U == (0xfc00707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                         ? 2U : ((0x101bU == (0xfe00707fU 
                                              & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                  ? 2U : ((0x103bU 
                                           == (0xfe00707fU 
                                               & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                           ? 2U : (
                                                   (0x2033U 
                                                    == 
                                                    (0xfe00707fU 
                                                     & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                    ? 2U
                                                    : 
                                                   ((0x2013U 
                                                     == 
                                                     (0x707fU 
                                                      & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                     ? 2U
                                                     : 
                                                    ((0x3013U 
                                                      == 
                                                      (0x707fU 
                                                       & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                      ? 2U
                                                      : 
                                                     ((0x3033U 
                                                       == 
                                                       (0xfe00707fU 
                                                        & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                       ? 2U
                                                       : 
                                                      ((0x40005033U 
                                                        == 
                                                        (0xfe00707fU 
                                                         & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                        ? 2U
                                                        : 
                                                       ((0x40005013U 
                                                         == 
                                                         (0xfc00707fU 
                                                          & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                         ? 2U
                                                         : 
                                                        ((0x4000501bU 
                                                          == 
                                                          (0xfe00707fU 
                                                           & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                          ? 2U
                                                          : 
                                                         ((0x4000503bU 
                                                           == 
                                                           (0xfe00707fU 
                                                            & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                           ? 2U
                                                           : 
                                                          ((0x5033U 
                                                            == 
                                                            (0xfe00707fU 
                                                             & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                            ? 2U
                                                            : 
                                                           ((0x5013U 
                                                             == 
                                                             (0xfc00707fU 
                                                              & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                             ? 2U
                                                             : (IData)(riscv_soc__DOT__core__DOT__decode__DOT___T_180)))))))))))))));
        riscv_soc__DOT__core__DOT__decode__DOT___T_269 
            = ((0x1033U == (0xfe00707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                ? 6U : ((0x1013U == (0xfc00707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                         ? 4U : ((0x101bU == (0xfe00707fU 
                                              & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                  ? 5U : ((0x103bU 
                                           == (0xfe00707fU 
                                               & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                           ? 7U : (
                                                   (0x2033U 
                                                    == 
                                                    (0xfe00707fU 
                                                     & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                    ? 0x2aU
                                                    : 
                                                   ((0x2013U 
                                                     == 
                                                     (0x707fU 
                                                      & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                     ? 0x28U
                                                     : 
                                                    ((0x3013U 
                                                      == 
                                                      (0x707fU 
                                                       & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                      ? 0x2cU
                                                      : 
                                                     ((0x3033U 
                                                       == 
                                                       (0xfe00707fU 
                                                        & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                       ? 0x2eU
                                                       : 
                                                      ((0x40005033U 
                                                        == 
                                                        (0xfe00707fU 
                                                         & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                        ? 0x36U
                                                        : 
                                                       ((0x40005013U 
                                                         == 
                                                         (0xfc00707fU 
                                                          & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                         ? 0x34U
                                                         : 
                                                        ((0x4000501bU 
                                                          == 
                                                          (0xfe00707fU 
                                                           & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                          ? 0x35U
                                                          : 
                                                         ((0x4000503bU 
                                                           == 
                                                           (0xfe00707fU 
                                                            & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                           ? 0x37U
                                                           : 
                                                          ((0x5033U 
                                                            == 
                                                            (0xfe00707fU 
                                                             & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                            ? 0x16U
                                                            : 
                                                           ((0x5013U 
                                                             == 
                                                             (0xfc00707fU 
                                                              & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                             ? 0x14U
                                                             : (IData)(riscv_soc__DOT__core__DOT__decode__DOT___T_254)))))))))))))));
    }
    riscv_soc__DOT__core__DOT__decode__DOT___T_497 
        = ((0x5003U == (0x707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
            ? 1U : ((0x37U == (0x7fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                     ? 0U : ((0x2003U == (0x707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                              ? 1U : ((0x6003U == (0x707fU 
                                                   & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                       ? 1U : ((0x3023U 
                                                == 
                                                (0x707fU 
                                                 & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                ? 1U
                                                : (
                                                   (0x23U 
                                                    == 
                                                    (0x707fU 
                                                     & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                    ? 1U
                                                    : 
                                                   ((0x1023U 
                                                     == 
                                                     (0x707fU 
                                                      & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                     ? 1U
                                                     : 
                                                    ((0x1033U 
                                                      == 
                                                      (0xfe00707fU 
                                                       & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                      ? 1U
                                                      : 
                                                     ((0x1013U 
                                                       == 
                                                       (0xfc00707fU 
                                                        & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                       ? 1U
                                                       : 
                                                      ((0x101bU 
                                                        == 
                                                        (0xfe00707fU 
                                                         & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                        ? 1U
                                                        : 
                                                       ((0x103bU 
                                                         == 
                                                         (0xfe00707fU 
                                                          & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                         ? 1U
                                                         : 
                                                        ((0x2033U 
                                                          == 
                                                          (0xfe00707fU 
                                                           & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                          ? 1U
                                                          : 
                                                         ((0x2013U 
                                                           == 
                                                           (0x707fU 
                                                            & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                           ? 1U
                                                           : 
                                                          ((0x3013U 
                                                            == 
                                                            (0x707fU 
                                                             & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                            ? 1U
                                                            : 
                                                           ((0x3033U 
                                                             == 
                                                             (0xfe00707fU 
                                                              & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                             ? 1U
                                                             : (IData)(riscv_soc__DOT__core__DOT__decode__DOT___T_482))))))))))))))));
    riscv_soc__DOT__core__DOT__decode__DOT___T_573 
        = ((0x4003U == (0x707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
            ? 0U : ((0x1003U == (0x707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                     ? 0U : ((0x5003U == (0x707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                              ? 0U : ((0x37U == (0x7fU 
                                                 & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                       ? 0U : ((0x2003U 
                                                == 
                                                (0x707fU 
                                                 & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                ? 0U
                                                : (
                                                   (0x6003U 
                                                    == 
                                                    (0x707fU 
                                                     & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                    ? 0U
                                                    : 
                                                   ((0x3023U 
                                                     == 
                                                     (0x707fU 
                                                      & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                     ? 1U
                                                     : 
                                                    ((0x23U 
                                                      == 
                                                      (0x707fU 
                                                       & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                      ? 1U
                                                      : 
                                                     ((0x1023U 
                                                       == 
                                                       (0x707fU 
                                                        & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                       ? 1U
                                                       : 
                                                      ((0x1033U 
                                                        == 
                                                        (0xfe00707fU 
                                                         & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                        ? 1U
                                                        : 
                                                       ((0x1013U 
                                                         == 
                                                         (0xfc00707fU 
                                                          & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                         ? 0U
                                                         : 
                                                        ((0x101bU 
                                                          == 
                                                          (0xfe00707fU 
                                                           & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                          ? 0U
                                                          : 
                                                         ((0x103bU 
                                                           == 
                                                           (0xfe00707fU 
                                                            & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                           ? 1U
                                                           : 
                                                          ((0x2033U 
                                                            == 
                                                            (0xfe00707fU 
                                                             & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                            ? 1U
                                                            : 
                                                           ((0x2013U 
                                                             == 
                                                             (0x707fU 
                                                              & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                             ? 0U
                                                             : (IData)(riscv_soc__DOT__core__DOT__decode__DOT___T_558))))))))))))))));
    if ((0x5003U == (0x707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))) {
        riscv_soc__DOT__core__DOT__decode__DOT___T_423 = 1U;
        riscv_soc__DOT__core__DOT__decode__DOT___T_349 = 0xcU;
    } else {
        riscv_soc__DOT__core__DOT__decode__DOT___T_423 
            = ((0x37U == (0x7fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                ? 1U : ((0x2003U == (0x707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                         ? 1U : ((0x6003U == (0x707fU 
                                              & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                  ? 1U : ((0x3023U 
                                           == (0x707fU 
                                               & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                           ? 0U : (
                                                   (0x23U 
                                                    == 
                                                    (0x707fU 
                                                     & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                    ? 0U
                                                    : 
                                                   ((0x1023U 
                                                     == 
                                                     (0x707fU 
                                                      & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                     ? 0U
                                                     : 
                                                    ((0x1033U 
                                                      == 
                                                      (0xfe00707fU 
                                                       & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                      ? 1U
                                                      : 
                                                     ((0x1013U 
                                                       == 
                                                       (0xfc00707fU 
                                                        & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                       ? 1U
                                                       : 
                                                      ((0x101bU 
                                                        == 
                                                        (0xfe00707fU 
                                                         & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                        ? 1U
                                                        : 
                                                       ((0x103bU 
                                                         == 
                                                         (0xfe00707fU 
                                                          & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                         ? 1U
                                                         : 
                                                        ((0x2033U 
                                                          == 
                                                          (0xfe00707fU 
                                                           & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                          ? 1U
                                                          : 
                                                         ((0x2013U 
                                                           == 
                                                           (0x707fU 
                                                            & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                           ? 1U
                                                           : 
                                                          ((0x3013U 
                                                            == 
                                                            (0x707fU 
                                                             & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                            ? 1U
                                                            : 
                                                           ((0x3033U 
                                                             == 
                                                             (0xfe00707fU 
                                                              & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                             ? 1U
                                                             : (IData)(riscv_soc__DOT__core__DOT__decode__DOT___T_408)))))))))))))));
        riscv_soc__DOT__core__DOT__decode__DOT___T_349 
            = ((0x37U == (0x7fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                ? 1U : ((0x2003U == (0x707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                         ? 0xcU : ((0x6003U == (0x707fU 
                                                & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                    ? 0xcU : ((0x3023U 
                                               == (0x707fU 
                                                   & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                               ? 3U
                                               : ((0x23U 
                                                   == 
                                                   (0x707fU 
                                                    & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                   ? 3U
                                                   : 
                                                  ((0x1023U 
                                                    == 
                                                    (0x707fU 
                                                     & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                    ? 3U
                                                    : 
                                                   ((0x1033U 
                                                     == 
                                                     (0xfe00707fU 
                                                      & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                     ? 6U
                                                     : 
                                                    ((0x1013U 
                                                      == 
                                                      (0xfc00707fU 
                                                       & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                      ? 4U
                                                      : 
                                                     ((0x101bU 
                                                       == 
                                                       (0xfe00707fU 
                                                        & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                       ? 4U
                                                       : 
                                                      ((0x103bU 
                                                        == 
                                                        (0xfe00707fU 
                                                         & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                        ? 6U
                                                        : 
                                                       ((0x2033U 
                                                         == 
                                                         (0xfe00707fU 
                                                          & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                         ? 6U
                                                         : 
                                                        ((0x2013U 
                                                          == 
                                                          (0x707fU 
                                                           & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                          ? 0xcU
                                                          : 
                                                         ((0x3013U 
                                                           == 
                                                           (0x707fU 
                                                            & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                           ? 0xcU
                                                           : 
                                                          ((0x3033U 
                                                            == 
                                                            (0xfe00707fU 
                                                             & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                            ? 6U
                                                            : (IData)(riscv_soc__DOT__core__DOT__decode__DOT___T_334)))))))))))))));
    }
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__soft_irq 
        = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_msip) 
            & (IData)((vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg_io_r_csr_mstatus 
                       >> 3U))) & (IData)((vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg_io_r_csr_mie 
                                           >> 3U)));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__time_irq 
        = (((vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtimecmp 
             <= vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtime) 
            & (IData)((vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg_io_r_csr_mstatus 
                       >> 3U))) & (IData)((vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg_io_r_csr_mie 
                                           >> 7U)));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__or_result 
        = (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu_io_csr_data 
           | vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__op_data);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__and_result 
        = ((~ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__op_data) 
           & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu_io_csr_data);
    VL_EXTEND_WQ(65,64, __Vtemp639, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu_io_rs2_data);
    if ((4U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))) {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__mul_data2[0U] 
            = (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu_io_rs2_data);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__mul_data2[1U] 
            = (IData)(((1U & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu_io_rs2_data 
                                      >> 0x1fU))) ? 0x1ffffffffULL
                        : 0ULL));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__mul_data2[2U] 
            = (IData)((((1U & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu_io_rs2_data 
                                       >> 0x1fU))) ? 0x1ffffffffULL
                         : 0ULL) >> 0x20U));
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__mul_data2[0U] 
            = ((1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu_io_rs2_data)
                : __Vtemp639[0U]);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__mul_data2[1U] 
            = ((1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                ? (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu_io_rs2_data 
                           >> 0x20U)) : __Vtemp639[1U]);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__mul_data2[2U] 
            = ((1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                ? (1U & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu_io_rs2_data 
                                 >> 0x3fU))) : __Vtemp639[2U]);
    }
    VL_EXTEND_WI(65,32, __Vtemp644, (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu_io_rs2_data));
    if ((4U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))) {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___divisor_T_8[0U] 
            = __Vtemp644[0U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___divisor_T_8[1U] 
            = __Vtemp644[1U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___divisor_T_8[2U] 
            = __Vtemp644[2U];
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___divisor_T_8[0U] 
            = (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu_io_rs2_data);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___divisor_T_8[1U] 
            = (IData)(((1U & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu_io_rs2_data 
                                      >> 0x1fU))) ? 0x1ffffffffULL
                        : 0ULL));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___divisor_T_8[2U] 
            = (IData)((((1U & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu_io_rs2_data 
                                       >> 0x1fU))) ? 0x1ffffffffULL
                         : 0ULL) >> 0x20U));
    }
    VL_EXTEND_WQ(65,64, __Vtemp648, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu_io_rs2_data);
    if ((4U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))) {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___divisor_T_14[0U] 
            = __Vtemp648[0U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___divisor_T_14[1U] 
            = __Vtemp648[1U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___divisor_T_14[2U] 
            = __Vtemp648[2U];
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___divisor_T_14[0U] 
            = (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu_io_rs2_data);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___divisor_T_14[1U] 
            = (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu_io_rs2_data 
                       >> 0x20U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___divisor_T_14[2U] 
            = (1U & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu_io_rs2_data 
                             >> 0x3fU)));
    }
    if ((1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))) {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__op_data2 
            = (((QData)((IData)(((1U & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_op_data2 
                                                >> 0x1fU)))
                                  ? 0xffffffffU : 0U))) 
                << 0x20U) | (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_op_data2)));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__rem[0U] 
            = ((4U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                ? 0U : ((1U & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_op_data1 
                                       >> 0x1fU))) ? 0xffffffffU
                         : 0U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__rem[1U] 
            = ((4U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                ? 0U : ((1U & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_op_data1 
                                       >> 0x1fU))) ? 0xffffffffU
                         : 0U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__rem[2U] 
            = ((4U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                ? 0U : ((1U & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_op_data1 
                                       >> 0x1fU))) ? 1U
                         : 0U));
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__op_data2 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_op_data2;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__rem[0U] 
            = ((4U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                ? 0U : ((1U & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_op_data1 
                                       >> 0x3fU))) ? 0xffffffffU
                         : 0U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__rem[1U] 
            = ((4U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                ? 0U : ((1U & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_op_data1 
                                       >> 0x3fU))) ? 0xffffffffU
                         : 0U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__rem[2U] 
            = ((4U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                ? 0U : ((1U & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_op_data1 
                                       >> 0x3fU))) ? 1U
                         : 0U));
    }
    VL_EXTEND_WI(65,32, __Vtemp668, (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_op_data1));
    VL_EXTEND_WQ(65,64, __Vtemp672, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_op_data1);
    if ((1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))) {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__dividend[0U] 
            = ((4U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                ? __Vtemp668[0U] : (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_op_data1));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__dividend[1U] 
            = ((4U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                ? __Vtemp668[1U] : (IData)(((1U & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_op_data1 
                                                           >> 0x1fU)))
                                             ? 0x1ffffffffULL
                                             : 0ULL)));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__dividend[2U] 
            = ((4U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                ? __Vtemp668[2U] : (IData)((((1U & (IData)(
                                                           (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_op_data1 
                                                            >> 0x1fU)))
                                              ? 0x1ffffffffULL
                                              : 0ULL) 
                                            >> 0x20U)));
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__dividend[0U] 
            = ((4U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                ? __Vtemp672[0U] : (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_op_data1));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__dividend[1U] 
            = ((4U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                ? __Vtemp672[1U] : (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_op_data1 
                                            >> 0x20U)));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__dividend[2U] 
            = ((4U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                ? __Vtemp672[2U] : (1U & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_op_data1 
                                                  >> 0x3fU))));
    }
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1 
        = (((2U == (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                          >> 2U))) ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_op_data1
             : vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_pc) 
           + vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__op_imm);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___op_data1_T_4 
        = (((QData)((IData)(((1U & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_op_data1 
                                            >> 0x1fU)))
                              ? 0xffffffffU : 0U))) 
            << 0x20U) | (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_op_data1)));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_wstrb 
        = ((0xaU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
            ? (QData)((IData)((0x7ffU & ((IData)(0xfU) 
                                         << (7U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_addr))))))
            : ((6U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                ? (QData)((IData)((0x1ffU & ((IData)(3U) 
                                             << (7U 
                                                 & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_addr))))))
                : ((0xeU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                    ? (QData)((IData)((0x7fffU & ((IData)(0xffU) 
                                                  << 
                                                  (7U 
                                                   & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_addr))))))
                    : ((2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                        ? (QData)((IData)((0xffU & 
                                           ((IData)(1U) 
                                            << (7U 
                                                & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_addr))))))
                        : 0ULL))));
    VL_EXTEND_WQ(127,64, __Vtemp679, (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute_io_wb_valid) 
                                       & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr) 
                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_rs2_addr)))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__execute_io_wb_dest_data
                                       : vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_rs2_data));
    VL_SHIFTL_WWI(127,127,6, __Vtemp680, __Vtemp679, 
                  (0x38U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_addr) 
                            << 3U)));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_w_data[0U] 
        = __Vtemp680[0U];
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_w_data[1U] 
        = __Vtemp680[1U];
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_w_data[2U] 
        = __Vtemp680[2U];
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_w_data[3U] 
        = (0x7fffffffU & __Vtemp680[3U]);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__valid 
        = ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__reg_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram_r_ready)) 
            & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch_io_out_flush))) 
           & (3U > (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_ibuf_size)));
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_w_sram 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_write) 
           & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch_io_out_flush)));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu_io_valid 
        = ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__valid) 
             >> 3U) & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__in_data_valid)) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_valid 
        = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__valid) 
            & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__in_data_valid)) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu_io_valid 
        = ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__valid) 
             >> 2U) & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__in_data_valid)) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu_io_valid 
        = (((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__valid) 
              >> 1U) & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__in_data_valid)) 
            & (6U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_opType))) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready));
    if ((0x7073U == (0x707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))) {
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT___T_210 = 4U;
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT___T_284 = 0x1eU;
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT___T_210 
            = ((0x2073U == (0x707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                ? 4U : ((0x6073U == (0x707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                         ? 4U : ((0x1073U == (0x707fU 
                                              & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                  ? 4U : ((0x5073U 
                                           == (0x707fU 
                                               & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                           ? 4U : (
                                                   (0x3003U 
                                                    == 
                                                    (0x707fU 
                                                     & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                    ? 5U
                                                    : 
                                                   ((3U 
                                                     == 
                                                     (0x707fU 
                                                      & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                     ? 5U
                                                     : 
                                                    ((0x4003U 
                                                      == 
                                                      (0x707fU 
                                                       & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                      ? 5U
                                                      : 
                                                     ((0x1003U 
                                                       == 
                                                       (0x707fU 
                                                        & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                       ? 5U
                                                       : 
                                                      ((0x5003U 
                                                        == 
                                                        (0x707fU 
                                                         & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                        ? 5U
                                                        : 
                                                       ((0x37U 
                                                         == 
                                                         (0x7fU 
                                                          & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                         ? 2U
                                                         : 
                                                        ((0x2003U 
                                                          == 
                                                          (0x707fU 
                                                           & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                          ? 5U
                                                          : 
                                                         ((0x6003U 
                                                           == 
                                                           (0x707fU 
                                                            & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                           ? 5U
                                                           : 
                                                          ((0x3023U 
                                                            == 
                                                            (0x707fU 
                                                             & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                            ? 5U
                                                            : 
                                                           ((0x23U 
                                                             == 
                                                             (0x707fU 
                                                              & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                             ? 5U
                                                             : (IData)(riscv_soc__DOT__core__DOT__decode__DOT___T_195)))))))))))))));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT___T_284 
            = ((0x2073U == (0x707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                ? 0xaU : ((0x6073U == (0x707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                           ? 0x1aU : ((0x1073U == (0x707fU 
                                                   & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                       ? 6U : ((0x5073U 
                                                == 
                                                (0x707fU 
                                                 & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                ? 0x16U
                                                : (
                                                   (0x3003U 
                                                    == 
                                                    (0x707fU 
                                                     & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                    ? 0xcU
                                                    : 
                                                   ((3U 
                                                     == 
                                                     (0x707fU 
                                                      & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                     ? 0U
                                                     : 
                                                    ((0x4003U 
                                                      == 
                                                      (0x707fU 
                                                       & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                      ? 0x10U
                                                      : 
                                                     ((0x1003U 
                                                       == 
                                                       (0x707fU 
                                                        & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                       ? 4U
                                                       : 
                                                      ((0x5003U 
                                                        == 
                                                        (0x707fU 
                                                         & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                        ? 0x14U
                                                        : 
                                                       ((0x37U 
                                                         == 
                                                         (0x7fU 
                                                          & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                         ? 0x40U
                                                         : 
                                                        ((0x2003U 
                                                          == 
                                                          (0x707fU 
                                                           & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                          ? 8U
                                                          : 
                                                         ((0x6003U 
                                                           == 
                                                           (0x707fU 
                                                            & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                           ? 0x18U
                                                           : 
                                                          ((0x3023U 
                                                            == 
                                                            (0x707fU 
                                                             & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                            ? 0xeU
                                                            : 
                                                           ((0x23U 
                                                             == 
                                                             (0x707fU 
                                                              & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                             ? 2U
                                                             : (IData)(riscv_soc__DOT__core__DOT__decode__DOT___T_269)))))))))))))));
    }
    riscv_soc__DOT__core__DOT__decode__DOT___T_512 
        = ((0x5063U == (0x707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
            ? 1U : ((0x7063U == (0x707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                     ? 1U : ((0x4063U == (0x707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                              ? 1U : ((0x6063U == (0x707fU 
                                                   & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                       ? 1U : ((0x1063U 
                                                == 
                                                (0x707fU 
                                                 & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                ? 1U
                                                : (
                                                   (0x3073U 
                                                    == 
                                                    (0x707fU 
                                                     & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                    ? 1U
                                                    : 
                                                   ((0x7073U 
                                                     == 
                                                     (0x707fU 
                                                      & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                     ? 0U
                                                     : 
                                                    ((0x2073U 
                                                      == 
                                                      (0x707fU 
                                                       & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                      ? 1U
                                                      : 
                                                     ((0x6073U 
                                                       == 
                                                       (0x707fU 
                                                        & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                       ? 0U
                                                       : 
                                                      ((0x1073U 
                                                        == 
                                                        (0x707fU 
                                                         & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                        ? 1U
                                                        : 
                                                       ((0x5073U 
                                                         == 
                                                         (0x707fU 
                                                          & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                         ? 0U
                                                         : 
                                                        ((0x3003U 
                                                          == 
                                                          (0x707fU 
                                                           & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                          ? 1U
                                                          : 
                                                         ((3U 
                                                           == 
                                                           (0x707fU 
                                                            & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                           ? 1U
                                                           : 
                                                          ((0x4003U 
                                                            == 
                                                            (0x707fU 
                                                             & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                            ? 1U
                                                            : 
                                                           ((0x1003U 
                                                             == 
                                                             (0x707fU 
                                                              & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                             ? 1U
                                                             : (IData)(riscv_soc__DOT__core__DOT__decode__DOT___T_497))))))))))))))));
    riscv_soc__DOT__core__DOT__decode__DOT___T_588 
        = ((0x17U == (0x7fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
            ? 0U : ((0x63U == (0x707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                     ? 1U : ((0x5063U == (0x707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                              ? 1U : ((0x7063U == (0x707fU 
                                                   & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                       ? 1U : ((0x4063U 
                                                == 
                                                (0x707fU 
                                                 & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                ? 1U
                                                : (
                                                   (0x6063U 
                                                    == 
                                                    (0x707fU 
                                                     & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                    ? 1U
                                                    : 
                                                   ((0x1063U 
                                                     == 
                                                     (0x707fU 
                                                      & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                     ? 1U
                                                     : 
                                                    ((0x3073U 
                                                      == 
                                                      (0x707fU 
                                                       & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                      ? 0U
                                                      : 
                                                     ((0x7073U 
                                                       == 
                                                       (0x707fU 
                                                        & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                       ? 0U
                                                       : 
                                                      ((0x2073U 
                                                        == 
                                                        (0x707fU 
                                                         & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                        ? 0U
                                                        : 
                                                       ((0x6073U 
                                                         == 
                                                         (0x707fU 
                                                          & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                         ? 0U
                                                         : 
                                                        ((0x1073U 
                                                          == 
                                                          (0x707fU 
                                                           & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                          ? 0U
                                                          : 
                                                         ((0x5073U 
                                                           == 
                                                           (0x707fU 
                                                            & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                           ? 0U
                                                           : 
                                                          ((0x3003U 
                                                            == 
                                                            (0x707fU 
                                                             & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                            ? 0U
                                                            : 
                                                           ((3U 
                                                             == 
                                                             (0x707fU 
                                                              & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                             ? 0U
                                                             : (IData)(riscv_soc__DOT__core__DOT__decode__DOT___T_573))))))))))))))));
    if ((0x5063U == (0x707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))) {
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT___T_438 = 0U;
        riscv_soc__DOT__core__DOT__decode__DOT___T_364 = 7U;
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT___T_438 
            = ((0x7063U == (0x707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                ? 0U : ((0x4063U == (0x707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                         ? 0U : ((0x6063U == (0x707fU 
                                              & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                  ? 0U : ((0x1063U 
                                           == (0x707fU 
                                               & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                           ? 0U : (
                                                   (0x3073U 
                                                    == 
                                                    (0x707fU 
                                                     & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                    ? 1U
                                                    : 
                                                   ((0x7073U 
                                                     == 
                                                     (0x707fU 
                                                      & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                     ? 1U
                                                     : 
                                                    ((0x2073U 
                                                      == 
                                                      (0x707fU 
                                                       & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                      ? 1U
                                                      : 
                                                     ((0x6073U 
                                                       == 
                                                       (0x707fU 
                                                        & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                       ? 1U
                                                       : 
                                                      ((0x1073U 
                                                        == 
                                                        (0x707fU 
                                                         & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                        ? 1U
                                                        : 
                                                       ((0x5073U 
                                                         == 
                                                         (0x707fU 
                                                          & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                         ? 1U
                                                         : 
                                                        ((0x3003U 
                                                          == 
                                                          (0x707fU 
                                                           & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                          ? 1U
                                                          : 
                                                         ((3U 
                                                           == 
                                                           (0x707fU 
                                                            & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                           ? 1U
                                                           : 
                                                          ((0x4003U 
                                                            == 
                                                            (0x707fU 
                                                             & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                            ? 1U
                                                            : 
                                                           ((0x1003U 
                                                             == 
                                                             (0x707fU 
                                                              & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                             ? 1U
                                                             : (IData)(riscv_soc__DOT__core__DOT__decode__DOT___T_423)))))))))))))));
        riscv_soc__DOT__core__DOT__decode__DOT___T_364 
            = ((0x7063U == (0x707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                ? 7U : ((0x4063U == (0x707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                         ? 7U : ((0x6063U == (0x707fU 
                                              & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                  ? 7U : ((0x1063U 
                                           == (0x707fU 
                                               & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                           ? 7U : (
                                                   (0x3073U 
                                                    == 
                                                    (0x707fU 
                                                     & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                    ? 5U
                                                    : 
                                                   ((0x7073U 
                                                     == 
                                                     (0x707fU 
                                                      & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                     ? 5U
                                                     : 
                                                    ((0x2073U 
                                                      == 
                                                      (0x707fU 
                                                       & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                      ? 5U
                                                      : 
                                                     ((0x6073U 
                                                       == 
                                                       (0x707fU 
                                                        & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                       ? 5U
                                                       : 
                                                      ((0x1073U 
                                                        == 
                                                        (0x707fU 
                                                         & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                        ? 5U
                                                        : 
                                                       ((0x5073U 
                                                         == 
                                                         (0x707fU 
                                                          & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                         ? 5U
                                                         : 
                                                        ((0x3003U 
                                                          == 
                                                          (0x707fU 
                                                           & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                          ? 0xcU
                                                          : 
                                                         ((3U 
                                                           == 
                                                           (0x707fU 
                                                            & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                           ? 0xcU
                                                           : 
                                                          ((0x4003U 
                                                            == 
                                                            (0x707fU 
                                                             & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                            ? 0xcU
                                                            : 
                                                           ((0x1003U 
                                                             == 
                                                             (0x707fU 
                                                              & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                             ? 0xcU
                                                             : (IData)(riscv_soc__DOT__core__DOT__decode__DOT___T_349)))))))))))))));
    }
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__irq 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__time_irq) 
           | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__soft_irq));
    if ((1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))) {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__divisor[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___divisor_T_8[0U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__divisor[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___divisor_T_8[1U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__divisor[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___divisor_T_8[2U];
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__divisor[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___divisor_T_14[0U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__divisor[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___divisor_T_14[1U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__divisor[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___divisor_T_14[2U];
    }
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__rs2_data 
        = ((2U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
            ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__op_data2
            : vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__op_imm);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__op_data1 
        = ((1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
            ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___op_data1_T_4
            : vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_op_data1);
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_5 
        = (1U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch_io_out_flush) 
                 | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage0__DOT__reg_valid) 
                     & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch_io_out_flush)))
                     ? (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_w_sram))
                     : (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram_r_ready))));
    if (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_w_sram) {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr 
            = (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr 
                                >> 4U)));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr 
            = (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr 
                                >> 4U)));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr 
            = (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr 
                                >> 4U)));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr 
            = (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr 
                                >> 4U)));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write 
            = ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_chosen_tag)) 
               & 1U);
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_chosen_tag) 
               & 1U);
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr 
            = (0x3fU & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_tag_valid_index));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr 
            = (0x3fU & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_tag_valid_index));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr 
            = (0x3fU & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_tag_valid_index));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr 
            = (0x3fU & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_tag_valid_index));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write = 0U;
    }
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu_io_is_except 
        = (((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                             >> 2U))) | (8U == (0x1fU 
                                                & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                   >> 2U)))) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu_io_valid));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu_io_valid_next_pc 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__is_ret) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu_io_valid));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__br_valid 
        = ((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_opType)) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_valid));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__is_pre 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_is_pre) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_valid));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul_io_valid 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu_io_valid) 
           & (~ ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                 >> 4U)));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div_io_valid 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu_io_valid) 
           & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
              >> 4U));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__w_mem_en 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu_io_valid) 
           & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
              >> 1U));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__chose_chancel 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu_io_valid) 
           & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ls_state)));
    if ((0x33U == (0xfe00707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))) {
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__rs1_is_reg = 1U;
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__rs2_is_reg = 1U;
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__instType = 6U;
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__rs1_is_reg 
            = ((0x13U == (0x707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                ? 1U : ((0x1bU == (0x707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                         ? 1U : ((0x3bU == (0xfe00707fU 
                                            & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                  ? 1U : ((0x7033U 
                                           == (0xfe00707fU 
                                               & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                           ? 1U : (
                                                   (0x7013U 
                                                    == 
                                                    (0x707fU 
                                                     & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                    ? 1U
                                                    : 
                                                   ((0x17U 
                                                     == 
                                                     (0x7fU 
                                                      & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                     ? 0U
                                                     : 
                                                    ((0x63U 
                                                      == 
                                                      (0x707fU 
                                                       & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                      ? 1U
                                                      : (IData)(riscv_soc__DOT__core__DOT__decode__DOT___T_512))))))));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__rs2_is_reg 
            = ((0x13U == (0x707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                ? 0U : ((0x1bU == (0x707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                         ? 0U : ((0x3bU == (0xfe00707fU 
                                            & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                  ? 1U : ((0x7033U 
                                           == (0xfe00707fU 
                                               & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                           ? 1U : (
                                                   (0x7013U 
                                                    == 
                                                    (0x707fU 
                                                     & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                    ? 0U
                                                    : (IData)(riscv_soc__DOT__core__DOT__decode__DOT___T_588))))));
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__instType 
            = ((0x13U == (0x707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                ? 0xcU : ((0x1bU == (0x707fU & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                           ? 0xcU : ((0x3bU == (0xfe00707fU 
                                                & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                      ? 6U : ((0x7033U 
                                               == (0xfe00707fU 
                                                   & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                               ? 6U
                                               : ((0x7013U 
                                                   == 
                                                   (0x707fU 
                                                    & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                   ? 0xcU
                                                   : 
                                                  ((0x17U 
                                                    == 
                                                    (0x7fU 
                                                     & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                    ? 1U
                                                    : 
                                                   ((0x63U 
                                                     == 
                                                     (0x707fU 
                                                      & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst))
                                                     ? 7U
                                                     : (IData)(riscv_soc__DOT__core__DOT__decode__DOT___T_364))))))));
    }
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__shift_rs2_data 
        = (0x3fU & ((1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                     ? (0x1fU & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__rs2_data))
                     : (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__rs2_data)));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__is_eq 
        = (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__op_data1 
           == vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__op_data2);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__rs1_data 
        = ((3U == (3U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                         >> 5U))) ? vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_pc
            : vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__op_data1);
    if ((0x10U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))) {
        __Vtemp715[0U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_16[0U];
        __Vtemp715[1U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_16[1U];
        __Vtemp715[2U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_16[2U];
        __Vtemp715[3U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_16[3U];
    } else {
        __Vtemp715[0U] = ((0xfU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_15[0U]
                           : ((0xeU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_14[0U]
                               : ((0xdU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_13[0U]
                                   : ((0xcU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_12[0U]
                                       : ((0xbU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_11[0U]
                                           : ((0xaU 
                                               == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_10[0U]
                                               : ((9U 
                                                   == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                   ? 
                                                  vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_9[0U]
                                                   : 
                                                  ((8U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_8[0U]
                                                    : 
                                                   ((7U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_7[0U]
                                                     : 
                                                    ((6U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_6[0U]
                                                      : 
                                                     ((5U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_5[0U]
                                                       : 
                                                      ((4U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_4[0U]
                                                        : 
                                                       ((3U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_3[0U]
                                                         : 
                                                        ((2U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_2[0U]
                                                          : 
                                                         ((1U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_1[0U]
                                                           : 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_0[0U])))))))))))))));
        __Vtemp715[1U] = ((0xfU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_15[1U]
                           : ((0xeU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_14[1U]
                               : ((0xdU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_13[1U]
                                   : ((0xcU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_12[1U]
                                       : ((0xbU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_11[1U]
                                           : ((0xaU 
                                               == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_10[1U]
                                               : ((9U 
                                                   == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                   ? 
                                                  vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_9[1U]
                                                   : 
                                                  ((8U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_8[1U]
                                                    : 
                                                   ((7U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_7[1U]
                                                     : 
                                                    ((6U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_6[1U]
                                                      : 
                                                     ((5U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_5[1U]
                                                       : 
                                                      ((4U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_4[1U]
                                                        : 
                                                       ((3U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_3[1U]
                                                         : 
                                                        ((2U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_2[1U]
                                                          : 
                                                         ((1U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_1[1U]
                                                           : 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_0[1U])))))))))))))));
        __Vtemp715[2U] = ((0xfU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_15[2U]
                           : ((0xeU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_14[2U]
                               : ((0xdU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_13[2U]
                                   : ((0xcU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_12[2U]
                                       : ((0xbU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_11[2U]
                                           : ((0xaU 
                                               == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_10[2U]
                                               : ((9U 
                                                   == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                   ? 
                                                  vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_9[2U]
                                                   : 
                                                  ((8U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_8[2U]
                                                    : 
                                                   ((7U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_7[2U]
                                                     : 
                                                    ((6U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_6[2U]
                                                      : 
                                                     ((5U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_5[2U]
                                                       : 
                                                      ((4U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_4[2U]
                                                        : 
                                                       ((3U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_3[2U]
                                                         : 
                                                        ((2U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_2[2U]
                                                          : 
                                                         ((1U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_1[2U]
                                                           : 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_0[2U])))))))))))))));
        __Vtemp715[3U] = ((0xfU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_15[3U]
                           : ((0xeU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_14[3U]
                               : ((0xdU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_13[3U]
                                   : ((0xcU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_12[3U]
                                       : ((0xbU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_11[3U]
                                           : ((0xaU 
                                               == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_10[3U]
                                               : ((9U 
                                                   == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                   ? 
                                                  vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_9[3U]
                                                   : 
                                                  ((8U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_8[3U]
                                                    : 
                                                   ((7U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_7[3U]
                                                     : 
                                                    ((6U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_6[3U]
                                                      : 
                                                     ((5U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_5[3U]
                                                       : 
                                                      ((4U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_4[3U]
                                                        : 
                                                       ((3U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_3[3U]
                                                         : 
                                                        ((2U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_2[3U]
                                                          : 
                                                         ((1U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_1[3U]
                                                           : 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_0[3U])))))))))))))));
    }
    if ((0x15U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))) {
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT___GEN_21[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_21[0U];
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT___GEN_21[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_21[1U];
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT___GEN_21[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_21[2U];
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT___GEN_21[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_21[3U];
    } else {
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT___GEN_21[0U] 
            = ((0x14U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_20[0U]
                : ((0x13U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_19[0U]
                    : ((0x12U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_18[0U]
                        : ((0x11U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_17[0U]
                            : __Vtemp715[0U]))));
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT___GEN_21[1U] 
            = ((0x14U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_20[1U]
                : ((0x13U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_19[1U]
                    : ((0x12U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_18[1U]
                        : ((0x11U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_17[1U]
                            : __Vtemp715[1U]))));
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT___GEN_21[2U] 
            = ((0x14U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_20[2U]
                : ((0x13U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_19[2U]
                    : ((0x12U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_18[2U]
                        : ((0x11U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_17[2U]
                            : __Vtemp715[2U]))));
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT___GEN_21[3U] 
            = ((0x14U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_20[3U]
                : ((0x13U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_19[3U]
                    : ((0x12U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_18[3U]
                        : ((0x11U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_17[3U]
                            : __Vtemp715[3U]))));
    }
    if ((0x10U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))) {
        __Vtemp757[0U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_16[0U];
        __Vtemp757[1U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_16[1U];
        __Vtemp757[2U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_16[2U];
        __Vtemp757[3U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_16[3U];
    } else {
        __Vtemp757[0U] = ((0xfU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_15[0U]
                           : ((0xeU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_14[0U]
                               : ((0xdU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_13[0U]
                                   : ((0xcU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_12[0U]
                                       : ((0xbU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_11[0U]
                                           : ((0xaU 
                                               == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_10[0U]
                                               : ((9U 
                                                   == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                   ? 
                                                  vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_9[0U]
                                                   : 
                                                  ((8U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_8[0U]
                                                    : 
                                                   ((7U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_7[0U]
                                                     : 
                                                    ((6U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_6[0U]
                                                      : 
                                                     ((5U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_5[0U]
                                                       : 
                                                      ((4U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_4[0U]
                                                        : 
                                                       ((3U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_3[0U]
                                                         : 
                                                        ((2U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_2[0U]
                                                          : 
                                                         ((1U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_1[0U]
                                                           : 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_0[0U])))))))))))))));
        __Vtemp757[1U] = ((0xfU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_15[1U]
                           : ((0xeU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_14[1U]
                               : ((0xdU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_13[1U]
                                   : ((0xcU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_12[1U]
                                       : ((0xbU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_11[1U]
                                           : ((0xaU 
                                               == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_10[1U]
                                               : ((9U 
                                                   == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                   ? 
                                                  vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_9[1U]
                                                   : 
                                                  ((8U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_8[1U]
                                                    : 
                                                   ((7U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_7[1U]
                                                     : 
                                                    ((6U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_6[1U]
                                                      : 
                                                     ((5U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_5[1U]
                                                       : 
                                                      ((4U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_4[1U]
                                                        : 
                                                       ((3U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_3[1U]
                                                         : 
                                                        ((2U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_2[1U]
                                                          : 
                                                         ((1U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_1[1U]
                                                           : 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_0[1U])))))))))))))));
        __Vtemp757[2U] = ((0xfU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_15[2U]
                           : ((0xeU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_14[2U]
                               : ((0xdU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_13[2U]
                                   : ((0xcU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_12[2U]
                                       : ((0xbU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_11[2U]
                                           : ((0xaU 
                                               == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_10[2U]
                                               : ((9U 
                                                   == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                   ? 
                                                  vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_9[2U]
                                                   : 
                                                  ((8U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_8[2U]
                                                    : 
                                                   ((7U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_7[2U]
                                                     : 
                                                    ((6U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_6[2U]
                                                      : 
                                                     ((5U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_5[2U]
                                                       : 
                                                      ((4U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_4[2U]
                                                        : 
                                                       ((3U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_3[2U]
                                                         : 
                                                        ((2U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_2[2U]
                                                          : 
                                                         ((1U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_1[2U]
                                                           : 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_0[2U])))))))))))))));
        __Vtemp757[3U] = ((0xfU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_15[3U]
                           : ((0xeU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_14[3U]
                               : ((0xdU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_13[3U]
                                   : ((0xcU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_12[3U]
                                       : ((0xbU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_11[3U]
                                           : ((0xaU 
                                               == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_10[3U]
                                               : ((9U 
                                                   == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                   ? 
                                                  vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_9[3U]
                                                   : 
                                                  ((8U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_8[3U]
                                                    : 
                                                   ((7U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_7[3U]
                                                     : 
                                                    ((6U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_6[3U]
                                                      : 
                                                     ((5U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_5[3U]
                                                       : 
                                                      ((4U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_4[3U]
                                                        : 
                                                       ((3U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_3[3U]
                                                         : 
                                                        ((2U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_2[3U]
                                                          : 
                                                         ((1U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_1[3U]
                                                           : 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_0[3U])))))))))))))));
    }
    if ((0x15U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))) {
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT___GEN_21[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_21[0U];
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT___GEN_21[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_21[1U];
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT___GEN_21[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_21[2U];
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT___GEN_21[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_21[3U];
    } else {
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT___GEN_21[0U] 
            = ((0x14U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_20[0U]
                : ((0x13U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_19[0U]
                    : ((0x12U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_18[0U]
                        : ((0x11U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_17[0U]
                            : __Vtemp757[0U]))));
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT___GEN_21[1U] 
            = ((0x14U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_20[1U]
                : ((0x13U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_19[1U]
                    : ((0x12U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_18[1U]
                        : ((0x11U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_17[1U]
                            : __Vtemp757[1U]))));
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT___GEN_21[2U] 
            = ((0x14U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_20[2U]
                : ((0x13U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_19[2U]
                    : ((0x12U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_18[2U]
                        : ((0x11U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_17[2U]
                            : __Vtemp757[2U]))));
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT___GEN_21[3U] 
            = ((0x14U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_20[3U]
                : ((0x13U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_19[3U]
                    : ((0x12U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_18[3U]
                        : ((0x11U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_17[3U]
                            : __Vtemp757[3U]))));
    }
    if ((0x10U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))) {
        __Vtemp799[0U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_16[0U];
        __Vtemp799[1U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_16[1U];
        __Vtemp799[2U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_16[2U];
        __Vtemp799[3U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_16[3U];
    } else {
        __Vtemp799[0U] = ((0xfU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_15[0U]
                           : ((0xeU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_14[0U]
                               : ((0xdU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_13[0U]
                                   : ((0xcU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_12[0U]
                                       : ((0xbU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_11[0U]
                                           : ((0xaU 
                                               == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_10[0U]
                                               : ((9U 
                                                   == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                   ? 
                                                  vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_9[0U]
                                                   : 
                                                  ((8U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_8[0U]
                                                    : 
                                                   ((7U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_7[0U]
                                                     : 
                                                    ((6U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_6[0U]
                                                      : 
                                                     ((5U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_5[0U]
                                                       : 
                                                      ((4U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_4[0U]
                                                        : 
                                                       ((3U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_3[0U]
                                                         : 
                                                        ((2U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_2[0U]
                                                          : 
                                                         ((1U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_1[0U]
                                                           : 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_0[0U])))))))))))))));
        __Vtemp799[1U] = ((0xfU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_15[1U]
                           : ((0xeU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_14[1U]
                               : ((0xdU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_13[1U]
                                   : ((0xcU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_12[1U]
                                       : ((0xbU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_11[1U]
                                           : ((0xaU 
                                               == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_10[1U]
                                               : ((9U 
                                                   == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                   ? 
                                                  vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_9[1U]
                                                   : 
                                                  ((8U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_8[1U]
                                                    : 
                                                   ((7U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_7[1U]
                                                     : 
                                                    ((6U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_6[1U]
                                                      : 
                                                     ((5U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_5[1U]
                                                       : 
                                                      ((4U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_4[1U]
                                                        : 
                                                       ((3U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_3[1U]
                                                         : 
                                                        ((2U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_2[1U]
                                                          : 
                                                         ((1U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_1[1U]
                                                           : 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_0[1U])))))))))))))));
        __Vtemp799[2U] = ((0xfU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_15[2U]
                           : ((0xeU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_14[2U]
                               : ((0xdU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_13[2U]
                                   : ((0xcU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_12[2U]
                                       : ((0xbU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_11[2U]
                                           : ((0xaU 
                                               == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_10[2U]
                                               : ((9U 
                                                   == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                   ? 
                                                  vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_9[2U]
                                                   : 
                                                  ((8U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_8[2U]
                                                    : 
                                                   ((7U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_7[2U]
                                                     : 
                                                    ((6U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_6[2U]
                                                      : 
                                                     ((5U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_5[2U]
                                                       : 
                                                      ((4U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_4[2U]
                                                        : 
                                                       ((3U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_3[2U]
                                                         : 
                                                        ((2U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_2[2U]
                                                          : 
                                                         ((1U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_1[2U]
                                                           : 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_0[2U])))))))))))))));
        __Vtemp799[3U] = ((0xfU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_15[3U]
                           : ((0xeU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_14[3U]
                               : ((0xdU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_13[3U]
                                   : ((0xcU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_12[3U]
                                       : ((0xbU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_11[3U]
                                           : ((0xaU 
                                               == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_10[3U]
                                               : ((9U 
                                                   == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                   ? 
                                                  vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_9[3U]
                                                   : 
                                                  ((8U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_8[3U]
                                                    : 
                                                   ((7U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_7[3U]
                                                     : 
                                                    ((6U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_6[3U]
                                                      : 
                                                     ((5U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_5[3U]
                                                       : 
                                                      ((4U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_4[3U]
                                                        : 
                                                       ((3U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_3[3U]
                                                         : 
                                                        ((2U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_2[3U]
                                                          : 
                                                         ((1U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_1[3U]
                                                           : 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_0[3U])))))))))))))));
    }
    if ((0x15U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))) {
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT___GEN_21[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_21[0U];
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT___GEN_21[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_21[1U];
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT___GEN_21[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_21[2U];
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT___GEN_21[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_21[3U];
    } else {
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT___GEN_21[0U] 
            = ((0x14U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_20[0U]
                : ((0x13U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_19[0U]
                    : ((0x12U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_18[0U]
                        : ((0x11U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_17[0U]
                            : __Vtemp799[0U]))));
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT___GEN_21[1U] 
            = ((0x14U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_20[1U]
                : ((0x13U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_19[1U]
                    : ((0x12U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_18[1U]
                        : ((0x11U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_17[1U]
                            : __Vtemp799[1U]))));
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT___GEN_21[2U] 
            = ((0x14U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_20[2U]
                : ((0x13U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_19[2U]
                    : ((0x12U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_18[2U]
                        : ((0x11U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_17[2U]
                            : __Vtemp799[2U]))));
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT___GEN_21[3U] 
            = ((0x14U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_20[3U]
                : ((0x13U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_19[3U]
                    : ((0x12U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_18[3U]
                        : ((0x11U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_17[3U]
                            : __Vtemp799[3U]))));
    }
    if ((0x10U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))) {
        __Vtemp841[0U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_16[0U];
        __Vtemp841[1U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_16[1U];
        __Vtemp841[2U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_16[2U];
        __Vtemp841[3U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_16[3U];
    } else {
        __Vtemp841[0U] = ((0xfU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_15[0U]
                           : ((0xeU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_14[0U]
                               : ((0xdU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_13[0U]
                                   : ((0xcU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_12[0U]
                                       : ((0xbU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_11[0U]
                                           : ((0xaU 
                                               == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_10[0U]
                                               : ((9U 
                                                   == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                   ? 
                                                  vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_9[0U]
                                                   : 
                                                  ((8U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_8[0U]
                                                    : 
                                                   ((7U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_7[0U]
                                                     : 
                                                    ((6U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_6[0U]
                                                      : 
                                                     ((5U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_5[0U]
                                                       : 
                                                      ((4U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_4[0U]
                                                        : 
                                                       ((3U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_3[0U]
                                                         : 
                                                        ((2U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_2[0U]
                                                          : 
                                                         ((1U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_1[0U]
                                                           : 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_0[0U])))))))))))))));
        __Vtemp841[1U] = ((0xfU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_15[1U]
                           : ((0xeU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_14[1U]
                               : ((0xdU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_13[1U]
                                   : ((0xcU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_12[1U]
                                       : ((0xbU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_11[1U]
                                           : ((0xaU 
                                               == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_10[1U]
                                               : ((9U 
                                                   == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                   ? 
                                                  vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_9[1U]
                                                   : 
                                                  ((8U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_8[1U]
                                                    : 
                                                   ((7U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_7[1U]
                                                     : 
                                                    ((6U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_6[1U]
                                                      : 
                                                     ((5U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_5[1U]
                                                       : 
                                                      ((4U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_4[1U]
                                                        : 
                                                       ((3U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_3[1U]
                                                         : 
                                                        ((2U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_2[1U]
                                                          : 
                                                         ((1U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_1[1U]
                                                           : 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_0[1U])))))))))))))));
        __Vtemp841[2U] = ((0xfU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_15[2U]
                           : ((0xeU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_14[2U]
                               : ((0xdU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_13[2U]
                                   : ((0xcU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_12[2U]
                                       : ((0xbU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_11[2U]
                                           : ((0xaU 
                                               == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_10[2U]
                                               : ((9U 
                                                   == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                   ? 
                                                  vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_9[2U]
                                                   : 
                                                  ((8U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_8[2U]
                                                    : 
                                                   ((7U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_7[2U]
                                                     : 
                                                    ((6U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_6[2U]
                                                      : 
                                                     ((5U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_5[2U]
                                                       : 
                                                      ((4U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_4[2U]
                                                        : 
                                                       ((3U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_3[2U]
                                                         : 
                                                        ((2U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_2[2U]
                                                          : 
                                                         ((1U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_1[2U]
                                                           : 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_0[2U])))))))))))))));
        __Vtemp841[3U] = ((0xfU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_15[3U]
                           : ((0xeU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_14[3U]
                               : ((0xdU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_13[3U]
                                   : ((0xcU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_12[3U]
                                       : ((0xbU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_11[3U]
                                           : ((0xaU 
                                               == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_10[3U]
                                               : ((9U 
                                                   == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                   ? 
                                                  vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_9[3U]
                                                   : 
                                                  ((8U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_8[3U]
                                                    : 
                                                   ((7U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_7[3U]
                                                     : 
                                                    ((6U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_6[3U]
                                                      : 
                                                     ((5U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_5[3U]
                                                       : 
                                                      ((4U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_4[3U]
                                                        : 
                                                       ((3U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_3[3U]
                                                         : 
                                                        ((2U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_2[3U]
                                                          : 
                                                         ((1U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_1[3U]
                                                           : 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_0[3U])))))))))))))));
    }
    if ((0x15U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))) {
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT___GEN_21[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_21[0U];
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT___GEN_21[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_21[1U];
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT___GEN_21[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_21[2U];
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT___GEN_21[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_21[3U];
    } else {
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT___GEN_21[0U] 
            = ((0x14U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_20[0U]
                : ((0x13U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_19[0U]
                    : ((0x12U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_18[0U]
                        : ((0x11U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_17[0U]
                            : __Vtemp841[0U]))));
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT___GEN_21[1U] 
            = ((0x14U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_20[1U]
                : ((0x13U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_19[1U]
                    : ((0x12U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_18[1U]
                        : ((0x11U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_17[1U]
                            : __Vtemp841[1U]))));
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT___GEN_21[2U] 
            = ((0x14U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_20[2U]
                : ((0x13U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_19[2U]
                    : ((0x12U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_18[2U]
                        : ((0x11U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_17[2U]
                            : __Vtemp841[2U]))));
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT___GEN_21[3U] 
            = ((0x14U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_20[3U]
                : ((0x13U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_19[3U]
                    : ((0x12U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_18[3U]
                        : ((0x11U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_17[3U]
                            : __Vtemp841[3U]))));
    }
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__w_r_pass0_val 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write) 
           & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_temp_r_index) 
              == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr 
                                   >> 4U)))));
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__w_r_pass1_val 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write) 
           & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_temp_r_index) 
              == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr 
                                   >> 4U)))));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT___GEN_22 
        = (1U & ((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state))
                  ? (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul_io_valid))
                  : ((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state))
                      ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_ready)
                      : ((2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)) 
                         | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_ready)))));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___GEN_39 
        = (1U & ((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state))
                  ? (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div_io_valid))
                  : ((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state))
                      ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_ready)
                      : ((2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state))
                          ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_ready)
                          : ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)) 
                             | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_ready))))));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT___io_bus_bits_wstrb_T 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__chose_chancel)
            ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_wstrb
            : (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_wstrb)));
    VL_EXTEND_WQ(127,64, __Vtemp852, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_wdata);
    if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__chose_chancel) {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT___io_bus_bits_wdata_T[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_w_data[0U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT___io_bus_bits_wdata_T[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_w_data[1U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT___io_bus_bits_wdata_T[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_w_data[2U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT___io_bus_bits_wdata_T[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_w_data[3U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu_io_bus_bits_is_w 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__w_mem_en;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu_io_bus_valid 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu_io_valid;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu_io_bus_bits_addr 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_addr;
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT___io_bus_bits_wdata_T[0U] 
            = __Vtemp852[0U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT___io_bus_bits_wdata_T[1U] 
            = __Vtemp852[1U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT___io_bus_bits_wdata_T[2U] 
            = __Vtemp852[2U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT___io_bus_bits_wdata_T[3U] 
            = __Vtemp852[3U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu_io_bus_bits_is_w 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_is_w;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu_io_bus_valid 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_valid;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu_io_bus_bits_addr 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_addr;
    }
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT___imm_data_T_47 
        = ((7U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__instType))
            ? ((((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                  >> 0x1fU) ? 0xfffffU : 0U) << 0xcU) 
               | ((0x800U & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                             << 4U)) | ((0x7e0U & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                   >> 0x14U)) 
                                        | (0x1eU & 
                                           (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                            >> 7U)))))
            : ((2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__instType))
                ? ((((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                      >> 0x1fU) ? 0xfffU : 0U) << 0x14U) 
                   | ((0xff000U & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst) 
                      | ((0x800U & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                    >> 9U)) | (0x7feU 
                                               & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                  >> 0x14U)))))
                : ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__instType))
                    ? ((((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                          >> 0x1fU) ? 0xfffffU : 0U) 
                        << 0xcU) | ((0xfe0U & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                               >> 0x14U)) 
                                    | (0x1fU & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                                >> 7U))))
                    : ((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__instType))
                        ? (0xfffff000U & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst)
                        : ((0xcU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__instType))
                            ? ((((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                  >> 0x1fU) ? 0xfffffU
                                  : 0U) << 0xcU) | 
                               (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf_io_put_pc_bits_inst 
                                >> 0x14U)) : 0U)))));
    VL_EXTEND_WQ(65,64, __Vtemp855, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__rs1_data);
    VL_EXTEND_WQ(65,64, __Vtemp856, ((1U == (3U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                   >> 5U)))
                                      ? (~ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__rs2_data)
                                      : vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__rs2_data));
    VL_ADD_W(3, __Vtemp857, __Vtemp855, __Vtemp856);
    VL_EXTEND_WI(65,1, __Vtemp858, (1U == (3U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                 >> 5U))));
    VL_ADD_W(3, __Vtemp859, __Vtemp857, __Vtemp858);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__add_sub_result[0U] 
        = __Vtemp859[0U];
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__add_sub_result[1U] 
        = __Vtemp859[1U];
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__add_sub_result[2U] 
        = (1U & __Vtemp859[2U]);
    if ((0x25U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))) {
        __Vtemp892[0U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_37[0U];
        __Vtemp892[1U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_37[1U];
        __Vtemp892[2U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_37[2U];
        __Vtemp892[3U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_37[3U];
    } else {
        __Vtemp892[0U] = ((0x24U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_36[0U]
                           : ((0x23U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_35[0U]
                               : ((0x22U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_34[0U]
                                   : ((0x21U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_33[0U]
                                       : ((0x20U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_32[0U]
                                           : ((0x1fU 
                                               == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_31[0U]
                                               : ((0x1eU 
                                                   == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                   ? 
                                                  vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_30[0U]
                                                   : 
                                                  ((0x1dU 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_29[0U]
                                                    : 
                                                   ((0x1cU 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_28[0U]
                                                     : 
                                                    ((0x1bU 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_27[0U]
                                                      : 
                                                     ((0x1aU 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_26[0U]
                                                       : 
                                                      ((0x19U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_25[0U]
                                                        : 
                                                       ((0x18U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_24[0U]
                                                         : 
                                                        ((0x17U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_23[0U]
                                                          : 
                                                         ((0x16U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_22[0U]
                                                           : 
                                                          riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT___GEN_21[0U])))))))))))))));
        __Vtemp892[1U] = ((0x24U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_36[1U]
                           : ((0x23U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_35[1U]
                               : ((0x22U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_34[1U]
                                   : ((0x21U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_33[1U]
                                       : ((0x20U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_32[1U]
                                           : ((0x1fU 
                                               == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_31[1U]
                                               : ((0x1eU 
                                                   == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                   ? 
                                                  vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_30[1U]
                                                   : 
                                                  ((0x1dU 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_29[1U]
                                                    : 
                                                   ((0x1cU 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_28[1U]
                                                     : 
                                                    ((0x1bU 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_27[1U]
                                                      : 
                                                     ((0x1aU 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_26[1U]
                                                       : 
                                                      ((0x19U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_25[1U]
                                                        : 
                                                       ((0x18U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_24[1U]
                                                         : 
                                                        ((0x17U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_23[1U]
                                                          : 
                                                         ((0x16U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_22[1U]
                                                           : 
                                                          riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT___GEN_21[1U])))))))))))))));
        __Vtemp892[2U] = ((0x24U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_36[2U]
                           : ((0x23U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_35[2U]
                               : ((0x22U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_34[2U]
                                   : ((0x21U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_33[2U]
                                       : ((0x20U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_32[2U]
                                           : ((0x1fU 
                                               == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_31[2U]
                                               : ((0x1eU 
                                                   == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                   ? 
                                                  vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_30[2U]
                                                   : 
                                                  ((0x1dU 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_29[2U]
                                                    : 
                                                   ((0x1cU 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_28[2U]
                                                     : 
                                                    ((0x1bU 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_27[2U]
                                                      : 
                                                     ((0x1aU 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_26[2U]
                                                       : 
                                                      ((0x19U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_25[2U]
                                                        : 
                                                       ((0x18U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_24[2U]
                                                         : 
                                                        ((0x17U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_23[2U]
                                                          : 
                                                         ((0x16U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_22[2U]
                                                           : 
                                                          riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT___GEN_21[2U])))))))))))))));
        __Vtemp892[3U] = ((0x24U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_36[3U]
                           : ((0x23U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_35[3U]
                               : ((0x22U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_34[3U]
                                   : ((0x21U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_33[3U]
                                       : ((0x20U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_32[3U]
                                           : ((0x1fU 
                                               == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_31[3U]
                                               : ((0x1eU 
                                                   == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                   ? 
                                                  vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_30[3U]
                                                   : 
                                                  ((0x1dU 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_29[3U]
                                                    : 
                                                   ((0x1cU 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_28[3U]
                                                     : 
                                                    ((0x1bU 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_27[3U]
                                                      : 
                                                     ((0x1aU 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_26[3U]
                                                       : 
                                                      ((0x19U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_25[3U]
                                                        : 
                                                       ((0x18U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_24[3U]
                                                         : 
                                                        ((0x17U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_23[3U]
                                                          : 
                                                         ((0x16U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_22[3U]
                                                           : 
                                                          riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT___GEN_21[3U])))))))))))))));
    }
    if ((0x2aU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))) {
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT___GEN_42[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_42[0U];
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT___GEN_42[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_42[1U];
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT___GEN_42[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_42[2U];
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT___GEN_42[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_42[3U];
    } else {
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT___GEN_42[0U] 
            = ((0x29U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_41[0U]
                : ((0x28U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_40[0U]
                    : ((0x27U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_39[0U]
                        : ((0x26U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_38[0U]
                            : __Vtemp892[0U]))));
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT___GEN_42[1U] 
            = ((0x29U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_41[1U]
                : ((0x28U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_40[1U]
                    : ((0x27U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_39[1U]
                        : ((0x26U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_38[1U]
                            : __Vtemp892[1U]))));
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT___GEN_42[2U] 
            = ((0x29U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_41[2U]
                : ((0x28U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_40[2U]
                    : ((0x27U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_39[2U]
                        : ((0x26U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_38[2U]
                            : __Vtemp892[2U]))));
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT___GEN_42[3U] 
            = ((0x29U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_41[3U]
                : ((0x28U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_40[3U]
                    : ((0x27U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_39[3U]
                        : ((0x26U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_38[3U]
                            : __Vtemp892[3U]))));
    }
    if ((0x25U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))) {
        __Vtemp934[0U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_37[0U];
        __Vtemp934[1U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_37[1U];
        __Vtemp934[2U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_37[2U];
        __Vtemp934[3U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_37[3U];
    } else {
        __Vtemp934[0U] = ((0x24U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_36[0U]
                           : ((0x23U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_35[0U]
                               : ((0x22U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_34[0U]
                                   : ((0x21U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_33[0U]
                                       : ((0x20U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_32[0U]
                                           : ((0x1fU 
                                               == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_31[0U]
                                               : ((0x1eU 
                                                   == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                   ? 
                                                  vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_30[0U]
                                                   : 
                                                  ((0x1dU 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_29[0U]
                                                    : 
                                                   ((0x1cU 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_28[0U]
                                                     : 
                                                    ((0x1bU 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_27[0U]
                                                      : 
                                                     ((0x1aU 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_26[0U]
                                                       : 
                                                      ((0x19U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_25[0U]
                                                        : 
                                                       ((0x18U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_24[0U]
                                                         : 
                                                        ((0x17U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_23[0U]
                                                          : 
                                                         ((0x16U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_22[0U]
                                                           : 
                                                          riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT___GEN_21[0U])))))))))))))));
        __Vtemp934[1U] = ((0x24U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_36[1U]
                           : ((0x23U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_35[1U]
                               : ((0x22U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_34[1U]
                                   : ((0x21U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_33[1U]
                                       : ((0x20U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_32[1U]
                                           : ((0x1fU 
                                               == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_31[1U]
                                               : ((0x1eU 
                                                   == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                   ? 
                                                  vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_30[1U]
                                                   : 
                                                  ((0x1dU 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_29[1U]
                                                    : 
                                                   ((0x1cU 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_28[1U]
                                                     : 
                                                    ((0x1bU 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_27[1U]
                                                      : 
                                                     ((0x1aU 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_26[1U]
                                                       : 
                                                      ((0x19U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_25[1U]
                                                        : 
                                                       ((0x18U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_24[1U]
                                                         : 
                                                        ((0x17U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_23[1U]
                                                          : 
                                                         ((0x16U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_22[1U]
                                                           : 
                                                          riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT___GEN_21[1U])))))))))))))));
        __Vtemp934[2U] = ((0x24U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_36[2U]
                           : ((0x23U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_35[2U]
                               : ((0x22U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_34[2U]
                                   : ((0x21U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_33[2U]
                                       : ((0x20U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_32[2U]
                                           : ((0x1fU 
                                               == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_31[2U]
                                               : ((0x1eU 
                                                   == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                   ? 
                                                  vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_30[2U]
                                                   : 
                                                  ((0x1dU 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_29[2U]
                                                    : 
                                                   ((0x1cU 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_28[2U]
                                                     : 
                                                    ((0x1bU 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_27[2U]
                                                      : 
                                                     ((0x1aU 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_26[2U]
                                                       : 
                                                      ((0x19U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_25[2U]
                                                        : 
                                                       ((0x18U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_24[2U]
                                                         : 
                                                        ((0x17U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_23[2U]
                                                          : 
                                                         ((0x16U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_22[2U]
                                                           : 
                                                          riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT___GEN_21[2U])))))))))))))));
        __Vtemp934[3U] = ((0x24U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_36[3U]
                           : ((0x23U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_35[3U]
                               : ((0x22U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_34[3U]
                                   : ((0x21U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_33[3U]
                                       : ((0x20U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_32[3U]
                                           : ((0x1fU 
                                               == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_31[3U]
                                               : ((0x1eU 
                                                   == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                   ? 
                                                  vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_30[3U]
                                                   : 
                                                  ((0x1dU 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_29[3U]
                                                    : 
                                                   ((0x1cU 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_28[3U]
                                                     : 
                                                    ((0x1bU 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_27[3U]
                                                      : 
                                                     ((0x1aU 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_26[3U]
                                                       : 
                                                      ((0x19U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_25[3U]
                                                        : 
                                                       ((0x18U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_24[3U]
                                                         : 
                                                        ((0x17U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_23[3U]
                                                          : 
                                                         ((0x16U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_22[3U]
                                                           : 
                                                          riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT___GEN_21[3U])))))))))))))));
    }
    if ((0x2aU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))) {
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT___GEN_42[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_42[0U];
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT___GEN_42[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_42[1U];
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT___GEN_42[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_42[2U];
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT___GEN_42[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_42[3U];
    } else {
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT___GEN_42[0U] 
            = ((0x29U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_41[0U]
                : ((0x28U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_40[0U]
                    : ((0x27U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_39[0U]
                        : ((0x26U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_38[0U]
                            : __Vtemp934[0U]))));
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT___GEN_42[1U] 
            = ((0x29U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_41[1U]
                : ((0x28U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_40[1U]
                    : ((0x27U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_39[1U]
                        : ((0x26U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_38[1U]
                            : __Vtemp934[1U]))));
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT___GEN_42[2U] 
            = ((0x29U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_41[2U]
                : ((0x28U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_40[2U]
                    : ((0x27U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_39[2U]
                        : ((0x26U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_38[2U]
                            : __Vtemp934[2U]))));
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT___GEN_42[3U] 
            = ((0x29U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_41[3U]
                : ((0x28U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_40[3U]
                    : ((0x27U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_39[3U]
                        : ((0x26U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_38[3U]
                            : __Vtemp934[3U]))));
    }
    if ((0x25U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))) {
        __Vtemp976[0U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_37[0U];
        __Vtemp976[1U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_37[1U];
        __Vtemp976[2U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_37[2U];
        __Vtemp976[3U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_37[3U];
    } else {
        __Vtemp976[0U] = ((0x24U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_36[0U]
                           : ((0x23U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_35[0U]
                               : ((0x22U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_34[0U]
                                   : ((0x21U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_33[0U]
                                       : ((0x20U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_32[0U]
                                           : ((0x1fU 
                                               == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_31[0U]
                                               : ((0x1eU 
                                                   == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                   ? 
                                                  vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_30[0U]
                                                   : 
                                                  ((0x1dU 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_29[0U]
                                                    : 
                                                   ((0x1cU 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_28[0U]
                                                     : 
                                                    ((0x1bU 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_27[0U]
                                                      : 
                                                     ((0x1aU 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_26[0U]
                                                       : 
                                                      ((0x19U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_25[0U]
                                                        : 
                                                       ((0x18U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_24[0U]
                                                         : 
                                                        ((0x17U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_23[0U]
                                                          : 
                                                         ((0x16U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_22[0U]
                                                           : 
                                                          riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT___GEN_21[0U])))))))))))))));
        __Vtemp976[1U] = ((0x24U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_36[1U]
                           : ((0x23U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_35[1U]
                               : ((0x22U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_34[1U]
                                   : ((0x21U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_33[1U]
                                       : ((0x20U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_32[1U]
                                           : ((0x1fU 
                                               == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_31[1U]
                                               : ((0x1eU 
                                                   == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                   ? 
                                                  vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_30[1U]
                                                   : 
                                                  ((0x1dU 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_29[1U]
                                                    : 
                                                   ((0x1cU 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_28[1U]
                                                     : 
                                                    ((0x1bU 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_27[1U]
                                                      : 
                                                     ((0x1aU 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_26[1U]
                                                       : 
                                                      ((0x19U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_25[1U]
                                                        : 
                                                       ((0x18U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_24[1U]
                                                         : 
                                                        ((0x17U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_23[1U]
                                                          : 
                                                         ((0x16U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_22[1U]
                                                           : 
                                                          riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT___GEN_21[1U])))))))))))))));
        __Vtemp976[2U] = ((0x24U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_36[2U]
                           : ((0x23U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_35[2U]
                               : ((0x22U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_34[2U]
                                   : ((0x21U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_33[2U]
                                       : ((0x20U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_32[2U]
                                           : ((0x1fU 
                                               == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_31[2U]
                                               : ((0x1eU 
                                                   == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                   ? 
                                                  vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_30[2U]
                                                   : 
                                                  ((0x1dU 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_29[2U]
                                                    : 
                                                   ((0x1cU 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_28[2U]
                                                     : 
                                                    ((0x1bU 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_27[2U]
                                                      : 
                                                     ((0x1aU 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_26[2U]
                                                       : 
                                                      ((0x19U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_25[2U]
                                                        : 
                                                       ((0x18U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_24[2U]
                                                         : 
                                                        ((0x17U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_23[2U]
                                                          : 
                                                         ((0x16U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_22[2U]
                                                           : 
                                                          riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT___GEN_21[2U])))))))))))))));
        __Vtemp976[3U] = ((0x24U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_36[3U]
                           : ((0x23U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_35[3U]
                               : ((0x22U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_34[3U]
                                   : ((0x21U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_33[3U]
                                       : ((0x20U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                           ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_32[3U]
                                           : ((0x1fU 
                                               == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                               ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_31[3U]
                                               : ((0x1eU 
                                                   == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                   ? 
                                                  vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_30[3U]
                                                   : 
                                                  ((0x1dU 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_29[3U]
                                                    : 
                                                   ((0x1cU 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_28[3U]
                                                     : 
                                                    ((0x1bU 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_27[3U]
                                                      : 
                                                     ((0x1aU 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_26[3U]
                                                       : 
                                                      ((0x19U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_25[3U]
                                                        : 
                                                       ((0x18U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_24[3U]
                                                         : 
                                                        ((0x17U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_23[3U]
                                                          : 
                                                         ((0x16U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_22[3U]
                                                           : 
                                                          riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT___GEN_21[3U])))))))))))))));
    }
    if ((0x2aU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))) {
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT___GEN_42[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_42[0U];
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT___GEN_42[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_42[1U];
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT___GEN_42[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_42[2U];
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT___GEN_42[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_42[3U];
    } else {
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT___GEN_42[0U] 
            = ((0x29U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_41[0U]
                : ((0x28U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_40[0U]
                    : ((0x27U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_39[0U]
                        : ((0x26U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_38[0U]
                            : __Vtemp976[0U]))));
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT___GEN_42[1U] 
            = ((0x29U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_41[1U]
                : ((0x28U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_40[1U]
                    : ((0x27U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_39[1U]
                        : ((0x26U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_38[1U]
                            : __Vtemp976[1U]))));
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT___GEN_42[2U] 
            = ((0x29U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_41[2U]
                : ((0x28U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_40[2U]
                    : ((0x27U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_39[2U]
                        : ((0x26U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_38[2U]
                            : __Vtemp976[2U]))));
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT___GEN_42[3U] 
            = ((0x29U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_41[3U]
                : ((0x28U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_40[3U]
                    : ((0x27U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_39[3U]
                        : ((0x26U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_38[3U]
                            : __Vtemp976[3U]))));
    }
    if ((0x25U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))) {
        __Vtemp1018[0U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_37[0U];
        __Vtemp1018[1U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_37[1U];
        __Vtemp1018[2U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_37[2U];
        __Vtemp1018[3U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_37[3U];
    } else {
        __Vtemp1018[0U] = ((0x24U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_36[0U]
                            : ((0x23U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_35[0U]
                                : ((0x22U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_34[0U]
                                    : ((0x21U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_33[0U]
                                        : ((0x20U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_32[0U]
                                            : ((0x1fU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_31[0U]
                                                : (
                                                   (0x1eU 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_30[0U]
                                                    : 
                                                   ((0x1dU 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_29[0U]
                                                     : 
                                                    ((0x1cU 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_28[0U]
                                                      : 
                                                     ((0x1bU 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_27[0U]
                                                       : 
                                                      ((0x1aU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_26[0U]
                                                        : 
                                                       ((0x19U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_25[0U]
                                                         : 
                                                        ((0x18U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_24[0U]
                                                          : 
                                                         ((0x17U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_23[0U]
                                                           : 
                                                          ((0x16U 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_22[0U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT___GEN_21[0U])))))))))))))));
        __Vtemp1018[1U] = ((0x24U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_36[1U]
                            : ((0x23U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_35[1U]
                                : ((0x22U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_34[1U]
                                    : ((0x21U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_33[1U]
                                        : ((0x20U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_32[1U]
                                            : ((0x1fU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_31[1U]
                                                : (
                                                   (0x1eU 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_30[1U]
                                                    : 
                                                   ((0x1dU 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_29[1U]
                                                     : 
                                                    ((0x1cU 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_28[1U]
                                                      : 
                                                     ((0x1bU 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_27[1U]
                                                       : 
                                                      ((0x1aU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_26[1U]
                                                        : 
                                                       ((0x19U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_25[1U]
                                                         : 
                                                        ((0x18U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_24[1U]
                                                          : 
                                                         ((0x17U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_23[1U]
                                                           : 
                                                          ((0x16U 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_22[1U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT___GEN_21[1U])))))))))))))));
        __Vtemp1018[2U] = ((0x24U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_36[2U]
                            : ((0x23U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_35[2U]
                                : ((0x22U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_34[2U]
                                    : ((0x21U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_33[2U]
                                        : ((0x20U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_32[2U]
                                            : ((0x1fU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_31[2U]
                                                : (
                                                   (0x1eU 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_30[2U]
                                                    : 
                                                   ((0x1dU 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_29[2U]
                                                     : 
                                                    ((0x1cU 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_28[2U]
                                                      : 
                                                     ((0x1bU 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_27[2U]
                                                       : 
                                                      ((0x1aU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_26[2U]
                                                        : 
                                                       ((0x19U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_25[2U]
                                                         : 
                                                        ((0x18U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_24[2U]
                                                          : 
                                                         ((0x17U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_23[2U]
                                                           : 
                                                          ((0x16U 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_22[2U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT___GEN_21[2U])))))))))))))));
        __Vtemp1018[3U] = ((0x24U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_36[3U]
                            : ((0x23U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_35[3U]
                                : ((0x22U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_34[3U]
                                    : ((0x21U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_33[3U]
                                        : ((0x20U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_32[3U]
                                            : ((0x1fU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_31[3U]
                                                : (
                                                   (0x1eU 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_30[3U]
                                                    : 
                                                   ((0x1dU 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_29[3U]
                                                     : 
                                                    ((0x1cU 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_28[3U]
                                                      : 
                                                     ((0x1bU 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_27[3U]
                                                       : 
                                                      ((0x1aU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_26[3U]
                                                        : 
                                                       ((0x19U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_25[3U]
                                                         : 
                                                        ((0x18U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_24[3U]
                                                          : 
                                                         ((0x17U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_23[3U]
                                                           : 
                                                          ((0x16U 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_22[3U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT___GEN_21[3U])))))))))))))));
    }
    if ((0x2aU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))) {
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT___GEN_42[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_42[0U];
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT___GEN_42[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_42[1U];
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT___GEN_42[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_42[2U];
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT___GEN_42[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_42[3U];
    } else {
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT___GEN_42[0U] 
            = ((0x29U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_41[0U]
                : ((0x28U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_40[0U]
                    : ((0x27U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_39[0U]
                        : ((0x26U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_38[0U]
                            : __Vtemp1018[0U]))));
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT___GEN_42[1U] 
            = ((0x29U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_41[1U]
                : ((0x28U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_40[1U]
                    : ((0x27U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_39[1U]
                        : ((0x26U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_38[1U]
                            : __Vtemp1018[1U]))));
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT___GEN_42[2U] 
            = ((0x29U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_41[2U]
                : ((0x28U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_40[2U]
                    : ((0x27U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_39[2U]
                        : ((0x26U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_38[2U]
                            : __Vtemp1018[2U]))));
        riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT___GEN_42[3U] 
            = ((0x29U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_41[3U]
                : ((0x28U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_40[3U]
                    : ((0x27U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_39[3U]
                        : ((0x26U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_38[3U]
                            : __Vtemp1018[3U]))));
    }
    if (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__w_r_pass0_val) {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_sram_sram_data_0[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[0U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_sram_sram_data_0[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[1U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_sram_sram_data_0[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[2U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_sram_sram_data_0[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[3U];
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_sram_sram_data_0[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__Q[0U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_sram_sram_data_0[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__Q[1U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_sram_sram_data_0[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__Q[2U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_sram_sram_data_0[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__Q[3U];
    }
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_tag_valid_tag_valid_0 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__w_r_pass0_val) 
           | (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_temp_sram0_valid));
    VL_EXTEND_WQ(128,54, __Vtemp1030, (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr 
                                       >> 0xaU));
    VL_EXTEND_WQ(128,54, __Vtemp1031, (0x3fffffffffffffULL 
                                       & (((QData)((IData)(
                                                           vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__Q[1U])) 
                                           << 0x20U) 
                                          | (QData)((IData)(
                                                            vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__Q[0U])))));
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_cache_stage1_bits_sram_0_hit 
        = ((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__reg_cpu_addr 
            >> 0xaU) == (0x3fffffffffffffULL & (((QData)((IData)(
                                                                 ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__w_r_pass0_val)
                                                                   ? 
                                                                  __Vtemp1030[1U]
                                                                   : 
                                                                  __Vtemp1031[1U]))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__w_r_pass0_val)
                                                                    ? 
                                                                   __Vtemp1030[0U]
                                                                    : 
                                                                   __Vtemp1031[0U]))))));
    if (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__w_r_pass1_val) {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_sram_sram_data_1[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[0U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_sram_sram_data_1[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[1U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_sram_sram_data_1[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[2U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_sram_sram_data_1[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[3U];
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_sram_sram_data_1[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__Q[0U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_sram_sram_data_1[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__Q[1U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_sram_sram_data_1[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__Q[2U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_sram_sram_data_1[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__Q[3U];
    }
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_tag_valid_tag_valid_1 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__w_r_pass1_val) 
           | (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_temp_sram1_valid));
    VL_EXTEND_WQ(128,54, __Vtemp1034, (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr 
                                       >> 0xaU));
    VL_EXTEND_WQ(128,54, __Vtemp1035, (0x3fffffffffffffULL 
                                       & (((QData)((IData)(
                                                           vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__Q[1U])) 
                                           << 0x20U) 
                                          | (QData)((IData)(
                                                            vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__Q[0U])))));
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_cache_stage1_bits_sram_1_hit 
        = ((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__reg_cpu_addr 
            >> 0xaU) == (0x3fffffffffffffULL & (((QData)((IData)(
                                                                 ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__w_r_pass1_val)
                                                                   ? 
                                                                  __Vtemp1034[1U]
                                                                   : 
                                                                  __Vtemp1035[1U]))) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__w_r_pass1_val)
                                                                    ? 
                                                                   __Vtemp1034[0U]
                                                                    : 
                                                                   __Vtemp1035[0U]))))));
    vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT___temp_data_T_4 
        = ((0x4000U == (0xffffU & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu_io_bus_bits_addr)))
            ? vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtimecmp
            : ((0U == (0xffffU & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu_io_bus_bits_addr)))
                ? (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_msip))
                : 0ULL));
    vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT___reg_msip_T_1 
        = (1U & ((0U == (0xffffU & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu_io_bus_bits_addr)))
                  ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT___io_bus_bits_wdata_T[0U]
                  : (IData)(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_msip)));
    vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT___reg_mtimecmp_T 
        = ((0x4000U == (0xffffU & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu_io_bus_bits_addr)))
            ? (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT___io_bus_bits_wdata_T[1U])) 
                << 0x20U) | (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT___io_bus_bits_wdata_T[0U])))
            : vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtimecmp);
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_DCache_valid 
        = ((0ULL != (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu_io_bus_bits_addr 
                     >> 0x1fU)) & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu_io_bus_valid));
    if ((0U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state))) {
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr 
            = (0x3fU & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr 
            = (0x3fU & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr 
            = (0x3fU & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr 
            = (0x3fU & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index));
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr 
            = (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu_io_bus_bits_addr 
                                >> 4U)));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr 
            = (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu_io_bus_bits_addr 
                                >> 4U)));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr 
            = (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu_io_bus_bits_addr 
                                >> 4U)));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr 
            = (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu_io_bus_bits_addr 
                                >> 4U)));
    }
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1__DOT__not_clint 
        = ((0x2000000U > (0x7fffffffU & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu_io_bus_bits_addr))) 
           | (0x200ffffU < (0x7fffffffU & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu_io_bus_bits_addr))));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__s_rs1_l_rs2 
        = (1U & ((1U & ((IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__rs1_data 
                                 >> 0x3fU)) ^ (IData)(
                                                      (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__rs2_data 
                                                       >> 0x3fU))))
                  ? (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__rs1_data 
                             >> 0x3fU)) : (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__add_sub_result[1U] 
                                           >> 0x1fU)));
    if ((0x3aU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))) {
        __Vtemp1068[0U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_58[0U];
        __Vtemp1068[1U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_58[1U];
        __Vtemp1068[2U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_58[2U];
        __Vtemp1068[3U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_58[3U];
    } else {
        __Vtemp1068[0U] = ((0x39U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_57[0U]
                            : ((0x38U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_56[0U]
                                : ((0x37U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_55[0U]
                                    : ((0x36U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_54[0U]
                                        : ((0x35U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_53[0U]
                                            : ((0x34U 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_52[0U]
                                                : (
                                                   (0x33U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_51[0U]
                                                    : 
                                                   ((0x32U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_50[0U]
                                                     : 
                                                    ((0x31U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_49[0U]
                                                      : 
                                                     ((0x30U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_48[0U]
                                                       : 
                                                      ((0x2fU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_47[0U]
                                                        : 
                                                       ((0x2eU 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_46[0U]
                                                         : 
                                                        ((0x2dU 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_45[0U]
                                                          : 
                                                         ((0x2cU 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_44[0U]
                                                           : 
                                                          ((0x2bU 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_43[0U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT___GEN_42[0U])))))))))))))));
        __Vtemp1068[1U] = ((0x39U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_57[1U]
                            : ((0x38U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_56[1U]
                                : ((0x37U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_55[1U]
                                    : ((0x36U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_54[1U]
                                        : ((0x35U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_53[1U]
                                            : ((0x34U 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_52[1U]
                                                : (
                                                   (0x33U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_51[1U]
                                                    : 
                                                   ((0x32U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_50[1U]
                                                     : 
                                                    ((0x31U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_49[1U]
                                                      : 
                                                     ((0x30U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_48[1U]
                                                       : 
                                                      ((0x2fU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_47[1U]
                                                        : 
                                                       ((0x2eU 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_46[1U]
                                                         : 
                                                        ((0x2dU 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_45[1U]
                                                          : 
                                                         ((0x2cU 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_44[1U]
                                                           : 
                                                          ((0x2bU 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_43[1U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT___GEN_42[1U])))))))))))))));
        __Vtemp1068[2U] = ((0x39U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_57[2U]
                            : ((0x38U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_56[2U]
                                : ((0x37U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_55[2U]
                                    : ((0x36U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_54[2U]
                                        : ((0x35U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_53[2U]
                                            : ((0x34U 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_52[2U]
                                                : (
                                                   (0x33U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_51[2U]
                                                    : 
                                                   ((0x32U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_50[2U]
                                                     : 
                                                    ((0x31U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_49[2U]
                                                      : 
                                                     ((0x30U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_48[2U]
                                                       : 
                                                      ((0x2fU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_47[2U]
                                                        : 
                                                       ((0x2eU 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_46[2U]
                                                         : 
                                                        ((0x2dU 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_45[2U]
                                                          : 
                                                         ((0x2cU 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_44[2U]
                                                           : 
                                                          ((0x2bU 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_43[2U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT___GEN_42[2U])))))))))))))));
        __Vtemp1068[3U] = ((0x39U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_57[3U]
                            : ((0x38U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_56[3U]
                                : ((0x37U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_55[3U]
                                    : ((0x36U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_54[3U]
                                        : ((0x35U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_53[3U]
                                            : ((0x34U 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_52[3U]
                                                : (
                                                   (0x33U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_51[3U]
                                                    : 
                                                   ((0x32U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_50[3U]
                                                     : 
                                                    ((0x31U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_49[3U]
                                                      : 
                                                     ((0x30U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_48[3U]
                                                       : 
                                                      ((0x2fU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_47[3U]
                                                        : 
                                                       ((0x2eU 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_46[3U]
                                                         : 
                                                        ((0x2dU 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_45[3U]
                                                          : 
                                                         ((0x2cU 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_44[3U]
                                                           : 
                                                          ((0x2bU 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_43[3U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT___GEN_42[3U])))))))))))))));
    }
    if ((0x3dU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))) {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT___GEN_61[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_61[0U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT___GEN_61[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_61[1U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT___GEN_61[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_61[2U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT___GEN_61[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_61[3U];
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT___GEN_61[0U] 
            = ((0x3cU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_60[0U]
                : ((0x3bU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_59[0U]
                    : __Vtemp1068[0U]));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT___GEN_61[1U] 
            = ((0x3cU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_60[1U]
                : ((0x3bU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_59[1U]
                    : __Vtemp1068[1U]));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT___GEN_61[2U] 
            = ((0x3cU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_60[2U]
                : ((0x3bU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_59[2U]
                    : __Vtemp1068[2U]));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT___GEN_61[3U] 
            = ((0x3cU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_60[3U]
                : ((0x3bU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM__DOT__sram_59[3U]
                    : __Vtemp1068[3U]));
    }
    if ((0x3aU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))) {
        __Vtemp1106[0U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_58[0U];
        __Vtemp1106[1U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_58[1U];
        __Vtemp1106[2U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_58[2U];
        __Vtemp1106[3U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_58[3U];
    } else {
        __Vtemp1106[0U] = ((0x39U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_57[0U]
                            : ((0x38U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_56[0U]
                                : ((0x37U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_55[0U]
                                    : ((0x36U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_54[0U]
                                        : ((0x35U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_53[0U]
                                            : ((0x34U 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_52[0U]
                                                : (
                                                   (0x33U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_51[0U]
                                                    : 
                                                   ((0x32U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_50[0U]
                                                     : 
                                                    ((0x31U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_49[0U]
                                                      : 
                                                     ((0x30U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_48[0U]
                                                       : 
                                                      ((0x2fU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_47[0U]
                                                        : 
                                                       ((0x2eU 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_46[0U]
                                                         : 
                                                        ((0x2dU 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_45[0U]
                                                          : 
                                                         ((0x2cU 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_44[0U]
                                                           : 
                                                          ((0x2bU 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_43[0U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT___GEN_42[0U])))))))))))))));
        __Vtemp1106[1U] = ((0x39U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_57[1U]
                            : ((0x38U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_56[1U]
                                : ((0x37U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_55[1U]
                                    : ((0x36U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_54[1U]
                                        : ((0x35U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_53[1U]
                                            : ((0x34U 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_52[1U]
                                                : (
                                                   (0x33U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_51[1U]
                                                    : 
                                                   ((0x32U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_50[1U]
                                                     : 
                                                    ((0x31U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_49[1U]
                                                      : 
                                                     ((0x30U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_48[1U]
                                                       : 
                                                      ((0x2fU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_47[1U]
                                                        : 
                                                       ((0x2eU 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_46[1U]
                                                         : 
                                                        ((0x2dU 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_45[1U]
                                                          : 
                                                         ((0x2cU 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_44[1U]
                                                           : 
                                                          ((0x2bU 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_43[1U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT___GEN_42[1U])))))))))))))));
        __Vtemp1106[2U] = ((0x39U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_57[2U]
                            : ((0x38U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_56[2U]
                                : ((0x37U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_55[2U]
                                    : ((0x36U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_54[2U]
                                        : ((0x35U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_53[2U]
                                            : ((0x34U 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_52[2U]
                                                : (
                                                   (0x33U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_51[2U]
                                                    : 
                                                   ((0x32U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_50[2U]
                                                     : 
                                                    ((0x31U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_49[2U]
                                                      : 
                                                     ((0x30U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_48[2U]
                                                       : 
                                                      ((0x2fU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_47[2U]
                                                        : 
                                                       ((0x2eU 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_46[2U]
                                                         : 
                                                        ((0x2dU 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_45[2U]
                                                          : 
                                                         ((0x2cU 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_44[2U]
                                                           : 
                                                          ((0x2bU 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_43[2U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT___GEN_42[2U])))))))))))))));
        __Vtemp1106[3U] = ((0x39U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_57[3U]
                            : ((0x38U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_56[3U]
                                : ((0x37U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_55[3U]
                                    : ((0x36U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_54[3U]
                                        : ((0x35U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_53[3U]
                                            : ((0x34U 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_52[3U]
                                                : (
                                                   (0x33U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_51[3U]
                                                    : 
                                                   ((0x32U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_50[3U]
                                                     : 
                                                    ((0x31U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_49[3U]
                                                      : 
                                                     ((0x30U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_48[3U]
                                                       : 
                                                      ((0x2fU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_47[3U]
                                                        : 
                                                       ((0x2eU 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_46[3U]
                                                         : 
                                                        ((0x2dU 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_45[3U]
                                                          : 
                                                         ((0x2cU 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_44[3U]
                                                           : 
                                                          ((0x2bU 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_43[3U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT___GEN_42[3U])))))))))))))));
    }
    if ((0x3dU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))) {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT___GEN_61[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_61[0U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT___GEN_61[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_61[1U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT___GEN_61[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_61[2U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT___GEN_61[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_61[3U];
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT___GEN_61[0U] 
            = ((0x3cU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_60[0U]
                : ((0x3bU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_59[0U]
                    : __Vtemp1106[0U]));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT___GEN_61[1U] 
            = ((0x3cU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_60[1U]
                : ((0x3bU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_59[1U]
                    : __Vtemp1106[1U]));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT___GEN_61[2U] 
            = ((0x3cU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_60[2U]
                : ((0x3bU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_59[2U]
                    : __Vtemp1106[2U]));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT___GEN_61[3U] 
            = ((0x3cU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_60[3U]
                : ((0x3bU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_1__DOT__sram_59[3U]
                    : __Vtemp1106[3U]));
    }
    if ((0x3aU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))) {
        __Vtemp1144[0U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_58[0U];
        __Vtemp1144[1U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_58[1U];
        __Vtemp1144[2U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_58[2U];
        __Vtemp1144[3U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_58[3U];
    } else {
        __Vtemp1144[0U] = ((0x39U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_57[0U]
                            : ((0x38U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_56[0U]
                                : ((0x37U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_55[0U]
                                    : ((0x36U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_54[0U]
                                        : ((0x35U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_53[0U]
                                            : ((0x34U 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_52[0U]
                                                : (
                                                   (0x33U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_51[0U]
                                                    : 
                                                   ((0x32U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_50[0U]
                                                     : 
                                                    ((0x31U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_49[0U]
                                                      : 
                                                     ((0x30U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_48[0U]
                                                       : 
                                                      ((0x2fU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_47[0U]
                                                        : 
                                                       ((0x2eU 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_46[0U]
                                                         : 
                                                        ((0x2dU 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_45[0U]
                                                          : 
                                                         ((0x2cU 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_44[0U]
                                                           : 
                                                          ((0x2bU 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_43[0U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT___GEN_42[0U])))))))))))))));
        __Vtemp1144[1U] = ((0x39U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_57[1U]
                            : ((0x38U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_56[1U]
                                : ((0x37U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_55[1U]
                                    : ((0x36U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_54[1U]
                                        : ((0x35U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_53[1U]
                                            : ((0x34U 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_52[1U]
                                                : (
                                                   (0x33U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_51[1U]
                                                    : 
                                                   ((0x32U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_50[1U]
                                                     : 
                                                    ((0x31U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_49[1U]
                                                      : 
                                                     ((0x30U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_48[1U]
                                                       : 
                                                      ((0x2fU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_47[1U]
                                                        : 
                                                       ((0x2eU 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_46[1U]
                                                         : 
                                                        ((0x2dU 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_45[1U]
                                                          : 
                                                         ((0x2cU 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_44[1U]
                                                           : 
                                                          ((0x2bU 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_43[1U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT___GEN_42[1U])))))))))))))));
        __Vtemp1144[2U] = ((0x39U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_57[2U]
                            : ((0x38U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_56[2U]
                                : ((0x37U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_55[2U]
                                    : ((0x36U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_54[2U]
                                        : ((0x35U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_53[2U]
                                            : ((0x34U 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_52[2U]
                                                : (
                                                   (0x33U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_51[2U]
                                                    : 
                                                   ((0x32U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_50[2U]
                                                     : 
                                                    ((0x31U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_49[2U]
                                                      : 
                                                     ((0x30U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_48[2U]
                                                       : 
                                                      ((0x2fU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_47[2U]
                                                        : 
                                                       ((0x2eU 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_46[2U]
                                                         : 
                                                        ((0x2dU 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_45[2U]
                                                          : 
                                                         ((0x2cU 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_44[2U]
                                                           : 
                                                          ((0x2bU 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_43[2U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT___GEN_42[2U])))))))))))))));
        __Vtemp1144[3U] = ((0x39U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_57[3U]
                            : ((0x38U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_56[3U]
                                : ((0x37U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_55[3U]
                                    : ((0x36U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_54[3U]
                                        : ((0x35U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_53[3U]
                                            : ((0x34U 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_52[3U]
                                                : (
                                                   (0x33U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_51[3U]
                                                    : 
                                                   ((0x32U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_50[3U]
                                                     : 
                                                    ((0x31U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_49[3U]
                                                      : 
                                                     ((0x30U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_48[3U]
                                                       : 
                                                      ((0x2fU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_47[3U]
                                                        : 
                                                       ((0x2eU 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_46[3U]
                                                         : 
                                                        ((0x2dU 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_45[3U]
                                                          : 
                                                         ((0x2cU 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_44[3U]
                                                           : 
                                                          ((0x2bU 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_43[3U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT___GEN_42[3U])))))))))))))));
    }
    if ((0x3dU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))) {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT___GEN_61[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_61[0U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT___GEN_61[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_61[1U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT___GEN_61[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_61[2U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT___GEN_61[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_61[3U];
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT___GEN_61[0U] 
            = ((0x3cU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_60[0U]
                : ((0x3bU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_59[0U]
                    : __Vtemp1144[0U]));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT___GEN_61[1U] 
            = ((0x3cU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_60[1U]
                : ((0x3bU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_59[1U]
                    : __Vtemp1144[1U]));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT___GEN_61[2U] 
            = ((0x3cU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_60[2U]
                : ((0x3bU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_59[2U]
                    : __Vtemp1144[2U]));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT___GEN_61[3U] 
            = ((0x3cU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_60[3U]
                : ((0x3bU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_2__DOT__sram_59[3U]
                    : __Vtemp1144[3U]));
    }
    if ((0x3aU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))) {
        __Vtemp1182[0U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_58[0U];
        __Vtemp1182[1U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_58[1U];
        __Vtemp1182[2U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_58[2U];
        __Vtemp1182[3U] = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_58[3U];
    } else {
        __Vtemp1182[0U] = ((0x39U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_57[0U]
                            : ((0x38U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_56[0U]
                                : ((0x37U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_55[0U]
                                    : ((0x36U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_54[0U]
                                        : ((0x35U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_53[0U]
                                            : ((0x34U 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_52[0U]
                                                : (
                                                   (0x33U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_51[0U]
                                                    : 
                                                   ((0x32U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_50[0U]
                                                     : 
                                                    ((0x31U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_49[0U]
                                                      : 
                                                     ((0x30U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_48[0U]
                                                       : 
                                                      ((0x2fU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_47[0U]
                                                        : 
                                                       ((0x2eU 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_46[0U]
                                                         : 
                                                        ((0x2dU 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_45[0U]
                                                          : 
                                                         ((0x2cU 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_44[0U]
                                                           : 
                                                          ((0x2bU 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_43[0U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT___GEN_42[0U])))))))))))))));
        __Vtemp1182[1U] = ((0x39U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_57[1U]
                            : ((0x38U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_56[1U]
                                : ((0x37U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_55[1U]
                                    : ((0x36U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_54[1U]
                                        : ((0x35U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_53[1U]
                                            : ((0x34U 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_52[1U]
                                                : (
                                                   (0x33U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_51[1U]
                                                    : 
                                                   ((0x32U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_50[1U]
                                                     : 
                                                    ((0x31U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_49[1U]
                                                      : 
                                                     ((0x30U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_48[1U]
                                                       : 
                                                      ((0x2fU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_47[1U]
                                                        : 
                                                       ((0x2eU 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_46[1U]
                                                         : 
                                                        ((0x2dU 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_45[1U]
                                                          : 
                                                         ((0x2cU 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_44[1U]
                                                           : 
                                                          ((0x2bU 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_43[1U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT___GEN_42[1U])))))))))))))));
        __Vtemp1182[2U] = ((0x39U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_57[2U]
                            : ((0x38U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_56[2U]
                                : ((0x37U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_55[2U]
                                    : ((0x36U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_54[2U]
                                        : ((0x35U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_53[2U]
                                            : ((0x34U 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_52[2U]
                                                : (
                                                   (0x33U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_51[2U]
                                                    : 
                                                   ((0x32U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_50[2U]
                                                     : 
                                                    ((0x31U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_49[2U]
                                                      : 
                                                     ((0x30U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_48[2U]
                                                       : 
                                                      ((0x2fU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_47[2U]
                                                        : 
                                                       ((0x2eU 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_46[2U]
                                                         : 
                                                        ((0x2dU 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_45[2U]
                                                          : 
                                                         ((0x2cU 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_44[2U]
                                                           : 
                                                          ((0x2bU 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_43[2U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT___GEN_42[2U])))))))))))))));
        __Vtemp1182[3U] = ((0x39U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_57[3U]
                            : ((0x38U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_56[3U]
                                : ((0x37U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_55[3U]
                                    : ((0x36U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_54[3U]
                                        : ((0x35U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_53[3U]
                                            : ((0x34U 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_52[3U]
                                                : (
                                                   (0x33U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_51[3U]
                                                    : 
                                                   ((0x32U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_50[3U]
                                                     : 
                                                    ((0x31U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_49[3U]
                                                      : 
                                                     ((0x30U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_48[3U]
                                                       : 
                                                      ((0x2fU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_47[3U]
                                                        : 
                                                       ((0x2eU 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_46[3U]
                                                         : 
                                                        ((0x2dU 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_45[3U]
                                                          : 
                                                         ((0x2cU 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_44[3U]
                                                           : 
                                                          ((0x2bU 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_43[3U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT___GEN_42[3U])))))))))))))));
    }
    if ((0x3dU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))) {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT___GEN_61[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_61[0U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT___GEN_61[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_61[1U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT___GEN_61[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_61[2U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT___GEN_61[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_61[3U];
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT___GEN_61[0U] 
            = ((0x3cU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_60[0U]
                : ((0x3bU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_59[0U]
                    : __Vtemp1182[0U]));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT___GEN_61[1U] 
            = ((0x3cU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_60[1U]
                : ((0x3bU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_59[1U]
                    : __Vtemp1182[1U]));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT___GEN_61[2U] 
            = ((0x3cU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_60[2U]
                : ((0x3bU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_59[2U]
                    : __Vtemp1182[2U]));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT___GEN_61[3U] 
            = ((0x3cU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_60[3U]
                : ((0x3bU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__SRAM_3__DOT__sram_59[3U]
                    : __Vtemp1182[3U]));
    }
    if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_cache_stage1_bits_sram_0_hit) 
          & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_tag_valid_tag_valid_0)) 
         | ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_cache_stage1_bits_sram_1_hit) 
            & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_tag_valid_tag_valid_1)))) {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT___GEN_13 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_raddr;
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT___GEN_10 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_cache_stage1_bits_sram_0_hit)
                ? ((1U & (IData)((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__reg_cpu_addr 
                                  >> 3U))) ? (((QData)((IData)(
                                                               vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_sram_sram_data_0[3U])) 
                                               << 0x20U) 
                                              | (QData)((IData)(
                                                                vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_sram_sram_data_0[2U])))
                    : (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_sram_sram_data_0[1U])) 
                        << 0x20U) | (QData)((IData)(
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_sram_sram_data_0[0U]))))
                : ((1U & (IData)((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__reg_cpu_addr 
                                  >> 3U))) ? (((QData)((IData)(
                                                               vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_sram_sram_data_1[3U])) 
                                               << 0x20U) 
                                              | (QData)((IData)(
                                                                vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_sram_sram_data_1[2U])))
                    : (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_sram_sram_data_1[1U])) 
                        << 0x20U) | (QData)((IData)(
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_sram_sram_data_1[0U])))));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT___GEN_21 
            = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_cache_stage1_bits_sram_0_hit) 
                | (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_cache_stage1_bits_sram_1_hit)) 
               & 1U);
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT___GEN_13 
            = (0xfffffffffffffff0ULL & vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__reg_cpu_addr);
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT___GEN_10 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_rdata;
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT___GEN_21 = 0U;
    }
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_23 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_DCache_valid) 
           | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_start_operation));
    if ((0x10U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))) {
        __Vtemp1220[0U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_16[0U];
        __Vtemp1220[1U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_16[1U];
        __Vtemp1220[2U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_16[2U];
        __Vtemp1220[3U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_16[3U];
    } else {
        __Vtemp1220[0U] = ((0xfU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_15[0U]
                            : ((0xeU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_14[0U]
                                : ((0xdU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_13[0U]
                                    : ((0xcU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_12[0U]
                                        : ((0xbU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_11[0U]
                                            : ((0xaU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_10[0U]
                                                : (
                                                   (9U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_9[0U]
                                                    : 
                                                   ((8U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_8[0U]
                                                     : 
                                                    ((7U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_7[0U]
                                                      : 
                                                     ((6U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_6[0U]
                                                       : 
                                                      ((5U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_5[0U]
                                                        : 
                                                       ((4U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_4[0U]
                                                         : 
                                                        ((3U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_3[0U]
                                                          : 
                                                         ((2U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_2[0U]
                                                           : 
                                                          ((1U 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_1[0U]
                                                            : 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_0[0U])))))))))))))));
        __Vtemp1220[1U] = ((0xfU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_15[1U]
                            : ((0xeU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_14[1U]
                                : ((0xdU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_13[1U]
                                    : ((0xcU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_12[1U]
                                        : ((0xbU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_11[1U]
                                            : ((0xaU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_10[1U]
                                                : (
                                                   (9U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_9[1U]
                                                    : 
                                                   ((8U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_8[1U]
                                                     : 
                                                    ((7U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_7[1U]
                                                      : 
                                                     ((6U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_6[1U]
                                                       : 
                                                      ((5U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_5[1U]
                                                        : 
                                                       ((4U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_4[1U]
                                                         : 
                                                        ((3U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_3[1U]
                                                          : 
                                                         ((2U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_2[1U]
                                                           : 
                                                          ((1U 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_1[1U]
                                                            : 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_0[1U])))))))))))))));
        __Vtemp1220[2U] = ((0xfU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_15[2U]
                            : ((0xeU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_14[2U]
                                : ((0xdU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_13[2U]
                                    : ((0xcU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_12[2U]
                                        : ((0xbU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_11[2U]
                                            : ((0xaU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_10[2U]
                                                : (
                                                   (9U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_9[2U]
                                                    : 
                                                   ((8U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_8[2U]
                                                     : 
                                                    ((7U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_7[2U]
                                                      : 
                                                     ((6U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_6[2U]
                                                       : 
                                                      ((5U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_5[2U]
                                                        : 
                                                       ((4U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_4[2U]
                                                         : 
                                                        ((3U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_3[2U]
                                                          : 
                                                         ((2U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_2[2U]
                                                           : 
                                                          ((1U 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_1[2U]
                                                            : 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_0[2U])))))))))))))));
        __Vtemp1220[3U] = ((0xfU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_15[3U]
                            : ((0xeU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_14[3U]
                                : ((0xdU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_13[3U]
                                    : ((0xcU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_12[3U]
                                        : ((0xbU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_11[3U]
                                            : ((0xaU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_10[3U]
                                                : (
                                                   (9U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_9[3U]
                                                    : 
                                                   ((8U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_8[3U]
                                                     : 
                                                    ((7U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_7[3U]
                                                      : 
                                                     ((6U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_6[3U]
                                                       : 
                                                      ((5U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_5[3U]
                                                        : 
                                                       ((4U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_4[3U]
                                                         : 
                                                        ((3U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_3[3U]
                                                          : 
                                                         ((2U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_2[3U]
                                                           : 
                                                          ((1U 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_1[3U]
                                                            : 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_0[3U])))))))))))))));
    }
    if ((0x15U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))) {
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT___GEN_21[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_21[0U];
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT___GEN_21[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_21[1U];
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT___GEN_21[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_21[2U];
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT___GEN_21[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_21[3U];
    } else {
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT___GEN_21[0U] 
            = ((0x14U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_20[0U]
                : ((0x13U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_19[0U]
                    : ((0x12U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_18[0U]
                        : ((0x11U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_17[0U]
                            : __Vtemp1220[0U]))));
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT___GEN_21[1U] 
            = ((0x14U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_20[1U]
                : ((0x13U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_19[1U]
                    : ((0x12U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_18[1U]
                        : ((0x11U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_17[1U]
                            : __Vtemp1220[1U]))));
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT___GEN_21[2U] 
            = ((0x14U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_20[2U]
                : ((0x13U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_19[2U]
                    : ((0x12U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_18[2U]
                        : ((0x11U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_17[2U]
                            : __Vtemp1220[2U]))));
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT___GEN_21[3U] 
            = ((0x14U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_20[3U]
                : ((0x13U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_19[3U]
                    : ((0x12U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_18[3U]
                        : ((0x11U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_17[3U]
                            : __Vtemp1220[3U]))));
    }
    if ((0x10U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))) {
        __Vtemp1262[0U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_16[0U];
        __Vtemp1262[1U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_16[1U];
        __Vtemp1262[2U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_16[2U];
        __Vtemp1262[3U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_16[3U];
    } else {
        __Vtemp1262[0U] = ((0xfU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_15[0U]
                            : ((0xeU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_14[0U]
                                : ((0xdU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_13[0U]
                                    : ((0xcU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_12[0U]
                                        : ((0xbU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_11[0U]
                                            : ((0xaU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_10[0U]
                                                : (
                                                   (9U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_9[0U]
                                                    : 
                                                   ((8U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_8[0U]
                                                     : 
                                                    ((7U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_7[0U]
                                                      : 
                                                     ((6U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_6[0U]
                                                       : 
                                                      ((5U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_5[0U]
                                                        : 
                                                       ((4U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_4[0U]
                                                         : 
                                                        ((3U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_3[0U]
                                                          : 
                                                         ((2U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_2[0U]
                                                           : 
                                                          ((1U 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_1[0U]
                                                            : 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_0[0U])))))))))))))));
        __Vtemp1262[1U] = ((0xfU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_15[1U]
                            : ((0xeU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_14[1U]
                                : ((0xdU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_13[1U]
                                    : ((0xcU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_12[1U]
                                        : ((0xbU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_11[1U]
                                            : ((0xaU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_10[1U]
                                                : (
                                                   (9U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_9[1U]
                                                    : 
                                                   ((8U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_8[1U]
                                                     : 
                                                    ((7U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_7[1U]
                                                      : 
                                                     ((6U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_6[1U]
                                                       : 
                                                      ((5U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_5[1U]
                                                        : 
                                                       ((4U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_4[1U]
                                                         : 
                                                        ((3U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_3[1U]
                                                          : 
                                                         ((2U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_2[1U]
                                                           : 
                                                          ((1U 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_1[1U]
                                                            : 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_0[1U])))))))))))))));
        __Vtemp1262[2U] = ((0xfU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_15[2U]
                            : ((0xeU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_14[2U]
                                : ((0xdU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_13[2U]
                                    : ((0xcU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_12[2U]
                                        : ((0xbU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_11[2U]
                                            : ((0xaU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_10[2U]
                                                : (
                                                   (9U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_9[2U]
                                                    : 
                                                   ((8U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_8[2U]
                                                     : 
                                                    ((7U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_7[2U]
                                                      : 
                                                     ((6U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_6[2U]
                                                       : 
                                                      ((5U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_5[2U]
                                                        : 
                                                       ((4U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_4[2U]
                                                         : 
                                                        ((3U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_3[2U]
                                                          : 
                                                         ((2U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_2[2U]
                                                           : 
                                                          ((1U 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_1[2U]
                                                            : 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_0[2U])))))))))))))));
        __Vtemp1262[3U] = ((0xfU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_15[3U]
                            : ((0xeU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_14[3U]
                                : ((0xdU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_13[3U]
                                    : ((0xcU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_12[3U]
                                        : ((0xbU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_11[3U]
                                            : ((0xaU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_10[3U]
                                                : (
                                                   (9U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_9[3U]
                                                    : 
                                                   ((8U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_8[3U]
                                                     : 
                                                    ((7U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_7[3U]
                                                      : 
                                                     ((6U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_6[3U]
                                                       : 
                                                      ((5U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_5[3U]
                                                        : 
                                                       ((4U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_4[3U]
                                                         : 
                                                        ((3U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_3[3U]
                                                          : 
                                                         ((2U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_2[3U]
                                                           : 
                                                          ((1U 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_1[3U]
                                                            : 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_0[3U])))))))))))))));
    }
    if ((0x15U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))) {
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT___GEN_21[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_21[0U];
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT___GEN_21[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_21[1U];
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT___GEN_21[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_21[2U];
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT___GEN_21[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_21[3U];
    } else {
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT___GEN_21[0U] 
            = ((0x14U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_20[0U]
                : ((0x13U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_19[0U]
                    : ((0x12U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_18[0U]
                        : ((0x11U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_17[0U]
                            : __Vtemp1262[0U]))));
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT___GEN_21[1U] 
            = ((0x14U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_20[1U]
                : ((0x13U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_19[1U]
                    : ((0x12U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_18[1U]
                        : ((0x11U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_17[1U]
                            : __Vtemp1262[1U]))));
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT___GEN_21[2U] 
            = ((0x14U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_20[2U]
                : ((0x13U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_19[2U]
                    : ((0x12U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_18[2U]
                        : ((0x11U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_17[2U]
                            : __Vtemp1262[2U]))));
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT___GEN_21[3U] 
            = ((0x14U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_20[3U]
                : ((0x13U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_19[3U]
                    : ((0x12U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_18[3U]
                        : ((0x11U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_17[3U]
                            : __Vtemp1262[3U]))));
    }
    if ((0x10U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))) {
        __Vtemp1304[0U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_16[0U];
        __Vtemp1304[1U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_16[1U];
        __Vtemp1304[2U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_16[2U];
        __Vtemp1304[3U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_16[3U];
    } else {
        __Vtemp1304[0U] = ((0xfU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_15[0U]
                            : ((0xeU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_14[0U]
                                : ((0xdU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_13[0U]
                                    : ((0xcU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_12[0U]
                                        : ((0xbU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_11[0U]
                                            : ((0xaU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_10[0U]
                                                : (
                                                   (9U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_9[0U]
                                                    : 
                                                   ((8U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_8[0U]
                                                     : 
                                                    ((7U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_7[0U]
                                                      : 
                                                     ((6U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_6[0U]
                                                       : 
                                                      ((5U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_5[0U]
                                                        : 
                                                       ((4U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_4[0U]
                                                         : 
                                                        ((3U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_3[0U]
                                                          : 
                                                         ((2U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_2[0U]
                                                           : 
                                                          ((1U 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_1[0U]
                                                            : 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_0[0U])))))))))))))));
        __Vtemp1304[1U] = ((0xfU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_15[1U]
                            : ((0xeU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_14[1U]
                                : ((0xdU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_13[1U]
                                    : ((0xcU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_12[1U]
                                        : ((0xbU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_11[1U]
                                            : ((0xaU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_10[1U]
                                                : (
                                                   (9U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_9[1U]
                                                    : 
                                                   ((8U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_8[1U]
                                                     : 
                                                    ((7U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_7[1U]
                                                      : 
                                                     ((6U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_6[1U]
                                                       : 
                                                      ((5U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_5[1U]
                                                        : 
                                                       ((4U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_4[1U]
                                                         : 
                                                        ((3U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_3[1U]
                                                          : 
                                                         ((2U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_2[1U]
                                                           : 
                                                          ((1U 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_1[1U]
                                                            : 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_0[1U])))))))))))))));
        __Vtemp1304[2U] = ((0xfU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_15[2U]
                            : ((0xeU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_14[2U]
                                : ((0xdU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_13[2U]
                                    : ((0xcU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_12[2U]
                                        : ((0xbU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_11[2U]
                                            : ((0xaU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_10[2U]
                                                : (
                                                   (9U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_9[2U]
                                                    : 
                                                   ((8U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_8[2U]
                                                     : 
                                                    ((7U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_7[2U]
                                                      : 
                                                     ((6U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_6[2U]
                                                       : 
                                                      ((5U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_5[2U]
                                                        : 
                                                       ((4U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_4[2U]
                                                         : 
                                                        ((3U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_3[2U]
                                                          : 
                                                         ((2U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_2[2U]
                                                           : 
                                                          ((1U 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_1[2U]
                                                            : 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_0[2U])))))))))))))));
        __Vtemp1304[3U] = ((0xfU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_15[3U]
                            : ((0xeU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_14[3U]
                                : ((0xdU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_13[3U]
                                    : ((0xcU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_12[3U]
                                        : ((0xbU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_11[3U]
                                            : ((0xaU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_10[3U]
                                                : (
                                                   (9U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_9[3U]
                                                    : 
                                                   ((8U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_8[3U]
                                                     : 
                                                    ((7U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_7[3U]
                                                      : 
                                                     ((6U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_6[3U]
                                                       : 
                                                      ((5U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_5[3U]
                                                        : 
                                                       ((4U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_4[3U]
                                                         : 
                                                        ((3U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_3[3U]
                                                          : 
                                                         ((2U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_2[3U]
                                                           : 
                                                          ((1U 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_1[3U]
                                                            : 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_0[3U])))))))))))))));
    }
    if ((0x15U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))) {
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_21[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_21[0U];
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_21[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_21[1U];
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_21[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_21[2U];
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_21[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_21[3U];
    } else {
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_21[0U] 
            = ((0x14U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_20[0U]
                : ((0x13U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_19[0U]
                    : ((0x12U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_18[0U]
                        : ((0x11U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_17[0U]
                            : __Vtemp1304[0U]))));
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_21[1U] 
            = ((0x14U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_20[1U]
                : ((0x13U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_19[1U]
                    : ((0x12U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_18[1U]
                        : ((0x11U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_17[1U]
                            : __Vtemp1304[1U]))));
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_21[2U] 
            = ((0x14U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_20[2U]
                : ((0x13U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_19[2U]
                    : ((0x12U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_18[2U]
                        : ((0x11U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_17[2U]
                            : __Vtemp1304[2U]))));
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_21[3U] 
            = ((0x14U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_20[3U]
                : ((0x13U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_19[3U]
                    : ((0x12U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_18[3U]
                        : ((0x11U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_17[3U]
                            : __Vtemp1304[3U]))));
    }
    if ((0x10U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))) {
        __Vtemp1346[0U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_16[0U];
        __Vtemp1346[1U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_16[1U];
        __Vtemp1346[2U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_16[2U];
        __Vtemp1346[3U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_16[3U];
    } else {
        __Vtemp1346[0U] = ((0xfU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_15[0U]
                            : ((0xeU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_14[0U]
                                : ((0xdU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_13[0U]
                                    : ((0xcU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_12[0U]
                                        : ((0xbU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_11[0U]
                                            : ((0xaU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_10[0U]
                                                : (
                                                   (9U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_9[0U]
                                                    : 
                                                   ((8U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_8[0U]
                                                     : 
                                                    ((7U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_7[0U]
                                                      : 
                                                     ((6U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_6[0U]
                                                       : 
                                                      ((5U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_5[0U]
                                                        : 
                                                       ((4U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_4[0U]
                                                         : 
                                                        ((3U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_3[0U]
                                                          : 
                                                         ((2U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_2[0U]
                                                           : 
                                                          ((1U 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_1[0U]
                                                            : 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_0[0U])))))))))))))));
        __Vtemp1346[1U] = ((0xfU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_15[1U]
                            : ((0xeU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_14[1U]
                                : ((0xdU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_13[1U]
                                    : ((0xcU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_12[1U]
                                        : ((0xbU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_11[1U]
                                            : ((0xaU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_10[1U]
                                                : (
                                                   (9U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_9[1U]
                                                    : 
                                                   ((8U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_8[1U]
                                                     : 
                                                    ((7U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_7[1U]
                                                      : 
                                                     ((6U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_6[1U]
                                                       : 
                                                      ((5U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_5[1U]
                                                        : 
                                                       ((4U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_4[1U]
                                                         : 
                                                        ((3U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_3[1U]
                                                          : 
                                                         ((2U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_2[1U]
                                                           : 
                                                          ((1U 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_1[1U]
                                                            : 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_0[1U])))))))))))))));
        __Vtemp1346[2U] = ((0xfU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_15[2U]
                            : ((0xeU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_14[2U]
                                : ((0xdU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_13[2U]
                                    : ((0xcU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_12[2U]
                                        : ((0xbU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_11[2U]
                                            : ((0xaU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_10[2U]
                                                : (
                                                   (9U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_9[2U]
                                                    : 
                                                   ((8U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_8[2U]
                                                     : 
                                                    ((7U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_7[2U]
                                                      : 
                                                     ((6U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_6[2U]
                                                       : 
                                                      ((5U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_5[2U]
                                                        : 
                                                       ((4U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_4[2U]
                                                         : 
                                                        ((3U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_3[2U]
                                                          : 
                                                         ((2U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_2[2U]
                                                           : 
                                                          ((1U 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_1[2U]
                                                            : 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_0[2U])))))))))))))));
        __Vtemp1346[3U] = ((0xfU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_15[3U]
                            : ((0xeU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_14[3U]
                                : ((0xdU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_13[3U]
                                    : ((0xcU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_12[3U]
                                        : ((0xbU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_11[3U]
                                            : ((0xaU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_10[3U]
                                                : (
                                                   (9U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_9[3U]
                                                    : 
                                                   ((8U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_8[3U]
                                                     : 
                                                    ((7U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_7[3U]
                                                      : 
                                                     ((6U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_6[3U]
                                                       : 
                                                      ((5U 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_5[3U]
                                                        : 
                                                       ((4U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_4[3U]
                                                         : 
                                                        ((3U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_3[3U]
                                                          : 
                                                         ((2U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_2[3U]
                                                           : 
                                                          ((1U 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_1[3U]
                                                            : 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_0[3U])))))))))))))));
    }
    if ((0x15U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))) {
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_21[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_21[0U];
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_21[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_21[1U];
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_21[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_21[2U];
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_21[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_21[3U];
    } else {
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_21[0U] 
            = ((0x14U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_20[0U]
                : ((0x13U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_19[0U]
                    : ((0x12U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_18[0U]
                        : ((0x11U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_17[0U]
                            : __Vtemp1346[0U]))));
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_21[1U] 
            = ((0x14U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_20[1U]
                : ((0x13U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_19[1U]
                    : ((0x12U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_18[1U]
                        : ((0x11U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_17[1U]
                            : __Vtemp1346[1U]))));
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_21[2U] 
            = ((0x14U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_20[2U]
                : ((0x13U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_19[2U]
                    : ((0x12U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_18[2U]
                        : ((0x11U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_17[2U]
                            : __Vtemp1346[2U]))));
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_21[3U] 
            = ((0x14U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_20[3U]
                : ((0x13U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_19[3U]
                    : ((0x12U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_18[3U]
                        : ((0x11U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_17[3U]
                            : __Vtemp1346[3U]))));
    }
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_clint_bus_valid 
        = (((0ULL == (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu_io_bus_bits_addr 
                      >> 0x1fU)) & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1__DOT__not_clint))) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu_io_bus_valid));
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_wb_bits_rdata 
        = ((0ULL != (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu_io_bus_bits_addr 
                     >> 0x1fU)) ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rdata
            : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1__DOT__not_clint)
                ? vlSelf->riscv_soc__DOT__axi_ram__DOT__mem_rdata
                : vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__red_rdata));
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_bus2_valid 
        = (((0ULL == (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu_io_bus_bits_addr 
                      >> 0x1fU)) & (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1__DOT__not_clint)) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu_io_bus_valid));
    VL_EXTEND_WQ(127,64, __Vtemp1358, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__op_data1);
    VL_SHIFTL_WWI(127,127,6, __Vtemp1359, __Vtemp1358, (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__shift_rs2_data));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__result_data 
        = ((5U == (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                         >> 2U))) ? ((1U == (3U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                   >> 5U)))
                                      ? VL_SHIFTRS_QQI(64,64,6, 
                                                       ((1U 
                                                         & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                                                         ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___op_data1_T_4
                                                         : vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_op_data1), (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__shift_rs2_data))
                                      : (((1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                                           ? (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__op_data1))
                                           : vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__op_data1) 
                                         >> (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__shift_rs2_data)))
            : ((1U == (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                             >> 2U))) ? (((QData)((IData)(
                                                          __Vtemp1359[1U])) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           __Vtemp1359[0U])))
                : ((4U == (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                 >> 2U))) ? (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__op_data1 
                                             ^ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__rs2_data)
                    : ((6U == (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                     >> 2U))) ? (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__op_data1 
                                                 | vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__rs2_data)
                        : ((7U == (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                         >> 2U))) ? 
                           (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__op_data1 
                            & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__rs2_data)
                            : ((3U == (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                             >> 2U)))
                                ? (QData)((IData)((1U 
                                                   & (~ 
                                                      vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__add_sub_result[2U]))))
                                : ((2U == (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                 >> 2U)))
                                    ? (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__s_rs1_l_rs2))
                                    : (((QData)((IData)(
                                                        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__add_sub_result[1U])) 
                                        << 0x20U) | (QData)((IData)(
                                                                    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__add_sub_result[0U]))))))))));
    VL_EXTEND_WQ(65,64, __Vtemp1363, (4ULL + vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_pc));
    VL_EXTEND_WQ(65,64, __Vtemp1366, (4ULL + vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_pc));
    VL_EXTEND_WQ(65,64, __Vtemp1369, (4ULL + vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_pc));
    VL_EXTEND_WQ(65,64, __Vtemp1374, (4ULL + vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_pc));
    VL_EXTEND_WQ(65,64, __Vtemp1376, (4ULL + vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_pc));
    VL_EXTEND_WQ(65,64, __Vtemp1380, (4ULL + vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_pc));
    __Vtemp1389[1U] = ((5U == (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                     >> 2U))) ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__s_rs1_l_rs2)
                                                  ? 
                                                 __Vtemp1366[1U]
                                                  : (IData)(
                                                            (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1 
                                                             >> 0x20U)))
                        : ((6U == (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                         >> 2U))) ? 
                           ((1U & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__add_sub_result[2U])
                             ? __Vtemp1369[1U] : (IData)(
                                                         (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1 
                                                          >> 0x20U)))
                            : ((4U == (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                             >> 2U)))
                                ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__s_rs1_l_rs2)
                                    ? (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1 
                                               >> 0x20U))
                                    : __Vtemp1374[1U])
                                : ((1U == (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                 >> 2U)))
                                    ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__is_eq)
                                        ? __Vtemp1376[1U]
                                        : (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1 
                                                   >> 0x20U)))
                                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__is_eq)
                                        ? (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1 
                                                   >> 0x20U))
                                        : __Vtemp1380[1U])))));
    __Vtemp1391[0U] = ((7U == (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                     >> 2U))) ? ((1U 
                                                  & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__add_sub_result[2U])
                                                  ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1)
                                                  : 
                                                 __Vtemp1363[0U])
                        : ((5U == (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                         >> 2U))) ? 
                           ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__s_rs1_l_rs2)
                             ? __Vtemp1366[0U] : (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1))
                            : ((6U == (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                             >> 2U)))
                                ? ((1U & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__add_sub_result[2U])
                                    ? __Vtemp1369[0U]
                                    : (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1))
                                : ((4U == (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                 >> 2U)))
                                    ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__s_rs1_l_rs2)
                                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1)
                                        : __Vtemp1374[0U])
                                    : ((1U == (7U & 
                                               ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                >> 2U)))
                                        ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__is_eq)
                                            ? __Vtemp1376[0U]
                                            : (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1))
                                        : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__is_eq)
                                            ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1)
                                            : __Vtemp1380[0U]))))));
    if ((3U == (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                      >> 2U)))) {
        __Vtemp1393[2U] = 1U;
        riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___temp_result_pc_T_19[0U] 
            = (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1);
        riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___temp_result_pc_T_19[1U] 
            = (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1 
                       >> 0x20U));
    } else {
        __Vtemp1393[2U] = ((7U == (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                         >> 2U))) ? 
                           ((1U & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__add_sub_result[2U])
                             ? 1U : __Vtemp1363[2U])
                            : ((5U == (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                             >> 2U)))
                                ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__s_rs1_l_rs2)
                                    ? __Vtemp1366[2U]
                                    : 1U) : ((6U == 
                                              (7U & 
                                               ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                >> 2U)))
                                              ? ((1U 
                                                  & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__add_sub_result[2U])
                                                  ? 
                                                 __Vtemp1369[2U]
                                                  : 1U)
                                              : ((4U 
                                                  == 
                                                  (7U 
                                                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                      >> 2U)))
                                                  ? 
                                                 ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__s_rs1_l_rs2)
                                                   ? 1U
                                                   : 
                                                  __Vtemp1374[2U])
                                                  : 
                                                 ((1U 
                                                   == 
                                                   (7U 
                                                    & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                       >> 2U)))
                                                   ? 
                                                  ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__is_eq)
                                                    ? 
                                                   __Vtemp1376[2U]
                                                    : 1U)
                                                   : 
                                                  ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__is_eq)
                                                    ? 1U
                                                    : 
                                                   __Vtemp1380[2U]))))));
        riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___temp_result_pc_T_19[0U] 
            = __Vtemp1391[0U];
        riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___temp_result_pc_T_19[1U] 
            = ((7U == (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                             >> 2U))) ? ((1U & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__add_sub_result[2U])
                                          ? (IData)(
                                                    (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1 
                                                     >> 0x20U))
                                          : __Vtemp1363[1U])
                : __Vtemp1389[1U]);
    }
    riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___temp_result_pc_T_19[2U] 
        = __Vtemp1393[2U];
    if ((0x25U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))) {
        __Vtemp1425[0U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_37[0U];
        __Vtemp1425[1U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_37[1U];
        __Vtemp1425[2U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_37[2U];
        __Vtemp1425[3U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_37[3U];
    } else {
        __Vtemp1425[0U] = ((0x24U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_36[0U]
                            : ((0x23U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_35[0U]
                                : ((0x22U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_34[0U]
                                    : ((0x21U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_33[0U]
                                        : ((0x20U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_32[0U]
                                            : ((0x1fU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_31[0U]
                                                : (
                                                   (0x1eU 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_30[0U]
                                                    : 
                                                   ((0x1dU 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_29[0U]
                                                     : 
                                                    ((0x1cU 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_28[0U]
                                                      : 
                                                     ((0x1bU 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_27[0U]
                                                       : 
                                                      ((0x1aU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_26[0U]
                                                        : 
                                                       ((0x19U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_25[0U]
                                                         : 
                                                        ((0x18U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_24[0U]
                                                          : 
                                                         ((0x17U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_23[0U]
                                                           : 
                                                          ((0x16U 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_22[0U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT___GEN_21[0U])))))))))))))));
        __Vtemp1425[1U] = ((0x24U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_36[1U]
                            : ((0x23U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_35[1U]
                                : ((0x22U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_34[1U]
                                    : ((0x21U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_33[1U]
                                        : ((0x20U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_32[1U]
                                            : ((0x1fU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_31[1U]
                                                : (
                                                   (0x1eU 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_30[1U]
                                                    : 
                                                   ((0x1dU 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_29[1U]
                                                     : 
                                                    ((0x1cU 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_28[1U]
                                                      : 
                                                     ((0x1bU 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_27[1U]
                                                       : 
                                                      ((0x1aU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_26[1U]
                                                        : 
                                                       ((0x19U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_25[1U]
                                                         : 
                                                        ((0x18U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_24[1U]
                                                          : 
                                                         ((0x17U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_23[1U]
                                                           : 
                                                          ((0x16U 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_22[1U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT___GEN_21[1U])))))))))))))));
        __Vtemp1425[2U] = ((0x24U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_36[2U]
                            : ((0x23U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_35[2U]
                                : ((0x22U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_34[2U]
                                    : ((0x21U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_33[2U]
                                        : ((0x20U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_32[2U]
                                            : ((0x1fU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_31[2U]
                                                : (
                                                   (0x1eU 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_30[2U]
                                                    : 
                                                   ((0x1dU 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_29[2U]
                                                     : 
                                                    ((0x1cU 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_28[2U]
                                                      : 
                                                     ((0x1bU 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_27[2U]
                                                       : 
                                                      ((0x1aU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_26[2U]
                                                        : 
                                                       ((0x19U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_25[2U]
                                                         : 
                                                        ((0x18U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_24[2U]
                                                          : 
                                                         ((0x17U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_23[2U]
                                                           : 
                                                          ((0x16U 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_22[2U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT___GEN_21[2U])))))))))))))));
        __Vtemp1425[3U] = ((0x24U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_36[3U]
                            : ((0x23U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_35[3U]
                                : ((0x22U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_34[3U]
                                    : ((0x21U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_33[3U]
                                        : ((0x20U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_32[3U]
                                            : ((0x1fU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_31[3U]
                                                : (
                                                   (0x1eU 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_30[3U]
                                                    : 
                                                   ((0x1dU 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_29[3U]
                                                     : 
                                                    ((0x1cU 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_28[3U]
                                                      : 
                                                     ((0x1bU 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_27[3U]
                                                       : 
                                                      ((0x1aU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_26[3U]
                                                        : 
                                                       ((0x19U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_25[3U]
                                                         : 
                                                        ((0x18U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_24[3U]
                                                          : 
                                                         ((0x17U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_23[3U]
                                                           : 
                                                          ((0x16U 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_22[3U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT___GEN_21[3U])))))))))))))));
    }
    if ((0x2aU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))) {
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT___GEN_42[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_42[0U];
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT___GEN_42[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_42[1U];
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT___GEN_42[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_42[2U];
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT___GEN_42[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_42[3U];
    } else {
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT___GEN_42[0U] 
            = ((0x29U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_41[0U]
                : ((0x28U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_40[0U]
                    : ((0x27U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_39[0U]
                        : ((0x26U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_38[0U]
                            : __Vtemp1425[0U]))));
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT___GEN_42[1U] 
            = ((0x29U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_41[1U]
                : ((0x28U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_40[1U]
                    : ((0x27U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_39[1U]
                        : ((0x26U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_38[1U]
                            : __Vtemp1425[1U]))));
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT___GEN_42[2U] 
            = ((0x29U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_41[2U]
                : ((0x28U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_40[2U]
                    : ((0x27U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_39[2U]
                        : ((0x26U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_38[2U]
                            : __Vtemp1425[2U]))));
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT___GEN_42[3U] 
            = ((0x29U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_41[3U]
                : ((0x28U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_40[3U]
                    : ((0x27U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_39[3U]
                        : ((0x26U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_38[3U]
                            : __Vtemp1425[3U]))));
    }
    if ((0x25U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))) {
        __Vtemp1467[0U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_37[0U];
        __Vtemp1467[1U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_37[1U];
        __Vtemp1467[2U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_37[2U];
        __Vtemp1467[3U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_37[3U];
    } else {
        __Vtemp1467[0U] = ((0x24U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_36[0U]
                            : ((0x23U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_35[0U]
                                : ((0x22U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_34[0U]
                                    : ((0x21U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_33[0U]
                                        : ((0x20U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_32[0U]
                                            : ((0x1fU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_31[0U]
                                                : (
                                                   (0x1eU 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_30[0U]
                                                    : 
                                                   ((0x1dU 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_29[0U]
                                                     : 
                                                    ((0x1cU 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_28[0U]
                                                      : 
                                                     ((0x1bU 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_27[0U]
                                                       : 
                                                      ((0x1aU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_26[0U]
                                                        : 
                                                       ((0x19U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_25[0U]
                                                         : 
                                                        ((0x18U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_24[0U]
                                                          : 
                                                         ((0x17U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_23[0U]
                                                           : 
                                                          ((0x16U 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_22[0U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT___GEN_21[0U])))))))))))))));
        __Vtemp1467[1U] = ((0x24U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_36[1U]
                            : ((0x23U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_35[1U]
                                : ((0x22U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_34[1U]
                                    : ((0x21U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_33[1U]
                                        : ((0x20U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_32[1U]
                                            : ((0x1fU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_31[1U]
                                                : (
                                                   (0x1eU 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_30[1U]
                                                    : 
                                                   ((0x1dU 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_29[1U]
                                                     : 
                                                    ((0x1cU 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_28[1U]
                                                      : 
                                                     ((0x1bU 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_27[1U]
                                                       : 
                                                      ((0x1aU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_26[1U]
                                                        : 
                                                       ((0x19U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_25[1U]
                                                         : 
                                                        ((0x18U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_24[1U]
                                                          : 
                                                         ((0x17U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_23[1U]
                                                           : 
                                                          ((0x16U 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_22[1U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT___GEN_21[1U])))))))))))))));
        __Vtemp1467[2U] = ((0x24U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_36[2U]
                            : ((0x23U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_35[2U]
                                : ((0x22U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_34[2U]
                                    : ((0x21U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_33[2U]
                                        : ((0x20U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_32[2U]
                                            : ((0x1fU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_31[2U]
                                                : (
                                                   (0x1eU 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_30[2U]
                                                    : 
                                                   ((0x1dU 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_29[2U]
                                                     : 
                                                    ((0x1cU 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_28[2U]
                                                      : 
                                                     ((0x1bU 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_27[2U]
                                                       : 
                                                      ((0x1aU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_26[2U]
                                                        : 
                                                       ((0x19U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_25[2U]
                                                         : 
                                                        ((0x18U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_24[2U]
                                                          : 
                                                         ((0x17U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_23[2U]
                                                           : 
                                                          ((0x16U 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_22[2U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT___GEN_21[2U])))))))))))))));
        __Vtemp1467[3U] = ((0x24U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_36[3U]
                            : ((0x23U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_35[3U]
                                : ((0x22U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_34[3U]
                                    : ((0x21U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_33[3U]
                                        : ((0x20U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_32[3U]
                                            : ((0x1fU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_31[3U]
                                                : (
                                                   (0x1eU 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_30[3U]
                                                    : 
                                                   ((0x1dU 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_29[3U]
                                                     : 
                                                    ((0x1cU 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_28[3U]
                                                      : 
                                                     ((0x1bU 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_27[3U]
                                                       : 
                                                      ((0x1aU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_26[3U]
                                                        : 
                                                       ((0x19U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_25[3U]
                                                         : 
                                                        ((0x18U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_24[3U]
                                                          : 
                                                         ((0x17U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_23[3U]
                                                           : 
                                                          ((0x16U 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_22[3U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT___GEN_21[3U])))))))))))))));
    }
    if ((0x2aU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))) {
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT___GEN_42[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_42[0U];
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT___GEN_42[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_42[1U];
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT___GEN_42[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_42[2U];
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT___GEN_42[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_42[3U];
    } else {
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT___GEN_42[0U] 
            = ((0x29U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_41[0U]
                : ((0x28U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_40[0U]
                    : ((0x27U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_39[0U]
                        : ((0x26U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_38[0U]
                            : __Vtemp1467[0U]))));
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT___GEN_42[1U] 
            = ((0x29U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_41[1U]
                : ((0x28U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_40[1U]
                    : ((0x27U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_39[1U]
                        : ((0x26U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_38[1U]
                            : __Vtemp1467[1U]))));
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT___GEN_42[2U] 
            = ((0x29U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_41[2U]
                : ((0x28U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_40[2U]
                    : ((0x27U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_39[2U]
                        : ((0x26U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_38[2U]
                            : __Vtemp1467[2U]))));
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT___GEN_42[3U] 
            = ((0x29U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_41[3U]
                : ((0x28U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_40[3U]
                    : ((0x27U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_39[3U]
                        : ((0x26U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_38[3U]
                            : __Vtemp1467[3U]))));
    }
    if ((0x25U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))) {
        __Vtemp1509[0U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_37[0U];
        __Vtemp1509[1U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_37[1U];
        __Vtemp1509[2U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_37[2U];
        __Vtemp1509[3U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_37[3U];
    } else {
        __Vtemp1509[0U] = ((0x24U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_36[0U]
                            : ((0x23U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_35[0U]
                                : ((0x22U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_34[0U]
                                    : ((0x21U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_33[0U]
                                        : ((0x20U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_32[0U]
                                            : ((0x1fU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_31[0U]
                                                : (
                                                   (0x1eU 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_30[0U]
                                                    : 
                                                   ((0x1dU 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_29[0U]
                                                     : 
                                                    ((0x1cU 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_28[0U]
                                                      : 
                                                     ((0x1bU 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_27[0U]
                                                       : 
                                                      ((0x1aU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_26[0U]
                                                        : 
                                                       ((0x19U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_25[0U]
                                                         : 
                                                        ((0x18U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_24[0U]
                                                          : 
                                                         ((0x17U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_23[0U]
                                                           : 
                                                          ((0x16U 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_22[0U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_21[0U])))))))))))))));
        __Vtemp1509[1U] = ((0x24U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_36[1U]
                            : ((0x23U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_35[1U]
                                : ((0x22U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_34[1U]
                                    : ((0x21U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_33[1U]
                                        : ((0x20U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_32[1U]
                                            : ((0x1fU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_31[1U]
                                                : (
                                                   (0x1eU 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_30[1U]
                                                    : 
                                                   ((0x1dU 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_29[1U]
                                                     : 
                                                    ((0x1cU 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_28[1U]
                                                      : 
                                                     ((0x1bU 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_27[1U]
                                                       : 
                                                      ((0x1aU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_26[1U]
                                                        : 
                                                       ((0x19U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_25[1U]
                                                         : 
                                                        ((0x18U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_24[1U]
                                                          : 
                                                         ((0x17U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_23[1U]
                                                           : 
                                                          ((0x16U 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_22[1U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_21[1U])))))))))))))));
        __Vtemp1509[2U] = ((0x24U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_36[2U]
                            : ((0x23U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_35[2U]
                                : ((0x22U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_34[2U]
                                    : ((0x21U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_33[2U]
                                        : ((0x20U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_32[2U]
                                            : ((0x1fU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_31[2U]
                                                : (
                                                   (0x1eU 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_30[2U]
                                                    : 
                                                   ((0x1dU 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_29[2U]
                                                     : 
                                                    ((0x1cU 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_28[2U]
                                                      : 
                                                     ((0x1bU 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_27[2U]
                                                       : 
                                                      ((0x1aU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_26[2U]
                                                        : 
                                                       ((0x19U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_25[2U]
                                                         : 
                                                        ((0x18U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_24[2U]
                                                          : 
                                                         ((0x17U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_23[2U]
                                                           : 
                                                          ((0x16U 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_22[2U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_21[2U])))))))))))))));
        __Vtemp1509[3U] = ((0x24U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_36[3U]
                            : ((0x23U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_35[3U]
                                : ((0x22U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_34[3U]
                                    : ((0x21U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_33[3U]
                                        : ((0x20U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_32[3U]
                                            : ((0x1fU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_31[3U]
                                                : (
                                                   (0x1eU 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_30[3U]
                                                    : 
                                                   ((0x1dU 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_29[3U]
                                                     : 
                                                    ((0x1cU 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_28[3U]
                                                      : 
                                                     ((0x1bU 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_27[3U]
                                                       : 
                                                      ((0x1aU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_26[3U]
                                                        : 
                                                       ((0x19U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_25[3U]
                                                         : 
                                                        ((0x18U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_24[3U]
                                                          : 
                                                         ((0x17U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_23[3U]
                                                           : 
                                                          ((0x16U 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_22[3U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_21[3U])))))))))))))));
    }
    if ((0x2aU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))) {
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_42[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_42[0U];
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_42[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_42[1U];
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_42[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_42[2U];
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_42[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_42[3U];
    } else {
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_42[0U] 
            = ((0x29U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_41[0U]
                : ((0x28U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_40[0U]
                    : ((0x27U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_39[0U]
                        : ((0x26U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_38[0U]
                            : __Vtemp1509[0U]))));
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_42[1U] 
            = ((0x29U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_41[1U]
                : ((0x28U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_40[1U]
                    : ((0x27U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_39[1U]
                        : ((0x26U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_38[1U]
                            : __Vtemp1509[1U]))));
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_42[2U] 
            = ((0x29U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_41[2U]
                : ((0x28U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_40[2U]
                    : ((0x27U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_39[2U]
                        : ((0x26U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_38[2U]
                            : __Vtemp1509[2U]))));
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_42[3U] 
            = ((0x29U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_41[3U]
                : ((0x28U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_40[3U]
                    : ((0x27U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_39[3U]
                        : ((0x26U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_38[3U]
                            : __Vtemp1509[3U]))));
    }
    if ((0x25U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))) {
        __Vtemp1551[0U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_37[0U];
        __Vtemp1551[1U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_37[1U];
        __Vtemp1551[2U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_37[2U];
        __Vtemp1551[3U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_37[3U];
    } else {
        __Vtemp1551[0U] = ((0x24U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_36[0U]
                            : ((0x23U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_35[0U]
                                : ((0x22U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_34[0U]
                                    : ((0x21U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_33[0U]
                                        : ((0x20U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_32[0U]
                                            : ((0x1fU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_31[0U]
                                                : (
                                                   (0x1eU 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_30[0U]
                                                    : 
                                                   ((0x1dU 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_29[0U]
                                                     : 
                                                    ((0x1cU 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_28[0U]
                                                      : 
                                                     ((0x1bU 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_27[0U]
                                                       : 
                                                      ((0x1aU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_26[0U]
                                                        : 
                                                       ((0x19U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_25[0U]
                                                         : 
                                                        ((0x18U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_24[0U]
                                                          : 
                                                         ((0x17U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_23[0U]
                                                           : 
                                                          ((0x16U 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_22[0U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_21[0U])))))))))))))));
        __Vtemp1551[1U] = ((0x24U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_36[1U]
                            : ((0x23U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_35[1U]
                                : ((0x22U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_34[1U]
                                    : ((0x21U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_33[1U]
                                        : ((0x20U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_32[1U]
                                            : ((0x1fU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_31[1U]
                                                : (
                                                   (0x1eU 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_30[1U]
                                                    : 
                                                   ((0x1dU 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_29[1U]
                                                     : 
                                                    ((0x1cU 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_28[1U]
                                                      : 
                                                     ((0x1bU 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_27[1U]
                                                       : 
                                                      ((0x1aU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_26[1U]
                                                        : 
                                                       ((0x19U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_25[1U]
                                                         : 
                                                        ((0x18U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_24[1U]
                                                          : 
                                                         ((0x17U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_23[1U]
                                                           : 
                                                          ((0x16U 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_22[1U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_21[1U])))))))))))))));
        __Vtemp1551[2U] = ((0x24U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_36[2U]
                            : ((0x23U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_35[2U]
                                : ((0x22U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_34[2U]
                                    : ((0x21U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_33[2U]
                                        : ((0x20U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_32[2U]
                                            : ((0x1fU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_31[2U]
                                                : (
                                                   (0x1eU 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_30[2U]
                                                    : 
                                                   ((0x1dU 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_29[2U]
                                                     : 
                                                    ((0x1cU 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_28[2U]
                                                      : 
                                                     ((0x1bU 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_27[2U]
                                                       : 
                                                      ((0x1aU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_26[2U]
                                                        : 
                                                       ((0x19U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_25[2U]
                                                         : 
                                                        ((0x18U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_24[2U]
                                                          : 
                                                         ((0x17U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_23[2U]
                                                           : 
                                                          ((0x16U 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_22[2U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_21[2U])))))))))))))));
        __Vtemp1551[3U] = ((0x24U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_36[3U]
                            : ((0x23U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_35[3U]
                                : ((0x22U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_34[3U]
                                    : ((0x21U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_33[3U]
                                        : ((0x20U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_32[3U]
                                            : ((0x1fU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_31[3U]
                                                : (
                                                   (0x1eU 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_30[3U]
                                                    : 
                                                   ((0x1dU 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_29[3U]
                                                     : 
                                                    ((0x1cU 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_28[3U]
                                                      : 
                                                     ((0x1bU 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_27[3U]
                                                       : 
                                                      ((0x1aU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_26[3U]
                                                        : 
                                                       ((0x19U 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_25[3U]
                                                         : 
                                                        ((0x18U 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_24[3U]
                                                          : 
                                                         ((0x17U 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_23[3U]
                                                           : 
                                                          ((0x16U 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_22[3U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_21[3U])))))))))))))));
    }
    if ((0x2aU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))) {
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_42[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_42[0U];
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_42[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_42[1U];
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_42[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_42[2U];
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_42[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_42[3U];
    } else {
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_42[0U] 
            = ((0x29U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_41[0U]
                : ((0x28U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_40[0U]
                    : ((0x27U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_39[0U]
                        : ((0x26U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_38[0U]
                            : __Vtemp1551[0U]))));
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_42[1U] 
            = ((0x29U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_41[1U]
                : ((0x28U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_40[1U]
                    : ((0x27U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_39[1U]
                        : ((0x26U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_38[1U]
                            : __Vtemp1551[1U]))));
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_42[2U] 
            = ((0x29U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_41[2U]
                : ((0x28U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_40[2U]
                    : ((0x27U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_39[2U]
                        : ((0x26U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_38[2U]
                            : __Vtemp1551[2U]))));
        riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_42[3U] 
            = ((0x29U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_41[3U]
                : ((0x28U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_40[3U]
                    : ((0x27U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_39[3U]
                        : ((0x26U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_38[3U]
                            : __Vtemp1551[3U]))));
    }
    vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT___GEN_5 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_clint_bus_valid) 
           | (IData)(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_state));
    vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT___GEN_6 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_clint_bus_valid) 
           | (IData)(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_ready));
    vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT___T_2 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_clint_bus_valid) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_ready));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_r_data 
        = ((7U == (7U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_addr)))
            ? (QData)((IData)((0xffU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_wb_bits_rdata 
                                                >> 0x38U)))))
            : ((6U == (7U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_addr)))
                ? (QData)((IData)((0xffffU & (IData)(
                                                     (vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_wb_bits_rdata 
                                                      >> 0x30U)))))
                : ((5U == (7U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_addr)))
                    ? (QData)((IData)((0xffffffU & (IData)(
                                                           (vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_wb_bits_rdata 
                                                            >> 0x28U)))))
                    : ((4U == (7U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_addr)))
                        ? (QData)((IData)((vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_wb_bits_rdata 
                                           >> 0x20U)))
                        : ((3U == (7U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_addr)))
                            ? (vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_wb_bits_rdata 
                               >> 0x18U) : ((2U == 
                                             (7U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_addr)))
                                             ? (vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_wb_bits_rdata 
                                                >> 0x10U)
                                             : ((1U 
                                                 == 
                                                 (7U 
                                                  & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_addr)))
                                                 ? 
                                                (vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_wb_bits_rdata 
                                                 >> 8U)
                                                 : vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_wb_bits_rdata)))))));
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___T_1 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_bus2_valid) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu_io_bus_bits_is_w));
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__w_chosen 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__w_locked)
            ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__w_lockId)
            : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid)
                ? 0U : (((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_bus2_valid) 
                         & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu_io_bus_bits_is_w))
                         ? 1U : 2U)));
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_10 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_bus1_valid)
            ? 2U : (((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_bus2_valid) 
                     & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu_io_bus_bits_is_w)))
                     ? 3U : 0U));
    if ((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_opType))) {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__dst_data 
            = (4ULL + vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_pc);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__temp_result_pc[0U] 
            = ((2U == (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                             >> 2U))) ? ((IData)((0x8000000000000000ULL 
                                                  | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1 
                                                     >> 1U))) 
                                         << 1U) : riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___temp_result_pc_T_19[0U]);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__temp_result_pc[1U] 
            = ((2U == (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                             >> 2U))) ? (((IData)((0x8000000000000000ULL 
                                                   | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1 
                                                      >> 1U))) 
                                          >> 0x1fU) 
                                         | ((IData)(
                                                    ((0x8000000000000000ULL 
                                                      | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1 
                                                         >> 1U)) 
                                                     >> 0x20U)) 
                                            << 1U))
                : riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___temp_result_pc_T_19[1U]);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__temp_result_pc[2U] 
            = ((2U == (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                             >> 2U))) ? ((IData)(((0x8000000000000000ULL 
                                                   | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___add_pc_T_1 
                                                      >> 1U)) 
                                                  >> 0x20U)) 
                                         >> 0x1fU) : 
               riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___temp_result_pc_T_19[2U]);
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__dst_data 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__result_data;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__temp_result_pc[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__temp_result_pc[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__temp_result_pc[2U] = 0U;
    }
    if ((0x3aU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))) {
        __Vtemp1599[0U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_58[0U];
        __Vtemp1599[1U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_58[1U];
        __Vtemp1599[2U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_58[2U];
        __Vtemp1599[3U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_58[3U];
    } else {
        __Vtemp1599[0U] = ((0x39U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_57[0U]
                            : ((0x38U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_56[0U]
                                : ((0x37U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_55[0U]
                                    : ((0x36U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_54[0U]
                                        : ((0x35U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_53[0U]
                                            : ((0x34U 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_52[0U]
                                                : (
                                                   (0x33U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_51[0U]
                                                    : 
                                                   ((0x32U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_50[0U]
                                                     : 
                                                    ((0x31U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_49[0U]
                                                      : 
                                                     ((0x30U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_48[0U]
                                                       : 
                                                      ((0x2fU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_47[0U]
                                                        : 
                                                       ((0x2eU 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_46[0U]
                                                         : 
                                                        ((0x2dU 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_45[0U]
                                                          : 
                                                         ((0x2cU 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_44[0U]
                                                           : 
                                                          ((0x2bU 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_43[0U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT___GEN_42[0U])))))))))))))));
        __Vtemp1599[1U] = ((0x39U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_57[1U]
                            : ((0x38U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_56[1U]
                                : ((0x37U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_55[1U]
                                    : ((0x36U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_54[1U]
                                        : ((0x35U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_53[1U]
                                            : ((0x34U 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_52[1U]
                                                : (
                                                   (0x33U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_51[1U]
                                                    : 
                                                   ((0x32U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_50[1U]
                                                     : 
                                                    ((0x31U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_49[1U]
                                                      : 
                                                     ((0x30U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_48[1U]
                                                       : 
                                                      ((0x2fU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_47[1U]
                                                        : 
                                                       ((0x2eU 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_46[1U]
                                                         : 
                                                        ((0x2dU 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_45[1U]
                                                          : 
                                                         ((0x2cU 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_44[1U]
                                                           : 
                                                          ((0x2bU 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_43[1U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT___GEN_42[1U])))))))))))))));
        __Vtemp1599[2U] = ((0x39U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_57[2U]
                            : ((0x38U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_56[2U]
                                : ((0x37U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_55[2U]
                                    : ((0x36U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_54[2U]
                                        : ((0x35U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_53[2U]
                                            : ((0x34U 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_52[2U]
                                                : (
                                                   (0x33U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_51[2U]
                                                    : 
                                                   ((0x32U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_50[2U]
                                                     : 
                                                    ((0x31U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_49[2U]
                                                      : 
                                                     ((0x30U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_48[2U]
                                                       : 
                                                      ((0x2fU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_47[2U]
                                                        : 
                                                       ((0x2eU 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_46[2U]
                                                         : 
                                                        ((0x2dU 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_45[2U]
                                                          : 
                                                         ((0x2cU 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_44[2U]
                                                           : 
                                                          ((0x2bU 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_43[2U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT___GEN_42[2U])))))))))))))));
        __Vtemp1599[3U] = ((0x39U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_57[3U]
                            : ((0x38U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_56[3U]
                                : ((0x37U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_55[3U]
                                    : ((0x36U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_54[3U]
                                        : ((0x35U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_53[3U]
                                            : ((0x34U 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_52[3U]
                                                : (
                                                   (0x33U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_51[3U]
                                                    : 
                                                   ((0x32U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_50[3U]
                                                     : 
                                                    ((0x31U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_49[3U]
                                                      : 
                                                     ((0x30U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_48[3U]
                                                       : 
                                                      ((0x2fU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_47[3U]
                                                        : 
                                                       ((0x2eU 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_46[3U]
                                                         : 
                                                        ((0x2dU 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_45[3U]
                                                          : 
                                                         ((0x2cU 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_44[3U]
                                                           : 
                                                          ((0x2bU 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_43[3U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT___GEN_42[3U])))))))))))))));
    }
    if ((0x3dU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))) {
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT___GEN_61[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_61[0U];
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT___GEN_61[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_61[1U];
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT___GEN_61[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_61[2U];
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT___GEN_61[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_61[3U];
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT___GEN_61[0U] 
            = ((0x3cU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_60[0U]
                : ((0x3bU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_59[0U]
                    : __Vtemp1599[0U]));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT___GEN_61[1U] 
            = ((0x3cU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_60[1U]
                : ((0x3bU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_59[1U]
                    : __Vtemp1599[1U]));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT___GEN_61[2U] 
            = ((0x3cU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_60[2U]
                : ((0x3bU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_59[2U]
                    : __Vtemp1599[2U]));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT___GEN_61[3U] 
            = ((0x3cU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_60[3U]
                : ((0x3bU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_1__DOT__sram_59[3U]
                    : __Vtemp1599[3U]));
    }
    if ((0x3aU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))) {
        __Vtemp1637[0U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_58[0U];
        __Vtemp1637[1U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_58[1U];
        __Vtemp1637[2U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_58[2U];
        __Vtemp1637[3U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_58[3U];
    } else {
        __Vtemp1637[0U] = ((0x39U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_57[0U]
                            : ((0x38U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_56[0U]
                                : ((0x37U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_55[0U]
                                    : ((0x36U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_54[0U]
                                        : ((0x35U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_53[0U]
                                            : ((0x34U 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_52[0U]
                                                : (
                                                   (0x33U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_51[0U]
                                                    : 
                                                   ((0x32U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_50[0U]
                                                     : 
                                                    ((0x31U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_49[0U]
                                                      : 
                                                     ((0x30U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_48[0U]
                                                       : 
                                                      ((0x2fU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_47[0U]
                                                        : 
                                                       ((0x2eU 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_46[0U]
                                                         : 
                                                        ((0x2dU 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_45[0U]
                                                          : 
                                                         ((0x2cU 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_44[0U]
                                                           : 
                                                          ((0x2bU 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_43[0U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT___GEN_42[0U])))))))))))))));
        __Vtemp1637[1U] = ((0x39U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_57[1U]
                            : ((0x38U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_56[1U]
                                : ((0x37U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_55[1U]
                                    : ((0x36U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_54[1U]
                                        : ((0x35U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_53[1U]
                                            : ((0x34U 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_52[1U]
                                                : (
                                                   (0x33U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_51[1U]
                                                    : 
                                                   ((0x32U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_50[1U]
                                                     : 
                                                    ((0x31U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_49[1U]
                                                      : 
                                                     ((0x30U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_48[1U]
                                                       : 
                                                      ((0x2fU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_47[1U]
                                                        : 
                                                       ((0x2eU 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_46[1U]
                                                         : 
                                                        ((0x2dU 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_45[1U]
                                                          : 
                                                         ((0x2cU 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_44[1U]
                                                           : 
                                                          ((0x2bU 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_43[1U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT___GEN_42[1U])))))))))))))));
        __Vtemp1637[2U] = ((0x39U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_57[2U]
                            : ((0x38U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_56[2U]
                                : ((0x37U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_55[2U]
                                    : ((0x36U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_54[2U]
                                        : ((0x35U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_53[2U]
                                            : ((0x34U 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_52[2U]
                                                : (
                                                   (0x33U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_51[2U]
                                                    : 
                                                   ((0x32U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_50[2U]
                                                     : 
                                                    ((0x31U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_49[2U]
                                                      : 
                                                     ((0x30U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_48[2U]
                                                       : 
                                                      ((0x2fU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_47[2U]
                                                        : 
                                                       ((0x2eU 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_46[2U]
                                                         : 
                                                        ((0x2dU 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_45[2U]
                                                          : 
                                                         ((0x2cU 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_44[2U]
                                                           : 
                                                          ((0x2bU 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_43[2U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT___GEN_42[2U])))))))))))))));
        __Vtemp1637[3U] = ((0x39U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_57[3U]
                            : ((0x38U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_56[3U]
                                : ((0x37U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_55[3U]
                                    : ((0x36U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_54[3U]
                                        : ((0x35U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_53[3U]
                                            : ((0x34U 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_52[3U]
                                                : (
                                                   (0x33U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_51[3U]
                                                    : 
                                                   ((0x32U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_50[3U]
                                                     : 
                                                    ((0x31U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_49[3U]
                                                      : 
                                                     ((0x30U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_48[3U]
                                                       : 
                                                      ((0x2fU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_47[3U]
                                                        : 
                                                       ((0x2eU 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_46[3U]
                                                         : 
                                                        ((0x2dU 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_45[3U]
                                                          : 
                                                         ((0x2cU 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_44[3U]
                                                           : 
                                                          ((0x2bU 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_43[3U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT___GEN_42[3U])))))))))))))));
    }
    if ((0x3dU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))) {
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT___GEN_61[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_61[0U];
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT___GEN_61[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_61[1U];
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT___GEN_61[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_61[2U];
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT___GEN_61[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_61[3U];
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT___GEN_61[0U] 
            = ((0x3cU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_60[0U]
                : ((0x3bU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_59[0U]
                    : __Vtemp1637[0U]));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT___GEN_61[1U] 
            = ((0x3cU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_60[1U]
                : ((0x3bU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_59[1U]
                    : __Vtemp1637[1U]));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT___GEN_61[2U] 
            = ((0x3cU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_60[2U]
                : ((0x3bU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_59[2U]
                    : __Vtemp1637[2U]));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT___GEN_61[3U] 
            = ((0x3cU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_60[3U]
                : ((0x3bU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_3__DOT__sram_59[3U]
                    : __Vtemp1637[3U]));
    }
    if ((0x3aU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))) {
        __Vtemp1675[0U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_58[0U];
        __Vtemp1675[1U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_58[1U];
        __Vtemp1675[2U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_58[2U];
        __Vtemp1675[3U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_58[3U];
    } else {
        __Vtemp1675[0U] = ((0x39U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_57[0U]
                            : ((0x38U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_56[0U]
                                : ((0x37U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_55[0U]
                                    : ((0x36U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_54[0U]
                                        : ((0x35U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_53[0U]
                                            : ((0x34U 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_52[0U]
                                                : (
                                                   (0x33U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_51[0U]
                                                    : 
                                                   ((0x32U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_50[0U]
                                                     : 
                                                    ((0x31U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_49[0U]
                                                      : 
                                                     ((0x30U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_48[0U]
                                                       : 
                                                      ((0x2fU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_47[0U]
                                                        : 
                                                       ((0x2eU 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_46[0U]
                                                         : 
                                                        ((0x2dU 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_45[0U]
                                                          : 
                                                         ((0x2cU 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_44[0U]
                                                           : 
                                                          ((0x2bU 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_43[0U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_42[0U])))))))))))))));
        __Vtemp1675[1U] = ((0x39U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_57[1U]
                            : ((0x38U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_56[1U]
                                : ((0x37U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_55[1U]
                                    : ((0x36U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_54[1U]
                                        : ((0x35U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_53[1U]
                                            : ((0x34U 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_52[1U]
                                                : (
                                                   (0x33U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_51[1U]
                                                    : 
                                                   ((0x32U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_50[1U]
                                                     : 
                                                    ((0x31U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_49[1U]
                                                      : 
                                                     ((0x30U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_48[1U]
                                                       : 
                                                      ((0x2fU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_47[1U]
                                                        : 
                                                       ((0x2eU 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_46[1U]
                                                         : 
                                                        ((0x2dU 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_45[1U]
                                                          : 
                                                         ((0x2cU 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_44[1U]
                                                           : 
                                                          ((0x2bU 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_43[1U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_42[1U])))))))))))))));
        __Vtemp1675[2U] = ((0x39U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_57[2U]
                            : ((0x38U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_56[2U]
                                : ((0x37U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_55[2U]
                                    : ((0x36U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_54[2U]
                                        : ((0x35U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_53[2U]
                                            : ((0x34U 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_52[2U]
                                                : (
                                                   (0x33U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_51[2U]
                                                    : 
                                                   ((0x32U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_50[2U]
                                                     : 
                                                    ((0x31U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_49[2U]
                                                      : 
                                                     ((0x30U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_48[2U]
                                                       : 
                                                      ((0x2fU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_47[2U]
                                                        : 
                                                       ((0x2eU 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_46[2U]
                                                         : 
                                                        ((0x2dU 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_45[2U]
                                                          : 
                                                         ((0x2cU 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_44[2U]
                                                           : 
                                                          ((0x2bU 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_43[2U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_42[2U])))))))))))))));
        __Vtemp1675[3U] = ((0x39U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_57[3U]
                            : ((0x38U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_56[3U]
                                : ((0x37U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_55[3U]
                                    : ((0x36U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_54[3U]
                                        : ((0x35U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_53[3U]
                                            : ((0x34U 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_52[3U]
                                                : (
                                                   (0x33U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_51[3U]
                                                    : 
                                                   ((0x32U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_50[3U]
                                                     : 
                                                    ((0x31U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_49[3U]
                                                      : 
                                                     ((0x30U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_48[3U]
                                                       : 
                                                      ((0x2fU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_47[3U]
                                                        : 
                                                       ((0x2eU 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_46[3U]
                                                         : 
                                                        ((0x2dU 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_45[3U]
                                                          : 
                                                         ((0x2cU 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_44[3U]
                                                           : 
                                                          ((0x2bU 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_43[3U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_42[3U])))))))))))))));
    }
    if ((0x3dU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))) {
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_61[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_61[0U];
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_61[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_61[1U];
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_61[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_61[2U];
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_61[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_61[3U];
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_61[0U] 
            = ((0x3cU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_60[0U]
                : ((0x3bU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_59[0U]
                    : __Vtemp1675[0U]));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_61[1U] 
            = ((0x3cU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_60[1U]
                : ((0x3bU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_59[1U]
                    : __Vtemp1675[1U]));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_61[2U] 
            = ((0x3cU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_60[2U]
                : ((0x3bU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_59[2U]
                    : __Vtemp1675[2U]));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_61[3U] 
            = ((0x3cU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_60[3U]
                : ((0x3bU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_59[3U]
                    : __Vtemp1675[3U]));
    }
    if ((0x3aU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))) {
        __Vtemp1713[0U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_58[0U];
        __Vtemp1713[1U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_58[1U];
        __Vtemp1713[2U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_58[2U];
        __Vtemp1713[3U] = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_58[3U];
    } else {
        __Vtemp1713[0U] = ((0x39U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_57[0U]
                            : ((0x38U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_56[0U]
                                : ((0x37U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_55[0U]
                                    : ((0x36U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_54[0U]
                                        : ((0x35U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_53[0U]
                                            : ((0x34U 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_52[0U]
                                                : (
                                                   (0x33U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_51[0U]
                                                    : 
                                                   ((0x32U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_50[0U]
                                                     : 
                                                    ((0x31U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_49[0U]
                                                      : 
                                                     ((0x30U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_48[0U]
                                                       : 
                                                      ((0x2fU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_47[0U]
                                                        : 
                                                       ((0x2eU 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_46[0U]
                                                         : 
                                                        ((0x2dU 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_45[0U]
                                                          : 
                                                         ((0x2cU 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_44[0U]
                                                           : 
                                                          ((0x2bU 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_43[0U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_42[0U])))))))))))))));
        __Vtemp1713[1U] = ((0x39U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_57[1U]
                            : ((0x38U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_56[1U]
                                : ((0x37U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_55[1U]
                                    : ((0x36U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_54[1U]
                                        : ((0x35U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_53[1U]
                                            : ((0x34U 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_52[1U]
                                                : (
                                                   (0x33U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_51[1U]
                                                    : 
                                                   ((0x32U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_50[1U]
                                                     : 
                                                    ((0x31U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_49[1U]
                                                      : 
                                                     ((0x30U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_48[1U]
                                                       : 
                                                      ((0x2fU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_47[1U]
                                                        : 
                                                       ((0x2eU 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_46[1U]
                                                         : 
                                                        ((0x2dU 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_45[1U]
                                                          : 
                                                         ((0x2cU 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_44[1U]
                                                           : 
                                                          ((0x2bU 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_43[1U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_42[1U])))))))))))))));
        __Vtemp1713[2U] = ((0x39U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_57[2U]
                            : ((0x38U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_56[2U]
                                : ((0x37U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_55[2U]
                                    : ((0x36U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_54[2U]
                                        : ((0x35U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_53[2U]
                                            : ((0x34U 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_52[2U]
                                                : (
                                                   (0x33U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_51[2U]
                                                    : 
                                                   ((0x32U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_50[2U]
                                                     : 
                                                    ((0x31U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_49[2U]
                                                      : 
                                                     ((0x30U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_48[2U]
                                                       : 
                                                      ((0x2fU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_47[2U]
                                                        : 
                                                       ((0x2eU 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_46[2U]
                                                         : 
                                                        ((0x2dU 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_45[2U]
                                                          : 
                                                         ((0x2cU 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_44[2U]
                                                           : 
                                                          ((0x2bU 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_43[2U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_42[2U])))))))))))))));
        __Vtemp1713[3U] = ((0x39U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_57[3U]
                            : ((0x38U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_56[3U]
                                : ((0x37U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_55[3U]
                                    : ((0x36U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                        ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_54[3U]
                                        : ((0x35U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                            ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_53[3U]
                                            : ((0x34U 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_52[3U]
                                                : (
                                                   (0x33U 
                                                    == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                    ? 
                                                   vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_51[3U]
                                                    : 
                                                   ((0x32U 
                                                     == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                     ? 
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_50[3U]
                                                     : 
                                                    ((0x31U 
                                                      == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                      ? 
                                                     vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_49[3U]
                                                      : 
                                                     ((0x30U 
                                                       == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                       ? 
                                                      vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_48[3U]
                                                       : 
                                                      ((0x2fU 
                                                        == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                        ? 
                                                       vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_47[3U]
                                                        : 
                                                       ((0x2eU 
                                                         == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                         ? 
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_46[3U]
                                                         : 
                                                        ((0x2dU 
                                                          == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                          ? 
                                                         vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_45[3U]
                                                          : 
                                                         ((0x2cU 
                                                           == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                           ? 
                                                          vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_44[3U]
                                                           : 
                                                          ((0x2bU 
                                                            == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                                                            ? 
                                                           vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_43[3U]
                                                            : 
                                                           riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_42[3U])))))))))))))));
    }
    if ((0x3dU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))) {
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_61[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_61[0U];
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_61[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_61[1U];
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_61[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_61[2U];
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_61[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_61[3U];
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_61[0U] 
            = ((0x3cU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_60[0U]
                : ((0x3bU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_59[0U]
                    : __Vtemp1713[0U]));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_61[1U] 
            = ((0x3cU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_60[1U]
                : ((0x3bU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_59[1U]
                    : __Vtemp1713[1U]));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_61[2U] 
            = ((0x3cU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_60[2U]
                : ((0x3bU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_59[2U]
                    : __Vtemp1713[2U]));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_61[3U] 
            = ((0x3cU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_60[3U]
                : ((0x3bU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_59[3U]
                    : __Vtemp1713[3U]));
    }
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_data_result 
        = ((0x18U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType))
            ? (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_r_data))
            : ((8U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType))
                ? (((QData)((IData)(((1U & (IData)(
                                                   (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_r_data 
                                                    >> 0x1fU)))
                                      ? 0xffffffffU
                                      : 0U))) << 0x20U) 
                   | (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_r_data)))
                : ((0x14U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType))
                    ? (QData)((IData)((0xffffU & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_r_data))))
                    : ((4U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType))
                        ? ((((1U & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_r_data 
                                            >> 0xfU)))
                              ? 0xffffffffffffULL : 0ULL) 
                            << 0x10U) | (QData)((IData)(
                                                        (0xffffU 
                                                         & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_r_data)))))
                        : ((0x10U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType))
                            ? (QData)((IData)((0xffU 
                                               & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_r_data))))
                            : ((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType))
                                ? ((((1U & (IData)(
                                                   (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_r_data 
                                                    >> 7U)))
                                      ? 0xffffffffffffffULL
                                      : 0ULL) << 8U) 
                                   | (QData)((IData)(
                                                     (0xffU 
                                                      & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_r_data)))))
                                : ((0xcU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType))
                                    ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_r_data
                                    : 0ULL)))))));
    if ((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__w_chosen))) {
        vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_w_bits_wstrb = 0xffU;
        vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_w_bits_wlast 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wlast;
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_w_bits_wstrb 
            = ((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__w_chosen))
                ? (0xffU & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT___io_bus_bits_wstrb_T))
                : 0U);
        vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_w_bits_wlast 
            = (1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__w_chosen));
    }
    riscv_soc__DOT__core__DOT__d_cache__DOT___T_24 
        = (((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__w_chosen)) 
            & (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_w_ready)) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid));
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_w_valid 
        = ((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__w_chosen))
            ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid)
            : ((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__w_chosen)) 
               & (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___T_1)));
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_aw_valid 
        = ((((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__w_chosen)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid)) 
            & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_aw_ok))) 
           | ((((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__w_chosen)) 
                & (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_bus2_valid)) 
               & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_aw_ok))) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu_io_bus_bits_is_w)));
    riscv_soc__DOT__core__DOT__d_cache__DOT___T_27 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_b_ready) 
           & ((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__w_chosen)) 
              & (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_b_valid)));
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__r_chosen 
        = ((0U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt))
            ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__r_lockId)
            : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_valid)
                ? 0U : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid)
                         ? 1U : (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_10))));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_next_pc 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__br_valid)
            ? (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__temp_result_pc[1U])) 
                << 0x20U) | (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__temp_result_pc[0U])))
            : 0ULL);
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__flush 
        = (1U & (((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__is_pre) 
                    & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__temp_result_pc[2U]) 
                   & ((((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__temp_result_pc[1U])) 
                        << 0x20U) | (QData)((IData)(
                                                    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__temp_result_pc[0U]))) 
                      != ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__is_pre)
                           ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_tail))
                               ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_fifo_3
                               : ((2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_tail))
                                   ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_fifo_2
                                   : ((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_tail))
                                       ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_fifo_1
                                       : vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_fifo_0)))
                           : 0ULL))) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__temp_result_pc[2U] 
                                        & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__is_pre)))) 
                 | ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__is_pre) 
                    & (~ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__temp_result_pc[2U]))));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___sram_T_3[0U] 
        = ((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U] 
            & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[0U]) 
           | (((0x3fU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_63[0U]
                : ((0x3eU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_62[0U]
                    : vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_61[0U])) 
              & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[0U])));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___sram_T_3[1U] 
        = ((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U] 
            & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[1U]) 
           | (((0x3fU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_63[1U]
                : ((0x3eU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_62[1U]
                    : vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_61[1U])) 
              & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[1U])));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___sram_T_3[2U] 
        = ((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[2U] 
            & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[2U]) 
           | (((0x3fU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_63[2U]
                : ((0x3eU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_62[2U]
                    : vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_61[2U])) 
              & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[2U])));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___sram_T_3[3U] 
        = ((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[3U] 
            & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[3U]) 
           | (((0x3fU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_63[3U]
                : ((0x3eU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__sram_62[3U]
                    : vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT___GEN_61[3U])) 
              & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[3U])));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___sram_T_3[0U] 
        = ((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U] 
            & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[0U]) 
           | (((0x3fU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_63[0U]
                : ((0x3eU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_62[0U]
                    : vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_61[0U])) 
              & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[0U])));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___sram_T_3[1U] 
        = ((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U] 
            & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[1U]) 
           | (((0x3fU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_63[1U]
                : ((0x3eU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_62[1U]
                    : vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_61[1U])) 
              & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[1U])));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___sram_T_3[2U] 
        = ((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[2U] 
            & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[2U]) 
           | (((0x3fU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_63[2U]
                : ((0x3eU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_62[2U]
                    : vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_61[2U])) 
              & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[2U])));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___sram_T_3[3U] 
        = ((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[3U] 
            & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[3U]) 
           | (((0x3fU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_63[3U]
                : ((0x3eU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2_io_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__sram_62[3U]
                    : vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT___GEN_61[3U])) 
              & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[3U])));
    if (riscv_soc__DOT__core__DOT__d_cache__DOT___T_24) {
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_93 
            = (3U & ((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt))
                      ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt)
                      : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt) 
                         - (IData)(1U))));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_91 
            = ((0U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt)) 
               & ((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt)) 
                  | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wlast)));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_92 
            = ((0U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt)) 
               & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_94 
            = ((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wdata
                : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_chosen_tag)
                    ? (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__Q[3U])) 
                        << 0x20U) | (QData)((IData)(
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM_2__DOT__Q[2U])))
                    : (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__Q[3U])) 
                        << 0x20U) | (QData)((IData)(
                                                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__SRAM__DOT__Q[2U])))));
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_93 
            = (3U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_91 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wlast;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_92 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_94 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wdata;
    }
    vlSelf->riscv_soc__DOT__axi_ram__DOT___T_6 = ((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_w_ready) 
                                                  & (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_w_valid));
    vlSelf->riscv_soc__DOT__axi_ram__DOT___T_5 = ((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_aw_ready) 
                                                  & (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_aw_valid));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_96 
        = ((~ (IData)(riscv_soc__DOT__core__DOT__d_cache__DOT___T_27)) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_b_ready));
    riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_95 
        = ((IData)(riscv_soc__DOT__core__DOT__d_cache__DOT___T_27) 
           | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wbus_finish));
    if ((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__r_chosen))) {
        vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_ar_bits_araddr 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_raddr;
        vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_ICache_bus_r_ready 
            = ((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_valid) 
               & 1U);
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_ar_bits_araddr 
            = ((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__r_chosen))
                ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_raddr
                : ((2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__r_chosen))
                    ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0
                    : ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__r_chosen))
                        ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu_io_bus_bits_addr
                        : 0ULL)));
        vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_ICache_bus_r_ready = 0U;
    }
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_bus2_ready 
        = (((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__r_chosen)) 
            & (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_valid)) 
           | ((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__w_chosen)) 
              & (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_w_ready)));
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_ICache_bus_r_bits_rlast 
        = ((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__r_chosen)) 
           & (IData)(vlSelf->riscv_soc__DOT__axi_ram_io_ram_bus_r_bits_rlast));
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_ar_valid 
        = ((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__r_chosen))
            ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_valid) 
               & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_ar_ok)))
            : ((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__r_chosen))
                ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid) 
                   & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_ar_ok)))
                : ((2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__r_chosen))
                    ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_bus1_valid) 
                       & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_ar_ok)))
                    : ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__r_chosen)) 
                       & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_bus2_valid) 
                          & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_ar_ok)))))));
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_bus1_ready 
        = ((2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__r_chosen)) 
           & (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_valid));
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_DCache_bus_r_ready 
        = ((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__r_chosen)) 
           & (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_valid));
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_DCache_bus_r_bits_rlast 
        = ((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__r_chosen)) 
           & (IData)(vlSelf->riscv_soc__DOT__axi_ram_io_ram_bus_r_bits_rlast));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_valid_next_pc 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__br_valid) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__flush));
    vlSelf->riscv_soc__DOT__axi_ram__DOT___GEN_33 = 
        ((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT___T_5) 
         | ((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT___T_6)
             ? ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_w_bits_wlast)) 
                & (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_is_w))
             : (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_is_w)));
    vlSelf->riscv_soc__DOT__axi_ram__DOT___GEN_34 = 
        ((~ (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT___T_5)) 
         & ((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT___T_6)
             ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_w_bits_wlast) 
                | (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_aw_ready))
             : (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_aw_ready)));
    vlSelf->riscv_soc__DOT__axi_ram__DOT___GEN_35 = 
        ((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT___T_5) 
         | ((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT___T_6)
             ? ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_w_bits_wlast)) 
                & (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_w_ready))
             : (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_w_ready)));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_160 
        = ((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state))
            ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wbus_finish)
            : ((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state))
                ? (((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__hit_0) 
                    | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__hit_2))
                    ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wbus_finish)
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___T_10)
                        ? ((~ (((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___tag_dirty_0_T) 
                                & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___LRU_2_T))) 
                               | ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___tag_dirty_2_T) 
                                  & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___LRU_2_T)))) 
                           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wbus_finish))
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wbus_finish)))
                : ((2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state))
                    ? (IData)(riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_95)
                    : (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wbus_finish))));
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT___T_10 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_valid) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_ICache_bus_r_ready));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT___T_2 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu_io_bus_valid) 
           & ((0ULL != (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu_io_bus_bits_addr 
                        >> 0x1fU)) ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_ready)
               : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1__DOT__not_clint)
                   ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_bus2_ready)
                   : (IData)(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_ready))));
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT___GEN_32 
        = ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_ICache_bus_r_bits_rlast)) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_valid));
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT___GEN_33 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_ICache_bus_r_bits_rlast) 
           | (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_valid));
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT___GEN_40 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_ICache_bus_r_bits_rlast) 
           | (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_write));
    VL_EXTEND_WQ(128,64, __Vtemp1737, vlSelf->riscv_soc__DOT__axi_ram__DOT__mem_rdata);
    if (vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_ICache_bus_r_bits_rlast) {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT___GEN_35[0U] 
            = (IData)((((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[1U])) 
                        << 0x20U) | (QData)((IData)(
                                                    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[0U]))));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT___GEN_35[1U] 
            = (IData)(((((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[1U])) 
                         << 0x20U) | (QData)((IData)(
                                                     vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[0U]))) 
                       >> 0x20U));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT___GEN_35[2U] 
            = (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__mem_rdata);
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT___GEN_35[3U] 
            = (IData)((vlSelf->riscv_soc__DOT__axi_ram__DOT__mem_rdata 
                       >> 0x20U));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT___GEN_34 
            = ((1U & (IData)((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr 
                              >> 3U))) ? vlSelf->riscv_soc__DOT__axi_ram__DOT__mem_rdata
                : (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[1U])) 
                    << 0x20U) | (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[0U]))));
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT___GEN_35[0U] 
            = __Vtemp1737[0U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT___GEN_35[1U] 
            = __Vtemp1737[1U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT___GEN_35[2U] 
            = __Vtemp1737[2U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT___GEN_35[3U] 
            = __Vtemp1737[3U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT___GEN_34 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_rdata;
    }
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT___GEN_54 
        = (1U & ((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_bus_state))
                  ? ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__valid)) 
                     | (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT___GEN_21))
                  : ((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_bus_state))
                      ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_ICache_bus_r_bits_rlast) 
                         | (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_ready))
                      : (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_ready))));
    vlSelf->riscv_soc__DOT__axi_ram__DOT___T_1 = ((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_ar_ready) 
                                                  & (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_ar_valid));
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_23 
        = (3U & (((2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__r_lockId)) 
                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_bus1_valid) 
                     & (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_bus1_ready)))
                  ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt) 
                     - (IData)(1U)) : ((((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__r_lockId)) 
                                         & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_bus2_valid) 
                                            & (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_bus2_ready))) 
                                        & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu_io_bus_bits_is_w)))
                                        ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt) 
                                           - (IData)(1U))
                                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt))));
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___pre_enq_T 
        = (((0ULL != (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                      >> 0x1fU)) ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1_io_cpu_addr_ready)
             : (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_bus1_ready)) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_bus_valid));
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_fetch_cpu_data_valid 
        = ((0ULL != (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                     >> 0x1fU)) ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_valid)
            : (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_bus1_ready));
    riscv_soc__DOT__core__DOT__d_cache__DOT___T_23 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_DCache_bus_r_ready));
    riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_76 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_DCache_bus_r_bits_rlast) 
           | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rbus_finish));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT___GEN_32 
        = (1U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ls_state)
                  ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ls_state)
                      ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT___T_2) 
                         | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ready))
                      : (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ready))
                  : (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu_io_valid))));
    vlSelf->riscv_soc__DOT__axi_ram__DOT___GEN_1 = 
        ((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT___T_1) 
         | (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_valid));
    vlSelf->riscv_soc__DOT__axi_ram__DOT___GEN_2 = 
        ((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT___T_1) 
         | (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_state));
    vlSelf->riscv_soc__DOT__axi_ram__DOT___GEN_20 = 
        ((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_state)
          ? ((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_state)
              ? ((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_valid)
                  ? ((0U == (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_rlen)) 
                     | (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_ar_ready))
                  : (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_ar_ready))
              : (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_ar_ready))
          : ((~ (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT___T_1)) 
             & (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_ar_ready)));
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_enq 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___pre_enq_T) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor_io_pre_valid));
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___GEN_43 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___pre_enq_T)
            ? ((3U > (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_ibuf_size)) 
               & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_bus_valid))
            : ((3U > (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_ibuf_size)) 
               | (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_bus_valid)));
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__enq_size 
        = ((3U > (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_ibuf_size)) 
           & (((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1_io_fetch_cpu_data_valid) 
               & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_flush))) 
              & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute_io_flush))));
    if (riscv_soc__DOT__core__DOT__d_cache__DOT___T_23) {
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_79 
            = ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_DCache_bus_r_bits_rlast)) 
               & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_80 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_DCache_bus_r_bits_rlast)
                ? 0xffffU : (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_83 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_DCache_bus_r_bits_rlast)
                ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w)
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rdata
                    : ((8U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset))
                        ? vlSelf->riscv_soc__DOT__axi_ram__DOT__mem_rdata
                        : (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U])))))
                : vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rdata);
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_79 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_80 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_83 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rdata;
    }
    VL_EXTEND_WQ(128,64, __Vtemp1744, vlSelf->riscv_soc__DOT__axi_ram__DOT__mem_rdata);
    if (riscv_soc__DOT__core__DOT__d_cache__DOT___T_23) {
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_82[0U] 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_DCache_bus_r_bits_rlast)
                ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w)
                    ? ((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_wdata[0U] 
                        & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[0U]) 
                       | (riscv_soc__DOT__core__DOT__d_cache__DOT___reg_cache_wdata_T_2[0U] 
                          & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[0U])))
                    : riscv_soc__DOT__core__DOT__d_cache__DOT___reg_cache_wdata_T_2[0U])
                : __Vtemp1744[0U]);
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_82[1U] 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_DCache_bus_r_bits_rlast)
                ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w)
                    ? ((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_wdata[1U] 
                        & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[1U]) 
                       | (riscv_soc__DOT__core__DOT__d_cache__DOT___reg_cache_wdata_T_2[1U] 
                          & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[1U])))
                    : riscv_soc__DOT__core__DOT__d_cache__DOT___reg_cache_wdata_T_2[1U])
                : __Vtemp1744[1U]);
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_82[2U] 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_DCache_bus_r_bits_rlast)
                ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w)
                    ? ((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_wdata[2U] 
                        & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[2U]) 
                       | (riscv_soc__DOT__core__DOT__d_cache__DOT___reg_cache_wdata_T_2[2U] 
                          & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[2U])))
                    : riscv_soc__DOT__core__DOT__d_cache__DOT___reg_cache_wdata_T_2[2U])
                : __Vtemp1744[2U]);
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_82[3U] 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_io_DCache_bus_r_bits_rlast)
                ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w)
                    ? ((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_wdata[3U] 
                        & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[3U]) 
                       | (riscv_soc__DOT__core__DOT__d_cache__DOT___reg_cache_wdata_T_2[3U] 
                          & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[3U])))
                    : riscv_soc__DOT__core__DOT__d_cache__DOT___reg_cache_wdata_T_2[3U])
                : __Vtemp1744[3U]);
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_82[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U];
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_82[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U];
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_82[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[2U];
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_82[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[3U];
    }
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_97 
        = (((IData)(riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_76) 
            & (IData)(riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_95)) 
           | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_write));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_98 
        = (((IData)(riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_76) 
            & (IData)(riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_95))
            ? 3U : (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_99 
        = (((IData)(riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_76) 
            & (IData)(riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_95)) 
           | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_ready));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_156 
        = ((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state))
            ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rbus_finish)
            : ((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state))
                ? (((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__hit_0) 
                    | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__hit_2)) 
                   & ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__hit_0) 
                        & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___tag_valid_0_T)) 
                       | ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__hit_2) 
                          & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT___tag_valid_2_T))) 
                      & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rbus_finish)))
                : ((2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state))
                    ? ((IData)(riscv_soc__DOT__core__DOT__d_cache__DOT___T_23)
                        ? (IData)(riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_76)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rbus_finish))
                    : (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rbus_finish))));
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__result_size 
        = (7U & (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_ibuf_size) 
                  + (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__enq_size)) 
                 - (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__can_deq)));
}
