// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
// Date        : Mon May  9 13:11:59 2022
// Host        : DESKTOP-IFL7HB3 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/One_DSP/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ip/design_1_nnlayer_0_0/design_1_nnlayer_0_0_sim_netlist.v
// Design      : design_1_nnlayer_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_nnlayer_0_0,nnlayer,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "nnlayer,Vivado 2021.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module design_1_nnlayer_0_0
   (ap_local_block,
    s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt);
  output ap_local_block;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [15:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [15:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 16, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;

  wire \<const0> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [15:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [15:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire NLW_inst_ap_local_block_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign ap_local_block = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "16" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state100 = "149'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state101 = "149'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state102 = "149'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state103 = "149'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state104 = "149'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state105 = "149'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state106 = "149'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state107 = "149'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state108 = "149'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state109 = "149'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state11 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state110 = "149'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state111 = "149'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state112 = "149'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state113 = "149'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state114 = "149'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state115 = "149'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state116 = "149'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state117 = "149'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state118 = "149'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state119 = "149'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state12 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state120 = "149'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state121 = "149'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state122 = "149'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state123 = "149'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state124 = "149'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state125 = "149'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state126 = "149'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state127 = "149'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state128 = "149'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state129 = "149'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state13 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state130 = "149'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state131 = "149'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state132 = "149'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state133 = "149'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state134 = "149'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state135 = "149'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state136 = "149'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state137 = "149'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state138 = "149'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state139 = "149'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state14 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state140 = "149'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state141 = "149'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state142 = "149'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state143 = "149'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state144 = "149'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state145 = "149'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state146 = "149'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state147 = "149'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state148 = "149'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state149 = "149'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state15 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state40 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state41 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state42 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state43 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state44 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state45 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state46 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state47 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state48 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state49 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state50 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state51 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state52 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state53 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state54 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state55 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state56 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state57 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state58 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state59 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state6 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state60 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state61 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state62 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state63 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state64 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state65 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state66 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state67 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state68 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state69 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state7 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state70 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state71 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state72 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state73 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state74 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state75 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state76 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state77 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state78 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state79 = "149'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state8 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state80 = "149'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state81 = "149'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state82 = "149'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state83 = "149'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state84 = "149'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state85 = "149'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state86 = "149'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state87 = "149'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state88 = "149'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state89 = "149'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state9 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) 
  (* ap_ST_fsm_state90 = "149'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state91 = "149'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state92 = "149'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state93 = "149'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state94 = "149'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state95 = "149'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state96 = "149'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state97 = "149'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state98 = "149'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state99 = "149'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  design_1_nnlayer_0_0_nnlayer inst
       (.ap_clk(ap_clk),
        .ap_local_block(NLW_inst_ap_local_block_UNCONNECTED),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_S_AXI_CONTROL_ADDR_WIDTH = "16" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "nnlayer" *) 
(* ap_ST_fsm_state1 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) (* ap_ST_fsm_state10 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) (* ap_ST_fsm_state100 = "149'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state101 = "149'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state102 = "149'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state103 = "149'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state104 = "149'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state105 = "149'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state106 = "149'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state107 = "149'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state108 = "149'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state109 = "149'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state11 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) (* ap_ST_fsm_state110 = "149'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state111 = "149'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state112 = "149'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state113 = "149'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state114 = "149'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state115 = "149'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state116 = "149'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state117 = "149'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state118 = "149'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state119 = "149'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state12 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) 
(* ap_ST_fsm_state120 = "149'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state121 = "149'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state122 = "149'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state123 = "149'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state124 = "149'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state125 = "149'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state126 = "149'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state127 = "149'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state128 = "149'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state129 = "149'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state13 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) (* ap_ST_fsm_state130 = "149'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state131 = "149'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state132 = "149'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state133 = "149'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state134 = "149'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state135 = "149'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state136 = "149'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state137 = "149'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state138 = "149'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state139 = "149'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state14 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) (* ap_ST_fsm_state140 = "149'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state141 = "149'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state142 = "149'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state143 = "149'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state144 = "149'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state145 = "149'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state146 = "149'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state147 = "149'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state148 = "149'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state149 = "149'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state15 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) 
(* ap_ST_fsm_state16 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) (* ap_ST_fsm_state17 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) (* ap_ST_fsm_state18 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) 
(* ap_ST_fsm_state19 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) (* ap_ST_fsm_state2 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) (* ap_ST_fsm_state20 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) 
(* ap_ST_fsm_state21 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) (* ap_ST_fsm_state22 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) (* ap_ST_fsm_state23 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) 
(* ap_ST_fsm_state24 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) (* ap_ST_fsm_state25 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) (* ap_ST_fsm_state26 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) 
(* ap_ST_fsm_state27 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) (* ap_ST_fsm_state28 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) (* ap_ST_fsm_state29 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) 
(* ap_ST_fsm_state3 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) (* ap_ST_fsm_state30 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) (* ap_ST_fsm_state31 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) 
(* ap_ST_fsm_state32 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) (* ap_ST_fsm_state33 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) (* ap_ST_fsm_state34 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) 
(* ap_ST_fsm_state35 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) (* ap_ST_fsm_state36 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) (* ap_ST_fsm_state37 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state38 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) (* ap_ST_fsm_state39 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) (* ap_ST_fsm_state4 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) 
(* ap_ST_fsm_state40 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) (* ap_ST_fsm_state41 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) (* ap_ST_fsm_state42 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state43 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state44 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state45 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state46 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state47 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state48 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state49 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state5 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) (* ap_ST_fsm_state50 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state51 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state52 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state53 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state54 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state55 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state56 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state57 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state58 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state59 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state6 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) (* ap_ST_fsm_state60 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state61 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state62 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state63 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state64 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state65 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state66 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state67 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state68 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state69 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state7 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) 
(* ap_ST_fsm_state70 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state71 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state72 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state73 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state74 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state75 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state76 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state77 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state78 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state79 = "149'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state8 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) (* ap_ST_fsm_state80 = "149'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state81 = "149'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state82 = "149'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state83 = "149'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state84 = "149'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state85 = "149'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state86 = "149'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state87 = "149'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state88 = "149'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state89 = "149'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state9 = "149'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) (* ap_ST_fsm_state90 = "149'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state91 = "149'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state92 = "149'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state93 = "149'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state94 = "149'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state95 = "149'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state96 = "149'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state97 = "149'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state98 = "149'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state99 = "149'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* hls_module = "yes" *) 
module design_1_nnlayer_0_0_nnlayer
   (ap_local_block,
    ap_clk,
    ap_rst_n,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  output ap_local_block;
  input ap_clk;
  input ap_rst_n;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [15:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [15:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire [7:0]activation;
  wire [7:0]activation_read_reg_1187;
  wire \ap_CS_fsm[115]_i_4_n_23 ;
  wire \ap_CS_fsm[115]_i_5_n_23 ;
  wire \ap_CS_fsm[115]_i_6_n_23 ;
  wire \ap_CS_fsm[115]_i_7_n_23 ;
  wire \ap_CS_fsm[115]_i_8_n_23 ;
  wire \ap_CS_fsm[115]_i_9_n_23 ;
  wire \ap_CS_fsm[146]_i_4_n_23 ;
  wire \ap_CS_fsm[146]_i_5_n_23 ;
  wire \ap_CS_fsm[146]_i_6_n_23 ;
  wire \ap_CS_fsm[146]_i_7_n_23 ;
  wire \ap_CS_fsm[146]_i_8_n_23 ;
  wire \ap_CS_fsm[146]_i_9_n_23 ;
  wire \ap_CS_fsm[148]_i_4_n_23 ;
  wire \ap_CS_fsm[148]_i_5_n_23 ;
  wire \ap_CS_fsm[148]_i_6_n_23 ;
  wire \ap_CS_fsm[148]_i_7_n_23 ;
  wire \ap_CS_fsm[148]_i_8_n_23 ;
  wire \ap_CS_fsm[148]_i_9_n_23 ;
  wire \ap_CS_fsm[14]_i_4_n_23 ;
  wire \ap_CS_fsm[14]_i_5_n_23 ;
  wire \ap_CS_fsm[14]_i_6_n_23 ;
  wire \ap_CS_fsm[14]_i_7_n_23 ;
  wire \ap_CS_fsm[14]_i_8_n_23 ;
  wire \ap_CS_fsm[14]_i_9_n_23 ;
  wire \ap_CS_fsm[53]_i_10_n_23 ;
  wire \ap_CS_fsm[53]_i_11_n_23 ;
  wire \ap_CS_fsm[53]_i_12_n_23 ;
  wire \ap_CS_fsm[53]_i_2_n_23 ;
  wire \ap_CS_fsm[53]_i_3_n_23 ;
  wire \ap_CS_fsm[53]_i_5_n_23 ;
  wire \ap_CS_fsm[53]_i_7_n_23 ;
  wire \ap_CS_fsm[53]_i_8_n_23 ;
  wire \ap_CS_fsm[53]_i_9_n_23 ;
  wire \ap_CS_fsm[93]_i_10_n_23 ;
  wire \ap_CS_fsm[93]_i_11_n_23 ;
  wire \ap_CS_fsm[93]_i_12_n_23 ;
  wire \ap_CS_fsm[93]_i_13_n_23 ;
  wire \ap_CS_fsm[93]_i_14_n_23 ;
  wire \ap_CS_fsm[93]_i_15_n_23 ;
  wire \ap_CS_fsm[93]_i_16_n_23 ;
  wire \ap_CS_fsm[93]_i_17_n_23 ;
  wire \ap_CS_fsm[93]_i_18_n_23 ;
  wire \ap_CS_fsm[93]_i_19_n_23 ;
  wire \ap_CS_fsm[93]_i_20_n_23 ;
  wire \ap_CS_fsm[93]_i_21_n_23 ;
  wire \ap_CS_fsm[93]_i_22_n_23 ;
  wire \ap_CS_fsm[93]_i_23_n_23 ;
  wire \ap_CS_fsm[93]_i_24_n_23 ;
  wire \ap_CS_fsm[93]_i_25_n_23 ;
  wire \ap_CS_fsm[93]_i_26_n_23 ;
  wire \ap_CS_fsm[93]_i_27_n_23 ;
  wire \ap_CS_fsm[93]_i_28_n_23 ;
  wire \ap_CS_fsm[93]_i_29_n_23 ;
  wire \ap_CS_fsm[93]_i_2_n_23 ;
  wire \ap_CS_fsm[93]_i_30_n_23 ;
  wire \ap_CS_fsm[93]_i_31_n_23 ;
  wire \ap_CS_fsm[93]_i_32_n_23 ;
  wire \ap_CS_fsm[93]_i_33_n_23 ;
  wire \ap_CS_fsm[93]_i_34_n_23 ;
  wire \ap_CS_fsm[93]_i_35_n_23 ;
  wire \ap_CS_fsm[93]_i_36_n_23 ;
  wire \ap_CS_fsm[93]_i_37_n_23 ;
  wire \ap_CS_fsm[93]_i_38_n_23 ;
  wire \ap_CS_fsm[93]_i_39_n_23 ;
  wire \ap_CS_fsm[93]_i_3_n_23 ;
  wire \ap_CS_fsm[93]_i_40_n_23 ;
  wire \ap_CS_fsm[93]_i_41_n_23 ;
  wire \ap_CS_fsm[93]_i_4_n_23 ;
  wire \ap_CS_fsm[93]_i_5_n_23 ;
  wire \ap_CS_fsm[93]_i_6_n_23 ;
  wire \ap_CS_fsm[93]_i_7_n_23 ;
  wire \ap_CS_fsm[93]_i_8_n_23 ;
  wire \ap_CS_fsm[93]_i_9_n_23 ;
  wire \ap_CS_fsm_reg[115]_i_2_n_26 ;
  wire \ap_CS_fsm_reg[115]_i_3_n_23 ;
  wire \ap_CS_fsm_reg[115]_i_3_n_24 ;
  wire \ap_CS_fsm_reg[115]_i_3_n_25 ;
  wire \ap_CS_fsm_reg[115]_i_3_n_26 ;
  wire \ap_CS_fsm_reg[146]_i_2_n_26 ;
  wire \ap_CS_fsm_reg[146]_i_3_n_23 ;
  wire \ap_CS_fsm_reg[146]_i_3_n_24 ;
  wire \ap_CS_fsm_reg[146]_i_3_n_25 ;
  wire \ap_CS_fsm_reg[146]_i_3_n_26 ;
  wire \ap_CS_fsm_reg[148]_i_2_n_26 ;
  wire \ap_CS_fsm_reg[148]_i_3_n_23 ;
  wire \ap_CS_fsm_reg[148]_i_3_n_24 ;
  wire \ap_CS_fsm_reg[148]_i_3_n_25 ;
  wire \ap_CS_fsm_reg[148]_i_3_n_26 ;
  wire \ap_CS_fsm_reg[14]_i_2_n_26 ;
  wire \ap_CS_fsm_reg[14]_i_3_n_23 ;
  wire \ap_CS_fsm_reg[14]_i_3_n_24 ;
  wire \ap_CS_fsm_reg[14]_i_3_n_25 ;
  wire \ap_CS_fsm_reg[14]_i_3_n_26 ;
  wire \ap_CS_fsm_reg[53]_i_4_n_26 ;
  wire \ap_CS_fsm_reg[53]_i_6_n_23 ;
  wire \ap_CS_fsm_reg[53]_i_6_n_24 ;
  wire \ap_CS_fsm_reg[53]_i_6_n_25 ;
  wire \ap_CS_fsm_reg[53]_i_6_n_26 ;
  wire \ap_CS_fsm_reg_n_23_[100] ;
  wire \ap_CS_fsm_reg_n_23_[101] ;
  wire \ap_CS_fsm_reg_n_23_[102] ;
  wire \ap_CS_fsm_reg_n_23_[103] ;
  wire \ap_CS_fsm_reg_n_23_[104] ;
  wire \ap_CS_fsm_reg_n_23_[105] ;
  wire \ap_CS_fsm_reg_n_23_[106] ;
  wire \ap_CS_fsm_reg_n_23_[107] ;
  wire \ap_CS_fsm_reg_n_23_[108] ;
  wire \ap_CS_fsm_reg_n_23_[109] ;
  wire \ap_CS_fsm_reg_n_23_[110] ;
  wire \ap_CS_fsm_reg_n_23_[111] ;
  wire \ap_CS_fsm_reg_n_23_[112] ;
  wire \ap_CS_fsm_reg_n_23_[117] ;
  wire \ap_CS_fsm_reg_n_23_[118] ;
  wire \ap_CS_fsm_reg_n_23_[119] ;
  wire \ap_CS_fsm_reg_n_23_[120] ;
  wire \ap_CS_fsm_reg_n_23_[121] ;
  wire \ap_CS_fsm_reg_n_23_[122] ;
  wire \ap_CS_fsm_reg_n_23_[123] ;
  wire \ap_CS_fsm_reg_n_23_[124] ;
  wire \ap_CS_fsm_reg_n_23_[125] ;
  wire \ap_CS_fsm_reg_n_23_[126] ;
  wire \ap_CS_fsm_reg_n_23_[127] ;
  wire \ap_CS_fsm_reg_n_23_[128] ;
  wire \ap_CS_fsm_reg_n_23_[129] ;
  wire \ap_CS_fsm_reg_n_23_[130] ;
  wire \ap_CS_fsm_reg_n_23_[131] ;
  wire \ap_CS_fsm_reg_n_23_[132] ;
  wire \ap_CS_fsm_reg_n_23_[133] ;
  wire \ap_CS_fsm_reg_n_23_[134] ;
  wire \ap_CS_fsm_reg_n_23_[135] ;
  wire \ap_CS_fsm_reg_n_23_[136] ;
  wire \ap_CS_fsm_reg_n_23_[137] ;
  wire \ap_CS_fsm_reg_n_23_[138] ;
  wire \ap_CS_fsm_reg_n_23_[139] ;
  wire \ap_CS_fsm_reg_n_23_[140] ;
  wire \ap_CS_fsm_reg_n_23_[141] ;
  wire \ap_CS_fsm_reg_n_23_[142] ;
  wire \ap_CS_fsm_reg_n_23_[21] ;
  wire \ap_CS_fsm_reg_n_23_[22] ;
  wire \ap_CS_fsm_reg_n_23_[23] ;
  wire \ap_CS_fsm_reg_n_23_[24] ;
  wire \ap_CS_fsm_reg_n_23_[25] ;
  wire \ap_CS_fsm_reg_n_23_[26] ;
  wire \ap_CS_fsm_reg_n_23_[27] ;
  wire \ap_CS_fsm_reg_n_23_[28] ;
  wire \ap_CS_fsm_reg_n_23_[29] ;
  wire \ap_CS_fsm_reg_n_23_[2] ;
  wire \ap_CS_fsm_reg_n_23_[30] ;
  wire \ap_CS_fsm_reg_n_23_[31] ;
  wire \ap_CS_fsm_reg_n_23_[32] ;
  wire \ap_CS_fsm_reg_n_23_[33] ;
  wire \ap_CS_fsm_reg_n_23_[34] ;
  wire \ap_CS_fsm_reg_n_23_[35] ;
  wire \ap_CS_fsm_reg_n_23_[36] ;
  wire \ap_CS_fsm_reg_n_23_[37] ;
  wire \ap_CS_fsm_reg_n_23_[38] ;
  wire \ap_CS_fsm_reg_n_23_[39] ;
  wire \ap_CS_fsm_reg_n_23_[40] ;
  wire \ap_CS_fsm_reg_n_23_[41] ;
  wire \ap_CS_fsm_reg_n_23_[42] ;
  wire \ap_CS_fsm_reg_n_23_[43] ;
  wire \ap_CS_fsm_reg_n_23_[44] ;
  wire \ap_CS_fsm_reg_n_23_[45] ;
  wire \ap_CS_fsm_reg_n_23_[46] ;
  wire \ap_CS_fsm_reg_n_23_[47] ;
  wire \ap_CS_fsm_reg_n_23_[48] ;
  wire \ap_CS_fsm_reg_n_23_[55] ;
  wire \ap_CS_fsm_reg_n_23_[56] ;
  wire \ap_CS_fsm_reg_n_23_[57] ;
  wire \ap_CS_fsm_reg_n_23_[58] ;
  wire \ap_CS_fsm_reg_n_23_[59] ;
  wire \ap_CS_fsm_reg_n_23_[60] ;
  wire \ap_CS_fsm_reg_n_23_[61] ;
  wire \ap_CS_fsm_reg_n_23_[62] ;
  wire \ap_CS_fsm_reg_n_23_[63] ;
  wire \ap_CS_fsm_reg_n_23_[64] ;
  wire \ap_CS_fsm_reg_n_23_[65] ;
  wire \ap_CS_fsm_reg_n_23_[66] ;
  wire \ap_CS_fsm_reg_n_23_[67] ;
  wire \ap_CS_fsm_reg_n_23_[68] ;
  wire \ap_CS_fsm_reg_n_23_[69] ;
  wire \ap_CS_fsm_reg_n_23_[6] ;
  wire \ap_CS_fsm_reg_n_23_[70] ;
  wire \ap_CS_fsm_reg_n_23_[71] ;
  wire \ap_CS_fsm_reg_n_23_[72] ;
  wire \ap_CS_fsm_reg_n_23_[73] ;
  wire \ap_CS_fsm_reg_n_23_[74] ;
  wire \ap_CS_fsm_reg_n_23_[75] ;
  wire \ap_CS_fsm_reg_n_23_[76] ;
  wire \ap_CS_fsm_reg_n_23_[77] ;
  wire \ap_CS_fsm_reg_n_23_[78] ;
  wire \ap_CS_fsm_reg_n_23_[79] ;
  wire \ap_CS_fsm_reg_n_23_[7] ;
  wire \ap_CS_fsm_reg_n_23_[80] ;
  wire \ap_CS_fsm_reg_n_23_[81] ;
  wire \ap_CS_fsm_reg_n_23_[82] ;
  wire \ap_CS_fsm_reg_n_23_[83] ;
  wire \ap_CS_fsm_reg_n_23_[84] ;
  wire \ap_CS_fsm_reg_n_23_[85] ;
  wire \ap_CS_fsm_reg_n_23_[86] ;
  wire \ap_CS_fsm_reg_n_23_[87] ;
  wire \ap_CS_fsm_reg_n_23_[88] ;
  wire \ap_CS_fsm_reg_n_23_[89] ;
  wire \ap_CS_fsm_reg_n_23_[8] ;
  wire \ap_CS_fsm_reg_n_23_[90] ;
  wire \ap_CS_fsm_reg_n_23_[91] ;
  wire \ap_CS_fsm_reg_n_23_[93] ;
  wire \ap_CS_fsm_reg_n_23_[94] ;
  wire \ap_CS_fsm_reg_n_23_[95] ;
  wire \ap_CS_fsm_reg_n_23_[96] ;
  wire \ap_CS_fsm_reg_n_23_[97] ;
  wire \ap_CS_fsm_reg_n_23_[98] ;
  wire \ap_CS_fsm_reg_n_23_[99] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state114;
  wire ap_CS_fsm_state115;
  wire ap_CS_fsm_state116;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state144;
  wire ap_CS_fsm_state145;
  wire ap_CS_fsm_state146;
  wire ap_CS_fsm_state147;
  wire ap_CS_fsm_state148;
  wire ap_CS_fsm_state149;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state50;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state54;
  wire ap_CS_fsm_state6;
  wire [148:0]ap_NS_fsm;
  wire ap_NS_fsm111_out;
  wire ap_NS_fsm113_out;
  wire ap_NS_fsm114_out;
  wire ap_NS_fsm116_out;
  wire ap_NS_fsm117_out;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_rst_reg_1;
  wire ap_rst_reg_2;
  wire ap_rst_reg_2_i_1_n_23;
  wire control_s_axi_U_n_71;
  wire control_s_axi_U_n_75;
  wire control_s_axi_U_n_76;
  wire control_s_axi_U_n_77;
  wire control_s_axi_U_n_78;
  wire control_s_axi_U_n_79;
  wire control_s_axi_U_n_80;
  wire control_s_axi_U_n_81;
  wire control_s_axi_U_n_82;
  wire control_s_axi_U_n_83;
  wire control_s_axi_U_n_84;
  wire control_s_axi_U_n_85;
  wire control_s_axi_U_n_86;
  wire control_s_axi_U_n_87;
  wire control_s_axi_U_n_88;
  wire control_s_axi_U_n_89;
  wire control_s_axi_U_n_90;
  wire control_s_axi_U_n_91;
  wire control_s_axi_U_n_92;
  wire [25:0]dividend_tmp;
  wire done0;
  wire dout_i_32_n_23;
  wire dout_i_33_n_23;
  wire dout_i_34_n_23;
  wire dout_i_35_n_23;
  wire [15:0]fixed_V_fu_796_p3;
  wire [7:0]fixed_V_reg_1417;
  wire \fixed_V_reg_1417[0]_i_10_n_23 ;
  wire \fixed_V_reg_1417[0]_i_11_n_23 ;
  wire \fixed_V_reg_1417[0]_i_12_n_23 ;
  wire \fixed_V_reg_1417[0]_i_14_n_23 ;
  wire \fixed_V_reg_1417[0]_i_15_n_23 ;
  wire \fixed_V_reg_1417[0]_i_16_n_23 ;
  wire \fixed_V_reg_1417[0]_i_17_n_23 ;
  wire \fixed_V_reg_1417[0]_i_19_n_23 ;
  wire \fixed_V_reg_1417[0]_i_20_n_23 ;
  wire \fixed_V_reg_1417[0]_i_21_n_23 ;
  wire \fixed_V_reg_1417[0]_i_22_n_23 ;
  wire \fixed_V_reg_1417[0]_i_24_n_23 ;
  wire \fixed_V_reg_1417[0]_i_25_n_23 ;
  wire \fixed_V_reg_1417[0]_i_26_n_23 ;
  wire \fixed_V_reg_1417[0]_i_27_n_23 ;
  wire \fixed_V_reg_1417[0]_i_29_n_23 ;
  wire \fixed_V_reg_1417[0]_i_30_n_23 ;
  wire \fixed_V_reg_1417[0]_i_31_n_23 ;
  wire \fixed_V_reg_1417[0]_i_32_n_23 ;
  wire \fixed_V_reg_1417[0]_i_34_n_23 ;
  wire \fixed_V_reg_1417[0]_i_35_n_23 ;
  wire \fixed_V_reg_1417[0]_i_36_n_23 ;
  wire \fixed_V_reg_1417[0]_i_37_n_23 ;
  wire \fixed_V_reg_1417[0]_i_39_n_23 ;
  wire \fixed_V_reg_1417[0]_i_40_n_23 ;
  wire \fixed_V_reg_1417[0]_i_41_n_23 ;
  wire \fixed_V_reg_1417[0]_i_42_n_23 ;
  wire \fixed_V_reg_1417[0]_i_43_n_23 ;
  wire \fixed_V_reg_1417[0]_i_44_n_23 ;
  wire \fixed_V_reg_1417[0]_i_45_n_23 ;
  wire \fixed_V_reg_1417[0]_i_4_n_23 ;
  wire \fixed_V_reg_1417[0]_i_5_n_23 ;
  wire \fixed_V_reg_1417[0]_i_6_n_23 ;
  wire \fixed_V_reg_1417[0]_i_7_n_23 ;
  wire \fixed_V_reg_1417[0]_i_9_n_23 ;
  wire \fixed_V_reg_1417[4]_i_3_n_23 ;
  wire \fixed_V_reg_1417[4]_i_4_n_23 ;
  wire \fixed_V_reg_1417[4]_i_5_n_23 ;
  wire \fixed_V_reg_1417[4]_i_6_n_23 ;
  wire \fixed_V_reg_1417[4]_i_7_n_23 ;
  wire \fixed_V_reg_1417[7]_i_10_n_23 ;
  wire \fixed_V_reg_1417[7]_i_11_n_23 ;
  wire \fixed_V_reg_1417[7]_i_12_n_23 ;
  wire \fixed_V_reg_1417[7]_i_13_n_23 ;
  wire \fixed_V_reg_1417[7]_i_14_n_23 ;
  wire \fixed_V_reg_1417[7]_i_15_n_23 ;
  wire \fixed_V_reg_1417[7]_i_16_n_23 ;
  wire \fixed_V_reg_1417[7]_i_3_n_23 ;
  wire \fixed_V_reg_1417[7]_i_4_n_23 ;
  wire \fixed_V_reg_1417[7]_i_5_n_23 ;
  wire \fixed_V_reg_1417[7]_i_6_n_23 ;
  wire \fixed_V_reg_1417[7]_i_9_n_23 ;
  wire \fixed_V_reg_1417_reg[0]_i_13_n_23 ;
  wire \fixed_V_reg_1417_reg[0]_i_13_n_24 ;
  wire \fixed_V_reg_1417_reg[0]_i_13_n_25 ;
  wire \fixed_V_reg_1417_reg[0]_i_13_n_26 ;
  wire \fixed_V_reg_1417_reg[0]_i_18_n_23 ;
  wire \fixed_V_reg_1417_reg[0]_i_18_n_24 ;
  wire \fixed_V_reg_1417_reg[0]_i_18_n_25 ;
  wire \fixed_V_reg_1417_reg[0]_i_18_n_26 ;
  wire \fixed_V_reg_1417_reg[0]_i_23_n_23 ;
  wire \fixed_V_reg_1417_reg[0]_i_23_n_24 ;
  wire \fixed_V_reg_1417_reg[0]_i_23_n_25 ;
  wire \fixed_V_reg_1417_reg[0]_i_23_n_26 ;
  wire \fixed_V_reg_1417_reg[0]_i_28_n_23 ;
  wire \fixed_V_reg_1417_reg[0]_i_28_n_24 ;
  wire \fixed_V_reg_1417_reg[0]_i_28_n_25 ;
  wire \fixed_V_reg_1417_reg[0]_i_28_n_26 ;
  wire \fixed_V_reg_1417_reg[0]_i_2_n_23 ;
  wire \fixed_V_reg_1417_reg[0]_i_2_n_24 ;
  wire \fixed_V_reg_1417_reg[0]_i_2_n_25 ;
  wire \fixed_V_reg_1417_reg[0]_i_2_n_26 ;
  wire \fixed_V_reg_1417_reg[0]_i_33_n_23 ;
  wire \fixed_V_reg_1417_reg[0]_i_33_n_24 ;
  wire \fixed_V_reg_1417_reg[0]_i_33_n_25 ;
  wire \fixed_V_reg_1417_reg[0]_i_33_n_26 ;
  wire \fixed_V_reg_1417_reg[0]_i_38_n_23 ;
  wire \fixed_V_reg_1417_reg[0]_i_38_n_24 ;
  wire \fixed_V_reg_1417_reg[0]_i_38_n_25 ;
  wire \fixed_V_reg_1417_reg[0]_i_38_n_26 ;
  wire \fixed_V_reg_1417_reg[0]_i_3_n_23 ;
  wire \fixed_V_reg_1417_reg[0]_i_3_n_24 ;
  wire \fixed_V_reg_1417_reg[0]_i_3_n_25 ;
  wire \fixed_V_reg_1417_reg[0]_i_3_n_26 ;
  wire \fixed_V_reg_1417_reg[0]_i_8_n_23 ;
  wire \fixed_V_reg_1417_reg[0]_i_8_n_24 ;
  wire \fixed_V_reg_1417_reg[0]_i_8_n_25 ;
  wire \fixed_V_reg_1417_reg[0]_i_8_n_26 ;
  wire \fixed_V_reg_1417_reg[4]_i_2_n_23 ;
  wire \fixed_V_reg_1417_reg[4]_i_2_n_24 ;
  wire \fixed_V_reg_1417_reg[4]_i_2_n_25 ;
  wire \fixed_V_reg_1417_reg[4]_i_2_n_26 ;
  wire \fixed_V_reg_1417_reg[7]_i_2_n_23 ;
  wire \fixed_V_reg_1417_reg[7]_i_2_n_24 ;
  wire \fixed_V_reg_1417_reg[7]_i_2_n_25 ;
  wire \fixed_V_reg_1417_reg[7]_i_2_n_26 ;
  wire \fixed_V_reg_1417_reg[7]_i_7_n_23 ;
  wire \fixed_V_reg_1417_reg[7]_i_7_n_24 ;
  wire \fixed_V_reg_1417_reg[7]_i_7_n_25 ;
  wire \fixed_V_reg_1417_reg[7]_i_7_n_26 ;
  wire \fixed_V_reg_1417_reg[7]_i_8_n_23 ;
  wire \fixed_V_reg_1417_reg[7]_i_8_n_24 ;
  wire \fixed_V_reg_1417_reg[7]_i_8_n_25 ;
  wire \fixed_V_reg_1417_reg[7]_i_8_n_26 ;
  wire grp_fu_1065_ap_start;
  wire [6:1]grp_fu_1065_p2;
  wire [6:0]grp_fu_1166_p0;
  wire grp_fu_987_ap_start;
  wire [55:24]grp_fu_987_p0;
  wire [15:1]grp_fu_987_p2;
  wire [15:0]i_22_fu_666_p2;
  wire [15:0]i_22_reg_1360;
  wire \i_22_reg_1360_reg[12]_i_1_n_23 ;
  wire \i_22_reg_1360_reg[12]_i_1_n_24 ;
  wire \i_22_reg_1360_reg[12]_i_1_n_25 ;
  wire \i_22_reg_1360_reg[12]_i_1_n_26 ;
  wire \i_22_reg_1360_reg[15]_i_1_n_25 ;
  wire \i_22_reg_1360_reg[15]_i_1_n_26 ;
  wire \i_22_reg_1360_reg[4]_i_1_n_23 ;
  wire \i_22_reg_1360_reg[4]_i_1_n_24 ;
  wire \i_22_reg_1360_reg[4]_i_1_n_25 ;
  wire \i_22_reg_1360_reg[4]_i_1_n_26 ;
  wire \i_22_reg_1360_reg[8]_i_1_n_23 ;
  wire \i_22_reg_1360_reg[8]_i_1_n_24 ;
  wire \i_22_reg_1360_reg[8]_i_1_n_25 ;
  wire \i_22_reg_1360_reg[8]_i_1_n_26 ;
  wire \i_2_fu_178[0]_i_3_n_23 ;
  wire [6:0]i_2_fu_178_reg;
  wire \i_2_fu_178_reg[0]_i_2_n_23 ;
  wire \i_2_fu_178_reg[0]_i_2_n_24 ;
  wire \i_2_fu_178_reg[0]_i_2_n_25 ;
  wire \i_2_fu_178_reg[0]_i_2_n_26 ;
  wire \i_2_fu_178_reg[0]_i_2_n_27 ;
  wire \i_2_fu_178_reg[0]_i_2_n_28 ;
  wire \i_2_fu_178_reg[0]_i_2_n_29 ;
  wire \i_2_fu_178_reg[0]_i_2_n_30 ;
  wire \i_2_fu_178_reg[12]_i_1_n_24 ;
  wire \i_2_fu_178_reg[12]_i_1_n_25 ;
  wire \i_2_fu_178_reg[12]_i_1_n_26 ;
  wire \i_2_fu_178_reg[12]_i_1_n_27 ;
  wire \i_2_fu_178_reg[12]_i_1_n_28 ;
  wire \i_2_fu_178_reg[12]_i_1_n_29 ;
  wire \i_2_fu_178_reg[12]_i_1_n_30 ;
  wire \i_2_fu_178_reg[4]_i_1_n_23 ;
  wire \i_2_fu_178_reg[4]_i_1_n_24 ;
  wire \i_2_fu_178_reg[4]_i_1_n_25 ;
  wire \i_2_fu_178_reg[4]_i_1_n_26 ;
  wire \i_2_fu_178_reg[4]_i_1_n_27 ;
  wire \i_2_fu_178_reg[4]_i_1_n_28 ;
  wire \i_2_fu_178_reg[4]_i_1_n_29 ;
  wire \i_2_fu_178_reg[4]_i_1_n_30 ;
  wire \i_2_fu_178_reg[8]_i_1_n_23 ;
  wire \i_2_fu_178_reg[8]_i_1_n_24 ;
  wire \i_2_fu_178_reg[8]_i_1_n_25 ;
  wire \i_2_fu_178_reg[8]_i_1_n_26 ;
  wire \i_2_fu_178_reg[8]_i_1_n_27 ;
  wire \i_2_fu_178_reg[8]_i_1_n_28 ;
  wire \i_2_fu_178_reg[8]_i_1_n_29 ;
  wire \i_2_fu_178_reg[8]_i_1_n_30 ;
  wire [15:7]i_2_fu_178_reg__0;
  wire i_4_fu_1740;
  wire \i_4_fu_174[0]_i_3_n_23 ;
  wire [6:0]i_4_fu_174_reg;
  wire \i_4_fu_174_reg[0]_i_2_n_23 ;
  wire \i_4_fu_174_reg[0]_i_2_n_24 ;
  wire \i_4_fu_174_reg[0]_i_2_n_25 ;
  wire \i_4_fu_174_reg[0]_i_2_n_26 ;
  wire \i_4_fu_174_reg[0]_i_2_n_27 ;
  wire \i_4_fu_174_reg[0]_i_2_n_28 ;
  wire \i_4_fu_174_reg[0]_i_2_n_29 ;
  wire \i_4_fu_174_reg[0]_i_2_n_30 ;
  wire \i_4_fu_174_reg[12]_i_1_n_24 ;
  wire \i_4_fu_174_reg[12]_i_1_n_25 ;
  wire \i_4_fu_174_reg[12]_i_1_n_26 ;
  wire \i_4_fu_174_reg[12]_i_1_n_27 ;
  wire \i_4_fu_174_reg[12]_i_1_n_28 ;
  wire \i_4_fu_174_reg[12]_i_1_n_29 ;
  wire \i_4_fu_174_reg[12]_i_1_n_30 ;
  wire \i_4_fu_174_reg[4]_i_1_n_23 ;
  wire \i_4_fu_174_reg[4]_i_1_n_24 ;
  wire \i_4_fu_174_reg[4]_i_1_n_25 ;
  wire \i_4_fu_174_reg[4]_i_1_n_26 ;
  wire \i_4_fu_174_reg[4]_i_1_n_27 ;
  wire \i_4_fu_174_reg[4]_i_1_n_28 ;
  wire \i_4_fu_174_reg[4]_i_1_n_29 ;
  wire \i_4_fu_174_reg[4]_i_1_n_30 ;
  wire \i_4_fu_174_reg[8]_i_1_n_23 ;
  wire \i_4_fu_174_reg[8]_i_1_n_24 ;
  wire \i_4_fu_174_reg[8]_i_1_n_25 ;
  wire \i_4_fu_174_reg[8]_i_1_n_26 ;
  wire \i_4_fu_174_reg[8]_i_1_n_27 ;
  wire \i_4_fu_174_reg[8]_i_1_n_28 ;
  wire \i_4_fu_174_reg[8]_i_1_n_29 ;
  wire \i_4_fu_174_reg[8]_i_1_n_30 ;
  wire [15:7]i_4_fu_174_reg__0;
  wire \i_6_fu_170[0]_i_2_n_23 ;
  wire [15:0]i_6_fu_170_reg;
  wire \i_6_fu_170_reg[0]_i_1_n_23 ;
  wire \i_6_fu_170_reg[0]_i_1_n_24 ;
  wire \i_6_fu_170_reg[0]_i_1_n_25 ;
  wire \i_6_fu_170_reg[0]_i_1_n_26 ;
  wire \i_6_fu_170_reg[0]_i_1_n_27 ;
  wire \i_6_fu_170_reg[0]_i_1_n_28 ;
  wire \i_6_fu_170_reg[0]_i_1_n_29 ;
  wire \i_6_fu_170_reg[0]_i_1_n_30 ;
  wire \i_6_fu_170_reg[12]_i_1_n_24 ;
  wire \i_6_fu_170_reg[12]_i_1_n_25 ;
  wire \i_6_fu_170_reg[12]_i_1_n_26 ;
  wire \i_6_fu_170_reg[12]_i_1_n_27 ;
  wire \i_6_fu_170_reg[12]_i_1_n_28 ;
  wire \i_6_fu_170_reg[12]_i_1_n_29 ;
  wire \i_6_fu_170_reg[12]_i_1_n_30 ;
  wire \i_6_fu_170_reg[4]_i_1_n_23 ;
  wire \i_6_fu_170_reg[4]_i_1_n_24 ;
  wire \i_6_fu_170_reg[4]_i_1_n_25 ;
  wire \i_6_fu_170_reg[4]_i_1_n_26 ;
  wire \i_6_fu_170_reg[4]_i_1_n_27 ;
  wire \i_6_fu_170_reg[4]_i_1_n_28 ;
  wire \i_6_fu_170_reg[4]_i_1_n_29 ;
  wire \i_6_fu_170_reg[4]_i_1_n_30 ;
  wire \i_6_fu_170_reg[8]_i_1_n_23 ;
  wire \i_6_fu_170_reg[8]_i_1_n_24 ;
  wire \i_6_fu_170_reg[8]_i_1_n_25 ;
  wire \i_6_fu_170_reg[8]_i_1_n_26 ;
  wire \i_6_fu_170_reg[8]_i_1_n_27 ;
  wire \i_6_fu_170_reg[8]_i_1_n_28 ;
  wire \i_6_fu_170_reg[8]_i_1_n_29 ;
  wire \i_6_fu_170_reg[8]_i_1_n_30 ;
  wire \i_7_fu_190_reg_n_23_[0] ;
  wire \i_7_fu_190_reg_n_23_[10] ;
  wire \i_7_fu_190_reg_n_23_[11] ;
  wire \i_7_fu_190_reg_n_23_[12] ;
  wire \i_7_fu_190_reg_n_23_[13] ;
  wire \i_7_fu_190_reg_n_23_[14] ;
  wire \i_7_fu_190_reg_n_23_[15] ;
  wire \i_7_fu_190_reg_n_23_[1] ;
  wire \i_7_fu_190_reg_n_23_[2] ;
  wire \i_7_fu_190_reg_n_23_[3] ;
  wire \i_7_fu_190_reg_n_23_[4] ;
  wire \i_7_fu_190_reg_n_23_[5] ;
  wire \i_7_fu_190_reg_n_23_[6] ;
  wire \i_7_fu_190_reg_n_23_[7] ;
  wire \i_7_fu_190_reg_n_23_[8] ;
  wire \i_7_fu_190_reg_n_23_[9] ;
  wire i_9_fu_1940;
  wire i_9_fu_19403_out;
  wire \i_9_fu_194[0]_i_10_n_23 ;
  wire \i_9_fu_194[0]_i_11_n_23 ;
  wire \i_9_fu_194[0]_i_12_n_23 ;
  wire \i_9_fu_194[0]_i_13_n_23 ;
  wire \i_9_fu_194[0]_i_14_n_23 ;
  wire \i_9_fu_194[0]_i_15_n_23 ;
  wire \i_9_fu_194[0]_i_16_n_23 ;
  wire \i_9_fu_194[0]_i_4_n_23 ;
  wire \i_9_fu_194[0]_i_5_n_23 ;
  wire \i_9_fu_194[0]_i_6_n_23 ;
  wire \i_9_fu_194[0]_i_7_n_23 ;
  wire \i_9_fu_194[0]_i_8_n_23 ;
  wire \i_9_fu_194[0]_i_9_n_23 ;
  wire [6:0]i_9_fu_194_reg;
  wire \i_9_fu_194_reg[0]_i_2_n_23 ;
  wire \i_9_fu_194_reg[0]_i_2_n_24 ;
  wire \i_9_fu_194_reg[0]_i_2_n_25 ;
  wire \i_9_fu_194_reg[0]_i_2_n_26 ;
  wire \i_9_fu_194_reg[0]_i_2_n_27 ;
  wire \i_9_fu_194_reg[0]_i_2_n_28 ;
  wire \i_9_fu_194_reg[0]_i_2_n_29 ;
  wire \i_9_fu_194_reg[0]_i_2_n_30 ;
  wire \i_9_fu_194_reg[12]_i_1_n_24 ;
  wire \i_9_fu_194_reg[12]_i_1_n_25 ;
  wire \i_9_fu_194_reg[12]_i_1_n_26 ;
  wire \i_9_fu_194_reg[12]_i_1_n_27 ;
  wire \i_9_fu_194_reg[12]_i_1_n_28 ;
  wire \i_9_fu_194_reg[12]_i_1_n_29 ;
  wire \i_9_fu_194_reg[12]_i_1_n_30 ;
  wire \i_9_fu_194_reg[4]_i_1_n_23 ;
  wire \i_9_fu_194_reg[4]_i_1_n_24 ;
  wire \i_9_fu_194_reg[4]_i_1_n_25 ;
  wire \i_9_fu_194_reg[4]_i_1_n_26 ;
  wire \i_9_fu_194_reg[4]_i_1_n_27 ;
  wire \i_9_fu_194_reg[4]_i_1_n_28 ;
  wire \i_9_fu_194_reg[4]_i_1_n_29 ;
  wire \i_9_fu_194_reg[4]_i_1_n_30 ;
  wire \i_9_fu_194_reg[8]_i_1_n_23 ;
  wire \i_9_fu_194_reg[8]_i_1_n_24 ;
  wire \i_9_fu_194_reg[8]_i_1_n_25 ;
  wire \i_9_fu_194_reg[8]_i_1_n_26 ;
  wire \i_9_fu_194_reg[8]_i_1_n_27 ;
  wire \i_9_fu_194_reg[8]_i_1_n_28 ;
  wire \i_9_fu_194_reg[8]_i_1_n_29 ;
  wire \i_9_fu_194_reg[8]_i_1_n_30 ;
  wire [15:7]i_9_fu_194_reg__0;
  wire \i_fu_182[0]_i_3_n_23 ;
  wire [6:0]i_fu_182_reg;
  wire \i_fu_182_reg[0]_i_2_n_23 ;
  wire \i_fu_182_reg[0]_i_2_n_24 ;
  wire \i_fu_182_reg[0]_i_2_n_25 ;
  wire \i_fu_182_reg[0]_i_2_n_26 ;
  wire \i_fu_182_reg[0]_i_2_n_27 ;
  wire \i_fu_182_reg[0]_i_2_n_28 ;
  wire \i_fu_182_reg[0]_i_2_n_29 ;
  wire \i_fu_182_reg[0]_i_2_n_30 ;
  wire \i_fu_182_reg[12]_i_1_n_24 ;
  wire \i_fu_182_reg[12]_i_1_n_25 ;
  wire \i_fu_182_reg[12]_i_1_n_26 ;
  wire \i_fu_182_reg[12]_i_1_n_27 ;
  wire \i_fu_182_reg[12]_i_1_n_28 ;
  wire \i_fu_182_reg[12]_i_1_n_29 ;
  wire \i_fu_182_reg[12]_i_1_n_30 ;
  wire \i_fu_182_reg[4]_i_1_n_23 ;
  wire \i_fu_182_reg[4]_i_1_n_24 ;
  wire \i_fu_182_reg[4]_i_1_n_25 ;
  wire \i_fu_182_reg[4]_i_1_n_26 ;
  wire \i_fu_182_reg[4]_i_1_n_27 ;
  wire \i_fu_182_reg[4]_i_1_n_28 ;
  wire \i_fu_182_reg[4]_i_1_n_29 ;
  wire \i_fu_182_reg[4]_i_1_n_30 ;
  wire \i_fu_182_reg[8]_i_1_n_23 ;
  wire \i_fu_182_reg[8]_i_1_n_24 ;
  wire \i_fu_182_reg[8]_i_1_n_25 ;
  wire \i_fu_182_reg[8]_i_1_n_26 ;
  wire \i_fu_182_reg[8]_i_1_n_27 ;
  wire \i_fu_182_reg[8]_i_1_n_28 ;
  wire \i_fu_182_reg[8]_i_1_n_29 ;
  wire \i_fu_182_reg[8]_i_1_n_30 ;
  wire [15:7]i_fu_182_reg__0;
  wire icmp_ln112_fu_1145_p2;
  wire icmp_ln1547_1_fu_615_p2;
  wire icmp_ln1547_2_fu_677_p2;
  wire icmp_ln1547_2_reg_1375;
  wire \icmp_ln1547_2_reg_1375[0]_i_1_n_23 ;
  wire icmp_ln1547_3_reg_1434;
  wire icmp_ln1547_fu_587_p2;
  wire icmp_ln1548_fu_697_p2;
  wire icmp_ln1548_reg_1386;
  wire \icmp_ln1548_reg_1386[0]_i_10_n_23 ;
  wire \icmp_ln1548_reg_1386[0]_i_1_n_23 ;
  wire \icmp_ln1548_reg_1386[0]_i_5_n_23 ;
  wire \icmp_ln1548_reg_1386[0]_i_6_n_23 ;
  wire \icmp_ln1548_reg_1386[0]_i_9_n_23 ;
  wire icmp_ln16_fu_1096_p2;
  wire icmp_ln30_fu_1001_p2;
  wire icmp_ln45_fu_544_p2;
  wire icmp_ln52_fu_661_p2;
  wire icmp_ln77_fu_954_p2;
  wire icmp_ln87_1_fu_441_p2;
  wire \icmp_ln87_reg_1212_reg_n_23_[0] ;
  wire icmp_ln91_fu_486_p2;
  wire [47:16]in;
  wire [15:0]inNeurons_1_fu_491_p2;
  wire [15:0]inNeurons_1_reg_1290;
  wire \inNeurons_1_reg_1290_reg[12]_i_1_n_23 ;
  wire \inNeurons_1_reg_1290_reg[12]_i_1_n_24 ;
  wire \inNeurons_1_reg_1290_reg[12]_i_1_n_25 ;
  wire \inNeurons_1_reg_1290_reg[12]_i_1_n_26 ;
  wire \inNeurons_1_reg_1290_reg[15]_i_1_n_25 ;
  wire \inNeurons_1_reg_1290_reg[15]_i_1_n_26 ;
  wire \inNeurons_1_reg_1290_reg[4]_i_1_n_23 ;
  wire \inNeurons_1_reg_1290_reg[4]_i_1_n_24 ;
  wire \inNeurons_1_reg_1290_reg[4]_i_1_n_25 ;
  wire \inNeurons_1_reg_1290_reg[4]_i_1_n_26 ;
  wire \inNeurons_1_reg_1290_reg[8]_i_1_n_23 ;
  wire \inNeurons_1_reg_1290_reg[8]_i_1_n_24 ;
  wire \inNeurons_1_reg_1290_reg[8]_i_1_n_25 ;
  wire \inNeurons_1_reg_1290_reg[8]_i_1_n_26 ;
  wire inNeurons_reg_373;
  wire \inNeurons_reg_373_reg_n_23_[0] ;
  wire \inNeurons_reg_373_reg_n_23_[10] ;
  wire \inNeurons_reg_373_reg_n_23_[11] ;
  wire \inNeurons_reg_373_reg_n_23_[12] ;
  wire \inNeurons_reg_373_reg_n_23_[13] ;
  wire \inNeurons_reg_373_reg_n_23_[14] ;
  wire \inNeurons_reg_373_reg_n_23_[15] ;
  wire \inNeurons_reg_373_reg_n_23_[1] ;
  wire \inNeurons_reg_373_reg_n_23_[2] ;
  wire \inNeurons_reg_373_reg_n_23_[3] ;
  wire \inNeurons_reg_373_reg_n_23_[4] ;
  wire \inNeurons_reg_373_reg_n_23_[5] ;
  wire \inNeurons_reg_373_reg_n_23_[6] ;
  wire \inNeurons_reg_373_reg_n_23_[7] ;
  wire \inNeurons_reg_373_reg_n_23_[8] ;
  wire \inNeurons_reg_373_reg_n_23_[9] ;
  wire [15:0]input_r_q0;
  wire [31:24]\int_output_r/p_1_in ;
  wire interrupt;
  wire [15:0]lhs_reg_384;
  wire mac_muladd_16s_16s_24ns_24_4_1_U7_n_23;
  wire mac_muladd_16s_16s_24ns_24_4_1_U7_n_24;
  wire mac_muladd_16s_16s_24ns_24_4_1_U7_n_25;
  wire mac_muladd_16s_16s_24ns_24_4_1_U7_n_26;
  wire mac_muladd_16s_16s_24ns_24_4_1_U7_n_27;
  wire mac_muladd_16s_16s_24ns_24_4_1_U7_n_28;
  wire mac_muladd_16s_16s_24ns_24_4_1_U7_n_29;
  wire mac_muladd_16s_16s_24ns_24_4_1_U7_n_30;
  wire mac_muladd_16s_16s_24ns_24_4_1_U7_n_31;
  wire mac_muladd_16s_16s_24ns_24_4_1_U7_n_32;
  wire mac_muladd_16s_16s_24ns_24_4_1_U7_n_33;
  wire mac_muladd_16s_16s_24ns_24_4_1_U7_n_34;
  wire mac_muladd_16s_16s_24ns_24_4_1_U7_n_35;
  wire mac_muladd_16s_16s_24ns_24_4_1_U7_n_36;
  wire mac_muladd_16s_16s_24ns_24_4_1_U7_n_37;
  wire mac_muladd_16s_16s_24ns_24_4_1_U7_n_38;
  wire mul_32ns_26ns_42_1_1_U3_n_100;
  wire mul_32ns_26ns_42_1_1_U3_n_101;
  wire mul_32ns_26ns_42_1_1_U3_n_102;
  wire mul_32ns_26ns_42_1_1_U3_n_103;
  wire mul_32ns_26ns_42_1_1_U3_n_104;
  wire mul_32ns_26ns_42_1_1_U3_n_105;
  wire mul_32ns_26ns_42_1_1_U3_n_106;
  wire mul_32ns_26ns_42_1_1_U3_n_107;
  wire mul_32ns_26ns_42_1_1_U3_n_108;
  wire mul_32ns_26ns_42_1_1_U3_n_109;
  wire mul_32ns_26ns_42_1_1_U3_n_110;
  wire mul_32ns_26ns_42_1_1_U3_n_111;
  wire mul_32ns_26ns_42_1_1_U3_n_112;
  wire mul_32ns_26ns_42_1_1_U3_n_113;
  wire mul_32ns_26ns_42_1_1_U3_n_114;
  wire mul_32ns_26ns_42_1_1_U3_n_115;
  wire mul_32ns_26ns_42_1_1_U3_n_116;
  wire mul_32ns_26ns_42_1_1_U3_n_117;
  wire mul_32ns_26ns_42_1_1_U3_n_118;
  wire mul_32ns_26ns_42_1_1_U3_n_119;
  wire mul_32ns_26ns_42_1_1_U3_n_120;
  wire mul_32ns_26ns_42_1_1_U3_n_121;
  wire mul_32ns_26ns_42_1_1_U3_n_122;
  wire mul_32ns_26ns_42_1_1_U3_n_123;
  wire mul_32ns_26ns_42_1_1_U3_n_124;
  wire mul_32ns_26ns_42_1_1_U3_n_125;
  wire mul_32ns_26ns_42_1_1_U3_n_126;
  wire mul_32ns_26ns_42_1_1_U3_n_127;
  wire mul_32ns_26ns_42_1_1_U3_n_128;
  wire mul_32ns_26ns_42_1_1_U3_n_129;
  wire mul_32ns_26ns_42_1_1_U3_n_130;
  wire mul_32ns_26ns_42_1_1_U3_n_131;
  wire mul_32ns_26ns_42_1_1_U3_n_132;
  wire mul_32ns_26ns_42_1_1_U3_n_133;
  wire mul_32ns_26ns_42_1_1_U3_n_134;
  wire mul_32ns_26ns_42_1_1_U3_n_135;
  wire mul_32ns_26ns_42_1_1_U3_n_136;
  wire mul_32ns_26ns_42_1_1_U3_n_137;
  wire mul_32ns_26ns_42_1_1_U3_n_138;
  wire mul_32ns_26ns_42_1_1_U3_n_139;
  wire mul_32ns_26ns_42_1_1_U3_n_140;
  wire mul_32ns_26ns_42_1_1_U3_n_141;
  wire mul_32ns_26ns_42_1_1_U3_n_142;
  wire mul_32ns_26ns_42_1_1_U3_n_143;
  wire mul_32ns_26ns_42_1_1_U3_n_144;
  wire mul_32ns_26ns_42_1_1_U3_n_145;
  wire mul_32ns_26ns_42_1_1_U3_n_146;
  wire mul_32ns_26ns_42_1_1_U3_n_147;
  wire mul_32ns_26ns_42_1_1_U3_n_148;
  wire mul_32ns_26ns_42_1_1_U3_n_149;
  wire mul_32ns_26ns_42_1_1_U3_n_150;
  wire mul_32ns_26ns_42_1_1_U3_n_151;
  wire mul_32ns_26ns_42_1_1_U3_n_152;
  wire mul_32ns_26ns_42_1_1_U3_n_153;
  wire mul_32ns_26ns_42_1_1_U3_n_154;
  wire mul_32ns_26ns_42_1_1_U3_n_155;
  wire mul_32ns_26ns_42_1_1_U3_n_156;
  wire mul_32ns_26ns_42_1_1_U3_n_157;
  wire mul_32ns_26ns_42_1_1_U3_n_158;
  wire mul_32ns_26ns_42_1_1_U3_n_159;
  wire mul_32ns_26ns_42_1_1_U3_n_160;
  wire mul_32ns_26ns_42_1_1_U3_n_161;
  wire mul_32ns_26ns_42_1_1_U3_n_162;
  wire mul_32ns_26ns_42_1_1_U3_n_163;
  wire mul_32ns_26ns_42_1_1_U3_n_164;
  wire mul_32ns_26ns_42_1_1_U3_n_165;
  wire mul_32ns_26ns_42_1_1_U3_n_166;
  wire mul_32ns_26ns_42_1_1_U3_n_193;
  wire mul_32ns_26ns_42_1_1_U3_n_194;
  wire mul_32ns_26ns_42_1_1_U3_n_23;
  wire mul_32ns_26ns_42_1_1_U3_n_24;
  wire mul_32ns_26ns_42_1_1_U3_n_25;
  wire mul_32ns_26ns_42_1_1_U3_n_26;
  wire mul_32ns_26ns_42_1_1_U3_n_27;
  wire mul_32ns_26ns_42_1_1_U3_n_28;
  wire mul_32ns_26ns_42_1_1_U3_n_29;
  wire mul_32ns_26ns_42_1_1_U3_n_30;
  wire mul_32ns_26ns_42_1_1_U3_n_31;
  wire mul_32ns_26ns_42_1_1_U3_n_32;
  wire mul_32ns_26ns_42_1_1_U3_n_33;
  wire mul_32ns_26ns_42_1_1_U3_n_34;
  wire mul_32ns_26ns_42_1_1_U3_n_35;
  wire mul_32ns_26ns_42_1_1_U3_n_36;
  wire mul_32ns_26ns_42_1_1_U3_n_37;
  wire mul_32ns_26ns_42_1_1_U3_n_38;
  wire mul_32ns_26ns_42_1_1_U3_n_39;
  wire mul_32ns_26ns_42_1_1_U3_n_40;
  wire mul_32ns_26ns_42_1_1_U3_n_41;
  wire mul_32ns_26ns_42_1_1_U3_n_42;
  wire mul_32ns_26ns_42_1_1_U3_n_43;
  wire mul_32ns_26ns_42_1_1_U3_n_44;
  wire mul_32ns_26ns_42_1_1_U3_n_45;
  wire mul_32ns_26ns_42_1_1_U3_n_46;
  wire mul_32ns_26ns_42_1_1_U3_n_47;
  wire mul_32ns_26ns_42_1_1_U3_n_48;
  wire mul_32ns_26ns_42_1_1_U3_n_49;
  wire mul_32ns_26ns_42_1_1_U3_n_50;
  wire mul_32ns_26ns_42_1_1_U3_n_51;
  wire mul_32ns_26ns_42_1_1_U3_n_52;
  wire mul_32ns_26ns_42_1_1_U3_n_53;
  wire mul_32ns_26ns_42_1_1_U3_n_54;
  wire mul_32ns_26ns_42_1_1_U3_n_55;
  wire mul_32ns_26ns_42_1_1_U3_n_56;
  wire mul_32ns_26ns_42_1_1_U3_n_57;
  wire mul_32ns_26ns_42_1_1_U3_n_58;
  wire mul_32ns_26ns_42_1_1_U3_n_59;
  wire mul_32ns_26ns_42_1_1_U3_n_60;
  wire mul_32ns_26ns_42_1_1_U3_n_61;
  wire mul_32ns_26ns_42_1_1_U3_n_62;
  wire mul_32ns_26ns_42_1_1_U3_n_63;
  wire mul_32ns_26ns_42_1_1_U3_n_64;
  wire mul_32ns_26ns_42_1_1_U3_n_65;
  wire mul_32ns_26ns_42_1_1_U3_n_66;
  wire mul_32ns_26ns_42_1_1_U3_n_67;
  wire mul_32ns_26ns_42_1_1_U3_n_68;
  wire mul_32ns_26ns_42_1_1_U3_n_69;
  wire mul_32ns_26ns_42_1_1_U3_n_70;
  wire mul_32ns_26ns_42_1_1_U3_n_71;
  wire mul_32ns_26ns_42_1_1_U3_n_72;
  wire mul_32ns_26ns_42_1_1_U3_n_73;
  wire mul_32ns_26ns_42_1_1_U3_n_74;
  wire mul_32ns_26ns_42_1_1_U3_n_75;
  wire mul_32ns_26ns_42_1_1_U3_n_76;
  wire mul_32ns_26ns_42_1_1_U3_n_77;
  wire mul_32ns_26ns_42_1_1_U3_n_78;
  wire mul_32ns_26ns_42_1_1_U3_n_79;
  wire mul_32ns_26ns_42_1_1_U3_n_80;
  wire mul_32ns_26ns_42_1_1_U3_n_81;
  wire mul_32ns_26ns_42_1_1_U3_n_82;
  wire mul_32ns_26ns_42_1_1_U3_n_83;
  wire mul_32ns_26ns_42_1_1_U3_n_84;
  wire mul_32ns_26ns_42_1_1_U3_n_85;
  wire mul_32ns_26ns_42_1_1_U3_n_86;
  wire mul_32ns_26ns_42_1_1_U3_n_87;
  wire mul_32ns_26ns_42_1_1_U3_n_88;
  wire mul_32ns_26ns_42_1_1_U3_n_89;
  wire mul_32ns_26ns_42_1_1_U3_n_90;
  wire mul_32ns_26ns_42_1_1_U3_n_91;
  wire mul_32ns_26ns_42_1_1_U3_n_92;
  wire mul_32ns_26ns_42_1_1_U3_n_93;
  wire mul_32ns_26ns_42_1_1_U3_n_94;
  wire mul_32ns_26ns_42_1_1_U3_n_95;
  wire mul_32ns_26ns_42_1_1_U3_n_96;
  wire mul_32ns_26ns_42_1_1_U3_n_97;
  wire mul_32ns_26ns_42_1_1_U3_n_98;
  wire mul_32ns_26ns_42_1_1_U3_n_99;
  wire [13:0]mul_i_reg_1282;
  wire mul_mul_14s_14s_14_4_1_U6_n_23;
  wire mul_mul_14s_14s_14_4_1_U6_n_24;
  wire mul_mul_14s_14s_14_4_1_U6_n_25;
  wire mul_mul_14s_14s_14_4_1_U6_n_26;
  wire mul_mul_14s_14s_14_4_1_U6_n_27;
  wire mul_mul_14s_14s_14_4_1_U6_n_28;
  wire mul_mul_14s_14s_14_4_1_U6_n_29;
  wire mul_mul_14s_14s_14_4_1_U6_n_30;
  wire mul_mul_14s_14s_14_4_1_U6_n_31;
  wire mul_mul_14s_14s_14_4_1_U6_n_32;
  wire mul_mul_14s_14s_14_4_1_U6_n_33;
  wire mul_mul_14s_14s_14_4_1_U6_n_34;
  wire mul_mul_14s_14s_14_4_1_U6_n_35;
  wire mul_mul_14s_14s_14_4_1_U6_n_36;
  wire [15:0]numOfInNeurons;
  wire [15:0]numOfInNeurons_read_reg_1202;
  wire [15:0]numOfOutputNeurons;
  wire [15:0]numOfOutputNeurons_read_reg_1191;
  wire [15:0]outNeurons_2_fu_446_p2;
  wire [15:0]outNeurons_2_reg_1227;
  wire \outNeurons_2_reg_1227_reg[12]_i_1_n_23 ;
  wire \outNeurons_2_reg_1227_reg[12]_i_1_n_24 ;
  wire \outNeurons_2_reg_1227_reg[12]_i_1_n_25 ;
  wire \outNeurons_2_reg_1227_reg[12]_i_1_n_26 ;
  wire \outNeurons_2_reg_1227_reg[15]_i_1_n_25 ;
  wire \outNeurons_2_reg_1227_reg[15]_i_1_n_26 ;
  wire \outNeurons_2_reg_1227_reg[4]_i_1_n_23 ;
  wire \outNeurons_2_reg_1227_reg[4]_i_1_n_24 ;
  wire \outNeurons_2_reg_1227_reg[4]_i_1_n_25 ;
  wire \outNeurons_2_reg_1227_reg[4]_i_1_n_26 ;
  wire \outNeurons_2_reg_1227_reg[8]_i_1_n_23 ;
  wire \outNeurons_2_reg_1227_reg[8]_i_1_n_24 ;
  wire \outNeurons_2_reg_1227_reg[8]_i_1_n_25 ;
  wire \outNeurons_2_reg_1227_reg[8]_i_1_n_26 ;
  wire \outNeurons_fu_158_reg_n_23_[10] ;
  wire \outNeurons_fu_158_reg_n_23_[11] ;
  wire \outNeurons_fu_158_reg_n_23_[12] ;
  wire \outNeurons_fu_158_reg_n_23_[13] ;
  wire \outNeurons_fu_158_reg_n_23_[14] ;
  wire \outNeurons_fu_158_reg_n_23_[15] ;
  wire \outNeurons_fu_158_reg_n_23_[7] ;
  wire \outNeurons_fu_158_reg_n_23_[8] ;
  wire \outNeurons_fu_158_reg_n_23_[9] ;
  wire [6:0]output_V_addr_5_reg_1370;
  wire output_V_addr_5_reg_13700;
  wire [6:0]output_V_addr_reg_1272;
  wire [15:0]output_V_q0;
  wire [15:0]output_r_d0;
  wire [7:0]overflow_fu_621_p4;
  wire p_10_in;
  wire [30:0]p_1_in;
  wire p_2_out;
  wire [7:0]p_Result_s_reg_1422;
  wire \p_Result_s_reg_1422[4]_i_3_n_23 ;
  wire \p_Result_s_reg_1422[4]_i_4_n_23 ;
  wire \p_Result_s_reg_1422[4]_i_5_n_23 ;
  wire \p_Result_s_reg_1422[4]_i_6_n_23 ;
  wire \p_Result_s_reg_1422[7]_i_10_n_23 ;
  wire \p_Result_s_reg_1422[7]_i_3_n_23 ;
  wire \p_Result_s_reg_1422[7]_i_4_n_23 ;
  wire \p_Result_s_reg_1422[7]_i_5_n_23 ;
  wire \p_Result_s_reg_1422[7]_i_7_n_23 ;
  wire \p_Result_s_reg_1422[7]_i_8_n_23 ;
  wire \p_Result_s_reg_1422[7]_i_9_n_23 ;
  wire \p_Result_s_reg_1422_reg[4]_i_2_n_23 ;
  wire \p_Result_s_reg_1422_reg[4]_i_2_n_24 ;
  wire \p_Result_s_reg_1422_reg[4]_i_2_n_25 ;
  wire \p_Result_s_reg_1422_reg[4]_i_2_n_26 ;
  wire \p_Result_s_reg_1422_reg[7]_i_2_n_25 ;
  wire \p_Result_s_reg_1422_reg[7]_i_2_n_26 ;
  wire \p_Result_s_reg_1422_reg[7]_i_6_n_24 ;
  wire \p_Result_s_reg_1422_reg[7]_i_6_n_25 ;
  wire \p_Result_s_reg_1422_reg[7]_i_6_n_26 ;
  wire reg_4150;
  wire \reg_415_reg_n_23_[0] ;
  wire \reg_415_reg_n_23_[10] ;
  wire \reg_415_reg_n_23_[11] ;
  wire \reg_415_reg_n_23_[12] ;
  wire \reg_415_reg_n_23_[13] ;
  wire \reg_415_reg_n_23_[14] ;
  wire \reg_415_reg_n_23_[1] ;
  wire \reg_415_reg_n_23_[2] ;
  wire \reg_415_reg_n_23_[3] ;
  wire \reg_415_reg_n_23_[4] ;
  wire \reg_415_reg_n_23_[5] ;
  wire \reg_415_reg_n_23_[6] ;
  wire \reg_415_reg_n_23_[7] ;
  wire \reg_415_reg_n_23_[8] ;
  wire \reg_415_reg_n_23_[9] ;
  wire resArray_V_U_n_55;
  wire [6:0]resArray_V_addr_1_reg_1390;
  wire [16:7]ret_V_1_fu_1048_p2;
  wire [16:0]ret_V_1_reg_1508;
  wire \ret_V_1_reg_1508[10]_i_2_n_23 ;
  wire \ret_V_1_reg_1508_reg[10]_i_1_n_23 ;
  wire \ret_V_1_reg_1508_reg[10]_i_1_n_24 ;
  wire \ret_V_1_reg_1508_reg[10]_i_1_n_25 ;
  wire \ret_V_1_reg_1508_reg[10]_i_1_n_26 ;
  wire \ret_V_1_reg_1508_reg[14]_i_1_n_23 ;
  wire \ret_V_1_reg_1508_reg[14]_i_1_n_24 ;
  wire \ret_V_1_reg_1508_reg[14]_i_1_n_25 ;
  wire \ret_V_1_reg_1508_reg[14]_i_1_n_26 ;
  wire [23:14]ret_V_2_fu_1077_p2;
  wire [15:12]ret_V_4_fu_692_p2;
  wire \rhs_2_reg_1333_reg_n_23_[10] ;
  wire \rhs_2_reg_1333_reg_n_23_[11] ;
  wire \rhs_2_reg_1333_reg_n_23_[12] ;
  wire \rhs_2_reg_1333_reg_n_23_[13] ;
  wire \rhs_2_reg_1333_reg_n_23_[14] ;
  wire \rhs_2_reg_1333_reg_n_23_[15] ;
  wire \rhs_2_reg_1333_reg_n_23_[8] ;
  wire \rhs_2_reg_1333_reg_n_23_[9] ;
  wire rhs_fu_166;
  wire \rhs_fu_166[2]_i_2_n_23 ;
  wire \rhs_fu_166[2]_i_3_n_23 ;
  wire \rhs_fu_166[6]_i_2_n_23 ;
  wire \rhs_fu_166[6]_i_3_n_23 ;
  wire \rhs_fu_166[6]_i_4_n_23 ;
  wire \rhs_fu_166[7]_i_11_n_23 ;
  wire \rhs_fu_166[7]_i_12_n_23 ;
  wire \rhs_fu_166[7]_i_13_n_23 ;
  wire \rhs_fu_166[7]_i_14_n_23 ;
  wire \rhs_fu_166[7]_i_15_n_23 ;
  wire \rhs_fu_166[7]_i_16_n_23 ;
  wire \rhs_fu_166[7]_i_17_n_23 ;
  wire \rhs_fu_166[7]_i_19_n_23 ;
  wire \rhs_fu_166[7]_i_20_n_23 ;
  wire \rhs_fu_166[7]_i_21_n_23 ;
  wire \rhs_fu_166[7]_i_22_n_23 ;
  wire \rhs_fu_166[7]_i_23_n_23 ;
  wire \rhs_fu_166[7]_i_24_n_23 ;
  wire \rhs_fu_166[7]_i_25_n_23 ;
  wire \rhs_fu_166[7]_i_26_n_23 ;
  wire \rhs_fu_166[7]_i_27_n_23 ;
  wire \rhs_fu_166[7]_i_28_n_23 ;
  wire \rhs_fu_166[7]_i_29_n_23 ;
  wire \rhs_fu_166[7]_i_30_n_23 ;
  wire \rhs_fu_166[7]_i_31_n_23 ;
  wire \rhs_fu_166[7]_i_32_n_23 ;
  wire \rhs_fu_166[7]_i_33_n_23 ;
  wire \rhs_fu_166[7]_i_34_n_23 ;
  wire \rhs_fu_166[7]_i_35_n_23 ;
  wire \rhs_fu_166[7]_i_36_n_23 ;
  wire \rhs_fu_166[7]_i_37_n_23 ;
  wire \rhs_fu_166[7]_i_38_n_23 ;
  wire \rhs_fu_166[7]_i_39_n_23 ;
  wire \rhs_fu_166[7]_i_40_n_23 ;
  wire \rhs_fu_166[7]_i_41_n_23 ;
  wire \rhs_fu_166[7]_i_42_n_23 ;
  wire \rhs_fu_166[7]_i_6_n_23 ;
  wire \rhs_fu_166[7]_i_8_n_23 ;
  wire \rhs_fu_166[7]_i_9_n_23 ;
  wire \rhs_fu_166_reg[2]_i_1_n_23 ;
  wire \rhs_fu_166_reg[2]_i_1_n_24 ;
  wire \rhs_fu_166_reg[2]_i_1_n_25 ;
  wire \rhs_fu_166_reg[2]_i_1_n_26 ;
  wire \rhs_fu_166_reg[2]_i_1_n_30 ;
  wire \rhs_fu_166_reg[6]_i_1_n_23 ;
  wire \rhs_fu_166_reg[6]_i_1_n_24 ;
  wire \rhs_fu_166_reg[6]_i_1_n_25 ;
  wire \rhs_fu_166_reg[6]_i_1_n_26 ;
  wire \rhs_fu_166_reg[7]_i_10_n_23 ;
  wire \rhs_fu_166_reg[7]_i_10_n_24 ;
  wire \rhs_fu_166_reg[7]_i_10_n_25 ;
  wire \rhs_fu_166_reg[7]_i_10_n_26 ;
  wire \rhs_fu_166_reg[7]_i_18_n_23 ;
  wire \rhs_fu_166_reg[7]_i_18_n_24 ;
  wire \rhs_fu_166_reg[7]_i_18_n_25 ;
  wire \rhs_fu_166_reg[7]_i_18_n_26 ;
  wire \rhs_fu_166_reg[7]_i_3_n_25 ;
  wire \rhs_fu_166_reg[7]_i_5_n_24 ;
  wire \rhs_fu_166_reg[7]_i_5_n_25 ;
  wire \rhs_fu_166_reg[7]_i_5_n_26 ;
  wire \rhs_fu_166_reg[7]_i_7_n_23 ;
  wire \rhs_fu_166_reg[7]_i_7_n_24 ;
  wire \rhs_fu_166_reg[7]_i_7_n_25 ;
  wire \rhs_fu_166_reg[7]_i_7_n_26 ;
  wire [15:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [15:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [11:1]select_ln7_fu_722_p3;
  wire [15:8]sext_ln52_fu_573_p1;
  wire \storemerge8_reg_395[10]_i_2_n_23 ;
  wire \storemerge8_reg_395[11]_i_2_n_23 ;
  wire \storemerge8_reg_395[12]_i_2_n_23 ;
  wire \storemerge8_reg_395[13]_i_2_n_23 ;
  wire \storemerge8_reg_395[14]_i_2_n_23 ;
  wire \storemerge8_reg_395[15]_i_2_n_23 ;
  wire \storemerge8_reg_395[15]_i_3_n_23 ;
  wire \storemerge8_reg_395[16]_i_2_n_23 ;
  wire \storemerge8_reg_395[17]_i_2_n_23 ;
  wire \storemerge8_reg_395[18]_i_2_n_23 ;
  wire \storemerge8_reg_395[19]_i_2_n_23 ;
  wire \storemerge8_reg_395[19]_i_3_n_23 ;
  wire \storemerge8_reg_395[20]_i_2_n_23 ;
  wire \storemerge8_reg_395[20]_i_3_n_23 ;
  wire \storemerge8_reg_395[21]_i_2_n_23 ;
  wire \storemerge8_reg_395[21]_i_3_n_23 ;
  wire \storemerge8_reg_395[22]_i_2_n_23 ;
  wire \storemerge8_reg_395[22]_i_3_n_23 ;
  wire \storemerge8_reg_395[23]_i_2_n_23 ;
  wire \storemerge8_reg_395[23]_i_3_n_23 ;
  wire \storemerge8_reg_395[24]_i_2_n_23 ;
  wire \storemerge8_reg_395[25]_i_1_n_23 ;
  wire \storemerge8_reg_395[25]_i_3_n_23 ;
  wire \storemerge8_reg_395[25]_i_4_n_23 ;
  wire \storemerge8_reg_395[26]_i_2_n_23 ;
  wire \storemerge8_reg_395[26]_i_3_n_23 ;
  wire \storemerge8_reg_395[27]_i_2_n_23 ;
  wire \storemerge8_reg_395[27]_i_3_n_23 ;
  wire \storemerge8_reg_395[28]_i_2_n_23 ;
  wire \storemerge8_reg_395[28]_i_3_n_23 ;
  wire \storemerge8_reg_395[29]_i_2_n_23 ;
  wire \storemerge8_reg_395[29]_i_3_n_23 ;
  wire \storemerge8_reg_395[30]_i_2_n_23 ;
  wire \storemerge8_reg_395[30]_i_3_n_23 ;
  wire \storemerge8_reg_395[30]_i_4_n_23 ;
  wire \storemerge8_reg_395[31]_i_1_n_23 ;
  wire \storemerge8_reg_395[31]_i_2_n_23 ;
  wire \storemerge8_reg_395[31]_i_3_n_23 ;
  wire \storemerge8_reg_395[31]_i_4_n_23 ;
  wire \storemerge8_reg_395[31]_i_5_n_23 ;
  wire \storemerge8_reg_395[31]_i_6_n_23 ;
  wire \storemerge8_reg_395[31]_i_7_n_23 ;
  wire \storemerge8_reg_395[31]_i_8_n_23 ;
  wire \storemerge8_reg_395[31]_i_9_n_23 ;
  wire \storemerge8_reg_395[8]_i_2_n_23 ;
  wire \storemerge8_reg_395[9]_i_2_n_23 ;
  wire \storemerge8_reg_395[9]_i_3_n_23 ;
  wire [15:1]sub_ln1201_1_fu_790_p2;
  wire [47:32]sub_ln1201_fu_769_p2;
  wire [15:12]sub_ln712_2_fu_716_p2;
  wire \sum_V_fu_186[16]_i_2_n_23 ;
  wire \sum_V_fu_186[16]_i_3_n_23 ;
  wire \sum_V_fu_186[16]_i_4_n_23 ;
  wire \sum_V_fu_186[19]_i_2_n_23 ;
  wire \sum_V_fu_186[19]_i_3_n_23 ;
  wire \sum_V_fu_186[19]_i_4_n_23 ;
  wire \sum_V_fu_186[19]_i_5_n_23 ;
  wire \sum_V_fu_186[23]_i_2_n_23 ;
  wire \sum_V_fu_186[23]_i_3_n_23 ;
  wire \sum_V_fu_186[23]_i_4_n_23 ;
  wire \sum_V_fu_186[23]_i_5_n_23 ;
  wire \sum_V_fu_186[27]_i_2_n_23 ;
  wire \sum_V_fu_186[27]_i_3_n_23 ;
  wire \sum_V_fu_186[27]_i_4_n_23 ;
  wire \sum_V_fu_186[27]_i_5_n_23 ;
  wire \sum_V_fu_186[31]_i_2_n_23 ;
  wire \sum_V_fu_186[31]_i_3_n_23 ;
  wire \sum_V_fu_186[31]_i_4_n_23 ;
  wire \sum_V_fu_186[31]_i_5_n_23 ;
  wire \sum_V_fu_186[35]_i_2_n_23 ;
  wire \sum_V_fu_186[35]_i_3_n_23 ;
  wire \sum_V_fu_186[35]_i_4_n_23 ;
  wire \sum_V_fu_186[35]_i_5_n_23 ;
  wire \sum_V_fu_186[39]_i_2_n_23 ;
  wire \sum_V_fu_186[39]_i_3_n_23 ;
  wire \sum_V_fu_186[39]_i_4_n_23 ;
  wire \sum_V_fu_186[39]_i_5_n_23 ;
  wire \sum_V_fu_186[43]_i_2_n_23 ;
  wire \sum_V_fu_186[43]_i_3_n_23 ;
  wire \sum_V_fu_186[43]_i_4_n_23 ;
  wire \sum_V_fu_186[43]_i_5_n_23 ;
  wire \sum_V_fu_186[47]_i_2_n_23 ;
  wire [63:16]sum_V_fu_186_reg;
  wire \sum_V_fu_186_reg[16]_i_1_n_23 ;
  wire \sum_V_fu_186_reg[16]_i_1_n_24 ;
  wire \sum_V_fu_186_reg[16]_i_1_n_25 ;
  wire \sum_V_fu_186_reg[16]_i_1_n_26 ;
  wire \sum_V_fu_186_reg[16]_i_1_n_27 ;
  wire \sum_V_fu_186_reg[16]_i_1_n_28 ;
  wire \sum_V_fu_186_reg[16]_i_1_n_29 ;
  wire \sum_V_fu_186_reg[19]_i_1_n_23 ;
  wire \sum_V_fu_186_reg[19]_i_1_n_24 ;
  wire \sum_V_fu_186_reg[19]_i_1_n_25 ;
  wire \sum_V_fu_186_reg[19]_i_1_n_26 ;
  wire \sum_V_fu_186_reg[19]_i_1_n_27 ;
  wire \sum_V_fu_186_reg[19]_i_1_n_28 ;
  wire \sum_V_fu_186_reg[19]_i_1_n_29 ;
  wire \sum_V_fu_186_reg[19]_i_1_n_30 ;
  wire \sum_V_fu_186_reg[23]_i_1_n_23 ;
  wire \sum_V_fu_186_reg[23]_i_1_n_24 ;
  wire \sum_V_fu_186_reg[23]_i_1_n_25 ;
  wire \sum_V_fu_186_reg[23]_i_1_n_26 ;
  wire \sum_V_fu_186_reg[23]_i_1_n_27 ;
  wire \sum_V_fu_186_reg[23]_i_1_n_28 ;
  wire \sum_V_fu_186_reg[23]_i_1_n_29 ;
  wire \sum_V_fu_186_reg[23]_i_1_n_30 ;
  wire \sum_V_fu_186_reg[27]_i_1_n_23 ;
  wire \sum_V_fu_186_reg[27]_i_1_n_24 ;
  wire \sum_V_fu_186_reg[27]_i_1_n_25 ;
  wire \sum_V_fu_186_reg[27]_i_1_n_26 ;
  wire \sum_V_fu_186_reg[27]_i_1_n_27 ;
  wire \sum_V_fu_186_reg[27]_i_1_n_28 ;
  wire \sum_V_fu_186_reg[27]_i_1_n_29 ;
  wire \sum_V_fu_186_reg[27]_i_1_n_30 ;
  wire \sum_V_fu_186_reg[31]_i_1_n_23 ;
  wire \sum_V_fu_186_reg[31]_i_1_n_24 ;
  wire \sum_V_fu_186_reg[31]_i_1_n_25 ;
  wire \sum_V_fu_186_reg[31]_i_1_n_26 ;
  wire \sum_V_fu_186_reg[31]_i_1_n_27 ;
  wire \sum_V_fu_186_reg[31]_i_1_n_28 ;
  wire \sum_V_fu_186_reg[31]_i_1_n_29 ;
  wire \sum_V_fu_186_reg[31]_i_1_n_30 ;
  wire \sum_V_fu_186_reg[35]_i_1_n_23 ;
  wire \sum_V_fu_186_reg[35]_i_1_n_24 ;
  wire \sum_V_fu_186_reg[35]_i_1_n_25 ;
  wire \sum_V_fu_186_reg[35]_i_1_n_26 ;
  wire \sum_V_fu_186_reg[35]_i_1_n_27 ;
  wire \sum_V_fu_186_reg[35]_i_1_n_28 ;
  wire \sum_V_fu_186_reg[35]_i_1_n_29 ;
  wire \sum_V_fu_186_reg[35]_i_1_n_30 ;
  wire \sum_V_fu_186_reg[39]_i_1_n_23 ;
  wire \sum_V_fu_186_reg[39]_i_1_n_24 ;
  wire \sum_V_fu_186_reg[39]_i_1_n_25 ;
  wire \sum_V_fu_186_reg[39]_i_1_n_26 ;
  wire \sum_V_fu_186_reg[39]_i_1_n_27 ;
  wire \sum_V_fu_186_reg[39]_i_1_n_28 ;
  wire \sum_V_fu_186_reg[39]_i_1_n_29 ;
  wire \sum_V_fu_186_reg[39]_i_1_n_30 ;
  wire \sum_V_fu_186_reg[43]_i_1_n_23 ;
  wire \sum_V_fu_186_reg[43]_i_1_n_24 ;
  wire \sum_V_fu_186_reg[43]_i_1_n_25 ;
  wire \sum_V_fu_186_reg[43]_i_1_n_26 ;
  wire \sum_V_fu_186_reg[43]_i_1_n_27 ;
  wire \sum_V_fu_186_reg[43]_i_1_n_28 ;
  wire \sum_V_fu_186_reg[43]_i_1_n_29 ;
  wire \sum_V_fu_186_reg[43]_i_1_n_30 ;
  wire \sum_V_fu_186_reg[47]_i_1_n_23 ;
  wire \sum_V_fu_186_reg[47]_i_1_n_24 ;
  wire \sum_V_fu_186_reg[47]_i_1_n_25 ;
  wire \sum_V_fu_186_reg[47]_i_1_n_26 ;
  wire \sum_V_fu_186_reg[47]_i_1_n_27 ;
  wire \sum_V_fu_186_reg[47]_i_1_n_28 ;
  wire \sum_V_fu_186_reg[47]_i_1_n_29 ;
  wire \sum_V_fu_186_reg[47]_i_1_n_30 ;
  wire \sum_V_fu_186_reg[51]_i_1_n_23 ;
  wire \sum_V_fu_186_reg[51]_i_1_n_24 ;
  wire \sum_V_fu_186_reg[51]_i_1_n_25 ;
  wire \sum_V_fu_186_reg[51]_i_1_n_26 ;
  wire \sum_V_fu_186_reg[51]_i_1_n_27 ;
  wire \sum_V_fu_186_reg[51]_i_1_n_28 ;
  wire \sum_V_fu_186_reg[51]_i_1_n_29 ;
  wire \sum_V_fu_186_reg[51]_i_1_n_30 ;
  wire \sum_V_fu_186_reg[55]_i_1_n_23 ;
  wire \sum_V_fu_186_reg[55]_i_1_n_24 ;
  wire \sum_V_fu_186_reg[55]_i_1_n_25 ;
  wire \sum_V_fu_186_reg[55]_i_1_n_26 ;
  wire \sum_V_fu_186_reg[55]_i_1_n_27 ;
  wire \sum_V_fu_186_reg[55]_i_1_n_28 ;
  wire \sum_V_fu_186_reg[55]_i_1_n_29 ;
  wire \sum_V_fu_186_reg[55]_i_1_n_30 ;
  wire \sum_V_fu_186_reg[59]_i_1_n_23 ;
  wire \sum_V_fu_186_reg[59]_i_1_n_24 ;
  wire \sum_V_fu_186_reg[59]_i_1_n_25 ;
  wire \sum_V_fu_186_reg[59]_i_1_n_26 ;
  wire \sum_V_fu_186_reg[59]_i_1_n_27 ;
  wire \sum_V_fu_186_reg[59]_i_1_n_28 ;
  wire \sum_V_fu_186_reg[59]_i_1_n_29 ;
  wire \sum_V_fu_186_reg[59]_i_1_n_30 ;
  wire \sum_V_fu_186_reg[63]_i_1_n_30 ;
  wire [15:0]tmp_2_cast_reg_1411;
  wire tmp_3_reg_1400;
  wire \tmp_3_reg_1400[0]_i_1_n_23 ;
  wire tmp_4_fu_854_p3;
  wire tmp_4_reg_1438;
  wire \tmp_4_reg_1438[0]_i_1_n_23 ;
  wire \tmp_5_reg_1457_reg[16]__0_n_23 ;
  wire tmp_5_reg_1457_reg__0_n_100;
  wire tmp_5_reg_1457_reg__0_n_101;
  wire tmp_5_reg_1457_reg__0_n_102;
  wire tmp_5_reg_1457_reg__0_n_103;
  wire tmp_5_reg_1457_reg__0_n_104;
  wire tmp_5_reg_1457_reg__0_n_105;
  wire tmp_5_reg_1457_reg__0_n_106;
  wire tmp_5_reg_1457_reg__0_n_107;
  wire tmp_5_reg_1457_reg__0_n_108;
  wire tmp_5_reg_1457_reg__0_n_109;
  wire tmp_5_reg_1457_reg__0_n_110;
  wire tmp_5_reg_1457_reg__0_n_111;
  wire tmp_5_reg_1457_reg__0_n_112;
  wire tmp_5_reg_1457_reg__0_n_113;
  wire tmp_5_reg_1457_reg__0_n_114;
  wire tmp_5_reg_1457_reg__0_n_115;
  wire tmp_5_reg_1457_reg__0_n_116;
  wire tmp_5_reg_1457_reg__0_n_117;
  wire tmp_5_reg_1457_reg__0_n_118;
  wire tmp_5_reg_1457_reg__0_n_119;
  wire tmp_5_reg_1457_reg__0_n_120;
  wire tmp_5_reg_1457_reg__0_n_121;
  wire tmp_5_reg_1457_reg__0_n_122;
  wire tmp_5_reg_1457_reg__0_n_123;
  wire tmp_5_reg_1457_reg__0_n_124;
  wire tmp_5_reg_1457_reg__0_n_125;
  wire tmp_5_reg_1457_reg__0_n_126;
  wire tmp_5_reg_1457_reg__0_n_127;
  wire tmp_5_reg_1457_reg__0_n_128;
  wire tmp_5_reg_1457_reg__0_n_81;
  wire tmp_5_reg_1457_reg__0_n_82;
  wire tmp_5_reg_1457_reg__0_n_83;
  wire tmp_5_reg_1457_reg__0_n_84;
  wire tmp_5_reg_1457_reg__0_n_85;
  wire tmp_5_reg_1457_reg__0_n_86;
  wire tmp_5_reg_1457_reg__0_n_87;
  wire tmp_5_reg_1457_reg__0_n_88;
  wire tmp_5_reg_1457_reg__0_n_89;
  wire tmp_5_reg_1457_reg__0_n_90;
  wire tmp_5_reg_1457_reg__0_n_91;
  wire tmp_5_reg_1457_reg__0_n_92;
  wire tmp_5_reg_1457_reg__0_n_93;
  wire tmp_5_reg_1457_reg__0_n_94;
  wire tmp_5_reg_1457_reg__0_n_95;
  wire tmp_5_reg_1457_reg__0_n_96;
  wire tmp_5_reg_1457_reg__0_n_97;
  wire tmp_5_reg_1457_reg__0_n_98;
  wire tmp_5_reg_1457_reg__0_n_99;
  wire tmp_5_reg_1457_reg_n_100;
  wire tmp_5_reg_1457_reg_n_101;
  wire tmp_5_reg_1457_reg_n_102;
  wire tmp_5_reg_1457_reg_n_103;
  wire tmp_5_reg_1457_reg_n_104;
  wire tmp_5_reg_1457_reg_n_105;
  wire tmp_5_reg_1457_reg_n_106;
  wire tmp_5_reg_1457_reg_n_107;
  wire tmp_5_reg_1457_reg_n_108;
  wire tmp_5_reg_1457_reg_n_109;
  wire tmp_5_reg_1457_reg_n_110;
  wire tmp_5_reg_1457_reg_n_111;
  wire tmp_5_reg_1457_reg_n_112;
  wire tmp_5_reg_1457_reg_n_113;
  wire tmp_5_reg_1457_reg_n_114;
  wire tmp_5_reg_1457_reg_n_115;
  wire tmp_5_reg_1457_reg_n_116;
  wire tmp_5_reg_1457_reg_n_117;
  wire tmp_5_reg_1457_reg_n_118;
  wire tmp_5_reg_1457_reg_n_119;
  wire tmp_5_reg_1457_reg_n_120;
  wire tmp_5_reg_1457_reg_n_121;
  wire tmp_5_reg_1457_reg_n_122;
  wire tmp_5_reg_1457_reg_n_123;
  wire tmp_5_reg_1457_reg_n_124;
  wire tmp_5_reg_1457_reg_n_125;
  wire tmp_5_reg_1457_reg_n_126;
  wire tmp_5_reg_1457_reg_n_127;
  wire tmp_5_reg_1457_reg_n_128;
  wire \tmp_5_reg_1457_reg_n_23_[0] ;
  wire \tmp_5_reg_1457_reg_n_23_[10] ;
  wire \tmp_5_reg_1457_reg_n_23_[11] ;
  wire \tmp_5_reg_1457_reg_n_23_[12] ;
  wire \tmp_5_reg_1457_reg_n_23_[13] ;
  wire \tmp_5_reg_1457_reg_n_23_[14] ;
  wire \tmp_5_reg_1457_reg_n_23_[15] ;
  wire \tmp_5_reg_1457_reg_n_23_[16] ;
  wire \tmp_5_reg_1457_reg_n_23_[1] ;
  wire \tmp_5_reg_1457_reg_n_23_[2] ;
  wire \tmp_5_reg_1457_reg_n_23_[3] ;
  wire \tmp_5_reg_1457_reg_n_23_[4] ;
  wire \tmp_5_reg_1457_reg_n_23_[5] ;
  wire \tmp_5_reg_1457_reg_n_23_[6] ;
  wire \tmp_5_reg_1457_reg_n_23_[7] ;
  wire \tmp_5_reg_1457_reg_n_23_[8] ;
  wire \tmp_5_reg_1457_reg_n_23_[9] ;
  wire tmp_5_reg_1457_reg_n_81;
  wire tmp_5_reg_1457_reg_n_82;
  wire tmp_5_reg_1457_reg_n_83;
  wire tmp_5_reg_1457_reg_n_84;
  wire tmp_5_reg_1457_reg_n_85;
  wire tmp_5_reg_1457_reg_n_86;
  wire tmp_5_reg_1457_reg_n_87;
  wire tmp_5_reg_1457_reg_n_88;
  wire tmp_5_reg_1457_reg_n_89;
  wire tmp_5_reg_1457_reg_n_90;
  wire tmp_5_reg_1457_reg_n_91;
  wire tmp_5_reg_1457_reg_n_92;
  wire tmp_5_reg_1457_reg_n_93;
  wire tmp_5_reg_1457_reg_n_94;
  wire tmp_5_reg_1457_reg_n_95;
  wire tmp_5_reg_1457_reg_n_96;
  wire tmp_5_reg_1457_reg_n_97;
  wire tmp_5_reg_1457_reg_n_98;
  wire tmp_5_reg_1457_reg_n_99;
  wire [7:0]tmp_V_1_reg_1429;
  wire [47:0]trunc_ln1201_fu_755_p1;
  wire [47:0]trunc_ln1201_reg_1406;
  wire trunc_ln1201_reg_14060;
  wire [15:0]trunc_ln717_1_reg_1523;
  wire udiv_26ns_26s_26_30_seq_1_U2_n_24;
  wire udiv_26ns_26s_26_30_seq_1_U2_n_51;
  wire udiv_56ns_64ns_16_60_seq_1_U4_n_23;
  wire udiv_56ns_64ns_16_60_seq_1_U4_n_24;
  wire udiv_56ns_64ns_16_60_seq_1_U4_n_25;
  wire udiv_56ns_64ns_16_60_seq_1_U4_n_41;
  wire udiv_56ns_64ns_16_60_seq_1_U4_n_42;
  wire udiv_56ns_64ns_16_60_seq_1_U4_n_43;
  wire udiv_56ns_64ns_16_60_seq_1_U4_n_44;
  wire udiv_56ns_64ns_16_60_seq_1_U4_n_45;
  wire udiv_56ns_64ns_16_60_seq_1_U4_n_46;
  wire udiv_56ns_64ns_16_60_seq_1_U4_n_47;
  wire we01;
  wire we0118_out;
  wire [15:0]weights_q0;
  wire [6:0]x_V_4_fu_1036_p3;
  wire [14:7]x_V_4_fu_1036_p3__0;
  wire [0:0]x_V_fu_703_p2;
  wire [15:12]x_V_fu_703_p2__0;
  wire \zext_ln114_reg_1544_reg_n_23_[0] ;
  wire \zext_ln114_reg_1544_reg_n_23_[1] ;
  wire \zext_ln114_reg_1544_reg_n_23_[2] ;
  wire \zext_ln114_reg_1544_reg_n_23_[3] ;
  wire \zext_ln114_reg_1544_reg_n_23_[4] ;
  wire \zext_ln114_reg_1544_reg_n_23_[5] ;
  wire \zext_ln114_reg_1544_reg_n_23_[6] ;
  wire \zext_ln18_reg_1531_reg_n_23_[0] ;
  wire \zext_ln18_reg_1531_reg_n_23_[1] ;
  wire \zext_ln18_reg_1531_reg_n_23_[2] ;
  wire \zext_ln18_reg_1531_reg_n_23_[3] ;
  wire \zext_ln18_reg_1531_reg_n_23_[4] ;
  wire \zext_ln18_reg_1531_reg_n_23_[5] ;
  wire \zext_ln18_reg_1531_reg_n_23_[6] ;
  wire \zext_ln32_reg_1498_reg_n_23_[0] ;
  wire \zext_ln32_reg_1498_reg_n_23_[1] ;
  wire \zext_ln32_reg_1498_reg_n_23_[2] ;
  wire \zext_ln32_reg_1498_reg_n_23_[3] ;
  wire \zext_ln32_reg_1498_reg_n_23_[4] ;
  wire \zext_ln32_reg_1498_reg_n_23_[5] ;
  wire \zext_ln32_reg_1498_reg_n_23_[6] ;
  wire \zext_ln80_reg_1475_reg_n_23_[0] ;
  wire \zext_ln80_reg_1475_reg_n_23_[1] ;
  wire \zext_ln80_reg_1475_reg_n_23_[2] ;
  wire \zext_ln80_reg_1475_reg_n_23_[3] ;
  wire \zext_ln80_reg_1475_reg_n_23_[4] ;
  wire \zext_ln80_reg_1475_reg_n_23_[5] ;
  wire \zext_ln80_reg_1475_reg_n_23_[6] ;
  wire [3:2]\NLW_ap_CS_fsm_reg[115]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[115]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[115]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[146]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[146]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[146]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[148]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[148]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[148]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[14]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[14]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[14]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[53]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[53]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[53]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_fixed_V_reg_1417_reg[0]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_fixed_V_reg_1417_reg[0]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_fixed_V_reg_1417_reg[0]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_fixed_V_reg_1417_reg[0]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_fixed_V_reg_1417_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_fixed_V_reg_1417_reg[0]_i_33_O_UNCONNECTED ;
  wire [3:0]\NLW_fixed_V_reg_1417_reg[0]_i_38_O_UNCONNECTED ;
  wire [3:0]\NLW_fixed_V_reg_1417_reg[0]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_i_22_reg_1360_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_22_reg_1360_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_i_2_fu_178_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_4_fu_174_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_6_fu_170_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_9_fu_194_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_fu_182_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_inNeurons_1_reg_1290_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_inNeurons_1_reg_1290_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_outNeurons_2_reg_1227_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_outNeurons_2_reg_1227_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_p_Result_s_reg_1422_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Result_s_reg_1422_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_p_Result_s_reg_1422_reg[7]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_rhs_fu_166_reg[7]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_rhs_fu_166_reg[7]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_rhs_fu_166_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_rhs_fu_166_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_rhs_fu_166_reg[7]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_rhs_fu_166_reg[7]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_rhs_fu_166_reg[7]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_rhs_fu_166_reg[7]_i_7_O_UNCONNECTED ;
  wire [0:0]\NLW_sum_V_fu_186_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum_V_fu_186_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum_V_fu_186_reg[63]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_5_reg_1457_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_5_reg_1457_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_5_reg_1457_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_5_reg_1457_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_5_reg_1457_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_5_reg_1457_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_5_reg_1457_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_5_reg_1457_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_5_reg_1457_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_5_reg_1457_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_5_reg_1457_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_5_reg_1457_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_5_reg_1457_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_5_reg_1457_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_5_reg_1457_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_5_reg_1457_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_5_reg_1457_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_5_reg_1457_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_5_reg_1457_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_5_reg_1457_reg__0_PCOUT_UNCONNECTED;

  assign ap_local_block = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE \activation_read_reg_1187_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(activation[0]),
        .Q(activation_read_reg_1187[0]),
        .R(1'b0));
  FDRE \activation_read_reg_1187_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(activation[1]),
        .Q(activation_read_reg_1187[1]),
        .R(1'b0));
  FDRE \activation_read_reg_1187_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(activation[2]),
        .Q(activation_read_reg_1187[2]),
        .R(1'b0));
  FDRE \activation_read_reg_1187_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(activation[3]),
        .Q(activation_read_reg_1187[3]),
        .R(1'b0));
  FDRE \activation_read_reg_1187_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(activation[4]),
        .Q(activation_read_reg_1187[4]),
        .R(1'b0));
  FDRE \activation_read_reg_1187_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(activation[5]),
        .Q(activation_read_reg_1187[5]),
        .R(1'b0));
  FDRE \activation_read_reg_1187_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(activation[6]),
        .Q(activation_read_reg_1187[6]),
        .R(1'b0));
  FDRE \activation_read_reg_1187_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(activation[7]),
        .Q(activation_read_reg_1187[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2000FFFF20000000)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(activation_read_reg_1187[1]),
        .I1(resArray_V_U_n_55),
        .I2(icmp_ln87_1_fu_441_p2),
        .I3(activation_read_reg_1187[0]),
        .I4(ap_CS_fsm_state2),
        .I5(ap_CS_fsm_state13),
        .O(ap_NS_fsm[10]));
  LUT6 #(
    .INIT(64'h00FF20FF00002000)) 
    \ap_CS_fsm[114]_i_1 
       (.I0(activation_read_reg_1187[1]),
        .I1(resArray_V_U_n_55),
        .I2(icmp_ln87_1_fu_441_p2),
        .I3(ap_CS_fsm_state2),
        .I4(activation_read_reg_1187[0]),
        .I5(ap_CS_fsm_state145),
        .O(ap_NS_fsm[114]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[115]_i_1 
       (.I0(ap_CS_fsm_state115),
        .I1(icmp_ln30_fu_1001_p2),
        .O(i_4_fu_1740));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[115]_i_4 
       (.I0(numOfOutputNeurons_read_reg_1191[15]),
        .I1(i_4_fu_174_reg__0[15]),
        .O(\ap_CS_fsm[115]_i_4_n_23 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[115]_i_5 
       (.I0(i_4_fu_174_reg__0[14]),
        .I1(numOfOutputNeurons_read_reg_1191[14]),
        .I2(i_4_fu_174_reg__0[12]),
        .I3(numOfOutputNeurons_read_reg_1191[12]),
        .I4(numOfOutputNeurons_read_reg_1191[13]),
        .I5(i_4_fu_174_reg__0[13]),
        .O(\ap_CS_fsm[115]_i_5_n_23 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[115]_i_6 
       (.I0(i_4_fu_174_reg__0[11]),
        .I1(numOfOutputNeurons_read_reg_1191[11]),
        .I2(i_4_fu_174_reg__0[10]),
        .I3(numOfOutputNeurons_read_reg_1191[10]),
        .I4(numOfOutputNeurons_read_reg_1191[9]),
        .I5(i_4_fu_174_reg__0[9]),
        .O(\ap_CS_fsm[115]_i_6_n_23 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[115]_i_7 
       (.I0(i_4_fu_174_reg__0[8]),
        .I1(numOfOutputNeurons_read_reg_1191[8]),
        .I2(i_4_fu_174_reg__0[7]),
        .I3(numOfOutputNeurons_read_reg_1191[7]),
        .I4(numOfOutputNeurons_read_reg_1191[6]),
        .I5(i_4_fu_174_reg[6]),
        .O(\ap_CS_fsm[115]_i_7_n_23 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[115]_i_8 
       (.I0(i_4_fu_174_reg[5]),
        .I1(numOfOutputNeurons_read_reg_1191[5]),
        .I2(i_4_fu_174_reg[3]),
        .I3(numOfOutputNeurons_read_reg_1191[3]),
        .I4(numOfOutputNeurons_read_reg_1191[4]),
        .I5(i_4_fu_174_reg[4]),
        .O(\ap_CS_fsm[115]_i_8_n_23 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[115]_i_9 
       (.I0(i_4_fu_174_reg[2]),
        .I1(numOfOutputNeurons_read_reg_1191[2]),
        .I2(i_4_fu_174_reg[0]),
        .I3(numOfOutputNeurons_read_reg_1191[0]),
        .I4(numOfOutputNeurons_read_reg_1191[1]),
        .I5(i_4_fu_174_reg[1]),
        .O(\ap_CS_fsm[115]_i_9_n_23 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(ap_CS_fsm_state11),
        .I1(icmp_ln45_fu_544_p2),
        .O(ap_NS_fsm[11]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h4F40)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(\icmp_ln87_reg_1212_reg_n_23_[0] ),
        .I1(icmp_ln45_fu_544_p2),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state53),
        .O(ap_NS_fsm[13]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h0F4F0040)) 
    \ap_CS_fsm[145]_i_1 
       (.I0(activation_read_reg_1187[1]),
        .I1(icmp_ln87_1_fu_441_p2),
        .I2(ap_CS_fsm_state2),
        .I3(control_s_axi_U_n_71),
        .I4(ap_CS_fsm_state147),
        .O(ap_NS_fsm[145]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[146]_i_1 
       (.I0(ap_CS_fsm_state146),
        .I1(icmp_ln16_fu_1096_p2),
        .O(ap_NS_fsm[146]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[146]_i_4 
       (.I0(numOfOutputNeurons_read_reg_1191[15]),
        .I1(i_2_fu_178_reg__0[15]),
        .O(\ap_CS_fsm[146]_i_4_n_23 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[146]_i_5 
       (.I0(i_2_fu_178_reg__0[14]),
        .I1(numOfOutputNeurons_read_reg_1191[14]),
        .I2(i_2_fu_178_reg__0[12]),
        .I3(numOfOutputNeurons_read_reg_1191[12]),
        .I4(numOfOutputNeurons_read_reg_1191[13]),
        .I5(i_2_fu_178_reg__0[13]),
        .O(\ap_CS_fsm[146]_i_5_n_23 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[146]_i_6 
       (.I0(i_2_fu_178_reg__0[11]),
        .I1(numOfOutputNeurons_read_reg_1191[11]),
        .I2(i_2_fu_178_reg__0[9]),
        .I3(numOfOutputNeurons_read_reg_1191[9]),
        .I4(numOfOutputNeurons_read_reg_1191[10]),
        .I5(i_2_fu_178_reg__0[10]),
        .O(\ap_CS_fsm[146]_i_6_n_23 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[146]_i_7 
       (.I0(i_2_fu_178_reg__0[8]),
        .I1(numOfOutputNeurons_read_reg_1191[8]),
        .I2(i_2_fu_178_reg[6]),
        .I3(numOfOutputNeurons_read_reg_1191[6]),
        .I4(numOfOutputNeurons_read_reg_1191[7]),
        .I5(i_2_fu_178_reg__0[7]),
        .O(\ap_CS_fsm[146]_i_7_n_23 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[146]_i_8 
       (.I0(i_2_fu_178_reg[5]),
        .I1(numOfOutputNeurons_read_reg_1191[5]),
        .I2(i_2_fu_178_reg[4]),
        .I3(numOfOutputNeurons_read_reg_1191[4]),
        .I4(numOfOutputNeurons_read_reg_1191[3]),
        .I5(i_2_fu_178_reg[3]),
        .O(\ap_CS_fsm[146]_i_8_n_23 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[146]_i_9 
       (.I0(numOfOutputNeurons_read_reg_1191[0]),
        .I1(i_2_fu_178_reg[0]),
        .I2(i_2_fu_178_reg[2]),
        .I3(numOfOutputNeurons_read_reg_1191[2]),
        .I4(i_2_fu_178_reg[1]),
        .I5(numOfOutputNeurons_read_reg_1191[1]),
        .O(\ap_CS_fsm[146]_i_9_n_23 ));
  LUT6 #(
    .INIT(64'hCFCF0F4FC0C00040)) 
    \ap_CS_fsm[147]_i_1 
       (.I0(activation_read_reg_1187[0]),
        .I1(icmp_ln87_1_fu_441_p2),
        .I2(ap_CS_fsm_state2),
        .I3(activation_read_reg_1187[1]),
        .I4(resArray_V_U_n_55),
        .I5(ap_CS_fsm_state149),
        .O(ap_NS_fsm[147]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[148]_i_1 
       (.I0(ap_CS_fsm_state148),
        .I1(icmp_ln112_fu_1145_p2),
        .O(ap_NS_fsm[148]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[148]_i_4 
       (.I0(numOfOutputNeurons_read_reg_1191[15]),
        .I1(i_fu_182_reg__0[15]),
        .O(\ap_CS_fsm[148]_i_4_n_23 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[148]_i_5 
       (.I0(i_fu_182_reg__0[14]),
        .I1(numOfOutputNeurons_read_reg_1191[14]),
        .I2(i_fu_182_reg__0[12]),
        .I3(numOfOutputNeurons_read_reg_1191[12]),
        .I4(numOfOutputNeurons_read_reg_1191[13]),
        .I5(i_fu_182_reg__0[13]),
        .O(\ap_CS_fsm[148]_i_5_n_23 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[148]_i_6 
       (.I0(i_fu_182_reg__0[11]),
        .I1(numOfOutputNeurons_read_reg_1191[11]),
        .I2(i_fu_182_reg__0[9]),
        .I3(numOfOutputNeurons_read_reg_1191[9]),
        .I4(numOfOutputNeurons_read_reg_1191[10]),
        .I5(i_fu_182_reg__0[10]),
        .O(\ap_CS_fsm[148]_i_6_n_23 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[148]_i_7 
       (.I0(i_fu_182_reg__0[8]),
        .I1(numOfOutputNeurons_read_reg_1191[8]),
        .I2(i_fu_182_reg[6]),
        .I3(numOfOutputNeurons_read_reg_1191[6]),
        .I4(numOfOutputNeurons_read_reg_1191[7]),
        .I5(i_fu_182_reg__0[7]),
        .O(\ap_CS_fsm[148]_i_7_n_23 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[148]_i_8 
       (.I0(i_fu_182_reg[5]),
        .I1(numOfOutputNeurons_read_reg_1191[5]),
        .I2(i_fu_182_reg[4]),
        .I3(numOfOutputNeurons_read_reg_1191[4]),
        .I4(numOfOutputNeurons_read_reg_1191[3]),
        .I5(i_fu_182_reg[3]),
        .O(\ap_CS_fsm[148]_i_8_n_23 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[148]_i_9 
       (.I0(i_fu_182_reg[2]),
        .I1(numOfOutputNeurons_read_reg_1191[2]),
        .I2(i_fu_182_reg[0]),
        .I3(numOfOutputNeurons_read_reg_1191[0]),
        .I4(numOfOutputNeurons_read_reg_1191[1]),
        .I5(i_fu_182_reg[1]),
        .O(\ap_CS_fsm[148]_i_9_n_23 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(ap_CS_fsm_state14),
        .I1(icmp_ln52_fu_661_p2),
        .O(output_V_addr_5_reg_13700));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[14]_i_4 
       (.I0(numOfOutputNeurons_read_reg_1191[15]),
        .I1(\i_7_fu_190_reg_n_23_[15] ),
        .O(\ap_CS_fsm[14]_i_4_n_23 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[14]_i_5 
       (.I0(\i_7_fu_190_reg_n_23_[14] ),
        .I1(numOfOutputNeurons_read_reg_1191[14]),
        .I2(\i_7_fu_190_reg_n_23_[13] ),
        .I3(numOfOutputNeurons_read_reg_1191[13]),
        .I4(numOfOutputNeurons_read_reg_1191[12]),
        .I5(\i_7_fu_190_reg_n_23_[12] ),
        .O(\ap_CS_fsm[14]_i_5_n_23 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[14]_i_6 
       (.I0(\i_7_fu_190_reg_n_23_[11] ),
        .I1(numOfOutputNeurons_read_reg_1191[11]),
        .I2(\i_7_fu_190_reg_n_23_[10] ),
        .I3(numOfOutputNeurons_read_reg_1191[10]),
        .I4(numOfOutputNeurons_read_reg_1191[9]),
        .I5(\i_7_fu_190_reg_n_23_[9] ),
        .O(\ap_CS_fsm[14]_i_6_n_23 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[14]_i_7 
       (.I0(\i_7_fu_190_reg_n_23_[8] ),
        .I1(numOfOutputNeurons_read_reg_1191[8]),
        .I2(\i_7_fu_190_reg_n_23_[7] ),
        .I3(numOfOutputNeurons_read_reg_1191[7]),
        .I4(numOfOutputNeurons_read_reg_1191[6]),
        .I5(\i_7_fu_190_reg_n_23_[6] ),
        .O(\ap_CS_fsm[14]_i_7_n_23 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[14]_i_8 
       (.I0(\i_7_fu_190_reg_n_23_[5] ),
        .I1(numOfOutputNeurons_read_reg_1191[5]),
        .I2(\i_7_fu_190_reg_n_23_[3] ),
        .I3(numOfOutputNeurons_read_reg_1191[3]),
        .I4(numOfOutputNeurons_read_reg_1191[4]),
        .I5(\i_7_fu_190_reg_n_23_[4] ),
        .O(\ap_CS_fsm[14]_i_8_n_23 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[14]_i_9 
       (.I0(numOfOutputNeurons_read_reg_1191[0]),
        .I1(\i_7_fu_190_reg_n_23_[0] ),
        .I2(\i_7_fu_190_reg_n_23_[2] ),
        .I3(numOfOutputNeurons_read_reg_1191[2]),
        .I4(\i_7_fu_190_reg_n_23_[1] ),
        .I5(numOfOutputNeurons_read_reg_1191[1]),
        .O(\ap_CS_fsm[14]_i_9_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln87_1_fu_441_p2),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'hDDF0)) 
    \ap_CS_fsm[51]_i_1 
       (.I0(tmp_4_fu_854_p3),
        .I1(udiv_26ns_26s_26_30_seq_1_U2_n_24),
        .I2(ap_CS_fsm_state51),
        .I3(ap_CS_fsm_state21),
        .O(ap_NS_fsm[51]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFEEEEEEE)) 
    \ap_CS_fsm[53]_i_1 
       (.I0(\ap_CS_fsm[53]_i_2_n_23 ),
        .I1(\ap_CS_fsm[53]_i_3_n_23 ),
        .I2(ap_CS_fsm_state11),
        .I3(icmp_ln45_fu_544_p2),
        .I4(\icmp_ln87_reg_1212_reg_n_23_[0] ),
        .I5(ap_CS_fsm_state115),
        .O(ap_NS_fsm[53]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[53]_i_10 
       (.I0(i_6_fu_170_reg[8]),
        .I1(numOfOutputNeurons_read_reg_1191[8]),
        .I2(i_6_fu_170_reg[7]),
        .I3(numOfOutputNeurons_read_reg_1191[7]),
        .I4(numOfOutputNeurons_read_reg_1191[6]),
        .I5(i_6_fu_170_reg[6]),
        .O(\ap_CS_fsm[53]_i_10_n_23 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[53]_i_11 
       (.I0(i_6_fu_170_reg[5]),
        .I1(numOfOutputNeurons_read_reg_1191[5]),
        .I2(i_6_fu_170_reg[3]),
        .I3(numOfOutputNeurons_read_reg_1191[3]),
        .I4(numOfOutputNeurons_read_reg_1191[4]),
        .I5(i_6_fu_170_reg[4]),
        .O(\ap_CS_fsm[53]_i_11_n_23 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[53]_i_12 
       (.I0(i_6_fu_170_reg[2]),
        .I1(numOfOutputNeurons_read_reg_1191[2]),
        .I2(i_6_fu_170_reg[0]),
        .I3(numOfOutputNeurons_read_reg_1191[0]),
        .I4(numOfOutputNeurons_read_reg_1191[1]),
        .I5(i_6_fu_170_reg[1]),
        .O(\ap_CS_fsm[53]_i_12_n_23 ));
  LUT6 #(
    .INIT(64'h00FF00EA000000EA)) 
    \ap_CS_fsm[53]_i_2 
       (.I0(ap_CS_fsm_state114),
        .I1(icmp_ln112_fu_1145_p2),
        .I2(ap_CS_fsm_state148),
        .I3(\ap_CS_fsm[53]_i_5_n_23 ),
        .I4(ap_CS_fsm_state146),
        .I5(icmp_ln16_fu_1096_p2),
        .O(\ap_CS_fsm[53]_i_2_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hA3A0A0A0)) 
    \ap_CS_fsm[53]_i_3 
       (.I0(icmp_ln30_fu_1001_p2),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state115),
        .I3(icmp_ln52_fu_661_p2),
        .I4(ap_CS_fsm_state14),
        .O(\ap_CS_fsm[53]_i_3_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_CS_fsm[53]_i_5 
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state115),
        .I2(ap_CS_fsm_state11),
        .O(\ap_CS_fsm[53]_i_5_n_23 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[53]_i_7 
       (.I0(numOfOutputNeurons_read_reg_1191[15]),
        .I1(i_6_fu_170_reg[15]),
        .O(\ap_CS_fsm[53]_i_7_n_23 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[53]_i_8 
       (.I0(i_6_fu_170_reg[14]),
        .I1(numOfOutputNeurons_read_reg_1191[14]),
        .I2(i_6_fu_170_reg[13]),
        .I3(numOfOutputNeurons_read_reg_1191[13]),
        .I4(numOfOutputNeurons_read_reg_1191[12]),
        .I5(i_6_fu_170_reg[12]),
        .O(\ap_CS_fsm[53]_i_8_n_23 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[53]_i_9 
       (.I0(i_6_fu_170_reg[11]),
        .I1(numOfOutputNeurons_read_reg_1191[11]),
        .I2(i_6_fu_170_reg[10]),
        .I3(numOfOutputNeurons_read_reg_1191[10]),
        .I4(numOfOutputNeurons_read_reg_1191[9]),
        .I5(i_6_fu_170_reg[9]),
        .O(\ap_CS_fsm[53]_i_9_n_23 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \ap_CS_fsm[54]_i_1 
       (.I0(ap_CS_fsm_state54),
        .I1(icmp_ln77_fu_954_p2),
        .I2(\icmp_ln87_reg_1212_reg_n_23_[0] ),
        .I3(activation_read_reg_1187[1]),
        .I4(icmp_ln1547_2_reg_1375),
        .I5(control_s_axi_U_n_71),
        .O(i_9_fu_19403_out));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(icmp_ln91_fu_486_p2),
        .O(ap_NS_fsm[6]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \ap_CS_fsm[93]_i_1 
       (.I0(\ap_CS_fsm[93]_i_2_n_23 ),
        .I1(\ap_CS_fsm[93]_i_3_n_23 ),
        .I2(\ap_CS_fsm[93]_i_4_n_23 ),
        .I3(\ap_CS_fsm[93]_i_5_n_23 ),
        .I4(\ap_CS_fsm[93]_i_6_n_23 ),
        .I5(\ap_CS_fsm[93]_i_7_n_23 ),
        .O(ap_NS_fsm[93]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[93]_i_10 
       (.I0(\ap_CS_fsm_reg_n_23_[90] ),
        .I1(\ap_CS_fsm_reg_n_23_[105] ),
        .I2(\ap_CS_fsm_reg_n_23_[103] ),
        .I3(\ap_CS_fsm_reg_n_23_[40] ),
        .I4(\ap_CS_fsm[93]_i_26_n_23 ),
        .O(\ap_CS_fsm[93]_i_10_n_23 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[93]_i_11 
       (.I0(\ap_CS_fsm_reg_n_23_[77] ),
        .I1(ap_CS_fsm_state52),
        .I2(\ap_CS_fsm_reg_n_23_[82] ),
        .I3(\ap_CS_fsm_reg_n_23_[24] ),
        .O(\ap_CS_fsm[93]_i_11_n_23 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[93]_i_12 
       (.I0(ap_CS_fsm_state50),
        .I1(grp_fu_987_ap_start),
        .I2(\ap_CS_fsm_reg_n_23_[119] ),
        .I3(\ap_CS_fsm_reg_n_23_[41] ),
        .I4(\ap_CS_fsm[93]_i_27_n_23 ),
        .O(\ap_CS_fsm[93]_i_12_n_23 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[93]_i_13 
       (.I0(ap_CS_fsm_state20),
        .I1(ap_CS_fsm_state145),
        .I2(\ap_CS_fsm_reg_n_23_[73] ),
        .I3(\ap_CS_fsm_reg_n_23_[69] ),
        .O(\ap_CS_fsm[93]_i_13_n_23 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[93]_i_14 
       (.I0(\ap_CS_fsm_reg_n_23_[126] ),
        .I1(\ap_CS_fsm_reg_n_23_[129] ),
        .I2(\ap_CS_fsm_reg_n_23_[128] ),
        .I3(\ap_CS_fsm_reg_n_23_[44] ),
        .I4(\ap_CS_fsm[93]_i_28_n_23 ),
        .O(\ap_CS_fsm[93]_i_14_n_23 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[93]_i_15 
       (.I0(ap_CS_fsm_state18),
        .I1(\ap_CS_fsm_reg_n_23_[122] ),
        .I2(\ap_CS_fsm_reg_n_23_[130] ),
        .I3(\ap_CS_fsm_reg_n_23_[138] ),
        .I4(\ap_CS_fsm[93]_i_29_n_23 ),
        .O(\ap_CS_fsm[93]_i_15_n_23 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[93]_i_16 
       (.I0(\ap_CS_fsm_reg_n_23_[27] ),
        .I1(\ap_CS_fsm_reg_n_23_[48] ),
        .I2(\ap_CS_fsm_reg_n_23_[29] ),
        .I3(\ap_CS_fsm_reg_n_23_[35] ),
        .I4(\ap_CS_fsm[93]_i_30_n_23 ),
        .O(\ap_CS_fsm[93]_i_16_n_23 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[93]_i_17 
       (.I0(\ap_CS_fsm[93]_i_31_n_23 ),
        .I1(\ap_CS_fsm_reg_n_23_[6] ),
        .I2(\ap_CS_fsm_reg_n_23_[37] ),
        .I3(\ap_CS_fsm[93]_i_32_n_23 ),
        .I4(\ap_CS_fsm[93]_i_33_n_23 ),
        .I5(\ap_CS_fsm[93]_i_34_n_23 ),
        .O(\ap_CS_fsm[93]_i_17_n_23 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[93]_i_18 
       (.I0(\ap_CS_fsm_reg_n_23_[94] ),
        .I1(\ap_CS_fsm_reg_n_23_[71] ),
        .I2(\ap_CS_fsm_reg_n_23_[140] ),
        .I3(\ap_CS_fsm_reg_n_23_[120] ),
        .I4(\ap_CS_fsm[93]_i_35_n_23 ),
        .O(\ap_CS_fsm[93]_i_18_n_23 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[93]_i_19 
       (.I0(\ap_CS_fsm_reg_n_23_[91] ),
        .I1(\ap_CS_fsm_reg_n_23_[31] ),
        .I2(ap_CS_fsm_state19),
        .I3(\ap_CS_fsm_reg_n_23_[93] ),
        .I4(\ap_CS_fsm[93]_i_36_n_23 ),
        .O(\ap_CS_fsm[93]_i_19_n_23 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_CS_fsm[93]_i_2 
       (.I0(\ap_CS_fsm[93]_i_8_n_23 ),
        .I1(\ap_CS_fsm[93]_i_9_n_23 ),
        .I2(\ap_CS_fsm[93]_i_10_n_23 ),
        .O(\ap_CS_fsm[93]_i_2_n_23 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[93]_i_20 
       (.I0(\ap_CS_fsm[93]_i_37_n_23 ),
        .I1(\ap_CS_fsm[93]_i_38_n_23 ),
        .I2(\ap_CS_fsm[93]_i_39_n_23 ),
        .I3(\ap_CS_fsm_reg_n_23_[63] ),
        .I4(\ap_CS_fsm_reg_n_23_[98] ),
        .I5(\ap_CS_fsm[93]_i_40_n_23 ),
        .O(\ap_CS_fsm[93]_i_20_n_23 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[93]_i_21 
       (.I0(ap_CS_fsm_state114),
        .I1(ap_CS_fsm_state146),
        .I2(\ap_CS_fsm_reg_n_23_[112] ),
        .I3(\ap_CS_fsm_reg_n_23_[111] ),
        .O(\ap_CS_fsm[93]_i_21_n_23 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[93]_i_22 
       (.I0(ap_CS_fsm_state6),
        .I1(ap_CS_fsm_state4),
        .I2(\ap_CS_fsm_reg_n_23_[117] ),
        .I3(\ap_CS_fsm_reg_n_23_[38] ),
        .I4(\ap_CS_fsm[93]_i_41_n_23 ),
        .O(\ap_CS_fsm[93]_i_22_n_23 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[93]_i_23 
       (.I0(\ap_CS_fsm_reg_n_23_[46] ),
        .I1(\ap_CS_fsm_reg_n_23_[137] ),
        .I2(\ap_CS_fsm_reg_n_23_[39] ),
        .I3(\ap_CS_fsm_reg_n_23_[33] ),
        .O(\ap_CS_fsm[93]_i_23_n_23 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[93]_i_24 
       (.I0(\ap_CS_fsm_reg_n_23_[124] ),
        .I1(ap_CS_fsm_state13),
        .I2(grp_fu_1065_ap_start),
        .I3(\ap_CS_fsm_reg_n_23_[139] ),
        .O(\ap_CS_fsm[93]_i_24_n_23 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[93]_i_25 
       (.I0(\ap_CS_fsm_reg_n_23_[72] ),
        .I1(\ap_CS_fsm_reg_n_23_[60] ),
        .I2(\ap_CS_fsm_reg_n_23_[8] ),
        .I3(ap_CS_fsm_state21),
        .O(\ap_CS_fsm[93]_i_25_n_23 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[93]_i_26 
       (.I0(\ap_CS_fsm_reg_n_23_[81] ),
        .I1(\ap_CS_fsm_reg_n_23_[133] ),
        .I2(\ap_CS_fsm_reg_n_23_[135] ),
        .I3(\ap_CS_fsm_reg_n_23_[86] ),
        .O(\ap_CS_fsm[93]_i_26_n_23 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[93]_i_27 
       (.I0(\ap_CS_fsm_reg_n_23_[47] ),
        .I1(\ap_CS_fsm_reg_n_23_[125] ),
        .I2(\ap_CS_fsm_reg_n_23_[62] ),
        .I3(\ap_CS_fsm_reg_n_23_[101] ),
        .O(\ap_CS_fsm[93]_i_27_n_23 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[93]_i_28 
       (.I0(\ap_CS_fsm_reg_n_23_[28] ),
        .I1(\ap_CS_fsm_reg_n_23_[26] ),
        .I2(\ap_CS_fsm_reg_n_23_[127] ),
        .I3(\ap_CS_fsm_reg_n_23_[87] ),
        .O(\ap_CS_fsm[93]_i_28_n_23 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[93]_i_29 
       (.I0(\ap_CS_fsm_reg_n_23_[107] ),
        .I1(\ap_CS_fsm_reg_n_23_[89] ),
        .I2(ap_CS_fsm_state144),
        .I3(\ap_CS_fsm_reg_n_23_[106] ),
        .O(\ap_CS_fsm[93]_i_29_n_23 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[93]_i_3 
       (.I0(\ap_CS_fsm[93]_i_11_n_23 ),
        .I1(\ap_CS_fsm_reg_n_23_[75] ),
        .I2(\ap_CS_fsm_reg_n_23_[55] ),
        .I3(ap_CS_fsm_state15),
        .I4(\ap_CS_fsm_reg_n_23_[132] ),
        .I5(\ap_CS_fsm[93]_i_12_n_23 ),
        .O(\ap_CS_fsm[93]_i_3_n_23 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[93]_i_30 
       (.I0(\ap_CS_fsm_reg_n_23_[110] ),
        .I1(\ap_CS_fsm_reg_n_23_[118] ),
        .I2(\ap_CS_fsm_reg_n_23_[56] ),
        .I3(\ap_CS_fsm_reg_n_23_[134] ),
        .O(\ap_CS_fsm[93]_i_30_n_23 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[93]_i_31 
       (.I0(ap_CS_fsm_state116),
        .I1(ap_CS_fsm_state12),
        .O(\ap_CS_fsm[93]_i_31_n_23 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[93]_i_32 
       (.I0(\ap_CS_fsm_reg_n_23_[70] ),
        .I1(\ap_CS_fsm_reg_n_23_[42] ),
        .I2(\ap_CS_fsm_reg_n_23_[65] ),
        .I3(\ap_CS_fsm_reg_n_23_[109] ),
        .O(\ap_CS_fsm[93]_i_32_n_23 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[93]_i_33 
       (.I0(\ap_CS_fsm_reg_n_23_[59] ),
        .I1(\ap_CS_fsm_reg_n_23_[58] ),
        .I2(\ap_CS_fsm_reg_n_23_[64] ),
        .I3(\ap_CS_fsm_reg_n_23_[36] ),
        .O(\ap_CS_fsm[93]_i_33_n_23 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[93]_i_34 
       (.I0(\ap_CS_fsm_reg_n_23_[61] ),
        .I1(\ap_CS_fsm_reg_n_23_[22] ),
        .I2(\ap_CS_fsm_reg_n_23_[7] ),
        .I3(\ap_CS_fsm_reg_n_23_[34] ),
        .O(\ap_CS_fsm[93]_i_34_n_23 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[93]_i_35 
       (.I0(\ap_CS_fsm_reg_n_23_[121] ),
        .I1(\ap_CS_fsm_reg_n_23_[136] ),
        .I2(\ap_CS_fsm_reg_n_23_[141] ),
        .I3(ap_CS_fsm_state54),
        .O(\ap_CS_fsm[93]_i_35_n_23 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[93]_i_36 
       (.I0(\ap_CS_fsm_reg_n_23_[68] ),
        .I1(\ap_CS_fsm_reg_n_23_[21] ),
        .I2(\ap_CS_fsm_reg_n_23_[108] ),
        .I3(\ap_CS_fsm_reg_n_23_[88] ),
        .O(\ap_CS_fsm[93]_i_36_n_23 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[93]_i_37 
       (.I0(\ap_CS_fsm_reg_n_23_[25] ),
        .I1(\ap_CS_fsm_reg_n_23_[23] ),
        .I2(\ap_CS_fsm_reg_n_23_[45] ),
        .I3(\ap_CS_fsm_reg_n_23_[97] ),
        .O(\ap_CS_fsm[93]_i_37_n_23 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[93]_i_38 
       (.I0(\ap_CS_fsm_reg_n_23_[104] ),
        .I1(\ap_CS_fsm_reg_n_23_[102] ),
        .I2(\ap_CS_fsm_reg_n_23_[43] ),
        .I3(\ap_CS_fsm_reg_n_23_[30] ),
        .O(\ap_CS_fsm[93]_i_38_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[93]_i_39 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_state53),
        .O(\ap_CS_fsm[93]_i_39_n_23 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[93]_i_4 
       (.I0(\ap_CS_fsm[93]_i_13_n_23 ),
        .I1(\ap_CS_fsm_reg_n_23_[80] ),
        .I2(\ap_CS_fsm_reg_n_23_[57] ),
        .I3(\ap_CS_fsm_reg_n_23_[78] ),
        .I4(\ap_CS_fsm_reg_n_23_[2] ),
        .I5(\ap_CS_fsm[93]_i_14_n_23 ),
        .O(\ap_CS_fsm[93]_i_4_n_23 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[93]_i_40 
       (.I0(\ap_CS_fsm_reg_n_23_[83] ),
        .I1(ap_CS_fsm_state148),
        .I2(\ap_CS_fsm_reg_n_23_[76] ),
        .I3(\ap_CS_fsm_reg_n_23_[67] ),
        .O(\ap_CS_fsm[93]_i_40_n_23 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[93]_i_41 
       (.I0(\ap_CS_fsm_reg_n_23_[100] ),
        .I1(ap_CS_fsm_state1),
        .I2(\ap_CS_fsm_reg_n_23_[84] ),
        .I3(ap_CS_fsm_state14),
        .O(\ap_CS_fsm[93]_i_41_n_23 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[93]_i_5 
       (.I0(\ap_CS_fsm[93]_i_15_n_23 ),
        .I1(\ap_CS_fsm[93]_i_16_n_23 ),
        .I2(\ap_CS_fsm[93]_i_17_n_23 ),
        .I3(\ap_CS_fsm[93]_i_18_n_23 ),
        .I4(\ap_CS_fsm[93]_i_19_n_23 ),
        .I5(\ap_CS_fsm[93]_i_20_n_23 ),
        .O(\ap_CS_fsm[93]_i_5_n_23 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \ap_CS_fsm[93]_i_6 
       (.I0(ap_CS_fsm_state16),
        .I1(ap_CS_fsm_state17),
        .I2(control_s_axi_U_n_76),
        .I3(ap_CS_fsm_state11),
        .I4(ap_CS_fsm_state115),
        .I5(ap_NS_fsm[5]),
        .O(\ap_CS_fsm[93]_i_6_n_23 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[93]_i_7 
       (.I0(\ap_CS_fsm[93]_i_21_n_23 ),
        .I1(\ap_CS_fsm_reg_n_23_[95] ),
        .I2(\ap_CS_fsm_reg_n_23_[85] ),
        .I3(\ap_CS_fsm_reg_n_23_[32] ),
        .I4(\ap_CS_fsm_reg_n_23_[142] ),
        .I5(\ap_CS_fsm[93]_i_22_n_23 ),
        .O(\ap_CS_fsm[93]_i_7_n_23 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[93]_i_8 
       (.I0(\ap_CS_fsm_reg_n_23_[96] ),
        .I1(\ap_CS_fsm_reg_n_23_[99] ),
        .I2(\ap_CS_fsm_reg_n_23_[123] ),
        .I3(\ap_CS_fsm_reg_n_23_[131] ),
        .I4(\ap_CS_fsm[93]_i_23_n_23 ),
        .I5(\ap_CS_fsm[93]_i_24_n_23 ),
        .O(\ap_CS_fsm[93]_i_8_n_23 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[93]_i_9 
       (.I0(ap_CS_fsm_state51),
        .I1(\ap_CS_fsm_reg_n_23_[74] ),
        .I2(\ap_CS_fsm_reg_n_23_[66] ),
        .I3(\ap_CS_fsm_reg_n_23_[79] ),
        .I4(\ap_CS_fsm[93]_i_25_n_23 ),
        .O(\ap_CS_fsm[93]_i_9_n_23 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[100] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[99] ),
        .Q(\ap_CS_fsm_reg_n_23_[100] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[101] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[100] ),
        .Q(\ap_CS_fsm_reg_n_23_[101] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[102] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[101] ),
        .Q(\ap_CS_fsm_reg_n_23_[102] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[103] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[102] ),
        .Q(\ap_CS_fsm_reg_n_23_[103] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[104] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[103] ),
        .Q(\ap_CS_fsm_reg_n_23_[104] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[105] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[104] ),
        .Q(\ap_CS_fsm_reg_n_23_[105] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[106] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[105] ),
        .Q(\ap_CS_fsm_reg_n_23_[106] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[107] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[106] ),
        .Q(\ap_CS_fsm_reg_n_23_[107] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[108] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[107] ),
        .Q(\ap_CS_fsm_reg_n_23_[108] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[109] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[108] ),
        .Q(\ap_CS_fsm_reg_n_23_[109] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[110] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[109] ),
        .Q(\ap_CS_fsm_reg_n_23_[110] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[111] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[110] ),
        .Q(\ap_CS_fsm_reg_n_23_[111] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[112] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[111] ),
        .Q(\ap_CS_fsm_reg_n_23_[112] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[113] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[112] ),
        .Q(ap_CS_fsm_state114),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[114] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[114]),
        .Q(ap_CS_fsm_state115),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[115] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_4_fu_1740),
        .Q(ap_CS_fsm_state116),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[115]_i_2 
       (.CI(\ap_CS_fsm_reg[115]_i_3_n_23 ),
        .CO({\NLW_ap_CS_fsm_reg[115]_i_2_CO_UNCONNECTED [3:2],icmp_ln30_fu_1001_p2,\ap_CS_fsm_reg[115]_i_2_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[115]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[115]_i_4_n_23 ,\ap_CS_fsm[115]_i_5_n_23 }));
  CARRY4 \ap_CS_fsm_reg[115]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[115]_i_3_n_23 ,\ap_CS_fsm_reg[115]_i_3_n_24 ,\ap_CS_fsm_reg[115]_i_3_n_25 ,\ap_CS_fsm_reg[115]_i_3_n_26 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[115]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[115]_i_6_n_23 ,\ap_CS_fsm[115]_i_7_n_23 ,\ap_CS_fsm[115]_i_8_n_23 ,\ap_CS_fsm[115]_i_9_n_23 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[116] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state116),
        .Q(grp_fu_1065_ap_start),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[117] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_1065_ap_start),
        .Q(\ap_CS_fsm_reg_n_23_[117] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[118] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[117] ),
        .Q(\ap_CS_fsm_reg_n_23_[118] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[119] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[118] ),
        .Q(\ap_CS_fsm_reg_n_23_[119] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[120] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[119] ),
        .Q(\ap_CS_fsm_reg_n_23_[120] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[121] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[120] ),
        .Q(\ap_CS_fsm_reg_n_23_[121] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[122] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[121] ),
        .Q(\ap_CS_fsm_reg_n_23_[122] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[123] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[122] ),
        .Q(\ap_CS_fsm_reg_n_23_[123] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[124] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[123] ),
        .Q(\ap_CS_fsm_reg_n_23_[124] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[125] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[124] ),
        .Q(\ap_CS_fsm_reg_n_23_[125] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[126] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[125] ),
        .Q(\ap_CS_fsm_reg_n_23_[126] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[127] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[126] ),
        .Q(\ap_CS_fsm_reg_n_23_[127] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[128] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[127] ),
        .Q(\ap_CS_fsm_reg_n_23_[128] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[129] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[128] ),
        .Q(\ap_CS_fsm_reg_n_23_[129] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[130] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[129] ),
        .Q(\ap_CS_fsm_reg_n_23_[130] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[131] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[130] ),
        .Q(\ap_CS_fsm_reg_n_23_[131] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[132] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[131] ),
        .Q(\ap_CS_fsm_reg_n_23_[132] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[133] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[132] ),
        .Q(\ap_CS_fsm_reg_n_23_[133] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[134] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[133] ),
        .Q(\ap_CS_fsm_reg_n_23_[134] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[135] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[134] ),
        .Q(\ap_CS_fsm_reg_n_23_[135] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[136] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[135] ),
        .Q(\ap_CS_fsm_reg_n_23_[136] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[137] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[136] ),
        .Q(\ap_CS_fsm_reg_n_23_[137] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[138] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[137] ),
        .Q(\ap_CS_fsm_reg_n_23_[138] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[139] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[138] ),
        .Q(\ap_CS_fsm_reg_n_23_[139] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[140] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[139] ),
        .Q(\ap_CS_fsm_reg_n_23_[140] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[141] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[140] ),
        .Q(\ap_CS_fsm_reg_n_23_[141] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[142] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[141] ),
        .Q(\ap_CS_fsm_reg_n_23_[142] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[143] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[142] ),
        .Q(ap_CS_fsm_state144),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[144] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state144),
        .Q(ap_CS_fsm_state145),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[145] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[145]),
        .Q(ap_CS_fsm_state146),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[146] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[146]),
        .Q(ap_CS_fsm_state147),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[146]_i_2 
       (.CI(\ap_CS_fsm_reg[146]_i_3_n_23 ),
        .CO({\NLW_ap_CS_fsm_reg[146]_i_2_CO_UNCONNECTED [3:2],icmp_ln16_fu_1096_p2,\ap_CS_fsm_reg[146]_i_2_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[146]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[146]_i_4_n_23 ,\ap_CS_fsm[146]_i_5_n_23 }));
  CARRY4 \ap_CS_fsm_reg[146]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[146]_i_3_n_23 ,\ap_CS_fsm_reg[146]_i_3_n_24 ,\ap_CS_fsm_reg[146]_i_3_n_25 ,\ap_CS_fsm_reg[146]_i_3_n_26 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[146]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[146]_i_6_n_23 ,\ap_CS_fsm[146]_i_7_n_23 ,\ap_CS_fsm[146]_i_8_n_23 ,\ap_CS_fsm[146]_i_9_n_23 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[147] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[147]),
        .Q(ap_CS_fsm_state148),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[148] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[148]),
        .Q(ap_CS_fsm_state149),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[148]_i_2 
       (.CI(\ap_CS_fsm_reg[148]_i_3_n_23 ),
        .CO({\NLW_ap_CS_fsm_reg[148]_i_2_CO_UNCONNECTED [3:2],icmp_ln112_fu_1145_p2,\ap_CS_fsm_reg[148]_i_2_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[148]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[148]_i_4_n_23 ,\ap_CS_fsm[148]_i_5_n_23 }));
  CARRY4 \ap_CS_fsm_reg[148]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[148]_i_3_n_23 ,\ap_CS_fsm_reg[148]_i_3_n_24 ,\ap_CS_fsm_reg[148]_i_3_n_25 ,\ap_CS_fsm_reg[148]_i_3_n_26 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[148]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[148]_i_6_n_23 ,\ap_CS_fsm[148]_i_7_n_23 ,\ap_CS_fsm[148]_i_8_n_23 ,\ap_CS_fsm[148]_i_9_n_23 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_V_addr_5_reg_13700),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[14]_i_2 
       (.CI(\ap_CS_fsm_reg[14]_i_3_n_23 ),
        .CO({\NLW_ap_CS_fsm_reg[14]_i_2_CO_UNCONNECTED [3:2],icmp_ln52_fu_661_p2,\ap_CS_fsm_reg[14]_i_2_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[14]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[14]_i_4_n_23 ,\ap_CS_fsm[14]_i_5_n_23 }));
  CARRY4 \ap_CS_fsm_reg[14]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[14]_i_3_n_23 ,\ap_CS_fsm_reg[14]_i_3_n_24 ,\ap_CS_fsm_reg[14]_i_3_n_25 ,\ap_CS_fsm_reg[14]_i_3_n_26 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[14]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[14]_i_6_n_23 ,\ap_CS_fsm[14]_i_7_n_23 ,\ap_CS_fsm[14]_i_8_n_23 ,\ap_CS_fsm[14]_i_9_n_23 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state15),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state16),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state17),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state18),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state19),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state20),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(udiv_26ns_26s_26_30_seq_1_U2_n_51),
        .Q(\ap_CS_fsm_reg_n_23_[21] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[21] ),
        .Q(\ap_CS_fsm_reg_n_23_[22] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[22] ),
        .Q(\ap_CS_fsm_reg_n_23_[23] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[23] ),
        .Q(\ap_CS_fsm_reg_n_23_[24] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[24] ),
        .Q(\ap_CS_fsm_reg_n_23_[25] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[25] ),
        .Q(\ap_CS_fsm_reg_n_23_[26] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[26] ),
        .Q(\ap_CS_fsm_reg_n_23_[27] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[27] ),
        .Q(\ap_CS_fsm_reg_n_23_[28] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[28] ),
        .Q(\ap_CS_fsm_reg_n_23_[29] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg_n_23_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[29] ),
        .Q(\ap_CS_fsm_reg_n_23_[30] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[30] ),
        .Q(\ap_CS_fsm_reg_n_23_[31] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[31] ),
        .Q(\ap_CS_fsm_reg_n_23_[32] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[32] ),
        .Q(\ap_CS_fsm_reg_n_23_[33] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[33] ),
        .Q(\ap_CS_fsm_reg_n_23_[34] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[34] ),
        .Q(\ap_CS_fsm_reg_n_23_[35] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[35] ),
        .Q(\ap_CS_fsm_reg_n_23_[36] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[36] ),
        .Q(\ap_CS_fsm_reg_n_23_[37] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[37] ),
        .Q(\ap_CS_fsm_reg_n_23_[38] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[38] ),
        .Q(\ap_CS_fsm_reg_n_23_[39] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[2] ),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[39] ),
        .Q(\ap_CS_fsm_reg_n_23_[40] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[40] ),
        .Q(\ap_CS_fsm_reg_n_23_[41] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[41] ),
        .Q(\ap_CS_fsm_reg_n_23_[42] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[42] ),
        .Q(\ap_CS_fsm_reg_n_23_[43] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[43] ),
        .Q(\ap_CS_fsm_reg_n_23_[44] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[44] ),
        .Q(\ap_CS_fsm_reg_n_23_[45] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[45] ),
        .Q(\ap_CS_fsm_reg_n_23_[46] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[46] ),
        .Q(\ap_CS_fsm_reg_n_23_[47] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[47] ),
        .Q(\ap_CS_fsm_reg_n_23_[48] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[48] ),
        .Q(ap_CS_fsm_state50),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state50),
        .Q(ap_CS_fsm_state51),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[51]),
        .Q(ap_CS_fsm_state52),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state52),
        .Q(ap_CS_fsm_state53),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[53]),
        .Q(ap_CS_fsm_state54),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[53]_i_4 
       (.CI(\ap_CS_fsm_reg[53]_i_6_n_23 ),
        .CO({\NLW_ap_CS_fsm_reg[53]_i_4_CO_UNCONNECTED [3:2],icmp_ln45_fu_544_p2,\ap_CS_fsm_reg[53]_i_4_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[53]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[53]_i_7_n_23 ,\ap_CS_fsm[53]_i_8_n_23 }));
  CARRY4 \ap_CS_fsm_reg[53]_i_6 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[53]_i_6_n_23 ,\ap_CS_fsm_reg[53]_i_6_n_24 ,\ap_CS_fsm_reg[53]_i_6_n_25 ,\ap_CS_fsm_reg[53]_i_6_n_26 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[53]_i_6_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[53]_i_9_n_23 ,\ap_CS_fsm[53]_i_10_n_23 ,\ap_CS_fsm[53]_i_11_n_23 ,\ap_CS_fsm[53]_i_12_n_23 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(i_9_fu_19403_out),
        .Q(grp_fu_987_ap_start),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_987_ap_start),
        .Q(\ap_CS_fsm_reg_n_23_[55] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[55] ),
        .Q(\ap_CS_fsm_reg_n_23_[56] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[56] ),
        .Q(\ap_CS_fsm_reg_n_23_[57] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[57] ),
        .Q(\ap_CS_fsm_reg_n_23_[58] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[58] ),
        .Q(\ap_CS_fsm_reg_n_23_[59] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[59] ),
        .Q(\ap_CS_fsm_reg_n_23_[60] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[60] ),
        .Q(\ap_CS_fsm_reg_n_23_[61] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[61] ),
        .Q(\ap_CS_fsm_reg_n_23_[62] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[62] ),
        .Q(\ap_CS_fsm_reg_n_23_[63] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[63] ),
        .Q(\ap_CS_fsm_reg_n_23_[64] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[64] ),
        .Q(\ap_CS_fsm_reg_n_23_[65] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[65] ),
        .Q(\ap_CS_fsm_reg_n_23_[66] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[66] ),
        .Q(\ap_CS_fsm_reg_n_23_[67] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[67] ),
        .Q(\ap_CS_fsm_reg_n_23_[68] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[68] ),
        .Q(\ap_CS_fsm_reg_n_23_[69] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(\ap_CS_fsm_reg_n_23_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[69] ),
        .Q(\ap_CS_fsm_reg_n_23_[70] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[70] ),
        .Q(\ap_CS_fsm_reg_n_23_[71] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[71] ),
        .Q(\ap_CS_fsm_reg_n_23_[72] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[72] ),
        .Q(\ap_CS_fsm_reg_n_23_[73] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[73] ),
        .Q(\ap_CS_fsm_reg_n_23_[74] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[74] ),
        .Q(\ap_CS_fsm_reg_n_23_[75] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[75] ),
        .Q(\ap_CS_fsm_reg_n_23_[76] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[77] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[76] ),
        .Q(\ap_CS_fsm_reg_n_23_[77] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[78] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[77] ),
        .Q(\ap_CS_fsm_reg_n_23_[78] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[79] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[78] ),
        .Q(\ap_CS_fsm_reg_n_23_[79] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[6] ),
        .Q(\ap_CS_fsm_reg_n_23_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[80] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[79] ),
        .Q(\ap_CS_fsm_reg_n_23_[80] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[81] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[80] ),
        .Q(\ap_CS_fsm_reg_n_23_[81] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[82] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[81] ),
        .Q(\ap_CS_fsm_reg_n_23_[82] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[83] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[82] ),
        .Q(\ap_CS_fsm_reg_n_23_[83] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[84] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[83] ),
        .Q(\ap_CS_fsm_reg_n_23_[84] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[85] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[84] ),
        .Q(\ap_CS_fsm_reg_n_23_[85] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[86] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[85] ),
        .Q(\ap_CS_fsm_reg_n_23_[86] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[87] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[86] ),
        .Q(\ap_CS_fsm_reg_n_23_[87] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[88] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[87] ),
        .Q(\ap_CS_fsm_reg_n_23_[88] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[89] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[88] ),
        .Q(\ap_CS_fsm_reg_n_23_[89] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[7] ),
        .Q(\ap_CS_fsm_reg_n_23_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[90] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[89] ),
        .Q(\ap_CS_fsm_reg_n_23_[90] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[91] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[90] ),
        .Q(\ap_CS_fsm_reg_n_23_[91] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[93] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[93]),
        .Q(\ap_CS_fsm_reg_n_23_[93] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[94] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[93] ),
        .Q(\ap_CS_fsm_reg_n_23_[94] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[95] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[94] ),
        .Q(\ap_CS_fsm_reg_n_23_[95] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[96] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[95] ),
        .Q(\ap_CS_fsm_reg_n_23_[96] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[97] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[96] ),
        .Q(\ap_CS_fsm_reg_n_23_[97] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[98] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[97] ),
        .Q(\ap_CS_fsm_reg_n_23_[98] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[99] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[98] ),
        .Q(\ap_CS_fsm_reg_n_23_[99] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_23_[8] ),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_rst_n_inv_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_rst_reg_1),
        .Q(ap_rst_n_inv),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_rst_reg_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_rst_reg_2),
        .Q(ap_rst_reg_1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_rst_reg_2_i_1
       (.I0(ap_rst_n),
        .O(ap_rst_reg_2_i_1_n_23));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_rst_reg_2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_rst_reg_2_i_1_n_23),
        .Q(ap_rst_reg_2),
        .R(1'b0));
  design_1_nnlayer_0_0_nnlayer_control_s_axi control_s_axi_U
       (.A(input_r_q0),
        .B(weights_q0),
        .CO(icmp_ln77_fu_954_p2),
        .D(ap_NS_fsm[1:0]),
        .DIADI(output_r_d0),
        .DIBDI(\int_output_r/p_1_in ),
        .P({mac_muladd_16s_16s_24ns_24_4_1_U7_n_23,mac_muladd_16s_16s_24ns_24_4_1_U7_n_24,mac_muladd_16s_16s_24ns_24_4_1_U7_n_25,mac_muladd_16s_16s_24ns_24_4_1_U7_n_26,mac_muladd_16s_16s_24ns_24_4_1_U7_n_27,mac_muladd_16s_16s_24ns_24_4_1_U7_n_28,mac_muladd_16s_16s_24ns_24_4_1_U7_n_29,mac_muladd_16s_16s_24ns_24_4_1_U7_n_30,mac_muladd_16s_16s_24ns_24_4_1_U7_n_31,mac_muladd_16s_16s_24ns_24_4_1_U7_n_32,mac_muladd_16s_16s_24ns_24_4_1_U7_n_33,mac_muladd_16s_16s_24ns_24_4_1_U7_n_34,mac_muladd_16s_16s_24ns_24_4_1_U7_n_35,mac_muladd_16s_16s_24ns_24_4_1_U7_n_36,mac_muladd_16s_16s_24ns_24_4_1_U7_n_37,mac_muladd_16s_16s_24ns_24_4_1_U7_n_38}),
        .Q({ap_CS_fsm_state149,ap_CS_fsm_state147,ap_CS_fsm_state145,ap_CS_fsm_state114,ap_CS_fsm_state54,ap_CS_fsm_state10,ap_CS_fsm_state6,ap_CS_fsm_state4,ap_CS_fsm_state1}),
        .SR(ap_NS_fsm117_out),
        .\activation_read_reg_1187_reg[0] (control_s_axi_U_n_71),
        .\ap_CS_fsm_reg[0] (activation_read_reg_1187[1:0]),
        .\ap_CS_fsm_reg[145] (resArray_V_U_n_55),
        .\ap_CS_fsm_reg[146] (control_s_axi_U_n_76),
        .\ap_CS_fsm_reg[1] (icmp_ln91_fu_486_p2),
        .\ap_CS_fsm_reg[54]_i_2_0 (numOfOutputNeurons_read_reg_1191),
        .\ap_CS_fsm_reg[54]_i_2_1 (i_9_fu_194_reg__0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .i_9_fu_194_reg(i_9_fu_194_reg),
        .icmp_ln1547_2_reg_1375(icmp_ln1547_2_reg_1375),
        .\icmp_ln87_reg_1212_reg[0] (control_s_axi_U_n_75),
        .\icmp_ln87_reg_1212_reg[0]_0 (\icmp_ln87_reg_1212_reg_n_23_[0] ),
        .\int_activation_reg[7]_0 (activation),
        .\int_numOfInNeurons_reg[15]_0 (numOfInNeurons),
        .\int_numOfOutputNeurons_reg[15]_0 (numOfOutputNeurons),
        .interrupt(interrupt),
        .mem_reg(grp_fu_1166_p0),
        .mem_reg_0({\zext_ln18_reg_1531_reg_n_23_[6] ,\zext_ln18_reg_1531_reg_n_23_[5] ,\zext_ln18_reg_1531_reg_n_23_[4] ,\zext_ln18_reg_1531_reg_n_23_[3] ,\zext_ln18_reg_1531_reg_n_23_[2] ,\zext_ln18_reg_1531_reg_n_23_[1] ,\zext_ln18_reg_1531_reg_n_23_[0] }),
        .mem_reg_0_0({\inNeurons_reg_373_reg_n_23_[13] ,\inNeurons_reg_373_reg_n_23_[12] ,\inNeurons_reg_373_reg_n_23_[11] ,\inNeurons_reg_373_reg_n_23_[10] ,\inNeurons_reg_373_reg_n_23_[9] ,\inNeurons_reg_373_reg_n_23_[8] ,\inNeurons_reg_373_reg_n_23_[7] ,\inNeurons_reg_373_reg_n_23_[6] ,\inNeurons_reg_373_reg_n_23_[5] ,\inNeurons_reg_373_reg_n_23_[4] ,\inNeurons_reg_373_reg_n_23_[3] ,\inNeurons_reg_373_reg_n_23_[2] ,\inNeurons_reg_373_reg_n_23_[1] ,\inNeurons_reg_373_reg_n_23_[0] }),
        .mem_reg_0_0_0(mul_i_reg_1282),
        .mem_reg_1({\zext_ln114_reg_1544_reg_n_23_[6] ,\zext_ln114_reg_1544_reg_n_23_[5] ,\zext_ln114_reg_1544_reg_n_23_[4] ,\zext_ln114_reg_1544_reg_n_23_[3] ,\zext_ln114_reg_1544_reg_n_23_[2] ,\zext_ln114_reg_1544_reg_n_23_[1] ,\zext_ln114_reg_1544_reg_n_23_[0] }),
        .mem_reg_2({\zext_ln80_reg_1475_reg_n_23_[6] ,\zext_ln80_reg_1475_reg_n_23_[5] ,\zext_ln80_reg_1475_reg_n_23_[4] ,\zext_ln80_reg_1475_reg_n_23_[3] ,\zext_ln80_reg_1475_reg_n_23_[2] ,\zext_ln80_reg_1475_reg_n_23_[1] ,\zext_ln80_reg_1475_reg_n_23_[0] }),
        .mem_reg_3({\zext_ln32_reg_1498_reg_n_23_[6] ,\zext_ln32_reg_1498_reg_n_23_[5] ,\zext_ln32_reg_1498_reg_n_23_[4] ,\zext_ln32_reg_1498_reg_n_23_[3] ,\zext_ln32_reg_1498_reg_n_23_[2] ,\zext_ln32_reg_1498_reg_n_23_[1] ,\zext_ln32_reg_1498_reg_n_23_[0] }),
        .p_2_out(p_2_out),
        .p_reg_reg({control_s_axi_U_n_77,control_s_axi_U_n_78,control_s_axi_U_n_79,control_s_axi_U_n_80,control_s_axi_U_n_81,control_s_axi_U_n_82,control_s_axi_U_n_83,control_s_axi_U_n_84,control_s_axi_U_n_85,control_s_axi_U_n_86,control_s_axi_U_n_87,control_s_axi_U_n_88,control_s_axi_U_n_89,control_s_axi_U_n_90,control_s_axi_U_n_91,control_s_axi_U_n_92}),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_32
       (.I0(x_V_fu_703_p2__0[15]),
        .O(dout_i_32_n_23));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_33
       (.I0(x_V_fu_703_p2__0[14]),
        .O(dout_i_33_n_23));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_34
       (.I0(x_V_fu_703_p2__0[13]),
        .O(dout_i_34_n_23));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_35
       (.I0(x_V_fu_703_p2__0[12]),
        .O(dout_i_35_n_23));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fixed_V_reg_1417[0]_i_1 
       (.I0(sub_ln1201_fu_769_p2[32]),
        .I1(tmp_3_reg_1400),
        .I2(tmp_2_cast_reg_1411[0]),
        .O(fixed_V_fu_796_p3[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[0]_i_10 
       (.I0(trunc_ln1201_reg_1406[30]),
        .O(\fixed_V_reg_1417[0]_i_10_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[0]_i_11 
       (.I0(trunc_ln1201_reg_1406[29]),
        .O(\fixed_V_reg_1417[0]_i_11_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[0]_i_12 
       (.I0(trunc_ln1201_reg_1406[28]),
        .O(\fixed_V_reg_1417[0]_i_12_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[0]_i_14 
       (.I0(trunc_ln1201_reg_1406[27]),
        .O(\fixed_V_reg_1417[0]_i_14_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[0]_i_15 
       (.I0(trunc_ln1201_reg_1406[26]),
        .O(\fixed_V_reg_1417[0]_i_15_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[0]_i_16 
       (.I0(trunc_ln1201_reg_1406[25]),
        .O(\fixed_V_reg_1417[0]_i_16_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[0]_i_17 
       (.I0(trunc_ln1201_reg_1406[24]),
        .O(\fixed_V_reg_1417[0]_i_17_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[0]_i_19 
       (.I0(trunc_ln1201_reg_1406[23]),
        .O(\fixed_V_reg_1417[0]_i_19_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[0]_i_20 
       (.I0(trunc_ln1201_reg_1406[22]),
        .O(\fixed_V_reg_1417[0]_i_20_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[0]_i_21 
       (.I0(trunc_ln1201_reg_1406[21]),
        .O(\fixed_V_reg_1417[0]_i_21_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[0]_i_22 
       (.I0(trunc_ln1201_reg_1406[20]),
        .O(\fixed_V_reg_1417[0]_i_22_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[0]_i_24 
       (.I0(trunc_ln1201_reg_1406[19]),
        .O(\fixed_V_reg_1417[0]_i_24_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[0]_i_25 
       (.I0(trunc_ln1201_reg_1406[18]),
        .O(\fixed_V_reg_1417[0]_i_25_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[0]_i_26 
       (.I0(trunc_ln1201_reg_1406[17]),
        .O(\fixed_V_reg_1417[0]_i_26_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[0]_i_27 
       (.I0(trunc_ln1201_reg_1406[16]),
        .O(\fixed_V_reg_1417[0]_i_27_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[0]_i_29 
       (.I0(trunc_ln1201_reg_1406[15]),
        .O(\fixed_V_reg_1417[0]_i_29_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[0]_i_30 
       (.I0(trunc_ln1201_reg_1406[14]),
        .O(\fixed_V_reg_1417[0]_i_30_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[0]_i_31 
       (.I0(trunc_ln1201_reg_1406[13]),
        .O(\fixed_V_reg_1417[0]_i_31_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[0]_i_32 
       (.I0(trunc_ln1201_reg_1406[12]),
        .O(\fixed_V_reg_1417[0]_i_32_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[0]_i_34 
       (.I0(trunc_ln1201_reg_1406[11]),
        .O(\fixed_V_reg_1417[0]_i_34_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[0]_i_35 
       (.I0(trunc_ln1201_reg_1406[10]),
        .O(\fixed_V_reg_1417[0]_i_35_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[0]_i_36 
       (.I0(trunc_ln1201_reg_1406[9]),
        .O(\fixed_V_reg_1417[0]_i_36_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[0]_i_37 
       (.I0(trunc_ln1201_reg_1406[8]),
        .O(\fixed_V_reg_1417[0]_i_37_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[0]_i_39 
       (.I0(trunc_ln1201_reg_1406[7]),
        .O(\fixed_V_reg_1417[0]_i_39_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[0]_i_4 
       (.I0(trunc_ln1201_reg_1406[35]),
        .O(\fixed_V_reg_1417[0]_i_4_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[0]_i_40 
       (.I0(trunc_ln1201_reg_1406[6]),
        .O(\fixed_V_reg_1417[0]_i_40_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[0]_i_41 
       (.I0(trunc_ln1201_reg_1406[5]),
        .O(\fixed_V_reg_1417[0]_i_41_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[0]_i_42 
       (.I0(trunc_ln1201_reg_1406[4]),
        .O(\fixed_V_reg_1417[0]_i_42_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[0]_i_43 
       (.I0(trunc_ln1201_reg_1406[3]),
        .O(\fixed_V_reg_1417[0]_i_43_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[0]_i_44 
       (.I0(trunc_ln1201_reg_1406[2]),
        .O(\fixed_V_reg_1417[0]_i_44_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[0]_i_45 
       (.I0(trunc_ln1201_reg_1406[1]),
        .O(\fixed_V_reg_1417[0]_i_45_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[0]_i_5 
       (.I0(trunc_ln1201_reg_1406[34]),
        .O(\fixed_V_reg_1417[0]_i_5_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[0]_i_6 
       (.I0(trunc_ln1201_reg_1406[33]),
        .O(\fixed_V_reg_1417[0]_i_6_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[0]_i_7 
       (.I0(trunc_ln1201_reg_1406[32]),
        .O(\fixed_V_reg_1417[0]_i_7_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[0]_i_9 
       (.I0(trunc_ln1201_reg_1406[31]),
        .O(\fixed_V_reg_1417[0]_i_9_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fixed_V_reg_1417[1]_i_1 
       (.I0(sub_ln1201_1_fu_790_p2[1]),
        .I1(tmp_3_reg_1400),
        .I2(tmp_2_cast_reg_1411[1]),
        .O(fixed_V_fu_796_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fixed_V_reg_1417[2]_i_1 
       (.I0(sub_ln1201_1_fu_790_p2[2]),
        .I1(tmp_3_reg_1400),
        .I2(tmp_2_cast_reg_1411[2]),
        .O(fixed_V_fu_796_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fixed_V_reg_1417[3]_i_1 
       (.I0(sub_ln1201_1_fu_790_p2[3]),
        .I1(tmp_3_reg_1400),
        .I2(tmp_2_cast_reg_1411[3]),
        .O(fixed_V_fu_796_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fixed_V_reg_1417[4]_i_1 
       (.I0(sub_ln1201_1_fu_790_p2[4]),
        .I1(tmp_3_reg_1400),
        .I2(tmp_2_cast_reg_1411[4]),
        .O(fixed_V_fu_796_p3[4]));
  LUT3 #(
    .INIT(8'h1D)) 
    \fixed_V_reg_1417[4]_i_3 
       (.I0(tmp_2_cast_reg_1411[0]),
        .I1(tmp_3_reg_1400),
        .I2(sub_ln1201_fu_769_p2[32]),
        .O(\fixed_V_reg_1417[4]_i_3_n_23 ));
  LUT3 #(
    .INIT(8'h35)) 
    \fixed_V_reg_1417[4]_i_4 
       (.I0(tmp_2_cast_reg_1411[4]),
        .I1(sub_ln1201_fu_769_p2[36]),
        .I2(tmp_3_reg_1400),
        .O(\fixed_V_reg_1417[4]_i_4_n_23 ));
  LUT3 #(
    .INIT(8'h35)) 
    \fixed_V_reg_1417[4]_i_5 
       (.I0(tmp_2_cast_reg_1411[3]),
        .I1(sub_ln1201_fu_769_p2[35]),
        .I2(tmp_3_reg_1400),
        .O(\fixed_V_reg_1417[4]_i_5_n_23 ));
  LUT3 #(
    .INIT(8'h35)) 
    \fixed_V_reg_1417[4]_i_6 
       (.I0(tmp_2_cast_reg_1411[2]),
        .I1(sub_ln1201_fu_769_p2[34]),
        .I2(tmp_3_reg_1400),
        .O(\fixed_V_reg_1417[4]_i_6_n_23 ));
  LUT3 #(
    .INIT(8'h35)) 
    \fixed_V_reg_1417[4]_i_7 
       (.I0(tmp_2_cast_reg_1411[1]),
        .I1(sub_ln1201_fu_769_p2[33]),
        .I2(tmp_3_reg_1400),
        .O(\fixed_V_reg_1417[4]_i_7_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fixed_V_reg_1417[5]_i_1 
       (.I0(sub_ln1201_1_fu_790_p2[5]),
        .I1(tmp_3_reg_1400),
        .I2(tmp_2_cast_reg_1411[5]),
        .O(fixed_V_fu_796_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fixed_V_reg_1417[6]_i_1 
       (.I0(sub_ln1201_1_fu_790_p2[6]),
        .I1(tmp_3_reg_1400),
        .I2(tmp_2_cast_reg_1411[6]),
        .O(fixed_V_fu_796_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fixed_V_reg_1417[7]_i_1 
       (.I0(sub_ln1201_1_fu_790_p2[7]),
        .I1(tmp_3_reg_1400),
        .I2(tmp_2_cast_reg_1411[7]),
        .O(fixed_V_fu_796_p3[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[7]_i_10 
       (.I0(trunc_ln1201_reg_1406[42]),
        .O(\fixed_V_reg_1417[7]_i_10_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[7]_i_11 
       (.I0(trunc_ln1201_reg_1406[41]),
        .O(\fixed_V_reg_1417[7]_i_11_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[7]_i_12 
       (.I0(trunc_ln1201_reg_1406[40]),
        .O(\fixed_V_reg_1417[7]_i_12_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[7]_i_13 
       (.I0(trunc_ln1201_reg_1406[39]),
        .O(\fixed_V_reg_1417[7]_i_13_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[7]_i_14 
       (.I0(trunc_ln1201_reg_1406[38]),
        .O(\fixed_V_reg_1417[7]_i_14_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[7]_i_15 
       (.I0(trunc_ln1201_reg_1406[37]),
        .O(\fixed_V_reg_1417[7]_i_15_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[7]_i_16 
       (.I0(trunc_ln1201_reg_1406[36]),
        .O(\fixed_V_reg_1417[7]_i_16_n_23 ));
  LUT3 #(
    .INIT(8'h35)) 
    \fixed_V_reg_1417[7]_i_3 
       (.I0(tmp_2_cast_reg_1411[8]),
        .I1(sub_ln1201_fu_769_p2[40]),
        .I2(tmp_3_reg_1400),
        .O(\fixed_V_reg_1417[7]_i_3_n_23 ));
  LUT3 #(
    .INIT(8'h35)) 
    \fixed_V_reg_1417[7]_i_4 
       (.I0(tmp_2_cast_reg_1411[7]),
        .I1(sub_ln1201_fu_769_p2[39]),
        .I2(tmp_3_reg_1400),
        .O(\fixed_V_reg_1417[7]_i_4_n_23 ));
  LUT3 #(
    .INIT(8'h35)) 
    \fixed_V_reg_1417[7]_i_5 
       (.I0(tmp_2_cast_reg_1411[6]),
        .I1(sub_ln1201_fu_769_p2[38]),
        .I2(tmp_3_reg_1400),
        .O(\fixed_V_reg_1417[7]_i_5_n_23 ));
  LUT3 #(
    .INIT(8'h35)) 
    \fixed_V_reg_1417[7]_i_6 
       (.I0(tmp_2_cast_reg_1411[5]),
        .I1(sub_ln1201_fu_769_p2[37]),
        .I2(tmp_3_reg_1400),
        .O(\fixed_V_reg_1417[7]_i_6_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fixed_V_reg_1417[7]_i_9 
       (.I0(trunc_ln1201_reg_1406[43]),
        .O(\fixed_V_reg_1417[7]_i_9_n_23 ));
  FDRE \fixed_V_reg_1417_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(fixed_V_fu_796_p3[0]),
        .Q(fixed_V_reg_1417[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fixed_V_reg_1417_reg[0]_i_13 
       (.CI(\fixed_V_reg_1417_reg[0]_i_18_n_23 ),
        .CO({\fixed_V_reg_1417_reg[0]_i_13_n_23 ,\fixed_V_reg_1417_reg[0]_i_13_n_24 ,\fixed_V_reg_1417_reg[0]_i_13_n_25 ,\fixed_V_reg_1417_reg[0]_i_13_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_fixed_V_reg_1417_reg[0]_i_13_O_UNCONNECTED [3:0]),
        .S({\fixed_V_reg_1417[0]_i_19_n_23 ,\fixed_V_reg_1417[0]_i_20_n_23 ,\fixed_V_reg_1417[0]_i_21_n_23 ,\fixed_V_reg_1417[0]_i_22_n_23 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fixed_V_reg_1417_reg[0]_i_18 
       (.CI(\fixed_V_reg_1417_reg[0]_i_23_n_23 ),
        .CO({\fixed_V_reg_1417_reg[0]_i_18_n_23 ,\fixed_V_reg_1417_reg[0]_i_18_n_24 ,\fixed_V_reg_1417_reg[0]_i_18_n_25 ,\fixed_V_reg_1417_reg[0]_i_18_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_fixed_V_reg_1417_reg[0]_i_18_O_UNCONNECTED [3:0]),
        .S({\fixed_V_reg_1417[0]_i_24_n_23 ,\fixed_V_reg_1417[0]_i_25_n_23 ,\fixed_V_reg_1417[0]_i_26_n_23 ,\fixed_V_reg_1417[0]_i_27_n_23 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fixed_V_reg_1417_reg[0]_i_2 
       (.CI(\fixed_V_reg_1417_reg[0]_i_3_n_23 ),
        .CO({\fixed_V_reg_1417_reg[0]_i_2_n_23 ,\fixed_V_reg_1417_reg[0]_i_2_n_24 ,\fixed_V_reg_1417_reg[0]_i_2_n_25 ,\fixed_V_reg_1417_reg[0]_i_2_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_fu_769_p2[35:32]),
        .S({\fixed_V_reg_1417[0]_i_4_n_23 ,\fixed_V_reg_1417[0]_i_5_n_23 ,\fixed_V_reg_1417[0]_i_6_n_23 ,\fixed_V_reg_1417[0]_i_7_n_23 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fixed_V_reg_1417_reg[0]_i_23 
       (.CI(\fixed_V_reg_1417_reg[0]_i_28_n_23 ),
        .CO({\fixed_V_reg_1417_reg[0]_i_23_n_23 ,\fixed_V_reg_1417_reg[0]_i_23_n_24 ,\fixed_V_reg_1417_reg[0]_i_23_n_25 ,\fixed_V_reg_1417_reg[0]_i_23_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_fixed_V_reg_1417_reg[0]_i_23_O_UNCONNECTED [3:0]),
        .S({\fixed_V_reg_1417[0]_i_29_n_23 ,\fixed_V_reg_1417[0]_i_30_n_23 ,\fixed_V_reg_1417[0]_i_31_n_23 ,\fixed_V_reg_1417[0]_i_32_n_23 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fixed_V_reg_1417_reg[0]_i_28 
       (.CI(\fixed_V_reg_1417_reg[0]_i_33_n_23 ),
        .CO({\fixed_V_reg_1417_reg[0]_i_28_n_23 ,\fixed_V_reg_1417_reg[0]_i_28_n_24 ,\fixed_V_reg_1417_reg[0]_i_28_n_25 ,\fixed_V_reg_1417_reg[0]_i_28_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_fixed_V_reg_1417_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S({\fixed_V_reg_1417[0]_i_34_n_23 ,\fixed_V_reg_1417[0]_i_35_n_23 ,\fixed_V_reg_1417[0]_i_36_n_23 ,\fixed_V_reg_1417[0]_i_37_n_23 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fixed_V_reg_1417_reg[0]_i_3 
       (.CI(\fixed_V_reg_1417_reg[0]_i_8_n_23 ),
        .CO({\fixed_V_reg_1417_reg[0]_i_3_n_23 ,\fixed_V_reg_1417_reg[0]_i_3_n_24 ,\fixed_V_reg_1417_reg[0]_i_3_n_25 ,\fixed_V_reg_1417_reg[0]_i_3_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_fixed_V_reg_1417_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\fixed_V_reg_1417[0]_i_9_n_23 ,\fixed_V_reg_1417[0]_i_10_n_23 ,\fixed_V_reg_1417[0]_i_11_n_23 ,\fixed_V_reg_1417[0]_i_12_n_23 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fixed_V_reg_1417_reg[0]_i_33 
       (.CI(\fixed_V_reg_1417_reg[0]_i_38_n_23 ),
        .CO({\fixed_V_reg_1417_reg[0]_i_33_n_23 ,\fixed_V_reg_1417_reg[0]_i_33_n_24 ,\fixed_V_reg_1417_reg[0]_i_33_n_25 ,\fixed_V_reg_1417_reg[0]_i_33_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_fixed_V_reg_1417_reg[0]_i_33_O_UNCONNECTED [3:0]),
        .S({\fixed_V_reg_1417[0]_i_39_n_23 ,\fixed_V_reg_1417[0]_i_40_n_23 ,\fixed_V_reg_1417[0]_i_41_n_23 ,\fixed_V_reg_1417[0]_i_42_n_23 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fixed_V_reg_1417_reg[0]_i_38 
       (.CI(1'b0),
        .CO({\fixed_V_reg_1417_reg[0]_i_38_n_23 ,\fixed_V_reg_1417_reg[0]_i_38_n_24 ,\fixed_V_reg_1417_reg[0]_i_38_n_25 ,\fixed_V_reg_1417_reg[0]_i_38_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_fixed_V_reg_1417_reg[0]_i_38_O_UNCONNECTED [3:0]),
        .S({\fixed_V_reg_1417[0]_i_43_n_23 ,\fixed_V_reg_1417[0]_i_44_n_23 ,\fixed_V_reg_1417[0]_i_45_n_23 ,trunc_ln1201_reg_1406[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fixed_V_reg_1417_reg[0]_i_8 
       (.CI(\fixed_V_reg_1417_reg[0]_i_13_n_23 ),
        .CO({\fixed_V_reg_1417_reg[0]_i_8_n_23 ,\fixed_V_reg_1417_reg[0]_i_8_n_24 ,\fixed_V_reg_1417_reg[0]_i_8_n_25 ,\fixed_V_reg_1417_reg[0]_i_8_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_fixed_V_reg_1417_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\fixed_V_reg_1417[0]_i_14_n_23 ,\fixed_V_reg_1417[0]_i_15_n_23 ,\fixed_V_reg_1417[0]_i_16_n_23 ,\fixed_V_reg_1417[0]_i_17_n_23 }));
  FDRE \fixed_V_reg_1417_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(fixed_V_fu_796_p3[1]),
        .Q(fixed_V_reg_1417[1]),
        .R(1'b0));
  FDRE \fixed_V_reg_1417_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(fixed_V_fu_796_p3[2]),
        .Q(fixed_V_reg_1417[2]),
        .R(1'b0));
  FDRE \fixed_V_reg_1417_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(fixed_V_fu_796_p3[3]),
        .Q(fixed_V_reg_1417[3]),
        .R(1'b0));
  FDRE \fixed_V_reg_1417_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(fixed_V_fu_796_p3[4]),
        .Q(fixed_V_reg_1417[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fixed_V_reg_1417_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\fixed_V_reg_1417_reg[4]_i_2_n_23 ,\fixed_V_reg_1417_reg[4]_i_2_n_24 ,\fixed_V_reg_1417_reg[4]_i_2_n_25 ,\fixed_V_reg_1417_reg[4]_i_2_n_26 }),
        .CYINIT(\fixed_V_reg_1417[4]_i_3_n_23 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_1_fu_790_p2[4:1]),
        .S({\fixed_V_reg_1417[4]_i_4_n_23 ,\fixed_V_reg_1417[4]_i_5_n_23 ,\fixed_V_reg_1417[4]_i_6_n_23 ,\fixed_V_reg_1417[4]_i_7_n_23 }));
  FDRE \fixed_V_reg_1417_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(fixed_V_fu_796_p3[5]),
        .Q(fixed_V_reg_1417[5]),
        .R(1'b0));
  FDRE \fixed_V_reg_1417_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(fixed_V_fu_796_p3[6]),
        .Q(fixed_V_reg_1417[6]),
        .R(1'b0));
  FDRE \fixed_V_reg_1417_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(fixed_V_fu_796_p3[7]),
        .Q(fixed_V_reg_1417[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fixed_V_reg_1417_reg[7]_i_2 
       (.CI(\fixed_V_reg_1417_reg[4]_i_2_n_23 ),
        .CO({\fixed_V_reg_1417_reg[7]_i_2_n_23 ,\fixed_V_reg_1417_reg[7]_i_2_n_24 ,\fixed_V_reg_1417_reg[7]_i_2_n_25 ,\fixed_V_reg_1417_reg[7]_i_2_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_1_fu_790_p2[8:5]),
        .S({\fixed_V_reg_1417[7]_i_3_n_23 ,\fixed_V_reg_1417[7]_i_4_n_23 ,\fixed_V_reg_1417[7]_i_5_n_23 ,\fixed_V_reg_1417[7]_i_6_n_23 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fixed_V_reg_1417_reg[7]_i_7 
       (.CI(\fixed_V_reg_1417_reg[7]_i_8_n_23 ),
        .CO({\fixed_V_reg_1417_reg[7]_i_7_n_23 ,\fixed_V_reg_1417_reg[7]_i_7_n_24 ,\fixed_V_reg_1417_reg[7]_i_7_n_25 ,\fixed_V_reg_1417_reg[7]_i_7_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_fu_769_p2[43:40]),
        .S({\fixed_V_reg_1417[7]_i_9_n_23 ,\fixed_V_reg_1417[7]_i_10_n_23 ,\fixed_V_reg_1417[7]_i_11_n_23 ,\fixed_V_reg_1417[7]_i_12_n_23 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fixed_V_reg_1417_reg[7]_i_8 
       (.CI(\fixed_V_reg_1417_reg[0]_i_2_n_23 ),
        .CO({\fixed_V_reg_1417_reg[7]_i_8_n_23 ,\fixed_V_reg_1417_reg[7]_i_8_n_24 ,\fixed_V_reg_1417_reg[7]_i_8_n_25 ,\fixed_V_reg_1417_reg[7]_i_8_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_fu_769_p2[39:36]),
        .S({\fixed_V_reg_1417[7]_i_13_n_23 ,\fixed_V_reg_1417[7]_i_14_n_23 ,\fixed_V_reg_1417[7]_i_15_n_23 ,\fixed_V_reg_1417[7]_i_16_n_23 }));
  LUT1 #(
    .INIT(2'h1)) 
    \i_22_reg_1360[0]_i_1 
       (.I0(\i_7_fu_190_reg_n_23_[0] ),
        .O(i_22_fu_666_p2[0]));
  FDRE \i_22_reg_1360_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_22_fu_666_p2[0]),
        .Q(i_22_reg_1360[0]),
        .R(1'b0));
  FDRE \i_22_reg_1360_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_22_fu_666_p2[10]),
        .Q(i_22_reg_1360[10]),
        .R(1'b0));
  FDRE \i_22_reg_1360_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_22_fu_666_p2[11]),
        .Q(i_22_reg_1360[11]),
        .R(1'b0));
  FDRE \i_22_reg_1360_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_22_fu_666_p2[12]),
        .Q(i_22_reg_1360[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_22_reg_1360_reg[12]_i_1 
       (.CI(\i_22_reg_1360_reg[8]_i_1_n_23 ),
        .CO({\i_22_reg_1360_reg[12]_i_1_n_23 ,\i_22_reg_1360_reg[12]_i_1_n_24 ,\i_22_reg_1360_reg[12]_i_1_n_25 ,\i_22_reg_1360_reg[12]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_22_fu_666_p2[12:9]),
        .S({\i_7_fu_190_reg_n_23_[12] ,\i_7_fu_190_reg_n_23_[11] ,\i_7_fu_190_reg_n_23_[10] ,\i_7_fu_190_reg_n_23_[9] }));
  FDRE \i_22_reg_1360_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_22_fu_666_p2[13]),
        .Q(i_22_reg_1360[13]),
        .R(1'b0));
  FDRE \i_22_reg_1360_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_22_fu_666_p2[14]),
        .Q(i_22_reg_1360[14]),
        .R(1'b0));
  FDRE \i_22_reg_1360_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_22_fu_666_p2[15]),
        .Q(i_22_reg_1360[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_22_reg_1360_reg[15]_i_1 
       (.CI(\i_22_reg_1360_reg[12]_i_1_n_23 ),
        .CO({\NLW_i_22_reg_1360_reg[15]_i_1_CO_UNCONNECTED [3:2],\i_22_reg_1360_reg[15]_i_1_n_25 ,\i_22_reg_1360_reg[15]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_22_reg_1360_reg[15]_i_1_O_UNCONNECTED [3],i_22_fu_666_p2[15:13]}),
        .S({1'b0,\i_7_fu_190_reg_n_23_[15] ,\i_7_fu_190_reg_n_23_[14] ,\i_7_fu_190_reg_n_23_[13] }));
  FDRE \i_22_reg_1360_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_22_fu_666_p2[1]),
        .Q(i_22_reg_1360[1]),
        .R(1'b0));
  FDRE \i_22_reg_1360_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_22_fu_666_p2[2]),
        .Q(i_22_reg_1360[2]),
        .R(1'b0));
  FDRE \i_22_reg_1360_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_22_fu_666_p2[3]),
        .Q(i_22_reg_1360[3]),
        .R(1'b0));
  FDRE \i_22_reg_1360_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_22_fu_666_p2[4]),
        .Q(i_22_reg_1360[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_22_reg_1360_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_22_reg_1360_reg[4]_i_1_n_23 ,\i_22_reg_1360_reg[4]_i_1_n_24 ,\i_22_reg_1360_reg[4]_i_1_n_25 ,\i_22_reg_1360_reg[4]_i_1_n_26 }),
        .CYINIT(\i_7_fu_190_reg_n_23_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_22_fu_666_p2[4:1]),
        .S({\i_7_fu_190_reg_n_23_[4] ,\i_7_fu_190_reg_n_23_[3] ,\i_7_fu_190_reg_n_23_[2] ,\i_7_fu_190_reg_n_23_[1] }));
  FDRE \i_22_reg_1360_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_22_fu_666_p2[5]),
        .Q(i_22_reg_1360[5]),
        .R(1'b0));
  FDRE \i_22_reg_1360_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_22_fu_666_p2[6]),
        .Q(i_22_reg_1360[6]),
        .R(1'b0));
  FDRE \i_22_reg_1360_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_22_fu_666_p2[7]),
        .Q(i_22_reg_1360[7]),
        .R(1'b0));
  FDRE \i_22_reg_1360_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_22_fu_666_p2[8]),
        .Q(i_22_reg_1360[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_22_reg_1360_reg[8]_i_1 
       (.CI(\i_22_reg_1360_reg[4]_i_1_n_23 ),
        .CO({\i_22_reg_1360_reg[8]_i_1_n_23 ,\i_22_reg_1360_reg[8]_i_1_n_24 ,\i_22_reg_1360_reg[8]_i_1_n_25 ,\i_22_reg_1360_reg[8]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_22_fu_666_p2[8:5]),
        .S({\i_7_fu_190_reg_n_23_[8] ,\i_7_fu_190_reg_n_23_[7] ,\i_7_fu_190_reg_n_23_[6] ,\i_7_fu_190_reg_n_23_[5] }));
  FDRE \i_22_reg_1360_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_22_fu_666_p2[9]),
        .Q(i_22_reg_1360[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0040)) 
    \i_2_fu_178[0]_i_1 
       (.I0(activation_read_reg_1187[1]),
        .I1(icmp_ln87_1_fu_441_p2),
        .I2(ap_CS_fsm_state2),
        .I3(control_s_axi_U_n_71),
        .O(ap_NS_fsm114_out));
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_fu_178[0]_i_3 
       (.I0(i_2_fu_178_reg[0]),
        .O(\i_2_fu_178[0]_i_3_n_23 ));
  FDRE \i_2_fu_178_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[146]),
        .D(\i_2_fu_178_reg[0]_i_2_n_30 ),
        .Q(i_2_fu_178_reg[0]),
        .R(ap_NS_fsm114_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_2_fu_178_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_2_fu_178_reg[0]_i_2_n_23 ,\i_2_fu_178_reg[0]_i_2_n_24 ,\i_2_fu_178_reg[0]_i_2_n_25 ,\i_2_fu_178_reg[0]_i_2_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_2_fu_178_reg[0]_i_2_n_27 ,\i_2_fu_178_reg[0]_i_2_n_28 ,\i_2_fu_178_reg[0]_i_2_n_29 ,\i_2_fu_178_reg[0]_i_2_n_30 }),
        .S({i_2_fu_178_reg[3:1],\i_2_fu_178[0]_i_3_n_23 }));
  FDRE \i_2_fu_178_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[146]),
        .D(\i_2_fu_178_reg[8]_i_1_n_28 ),
        .Q(i_2_fu_178_reg__0[10]),
        .R(ap_NS_fsm114_out));
  FDRE \i_2_fu_178_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[146]),
        .D(\i_2_fu_178_reg[8]_i_1_n_27 ),
        .Q(i_2_fu_178_reg__0[11]),
        .R(ap_NS_fsm114_out));
  FDRE \i_2_fu_178_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[146]),
        .D(\i_2_fu_178_reg[12]_i_1_n_30 ),
        .Q(i_2_fu_178_reg__0[12]),
        .R(ap_NS_fsm114_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_2_fu_178_reg[12]_i_1 
       (.CI(\i_2_fu_178_reg[8]_i_1_n_23 ),
        .CO({\NLW_i_2_fu_178_reg[12]_i_1_CO_UNCONNECTED [3],\i_2_fu_178_reg[12]_i_1_n_24 ,\i_2_fu_178_reg[12]_i_1_n_25 ,\i_2_fu_178_reg[12]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_2_fu_178_reg[12]_i_1_n_27 ,\i_2_fu_178_reg[12]_i_1_n_28 ,\i_2_fu_178_reg[12]_i_1_n_29 ,\i_2_fu_178_reg[12]_i_1_n_30 }),
        .S(i_2_fu_178_reg__0[15:12]));
  FDRE \i_2_fu_178_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[146]),
        .D(\i_2_fu_178_reg[12]_i_1_n_29 ),
        .Q(i_2_fu_178_reg__0[13]),
        .R(ap_NS_fsm114_out));
  FDRE \i_2_fu_178_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[146]),
        .D(\i_2_fu_178_reg[12]_i_1_n_28 ),
        .Q(i_2_fu_178_reg__0[14]),
        .R(ap_NS_fsm114_out));
  FDRE \i_2_fu_178_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[146]),
        .D(\i_2_fu_178_reg[12]_i_1_n_27 ),
        .Q(i_2_fu_178_reg__0[15]),
        .R(ap_NS_fsm114_out));
  FDRE \i_2_fu_178_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[146]),
        .D(\i_2_fu_178_reg[0]_i_2_n_29 ),
        .Q(i_2_fu_178_reg[1]),
        .R(ap_NS_fsm114_out));
  FDRE \i_2_fu_178_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[146]),
        .D(\i_2_fu_178_reg[0]_i_2_n_28 ),
        .Q(i_2_fu_178_reg[2]),
        .R(ap_NS_fsm114_out));
  FDRE \i_2_fu_178_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[146]),
        .D(\i_2_fu_178_reg[0]_i_2_n_27 ),
        .Q(i_2_fu_178_reg[3]),
        .R(ap_NS_fsm114_out));
  FDRE \i_2_fu_178_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[146]),
        .D(\i_2_fu_178_reg[4]_i_1_n_30 ),
        .Q(i_2_fu_178_reg[4]),
        .R(ap_NS_fsm114_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_2_fu_178_reg[4]_i_1 
       (.CI(\i_2_fu_178_reg[0]_i_2_n_23 ),
        .CO({\i_2_fu_178_reg[4]_i_1_n_23 ,\i_2_fu_178_reg[4]_i_1_n_24 ,\i_2_fu_178_reg[4]_i_1_n_25 ,\i_2_fu_178_reg[4]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_2_fu_178_reg[4]_i_1_n_27 ,\i_2_fu_178_reg[4]_i_1_n_28 ,\i_2_fu_178_reg[4]_i_1_n_29 ,\i_2_fu_178_reg[4]_i_1_n_30 }),
        .S({i_2_fu_178_reg__0[7],i_2_fu_178_reg[6:4]}));
  FDRE \i_2_fu_178_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[146]),
        .D(\i_2_fu_178_reg[4]_i_1_n_29 ),
        .Q(i_2_fu_178_reg[5]),
        .R(ap_NS_fsm114_out));
  FDRE \i_2_fu_178_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[146]),
        .D(\i_2_fu_178_reg[4]_i_1_n_28 ),
        .Q(i_2_fu_178_reg[6]),
        .R(ap_NS_fsm114_out));
  FDRE \i_2_fu_178_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[146]),
        .D(\i_2_fu_178_reg[4]_i_1_n_27 ),
        .Q(i_2_fu_178_reg__0[7]),
        .R(ap_NS_fsm114_out));
  FDRE \i_2_fu_178_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[146]),
        .D(\i_2_fu_178_reg[8]_i_1_n_30 ),
        .Q(i_2_fu_178_reg__0[8]),
        .R(ap_NS_fsm114_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_2_fu_178_reg[8]_i_1 
       (.CI(\i_2_fu_178_reg[4]_i_1_n_23 ),
        .CO({\i_2_fu_178_reg[8]_i_1_n_23 ,\i_2_fu_178_reg[8]_i_1_n_24 ,\i_2_fu_178_reg[8]_i_1_n_25 ,\i_2_fu_178_reg[8]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_2_fu_178_reg[8]_i_1_n_27 ,\i_2_fu_178_reg[8]_i_1_n_28 ,\i_2_fu_178_reg[8]_i_1_n_29 ,\i_2_fu_178_reg[8]_i_1_n_30 }),
        .S(i_2_fu_178_reg__0[11:8]));
  FDRE \i_2_fu_178_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[146]),
        .D(\i_2_fu_178_reg[8]_i_1_n_29 ),
        .Q(i_2_fu_178_reg__0[9]),
        .R(ap_NS_fsm114_out));
  LUT5 #(
    .INIT(32'h00002000)) 
    \i_4_fu_174[0]_i_1 
       (.I0(activation_read_reg_1187[1]),
        .I1(resArray_V_U_n_55),
        .I2(icmp_ln87_1_fu_441_p2),
        .I3(ap_CS_fsm_state2),
        .I4(activation_read_reg_1187[0]),
        .O(ap_NS_fsm113_out));
  LUT1 #(
    .INIT(2'h1)) 
    \i_4_fu_174[0]_i_3 
       (.I0(i_4_fu_174_reg[0]),
        .O(\i_4_fu_174[0]_i_3_n_23 ));
  FDRE \i_4_fu_174_reg[0] 
       (.C(ap_clk),
        .CE(i_4_fu_1740),
        .D(\i_4_fu_174_reg[0]_i_2_n_30 ),
        .Q(i_4_fu_174_reg[0]),
        .R(ap_NS_fsm113_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_4_fu_174_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_4_fu_174_reg[0]_i_2_n_23 ,\i_4_fu_174_reg[0]_i_2_n_24 ,\i_4_fu_174_reg[0]_i_2_n_25 ,\i_4_fu_174_reg[0]_i_2_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_4_fu_174_reg[0]_i_2_n_27 ,\i_4_fu_174_reg[0]_i_2_n_28 ,\i_4_fu_174_reg[0]_i_2_n_29 ,\i_4_fu_174_reg[0]_i_2_n_30 }),
        .S({i_4_fu_174_reg[3:1],\i_4_fu_174[0]_i_3_n_23 }));
  FDRE \i_4_fu_174_reg[10] 
       (.C(ap_clk),
        .CE(i_4_fu_1740),
        .D(\i_4_fu_174_reg[8]_i_1_n_28 ),
        .Q(i_4_fu_174_reg__0[10]),
        .R(ap_NS_fsm113_out));
  FDRE \i_4_fu_174_reg[11] 
       (.C(ap_clk),
        .CE(i_4_fu_1740),
        .D(\i_4_fu_174_reg[8]_i_1_n_27 ),
        .Q(i_4_fu_174_reg__0[11]),
        .R(ap_NS_fsm113_out));
  FDRE \i_4_fu_174_reg[12] 
       (.C(ap_clk),
        .CE(i_4_fu_1740),
        .D(\i_4_fu_174_reg[12]_i_1_n_30 ),
        .Q(i_4_fu_174_reg__0[12]),
        .R(ap_NS_fsm113_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_4_fu_174_reg[12]_i_1 
       (.CI(\i_4_fu_174_reg[8]_i_1_n_23 ),
        .CO({\NLW_i_4_fu_174_reg[12]_i_1_CO_UNCONNECTED [3],\i_4_fu_174_reg[12]_i_1_n_24 ,\i_4_fu_174_reg[12]_i_1_n_25 ,\i_4_fu_174_reg[12]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_4_fu_174_reg[12]_i_1_n_27 ,\i_4_fu_174_reg[12]_i_1_n_28 ,\i_4_fu_174_reg[12]_i_1_n_29 ,\i_4_fu_174_reg[12]_i_1_n_30 }),
        .S(i_4_fu_174_reg__0[15:12]));
  FDRE \i_4_fu_174_reg[13] 
       (.C(ap_clk),
        .CE(i_4_fu_1740),
        .D(\i_4_fu_174_reg[12]_i_1_n_29 ),
        .Q(i_4_fu_174_reg__0[13]),
        .R(ap_NS_fsm113_out));
  FDRE \i_4_fu_174_reg[14] 
       (.C(ap_clk),
        .CE(i_4_fu_1740),
        .D(\i_4_fu_174_reg[12]_i_1_n_28 ),
        .Q(i_4_fu_174_reg__0[14]),
        .R(ap_NS_fsm113_out));
  FDRE \i_4_fu_174_reg[15] 
       (.C(ap_clk),
        .CE(i_4_fu_1740),
        .D(\i_4_fu_174_reg[12]_i_1_n_27 ),
        .Q(i_4_fu_174_reg__0[15]),
        .R(ap_NS_fsm113_out));
  FDRE \i_4_fu_174_reg[1] 
       (.C(ap_clk),
        .CE(i_4_fu_1740),
        .D(\i_4_fu_174_reg[0]_i_2_n_29 ),
        .Q(i_4_fu_174_reg[1]),
        .R(ap_NS_fsm113_out));
  FDRE \i_4_fu_174_reg[2] 
       (.C(ap_clk),
        .CE(i_4_fu_1740),
        .D(\i_4_fu_174_reg[0]_i_2_n_28 ),
        .Q(i_4_fu_174_reg[2]),
        .R(ap_NS_fsm113_out));
  FDRE \i_4_fu_174_reg[3] 
       (.C(ap_clk),
        .CE(i_4_fu_1740),
        .D(\i_4_fu_174_reg[0]_i_2_n_27 ),
        .Q(i_4_fu_174_reg[3]),
        .R(ap_NS_fsm113_out));
  FDRE \i_4_fu_174_reg[4] 
       (.C(ap_clk),
        .CE(i_4_fu_1740),
        .D(\i_4_fu_174_reg[4]_i_1_n_30 ),
        .Q(i_4_fu_174_reg[4]),
        .R(ap_NS_fsm113_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_4_fu_174_reg[4]_i_1 
       (.CI(\i_4_fu_174_reg[0]_i_2_n_23 ),
        .CO({\i_4_fu_174_reg[4]_i_1_n_23 ,\i_4_fu_174_reg[4]_i_1_n_24 ,\i_4_fu_174_reg[4]_i_1_n_25 ,\i_4_fu_174_reg[4]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_4_fu_174_reg[4]_i_1_n_27 ,\i_4_fu_174_reg[4]_i_1_n_28 ,\i_4_fu_174_reg[4]_i_1_n_29 ,\i_4_fu_174_reg[4]_i_1_n_30 }),
        .S({i_4_fu_174_reg__0[7],i_4_fu_174_reg[6:4]}));
  FDRE \i_4_fu_174_reg[5] 
       (.C(ap_clk),
        .CE(i_4_fu_1740),
        .D(\i_4_fu_174_reg[4]_i_1_n_29 ),
        .Q(i_4_fu_174_reg[5]),
        .R(ap_NS_fsm113_out));
  FDRE \i_4_fu_174_reg[6] 
       (.C(ap_clk),
        .CE(i_4_fu_1740),
        .D(\i_4_fu_174_reg[4]_i_1_n_28 ),
        .Q(i_4_fu_174_reg[6]),
        .R(ap_NS_fsm113_out));
  FDRE \i_4_fu_174_reg[7] 
       (.C(ap_clk),
        .CE(i_4_fu_1740),
        .D(\i_4_fu_174_reg[4]_i_1_n_27 ),
        .Q(i_4_fu_174_reg__0[7]),
        .R(ap_NS_fsm113_out));
  FDRE \i_4_fu_174_reg[8] 
       (.C(ap_clk),
        .CE(i_4_fu_1740),
        .D(\i_4_fu_174_reg[8]_i_1_n_30 ),
        .Q(i_4_fu_174_reg__0[8]),
        .R(ap_NS_fsm113_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_4_fu_174_reg[8]_i_1 
       (.CI(\i_4_fu_174_reg[4]_i_1_n_23 ),
        .CO({\i_4_fu_174_reg[8]_i_1_n_23 ,\i_4_fu_174_reg[8]_i_1_n_24 ,\i_4_fu_174_reg[8]_i_1_n_25 ,\i_4_fu_174_reg[8]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_4_fu_174_reg[8]_i_1_n_27 ,\i_4_fu_174_reg[8]_i_1_n_28 ,\i_4_fu_174_reg[8]_i_1_n_29 ,\i_4_fu_174_reg[8]_i_1_n_30 }),
        .S(i_4_fu_174_reg__0[11:8]));
  FDRE \i_4_fu_174_reg[9] 
       (.C(ap_clk),
        .CE(i_4_fu_1740),
        .D(\i_4_fu_174_reg[8]_i_1_n_29 ),
        .Q(i_4_fu_174_reg__0[9]),
        .R(ap_NS_fsm113_out));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_fu_170[0]_i_2 
       (.I0(i_6_fu_170_reg[0]),
        .O(\i_6_fu_170[0]_i_2_n_23 ));
  FDRE \i_6_fu_170_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[11]),
        .D(\i_6_fu_170_reg[0]_i_1_n_30 ),
        .Q(i_6_fu_170_reg[0]),
        .R(we01));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_6_fu_170_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\i_6_fu_170_reg[0]_i_1_n_23 ,\i_6_fu_170_reg[0]_i_1_n_24 ,\i_6_fu_170_reg[0]_i_1_n_25 ,\i_6_fu_170_reg[0]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_6_fu_170_reg[0]_i_1_n_27 ,\i_6_fu_170_reg[0]_i_1_n_28 ,\i_6_fu_170_reg[0]_i_1_n_29 ,\i_6_fu_170_reg[0]_i_1_n_30 }),
        .S({i_6_fu_170_reg[3:1],\i_6_fu_170[0]_i_2_n_23 }));
  FDRE \i_6_fu_170_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[11]),
        .D(\i_6_fu_170_reg[8]_i_1_n_28 ),
        .Q(i_6_fu_170_reg[10]),
        .R(we01));
  FDRE \i_6_fu_170_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[11]),
        .D(\i_6_fu_170_reg[8]_i_1_n_27 ),
        .Q(i_6_fu_170_reg[11]),
        .R(we01));
  FDRE \i_6_fu_170_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[11]),
        .D(\i_6_fu_170_reg[12]_i_1_n_30 ),
        .Q(i_6_fu_170_reg[12]),
        .R(we01));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_6_fu_170_reg[12]_i_1 
       (.CI(\i_6_fu_170_reg[8]_i_1_n_23 ),
        .CO({\NLW_i_6_fu_170_reg[12]_i_1_CO_UNCONNECTED [3],\i_6_fu_170_reg[12]_i_1_n_24 ,\i_6_fu_170_reg[12]_i_1_n_25 ,\i_6_fu_170_reg[12]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_6_fu_170_reg[12]_i_1_n_27 ,\i_6_fu_170_reg[12]_i_1_n_28 ,\i_6_fu_170_reg[12]_i_1_n_29 ,\i_6_fu_170_reg[12]_i_1_n_30 }),
        .S(i_6_fu_170_reg[15:12]));
  FDRE \i_6_fu_170_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[11]),
        .D(\i_6_fu_170_reg[12]_i_1_n_29 ),
        .Q(i_6_fu_170_reg[13]),
        .R(we01));
  FDRE \i_6_fu_170_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[11]),
        .D(\i_6_fu_170_reg[12]_i_1_n_28 ),
        .Q(i_6_fu_170_reg[14]),
        .R(we01));
  FDRE \i_6_fu_170_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[11]),
        .D(\i_6_fu_170_reg[12]_i_1_n_27 ),
        .Q(i_6_fu_170_reg[15]),
        .R(we01));
  FDRE \i_6_fu_170_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[11]),
        .D(\i_6_fu_170_reg[0]_i_1_n_29 ),
        .Q(i_6_fu_170_reg[1]),
        .R(we01));
  FDRE \i_6_fu_170_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[11]),
        .D(\i_6_fu_170_reg[0]_i_1_n_28 ),
        .Q(i_6_fu_170_reg[2]),
        .R(we01));
  FDRE \i_6_fu_170_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[11]),
        .D(\i_6_fu_170_reg[0]_i_1_n_27 ),
        .Q(i_6_fu_170_reg[3]),
        .R(we01));
  FDRE \i_6_fu_170_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[11]),
        .D(\i_6_fu_170_reg[4]_i_1_n_30 ),
        .Q(i_6_fu_170_reg[4]),
        .R(we01));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_6_fu_170_reg[4]_i_1 
       (.CI(\i_6_fu_170_reg[0]_i_1_n_23 ),
        .CO({\i_6_fu_170_reg[4]_i_1_n_23 ,\i_6_fu_170_reg[4]_i_1_n_24 ,\i_6_fu_170_reg[4]_i_1_n_25 ,\i_6_fu_170_reg[4]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_6_fu_170_reg[4]_i_1_n_27 ,\i_6_fu_170_reg[4]_i_1_n_28 ,\i_6_fu_170_reg[4]_i_1_n_29 ,\i_6_fu_170_reg[4]_i_1_n_30 }),
        .S(i_6_fu_170_reg[7:4]));
  FDRE \i_6_fu_170_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[11]),
        .D(\i_6_fu_170_reg[4]_i_1_n_29 ),
        .Q(i_6_fu_170_reg[5]),
        .R(we01));
  FDRE \i_6_fu_170_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[11]),
        .D(\i_6_fu_170_reg[4]_i_1_n_28 ),
        .Q(i_6_fu_170_reg[6]),
        .R(we01));
  FDRE \i_6_fu_170_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[11]),
        .D(\i_6_fu_170_reg[4]_i_1_n_27 ),
        .Q(i_6_fu_170_reg[7]),
        .R(we01));
  FDRE \i_6_fu_170_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[11]),
        .D(\i_6_fu_170_reg[8]_i_1_n_30 ),
        .Q(i_6_fu_170_reg[8]),
        .R(we01));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_6_fu_170_reg[8]_i_1 
       (.CI(\i_6_fu_170_reg[4]_i_1_n_23 ),
        .CO({\i_6_fu_170_reg[8]_i_1_n_23 ,\i_6_fu_170_reg[8]_i_1_n_24 ,\i_6_fu_170_reg[8]_i_1_n_25 ,\i_6_fu_170_reg[8]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_6_fu_170_reg[8]_i_1_n_27 ,\i_6_fu_170_reg[8]_i_1_n_28 ,\i_6_fu_170_reg[8]_i_1_n_29 ,\i_6_fu_170_reg[8]_i_1_n_30 }),
        .S(i_6_fu_170_reg[11:8]));
  FDRE \i_6_fu_170_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[11]),
        .D(\i_6_fu_170_reg[8]_i_1_n_29 ),
        .Q(i_6_fu_170_reg[9]),
        .R(we01));
  LUT3 #(
    .INIT(8'h08)) 
    \i_7_fu_190[15]_i_1 
       (.I0(ap_CS_fsm_state11),
        .I1(icmp_ln45_fu_544_p2),
        .I2(\icmp_ln87_reg_1212_reg_n_23_[0] ),
        .O(ap_NS_fsm111_out));
  FDRE \i_7_fu_190_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(i_22_reg_1360[0]),
        .Q(\i_7_fu_190_reg_n_23_[0] ),
        .R(ap_NS_fsm111_out));
  FDRE \i_7_fu_190_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(i_22_reg_1360[10]),
        .Q(\i_7_fu_190_reg_n_23_[10] ),
        .R(ap_NS_fsm111_out));
  FDRE \i_7_fu_190_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(i_22_reg_1360[11]),
        .Q(\i_7_fu_190_reg_n_23_[11] ),
        .R(ap_NS_fsm111_out));
  FDRE \i_7_fu_190_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(i_22_reg_1360[12]),
        .Q(\i_7_fu_190_reg_n_23_[12] ),
        .R(ap_NS_fsm111_out));
  FDRE \i_7_fu_190_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(i_22_reg_1360[13]),
        .Q(\i_7_fu_190_reg_n_23_[13] ),
        .R(ap_NS_fsm111_out));
  FDRE \i_7_fu_190_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(i_22_reg_1360[14]),
        .Q(\i_7_fu_190_reg_n_23_[14] ),
        .R(ap_NS_fsm111_out));
  FDRE \i_7_fu_190_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(i_22_reg_1360[15]),
        .Q(\i_7_fu_190_reg_n_23_[15] ),
        .R(ap_NS_fsm111_out));
  FDRE \i_7_fu_190_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(i_22_reg_1360[1]),
        .Q(\i_7_fu_190_reg_n_23_[1] ),
        .R(ap_NS_fsm111_out));
  FDRE \i_7_fu_190_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(i_22_reg_1360[2]),
        .Q(\i_7_fu_190_reg_n_23_[2] ),
        .R(ap_NS_fsm111_out));
  FDRE \i_7_fu_190_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(i_22_reg_1360[3]),
        .Q(\i_7_fu_190_reg_n_23_[3] ),
        .R(ap_NS_fsm111_out));
  FDRE \i_7_fu_190_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(i_22_reg_1360[4]),
        .Q(\i_7_fu_190_reg_n_23_[4] ),
        .R(ap_NS_fsm111_out));
  FDRE \i_7_fu_190_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(i_22_reg_1360[5]),
        .Q(\i_7_fu_190_reg_n_23_[5] ),
        .R(ap_NS_fsm111_out));
  FDRE \i_7_fu_190_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(i_22_reg_1360[6]),
        .Q(\i_7_fu_190_reg_n_23_[6] ),
        .R(ap_NS_fsm111_out));
  FDRE \i_7_fu_190_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(i_22_reg_1360[7]),
        .Q(\i_7_fu_190_reg_n_23_[7] ),
        .R(ap_NS_fsm111_out));
  FDRE \i_7_fu_190_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(i_22_reg_1360[8]),
        .Q(\i_7_fu_190_reg_n_23_[8] ),
        .R(ap_NS_fsm111_out));
  FDRE \i_7_fu_190_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state52),
        .D(i_22_reg_1360[9]),
        .Q(\i_7_fu_190_reg_n_23_[9] ),
        .R(ap_NS_fsm111_out));
  LUT3 #(
    .INIT(8'h08)) 
    \i_9_fu_194[0]_i_1 
       (.I0(ap_CS_fsm_state14),
        .I1(icmp_ln52_fu_661_p2),
        .I2(icmp_ln1547_2_fu_677_p2),
        .O(i_9_fu_1940));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \i_9_fu_194[0]_i_10 
       (.I0(sum_V_fu_186_reg[31]),
        .I1(sum_V_fu_186_reg[55]),
        .I2(sum_V_fu_186_reg[37]),
        .I3(sum_V_fu_186_reg[61]),
        .I4(\i_9_fu_194[0]_i_16_n_23 ),
        .O(\i_9_fu_194[0]_i_10_n_23 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \i_9_fu_194[0]_i_11 
       (.I0(sum_V_fu_186_reg[60]),
        .I1(sum_V_fu_186_reg[29]),
        .I2(sum_V_fu_186_reg[54]),
        .I3(sum_V_fu_186_reg[30]),
        .O(\i_9_fu_194[0]_i_11_n_23 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \i_9_fu_194[0]_i_12 
       (.I0(sum_V_fu_186_reg[42]),
        .I1(sum_V_fu_186_reg[36]),
        .I2(sum_V_fu_186_reg[44]),
        .I3(sum_V_fu_186_reg[21]),
        .O(\i_9_fu_194[0]_i_12_n_23 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \i_9_fu_194[0]_i_13 
       (.I0(sum_V_fu_186_reg[53]),
        .I1(sum_V_fu_186_reg[26]),
        .I2(sum_V_fu_186_reg[47]),
        .I3(sum_V_fu_186_reg[41]),
        .O(\i_9_fu_194[0]_i_13_n_23 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \i_9_fu_194[0]_i_14 
       (.I0(sum_V_fu_186_reg[51]),
        .I1(sum_V_fu_186_reg[35]),
        .I2(sum_V_fu_186_reg[59]),
        .I3(sum_V_fu_186_reg[45]),
        .O(\i_9_fu_194[0]_i_14_n_23 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \i_9_fu_194[0]_i_15 
       (.I0(sum_V_fu_186_reg[18]),
        .I1(sum_V_fu_186_reg[19]),
        .I2(sum_V_fu_186_reg[28]),
        .I3(sum_V_fu_186_reg[20]),
        .O(\i_9_fu_194[0]_i_15_n_23 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \i_9_fu_194[0]_i_16 
       (.I0(sum_V_fu_186_reg[62]),
        .I1(sum_V_fu_186_reg[34]),
        .I2(sum_V_fu_186_reg[43]),
        .I3(sum_V_fu_186_reg[39]),
        .O(\i_9_fu_194[0]_i_16_n_23 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \i_9_fu_194[0]_i_3 
       (.I0(\i_9_fu_194[0]_i_5_n_23 ),
        .I1(\i_9_fu_194[0]_i_6_n_23 ),
        .I2(\i_9_fu_194[0]_i_7_n_23 ),
        .I3(\i_9_fu_194[0]_i_8_n_23 ),
        .I4(\i_9_fu_194[0]_i_9_n_23 ),
        .I5(\i_9_fu_194[0]_i_10_n_23 ),
        .O(icmp_ln1547_2_fu_677_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \i_9_fu_194[0]_i_4 
       (.I0(i_9_fu_194_reg[0]),
        .O(\i_9_fu_194[0]_i_4_n_23 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \i_9_fu_194[0]_i_5 
       (.I0(sum_V_fu_186_reg[22]),
        .I1(sum_V_fu_186_reg[63]),
        .I2(sum_V_fu_186_reg[17]),
        .I3(sum_V_fu_186_reg[27]),
        .I4(\i_9_fu_194[0]_i_11_n_23 ),
        .O(\i_9_fu_194[0]_i_5_n_23 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \i_9_fu_194[0]_i_6 
       (.I0(sum_V_fu_186_reg[25]),
        .I1(sum_V_fu_186_reg[50]),
        .I2(sum_V_fu_186_reg[23]),
        .I3(sum_V_fu_186_reg[56]),
        .I4(\i_9_fu_194[0]_i_12_n_23 ),
        .O(\i_9_fu_194[0]_i_6_n_23 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \i_9_fu_194[0]_i_7 
       (.I0(sum_V_fu_186_reg[40]),
        .I1(sum_V_fu_186_reg[57]),
        .I2(sum_V_fu_186_reg[38]),
        .I3(sum_V_fu_186_reg[46]),
        .I4(\i_9_fu_194[0]_i_13_n_23 ),
        .O(\i_9_fu_194[0]_i_7_n_23 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \i_9_fu_194[0]_i_8 
       (.I0(sum_V_fu_186_reg[24]),
        .I1(sum_V_fu_186_reg[32]),
        .I2(sum_V_fu_186_reg[33]),
        .I3(sum_V_fu_186_reg[49]),
        .I4(\i_9_fu_194[0]_i_14_n_23 ),
        .O(\i_9_fu_194[0]_i_8_n_23 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \i_9_fu_194[0]_i_9 
       (.I0(sum_V_fu_186_reg[48]),
        .I1(sum_V_fu_186_reg[58]),
        .I2(sum_V_fu_186_reg[16]),
        .I3(sum_V_fu_186_reg[52]),
        .I4(\i_9_fu_194[0]_i_15_n_23 ),
        .O(\i_9_fu_194[0]_i_9_n_23 ));
  FDRE \i_9_fu_194_reg[0] 
       (.C(ap_clk),
        .CE(i_9_fu_19403_out),
        .D(\i_9_fu_194_reg[0]_i_2_n_30 ),
        .Q(i_9_fu_194_reg[0]),
        .R(i_9_fu_1940));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_9_fu_194_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_9_fu_194_reg[0]_i_2_n_23 ,\i_9_fu_194_reg[0]_i_2_n_24 ,\i_9_fu_194_reg[0]_i_2_n_25 ,\i_9_fu_194_reg[0]_i_2_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_9_fu_194_reg[0]_i_2_n_27 ,\i_9_fu_194_reg[0]_i_2_n_28 ,\i_9_fu_194_reg[0]_i_2_n_29 ,\i_9_fu_194_reg[0]_i_2_n_30 }),
        .S({i_9_fu_194_reg[3:1],\i_9_fu_194[0]_i_4_n_23 }));
  FDRE \i_9_fu_194_reg[10] 
       (.C(ap_clk),
        .CE(i_9_fu_19403_out),
        .D(\i_9_fu_194_reg[8]_i_1_n_28 ),
        .Q(i_9_fu_194_reg__0[10]),
        .R(i_9_fu_1940));
  FDRE \i_9_fu_194_reg[11] 
       (.C(ap_clk),
        .CE(i_9_fu_19403_out),
        .D(\i_9_fu_194_reg[8]_i_1_n_27 ),
        .Q(i_9_fu_194_reg__0[11]),
        .R(i_9_fu_1940));
  FDRE \i_9_fu_194_reg[12] 
       (.C(ap_clk),
        .CE(i_9_fu_19403_out),
        .D(\i_9_fu_194_reg[12]_i_1_n_30 ),
        .Q(i_9_fu_194_reg__0[12]),
        .R(i_9_fu_1940));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_9_fu_194_reg[12]_i_1 
       (.CI(\i_9_fu_194_reg[8]_i_1_n_23 ),
        .CO({\NLW_i_9_fu_194_reg[12]_i_1_CO_UNCONNECTED [3],\i_9_fu_194_reg[12]_i_1_n_24 ,\i_9_fu_194_reg[12]_i_1_n_25 ,\i_9_fu_194_reg[12]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_9_fu_194_reg[12]_i_1_n_27 ,\i_9_fu_194_reg[12]_i_1_n_28 ,\i_9_fu_194_reg[12]_i_1_n_29 ,\i_9_fu_194_reg[12]_i_1_n_30 }),
        .S(i_9_fu_194_reg__0[15:12]));
  FDRE \i_9_fu_194_reg[13] 
       (.C(ap_clk),
        .CE(i_9_fu_19403_out),
        .D(\i_9_fu_194_reg[12]_i_1_n_29 ),
        .Q(i_9_fu_194_reg__0[13]),
        .R(i_9_fu_1940));
  FDRE \i_9_fu_194_reg[14] 
       (.C(ap_clk),
        .CE(i_9_fu_19403_out),
        .D(\i_9_fu_194_reg[12]_i_1_n_28 ),
        .Q(i_9_fu_194_reg__0[14]),
        .R(i_9_fu_1940));
  FDRE \i_9_fu_194_reg[15] 
       (.C(ap_clk),
        .CE(i_9_fu_19403_out),
        .D(\i_9_fu_194_reg[12]_i_1_n_27 ),
        .Q(i_9_fu_194_reg__0[15]),
        .R(i_9_fu_1940));
  FDRE \i_9_fu_194_reg[1] 
       (.C(ap_clk),
        .CE(i_9_fu_19403_out),
        .D(\i_9_fu_194_reg[0]_i_2_n_29 ),
        .Q(i_9_fu_194_reg[1]),
        .R(i_9_fu_1940));
  FDRE \i_9_fu_194_reg[2] 
       (.C(ap_clk),
        .CE(i_9_fu_19403_out),
        .D(\i_9_fu_194_reg[0]_i_2_n_28 ),
        .Q(i_9_fu_194_reg[2]),
        .R(i_9_fu_1940));
  FDRE \i_9_fu_194_reg[3] 
       (.C(ap_clk),
        .CE(i_9_fu_19403_out),
        .D(\i_9_fu_194_reg[0]_i_2_n_27 ),
        .Q(i_9_fu_194_reg[3]),
        .R(i_9_fu_1940));
  FDRE \i_9_fu_194_reg[4] 
       (.C(ap_clk),
        .CE(i_9_fu_19403_out),
        .D(\i_9_fu_194_reg[4]_i_1_n_30 ),
        .Q(i_9_fu_194_reg[4]),
        .R(i_9_fu_1940));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_9_fu_194_reg[4]_i_1 
       (.CI(\i_9_fu_194_reg[0]_i_2_n_23 ),
        .CO({\i_9_fu_194_reg[4]_i_1_n_23 ,\i_9_fu_194_reg[4]_i_1_n_24 ,\i_9_fu_194_reg[4]_i_1_n_25 ,\i_9_fu_194_reg[4]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_9_fu_194_reg[4]_i_1_n_27 ,\i_9_fu_194_reg[4]_i_1_n_28 ,\i_9_fu_194_reg[4]_i_1_n_29 ,\i_9_fu_194_reg[4]_i_1_n_30 }),
        .S({i_9_fu_194_reg__0[7],i_9_fu_194_reg[6:4]}));
  FDRE \i_9_fu_194_reg[5] 
       (.C(ap_clk),
        .CE(i_9_fu_19403_out),
        .D(\i_9_fu_194_reg[4]_i_1_n_29 ),
        .Q(i_9_fu_194_reg[5]),
        .R(i_9_fu_1940));
  FDRE \i_9_fu_194_reg[6] 
       (.C(ap_clk),
        .CE(i_9_fu_19403_out),
        .D(\i_9_fu_194_reg[4]_i_1_n_28 ),
        .Q(i_9_fu_194_reg[6]),
        .R(i_9_fu_1940));
  FDRE \i_9_fu_194_reg[7] 
       (.C(ap_clk),
        .CE(i_9_fu_19403_out),
        .D(\i_9_fu_194_reg[4]_i_1_n_27 ),
        .Q(i_9_fu_194_reg__0[7]),
        .R(i_9_fu_1940));
  FDRE \i_9_fu_194_reg[8] 
       (.C(ap_clk),
        .CE(i_9_fu_19403_out),
        .D(\i_9_fu_194_reg[8]_i_1_n_30 ),
        .Q(i_9_fu_194_reg__0[8]),
        .R(i_9_fu_1940));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_9_fu_194_reg[8]_i_1 
       (.CI(\i_9_fu_194_reg[4]_i_1_n_23 ),
        .CO({\i_9_fu_194_reg[8]_i_1_n_23 ,\i_9_fu_194_reg[8]_i_1_n_24 ,\i_9_fu_194_reg[8]_i_1_n_25 ,\i_9_fu_194_reg[8]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_9_fu_194_reg[8]_i_1_n_27 ,\i_9_fu_194_reg[8]_i_1_n_28 ,\i_9_fu_194_reg[8]_i_1_n_29 ,\i_9_fu_194_reg[8]_i_1_n_30 }),
        .S(i_9_fu_194_reg__0[11:8]));
  FDRE \i_9_fu_194_reg[9] 
       (.C(ap_clk),
        .CE(i_9_fu_19403_out),
        .D(\i_9_fu_194_reg[8]_i_1_n_29 ),
        .Q(i_9_fu_194_reg__0[9]),
        .R(i_9_fu_1940));
  LUT5 #(
    .INIT(32'hC0C00040)) 
    \i_fu_182[0]_i_1 
       (.I0(activation_read_reg_1187[0]),
        .I1(icmp_ln87_1_fu_441_p2),
        .I2(ap_CS_fsm_state2),
        .I3(activation_read_reg_1187[1]),
        .I4(resArray_V_U_n_55),
        .O(ap_NS_fsm116_out));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_182[0]_i_3 
       (.I0(i_fu_182_reg[0]),
        .O(\i_fu_182[0]_i_3_n_23 ));
  FDRE \i_fu_182_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[148]),
        .D(\i_fu_182_reg[0]_i_2_n_30 ),
        .Q(i_fu_182_reg[0]),
        .R(ap_NS_fsm116_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_182_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_fu_182_reg[0]_i_2_n_23 ,\i_fu_182_reg[0]_i_2_n_24 ,\i_fu_182_reg[0]_i_2_n_25 ,\i_fu_182_reg[0]_i_2_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_fu_182_reg[0]_i_2_n_27 ,\i_fu_182_reg[0]_i_2_n_28 ,\i_fu_182_reg[0]_i_2_n_29 ,\i_fu_182_reg[0]_i_2_n_30 }),
        .S({i_fu_182_reg[3:1],\i_fu_182[0]_i_3_n_23 }));
  FDRE \i_fu_182_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[148]),
        .D(\i_fu_182_reg[8]_i_1_n_28 ),
        .Q(i_fu_182_reg__0[10]),
        .R(ap_NS_fsm116_out));
  FDRE \i_fu_182_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[148]),
        .D(\i_fu_182_reg[8]_i_1_n_27 ),
        .Q(i_fu_182_reg__0[11]),
        .R(ap_NS_fsm116_out));
  FDRE \i_fu_182_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[148]),
        .D(\i_fu_182_reg[12]_i_1_n_30 ),
        .Q(i_fu_182_reg__0[12]),
        .R(ap_NS_fsm116_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_182_reg[12]_i_1 
       (.CI(\i_fu_182_reg[8]_i_1_n_23 ),
        .CO({\NLW_i_fu_182_reg[12]_i_1_CO_UNCONNECTED [3],\i_fu_182_reg[12]_i_1_n_24 ,\i_fu_182_reg[12]_i_1_n_25 ,\i_fu_182_reg[12]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_182_reg[12]_i_1_n_27 ,\i_fu_182_reg[12]_i_1_n_28 ,\i_fu_182_reg[12]_i_1_n_29 ,\i_fu_182_reg[12]_i_1_n_30 }),
        .S(i_fu_182_reg__0[15:12]));
  FDRE \i_fu_182_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[148]),
        .D(\i_fu_182_reg[12]_i_1_n_29 ),
        .Q(i_fu_182_reg__0[13]),
        .R(ap_NS_fsm116_out));
  FDRE \i_fu_182_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[148]),
        .D(\i_fu_182_reg[12]_i_1_n_28 ),
        .Q(i_fu_182_reg__0[14]),
        .R(ap_NS_fsm116_out));
  FDRE \i_fu_182_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[148]),
        .D(\i_fu_182_reg[12]_i_1_n_27 ),
        .Q(i_fu_182_reg__0[15]),
        .R(ap_NS_fsm116_out));
  FDRE \i_fu_182_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[148]),
        .D(\i_fu_182_reg[0]_i_2_n_29 ),
        .Q(i_fu_182_reg[1]),
        .R(ap_NS_fsm116_out));
  FDRE \i_fu_182_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[148]),
        .D(\i_fu_182_reg[0]_i_2_n_28 ),
        .Q(i_fu_182_reg[2]),
        .R(ap_NS_fsm116_out));
  FDRE \i_fu_182_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[148]),
        .D(\i_fu_182_reg[0]_i_2_n_27 ),
        .Q(i_fu_182_reg[3]),
        .R(ap_NS_fsm116_out));
  FDRE \i_fu_182_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[148]),
        .D(\i_fu_182_reg[4]_i_1_n_30 ),
        .Q(i_fu_182_reg[4]),
        .R(ap_NS_fsm116_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_182_reg[4]_i_1 
       (.CI(\i_fu_182_reg[0]_i_2_n_23 ),
        .CO({\i_fu_182_reg[4]_i_1_n_23 ,\i_fu_182_reg[4]_i_1_n_24 ,\i_fu_182_reg[4]_i_1_n_25 ,\i_fu_182_reg[4]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_182_reg[4]_i_1_n_27 ,\i_fu_182_reg[4]_i_1_n_28 ,\i_fu_182_reg[4]_i_1_n_29 ,\i_fu_182_reg[4]_i_1_n_30 }),
        .S({i_fu_182_reg__0[7],i_fu_182_reg[6:4]}));
  FDRE \i_fu_182_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[148]),
        .D(\i_fu_182_reg[4]_i_1_n_29 ),
        .Q(i_fu_182_reg[5]),
        .R(ap_NS_fsm116_out));
  FDRE \i_fu_182_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[148]),
        .D(\i_fu_182_reg[4]_i_1_n_28 ),
        .Q(i_fu_182_reg[6]),
        .R(ap_NS_fsm116_out));
  FDRE \i_fu_182_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[148]),
        .D(\i_fu_182_reg[4]_i_1_n_27 ),
        .Q(i_fu_182_reg__0[7]),
        .R(ap_NS_fsm116_out));
  FDRE \i_fu_182_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[148]),
        .D(\i_fu_182_reg[8]_i_1_n_30 ),
        .Q(i_fu_182_reg__0[8]),
        .R(ap_NS_fsm116_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_182_reg[8]_i_1 
       (.CI(\i_fu_182_reg[4]_i_1_n_23 ),
        .CO({\i_fu_182_reg[8]_i_1_n_23 ,\i_fu_182_reg[8]_i_1_n_24 ,\i_fu_182_reg[8]_i_1_n_25 ,\i_fu_182_reg[8]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_182_reg[8]_i_1_n_27 ,\i_fu_182_reg[8]_i_1_n_28 ,\i_fu_182_reg[8]_i_1_n_29 ,\i_fu_182_reg[8]_i_1_n_30 }),
        .S(i_fu_182_reg__0[11:8]));
  FDRE \i_fu_182_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[148]),
        .D(\i_fu_182_reg[8]_i_1_n_29 ),
        .Q(i_fu_182_reg__0[9]),
        .R(ap_NS_fsm116_out));
  LUT4 #(
    .INIT(16'hBF80)) 
    \icmp_ln1547_2_reg_1375[0]_i_1 
       (.I0(icmp_ln1547_2_fu_677_p2),
        .I1(icmp_ln52_fu_661_p2),
        .I2(ap_CS_fsm_state14),
        .I3(icmp_ln1547_2_reg_1375),
        .O(\icmp_ln1547_2_reg_1375[0]_i_1_n_23 ));
  FDRE \icmp_ln1547_2_reg_1375_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1547_2_reg_1375[0]_i_1_n_23 ),
        .Q(icmp_ln1547_2_reg_1375),
        .R(1'b0));
  FDRE \icmp_ln1547_3_reg_1434_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(udiv_26ns_26s_26_30_seq_1_U2_n_24),
        .Q(icmp_ln1547_3_reg_1434),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln1548_reg_1386[0]_i_1 
       (.I0(icmp_ln1548_fu_697_p2),
        .I1(ap_CS_fsm_state15),
        .I2(icmp_ln1548_reg_1386),
        .O(\icmp_ln1548_reg_1386[0]_i_1_n_23 ));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln1548_reg_1386[0]_i_10 
       (.I0(ret_V_4_fu_692_p2[12]),
        .I1(ret_V_4_fu_692_p2[13]),
        .O(\icmp_ln1548_reg_1386[0]_i_10_n_23 ));
  LUT2 #(
    .INIT(4'h7)) 
    \icmp_ln1548_reg_1386[0]_i_5 
       (.I0(ret_V_4_fu_692_p2[15]),
        .I1(ret_V_4_fu_692_p2[14]),
        .O(\icmp_ln1548_reg_1386[0]_i_5_n_23 ));
  LUT2 #(
    .INIT(4'h7)) 
    \icmp_ln1548_reg_1386[0]_i_6 
       (.I0(ret_V_4_fu_692_p2[13]),
        .I1(ret_V_4_fu_692_p2[12]),
        .O(\icmp_ln1548_reg_1386[0]_i_6_n_23 ));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln1548_reg_1386[0]_i_9 
       (.I0(ret_V_4_fu_692_p2[14]),
        .I1(ret_V_4_fu_692_p2[15]),
        .O(\icmp_ln1548_reg_1386[0]_i_9_n_23 ));
  FDRE \icmp_ln1548_reg_1386_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1548_reg_1386[0]_i_1_n_23 ),
        .Q(icmp_ln1548_reg_1386),
        .R(1'b0));
  FDRE \icmp_ln87_reg_1212_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_75),
        .Q(\icmp_ln87_reg_1212_reg_n_23_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \inNeurons_1_reg_1290[0]_i_1 
       (.I0(\inNeurons_reg_373_reg_n_23_[0] ),
        .O(inNeurons_1_fu_491_p2[0]));
  FDRE \inNeurons_1_reg_1290_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(inNeurons_1_fu_491_p2[0]),
        .Q(inNeurons_1_reg_1290[0]),
        .R(1'b0));
  FDRE \inNeurons_1_reg_1290_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(inNeurons_1_fu_491_p2[10]),
        .Q(inNeurons_1_reg_1290[10]),
        .R(1'b0));
  FDRE \inNeurons_1_reg_1290_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(inNeurons_1_fu_491_p2[11]),
        .Q(inNeurons_1_reg_1290[11]),
        .R(1'b0));
  FDRE \inNeurons_1_reg_1290_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(inNeurons_1_fu_491_p2[12]),
        .Q(inNeurons_1_reg_1290[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \inNeurons_1_reg_1290_reg[12]_i_1 
       (.CI(\inNeurons_1_reg_1290_reg[8]_i_1_n_23 ),
        .CO({\inNeurons_1_reg_1290_reg[12]_i_1_n_23 ,\inNeurons_1_reg_1290_reg[12]_i_1_n_24 ,\inNeurons_1_reg_1290_reg[12]_i_1_n_25 ,\inNeurons_1_reg_1290_reg[12]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inNeurons_1_fu_491_p2[12:9]),
        .S({\inNeurons_reg_373_reg_n_23_[12] ,\inNeurons_reg_373_reg_n_23_[11] ,\inNeurons_reg_373_reg_n_23_[10] ,\inNeurons_reg_373_reg_n_23_[9] }));
  FDRE \inNeurons_1_reg_1290_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(inNeurons_1_fu_491_p2[13]),
        .Q(inNeurons_1_reg_1290[13]),
        .R(1'b0));
  FDRE \inNeurons_1_reg_1290_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(inNeurons_1_fu_491_p2[14]),
        .Q(inNeurons_1_reg_1290[14]),
        .R(1'b0));
  FDRE \inNeurons_1_reg_1290_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(inNeurons_1_fu_491_p2[15]),
        .Q(inNeurons_1_reg_1290[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \inNeurons_1_reg_1290_reg[15]_i_1 
       (.CI(\inNeurons_1_reg_1290_reg[12]_i_1_n_23 ),
        .CO({\NLW_inNeurons_1_reg_1290_reg[15]_i_1_CO_UNCONNECTED [3:2],\inNeurons_1_reg_1290_reg[15]_i_1_n_25 ,\inNeurons_1_reg_1290_reg[15]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_inNeurons_1_reg_1290_reg[15]_i_1_O_UNCONNECTED [3],inNeurons_1_fu_491_p2[15:13]}),
        .S({1'b0,\inNeurons_reg_373_reg_n_23_[15] ,\inNeurons_reg_373_reg_n_23_[14] ,\inNeurons_reg_373_reg_n_23_[13] }));
  FDRE \inNeurons_1_reg_1290_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(inNeurons_1_fu_491_p2[1]),
        .Q(inNeurons_1_reg_1290[1]),
        .R(1'b0));
  FDRE \inNeurons_1_reg_1290_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(inNeurons_1_fu_491_p2[2]),
        .Q(inNeurons_1_reg_1290[2]),
        .R(1'b0));
  FDRE \inNeurons_1_reg_1290_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(inNeurons_1_fu_491_p2[3]),
        .Q(inNeurons_1_reg_1290[3]),
        .R(1'b0));
  FDRE \inNeurons_1_reg_1290_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(inNeurons_1_fu_491_p2[4]),
        .Q(inNeurons_1_reg_1290[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \inNeurons_1_reg_1290_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\inNeurons_1_reg_1290_reg[4]_i_1_n_23 ,\inNeurons_1_reg_1290_reg[4]_i_1_n_24 ,\inNeurons_1_reg_1290_reg[4]_i_1_n_25 ,\inNeurons_1_reg_1290_reg[4]_i_1_n_26 }),
        .CYINIT(\inNeurons_reg_373_reg_n_23_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inNeurons_1_fu_491_p2[4:1]),
        .S({\inNeurons_reg_373_reg_n_23_[4] ,\inNeurons_reg_373_reg_n_23_[3] ,\inNeurons_reg_373_reg_n_23_[2] ,\inNeurons_reg_373_reg_n_23_[1] }));
  FDRE \inNeurons_1_reg_1290_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(inNeurons_1_fu_491_p2[5]),
        .Q(inNeurons_1_reg_1290[5]),
        .R(1'b0));
  FDRE \inNeurons_1_reg_1290_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(inNeurons_1_fu_491_p2[6]),
        .Q(inNeurons_1_reg_1290[6]),
        .R(1'b0));
  FDRE \inNeurons_1_reg_1290_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(inNeurons_1_fu_491_p2[7]),
        .Q(inNeurons_1_reg_1290[7]),
        .R(1'b0));
  FDRE \inNeurons_1_reg_1290_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(inNeurons_1_fu_491_p2[8]),
        .Q(inNeurons_1_reg_1290[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \inNeurons_1_reg_1290_reg[8]_i_1 
       (.CI(\inNeurons_1_reg_1290_reg[4]_i_1_n_23 ),
        .CO({\inNeurons_1_reg_1290_reg[8]_i_1_n_23 ,\inNeurons_1_reg_1290_reg[8]_i_1_n_24 ,\inNeurons_1_reg_1290_reg[8]_i_1_n_25 ,\inNeurons_1_reg_1290_reg[8]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inNeurons_1_fu_491_p2[8:5]),
        .S({\inNeurons_reg_373_reg_n_23_[8] ,\inNeurons_reg_373_reg_n_23_[7] ,\inNeurons_reg_373_reg_n_23_[6] ,\inNeurons_reg_373_reg_n_23_[5] }));
  FDRE \inNeurons_1_reg_1290_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(inNeurons_1_fu_491_p2[9]),
        .Q(inNeurons_1_reg_1290[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \inNeurons_reg_373[15]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state10),
        .O(inNeurons_reg_373));
  FDRE \inNeurons_reg_373_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(inNeurons_1_reg_1290[0]),
        .Q(\inNeurons_reg_373_reg_n_23_[0] ),
        .R(inNeurons_reg_373));
  FDRE \inNeurons_reg_373_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(inNeurons_1_reg_1290[10]),
        .Q(\inNeurons_reg_373_reg_n_23_[10] ),
        .R(inNeurons_reg_373));
  FDRE \inNeurons_reg_373_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(inNeurons_1_reg_1290[11]),
        .Q(\inNeurons_reg_373_reg_n_23_[11] ),
        .R(inNeurons_reg_373));
  FDRE \inNeurons_reg_373_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(inNeurons_1_reg_1290[12]),
        .Q(\inNeurons_reg_373_reg_n_23_[12] ),
        .R(inNeurons_reg_373));
  FDRE \inNeurons_reg_373_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(inNeurons_1_reg_1290[13]),
        .Q(\inNeurons_reg_373_reg_n_23_[13] ),
        .R(inNeurons_reg_373));
  FDRE \inNeurons_reg_373_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(inNeurons_1_reg_1290[14]),
        .Q(\inNeurons_reg_373_reg_n_23_[14] ),
        .R(inNeurons_reg_373));
  FDRE \inNeurons_reg_373_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(inNeurons_1_reg_1290[15]),
        .Q(\inNeurons_reg_373_reg_n_23_[15] ),
        .R(inNeurons_reg_373));
  FDRE \inNeurons_reg_373_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(inNeurons_1_reg_1290[1]),
        .Q(\inNeurons_reg_373_reg_n_23_[1] ),
        .R(inNeurons_reg_373));
  FDRE \inNeurons_reg_373_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(inNeurons_1_reg_1290[2]),
        .Q(\inNeurons_reg_373_reg_n_23_[2] ),
        .R(inNeurons_reg_373));
  FDRE \inNeurons_reg_373_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(inNeurons_1_reg_1290[3]),
        .Q(\inNeurons_reg_373_reg_n_23_[3] ),
        .R(inNeurons_reg_373));
  FDRE \inNeurons_reg_373_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(inNeurons_1_reg_1290[4]),
        .Q(\inNeurons_reg_373_reg_n_23_[4] ),
        .R(inNeurons_reg_373));
  FDRE \inNeurons_reg_373_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(inNeurons_1_reg_1290[5]),
        .Q(\inNeurons_reg_373_reg_n_23_[5] ),
        .R(inNeurons_reg_373));
  FDRE \inNeurons_reg_373_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(inNeurons_1_reg_1290[6]),
        .Q(\inNeurons_reg_373_reg_n_23_[6] ),
        .R(inNeurons_reg_373));
  FDRE \inNeurons_reg_373_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(inNeurons_1_reg_1290[7]),
        .Q(\inNeurons_reg_373_reg_n_23_[7] ),
        .R(inNeurons_reg_373));
  FDRE \inNeurons_reg_373_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(inNeurons_1_reg_1290[8]),
        .Q(\inNeurons_reg_373_reg_n_23_[8] ),
        .R(inNeurons_reg_373));
  FDRE \inNeurons_reg_373_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(inNeurons_1_reg_1290[9]),
        .Q(\inNeurons_reg_373_reg_n_23_[9] ),
        .R(inNeurons_reg_373));
  FDRE \lhs_reg_384_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(control_s_axi_U_n_92),
        .Q(lhs_reg_384[0]),
        .R(1'b0));
  FDRE \lhs_reg_384_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(control_s_axi_U_n_82),
        .Q(lhs_reg_384[10]),
        .R(1'b0));
  FDRE \lhs_reg_384_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(control_s_axi_U_n_81),
        .Q(lhs_reg_384[11]),
        .R(1'b0));
  FDRE \lhs_reg_384_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(control_s_axi_U_n_80),
        .Q(lhs_reg_384[12]),
        .R(1'b0));
  FDRE \lhs_reg_384_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(control_s_axi_U_n_79),
        .Q(lhs_reg_384[13]),
        .R(1'b0));
  FDRE \lhs_reg_384_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(control_s_axi_U_n_78),
        .Q(lhs_reg_384[14]),
        .R(1'b0));
  FDRE \lhs_reg_384_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(control_s_axi_U_n_77),
        .Q(lhs_reg_384[15]),
        .R(1'b0));
  FDRE \lhs_reg_384_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(control_s_axi_U_n_91),
        .Q(lhs_reg_384[1]),
        .R(1'b0));
  FDRE \lhs_reg_384_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(control_s_axi_U_n_90),
        .Q(lhs_reg_384[2]),
        .R(1'b0));
  FDRE \lhs_reg_384_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(control_s_axi_U_n_89),
        .Q(lhs_reg_384[3]),
        .R(1'b0));
  FDRE \lhs_reg_384_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(control_s_axi_U_n_88),
        .Q(lhs_reg_384[4]),
        .R(1'b0));
  FDRE \lhs_reg_384_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(control_s_axi_U_n_87),
        .Q(lhs_reg_384[5]),
        .R(1'b0));
  FDRE \lhs_reg_384_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(control_s_axi_U_n_86),
        .Q(lhs_reg_384[6]),
        .R(1'b0));
  FDRE \lhs_reg_384_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(control_s_axi_U_n_85),
        .Q(lhs_reg_384[7]),
        .R(1'b0));
  FDRE \lhs_reg_384_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(control_s_axi_U_n_84),
        .Q(lhs_reg_384[8]),
        .R(1'b0));
  FDRE \lhs_reg_384_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(control_s_axi_U_n_83),
        .Q(lhs_reg_384[9]),
        .R(1'b0));
  design_1_nnlayer_0_0_nnlayer_mac_muladd_16s_16s_24ns_24_4_1 mac_muladd_16s_16s_24ns_24_4_1_U7
       (.A(input_r_q0),
        .B(weights_q0),
        .D({control_s_axi_U_n_77,control_s_axi_U_n_78,control_s_axi_U_n_79,control_s_axi_U_n_80,control_s_axi_U_n_81,control_s_axi_U_n_82,control_s_axi_U_n_83,control_s_axi_U_n_84,control_s_axi_U_n_85,control_s_axi_U_n_86,control_s_axi_U_n_87,control_s_axi_U_n_88,control_s_axi_U_n_89,control_s_axi_U_n_90,control_s_axi_U_n_91,control_s_axi_U_n_92}),
        .E(ap_NS_fsm[5]),
        .P({mac_muladd_16s_16s_24ns_24_4_1_U7_n_23,mac_muladd_16s_16s_24ns_24_4_1_U7_n_24,mac_muladd_16s_16s_24ns_24_4_1_U7_n_25,mac_muladd_16s_16s_24ns_24_4_1_U7_n_26,mac_muladd_16s_16s_24ns_24_4_1_U7_n_27,mac_muladd_16s_16s_24ns_24_4_1_U7_n_28,mac_muladd_16s_16s_24ns_24_4_1_U7_n_29,mac_muladd_16s_16s_24ns_24_4_1_U7_n_30,mac_muladd_16s_16s_24ns_24_4_1_U7_n_31,mac_muladd_16s_16s_24ns_24_4_1_U7_n_32,mac_muladd_16s_16s_24ns_24_4_1_U7_n_33,mac_muladd_16s_16s_24ns_24_4_1_U7_n_34,mac_muladd_16s_16s_24ns_24_4_1_U7_n_35,mac_muladd_16s_16s_24ns_24_4_1_U7_n_36,mac_muladd_16s_16s_24ns_24_4_1_U7_n_37,mac_muladd_16s_16s_24ns_24_4_1_U7_n_38}),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state5}),
        .ap_clk(ap_clk));
  design_1_nnlayer_0_0_nnlayer_mul_24s_26ns_50_1_1 mul_24s_26ns_50_1_1_U1
       (.A({select_ln7_fu_722_p3,x_V_fu_703_p2}),
        .D(trunc_ln1201_fu_755_p1),
        .O(x_V_fu_703_p2__0),
        .Q(ap_CS_fsm_state18),
        .ap_clk(ap_clk),
        .sub_ln712_2_fu_716_p2(sub_ln712_2_fu_716_p2));
  design_1_nnlayer_0_0_nnlayer_mul_32ns_26ns_42_1_1 mul_32ns_26ns_42_1_1_U3
       (.ACOUT({mul_32ns_26ns_42_1_1_U3_n_88,mul_32ns_26ns_42_1_1_U3_n_89,mul_32ns_26ns_42_1_1_U3_n_90,mul_32ns_26ns_42_1_1_U3_n_91,mul_32ns_26ns_42_1_1_U3_n_92,mul_32ns_26ns_42_1_1_U3_n_93,mul_32ns_26ns_42_1_1_U3_n_94,mul_32ns_26ns_42_1_1_U3_n_95,mul_32ns_26ns_42_1_1_U3_n_96,mul_32ns_26ns_42_1_1_U3_n_97,mul_32ns_26ns_42_1_1_U3_n_98,mul_32ns_26ns_42_1_1_U3_n_99,mul_32ns_26ns_42_1_1_U3_n_100,mul_32ns_26ns_42_1_1_U3_n_101,mul_32ns_26ns_42_1_1_U3_n_102,mul_32ns_26ns_42_1_1_U3_n_103,mul_32ns_26ns_42_1_1_U3_n_104,mul_32ns_26ns_42_1_1_U3_n_105,mul_32ns_26ns_42_1_1_U3_n_106,mul_32ns_26ns_42_1_1_U3_n_107,mul_32ns_26ns_42_1_1_U3_n_108,mul_32ns_26ns_42_1_1_U3_n_109,mul_32ns_26ns_42_1_1_U3_n_110,mul_32ns_26ns_42_1_1_U3_n_111,mul_32ns_26ns_42_1_1_U3_n_112,mul_32ns_26ns_42_1_1_U3_n_113,mul_32ns_26ns_42_1_1_U3_n_114,mul_32ns_26ns_42_1_1_U3_n_115,mul_32ns_26ns_42_1_1_U3_n_116,mul_32ns_26ns_42_1_1_U3_n_117}),
        .B(dividend_tmp[16:0]),
        .D({mul_32ns_26ns_42_1_1_U3_n_23,mul_32ns_26ns_42_1_1_U3_n_24,mul_32ns_26ns_42_1_1_U3_n_25,mul_32ns_26ns_42_1_1_U3_n_26,mul_32ns_26ns_42_1_1_U3_n_27,mul_32ns_26ns_42_1_1_U3_n_28,mul_32ns_26ns_42_1_1_U3_n_29,mul_32ns_26ns_42_1_1_U3_n_30,mul_32ns_26ns_42_1_1_U3_n_31,mul_32ns_26ns_42_1_1_U3_n_32,mul_32ns_26ns_42_1_1_U3_n_33,mul_32ns_26ns_42_1_1_U3_n_34,mul_32ns_26ns_42_1_1_U3_n_35,mul_32ns_26ns_42_1_1_U3_n_36,mul_32ns_26ns_42_1_1_U3_n_37,mul_32ns_26ns_42_1_1_U3_n_38,mul_32ns_26ns_42_1_1_U3_n_39}),
        .P(mul_32ns_26ns_42_1_1_U3_n_118),
        .PCOUT({mul_32ns_26ns_42_1_1_U3_n_40,mul_32ns_26ns_42_1_1_U3_n_41,mul_32ns_26ns_42_1_1_U3_n_42,mul_32ns_26ns_42_1_1_U3_n_43,mul_32ns_26ns_42_1_1_U3_n_44,mul_32ns_26ns_42_1_1_U3_n_45,mul_32ns_26ns_42_1_1_U3_n_46,mul_32ns_26ns_42_1_1_U3_n_47,mul_32ns_26ns_42_1_1_U3_n_48,mul_32ns_26ns_42_1_1_U3_n_49,mul_32ns_26ns_42_1_1_U3_n_50,mul_32ns_26ns_42_1_1_U3_n_51,mul_32ns_26ns_42_1_1_U3_n_52,mul_32ns_26ns_42_1_1_U3_n_53,mul_32ns_26ns_42_1_1_U3_n_54,mul_32ns_26ns_42_1_1_U3_n_55,mul_32ns_26ns_42_1_1_U3_n_56,mul_32ns_26ns_42_1_1_U3_n_57,mul_32ns_26ns_42_1_1_U3_n_58,mul_32ns_26ns_42_1_1_U3_n_59,mul_32ns_26ns_42_1_1_U3_n_60,mul_32ns_26ns_42_1_1_U3_n_61,mul_32ns_26ns_42_1_1_U3_n_62,mul_32ns_26ns_42_1_1_U3_n_63,mul_32ns_26ns_42_1_1_U3_n_64,mul_32ns_26ns_42_1_1_U3_n_65,mul_32ns_26ns_42_1_1_U3_n_66,mul_32ns_26ns_42_1_1_U3_n_67,mul_32ns_26ns_42_1_1_U3_n_68,mul_32ns_26ns_42_1_1_U3_n_69,mul_32ns_26ns_42_1_1_U3_n_70,mul_32ns_26ns_42_1_1_U3_n_71,mul_32ns_26ns_42_1_1_U3_n_72,mul_32ns_26ns_42_1_1_U3_n_73,mul_32ns_26ns_42_1_1_U3_n_74,mul_32ns_26ns_42_1_1_U3_n_75,mul_32ns_26ns_42_1_1_U3_n_76,mul_32ns_26ns_42_1_1_U3_n_77,mul_32ns_26ns_42_1_1_U3_n_78,mul_32ns_26ns_42_1_1_U3_n_79,mul_32ns_26ns_42_1_1_U3_n_80,mul_32ns_26ns_42_1_1_U3_n_81,mul_32ns_26ns_42_1_1_U3_n_82,mul_32ns_26ns_42_1_1_U3_n_83,mul_32ns_26ns_42_1_1_U3_n_84,mul_32ns_26ns_42_1_1_U3_n_85,mul_32ns_26ns_42_1_1_U3_n_86,mul_32ns_26ns_42_1_1_U3_n_87}),
        .Q(ap_CS_fsm_state50),
        .S(\tmp_5_reg_1457_reg[16]__0_n_23 ),
        .ap_clk(ap_clk),
        .done0(done0),
        .dout__0_0({mul_32ns_26ns_42_1_1_U3_n_119,mul_32ns_26ns_42_1_1_U3_n_120,mul_32ns_26ns_42_1_1_U3_n_121,mul_32ns_26ns_42_1_1_U3_n_122,mul_32ns_26ns_42_1_1_U3_n_123,mul_32ns_26ns_42_1_1_U3_n_124,mul_32ns_26ns_42_1_1_U3_n_125,mul_32ns_26ns_42_1_1_U3_n_126,mul_32ns_26ns_42_1_1_U3_n_127,mul_32ns_26ns_42_1_1_U3_n_128,mul_32ns_26ns_42_1_1_U3_n_129,mul_32ns_26ns_42_1_1_U3_n_130,mul_32ns_26ns_42_1_1_U3_n_131,mul_32ns_26ns_42_1_1_U3_n_132,mul_32ns_26ns_42_1_1_U3_n_133,mul_32ns_26ns_42_1_1_U3_n_134,mul_32ns_26ns_42_1_1_U3_n_135,mul_32ns_26ns_42_1_1_U3_n_136,mul_32ns_26ns_42_1_1_U3_n_137,mul_32ns_26ns_42_1_1_U3_n_138,mul_32ns_26ns_42_1_1_U3_n_139,mul_32ns_26ns_42_1_1_U3_n_140,mul_32ns_26ns_42_1_1_U3_n_141,mul_32ns_26ns_42_1_1_U3_n_142,mul_32ns_26ns_42_1_1_U3_n_143,mul_32ns_26ns_42_1_1_U3_n_144,mul_32ns_26ns_42_1_1_U3_n_145,mul_32ns_26ns_42_1_1_U3_n_146,mul_32ns_26ns_42_1_1_U3_n_147,mul_32ns_26ns_42_1_1_U3_n_148,mul_32ns_26ns_42_1_1_U3_n_149,mul_32ns_26ns_42_1_1_U3_n_150,mul_32ns_26ns_42_1_1_U3_n_151,mul_32ns_26ns_42_1_1_U3_n_152,mul_32ns_26ns_42_1_1_U3_n_153,mul_32ns_26ns_42_1_1_U3_n_154,mul_32ns_26ns_42_1_1_U3_n_155,mul_32ns_26ns_42_1_1_U3_n_156,mul_32ns_26ns_42_1_1_U3_n_157,mul_32ns_26ns_42_1_1_U3_n_158,mul_32ns_26ns_42_1_1_U3_n_159,mul_32ns_26ns_42_1_1_U3_n_160,mul_32ns_26ns_42_1_1_U3_n_161,mul_32ns_26ns_42_1_1_U3_n_162,mul_32ns_26ns_42_1_1_U3_n_163,mul_32ns_26ns_42_1_1_U3_n_164,mul_32ns_26ns_42_1_1_U3_n_165,mul_32ns_26ns_42_1_1_U3_n_166}),
        .dout_carry__3_0({\tmp_5_reg_1457_reg_n_23_[16] ,\tmp_5_reg_1457_reg_n_23_[15] ,\tmp_5_reg_1457_reg_n_23_[14] ,\tmp_5_reg_1457_reg_n_23_[13] ,\tmp_5_reg_1457_reg_n_23_[12] ,\tmp_5_reg_1457_reg_n_23_[11] ,\tmp_5_reg_1457_reg_n_23_[10] ,\tmp_5_reg_1457_reg_n_23_[9] ,\tmp_5_reg_1457_reg_n_23_[8] ,\tmp_5_reg_1457_reg_n_23_[7] ,\tmp_5_reg_1457_reg_n_23_[6] ,\tmp_5_reg_1457_reg_n_23_[5] ,\tmp_5_reg_1457_reg_n_23_[4] ,\tmp_5_reg_1457_reg_n_23_[3] ,\tmp_5_reg_1457_reg_n_23_[2] ,\tmp_5_reg_1457_reg_n_23_[1] ,\tmp_5_reg_1457_reg_n_23_[0] }),
        .dout_carry__5_0({tmp_5_reg_1457_reg__0_n_104,tmp_5_reg_1457_reg__0_n_105,tmp_5_reg_1457_reg__0_n_106,tmp_5_reg_1457_reg__0_n_107,tmp_5_reg_1457_reg__0_n_108,tmp_5_reg_1457_reg__0_n_109,tmp_5_reg_1457_reg__0_n_110,tmp_5_reg_1457_reg__0_n_111,tmp_5_reg_1457_reg__0_n_112,tmp_5_reg_1457_reg__0_n_113,tmp_5_reg_1457_reg__0_n_114,tmp_5_reg_1457_reg__0_n_115,tmp_5_reg_1457_reg__0_n_116,tmp_5_reg_1457_reg__0_n_117,tmp_5_reg_1457_reg__0_n_118,tmp_5_reg_1457_reg__0_n_119,tmp_5_reg_1457_reg__0_n_120,tmp_5_reg_1457_reg__0_n_121,tmp_5_reg_1457_reg__0_n_122,tmp_5_reg_1457_reg__0_n_123,tmp_5_reg_1457_reg__0_n_124,tmp_5_reg_1457_reg__0_n_125,tmp_5_reg_1457_reg__0_n_126,tmp_5_reg_1457_reg__0_n_127,tmp_5_reg_1457_reg__0_n_128}),
        .dout_carry__5_1({tmp_5_reg_1457_reg_n_121,tmp_5_reg_1457_reg_n_122,tmp_5_reg_1457_reg_n_123,tmp_5_reg_1457_reg_n_124,tmp_5_reg_1457_reg_n_125,tmp_5_reg_1457_reg_n_126,tmp_5_reg_1457_reg_n_127,tmp_5_reg_1457_reg_n_128}),
        .icmp_ln1547_3_reg_1434(icmp_ln1547_3_reg_1434),
        .p_Result_s_reg_1422(p_Result_s_reg_1422),
        .\p_Result_s_reg_1422_reg[0] (mul_32ns_26ns_42_1_1_U3_n_193),
        .\p_Result_s_reg_1422_reg[5] (mul_32ns_26ns_42_1_1_U3_n_194),
        .\storemerge8_reg_395_reg[10] (\storemerge8_reg_395[10]_i_2_n_23 ),
        .\storemerge8_reg_395_reg[11] (\storemerge8_reg_395[11]_i_2_n_23 ),
        .\storemerge8_reg_395_reg[12] (\storemerge8_reg_395[12]_i_2_n_23 ),
        .\storemerge8_reg_395_reg[13] (\storemerge8_reg_395[13]_i_2_n_23 ),
        .\storemerge8_reg_395_reg[14] (\storemerge8_reg_395[14]_i_2_n_23 ),
        .\storemerge8_reg_395_reg[15] (\storemerge8_reg_395[15]_i_2_n_23 ),
        .\storemerge8_reg_395_reg[16] (\storemerge8_reg_395[16]_i_2_n_23 ),
        .\storemerge8_reg_395_reg[17] (\storemerge8_reg_395[17]_i_2_n_23 ),
        .\storemerge8_reg_395_reg[18] (\storemerge8_reg_395[18]_i_2_n_23 ),
        .\storemerge8_reg_395_reg[19] (\storemerge8_reg_395[19]_i_2_n_23 ),
        .\storemerge8_reg_395_reg[20] (\storemerge8_reg_395[20]_i_2_n_23 ),
        .\storemerge8_reg_395_reg[21] (\storemerge8_reg_395[21]_i_2_n_23 ),
        .\storemerge8_reg_395_reg[22] (\storemerge8_reg_395[22]_i_2_n_23 ),
        .\storemerge8_reg_395_reg[23] (\storemerge8_reg_395[23]_i_2_n_23 ),
        .\storemerge8_reg_395_reg[24] (\storemerge8_reg_395[24]_i_2_n_23 ),
        .\storemerge8_reg_395_reg[25] (\storemerge8_reg_395[26]_i_2_n_23 ),
        .\storemerge8_reg_395_reg[25]_0 (\storemerge8_reg_395[30]_i_4_n_23 ),
        .\storemerge8_reg_395_reg[25]_1 (\storemerge8_reg_395[25]_i_3_n_23 ),
        .\storemerge8_reg_395_reg[25]_2 (\storemerge8_reg_395[30]_i_2_n_23 ),
        .\storemerge8_reg_395_reg[25]_3 (\storemerge8_reg_395[25]_i_4_n_23 ),
        .\storemerge8_reg_395_reg[8] (\storemerge8_reg_395[8]_i_2_n_23 ),
        .\storemerge8_reg_395_reg[8]_0 (tmp_V_1_reg_1429[0]),
        .\storemerge8_reg_395_reg[9] (\storemerge8_reg_395[9]_i_2_n_23 ),
        .\storemerge8_reg_395_reg[9]_0 (\storemerge8_reg_395[9]_i_3_n_23 ),
        .tmp_4_reg_1438(tmp_4_reg_1438),
        .\tmp_V_1_reg_1429_reg[7] (p_1_in[25:0]));
  FDRE \mul_i_reg_1282_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_mul_14s_14s_14_4_1_U6_n_36),
        .Q(mul_i_reg_1282[0]),
        .R(1'b0));
  FDRE \mul_i_reg_1282_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_mul_14s_14s_14_4_1_U6_n_26),
        .Q(mul_i_reg_1282[10]),
        .R(1'b0));
  FDRE \mul_i_reg_1282_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_mul_14s_14s_14_4_1_U6_n_25),
        .Q(mul_i_reg_1282[11]),
        .R(1'b0));
  FDRE \mul_i_reg_1282_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_mul_14s_14s_14_4_1_U6_n_24),
        .Q(mul_i_reg_1282[12]),
        .R(1'b0));
  FDRE \mul_i_reg_1282_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_mul_14s_14s_14_4_1_U6_n_23),
        .Q(mul_i_reg_1282[13]),
        .R(1'b0));
  FDRE \mul_i_reg_1282_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_mul_14s_14s_14_4_1_U6_n_35),
        .Q(mul_i_reg_1282[1]),
        .R(1'b0));
  FDRE \mul_i_reg_1282_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_mul_14s_14s_14_4_1_U6_n_34),
        .Q(mul_i_reg_1282[2]),
        .R(1'b0));
  FDRE \mul_i_reg_1282_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_mul_14s_14s_14_4_1_U6_n_33),
        .Q(mul_i_reg_1282[3]),
        .R(1'b0));
  FDRE \mul_i_reg_1282_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_mul_14s_14s_14_4_1_U6_n_32),
        .Q(mul_i_reg_1282[4]),
        .R(1'b0));
  FDRE \mul_i_reg_1282_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_mul_14s_14s_14_4_1_U6_n_31),
        .Q(mul_i_reg_1282[5]),
        .R(1'b0));
  FDRE \mul_i_reg_1282_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_mul_14s_14s_14_4_1_U6_n_30),
        .Q(mul_i_reg_1282[6]),
        .R(1'b0));
  FDRE \mul_i_reg_1282_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_mul_14s_14s_14_4_1_U6_n_29),
        .Q(mul_i_reg_1282[7]),
        .R(1'b0));
  FDRE \mul_i_reg_1282_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_mul_14s_14s_14_4_1_U6_n_28),
        .Q(mul_i_reg_1282[8]),
        .R(1'b0));
  FDRE \mul_i_reg_1282_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_mul_14s_14s_14_4_1_U6_n_27),
        .Q(mul_i_reg_1282[9]),
        .R(1'b0));
  design_1_nnlayer_0_0_nnlayer_mul_mul_14s_14s_14_4_1 mul_mul_14s_14s_14_4_1_U6
       (.D({mul_mul_14s_14s_14_4_1_U6_n_23,mul_mul_14s_14s_14_4_1_U6_n_24,mul_mul_14s_14s_14_4_1_U6_n_25,mul_mul_14s_14s_14_4_1_U6_n_26,mul_mul_14s_14s_14_4_1_U6_n_27,mul_mul_14s_14s_14_4_1_U6_n_28,mul_mul_14s_14s_14_4_1_U6_n_29,mul_mul_14s_14s_14_4_1_U6_n_30,mul_mul_14s_14s_14_4_1_U6_n_31,mul_mul_14s_14s_14_4_1_U6_n_32,mul_mul_14s_14s_14_4_1_U6_n_33,mul_mul_14s_14s_14_4_1_U6_n_34,mul_mul_14s_14s_14_4_1_U6_n_35,mul_mul_14s_14s_14_4_1_U6_n_36}),
        .Q(ap_CS_fsm_state1),
        .ap_clk(ap_clk),
        .p_reg_reg(numOfInNeurons[13:0]),
        .p_reg_reg_0({\outNeurons_fu_158_reg_n_23_[13] ,\outNeurons_fu_158_reg_n_23_[12] ,\outNeurons_fu_158_reg_n_23_[11] ,\outNeurons_fu_158_reg_n_23_[10] ,\outNeurons_fu_158_reg_n_23_[9] ,\outNeurons_fu_158_reg_n_23_[8] ,\outNeurons_fu_158_reg_n_23_[7] ,grp_fu_1166_p0}));
  FDRE \numOfInNeurons_read_reg_1202_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfInNeurons[0]),
        .Q(numOfInNeurons_read_reg_1202[0]),
        .R(1'b0));
  FDRE \numOfInNeurons_read_reg_1202_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfInNeurons[10]),
        .Q(numOfInNeurons_read_reg_1202[10]),
        .R(1'b0));
  FDRE \numOfInNeurons_read_reg_1202_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfInNeurons[11]),
        .Q(numOfInNeurons_read_reg_1202[11]),
        .R(1'b0));
  FDRE \numOfInNeurons_read_reg_1202_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfInNeurons[12]),
        .Q(numOfInNeurons_read_reg_1202[12]),
        .R(1'b0));
  FDRE \numOfInNeurons_read_reg_1202_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfInNeurons[13]),
        .Q(numOfInNeurons_read_reg_1202[13]),
        .R(1'b0));
  FDRE \numOfInNeurons_read_reg_1202_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfInNeurons[14]),
        .Q(numOfInNeurons_read_reg_1202[14]),
        .R(1'b0));
  FDRE \numOfInNeurons_read_reg_1202_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfInNeurons[15]),
        .Q(numOfInNeurons_read_reg_1202[15]),
        .R(1'b0));
  FDRE \numOfInNeurons_read_reg_1202_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfInNeurons[1]),
        .Q(numOfInNeurons_read_reg_1202[1]),
        .R(1'b0));
  FDRE \numOfInNeurons_read_reg_1202_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfInNeurons[2]),
        .Q(numOfInNeurons_read_reg_1202[2]),
        .R(1'b0));
  FDRE \numOfInNeurons_read_reg_1202_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfInNeurons[3]),
        .Q(numOfInNeurons_read_reg_1202[3]),
        .R(1'b0));
  FDRE \numOfInNeurons_read_reg_1202_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfInNeurons[4]),
        .Q(numOfInNeurons_read_reg_1202[4]),
        .R(1'b0));
  FDRE \numOfInNeurons_read_reg_1202_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfInNeurons[5]),
        .Q(numOfInNeurons_read_reg_1202[5]),
        .R(1'b0));
  FDRE \numOfInNeurons_read_reg_1202_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfInNeurons[6]),
        .Q(numOfInNeurons_read_reg_1202[6]),
        .R(1'b0));
  FDRE \numOfInNeurons_read_reg_1202_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfInNeurons[7]),
        .Q(numOfInNeurons_read_reg_1202[7]),
        .R(1'b0));
  FDRE \numOfInNeurons_read_reg_1202_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfInNeurons[8]),
        .Q(numOfInNeurons_read_reg_1202[8]),
        .R(1'b0));
  FDRE \numOfInNeurons_read_reg_1202_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfInNeurons[9]),
        .Q(numOfInNeurons_read_reg_1202[9]),
        .R(1'b0));
  FDRE \numOfOutputNeurons_read_reg_1191_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfOutputNeurons[0]),
        .Q(numOfOutputNeurons_read_reg_1191[0]),
        .R(1'b0));
  FDRE \numOfOutputNeurons_read_reg_1191_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfOutputNeurons[10]),
        .Q(numOfOutputNeurons_read_reg_1191[10]),
        .R(1'b0));
  FDRE \numOfOutputNeurons_read_reg_1191_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfOutputNeurons[11]),
        .Q(numOfOutputNeurons_read_reg_1191[11]),
        .R(1'b0));
  FDRE \numOfOutputNeurons_read_reg_1191_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfOutputNeurons[12]),
        .Q(numOfOutputNeurons_read_reg_1191[12]),
        .R(1'b0));
  FDRE \numOfOutputNeurons_read_reg_1191_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfOutputNeurons[13]),
        .Q(numOfOutputNeurons_read_reg_1191[13]),
        .R(1'b0));
  FDRE \numOfOutputNeurons_read_reg_1191_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfOutputNeurons[14]),
        .Q(numOfOutputNeurons_read_reg_1191[14]),
        .R(1'b0));
  FDRE \numOfOutputNeurons_read_reg_1191_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfOutputNeurons[15]),
        .Q(numOfOutputNeurons_read_reg_1191[15]),
        .R(1'b0));
  FDRE \numOfOutputNeurons_read_reg_1191_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfOutputNeurons[1]),
        .Q(numOfOutputNeurons_read_reg_1191[1]),
        .R(1'b0));
  FDRE \numOfOutputNeurons_read_reg_1191_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfOutputNeurons[2]),
        .Q(numOfOutputNeurons_read_reg_1191[2]),
        .R(1'b0));
  FDRE \numOfOutputNeurons_read_reg_1191_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfOutputNeurons[3]),
        .Q(numOfOutputNeurons_read_reg_1191[3]),
        .R(1'b0));
  FDRE \numOfOutputNeurons_read_reg_1191_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfOutputNeurons[4]),
        .Q(numOfOutputNeurons_read_reg_1191[4]),
        .R(1'b0));
  FDRE \numOfOutputNeurons_read_reg_1191_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfOutputNeurons[5]),
        .Q(numOfOutputNeurons_read_reg_1191[5]),
        .R(1'b0));
  FDRE \numOfOutputNeurons_read_reg_1191_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfOutputNeurons[6]),
        .Q(numOfOutputNeurons_read_reg_1191[6]),
        .R(1'b0));
  FDRE \numOfOutputNeurons_read_reg_1191_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfOutputNeurons[7]),
        .Q(numOfOutputNeurons_read_reg_1191[7]),
        .R(1'b0));
  FDRE \numOfOutputNeurons_read_reg_1191_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfOutputNeurons[8]),
        .Q(numOfOutputNeurons_read_reg_1191[8]),
        .R(1'b0));
  FDRE \numOfOutputNeurons_read_reg_1191_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(numOfOutputNeurons[9]),
        .Q(numOfOutputNeurons_read_reg_1191[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \outNeurons_2_reg_1227[0]_i_1 
       (.I0(grp_fu_1166_p0[0]),
        .O(outNeurons_2_fu_446_p2[0]));
  FDRE \outNeurons_2_reg_1227_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(outNeurons_2_fu_446_p2[0]),
        .Q(outNeurons_2_reg_1227[0]),
        .R(1'b0));
  FDRE \outNeurons_2_reg_1227_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(outNeurons_2_fu_446_p2[10]),
        .Q(outNeurons_2_reg_1227[10]),
        .R(1'b0));
  FDRE \outNeurons_2_reg_1227_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(outNeurons_2_fu_446_p2[11]),
        .Q(outNeurons_2_reg_1227[11]),
        .R(1'b0));
  FDRE \outNeurons_2_reg_1227_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(outNeurons_2_fu_446_p2[12]),
        .Q(outNeurons_2_reg_1227[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \outNeurons_2_reg_1227_reg[12]_i_1 
       (.CI(\outNeurons_2_reg_1227_reg[8]_i_1_n_23 ),
        .CO({\outNeurons_2_reg_1227_reg[12]_i_1_n_23 ,\outNeurons_2_reg_1227_reg[12]_i_1_n_24 ,\outNeurons_2_reg_1227_reg[12]_i_1_n_25 ,\outNeurons_2_reg_1227_reg[12]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(outNeurons_2_fu_446_p2[12:9]),
        .S({\outNeurons_fu_158_reg_n_23_[12] ,\outNeurons_fu_158_reg_n_23_[11] ,\outNeurons_fu_158_reg_n_23_[10] ,\outNeurons_fu_158_reg_n_23_[9] }));
  FDRE \outNeurons_2_reg_1227_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(outNeurons_2_fu_446_p2[13]),
        .Q(outNeurons_2_reg_1227[13]),
        .R(1'b0));
  FDRE \outNeurons_2_reg_1227_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(outNeurons_2_fu_446_p2[14]),
        .Q(outNeurons_2_reg_1227[14]),
        .R(1'b0));
  FDRE \outNeurons_2_reg_1227_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(outNeurons_2_fu_446_p2[15]),
        .Q(outNeurons_2_reg_1227[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \outNeurons_2_reg_1227_reg[15]_i_1 
       (.CI(\outNeurons_2_reg_1227_reg[12]_i_1_n_23 ),
        .CO({\NLW_outNeurons_2_reg_1227_reg[15]_i_1_CO_UNCONNECTED [3:2],\outNeurons_2_reg_1227_reg[15]_i_1_n_25 ,\outNeurons_2_reg_1227_reg[15]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_outNeurons_2_reg_1227_reg[15]_i_1_O_UNCONNECTED [3],outNeurons_2_fu_446_p2[15:13]}),
        .S({1'b0,\outNeurons_fu_158_reg_n_23_[15] ,\outNeurons_fu_158_reg_n_23_[14] ,\outNeurons_fu_158_reg_n_23_[13] }));
  FDRE \outNeurons_2_reg_1227_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(outNeurons_2_fu_446_p2[1]),
        .Q(outNeurons_2_reg_1227[1]),
        .R(1'b0));
  FDRE \outNeurons_2_reg_1227_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(outNeurons_2_fu_446_p2[2]),
        .Q(outNeurons_2_reg_1227[2]),
        .R(1'b0));
  FDRE \outNeurons_2_reg_1227_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(outNeurons_2_fu_446_p2[3]),
        .Q(outNeurons_2_reg_1227[3]),
        .R(1'b0));
  FDRE \outNeurons_2_reg_1227_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(outNeurons_2_fu_446_p2[4]),
        .Q(outNeurons_2_reg_1227[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \outNeurons_2_reg_1227_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\outNeurons_2_reg_1227_reg[4]_i_1_n_23 ,\outNeurons_2_reg_1227_reg[4]_i_1_n_24 ,\outNeurons_2_reg_1227_reg[4]_i_1_n_25 ,\outNeurons_2_reg_1227_reg[4]_i_1_n_26 }),
        .CYINIT(grp_fu_1166_p0[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(outNeurons_2_fu_446_p2[4:1]),
        .S(grp_fu_1166_p0[4:1]));
  FDRE \outNeurons_2_reg_1227_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(outNeurons_2_fu_446_p2[5]),
        .Q(outNeurons_2_reg_1227[5]),
        .R(1'b0));
  FDRE \outNeurons_2_reg_1227_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(outNeurons_2_fu_446_p2[6]),
        .Q(outNeurons_2_reg_1227[6]),
        .R(1'b0));
  FDRE \outNeurons_2_reg_1227_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(outNeurons_2_fu_446_p2[7]),
        .Q(outNeurons_2_reg_1227[7]),
        .R(1'b0));
  FDRE \outNeurons_2_reg_1227_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(outNeurons_2_fu_446_p2[8]),
        .Q(outNeurons_2_reg_1227[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \outNeurons_2_reg_1227_reg[8]_i_1 
       (.CI(\outNeurons_2_reg_1227_reg[4]_i_1_n_23 ),
        .CO({\outNeurons_2_reg_1227_reg[8]_i_1_n_23 ,\outNeurons_2_reg_1227_reg[8]_i_1_n_24 ,\outNeurons_2_reg_1227_reg[8]_i_1_n_25 ,\outNeurons_2_reg_1227_reg[8]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(outNeurons_2_fu_446_p2[8:5]),
        .S({\outNeurons_fu_158_reg_n_23_[8] ,\outNeurons_fu_158_reg_n_23_[7] ,grp_fu_1166_p0[6:5]}));
  FDRE \outNeurons_2_reg_1227_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(outNeurons_2_fu_446_p2[9]),
        .Q(outNeurons_2_reg_1227[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \outNeurons_fu_158[15]_i_2 
       (.I0(ap_CS_fsm_state6),
        .I1(icmp_ln91_fu_486_p2),
        .O(we0118_out));
  FDRE \outNeurons_fu_158_reg[0] 
       (.C(ap_clk),
        .CE(we0118_out),
        .D(outNeurons_2_reg_1227[0]),
        .Q(grp_fu_1166_p0[0]),
        .R(ap_NS_fsm117_out));
  FDRE \outNeurons_fu_158_reg[10] 
       (.C(ap_clk),
        .CE(we0118_out),
        .D(outNeurons_2_reg_1227[10]),
        .Q(\outNeurons_fu_158_reg_n_23_[10] ),
        .R(ap_NS_fsm117_out));
  FDRE \outNeurons_fu_158_reg[11] 
       (.C(ap_clk),
        .CE(we0118_out),
        .D(outNeurons_2_reg_1227[11]),
        .Q(\outNeurons_fu_158_reg_n_23_[11] ),
        .R(ap_NS_fsm117_out));
  FDRE \outNeurons_fu_158_reg[12] 
       (.C(ap_clk),
        .CE(we0118_out),
        .D(outNeurons_2_reg_1227[12]),
        .Q(\outNeurons_fu_158_reg_n_23_[12] ),
        .R(ap_NS_fsm117_out));
  FDRE \outNeurons_fu_158_reg[13] 
       (.C(ap_clk),
        .CE(we0118_out),
        .D(outNeurons_2_reg_1227[13]),
        .Q(\outNeurons_fu_158_reg_n_23_[13] ),
        .R(ap_NS_fsm117_out));
  FDRE \outNeurons_fu_158_reg[14] 
       (.C(ap_clk),
        .CE(we0118_out),
        .D(outNeurons_2_reg_1227[14]),
        .Q(\outNeurons_fu_158_reg_n_23_[14] ),
        .R(ap_NS_fsm117_out));
  FDRE \outNeurons_fu_158_reg[15] 
       (.C(ap_clk),
        .CE(we0118_out),
        .D(outNeurons_2_reg_1227[15]),
        .Q(\outNeurons_fu_158_reg_n_23_[15] ),
        .R(ap_NS_fsm117_out));
  FDRE \outNeurons_fu_158_reg[1] 
       (.C(ap_clk),
        .CE(we0118_out),
        .D(outNeurons_2_reg_1227[1]),
        .Q(grp_fu_1166_p0[1]),
        .R(ap_NS_fsm117_out));
  FDRE \outNeurons_fu_158_reg[2] 
       (.C(ap_clk),
        .CE(we0118_out),
        .D(outNeurons_2_reg_1227[2]),
        .Q(grp_fu_1166_p0[2]),
        .R(ap_NS_fsm117_out));
  FDRE \outNeurons_fu_158_reg[3] 
       (.C(ap_clk),
        .CE(we0118_out),
        .D(outNeurons_2_reg_1227[3]),
        .Q(grp_fu_1166_p0[3]),
        .R(ap_NS_fsm117_out));
  FDRE \outNeurons_fu_158_reg[4] 
       (.C(ap_clk),
        .CE(we0118_out),
        .D(outNeurons_2_reg_1227[4]),
        .Q(grp_fu_1166_p0[4]),
        .R(ap_NS_fsm117_out));
  FDRE \outNeurons_fu_158_reg[5] 
       (.C(ap_clk),
        .CE(we0118_out),
        .D(outNeurons_2_reg_1227[5]),
        .Q(grp_fu_1166_p0[5]),
        .R(ap_NS_fsm117_out));
  FDRE \outNeurons_fu_158_reg[6] 
       (.C(ap_clk),
        .CE(we0118_out),
        .D(outNeurons_2_reg_1227[6]),
        .Q(grp_fu_1166_p0[6]),
        .R(ap_NS_fsm117_out));
  FDRE \outNeurons_fu_158_reg[7] 
       (.C(ap_clk),
        .CE(we0118_out),
        .D(outNeurons_2_reg_1227[7]),
        .Q(\outNeurons_fu_158_reg_n_23_[7] ),
        .R(ap_NS_fsm117_out));
  FDRE \outNeurons_fu_158_reg[8] 
       (.C(ap_clk),
        .CE(we0118_out),
        .D(outNeurons_2_reg_1227[8]),
        .Q(\outNeurons_fu_158_reg_n_23_[8] ),
        .R(ap_NS_fsm117_out));
  FDRE \outNeurons_fu_158_reg[9] 
       (.C(ap_clk),
        .CE(we0118_out),
        .D(outNeurons_2_reg_1227[9]),
        .Q(\outNeurons_fu_158_reg_n_23_[9] ),
        .R(ap_NS_fsm117_out));
  design_1_nnlayer_0_0_nnlayer_output_V_RAM_AUTO_1R1W output_V_U
       (.A({select_ln7_fu_722_p3,x_V_fu_703_p2}),
        .CO(icmp_ln1548_fu_697_p2),
        .D(output_V_addr_5_reg_1370),
        .DI({\icmp_ln1548_reg_1386[0]_i_5_n_23 ,\icmp_ln1548_reg_1386[0]_i_6_n_23 }),
        .DIADI(output_r_d0),
        .DIBDI(\int_output_r/p_1_in ),
        .DOADO(output_V_q0),
        .O(ret_V_4_fu_692_p2),
        .Q({ap_CS_fsm_state149,ap_CS_fsm_state148,ap_CS_fsm_state147,ap_CS_fsm_state146,ap_CS_fsm_state145,ap_CS_fsm_state115,ap_CS_fsm_state17,ap_CS_fsm_state16,ap_CS_fsm_state14,ap_CS_fsm_state11,ap_CS_fsm_state6}),
        .S(dout_i_35_n_23),
        .ap_clk(ap_clk),
        .dout(grp_fu_987_p2),
        .dout__0({dout_i_32_n_23,dout_i_33_n_23,dout_i_34_n_23}),
        .dout_i_17_0({\rhs_2_reg_1333_reg_n_23_[15] ,\rhs_2_reg_1333_reg_n_23_[14] ,\rhs_2_reg_1333_reg_n_23_[13] ,\rhs_2_reg_1333_reg_n_23_[12] ,\rhs_2_reg_1333_reg_n_23_[11] ,\rhs_2_reg_1333_reg_n_23_[10] ,\rhs_2_reg_1333_reg_n_23_[9] ,\rhs_2_reg_1333_reg_n_23_[8] }),
        .dout_i_34(sub_ln712_2_fu_716_p2),
        .i_2_fu_178_reg(i_2_fu_178_reg),
        .i_4_fu_174_reg(i_4_fu_174_reg),
        .i_6_fu_170_reg(i_6_fu_170_reg[6:0]),
        .i_fu_182_reg(i_fu_182_reg),
        .icmp_ln1548_reg_1386(icmp_ln1548_reg_1386),
        .\icmp_ln1548_reg_1386_reg[0]_i_2_0 ({\icmp_ln1548_reg_1386[0]_i_9_n_23 ,\icmp_ln1548_reg_1386[0]_i_10_n_23 }),
        .mem_reg(udiv_56ns_64ns_16_60_seq_1_U4_n_46),
        .mem_reg_0(udiv_56ns_64ns_16_60_seq_1_U4_n_45),
        .mem_reg_1(udiv_56ns_64ns_16_60_seq_1_U4_n_44),
        .mem_reg_2(udiv_56ns_64ns_16_60_seq_1_U4_n_43),
        .mem_reg_3(udiv_56ns_64ns_16_60_seq_1_U4_n_42),
        .mem_reg_4(udiv_56ns_64ns_16_60_seq_1_U4_n_41),
        .mem_reg_5(udiv_56ns_64ns_16_60_seq_1_U4_n_25),
        .mem_reg_6(control_s_axi_U_n_76),
        .mem_reg_7(trunc_ln717_1_reg_1523[15:1]),
        .mem_reg_8(udiv_56ns_64ns_16_60_seq_1_U4_n_47),
        .\numOfInNeurons_read_reg_1202_reg[15] (icmp_ln91_fu_486_p2),
        .p_2_out(p_2_out),
        .ram_reg_0(x_V_fu_703_p2__0),
        .ram_reg_1(x_V_4_fu_1036_p3__0),
        .ram_reg_2(lhs_reg_384),
        .ram_reg_i_28_0(output_V_addr_reg_1272),
        .ram_reg_i_28_1({\i_7_fu_190_reg_n_23_[6] ,\i_7_fu_190_reg_n_23_[5] ,\i_7_fu_190_reg_n_23_[4] ,\i_7_fu_190_reg_n_23_[3] ,\i_7_fu_190_reg_n_23_[2] ,\i_7_fu_190_reg_n_23_[1] ,\i_7_fu_190_reg_n_23_[0] }),
        .ram_reg_i_35__0_0({\inNeurons_reg_373_reg_n_23_[15] ,\inNeurons_reg_373_reg_n_23_[14] ,\inNeurons_reg_373_reg_n_23_[13] ,\inNeurons_reg_373_reg_n_23_[12] ,\inNeurons_reg_373_reg_n_23_[11] ,\inNeurons_reg_373_reg_n_23_[10] ,\inNeurons_reg_373_reg_n_23_[9] ,\inNeurons_reg_373_reg_n_23_[8] ,\inNeurons_reg_373_reg_n_23_[7] ,\inNeurons_reg_373_reg_n_23_[6] ,\inNeurons_reg_373_reg_n_23_[5] ,\inNeurons_reg_373_reg_n_23_[4] ,\inNeurons_reg_373_reg_n_23_[3] ,\inNeurons_reg_373_reg_n_23_[2] ,\inNeurons_reg_373_reg_n_23_[1] ,\inNeurons_reg_373_reg_n_23_[0] }),
        .ram_reg_i_35__0_1(numOfInNeurons_read_reg_1202),
        .\ret_V_1_reg_1508_reg[16] (\ret_V_1_reg_1508_reg[14]_i_1_n_23 ),
        .\ret_V_1_reg_1508_reg[16]_i_2_0 ({ret_V_1_fu_1048_p2[16:15],x_V_4_fu_1036_p3}));
  FDRE \output_V_addr_5_reg_1370_reg[0] 
       (.C(ap_clk),
        .CE(output_V_addr_5_reg_13700),
        .D(\i_7_fu_190_reg_n_23_[0] ),
        .Q(output_V_addr_5_reg_1370[0]),
        .R(1'b0));
  FDRE \output_V_addr_5_reg_1370_reg[1] 
       (.C(ap_clk),
        .CE(output_V_addr_5_reg_13700),
        .D(\i_7_fu_190_reg_n_23_[1] ),
        .Q(output_V_addr_5_reg_1370[1]),
        .R(1'b0));
  FDRE \output_V_addr_5_reg_1370_reg[2] 
       (.C(ap_clk),
        .CE(output_V_addr_5_reg_13700),
        .D(\i_7_fu_190_reg_n_23_[2] ),
        .Q(output_V_addr_5_reg_1370[2]),
        .R(1'b0));
  FDRE \output_V_addr_5_reg_1370_reg[3] 
       (.C(ap_clk),
        .CE(output_V_addr_5_reg_13700),
        .D(\i_7_fu_190_reg_n_23_[3] ),
        .Q(output_V_addr_5_reg_1370[3]),
        .R(1'b0));
  FDRE \output_V_addr_5_reg_1370_reg[4] 
       (.C(ap_clk),
        .CE(output_V_addr_5_reg_13700),
        .D(\i_7_fu_190_reg_n_23_[4] ),
        .Q(output_V_addr_5_reg_1370[4]),
        .R(1'b0));
  FDRE \output_V_addr_5_reg_1370_reg[5] 
       (.C(ap_clk),
        .CE(output_V_addr_5_reg_13700),
        .D(\i_7_fu_190_reg_n_23_[5] ),
        .Q(output_V_addr_5_reg_1370[5]),
        .R(1'b0));
  FDRE \output_V_addr_5_reg_1370_reg[6] 
       (.C(ap_clk),
        .CE(output_V_addr_5_reg_13700),
        .D(\i_7_fu_190_reg_n_23_[6] ),
        .Q(output_V_addr_5_reg_1370[6]),
        .R(1'b0));
  FDRE \output_V_addr_reg_1272_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_1166_p0[0]),
        .Q(output_V_addr_reg_1272[0]),
        .R(1'b0));
  FDRE \output_V_addr_reg_1272_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_1166_p0[1]),
        .Q(output_V_addr_reg_1272[1]),
        .R(1'b0));
  FDRE \output_V_addr_reg_1272_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_1166_p0[2]),
        .Q(output_V_addr_reg_1272[2]),
        .R(1'b0));
  FDRE \output_V_addr_reg_1272_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_1166_p0[3]),
        .Q(output_V_addr_reg_1272[3]),
        .R(1'b0));
  FDRE \output_V_addr_reg_1272_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_1166_p0[4]),
        .Q(output_V_addr_reg_1272[4]),
        .R(1'b0));
  FDRE \output_V_addr_reg_1272_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_1166_p0[5]),
        .Q(output_V_addr_reg_1272[5]),
        .R(1'b0));
  FDRE \output_V_addr_reg_1272_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_fu_1166_p0[6]),
        .Q(output_V_addr_reg_1272[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_s_reg_1422[0]_i_1 
       (.I0(sub_ln1201_1_fu_790_p2[8]),
        .I1(tmp_3_reg_1400),
        .I2(tmp_2_cast_reg_1411[8]),
        .O(fixed_V_fu_796_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_s_reg_1422[1]_i_1 
       (.I0(sub_ln1201_1_fu_790_p2[9]),
        .I1(tmp_3_reg_1400),
        .I2(tmp_2_cast_reg_1411[9]),
        .O(fixed_V_fu_796_p3[9]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_s_reg_1422[2]_i_1 
       (.I0(sub_ln1201_1_fu_790_p2[10]),
        .I1(tmp_3_reg_1400),
        .I2(tmp_2_cast_reg_1411[10]),
        .O(fixed_V_fu_796_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_s_reg_1422[3]_i_1 
       (.I0(sub_ln1201_1_fu_790_p2[11]),
        .I1(tmp_3_reg_1400),
        .I2(tmp_2_cast_reg_1411[11]),
        .O(fixed_V_fu_796_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_s_reg_1422[4]_i_1 
       (.I0(sub_ln1201_1_fu_790_p2[12]),
        .I1(tmp_3_reg_1400),
        .I2(tmp_2_cast_reg_1411[12]),
        .O(fixed_V_fu_796_p3[12]));
  LUT3 #(
    .INIT(8'h35)) 
    \p_Result_s_reg_1422[4]_i_3 
       (.I0(tmp_2_cast_reg_1411[12]),
        .I1(sub_ln1201_fu_769_p2[44]),
        .I2(tmp_3_reg_1400),
        .O(\p_Result_s_reg_1422[4]_i_3_n_23 ));
  LUT3 #(
    .INIT(8'h35)) 
    \p_Result_s_reg_1422[4]_i_4 
       (.I0(tmp_2_cast_reg_1411[11]),
        .I1(sub_ln1201_fu_769_p2[43]),
        .I2(tmp_3_reg_1400),
        .O(\p_Result_s_reg_1422[4]_i_4_n_23 ));
  LUT3 #(
    .INIT(8'h35)) 
    \p_Result_s_reg_1422[4]_i_5 
       (.I0(tmp_2_cast_reg_1411[10]),
        .I1(sub_ln1201_fu_769_p2[42]),
        .I2(tmp_3_reg_1400),
        .O(\p_Result_s_reg_1422[4]_i_5_n_23 ));
  LUT3 #(
    .INIT(8'h35)) 
    \p_Result_s_reg_1422[4]_i_6 
       (.I0(tmp_2_cast_reg_1411[9]),
        .I1(sub_ln1201_fu_769_p2[41]),
        .I2(tmp_3_reg_1400),
        .O(\p_Result_s_reg_1422[4]_i_6_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_s_reg_1422[5]_i_1 
       (.I0(sub_ln1201_1_fu_790_p2[13]),
        .I1(tmp_3_reg_1400),
        .I2(tmp_2_cast_reg_1411[13]),
        .O(fixed_V_fu_796_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_s_reg_1422[6]_i_1 
       (.I0(sub_ln1201_1_fu_790_p2[14]),
        .I1(tmp_3_reg_1400),
        .I2(tmp_2_cast_reg_1411[14]),
        .O(fixed_V_fu_796_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_s_reg_1422[7]_i_1 
       (.I0(sub_ln1201_1_fu_790_p2[15]),
        .I1(tmp_3_reg_1400),
        .I2(tmp_2_cast_reg_1411[15]),
        .O(fixed_V_fu_796_p3[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Result_s_reg_1422[7]_i_10 
       (.I0(trunc_ln1201_reg_1406[44]),
        .O(\p_Result_s_reg_1422[7]_i_10_n_23 ));
  LUT3 #(
    .INIT(8'h35)) 
    \p_Result_s_reg_1422[7]_i_3 
       (.I0(tmp_2_cast_reg_1411[15]),
        .I1(sub_ln1201_fu_769_p2[47]),
        .I2(tmp_3_reg_1400),
        .O(\p_Result_s_reg_1422[7]_i_3_n_23 ));
  LUT3 #(
    .INIT(8'h35)) 
    \p_Result_s_reg_1422[7]_i_4 
       (.I0(tmp_2_cast_reg_1411[14]),
        .I1(sub_ln1201_fu_769_p2[46]),
        .I2(tmp_3_reg_1400),
        .O(\p_Result_s_reg_1422[7]_i_4_n_23 ));
  LUT3 #(
    .INIT(8'h35)) 
    \p_Result_s_reg_1422[7]_i_5 
       (.I0(tmp_2_cast_reg_1411[13]),
        .I1(sub_ln1201_fu_769_p2[45]),
        .I2(tmp_3_reg_1400),
        .O(\p_Result_s_reg_1422[7]_i_5_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Result_s_reg_1422[7]_i_7 
       (.I0(trunc_ln1201_reg_1406[47]),
        .O(\p_Result_s_reg_1422[7]_i_7_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Result_s_reg_1422[7]_i_8 
       (.I0(trunc_ln1201_reg_1406[46]),
        .O(\p_Result_s_reg_1422[7]_i_8_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Result_s_reg_1422[7]_i_9 
       (.I0(trunc_ln1201_reg_1406[45]),
        .O(\p_Result_s_reg_1422[7]_i_9_n_23 ));
  FDRE \p_Result_s_reg_1422_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(fixed_V_fu_796_p3[8]),
        .Q(p_Result_s_reg_1422[0]),
        .R(1'b0));
  FDRE \p_Result_s_reg_1422_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(fixed_V_fu_796_p3[9]),
        .Q(p_Result_s_reg_1422[1]),
        .R(1'b0));
  FDRE \p_Result_s_reg_1422_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(fixed_V_fu_796_p3[10]),
        .Q(p_Result_s_reg_1422[2]),
        .R(1'b0));
  FDRE \p_Result_s_reg_1422_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(fixed_V_fu_796_p3[11]),
        .Q(p_Result_s_reg_1422[3]),
        .R(1'b0));
  FDRE \p_Result_s_reg_1422_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(fixed_V_fu_796_p3[12]),
        .Q(p_Result_s_reg_1422[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Result_s_reg_1422_reg[4]_i_2 
       (.CI(\fixed_V_reg_1417_reg[7]_i_2_n_23 ),
        .CO({\p_Result_s_reg_1422_reg[4]_i_2_n_23 ,\p_Result_s_reg_1422_reg[4]_i_2_n_24 ,\p_Result_s_reg_1422_reg[4]_i_2_n_25 ,\p_Result_s_reg_1422_reg[4]_i_2_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_1_fu_790_p2[12:9]),
        .S({\p_Result_s_reg_1422[4]_i_3_n_23 ,\p_Result_s_reg_1422[4]_i_4_n_23 ,\p_Result_s_reg_1422[4]_i_5_n_23 ,\p_Result_s_reg_1422[4]_i_6_n_23 }));
  FDRE \p_Result_s_reg_1422_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(fixed_V_fu_796_p3[13]),
        .Q(p_Result_s_reg_1422[5]),
        .R(1'b0));
  FDRE \p_Result_s_reg_1422_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(fixed_V_fu_796_p3[14]),
        .Q(p_Result_s_reg_1422[6]),
        .R(1'b0));
  FDRE \p_Result_s_reg_1422_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(fixed_V_fu_796_p3[15]),
        .Q(p_Result_s_reg_1422[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Result_s_reg_1422_reg[7]_i_2 
       (.CI(\p_Result_s_reg_1422_reg[4]_i_2_n_23 ),
        .CO({\NLW_p_Result_s_reg_1422_reg[7]_i_2_CO_UNCONNECTED [3:2],\p_Result_s_reg_1422_reg[7]_i_2_n_25 ,\p_Result_s_reg_1422_reg[7]_i_2_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_Result_s_reg_1422_reg[7]_i_2_O_UNCONNECTED [3],sub_ln1201_1_fu_790_p2[15:13]}),
        .S({1'b0,\p_Result_s_reg_1422[7]_i_3_n_23 ,\p_Result_s_reg_1422[7]_i_4_n_23 ,\p_Result_s_reg_1422[7]_i_5_n_23 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Result_s_reg_1422_reg[7]_i_6 
       (.CI(\fixed_V_reg_1417_reg[7]_i_7_n_23 ),
        .CO({\NLW_p_Result_s_reg_1422_reg[7]_i_6_CO_UNCONNECTED [3],\p_Result_s_reg_1422_reg[7]_i_6_n_24 ,\p_Result_s_reg_1422_reg[7]_i_6_n_25 ,\p_Result_s_reg_1422_reg[7]_i_6_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1201_fu_769_p2[47:44]),
        .S({\p_Result_s_reg_1422[7]_i_7_n_23 ,\p_Result_s_reg_1422[7]_i_8_n_23 ,\p_Result_s_reg_1422[7]_i_9_n_23 ,\p_Result_s_reg_1422[7]_i_10_n_23 }));
  LUT3 #(
    .INIT(8'hFE)) 
    \reg_415[15]_i_1 
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state116),
        .O(reg_4150));
  FDRE \reg_415_reg[0] 
       (.C(ap_clk),
        .CE(reg_4150),
        .D(output_V_q0[0]),
        .Q(\reg_415_reg_n_23_[0] ),
        .R(1'b0));
  FDRE \reg_415_reg[10] 
       (.C(ap_clk),
        .CE(reg_4150),
        .D(output_V_q0[10]),
        .Q(\reg_415_reg_n_23_[10] ),
        .R(1'b0));
  FDRE \reg_415_reg[11] 
       (.C(ap_clk),
        .CE(reg_4150),
        .D(output_V_q0[11]),
        .Q(\reg_415_reg_n_23_[11] ),
        .R(1'b0));
  FDRE \reg_415_reg[12] 
       (.C(ap_clk),
        .CE(reg_4150),
        .D(output_V_q0[12]),
        .Q(\reg_415_reg_n_23_[12] ),
        .R(1'b0));
  FDRE \reg_415_reg[13] 
       (.C(ap_clk),
        .CE(reg_4150),
        .D(output_V_q0[13]),
        .Q(\reg_415_reg_n_23_[13] ),
        .R(1'b0));
  FDRE \reg_415_reg[14] 
       (.C(ap_clk),
        .CE(reg_4150),
        .D(output_V_q0[14]),
        .Q(\reg_415_reg_n_23_[14] ),
        .R(1'b0));
  FDRE \reg_415_reg[15] 
       (.C(ap_clk),
        .CE(reg_4150),
        .D(output_V_q0[15]),
        .Q(tmp_4_fu_854_p3),
        .R(1'b0));
  FDRE \reg_415_reg[1] 
       (.C(ap_clk),
        .CE(reg_4150),
        .D(output_V_q0[1]),
        .Q(\reg_415_reg_n_23_[1] ),
        .R(1'b0));
  FDRE \reg_415_reg[2] 
       (.C(ap_clk),
        .CE(reg_4150),
        .D(output_V_q0[2]),
        .Q(\reg_415_reg_n_23_[2] ),
        .R(1'b0));
  FDRE \reg_415_reg[3] 
       (.C(ap_clk),
        .CE(reg_4150),
        .D(output_V_q0[3]),
        .Q(\reg_415_reg_n_23_[3] ),
        .R(1'b0));
  FDRE \reg_415_reg[4] 
       (.C(ap_clk),
        .CE(reg_4150),
        .D(output_V_q0[4]),
        .Q(\reg_415_reg_n_23_[4] ),
        .R(1'b0));
  FDRE \reg_415_reg[5] 
       (.C(ap_clk),
        .CE(reg_4150),
        .D(output_V_q0[5]),
        .Q(\reg_415_reg_n_23_[5] ),
        .R(1'b0));
  FDRE \reg_415_reg[6] 
       (.C(ap_clk),
        .CE(reg_4150),
        .D(output_V_q0[6]),
        .Q(\reg_415_reg_n_23_[6] ),
        .R(1'b0));
  FDRE \reg_415_reg[7] 
       (.C(ap_clk),
        .CE(reg_4150),
        .D(output_V_q0[7]),
        .Q(\reg_415_reg_n_23_[7] ),
        .R(1'b0));
  FDRE \reg_415_reg[8] 
       (.C(ap_clk),
        .CE(reg_4150),
        .D(output_V_q0[8]),
        .Q(\reg_415_reg_n_23_[8] ),
        .R(1'b0));
  FDRE \reg_415_reg[9] 
       (.C(ap_clk),
        .CE(reg_4150),
        .D(output_V_q0[9]),
        .Q(\reg_415_reg_n_23_[9] ),
        .R(1'b0));
  design_1_nnlayer_0_0_nnlayer_resArray_V_RAM_AUTO_1R1W resArray_V_U
       (.CO(icmp_ln87_1_fu_441_p2),
        .D(grp_fu_987_p0),
        .Q(activation_read_reg_1187),
        .\activation_read_reg_1187_reg[7] (resArray_V_U_n_55),
        .ap_clk(ap_clk),
        .i_9_fu_194_reg(i_9_fu_194_reg),
        .ram_reg_0({ap_CS_fsm_state54,ap_CS_fsm_state53,ap_CS_fsm_state2}),
        .ram_reg_1(resArray_V_addr_1_reg_1390),
        .ram_reg_2(in),
        .ram_reg_i_43__0_0({\outNeurons_fu_158_reg_n_23_[15] ,\outNeurons_fu_158_reg_n_23_[14] ,\outNeurons_fu_158_reg_n_23_[13] ,\outNeurons_fu_158_reg_n_23_[12] ,\outNeurons_fu_158_reg_n_23_[11] ,\outNeurons_fu_158_reg_n_23_[10] ,\outNeurons_fu_158_reg_n_23_[9] ,\outNeurons_fu_158_reg_n_23_[8] ,\outNeurons_fu_158_reg_n_23_[7] ,grp_fu_1166_p0}),
        .ram_reg_i_43__0_1(numOfOutputNeurons_read_reg_1191));
  FDRE \resArray_V_addr_1_reg_1390_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(output_V_addr_5_reg_1370[0]),
        .Q(resArray_V_addr_1_reg_1390[0]),
        .R(1'b0));
  FDRE \resArray_V_addr_1_reg_1390_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(output_V_addr_5_reg_1370[1]),
        .Q(resArray_V_addr_1_reg_1390[1]),
        .R(1'b0));
  FDRE \resArray_V_addr_1_reg_1390_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(output_V_addr_5_reg_1370[2]),
        .Q(resArray_V_addr_1_reg_1390[2]),
        .R(1'b0));
  FDRE \resArray_V_addr_1_reg_1390_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(output_V_addr_5_reg_1370[3]),
        .Q(resArray_V_addr_1_reg_1390[3]),
        .R(1'b0));
  FDRE \resArray_V_addr_1_reg_1390_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(output_V_addr_5_reg_1370[4]),
        .Q(resArray_V_addr_1_reg_1390[4]),
        .R(1'b0));
  FDRE \resArray_V_addr_1_reg_1390_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(output_V_addr_5_reg_1370[5]),
        .Q(resArray_V_addr_1_reg_1390[5]),
        .R(1'b0));
  FDRE \resArray_V_addr_1_reg_1390_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(output_V_addr_5_reg_1370[6]),
        .Q(resArray_V_addr_1_reg_1390[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_1_reg_1508[10]_i_2 
       (.I0(x_V_4_fu_1036_p3__0[8]),
        .O(\ret_V_1_reg_1508[10]_i_2_n_23 ));
  FDRE \ret_V_1_reg_1508_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state116),
        .D(x_V_4_fu_1036_p3[0]),
        .Q(ret_V_1_reg_1508[0]),
        .R(1'b0));
  FDRE \ret_V_1_reg_1508_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state116),
        .D(ret_V_1_fu_1048_p2[10]),
        .Q(ret_V_1_reg_1508[10]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ret_V_1_reg_1508_reg[10]_i_1 
       (.CI(1'b0),
        .CO({\ret_V_1_reg_1508_reg[10]_i_1_n_23 ,\ret_V_1_reg_1508_reg[10]_i_1_n_24 ,\ret_V_1_reg_1508_reg[10]_i_1_n_25 ,\ret_V_1_reg_1508_reg[10]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,x_V_4_fu_1036_p3__0[8],1'b0}),
        .O(ret_V_1_fu_1048_p2[10:7]),
        .S({x_V_4_fu_1036_p3__0[10:9],\ret_V_1_reg_1508[10]_i_2_n_23 ,x_V_4_fu_1036_p3__0[7]}));
  FDRE \ret_V_1_reg_1508_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state116),
        .D(ret_V_1_fu_1048_p2[11]),
        .Q(ret_V_1_reg_1508[11]),
        .R(1'b0));
  FDRE \ret_V_1_reg_1508_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state116),
        .D(ret_V_1_fu_1048_p2[12]),
        .Q(ret_V_1_reg_1508[12]),
        .R(1'b0));
  FDRE \ret_V_1_reg_1508_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state116),
        .D(ret_V_1_fu_1048_p2[13]),
        .Q(ret_V_1_reg_1508[13]),
        .R(1'b0));
  FDRE \ret_V_1_reg_1508_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state116),
        .D(ret_V_1_fu_1048_p2[14]),
        .Q(ret_V_1_reg_1508[14]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ret_V_1_reg_1508_reg[14]_i_1 
       (.CI(\ret_V_1_reg_1508_reg[10]_i_1_n_23 ),
        .CO({\ret_V_1_reg_1508_reg[14]_i_1_n_23 ,\ret_V_1_reg_1508_reg[14]_i_1_n_24 ,\ret_V_1_reg_1508_reg[14]_i_1_n_25 ,\ret_V_1_reg_1508_reg[14]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_1_fu_1048_p2[14:11]),
        .S(x_V_4_fu_1036_p3__0[14:11]));
  FDRE \ret_V_1_reg_1508_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state116),
        .D(ret_V_1_fu_1048_p2[15]),
        .Q(ret_V_1_reg_1508[15]),
        .R(1'b0));
  FDRE \ret_V_1_reg_1508_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state116),
        .D(ret_V_1_fu_1048_p2[16]),
        .Q(ret_V_1_reg_1508[16]),
        .R(1'b0));
  FDRE \ret_V_1_reg_1508_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state116),
        .D(x_V_4_fu_1036_p3[1]),
        .Q(ret_V_1_reg_1508[1]),
        .R(1'b0));
  FDRE \ret_V_1_reg_1508_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state116),
        .D(x_V_4_fu_1036_p3[2]),
        .Q(ret_V_1_reg_1508[2]),
        .R(1'b0));
  FDRE \ret_V_1_reg_1508_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state116),
        .D(x_V_4_fu_1036_p3[3]),
        .Q(ret_V_1_reg_1508[3]),
        .R(1'b0));
  FDRE \ret_V_1_reg_1508_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state116),
        .D(x_V_4_fu_1036_p3[4]),
        .Q(ret_V_1_reg_1508[4]),
        .R(1'b0));
  FDRE \ret_V_1_reg_1508_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state116),
        .D(x_V_4_fu_1036_p3[5]),
        .Q(ret_V_1_reg_1508[5]),
        .R(1'b0));
  FDRE \ret_V_1_reg_1508_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state116),
        .D(x_V_4_fu_1036_p3[6]),
        .Q(ret_V_1_reg_1508[6]),
        .R(1'b0));
  FDRE \ret_V_1_reg_1508_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state116),
        .D(ret_V_1_fu_1048_p2[7]),
        .Q(ret_V_1_reg_1508[7]),
        .R(1'b0));
  FDRE \ret_V_1_reg_1508_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state116),
        .D(ret_V_1_fu_1048_p2[8]),
        .Q(ret_V_1_reg_1508[8]),
        .R(1'b0));
  FDRE \ret_V_1_reg_1508_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state116),
        .D(ret_V_1_fu_1048_p2[9]),
        .Q(ret_V_1_reg_1508[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \rhs_2_reg_1333[15]_i_1 
       (.I0(icmp_ln45_fu_544_p2),
        .I1(ap_CS_fsm_state11),
        .O(p_10_in));
  FDRE \rhs_2_reg_1333_reg[10] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(sext_ln52_fu_573_p1[10]),
        .Q(\rhs_2_reg_1333_reg_n_23_[10] ),
        .R(1'b0));
  FDRE \rhs_2_reg_1333_reg[11] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(sext_ln52_fu_573_p1[11]),
        .Q(\rhs_2_reg_1333_reg_n_23_[11] ),
        .R(1'b0));
  FDRE \rhs_2_reg_1333_reg[12] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(sext_ln52_fu_573_p1[12]),
        .Q(\rhs_2_reg_1333_reg_n_23_[12] ),
        .R(1'b0));
  FDRE \rhs_2_reg_1333_reg[13] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(sext_ln52_fu_573_p1[13]),
        .Q(\rhs_2_reg_1333_reg_n_23_[13] ),
        .R(1'b0));
  FDRE \rhs_2_reg_1333_reg[14] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(sext_ln52_fu_573_p1[14]),
        .Q(\rhs_2_reg_1333_reg_n_23_[14] ),
        .R(1'b0));
  FDRE \rhs_2_reg_1333_reg[15] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(sext_ln52_fu_573_p1[15]),
        .Q(\rhs_2_reg_1333_reg_n_23_[15] ),
        .R(1'b0));
  FDRE \rhs_2_reg_1333_reg[8] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(sext_ln52_fu_573_p1[8]),
        .Q(\rhs_2_reg_1333_reg_n_23_[8] ),
        .R(1'b0));
  FDRE \rhs_2_reg_1333_reg[9] 
       (.C(ap_clk),
        .CE(p_10_in),
        .D(sext_ln52_fu_573_p1[9]),
        .Q(\rhs_2_reg_1333_reg_n_23_[9] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rhs_fu_166[2]_i_2 
       (.I0(\reg_415_reg_n_23_[10] ),
        .O(\rhs_fu_166[2]_i_2_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rhs_fu_166[2]_i_3 
       (.I0(\reg_415_reg_n_23_[8] ),
        .O(\rhs_fu_166[2]_i_3_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rhs_fu_166[6]_i_2 
       (.I0(\reg_415_reg_n_23_[14] ),
        .O(\rhs_fu_166[6]_i_2_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rhs_fu_166[6]_i_3 
       (.I0(\reg_415_reg_n_23_[13] ),
        .O(\rhs_fu_166[6]_i_3_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rhs_fu_166[6]_i_4 
       (.I0(\reg_415_reg_n_23_[12] ),
        .O(\rhs_fu_166[6]_i_4_n_23 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \rhs_fu_166[7]_i_1 
       (.I0(activation_read_reg_1187[1]),
        .I1(icmp_ln87_1_fu_441_p2),
        .I2(ap_CS_fsm_state2),
        .I3(control_s_axi_U_n_71),
        .O(we01));
  LUT2 #(
    .INIT(4'h2)) 
    \rhs_fu_166[7]_i_11 
       (.I0(\reg_415_reg_n_23_[14] ),
        .I1(tmp_4_fu_854_p3),
        .O(\rhs_fu_166[7]_i_11_n_23 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rhs_fu_166[7]_i_12 
       (.I0(\reg_415_reg_n_23_[12] ),
        .I1(\reg_415_reg_n_23_[13] ),
        .O(\rhs_fu_166[7]_i_12_n_23 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rhs_fu_166[7]_i_13 
       (.I0(\reg_415_reg_n_23_[10] ),
        .I1(\reg_415_reg_n_23_[11] ),
        .O(\rhs_fu_166[7]_i_13_n_23 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rhs_fu_166[7]_i_14 
       (.I0(tmp_4_fu_854_p3),
        .I1(\reg_415_reg_n_23_[14] ),
        .O(\rhs_fu_166[7]_i_14_n_23 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rhs_fu_166[7]_i_15 
       (.I0(\reg_415_reg_n_23_[13] ),
        .I1(\reg_415_reg_n_23_[12] ),
        .O(\rhs_fu_166[7]_i_15_n_23 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rhs_fu_166[7]_i_16 
       (.I0(\reg_415_reg_n_23_[11] ),
        .I1(\reg_415_reg_n_23_[10] ),
        .O(\rhs_fu_166[7]_i_16_n_23 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rhs_fu_166[7]_i_17 
       (.I0(\reg_415_reg_n_23_[8] ),
        .I1(\reg_415_reg_n_23_[9] ),
        .O(\rhs_fu_166[7]_i_17_n_23 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rhs_fu_166[7]_i_19 
       (.I0(overflow_fu_621_p4[7]),
        .I1(sext_ln52_fu_573_p1[15]),
        .I2(overflow_fu_621_p4[6]),
        .I3(sext_ln52_fu_573_p1[14]),
        .O(\rhs_fu_166[7]_i_19_n_23 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rhs_fu_166[7]_i_2 
       (.I0(icmp_ln1547_1_fu_615_p2),
        .I1(icmp_ln1547_fu_587_p2),
        .I2(ap_CS_fsm_state13),
        .O(rhs_fu_166));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rhs_fu_166[7]_i_20 
       (.I0(overflow_fu_621_p4[5]),
        .I1(sext_ln52_fu_573_p1[13]),
        .I2(overflow_fu_621_p4[4]),
        .I3(sext_ln52_fu_573_p1[12]),
        .O(\rhs_fu_166[7]_i_20_n_23 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rhs_fu_166[7]_i_21 
       (.I0(overflow_fu_621_p4[3]),
        .I1(sext_ln52_fu_573_p1[11]),
        .I2(overflow_fu_621_p4[2]),
        .I3(sext_ln52_fu_573_p1[10]),
        .O(\rhs_fu_166[7]_i_21_n_23 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rhs_fu_166[7]_i_22 
       (.I0(overflow_fu_621_p4[1]),
        .I1(sext_ln52_fu_573_p1[9]),
        .I2(overflow_fu_621_p4[0]),
        .I3(sext_ln52_fu_573_p1[8]),
        .O(\rhs_fu_166[7]_i_22_n_23 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rhs_fu_166[7]_i_23 
       (.I0(sext_ln52_fu_573_p1[15]),
        .I1(overflow_fu_621_p4[7]),
        .I2(sext_ln52_fu_573_p1[14]),
        .I3(overflow_fu_621_p4[6]),
        .O(\rhs_fu_166[7]_i_23_n_23 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rhs_fu_166[7]_i_24 
       (.I0(sext_ln52_fu_573_p1[13]),
        .I1(overflow_fu_621_p4[5]),
        .I2(sext_ln52_fu_573_p1[12]),
        .I3(overflow_fu_621_p4[4]),
        .O(\rhs_fu_166[7]_i_24_n_23 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rhs_fu_166[7]_i_25 
       (.I0(sext_ln52_fu_573_p1[11]),
        .I1(overflow_fu_621_p4[3]),
        .I2(sext_ln52_fu_573_p1[10]),
        .I3(overflow_fu_621_p4[2]),
        .O(\rhs_fu_166[7]_i_25_n_23 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rhs_fu_166[7]_i_26 
       (.I0(sext_ln52_fu_573_p1[9]),
        .I1(overflow_fu_621_p4[1]),
        .I2(sext_ln52_fu_573_p1[8]),
        .I3(overflow_fu_621_p4[0]),
        .O(\rhs_fu_166[7]_i_26_n_23 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rhs_fu_166[7]_i_27 
       (.I0(\reg_415_reg_n_23_[7] ),
        .I1(\reg_415_reg_n_23_[6] ),
        .O(\rhs_fu_166[7]_i_27_n_23 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rhs_fu_166[7]_i_28 
       (.I0(\reg_415_reg_n_23_[4] ),
        .I1(\reg_415_reg_n_23_[5] ),
        .O(\rhs_fu_166[7]_i_28_n_23 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rhs_fu_166[7]_i_29 
       (.I0(\reg_415_reg_n_23_[2] ),
        .I1(\reg_415_reg_n_23_[3] ),
        .O(\rhs_fu_166[7]_i_29_n_23 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rhs_fu_166[7]_i_30 
       (.I0(\reg_415_reg_n_23_[0] ),
        .I1(\reg_415_reg_n_23_[1] ),
        .O(\rhs_fu_166[7]_i_30_n_23 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rhs_fu_166[7]_i_31 
       (.I0(\reg_415_reg_n_23_[6] ),
        .I1(\reg_415_reg_n_23_[7] ),
        .O(\rhs_fu_166[7]_i_31_n_23 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rhs_fu_166[7]_i_32 
       (.I0(\reg_415_reg_n_23_[5] ),
        .I1(\reg_415_reg_n_23_[4] ),
        .O(\rhs_fu_166[7]_i_32_n_23 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rhs_fu_166[7]_i_33 
       (.I0(\reg_415_reg_n_23_[3] ),
        .I1(\reg_415_reg_n_23_[2] ),
        .O(\rhs_fu_166[7]_i_33_n_23 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rhs_fu_166[7]_i_34 
       (.I0(\reg_415_reg_n_23_[1] ),
        .I1(\reg_415_reg_n_23_[0] ),
        .O(\rhs_fu_166[7]_i_34_n_23 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rhs_fu_166[7]_i_35 
       (.I0(\rhs_fu_166_reg[2]_i_1_n_30 ),
        .I1(\reg_415_reg_n_23_[6] ),
        .O(\rhs_fu_166[7]_i_35_n_23 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rhs_fu_166[7]_i_36 
       (.I0(\reg_415_reg_n_23_[4] ),
        .I1(\reg_415_reg_n_23_[5] ),
        .O(\rhs_fu_166[7]_i_36_n_23 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rhs_fu_166[7]_i_37 
       (.I0(\reg_415_reg_n_23_[2] ),
        .I1(\reg_415_reg_n_23_[3] ),
        .O(\rhs_fu_166[7]_i_37_n_23 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rhs_fu_166[7]_i_38 
       (.I0(\reg_415_reg_n_23_[0] ),
        .I1(\reg_415_reg_n_23_[1] ),
        .O(\rhs_fu_166[7]_i_38_n_23 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rhs_fu_166[7]_i_39 
       (.I0(\reg_415_reg_n_23_[6] ),
        .I1(\rhs_fu_166_reg[2]_i_1_n_30 ),
        .O(\rhs_fu_166[7]_i_39_n_23 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rhs_fu_166[7]_i_40 
       (.I0(\reg_415_reg_n_23_[5] ),
        .I1(\reg_415_reg_n_23_[4] ),
        .O(\rhs_fu_166[7]_i_40_n_23 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rhs_fu_166[7]_i_41 
       (.I0(\reg_415_reg_n_23_[3] ),
        .I1(\reg_415_reg_n_23_[2] ),
        .O(\rhs_fu_166[7]_i_41_n_23 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rhs_fu_166[7]_i_42 
       (.I0(\reg_415_reg_n_23_[1] ),
        .I1(\reg_415_reg_n_23_[0] ),
        .O(\rhs_fu_166[7]_i_42_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rhs_fu_166[7]_i_6 
       (.I0(tmp_4_fu_854_p3),
        .O(\rhs_fu_166[7]_i_6_n_23 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rhs_fu_166[7]_i_8 
       (.I0(\rhs_fu_166_reg[7]_i_3_n_25 ),
        .I1(sext_ln52_fu_573_p1[15]),
        .O(\rhs_fu_166[7]_i_8_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rhs_fu_166[7]_i_9 
       (.I0(\rhs_fu_166_reg[7]_i_3_n_25 ),
        .I1(sext_ln52_fu_573_p1[15]),
        .O(\rhs_fu_166[7]_i_9_n_23 ));
  FDRE \rhs_fu_166_reg[0] 
       (.C(ap_clk),
        .CE(rhs_fu_166),
        .D(overflow_fu_621_p4[0]),
        .Q(sext_ln52_fu_573_p1[8]),
        .R(we01));
  FDRE \rhs_fu_166_reg[1] 
       (.C(ap_clk),
        .CE(rhs_fu_166),
        .D(overflow_fu_621_p4[1]),
        .Q(sext_ln52_fu_573_p1[9]),
        .R(we01));
  FDRE \rhs_fu_166_reg[2] 
       (.C(ap_clk),
        .CE(rhs_fu_166),
        .D(overflow_fu_621_p4[2]),
        .Q(sext_ln52_fu_573_p1[10]),
        .R(we01));
  CARRY4 \rhs_fu_166_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\rhs_fu_166_reg[2]_i_1_n_23 ,\rhs_fu_166_reg[2]_i_1_n_24 ,\rhs_fu_166_reg[2]_i_1_n_25 ,\rhs_fu_166_reg[2]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({\reg_415_reg_n_23_[10] ,1'b0,\reg_415_reg_n_23_[8] ,1'b0}),
        .O({overflow_fu_621_p4[2:0],\rhs_fu_166_reg[2]_i_1_n_30 }),
        .S({\rhs_fu_166[2]_i_2_n_23 ,\reg_415_reg_n_23_[9] ,\rhs_fu_166[2]_i_3_n_23 ,\reg_415_reg_n_23_[7] }));
  FDRE \rhs_fu_166_reg[3] 
       (.C(ap_clk),
        .CE(rhs_fu_166),
        .D(overflow_fu_621_p4[3]),
        .Q(sext_ln52_fu_573_p1[11]),
        .R(we01));
  FDRE \rhs_fu_166_reg[4] 
       (.C(ap_clk),
        .CE(rhs_fu_166),
        .D(overflow_fu_621_p4[4]),
        .Q(sext_ln52_fu_573_p1[12]),
        .R(we01));
  FDRE \rhs_fu_166_reg[5] 
       (.C(ap_clk),
        .CE(rhs_fu_166),
        .D(overflow_fu_621_p4[5]),
        .Q(sext_ln52_fu_573_p1[13]),
        .R(we01));
  FDRE \rhs_fu_166_reg[6] 
       (.C(ap_clk),
        .CE(rhs_fu_166),
        .D(overflow_fu_621_p4[6]),
        .Q(sext_ln52_fu_573_p1[14]),
        .R(we01));
  CARRY4 \rhs_fu_166_reg[6]_i_1 
       (.CI(\rhs_fu_166_reg[2]_i_1_n_23 ),
        .CO({\rhs_fu_166_reg[6]_i_1_n_23 ,\rhs_fu_166_reg[6]_i_1_n_24 ,\rhs_fu_166_reg[6]_i_1_n_25 ,\rhs_fu_166_reg[6]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({\reg_415_reg_n_23_[14] ,\reg_415_reg_n_23_[13] ,\reg_415_reg_n_23_[12] ,1'b0}),
        .O(overflow_fu_621_p4[6:3]),
        .S({\rhs_fu_166[6]_i_2_n_23 ,\rhs_fu_166[6]_i_3_n_23 ,\rhs_fu_166[6]_i_4_n_23 ,\reg_415_reg_n_23_[11] }));
  FDRE \rhs_fu_166_reg[7] 
       (.C(ap_clk),
        .CE(rhs_fu_166),
        .D(overflow_fu_621_p4[7]),
        .Q(sext_ln52_fu_573_p1[15]),
        .R(we01));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \rhs_fu_166_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\rhs_fu_166_reg[7]_i_10_n_23 ,\rhs_fu_166_reg[7]_i_10_n_24 ,\rhs_fu_166_reg[7]_i_10_n_25 ,\rhs_fu_166_reg[7]_i_10_n_26 }),
        .CYINIT(1'b0),
        .DI({\rhs_fu_166[7]_i_27_n_23 ,\rhs_fu_166[7]_i_28_n_23 ,\rhs_fu_166[7]_i_29_n_23 ,\rhs_fu_166[7]_i_30_n_23 }),
        .O(\NLW_rhs_fu_166_reg[7]_i_10_O_UNCONNECTED [3:0]),
        .S({\rhs_fu_166[7]_i_31_n_23 ,\rhs_fu_166[7]_i_32_n_23 ,\rhs_fu_166[7]_i_33_n_23 ,\rhs_fu_166[7]_i_34_n_23 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \rhs_fu_166_reg[7]_i_18 
       (.CI(1'b0),
        .CO({\rhs_fu_166_reg[7]_i_18_n_23 ,\rhs_fu_166_reg[7]_i_18_n_24 ,\rhs_fu_166_reg[7]_i_18_n_25 ,\rhs_fu_166_reg[7]_i_18_n_26 }),
        .CYINIT(1'b0),
        .DI({\rhs_fu_166[7]_i_35_n_23 ,\rhs_fu_166[7]_i_36_n_23 ,\rhs_fu_166[7]_i_37_n_23 ,\rhs_fu_166[7]_i_38_n_23 }),
        .O(\NLW_rhs_fu_166_reg[7]_i_18_O_UNCONNECTED [3:0]),
        .S({\rhs_fu_166[7]_i_39_n_23 ,\rhs_fu_166[7]_i_40_n_23 ,\rhs_fu_166[7]_i_41_n_23 ,\rhs_fu_166[7]_i_42_n_23 }));
  CARRY4 \rhs_fu_166_reg[7]_i_3 
       (.CI(\rhs_fu_166_reg[6]_i_1_n_23 ),
        .CO({\NLW_rhs_fu_166_reg[7]_i_3_CO_UNCONNECTED [3:2],\rhs_fu_166_reg[7]_i_3_n_25 ,\NLW_rhs_fu_166_reg[7]_i_3_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_4_fu_854_p3}),
        .O({\NLW_rhs_fu_166_reg[7]_i_3_O_UNCONNECTED [3:1],overflow_fu_621_p4[7]}),
        .S({1'b0,1'b0,1'b1,\rhs_fu_166[7]_i_6_n_23 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \rhs_fu_166_reg[7]_i_4 
       (.CI(\rhs_fu_166_reg[7]_i_7_n_23 ),
        .CO({\NLW_rhs_fu_166_reg[7]_i_4_CO_UNCONNECTED [3:1],icmp_ln1547_1_fu_615_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\rhs_fu_166[7]_i_8_n_23 }),
        .O(\NLW_rhs_fu_166_reg[7]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\rhs_fu_166[7]_i_9_n_23 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \rhs_fu_166_reg[7]_i_5 
       (.CI(\rhs_fu_166_reg[7]_i_10_n_23 ),
        .CO({icmp_ln1547_fu_587_p2,\rhs_fu_166_reg[7]_i_5_n_24 ,\rhs_fu_166_reg[7]_i_5_n_25 ,\rhs_fu_166_reg[7]_i_5_n_26 }),
        .CYINIT(1'b0),
        .DI({\rhs_fu_166[7]_i_11_n_23 ,\rhs_fu_166[7]_i_12_n_23 ,\rhs_fu_166[7]_i_13_n_23 ,1'b0}),
        .O(\NLW_rhs_fu_166_reg[7]_i_5_O_UNCONNECTED [3:0]),
        .S({\rhs_fu_166[7]_i_14_n_23 ,\rhs_fu_166[7]_i_15_n_23 ,\rhs_fu_166[7]_i_16_n_23 ,\rhs_fu_166[7]_i_17_n_23 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \rhs_fu_166_reg[7]_i_7 
       (.CI(\rhs_fu_166_reg[7]_i_18_n_23 ),
        .CO({\rhs_fu_166_reg[7]_i_7_n_23 ,\rhs_fu_166_reg[7]_i_7_n_24 ,\rhs_fu_166_reg[7]_i_7_n_25 ,\rhs_fu_166_reg[7]_i_7_n_26 }),
        .CYINIT(1'b0),
        .DI({\rhs_fu_166[7]_i_19_n_23 ,\rhs_fu_166[7]_i_20_n_23 ,\rhs_fu_166[7]_i_21_n_23 ,\rhs_fu_166[7]_i_22_n_23 }),
        .O(\NLW_rhs_fu_166_reg[7]_i_7_O_UNCONNECTED [3:0]),
        .S({\rhs_fu_166[7]_i_23_n_23 ,\rhs_fu_166[7]_i_24_n_23 ,\rhs_fu_166[7]_i_25_n_23 ,\rhs_fu_166[7]_i_26_n_23 }));
  design_1_nnlayer_0_0_nnlayer_sdiv_24ns_17s_24_28_seq_1 sdiv_24ns_17s_24_28_seq_1_U5
       (.D({ret_V_2_fu_1077_p2,grp_fu_1065_p2}),
        .Q({tmp_4_fu_854_p3,\reg_415_reg_n_23_[14] ,\reg_415_reg_n_23_[13] ,\reg_415_reg_n_23_[12] ,\reg_415_reg_n_23_[11] ,\reg_415_reg_n_23_[10] ,\reg_415_reg_n_23_[9] ,\reg_415_reg_n_23_[8] ,\reg_415_reg_n_23_[7] ,\reg_415_reg_n_23_[6] ,\reg_415_reg_n_23_[5] ,\reg_415_reg_n_23_[4] ,\reg_415_reg_n_23_[3] ,\reg_415_reg_n_23_[2] ,\reg_415_reg_n_23_[1] ,\reg_415_reg_n_23_[0] }),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\divisor0_reg[16]_0 (ret_V_1_reg_1508),
        .\r_stage_reg[24] (udiv_56ns_64ns_16_60_seq_1_U4_n_23),
        .start0_reg_0(grp_fu_1065_ap_start));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \storemerge8_reg_395[10]_i_2 
       (.I0(p_Result_s_reg_1422[1]),
        .I1(p_Result_s_reg_1422[2]),
        .I2(tmp_V_1_reg_1429[1]),
        .I3(p_Result_s_reg_1422[4]),
        .I4(p_Result_s_reg_1422[3]),
        .O(\storemerge8_reg_395[10]_i_2_n_23 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4FFF7)) 
    \storemerge8_reg_395[11]_i_2 
       (.I0(tmp_V_1_reg_1429[0]),
        .I1(p_Result_s_reg_1422[1]),
        .I2(p_Result_s_reg_1422[3]),
        .I3(p_Result_s_reg_1422[4]),
        .I4(tmp_V_1_reg_1429[2]),
        .I5(p_Result_s_reg_1422[2]),
        .O(\storemerge8_reg_395[11]_i_2_n_23 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4FFF7)) 
    \storemerge8_reg_395[12]_i_2 
       (.I0(tmp_V_1_reg_1429[1]),
        .I1(p_Result_s_reg_1422[1]),
        .I2(p_Result_s_reg_1422[3]),
        .I3(p_Result_s_reg_1422[4]),
        .I4(tmp_V_1_reg_1429[3]),
        .I5(p_Result_s_reg_1422[2]),
        .O(\storemerge8_reg_395[12]_i_2_n_23 ));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    \storemerge8_reg_395[13]_i_2 
       (.I0(tmp_V_1_reg_1429[2]),
        .I1(p_Result_s_reg_1422[1]),
        .I2(tmp_V_1_reg_1429[0]),
        .I3(p_Result_s_reg_1422[2]),
        .I4(\storemerge8_reg_395[8]_i_2_n_23 ),
        .I5(tmp_V_1_reg_1429[4]),
        .O(\storemerge8_reg_395[13]_i_2_n_23 ));
  LUT6 #(
    .INIT(64'hFCFCF4F7FFFFF4F7)) 
    \storemerge8_reg_395[14]_i_2 
       (.I0(tmp_V_1_reg_1429[3]),
        .I1(p_Result_s_reg_1422[1]),
        .I2(\storemerge8_reg_395[8]_i_2_n_23 ),
        .I3(tmp_V_1_reg_1429[5]),
        .I4(p_Result_s_reg_1422[2]),
        .I5(tmp_V_1_reg_1429[1]),
        .O(\storemerge8_reg_395[14]_i_2_n_23 ));
  LUT6 #(
    .INIT(64'hFFFF4700FFFF47FF)) 
    \storemerge8_reg_395[15]_i_2 
       (.I0(tmp_V_1_reg_1429[0]),
        .I1(p_Result_s_reg_1422[2]),
        .I2(tmp_V_1_reg_1429[4]),
        .I3(p_Result_s_reg_1422[1]),
        .I4(\storemerge8_reg_395[8]_i_2_n_23 ),
        .I5(\storemerge8_reg_395[15]_i_3_n_23 ),
        .O(\storemerge8_reg_395[15]_i_2_n_23 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge8_reg_395[15]_i_3 
       (.I0(tmp_V_1_reg_1429[2]),
        .I1(p_Result_s_reg_1422[2]),
        .I2(tmp_V_1_reg_1429[6]),
        .O(\storemerge8_reg_395[15]_i_3_n_23 ));
  LUT6 #(
    .INIT(64'hFFFF1D00FFFF1DFF)) 
    \storemerge8_reg_395[16]_i_2 
       (.I0(tmp_V_1_reg_1429[5]),
        .I1(p_Result_s_reg_1422[2]),
        .I2(tmp_V_1_reg_1429[1]),
        .I3(p_Result_s_reg_1422[1]),
        .I4(\storemerge8_reg_395[8]_i_2_n_23 ),
        .I5(\storemerge8_reg_395[31]_i_6_n_23 ),
        .O(\storemerge8_reg_395[16]_i_2_n_23 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \storemerge8_reg_395[17]_i_2 
       (.I0(\storemerge8_reg_395[8]_i_2_n_23 ),
        .I1(tmp_V_1_reg_1429[6]),
        .I2(p_Result_s_reg_1422[2]),
        .I3(tmp_V_1_reg_1429[2]),
        .I4(p_Result_s_reg_1422[1]),
        .I5(\storemerge8_reg_395[19]_i_3_n_23 ),
        .O(\storemerge8_reg_395[17]_i_2_n_23 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \storemerge8_reg_395[18]_i_2 
       (.I0(\storemerge8_reg_395[8]_i_2_n_23 ),
        .I1(tmp_V_1_reg_1429[7]),
        .I2(p_Result_s_reg_1422[2]),
        .I3(tmp_V_1_reg_1429[3]),
        .I4(p_Result_s_reg_1422[1]),
        .I5(\storemerge8_reg_395[20]_i_3_n_23 ),
        .O(\storemerge8_reg_395[18]_i_2_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge8_reg_395[19]_i_2 
       (.I0(\storemerge8_reg_395[19]_i_3_n_23 ),
        .I1(p_Result_s_reg_1422[1]),
        .I2(\storemerge8_reg_395[21]_i_3_n_23 ),
        .O(\storemerge8_reg_395[19]_i_2_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hFFDDCFCC)) 
    \storemerge8_reg_395[19]_i_3 
       (.I0(tmp_V_1_reg_1429[4]),
        .I1(p_Result_s_reg_1422[4]),
        .I2(tmp_V_1_reg_1429[0]),
        .I3(p_Result_s_reg_1422[3]),
        .I4(p_Result_s_reg_1422[2]),
        .O(\storemerge8_reg_395[19]_i_3_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge8_reg_395[20]_i_2 
       (.I0(\storemerge8_reg_395[20]_i_3_n_23 ),
        .I1(p_Result_s_reg_1422[1]),
        .I2(\storemerge8_reg_395[22]_i_3_n_23 ),
        .O(\storemerge8_reg_395[20]_i_2_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hFFC7FFF7)) 
    \storemerge8_reg_395[20]_i_3 
       (.I0(tmp_V_1_reg_1429[5]),
        .I1(p_Result_s_reg_1422[2]),
        .I2(p_Result_s_reg_1422[3]),
        .I3(p_Result_s_reg_1422[4]),
        .I4(tmp_V_1_reg_1429[1]),
        .O(\storemerge8_reg_395[20]_i_3_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge8_reg_395[21]_i_2 
       (.I0(\storemerge8_reg_395[21]_i_3_n_23 ),
        .I1(p_Result_s_reg_1422[1]),
        .I2(\storemerge8_reg_395[23]_i_3_n_23 ),
        .O(\storemerge8_reg_395[21]_i_2_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hFFC7FFF7)) 
    \storemerge8_reg_395[21]_i_3 
       (.I0(tmp_V_1_reg_1429[6]),
        .I1(p_Result_s_reg_1422[2]),
        .I2(p_Result_s_reg_1422[3]),
        .I3(p_Result_s_reg_1422[4]),
        .I4(tmp_V_1_reg_1429[2]),
        .O(\storemerge8_reg_395[21]_i_3_n_23 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBBBBBB8BB)) 
    \storemerge8_reg_395[22]_i_2 
       (.I0(\storemerge8_reg_395[22]_i_3_n_23 ),
        .I1(p_Result_s_reg_1422[1]),
        .I2(\storemerge8_reg_395[26]_i_3_n_23 ),
        .I3(tmp_V_1_reg_1429[5]),
        .I4(p_Result_s_reg_1422[2]),
        .I5(tmp_V_1_reg_1429[1]),
        .O(\storemerge8_reg_395[22]_i_2_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hFFC7FFF7)) 
    \storemerge8_reg_395[22]_i_3 
       (.I0(tmp_V_1_reg_1429[7]),
        .I1(p_Result_s_reg_1422[2]),
        .I2(p_Result_s_reg_1422[3]),
        .I3(p_Result_s_reg_1422[4]),
        .I4(tmp_V_1_reg_1429[3]),
        .O(\storemerge8_reg_395[22]_i_3_n_23 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBBBBBB8BB)) 
    \storemerge8_reg_395[23]_i_2 
       (.I0(\storemerge8_reg_395[23]_i_3_n_23 ),
        .I1(p_Result_s_reg_1422[1]),
        .I2(\storemerge8_reg_395[26]_i_3_n_23 ),
        .I3(tmp_V_1_reg_1429[6]),
        .I4(p_Result_s_reg_1422[2]),
        .I5(tmp_V_1_reg_1429[2]),
        .O(\storemerge8_reg_395[23]_i_2_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hFFFF4733)) 
    \storemerge8_reg_395[23]_i_3 
       (.I0(tmp_V_1_reg_1429[0]),
        .I1(p_Result_s_reg_1422[2]),
        .I2(tmp_V_1_reg_1429[4]),
        .I3(p_Result_s_reg_1422[3]),
        .I4(p_Result_s_reg_1422[4]),
        .O(\storemerge8_reg_395[23]_i_3_n_23 ));
  LUT6 #(
    .INIT(64'hFFFF1D00FFFF1DFF)) 
    \storemerge8_reg_395[24]_i_2 
       (.I0(tmp_V_1_reg_1429[5]),
        .I1(p_Result_s_reg_1422[2]),
        .I2(tmp_V_1_reg_1429[1]),
        .I3(p_Result_s_reg_1422[1]),
        .I4(\storemerge8_reg_395[26]_i_3_n_23 ),
        .I5(\storemerge8_reg_395[31]_i_6_n_23 ),
        .O(\storemerge8_reg_395[24]_i_2_n_23 ));
  LUT3 #(
    .INIT(8'h04)) 
    \storemerge8_reg_395[25]_i_1 
       (.I0(udiv_26ns_26s_26_30_seq_1_U2_n_24),
        .I1(ap_CS_fsm_state21),
        .I2(tmp_4_fu_854_p3),
        .O(\storemerge8_reg_395[25]_i_1_n_23 ));
  LUT3 #(
    .INIT(8'h08)) 
    \storemerge8_reg_395[25]_i_3 
       (.I0(tmp_4_reg_1438),
        .I1(ap_CS_fsm_state52),
        .I2(icmp_ln1547_3_reg_1434),
        .O(\storemerge8_reg_395[25]_i_3_n_23 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \storemerge8_reg_395[25]_i_4 
       (.I0(\storemerge8_reg_395[26]_i_3_n_23 ),
        .I1(tmp_V_1_reg_1429[6]),
        .I2(p_Result_s_reg_1422[2]),
        .I3(tmp_V_1_reg_1429[2]),
        .I4(p_Result_s_reg_1422[1]),
        .I5(\storemerge8_reg_395[27]_i_3_n_23 ),
        .O(\storemerge8_reg_395[25]_i_4_n_23 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \storemerge8_reg_395[26]_i_1 
       (.I0(\storemerge8_reg_395[26]_i_2_n_23 ),
        .I1(\storemerge8_reg_395[30]_i_2_n_23 ),
        .I2(\storemerge8_reg_395[27]_i_2_n_23 ),
        .I3(\storemerge8_reg_395[30]_i_4_n_23 ),
        .O(p_1_in[26]));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \storemerge8_reg_395[26]_i_2 
       (.I0(\storemerge8_reg_395[26]_i_3_n_23 ),
        .I1(tmp_V_1_reg_1429[7]),
        .I2(p_Result_s_reg_1422[2]),
        .I3(tmp_V_1_reg_1429[3]),
        .I4(p_Result_s_reg_1422[1]),
        .I5(\storemerge8_reg_395[28]_i_2_n_23 ),
        .O(\storemerge8_reg_395[26]_i_2_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \storemerge8_reg_395[26]_i_3 
       (.I0(p_Result_s_reg_1422[4]),
        .I1(p_Result_s_reg_1422[3]),
        .O(\storemerge8_reg_395[26]_i_3_n_23 ));
  LUT6 #(
    .INIT(64'h74FF747400FF0000)) 
    \storemerge8_reg_395[27]_i_1 
       (.I0(\storemerge8_reg_395[28]_i_2_n_23 ),
        .I1(p_Result_s_reg_1422[1]),
        .I2(\storemerge8_reg_395[28]_i_3_n_23 ),
        .I3(\storemerge8_reg_395[27]_i_2_n_23 ),
        .I4(\storemerge8_reg_395[30]_i_2_n_23 ),
        .I5(\storemerge8_reg_395[30]_i_4_n_23 ),
        .O(p_1_in[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge8_reg_395[27]_i_2 
       (.I0(\storemerge8_reg_395[27]_i_3_n_23 ),
        .I1(p_Result_s_reg_1422[1]),
        .I2(\storemerge8_reg_395[29]_i_3_n_23 ),
        .O(\storemerge8_reg_395[27]_i_2_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hFF3FF50F)) 
    \storemerge8_reg_395[27]_i_3 
       (.I0(tmp_V_1_reg_1429[0]),
        .I1(tmp_V_1_reg_1429[4]),
        .I2(p_Result_s_reg_1422[3]),
        .I3(p_Result_s_reg_1422[4]),
        .I4(p_Result_s_reg_1422[2]),
        .O(\storemerge8_reg_395[27]_i_3_n_23 ));
  LUT6 #(
    .INIT(64'h7400FFFF74007400)) 
    \storemerge8_reg_395[28]_i_1 
       (.I0(\storemerge8_reg_395[28]_i_2_n_23 ),
        .I1(p_Result_s_reg_1422[1]),
        .I2(\storemerge8_reg_395[28]_i_3_n_23 ),
        .I3(\storemerge8_reg_395[30]_i_2_n_23 ),
        .I4(\storemerge8_reg_395[29]_i_2_n_23 ),
        .I5(\storemerge8_reg_395[30]_i_4_n_23 ),
        .O(p_1_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hF7CFF7FF)) 
    \storemerge8_reg_395[28]_i_2 
       (.I0(tmp_V_1_reg_1429[5]),
        .I1(p_Result_s_reg_1422[2]),
        .I2(p_Result_s_reg_1422[4]),
        .I3(p_Result_s_reg_1422[3]),
        .I4(tmp_V_1_reg_1429[1]),
        .O(\storemerge8_reg_395[28]_i_2_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h00883000)) 
    \storemerge8_reg_395[28]_i_3 
       (.I0(tmp_V_1_reg_1429[7]),
        .I1(p_Result_s_reg_1422[2]),
        .I2(tmp_V_1_reg_1429[3]),
        .I3(p_Result_s_reg_1422[4]),
        .I4(p_Result_s_reg_1422[3]),
        .O(\storemerge8_reg_395[28]_i_3_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \storemerge8_reg_395[29]_i_1 
       (.I0(\storemerge8_reg_395[29]_i_2_n_23 ),
        .I1(\storemerge8_reg_395[30]_i_2_n_23 ),
        .I2(\storemerge8_reg_395[30]_i_4_n_23 ),
        .I3(\storemerge8_reg_395[30]_i_3_n_23 ),
        .O(p_1_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge8_reg_395[29]_i_2 
       (.I0(\storemerge8_reg_395[29]_i_3_n_23 ),
        .I1(p_Result_s_reg_1422[1]),
        .I2(\storemerge8_reg_395[31]_i_8_n_23 ),
        .O(\storemerge8_reg_395[29]_i_2_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hF7CFF7FF)) 
    \storemerge8_reg_395[29]_i_3 
       (.I0(tmp_V_1_reg_1429[6]),
        .I1(p_Result_s_reg_1422[2]),
        .I2(p_Result_s_reg_1422[4]),
        .I3(p_Result_s_reg_1422[3]),
        .I4(tmp_V_1_reg_1429[2]),
        .O(\storemerge8_reg_395[29]_i_3_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \storemerge8_reg_395[30]_i_1 
       (.I0(\storemerge8_reg_395[30]_i_2_n_23 ),
        .I1(\storemerge8_reg_395[30]_i_3_n_23 ),
        .I2(\storemerge8_reg_395[30]_i_4_n_23 ),
        .I3(\storemerge8_reg_395[31]_i_5_n_23 ),
        .O(p_1_in[30]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \storemerge8_reg_395[30]_i_2 
       (.I0(\storemerge8_reg_395[25]_i_3_n_23 ),
        .I1(p_Result_s_reg_1422[0]),
        .I2(p_Result_s_reg_1422[7]),
        .I3(p_Result_s_reg_1422[6]),
        .I4(p_Result_s_reg_1422[5]),
        .O(\storemerge8_reg_395[30]_i_2_n_23 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \storemerge8_reg_395[30]_i_3 
       (.I0(\storemerge8_reg_395[28]_i_3_n_23 ),
        .I1(p_Result_s_reg_1422[1]),
        .I2(tmp_V_1_reg_1429[5]),
        .I3(p_Result_s_reg_1422[2]),
        .I4(tmp_V_1_reg_1429[1]),
        .I5(\storemerge8_reg_395[31]_i_9_n_23 ),
        .O(\storemerge8_reg_395[30]_i_3_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \storemerge8_reg_395[30]_i_4 
       (.I0(\storemerge8_reg_395[25]_i_3_n_23 ),
        .I1(p_Result_s_reg_1422[7]),
        .I2(p_Result_s_reg_1422[6]),
        .I3(p_Result_s_reg_1422[5]),
        .I4(p_Result_s_reg_1422[0]),
        .O(\storemerge8_reg_395[30]_i_4_n_23 ));
  LUT6 #(
    .INIT(64'h4040404040FF4040)) 
    \storemerge8_reg_395[31]_i_1 
       (.I0(icmp_ln1547_3_reg_1434),
        .I1(ap_CS_fsm_state52),
        .I2(tmp_4_reg_1438),
        .I3(tmp_4_fu_854_p3),
        .I4(ap_CS_fsm_state21),
        .I5(udiv_26ns_26s_26_30_seq_1_U2_n_24),
        .O(\storemerge8_reg_395[31]_i_1_n_23 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \storemerge8_reg_395[31]_i_2 
       (.I0(ap_CS_fsm_state52),
        .I1(tmp_4_reg_1438),
        .I2(icmp_ln1547_3_reg_1434),
        .O(\storemerge8_reg_395[31]_i_2_n_23 ));
  LUT5 #(
    .INIT(32'hB0BBB0B0)) 
    \storemerge8_reg_395[31]_i_3 
       (.I0(icmp_ln1547_3_reg_1434),
        .I1(tmp_4_reg_1438),
        .I2(\storemerge8_reg_395[31]_i_4_n_23 ),
        .I3(mul_32ns_26ns_42_1_1_U3_n_194),
        .I4(\storemerge8_reg_395[31]_i_5_n_23 ),
        .O(\storemerge8_reg_395[31]_i_3_n_23 ));
  LUT6 #(
    .INIT(64'h0000000000C000A0)) 
    \storemerge8_reg_395[31]_i_4 
       (.I0(\storemerge8_reg_395[31]_i_6_n_23 ),
        .I1(\storemerge8_reg_395[31]_i_7_n_23 ),
        .I2(p_Result_s_reg_1422[4]),
        .I3(p_Result_s_reg_1422[3]),
        .I4(p_Result_s_reg_1422[1]),
        .I5(mul_32ns_26ns_42_1_1_U3_n_193),
        .O(\storemerge8_reg_395[31]_i_4_n_23 ));
  LUT6 #(
    .INIT(64'h4744474747444444)) 
    \storemerge8_reg_395[31]_i_5 
       (.I0(\storemerge8_reg_395[31]_i_8_n_23 ),
        .I1(p_Result_s_reg_1422[1]),
        .I2(\storemerge8_reg_395[31]_i_9_n_23 ),
        .I3(tmp_V_1_reg_1429[2]),
        .I4(p_Result_s_reg_1422[2]),
        .I5(tmp_V_1_reg_1429[6]),
        .O(\storemerge8_reg_395[31]_i_5_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge8_reg_395[31]_i_6 
       (.I0(tmp_V_1_reg_1429[3]),
        .I1(p_Result_s_reg_1422[2]),
        .I2(tmp_V_1_reg_1429[7]),
        .O(\storemerge8_reg_395[31]_i_6_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge8_reg_395[31]_i_7 
       (.I0(tmp_V_1_reg_1429[1]),
        .I1(p_Result_s_reg_1422[2]),
        .I2(tmp_V_1_reg_1429[5]),
        .O(\storemerge8_reg_395[31]_i_7_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hF34FF37F)) 
    \storemerge8_reg_395[31]_i_8 
       (.I0(tmp_V_1_reg_1429[0]),
        .I1(p_Result_s_reg_1422[2]),
        .I2(p_Result_s_reg_1422[4]),
        .I3(p_Result_s_reg_1422[3]),
        .I4(tmp_V_1_reg_1429[4]),
        .O(\storemerge8_reg_395[31]_i_8_n_23 ));
  LUT2 #(
    .INIT(4'hB)) 
    \storemerge8_reg_395[31]_i_9 
       (.I0(p_Result_s_reg_1422[3]),
        .I1(p_Result_s_reg_1422[4]),
        .O(\storemerge8_reg_395[31]_i_9_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \storemerge8_reg_395[8]_i_2 
       (.I0(p_Result_s_reg_1422[4]),
        .I1(p_Result_s_reg_1422[3]),
        .O(\storemerge8_reg_395[8]_i_2_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \storemerge8_reg_395[9]_i_2 
       (.I0(p_Result_s_reg_1422[2]),
        .I1(tmp_V_1_reg_1429[0]),
        .I2(p_Result_s_reg_1422[4]),
        .I3(p_Result_s_reg_1422[3]),
        .O(\storemerge8_reg_395[9]_i_2_n_23 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \storemerge8_reg_395[9]_i_3 
       (.I0(p_Result_s_reg_1422[1]),
        .I1(p_Result_s_reg_1422[0]),
        .I2(p_Result_s_reg_1422[7]),
        .I3(p_Result_s_reg_1422[6]),
        .I4(p_Result_s_reg_1422[5]),
        .O(\storemerge8_reg_395[9]_i_3_n_23 ));
  FDRE \storemerge8_reg_395_reg[0] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_395[31]_i_2_n_23 ),
        .D(p_1_in[0]),
        .Q(in[16]),
        .R(\storemerge8_reg_395[25]_i_1_n_23 ));
  FDRE \storemerge8_reg_395_reg[10] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_395[31]_i_2_n_23 ),
        .D(p_1_in[10]),
        .Q(in[26]),
        .R(\storemerge8_reg_395[25]_i_1_n_23 ));
  FDRE \storemerge8_reg_395_reg[11] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_395[31]_i_2_n_23 ),
        .D(p_1_in[11]),
        .Q(in[27]),
        .R(\storemerge8_reg_395[25]_i_1_n_23 ));
  FDRE \storemerge8_reg_395_reg[12] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_395[31]_i_2_n_23 ),
        .D(p_1_in[12]),
        .Q(in[28]),
        .R(\storemerge8_reg_395[25]_i_1_n_23 ));
  FDRE \storemerge8_reg_395_reg[13] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_395[31]_i_2_n_23 ),
        .D(p_1_in[13]),
        .Q(in[29]),
        .R(\storemerge8_reg_395[25]_i_1_n_23 ));
  FDRE \storemerge8_reg_395_reg[14] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_395[31]_i_2_n_23 ),
        .D(p_1_in[14]),
        .Q(in[30]),
        .R(\storemerge8_reg_395[25]_i_1_n_23 ));
  FDRE \storemerge8_reg_395_reg[15] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_395[31]_i_2_n_23 ),
        .D(p_1_in[15]),
        .Q(in[31]),
        .R(\storemerge8_reg_395[25]_i_1_n_23 ));
  FDSE \storemerge8_reg_395_reg[16] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_395[31]_i_2_n_23 ),
        .D(p_1_in[16]),
        .Q(in[32]),
        .S(\storemerge8_reg_395[25]_i_1_n_23 ));
  FDRE \storemerge8_reg_395_reg[17] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_395[31]_i_2_n_23 ),
        .D(p_1_in[17]),
        .Q(in[33]),
        .R(\storemerge8_reg_395[25]_i_1_n_23 ));
  FDRE \storemerge8_reg_395_reg[18] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_395[31]_i_2_n_23 ),
        .D(p_1_in[18]),
        .Q(in[34]),
        .R(\storemerge8_reg_395[25]_i_1_n_23 ));
  FDRE \storemerge8_reg_395_reg[19] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_395[31]_i_2_n_23 ),
        .D(p_1_in[19]),
        .Q(in[35]),
        .R(\storemerge8_reg_395[25]_i_1_n_23 ));
  FDRE \storemerge8_reg_395_reg[1] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_395[31]_i_2_n_23 ),
        .D(p_1_in[1]),
        .Q(in[17]),
        .R(\storemerge8_reg_395[25]_i_1_n_23 ));
  FDRE \storemerge8_reg_395_reg[20] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_395[31]_i_2_n_23 ),
        .D(p_1_in[20]),
        .Q(in[36]),
        .R(\storemerge8_reg_395[25]_i_1_n_23 ));
  FDRE \storemerge8_reg_395_reg[21] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_395[31]_i_2_n_23 ),
        .D(p_1_in[21]),
        .Q(in[37]),
        .R(\storemerge8_reg_395[25]_i_1_n_23 ));
  FDRE \storemerge8_reg_395_reg[22] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_395[31]_i_2_n_23 ),
        .D(p_1_in[22]),
        .Q(in[38]),
        .R(\storemerge8_reg_395[25]_i_1_n_23 ));
  FDRE \storemerge8_reg_395_reg[23] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_395[31]_i_2_n_23 ),
        .D(p_1_in[23]),
        .Q(in[39]),
        .R(\storemerge8_reg_395[25]_i_1_n_23 ));
  FDRE \storemerge8_reg_395_reg[24] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_395[31]_i_2_n_23 ),
        .D(p_1_in[24]),
        .Q(in[40]),
        .R(\storemerge8_reg_395[25]_i_1_n_23 ));
  FDRE \storemerge8_reg_395_reg[25] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_395[31]_i_2_n_23 ),
        .D(p_1_in[25]),
        .Q(in[41]),
        .R(\storemerge8_reg_395[25]_i_1_n_23 ));
  FDRE \storemerge8_reg_395_reg[26] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_395[31]_i_2_n_23 ),
        .D(p_1_in[26]),
        .Q(in[42]),
        .R(\storemerge8_reg_395[31]_i_1_n_23 ));
  FDRE \storemerge8_reg_395_reg[27] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_395[31]_i_2_n_23 ),
        .D(p_1_in[27]),
        .Q(in[43]),
        .R(\storemerge8_reg_395[31]_i_1_n_23 ));
  FDRE \storemerge8_reg_395_reg[28] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_395[31]_i_2_n_23 ),
        .D(p_1_in[28]),
        .Q(in[44]),
        .R(\storemerge8_reg_395[31]_i_1_n_23 ));
  FDRE \storemerge8_reg_395_reg[29] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_395[31]_i_2_n_23 ),
        .D(p_1_in[29]),
        .Q(in[45]),
        .R(\storemerge8_reg_395[31]_i_1_n_23 ));
  FDRE \storemerge8_reg_395_reg[2] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_395[31]_i_2_n_23 ),
        .D(p_1_in[2]),
        .Q(in[18]),
        .R(\storemerge8_reg_395[25]_i_1_n_23 ));
  FDRE \storemerge8_reg_395_reg[30] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_395[31]_i_2_n_23 ),
        .D(p_1_in[30]),
        .Q(in[46]),
        .R(\storemerge8_reg_395[31]_i_1_n_23 ));
  FDRE \storemerge8_reg_395_reg[31] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_395[31]_i_2_n_23 ),
        .D(\storemerge8_reg_395[31]_i_3_n_23 ),
        .Q(in[47]),
        .R(\storemerge8_reg_395[31]_i_1_n_23 ));
  FDRE \storemerge8_reg_395_reg[3] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_395[31]_i_2_n_23 ),
        .D(p_1_in[3]),
        .Q(in[19]),
        .R(\storemerge8_reg_395[25]_i_1_n_23 ));
  FDRE \storemerge8_reg_395_reg[4] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_395[31]_i_2_n_23 ),
        .D(p_1_in[4]),
        .Q(in[20]),
        .R(\storemerge8_reg_395[25]_i_1_n_23 ));
  FDRE \storemerge8_reg_395_reg[5] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_395[31]_i_2_n_23 ),
        .D(p_1_in[5]),
        .Q(in[21]),
        .R(\storemerge8_reg_395[25]_i_1_n_23 ));
  FDRE \storemerge8_reg_395_reg[6] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_395[31]_i_2_n_23 ),
        .D(p_1_in[6]),
        .Q(in[22]),
        .R(\storemerge8_reg_395[25]_i_1_n_23 ));
  FDRE \storemerge8_reg_395_reg[7] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_395[31]_i_2_n_23 ),
        .D(p_1_in[7]),
        .Q(in[23]),
        .R(\storemerge8_reg_395[25]_i_1_n_23 ));
  FDRE \storemerge8_reg_395_reg[8] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_395[31]_i_2_n_23 ),
        .D(p_1_in[8]),
        .Q(in[24]),
        .R(\storemerge8_reg_395[25]_i_1_n_23 ));
  FDRE \storemerge8_reg_395_reg[9] 
       (.C(ap_clk),
        .CE(\storemerge8_reg_395[31]_i_2_n_23 ),
        .D(p_1_in[9]),
        .Q(in[25]),
        .R(\storemerge8_reg_395[25]_i_1_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_186[16]_i_2 
       (.I0(in[18]),
        .I1(sum_V_fu_186_reg[18]),
        .O(\sum_V_fu_186[16]_i_2_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_186[16]_i_3 
       (.I0(in[17]),
        .I1(sum_V_fu_186_reg[17]),
        .O(\sum_V_fu_186[16]_i_3_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_186[16]_i_4 
       (.I0(in[16]),
        .I1(sum_V_fu_186_reg[16]),
        .O(\sum_V_fu_186[16]_i_4_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_186[19]_i_2 
       (.I0(in[22]),
        .I1(sum_V_fu_186_reg[22]),
        .O(\sum_V_fu_186[19]_i_2_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_186[19]_i_3 
       (.I0(in[21]),
        .I1(sum_V_fu_186_reg[21]),
        .O(\sum_V_fu_186[19]_i_3_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_186[19]_i_4 
       (.I0(in[20]),
        .I1(sum_V_fu_186_reg[20]),
        .O(\sum_V_fu_186[19]_i_4_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_186[19]_i_5 
       (.I0(in[19]),
        .I1(sum_V_fu_186_reg[19]),
        .O(\sum_V_fu_186[19]_i_5_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_186[23]_i_2 
       (.I0(in[26]),
        .I1(sum_V_fu_186_reg[26]),
        .O(\sum_V_fu_186[23]_i_2_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_186[23]_i_3 
       (.I0(in[25]),
        .I1(sum_V_fu_186_reg[25]),
        .O(\sum_V_fu_186[23]_i_3_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_186[23]_i_4 
       (.I0(in[24]),
        .I1(sum_V_fu_186_reg[24]),
        .O(\sum_V_fu_186[23]_i_4_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_186[23]_i_5 
       (.I0(in[23]),
        .I1(sum_V_fu_186_reg[23]),
        .O(\sum_V_fu_186[23]_i_5_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_186[27]_i_2 
       (.I0(in[30]),
        .I1(sum_V_fu_186_reg[30]),
        .O(\sum_V_fu_186[27]_i_2_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_186[27]_i_3 
       (.I0(in[29]),
        .I1(sum_V_fu_186_reg[29]),
        .O(\sum_V_fu_186[27]_i_3_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_186[27]_i_4 
       (.I0(in[28]),
        .I1(sum_V_fu_186_reg[28]),
        .O(\sum_V_fu_186[27]_i_4_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_186[27]_i_5 
       (.I0(in[27]),
        .I1(sum_V_fu_186_reg[27]),
        .O(\sum_V_fu_186[27]_i_5_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_186[31]_i_2 
       (.I0(in[34]),
        .I1(sum_V_fu_186_reg[34]),
        .O(\sum_V_fu_186[31]_i_2_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_186[31]_i_3 
       (.I0(in[33]),
        .I1(sum_V_fu_186_reg[33]),
        .O(\sum_V_fu_186[31]_i_3_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_186[31]_i_4 
       (.I0(in[32]),
        .I1(sum_V_fu_186_reg[32]),
        .O(\sum_V_fu_186[31]_i_4_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_186[31]_i_5 
       (.I0(in[31]),
        .I1(sum_V_fu_186_reg[31]),
        .O(\sum_V_fu_186[31]_i_5_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_186[35]_i_2 
       (.I0(in[38]),
        .I1(sum_V_fu_186_reg[38]),
        .O(\sum_V_fu_186[35]_i_2_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_186[35]_i_3 
       (.I0(in[37]),
        .I1(sum_V_fu_186_reg[37]),
        .O(\sum_V_fu_186[35]_i_3_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_186[35]_i_4 
       (.I0(in[36]),
        .I1(sum_V_fu_186_reg[36]),
        .O(\sum_V_fu_186[35]_i_4_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_186[35]_i_5 
       (.I0(in[35]),
        .I1(sum_V_fu_186_reg[35]),
        .O(\sum_V_fu_186[35]_i_5_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_186[39]_i_2 
       (.I0(in[42]),
        .I1(sum_V_fu_186_reg[42]),
        .O(\sum_V_fu_186[39]_i_2_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_186[39]_i_3 
       (.I0(in[41]),
        .I1(sum_V_fu_186_reg[41]),
        .O(\sum_V_fu_186[39]_i_3_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_186[39]_i_4 
       (.I0(in[40]),
        .I1(sum_V_fu_186_reg[40]),
        .O(\sum_V_fu_186[39]_i_4_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_186[39]_i_5 
       (.I0(in[39]),
        .I1(sum_V_fu_186_reg[39]),
        .O(\sum_V_fu_186[39]_i_5_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_186[43]_i_2 
       (.I0(in[46]),
        .I1(sum_V_fu_186_reg[46]),
        .O(\sum_V_fu_186[43]_i_2_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_186[43]_i_3 
       (.I0(in[45]),
        .I1(sum_V_fu_186_reg[45]),
        .O(\sum_V_fu_186[43]_i_3_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_186[43]_i_4 
       (.I0(in[44]),
        .I1(sum_V_fu_186_reg[44]),
        .O(\sum_V_fu_186[43]_i_4_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_186[43]_i_5 
       (.I0(in[43]),
        .I1(sum_V_fu_186_reg[43]),
        .O(\sum_V_fu_186[43]_i_5_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_V_fu_186[47]_i_2 
       (.I0(in[47]),
        .I1(sum_V_fu_186_reg[47]),
        .O(\sum_V_fu_186[47]_i_2_n_23 ));
  FDRE \sum_V_fu_186_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[16]_i_1_n_29 ),
        .Q(sum_V_fu_186_reg[16]),
        .R(ap_NS_fsm111_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sum_V_fu_186_reg[16]_i_1 
       (.CI(1'b0),
        .CO({\sum_V_fu_186_reg[16]_i_1_n_23 ,\sum_V_fu_186_reg[16]_i_1_n_24 ,\sum_V_fu_186_reg[16]_i_1_n_25 ,\sum_V_fu_186_reg[16]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({in[18:16],1'b0}),
        .O({\sum_V_fu_186_reg[16]_i_1_n_27 ,\sum_V_fu_186_reg[16]_i_1_n_28 ,\sum_V_fu_186_reg[16]_i_1_n_29 ,\NLW_sum_V_fu_186_reg[16]_i_1_O_UNCONNECTED [0]}),
        .S({\sum_V_fu_186[16]_i_2_n_23 ,\sum_V_fu_186[16]_i_3_n_23 ,\sum_V_fu_186[16]_i_4_n_23 ,1'b0}));
  FDRE \sum_V_fu_186_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[16]_i_1_n_28 ),
        .Q(sum_V_fu_186_reg[17]),
        .R(ap_NS_fsm111_out));
  FDRE \sum_V_fu_186_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[16]_i_1_n_27 ),
        .Q(sum_V_fu_186_reg[18]),
        .R(ap_NS_fsm111_out));
  FDRE \sum_V_fu_186_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[19]_i_1_n_30 ),
        .Q(sum_V_fu_186_reg[19]),
        .R(ap_NS_fsm111_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sum_V_fu_186_reg[19]_i_1 
       (.CI(\sum_V_fu_186_reg[16]_i_1_n_23 ),
        .CO({\sum_V_fu_186_reg[19]_i_1_n_23 ,\sum_V_fu_186_reg[19]_i_1_n_24 ,\sum_V_fu_186_reg[19]_i_1_n_25 ,\sum_V_fu_186_reg[19]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI(in[22:19]),
        .O({\sum_V_fu_186_reg[19]_i_1_n_27 ,\sum_V_fu_186_reg[19]_i_1_n_28 ,\sum_V_fu_186_reg[19]_i_1_n_29 ,\sum_V_fu_186_reg[19]_i_1_n_30 }),
        .S({\sum_V_fu_186[19]_i_2_n_23 ,\sum_V_fu_186[19]_i_3_n_23 ,\sum_V_fu_186[19]_i_4_n_23 ,\sum_V_fu_186[19]_i_5_n_23 }));
  FDRE \sum_V_fu_186_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[19]_i_1_n_29 ),
        .Q(sum_V_fu_186_reg[20]),
        .R(ap_NS_fsm111_out));
  FDRE \sum_V_fu_186_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[19]_i_1_n_28 ),
        .Q(sum_V_fu_186_reg[21]),
        .R(ap_NS_fsm111_out));
  FDRE \sum_V_fu_186_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[19]_i_1_n_27 ),
        .Q(sum_V_fu_186_reg[22]),
        .R(ap_NS_fsm111_out));
  FDRE \sum_V_fu_186_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[23]_i_1_n_30 ),
        .Q(sum_V_fu_186_reg[23]),
        .R(ap_NS_fsm111_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sum_V_fu_186_reg[23]_i_1 
       (.CI(\sum_V_fu_186_reg[19]_i_1_n_23 ),
        .CO({\sum_V_fu_186_reg[23]_i_1_n_23 ,\sum_V_fu_186_reg[23]_i_1_n_24 ,\sum_V_fu_186_reg[23]_i_1_n_25 ,\sum_V_fu_186_reg[23]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI(in[26:23]),
        .O({\sum_V_fu_186_reg[23]_i_1_n_27 ,\sum_V_fu_186_reg[23]_i_1_n_28 ,\sum_V_fu_186_reg[23]_i_1_n_29 ,\sum_V_fu_186_reg[23]_i_1_n_30 }),
        .S({\sum_V_fu_186[23]_i_2_n_23 ,\sum_V_fu_186[23]_i_3_n_23 ,\sum_V_fu_186[23]_i_4_n_23 ,\sum_V_fu_186[23]_i_5_n_23 }));
  FDRE \sum_V_fu_186_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[23]_i_1_n_29 ),
        .Q(sum_V_fu_186_reg[24]),
        .R(ap_NS_fsm111_out));
  FDRE \sum_V_fu_186_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[23]_i_1_n_28 ),
        .Q(sum_V_fu_186_reg[25]),
        .R(ap_NS_fsm111_out));
  FDRE \sum_V_fu_186_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[23]_i_1_n_27 ),
        .Q(sum_V_fu_186_reg[26]),
        .R(ap_NS_fsm111_out));
  FDRE \sum_V_fu_186_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[27]_i_1_n_30 ),
        .Q(sum_V_fu_186_reg[27]),
        .R(ap_NS_fsm111_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sum_V_fu_186_reg[27]_i_1 
       (.CI(\sum_V_fu_186_reg[23]_i_1_n_23 ),
        .CO({\sum_V_fu_186_reg[27]_i_1_n_23 ,\sum_V_fu_186_reg[27]_i_1_n_24 ,\sum_V_fu_186_reg[27]_i_1_n_25 ,\sum_V_fu_186_reg[27]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI(in[30:27]),
        .O({\sum_V_fu_186_reg[27]_i_1_n_27 ,\sum_V_fu_186_reg[27]_i_1_n_28 ,\sum_V_fu_186_reg[27]_i_1_n_29 ,\sum_V_fu_186_reg[27]_i_1_n_30 }),
        .S({\sum_V_fu_186[27]_i_2_n_23 ,\sum_V_fu_186[27]_i_3_n_23 ,\sum_V_fu_186[27]_i_4_n_23 ,\sum_V_fu_186[27]_i_5_n_23 }));
  FDRE \sum_V_fu_186_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[27]_i_1_n_29 ),
        .Q(sum_V_fu_186_reg[28]),
        .R(ap_NS_fsm111_out));
  FDRE \sum_V_fu_186_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[27]_i_1_n_28 ),
        .Q(sum_V_fu_186_reg[29]),
        .R(ap_NS_fsm111_out));
  FDRE \sum_V_fu_186_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[27]_i_1_n_27 ),
        .Q(sum_V_fu_186_reg[30]),
        .R(ap_NS_fsm111_out));
  FDRE \sum_V_fu_186_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[31]_i_1_n_30 ),
        .Q(sum_V_fu_186_reg[31]),
        .R(ap_NS_fsm111_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sum_V_fu_186_reg[31]_i_1 
       (.CI(\sum_V_fu_186_reg[27]_i_1_n_23 ),
        .CO({\sum_V_fu_186_reg[31]_i_1_n_23 ,\sum_V_fu_186_reg[31]_i_1_n_24 ,\sum_V_fu_186_reg[31]_i_1_n_25 ,\sum_V_fu_186_reg[31]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI(in[34:31]),
        .O({\sum_V_fu_186_reg[31]_i_1_n_27 ,\sum_V_fu_186_reg[31]_i_1_n_28 ,\sum_V_fu_186_reg[31]_i_1_n_29 ,\sum_V_fu_186_reg[31]_i_1_n_30 }),
        .S({\sum_V_fu_186[31]_i_2_n_23 ,\sum_V_fu_186[31]_i_3_n_23 ,\sum_V_fu_186[31]_i_4_n_23 ,\sum_V_fu_186[31]_i_5_n_23 }));
  FDRE \sum_V_fu_186_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[31]_i_1_n_29 ),
        .Q(sum_V_fu_186_reg[32]),
        .R(ap_NS_fsm111_out));
  FDRE \sum_V_fu_186_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[31]_i_1_n_28 ),
        .Q(sum_V_fu_186_reg[33]),
        .R(ap_NS_fsm111_out));
  FDRE \sum_V_fu_186_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[31]_i_1_n_27 ),
        .Q(sum_V_fu_186_reg[34]),
        .R(ap_NS_fsm111_out));
  FDRE \sum_V_fu_186_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[35]_i_1_n_30 ),
        .Q(sum_V_fu_186_reg[35]),
        .R(ap_NS_fsm111_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sum_V_fu_186_reg[35]_i_1 
       (.CI(\sum_V_fu_186_reg[31]_i_1_n_23 ),
        .CO({\sum_V_fu_186_reg[35]_i_1_n_23 ,\sum_V_fu_186_reg[35]_i_1_n_24 ,\sum_V_fu_186_reg[35]_i_1_n_25 ,\sum_V_fu_186_reg[35]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI(in[38:35]),
        .O({\sum_V_fu_186_reg[35]_i_1_n_27 ,\sum_V_fu_186_reg[35]_i_1_n_28 ,\sum_V_fu_186_reg[35]_i_1_n_29 ,\sum_V_fu_186_reg[35]_i_1_n_30 }),
        .S({\sum_V_fu_186[35]_i_2_n_23 ,\sum_V_fu_186[35]_i_3_n_23 ,\sum_V_fu_186[35]_i_4_n_23 ,\sum_V_fu_186[35]_i_5_n_23 }));
  FDRE \sum_V_fu_186_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[35]_i_1_n_29 ),
        .Q(sum_V_fu_186_reg[36]),
        .R(ap_NS_fsm111_out));
  FDRE \sum_V_fu_186_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[35]_i_1_n_28 ),
        .Q(sum_V_fu_186_reg[37]),
        .R(ap_NS_fsm111_out));
  FDRE \sum_V_fu_186_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[35]_i_1_n_27 ),
        .Q(sum_V_fu_186_reg[38]),
        .R(ap_NS_fsm111_out));
  FDRE \sum_V_fu_186_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[39]_i_1_n_30 ),
        .Q(sum_V_fu_186_reg[39]),
        .R(ap_NS_fsm111_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sum_V_fu_186_reg[39]_i_1 
       (.CI(\sum_V_fu_186_reg[35]_i_1_n_23 ),
        .CO({\sum_V_fu_186_reg[39]_i_1_n_23 ,\sum_V_fu_186_reg[39]_i_1_n_24 ,\sum_V_fu_186_reg[39]_i_1_n_25 ,\sum_V_fu_186_reg[39]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI(in[42:39]),
        .O({\sum_V_fu_186_reg[39]_i_1_n_27 ,\sum_V_fu_186_reg[39]_i_1_n_28 ,\sum_V_fu_186_reg[39]_i_1_n_29 ,\sum_V_fu_186_reg[39]_i_1_n_30 }),
        .S({\sum_V_fu_186[39]_i_2_n_23 ,\sum_V_fu_186[39]_i_3_n_23 ,\sum_V_fu_186[39]_i_4_n_23 ,\sum_V_fu_186[39]_i_5_n_23 }));
  FDRE \sum_V_fu_186_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[39]_i_1_n_29 ),
        .Q(sum_V_fu_186_reg[40]),
        .R(ap_NS_fsm111_out));
  FDRE \sum_V_fu_186_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[39]_i_1_n_28 ),
        .Q(sum_V_fu_186_reg[41]),
        .R(ap_NS_fsm111_out));
  FDRE \sum_V_fu_186_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[39]_i_1_n_27 ),
        .Q(sum_V_fu_186_reg[42]),
        .R(ap_NS_fsm111_out));
  FDRE \sum_V_fu_186_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[43]_i_1_n_30 ),
        .Q(sum_V_fu_186_reg[43]),
        .R(ap_NS_fsm111_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sum_V_fu_186_reg[43]_i_1 
       (.CI(\sum_V_fu_186_reg[39]_i_1_n_23 ),
        .CO({\sum_V_fu_186_reg[43]_i_1_n_23 ,\sum_V_fu_186_reg[43]_i_1_n_24 ,\sum_V_fu_186_reg[43]_i_1_n_25 ,\sum_V_fu_186_reg[43]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI(in[46:43]),
        .O({\sum_V_fu_186_reg[43]_i_1_n_27 ,\sum_V_fu_186_reg[43]_i_1_n_28 ,\sum_V_fu_186_reg[43]_i_1_n_29 ,\sum_V_fu_186_reg[43]_i_1_n_30 }),
        .S({\sum_V_fu_186[43]_i_2_n_23 ,\sum_V_fu_186[43]_i_3_n_23 ,\sum_V_fu_186[43]_i_4_n_23 ,\sum_V_fu_186[43]_i_5_n_23 }));
  FDRE \sum_V_fu_186_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[43]_i_1_n_29 ),
        .Q(sum_V_fu_186_reg[44]),
        .R(ap_NS_fsm111_out));
  FDRE \sum_V_fu_186_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[43]_i_1_n_28 ),
        .Q(sum_V_fu_186_reg[45]),
        .R(ap_NS_fsm111_out));
  FDRE \sum_V_fu_186_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[43]_i_1_n_27 ),
        .Q(sum_V_fu_186_reg[46]),
        .R(ap_NS_fsm111_out));
  FDRE \sum_V_fu_186_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[47]_i_1_n_30 ),
        .Q(sum_V_fu_186_reg[47]),
        .R(ap_NS_fsm111_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sum_V_fu_186_reg[47]_i_1 
       (.CI(\sum_V_fu_186_reg[43]_i_1_n_23 ),
        .CO({\sum_V_fu_186_reg[47]_i_1_n_23 ,\sum_V_fu_186_reg[47]_i_1_n_24 ,\sum_V_fu_186_reg[47]_i_1_n_25 ,\sum_V_fu_186_reg[47]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,in[47]}),
        .O({\sum_V_fu_186_reg[47]_i_1_n_27 ,\sum_V_fu_186_reg[47]_i_1_n_28 ,\sum_V_fu_186_reg[47]_i_1_n_29 ,\sum_V_fu_186_reg[47]_i_1_n_30 }),
        .S({sum_V_fu_186_reg[50:48],\sum_V_fu_186[47]_i_2_n_23 }));
  FDRE \sum_V_fu_186_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[47]_i_1_n_29 ),
        .Q(sum_V_fu_186_reg[48]),
        .R(ap_NS_fsm111_out));
  FDRE \sum_V_fu_186_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[47]_i_1_n_28 ),
        .Q(sum_V_fu_186_reg[49]),
        .R(ap_NS_fsm111_out));
  FDRE \sum_V_fu_186_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[47]_i_1_n_27 ),
        .Q(sum_V_fu_186_reg[50]),
        .R(ap_NS_fsm111_out));
  FDRE \sum_V_fu_186_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[51]_i_1_n_30 ),
        .Q(sum_V_fu_186_reg[51]),
        .R(ap_NS_fsm111_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sum_V_fu_186_reg[51]_i_1 
       (.CI(\sum_V_fu_186_reg[47]_i_1_n_23 ),
        .CO({\sum_V_fu_186_reg[51]_i_1_n_23 ,\sum_V_fu_186_reg[51]_i_1_n_24 ,\sum_V_fu_186_reg[51]_i_1_n_25 ,\sum_V_fu_186_reg[51]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sum_V_fu_186_reg[51]_i_1_n_27 ,\sum_V_fu_186_reg[51]_i_1_n_28 ,\sum_V_fu_186_reg[51]_i_1_n_29 ,\sum_V_fu_186_reg[51]_i_1_n_30 }),
        .S(sum_V_fu_186_reg[54:51]));
  FDRE \sum_V_fu_186_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[51]_i_1_n_29 ),
        .Q(sum_V_fu_186_reg[52]),
        .R(ap_NS_fsm111_out));
  FDRE \sum_V_fu_186_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[51]_i_1_n_28 ),
        .Q(sum_V_fu_186_reg[53]),
        .R(ap_NS_fsm111_out));
  FDRE \sum_V_fu_186_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[51]_i_1_n_27 ),
        .Q(sum_V_fu_186_reg[54]),
        .R(ap_NS_fsm111_out));
  FDRE \sum_V_fu_186_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[55]_i_1_n_30 ),
        .Q(sum_V_fu_186_reg[55]),
        .R(ap_NS_fsm111_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sum_V_fu_186_reg[55]_i_1 
       (.CI(\sum_V_fu_186_reg[51]_i_1_n_23 ),
        .CO({\sum_V_fu_186_reg[55]_i_1_n_23 ,\sum_V_fu_186_reg[55]_i_1_n_24 ,\sum_V_fu_186_reg[55]_i_1_n_25 ,\sum_V_fu_186_reg[55]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sum_V_fu_186_reg[55]_i_1_n_27 ,\sum_V_fu_186_reg[55]_i_1_n_28 ,\sum_V_fu_186_reg[55]_i_1_n_29 ,\sum_V_fu_186_reg[55]_i_1_n_30 }),
        .S(sum_V_fu_186_reg[58:55]));
  FDRE \sum_V_fu_186_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[55]_i_1_n_29 ),
        .Q(sum_V_fu_186_reg[56]),
        .R(ap_NS_fsm111_out));
  FDRE \sum_V_fu_186_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[55]_i_1_n_28 ),
        .Q(sum_V_fu_186_reg[57]),
        .R(ap_NS_fsm111_out));
  FDRE \sum_V_fu_186_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[55]_i_1_n_27 ),
        .Q(sum_V_fu_186_reg[58]),
        .R(ap_NS_fsm111_out));
  FDRE \sum_V_fu_186_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[59]_i_1_n_30 ),
        .Q(sum_V_fu_186_reg[59]),
        .R(ap_NS_fsm111_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sum_V_fu_186_reg[59]_i_1 
       (.CI(\sum_V_fu_186_reg[55]_i_1_n_23 ),
        .CO({\sum_V_fu_186_reg[59]_i_1_n_23 ,\sum_V_fu_186_reg[59]_i_1_n_24 ,\sum_V_fu_186_reg[59]_i_1_n_25 ,\sum_V_fu_186_reg[59]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sum_V_fu_186_reg[59]_i_1_n_27 ,\sum_V_fu_186_reg[59]_i_1_n_28 ,\sum_V_fu_186_reg[59]_i_1_n_29 ,\sum_V_fu_186_reg[59]_i_1_n_30 }),
        .S(sum_V_fu_186_reg[62:59]));
  FDRE \sum_V_fu_186_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[59]_i_1_n_29 ),
        .Q(sum_V_fu_186_reg[60]),
        .R(ap_NS_fsm111_out));
  FDRE \sum_V_fu_186_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[59]_i_1_n_28 ),
        .Q(sum_V_fu_186_reg[61]),
        .R(ap_NS_fsm111_out));
  FDRE \sum_V_fu_186_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[59]_i_1_n_27 ),
        .Q(sum_V_fu_186_reg[62]),
        .R(ap_NS_fsm111_out));
  FDRE \sum_V_fu_186_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(\sum_V_fu_186_reg[63]_i_1_n_30 ),
        .Q(sum_V_fu_186_reg[63]),
        .R(ap_NS_fsm111_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sum_V_fu_186_reg[63]_i_1 
       (.CI(\sum_V_fu_186_reg[59]_i_1_n_23 ),
        .CO(\NLW_sum_V_fu_186_reg[63]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sum_V_fu_186_reg[63]_i_1_O_UNCONNECTED [3:1],\sum_V_fu_186_reg[63]_i_1_n_30 }),
        .S({1'b0,1'b0,1'b0,sum_V_fu_186_reg[63]}));
  FDRE \tmp_2_cast_reg_1411_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(trunc_ln1201_fu_755_p1[32]),
        .Q(tmp_2_cast_reg_1411[0]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1411_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(trunc_ln1201_fu_755_p1[42]),
        .Q(tmp_2_cast_reg_1411[10]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1411_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(trunc_ln1201_fu_755_p1[43]),
        .Q(tmp_2_cast_reg_1411[11]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1411_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(trunc_ln1201_fu_755_p1[44]),
        .Q(tmp_2_cast_reg_1411[12]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1411_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(trunc_ln1201_fu_755_p1[45]),
        .Q(tmp_2_cast_reg_1411[13]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1411_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(trunc_ln1201_fu_755_p1[46]),
        .Q(tmp_2_cast_reg_1411[14]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1411_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(trunc_ln1201_fu_755_p1[47]),
        .Q(tmp_2_cast_reg_1411[15]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1411_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(trunc_ln1201_fu_755_p1[33]),
        .Q(tmp_2_cast_reg_1411[1]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1411_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(trunc_ln1201_fu_755_p1[34]),
        .Q(tmp_2_cast_reg_1411[2]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1411_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(trunc_ln1201_fu_755_p1[35]),
        .Q(tmp_2_cast_reg_1411[3]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1411_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(trunc_ln1201_fu_755_p1[36]),
        .Q(tmp_2_cast_reg_1411[4]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1411_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(trunc_ln1201_fu_755_p1[37]),
        .Q(tmp_2_cast_reg_1411[5]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1411_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(trunc_ln1201_fu_755_p1[38]),
        .Q(tmp_2_cast_reg_1411[6]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1411_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(trunc_ln1201_fu_755_p1[39]),
        .Q(tmp_2_cast_reg_1411[7]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1411_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(trunc_ln1201_fu_755_p1[40]),
        .Q(tmp_2_cast_reg_1411[8]),
        .R(1'b0));
  FDRE \tmp_2_cast_reg_1411_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(trunc_ln1201_fu_755_p1[41]),
        .Q(tmp_2_cast_reg_1411[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8F80)) 
    \tmp_3_reg_1400[0]_i_1 
       (.I0(x_V_fu_703_p2__0[15]),
        .I1(sub_ln712_2_fu_716_p2[15]),
        .I2(ap_CS_fsm_state18),
        .I3(tmp_3_reg_1400),
        .O(\tmp_3_reg_1400[0]_i_1_n_23 ));
  FDRE \tmp_3_reg_1400_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_3_reg_1400[0]_i_1_n_23 ),
        .Q(tmp_3_reg_1400),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_4_reg_1438[0]_i_1 
       (.I0(tmp_4_fu_854_p3),
        .I1(ap_CS_fsm_state21),
        .I2(udiv_26ns_26s_26_30_seq_1_U2_n_24),
        .I3(tmp_4_reg_1438),
        .O(\tmp_4_reg_1438[0]_i_1_n_23 ));
  FDRE \tmp_4_reg_1438_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_4_reg_1438[0]_i_1_n_23 ),
        .Q(tmp_4_reg_1438),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x10 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_5_reg_1457_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_5_reg_1457_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dividend_tmp[25:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_5_reg_1457_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_5_reg_1457_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_5_reg_1457_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(done0),
        .CEB2(ap_CS_fsm_state50),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state51),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_5_reg_1457_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_5_reg_1457_reg_OVERFLOW_UNCONNECTED),
        .P({tmp_5_reg_1457_reg_n_81,tmp_5_reg_1457_reg_n_82,tmp_5_reg_1457_reg_n_83,tmp_5_reg_1457_reg_n_84,tmp_5_reg_1457_reg_n_85,tmp_5_reg_1457_reg_n_86,tmp_5_reg_1457_reg_n_87,tmp_5_reg_1457_reg_n_88,tmp_5_reg_1457_reg_n_89,tmp_5_reg_1457_reg_n_90,tmp_5_reg_1457_reg_n_91,tmp_5_reg_1457_reg_n_92,tmp_5_reg_1457_reg_n_93,tmp_5_reg_1457_reg_n_94,tmp_5_reg_1457_reg_n_95,tmp_5_reg_1457_reg_n_96,tmp_5_reg_1457_reg_n_97,tmp_5_reg_1457_reg_n_98,tmp_5_reg_1457_reg_n_99,tmp_5_reg_1457_reg_n_100,tmp_5_reg_1457_reg_n_101,tmp_5_reg_1457_reg_n_102,tmp_5_reg_1457_reg_n_103,tmp_5_reg_1457_reg_n_104,tmp_5_reg_1457_reg_n_105,tmp_5_reg_1457_reg_n_106,tmp_5_reg_1457_reg_n_107,tmp_5_reg_1457_reg_n_108,tmp_5_reg_1457_reg_n_109,tmp_5_reg_1457_reg_n_110,tmp_5_reg_1457_reg_n_111,tmp_5_reg_1457_reg_n_112,tmp_5_reg_1457_reg_n_113,tmp_5_reg_1457_reg_n_114,tmp_5_reg_1457_reg_n_115,tmp_5_reg_1457_reg_n_116,tmp_5_reg_1457_reg_n_117,tmp_5_reg_1457_reg_n_118,tmp_5_reg_1457_reg_n_119,tmp_5_reg_1457_reg_n_120,tmp_5_reg_1457_reg_n_121,tmp_5_reg_1457_reg_n_122,tmp_5_reg_1457_reg_n_123,tmp_5_reg_1457_reg_n_124,tmp_5_reg_1457_reg_n_125,tmp_5_reg_1457_reg_n_126,tmp_5_reg_1457_reg_n_127,tmp_5_reg_1457_reg_n_128}),
        .PATTERNBDETECT(NLW_tmp_5_reg_1457_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_5_reg_1457_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({mul_32ns_26ns_42_1_1_U3_n_40,mul_32ns_26ns_42_1_1_U3_n_41,mul_32ns_26ns_42_1_1_U3_n_42,mul_32ns_26ns_42_1_1_U3_n_43,mul_32ns_26ns_42_1_1_U3_n_44,mul_32ns_26ns_42_1_1_U3_n_45,mul_32ns_26ns_42_1_1_U3_n_46,mul_32ns_26ns_42_1_1_U3_n_47,mul_32ns_26ns_42_1_1_U3_n_48,mul_32ns_26ns_42_1_1_U3_n_49,mul_32ns_26ns_42_1_1_U3_n_50,mul_32ns_26ns_42_1_1_U3_n_51,mul_32ns_26ns_42_1_1_U3_n_52,mul_32ns_26ns_42_1_1_U3_n_53,mul_32ns_26ns_42_1_1_U3_n_54,mul_32ns_26ns_42_1_1_U3_n_55,mul_32ns_26ns_42_1_1_U3_n_56,mul_32ns_26ns_42_1_1_U3_n_57,mul_32ns_26ns_42_1_1_U3_n_58,mul_32ns_26ns_42_1_1_U3_n_59,mul_32ns_26ns_42_1_1_U3_n_60,mul_32ns_26ns_42_1_1_U3_n_61,mul_32ns_26ns_42_1_1_U3_n_62,mul_32ns_26ns_42_1_1_U3_n_63,mul_32ns_26ns_42_1_1_U3_n_64,mul_32ns_26ns_42_1_1_U3_n_65,mul_32ns_26ns_42_1_1_U3_n_66,mul_32ns_26ns_42_1_1_U3_n_67,mul_32ns_26ns_42_1_1_U3_n_68,mul_32ns_26ns_42_1_1_U3_n_69,mul_32ns_26ns_42_1_1_U3_n_70,mul_32ns_26ns_42_1_1_U3_n_71,mul_32ns_26ns_42_1_1_U3_n_72,mul_32ns_26ns_42_1_1_U3_n_73,mul_32ns_26ns_42_1_1_U3_n_74,mul_32ns_26ns_42_1_1_U3_n_75,mul_32ns_26ns_42_1_1_U3_n_76,mul_32ns_26ns_42_1_1_U3_n_77,mul_32ns_26ns_42_1_1_U3_n_78,mul_32ns_26ns_42_1_1_U3_n_79,mul_32ns_26ns_42_1_1_U3_n_80,mul_32ns_26ns_42_1_1_U3_n_81,mul_32ns_26ns_42_1_1_U3_n_82,mul_32ns_26ns_42_1_1_U3_n_83,mul_32ns_26ns_42_1_1_U3_n_84,mul_32ns_26ns_42_1_1_U3_n_85,mul_32ns_26ns_42_1_1_U3_n_86,mul_32ns_26ns_42_1_1_U3_n_87}),
        .PCOUT(NLW_tmp_5_reg_1457_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_5_reg_1457_reg_UNDERFLOW_UNCONNECTED));
  FDRE \tmp_5_reg_1457_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(mul_32ns_26ns_42_1_1_U3_n_39),
        .Q(\tmp_5_reg_1457_reg_n_23_[0] ),
        .R(1'b0));
  FDRE \tmp_5_reg_1457_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(mul_32ns_26ns_42_1_1_U3_n_29),
        .Q(\tmp_5_reg_1457_reg_n_23_[10] ),
        .R(1'b0));
  FDRE \tmp_5_reg_1457_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(mul_32ns_26ns_42_1_1_U3_n_28),
        .Q(\tmp_5_reg_1457_reg_n_23_[11] ),
        .R(1'b0));
  FDRE \tmp_5_reg_1457_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(mul_32ns_26ns_42_1_1_U3_n_27),
        .Q(\tmp_5_reg_1457_reg_n_23_[12] ),
        .R(1'b0));
  FDRE \tmp_5_reg_1457_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(mul_32ns_26ns_42_1_1_U3_n_26),
        .Q(\tmp_5_reg_1457_reg_n_23_[13] ),
        .R(1'b0));
  FDRE \tmp_5_reg_1457_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(mul_32ns_26ns_42_1_1_U3_n_25),
        .Q(\tmp_5_reg_1457_reg_n_23_[14] ),
        .R(1'b0));
  FDRE \tmp_5_reg_1457_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(mul_32ns_26ns_42_1_1_U3_n_24),
        .Q(\tmp_5_reg_1457_reg_n_23_[15] ),
        .R(1'b0));
  FDRE \tmp_5_reg_1457_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(mul_32ns_26ns_42_1_1_U3_n_23),
        .Q(\tmp_5_reg_1457_reg_n_23_[16] ),
        .R(1'b0));
  FDRE \tmp_5_reg_1457_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(mul_32ns_26ns_42_1_1_U3_n_118),
        .Q(\tmp_5_reg_1457_reg[16]__0_n_23 ),
        .R(1'b0));
  FDRE \tmp_5_reg_1457_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(mul_32ns_26ns_42_1_1_U3_n_38),
        .Q(\tmp_5_reg_1457_reg_n_23_[1] ),
        .R(1'b0));
  FDRE \tmp_5_reg_1457_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(mul_32ns_26ns_42_1_1_U3_n_37),
        .Q(\tmp_5_reg_1457_reg_n_23_[2] ),
        .R(1'b0));
  FDRE \tmp_5_reg_1457_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(mul_32ns_26ns_42_1_1_U3_n_36),
        .Q(\tmp_5_reg_1457_reg_n_23_[3] ),
        .R(1'b0));
  FDRE \tmp_5_reg_1457_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(mul_32ns_26ns_42_1_1_U3_n_35),
        .Q(\tmp_5_reg_1457_reg_n_23_[4] ),
        .R(1'b0));
  FDRE \tmp_5_reg_1457_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(mul_32ns_26ns_42_1_1_U3_n_34),
        .Q(\tmp_5_reg_1457_reg_n_23_[5] ),
        .R(1'b0));
  FDRE \tmp_5_reg_1457_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(mul_32ns_26ns_42_1_1_U3_n_33),
        .Q(\tmp_5_reg_1457_reg_n_23_[6] ),
        .R(1'b0));
  FDRE \tmp_5_reg_1457_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(mul_32ns_26ns_42_1_1_U3_n_32),
        .Q(\tmp_5_reg_1457_reg_n_23_[7] ),
        .R(1'b0));
  FDRE \tmp_5_reg_1457_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(mul_32ns_26ns_42_1_1_U3_n_31),
        .Q(\tmp_5_reg_1457_reg_n_23_[8] ),
        .R(1'b0));
  FDRE \tmp_5_reg_1457_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(mul_32ns_26ns_42_1_1_U3_n_30),
        .Q(\tmp_5_reg_1457_reg_n_23_[9] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x10 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_5_reg_1457_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({mul_32ns_26ns_42_1_1_U3_n_88,mul_32ns_26ns_42_1_1_U3_n_89,mul_32ns_26ns_42_1_1_U3_n_90,mul_32ns_26ns_42_1_1_U3_n_91,mul_32ns_26ns_42_1_1_U3_n_92,mul_32ns_26ns_42_1_1_U3_n_93,mul_32ns_26ns_42_1_1_U3_n_94,mul_32ns_26ns_42_1_1_U3_n_95,mul_32ns_26ns_42_1_1_U3_n_96,mul_32ns_26ns_42_1_1_U3_n_97,mul_32ns_26ns_42_1_1_U3_n_98,mul_32ns_26ns_42_1_1_U3_n_99,mul_32ns_26ns_42_1_1_U3_n_100,mul_32ns_26ns_42_1_1_U3_n_101,mul_32ns_26ns_42_1_1_U3_n_102,mul_32ns_26ns_42_1_1_U3_n_103,mul_32ns_26ns_42_1_1_U3_n_104,mul_32ns_26ns_42_1_1_U3_n_105,mul_32ns_26ns_42_1_1_U3_n_106,mul_32ns_26ns_42_1_1_U3_n_107,mul_32ns_26ns_42_1_1_U3_n_108,mul_32ns_26ns_42_1_1_U3_n_109,mul_32ns_26ns_42_1_1_U3_n_110,mul_32ns_26ns_42_1_1_U3_n_111,mul_32ns_26ns_42_1_1_U3_n_112,mul_32ns_26ns_42_1_1_U3_n_113,mul_32ns_26ns_42_1_1_U3_n_114,mul_32ns_26ns_42_1_1_U3_n_115,mul_32ns_26ns_42_1_1_U3_n_116,mul_32ns_26ns_42_1_1_U3_n_117}),
        .ACOUT(NLW_tmp_5_reg_1457_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dividend_tmp[25:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_5_reg_1457_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_5_reg_1457_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_5_reg_1457_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(done0),
        .CEB2(ap_CS_fsm_state50),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state51),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_5_reg_1457_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_5_reg_1457_reg__0_OVERFLOW_UNCONNECTED),
        .P({tmp_5_reg_1457_reg__0_n_81,tmp_5_reg_1457_reg__0_n_82,tmp_5_reg_1457_reg__0_n_83,tmp_5_reg_1457_reg__0_n_84,tmp_5_reg_1457_reg__0_n_85,tmp_5_reg_1457_reg__0_n_86,tmp_5_reg_1457_reg__0_n_87,tmp_5_reg_1457_reg__0_n_88,tmp_5_reg_1457_reg__0_n_89,tmp_5_reg_1457_reg__0_n_90,tmp_5_reg_1457_reg__0_n_91,tmp_5_reg_1457_reg__0_n_92,tmp_5_reg_1457_reg__0_n_93,tmp_5_reg_1457_reg__0_n_94,tmp_5_reg_1457_reg__0_n_95,tmp_5_reg_1457_reg__0_n_96,tmp_5_reg_1457_reg__0_n_97,tmp_5_reg_1457_reg__0_n_98,tmp_5_reg_1457_reg__0_n_99,tmp_5_reg_1457_reg__0_n_100,tmp_5_reg_1457_reg__0_n_101,tmp_5_reg_1457_reg__0_n_102,tmp_5_reg_1457_reg__0_n_103,tmp_5_reg_1457_reg__0_n_104,tmp_5_reg_1457_reg__0_n_105,tmp_5_reg_1457_reg__0_n_106,tmp_5_reg_1457_reg__0_n_107,tmp_5_reg_1457_reg__0_n_108,tmp_5_reg_1457_reg__0_n_109,tmp_5_reg_1457_reg__0_n_110,tmp_5_reg_1457_reg__0_n_111,tmp_5_reg_1457_reg__0_n_112,tmp_5_reg_1457_reg__0_n_113,tmp_5_reg_1457_reg__0_n_114,tmp_5_reg_1457_reg__0_n_115,tmp_5_reg_1457_reg__0_n_116,tmp_5_reg_1457_reg__0_n_117,tmp_5_reg_1457_reg__0_n_118,tmp_5_reg_1457_reg__0_n_119,tmp_5_reg_1457_reg__0_n_120,tmp_5_reg_1457_reg__0_n_121,tmp_5_reg_1457_reg__0_n_122,tmp_5_reg_1457_reg__0_n_123,tmp_5_reg_1457_reg__0_n_124,tmp_5_reg_1457_reg__0_n_125,tmp_5_reg_1457_reg__0_n_126,tmp_5_reg_1457_reg__0_n_127,tmp_5_reg_1457_reg__0_n_128}),
        .PATTERNBDETECT(NLW_tmp_5_reg_1457_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_5_reg_1457_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({mul_32ns_26ns_42_1_1_U3_n_119,mul_32ns_26ns_42_1_1_U3_n_120,mul_32ns_26ns_42_1_1_U3_n_121,mul_32ns_26ns_42_1_1_U3_n_122,mul_32ns_26ns_42_1_1_U3_n_123,mul_32ns_26ns_42_1_1_U3_n_124,mul_32ns_26ns_42_1_1_U3_n_125,mul_32ns_26ns_42_1_1_U3_n_126,mul_32ns_26ns_42_1_1_U3_n_127,mul_32ns_26ns_42_1_1_U3_n_128,mul_32ns_26ns_42_1_1_U3_n_129,mul_32ns_26ns_42_1_1_U3_n_130,mul_32ns_26ns_42_1_1_U3_n_131,mul_32ns_26ns_42_1_1_U3_n_132,mul_32ns_26ns_42_1_1_U3_n_133,mul_32ns_26ns_42_1_1_U3_n_134,mul_32ns_26ns_42_1_1_U3_n_135,mul_32ns_26ns_42_1_1_U3_n_136,mul_32ns_26ns_42_1_1_U3_n_137,mul_32ns_26ns_42_1_1_U3_n_138,mul_32ns_26ns_42_1_1_U3_n_139,mul_32ns_26ns_42_1_1_U3_n_140,mul_32ns_26ns_42_1_1_U3_n_141,mul_32ns_26ns_42_1_1_U3_n_142,mul_32ns_26ns_42_1_1_U3_n_143,mul_32ns_26ns_42_1_1_U3_n_144,mul_32ns_26ns_42_1_1_U3_n_145,mul_32ns_26ns_42_1_1_U3_n_146,mul_32ns_26ns_42_1_1_U3_n_147,mul_32ns_26ns_42_1_1_U3_n_148,mul_32ns_26ns_42_1_1_U3_n_149,mul_32ns_26ns_42_1_1_U3_n_150,mul_32ns_26ns_42_1_1_U3_n_151,mul_32ns_26ns_42_1_1_U3_n_152,mul_32ns_26ns_42_1_1_U3_n_153,mul_32ns_26ns_42_1_1_U3_n_154,mul_32ns_26ns_42_1_1_U3_n_155,mul_32ns_26ns_42_1_1_U3_n_156,mul_32ns_26ns_42_1_1_U3_n_157,mul_32ns_26ns_42_1_1_U3_n_158,mul_32ns_26ns_42_1_1_U3_n_159,mul_32ns_26ns_42_1_1_U3_n_160,mul_32ns_26ns_42_1_1_U3_n_161,mul_32ns_26ns_42_1_1_U3_n_162,mul_32ns_26ns_42_1_1_U3_n_163,mul_32ns_26ns_42_1_1_U3_n_164,mul_32ns_26ns_42_1_1_U3_n_165,mul_32ns_26ns_42_1_1_U3_n_166}),
        .PCOUT(NLW_tmp_5_reg_1457_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_5_reg_1457_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \tmp_V_1_reg_1429_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(fixed_V_reg_1417[0]),
        .Q(tmp_V_1_reg_1429[0]),
        .R(1'b0));
  FDRE \tmp_V_1_reg_1429_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(fixed_V_reg_1417[1]),
        .Q(tmp_V_1_reg_1429[1]),
        .R(1'b0));
  FDRE \tmp_V_1_reg_1429_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(fixed_V_reg_1417[2]),
        .Q(tmp_V_1_reg_1429[2]),
        .R(1'b0));
  FDRE \tmp_V_1_reg_1429_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(fixed_V_reg_1417[3]),
        .Q(tmp_V_1_reg_1429[3]),
        .R(1'b0));
  FDRE \tmp_V_1_reg_1429_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(fixed_V_reg_1417[4]),
        .Q(tmp_V_1_reg_1429[4]),
        .R(1'b0));
  FDRE \tmp_V_1_reg_1429_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(fixed_V_reg_1417[5]),
        .Q(tmp_V_1_reg_1429[5]),
        .R(1'b0));
  FDRE \tmp_V_1_reg_1429_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(fixed_V_reg_1417[6]),
        .Q(tmp_V_1_reg_1429[6]),
        .R(1'b0));
  FDRE \tmp_V_1_reg_1429_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(fixed_V_reg_1417[7]),
        .Q(tmp_V_1_reg_1429[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln1201_reg_1406[47]_i_1 
       (.I0(ap_CS_fsm_state19),
        .I1(tmp_3_reg_1400),
        .O(trunc_ln1201_reg_14060));
  FDRE \trunc_ln1201_reg_1406_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[0]),
        .Q(trunc_ln1201_reg_1406[0]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[10]),
        .Q(trunc_ln1201_reg_1406[10]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[11]),
        .Q(trunc_ln1201_reg_1406[11]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[12]),
        .Q(trunc_ln1201_reg_1406[12]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[13]),
        .Q(trunc_ln1201_reg_1406[13]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[14] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[14]),
        .Q(trunc_ln1201_reg_1406[14]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[15]),
        .Q(trunc_ln1201_reg_1406[15]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[16] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[16]),
        .Q(trunc_ln1201_reg_1406[16]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[17] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[17]),
        .Q(trunc_ln1201_reg_1406[17]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[18] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[18]),
        .Q(trunc_ln1201_reg_1406[18]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[19] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[19]),
        .Q(trunc_ln1201_reg_1406[19]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[1]),
        .Q(trunc_ln1201_reg_1406[1]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[20] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[20]),
        .Q(trunc_ln1201_reg_1406[20]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[21] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[21]),
        .Q(trunc_ln1201_reg_1406[21]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[22] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[22]),
        .Q(trunc_ln1201_reg_1406[22]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[23] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[23]),
        .Q(trunc_ln1201_reg_1406[23]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[24] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[24]),
        .Q(trunc_ln1201_reg_1406[24]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[25] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[25]),
        .Q(trunc_ln1201_reg_1406[25]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[26] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[26]),
        .Q(trunc_ln1201_reg_1406[26]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[27] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[27]),
        .Q(trunc_ln1201_reg_1406[27]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[28] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[28]),
        .Q(trunc_ln1201_reg_1406[28]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[29] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[29]),
        .Q(trunc_ln1201_reg_1406[29]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[2]),
        .Q(trunc_ln1201_reg_1406[2]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[30] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[30]),
        .Q(trunc_ln1201_reg_1406[30]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[31] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[31]),
        .Q(trunc_ln1201_reg_1406[31]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[32] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[32]),
        .Q(trunc_ln1201_reg_1406[32]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[33] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[33]),
        .Q(trunc_ln1201_reg_1406[33]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[34] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[34]),
        .Q(trunc_ln1201_reg_1406[34]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[35] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[35]),
        .Q(trunc_ln1201_reg_1406[35]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[36] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[36]),
        .Q(trunc_ln1201_reg_1406[36]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[37] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[37]),
        .Q(trunc_ln1201_reg_1406[37]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[38] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[38]),
        .Q(trunc_ln1201_reg_1406[38]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[39] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[39]),
        .Q(trunc_ln1201_reg_1406[39]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[3]),
        .Q(trunc_ln1201_reg_1406[3]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[40] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[40]),
        .Q(trunc_ln1201_reg_1406[40]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[41] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[41]),
        .Q(trunc_ln1201_reg_1406[41]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[42] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[42]),
        .Q(trunc_ln1201_reg_1406[42]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[43] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[43]),
        .Q(trunc_ln1201_reg_1406[43]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[44] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[44]),
        .Q(trunc_ln1201_reg_1406[44]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[45] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[45]),
        .Q(trunc_ln1201_reg_1406[45]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[46] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[46]),
        .Q(trunc_ln1201_reg_1406[46]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[47] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[47]),
        .Q(trunc_ln1201_reg_1406[47]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[4]),
        .Q(trunc_ln1201_reg_1406[4]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[5]),
        .Q(trunc_ln1201_reg_1406[5]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[6]),
        .Q(trunc_ln1201_reg_1406[6]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[7]),
        .Q(trunc_ln1201_reg_1406[7]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[8]),
        .Q(trunc_ln1201_reg_1406[8]),
        .R(1'b0));
  FDRE \trunc_ln1201_reg_1406_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln1201_reg_14060),
        .D(trunc_ln1201_fu_755_p1[9]),
        .Q(trunc_ln1201_reg_1406[9]),
        .R(1'b0));
  FDRE \trunc_ln717_1_reg_1523_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state144),
        .D(grp_fu_1065_p2[1]),
        .Q(trunc_ln717_1_reg_1523[0]),
        .R(1'b0));
  FDRE \trunc_ln717_1_reg_1523_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state144),
        .D(ret_V_2_fu_1077_p2[18]),
        .Q(trunc_ln717_1_reg_1523[10]),
        .R(1'b0));
  FDRE \trunc_ln717_1_reg_1523_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state144),
        .D(ret_V_2_fu_1077_p2[19]),
        .Q(trunc_ln717_1_reg_1523[11]),
        .R(1'b0));
  FDRE \trunc_ln717_1_reg_1523_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state144),
        .D(ret_V_2_fu_1077_p2[20]),
        .Q(trunc_ln717_1_reg_1523[12]),
        .R(1'b0));
  FDRE \trunc_ln717_1_reg_1523_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state144),
        .D(ret_V_2_fu_1077_p2[21]),
        .Q(trunc_ln717_1_reg_1523[13]),
        .R(1'b0));
  FDRE \trunc_ln717_1_reg_1523_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state144),
        .D(ret_V_2_fu_1077_p2[22]),
        .Q(trunc_ln717_1_reg_1523[14]),
        .R(1'b0));
  FDRE \trunc_ln717_1_reg_1523_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state144),
        .D(ret_V_2_fu_1077_p2[23]),
        .Q(trunc_ln717_1_reg_1523[15]),
        .R(1'b0));
  FDRE \trunc_ln717_1_reg_1523_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state144),
        .D(grp_fu_1065_p2[2]),
        .Q(trunc_ln717_1_reg_1523[1]),
        .R(1'b0));
  FDRE \trunc_ln717_1_reg_1523_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state144),
        .D(grp_fu_1065_p2[3]),
        .Q(trunc_ln717_1_reg_1523[2]),
        .R(1'b0));
  FDRE \trunc_ln717_1_reg_1523_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state144),
        .D(grp_fu_1065_p2[4]),
        .Q(trunc_ln717_1_reg_1523[3]),
        .R(1'b0));
  FDRE \trunc_ln717_1_reg_1523_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state144),
        .D(grp_fu_1065_p2[5]),
        .Q(trunc_ln717_1_reg_1523[4]),
        .R(1'b0));
  FDRE \trunc_ln717_1_reg_1523_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state144),
        .D(grp_fu_1065_p2[6]),
        .Q(trunc_ln717_1_reg_1523[5]),
        .R(1'b0));
  FDRE \trunc_ln717_1_reg_1523_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state144),
        .D(ret_V_2_fu_1077_p2[14]),
        .Q(trunc_ln717_1_reg_1523[6]),
        .R(1'b0));
  FDRE \trunc_ln717_1_reg_1523_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state144),
        .D(ret_V_2_fu_1077_p2[15]),
        .Q(trunc_ln717_1_reg_1523[7]),
        .R(1'b0));
  FDRE \trunc_ln717_1_reg_1523_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state144),
        .D(ret_V_2_fu_1077_p2[16]),
        .Q(trunc_ln717_1_reg_1523[8]),
        .R(1'b0));
  FDRE \trunc_ln717_1_reg_1523_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state144),
        .D(ret_V_2_fu_1077_p2[17]),
        .Q(trunc_ln717_1_reg_1523[9]),
        .R(1'b0));
  design_1_nnlayer_0_0_nnlayer_udiv_26ns_26s_26_30_seq_1 udiv_26ns_26s_26_30_seq_1_U2
       (.CO(udiv_26ns_26s_26_30_seq_1_U2_n_24),
        .D(udiv_26ns_26s_26_30_seq_1_U2_n_51),
        .Q({tmp_4_fu_854_p3,\reg_415_reg_n_23_[14] ,\reg_415_reg_n_23_[13] ,\reg_415_reg_n_23_[12] ,\reg_415_reg_n_23_[11] ,\reg_415_reg_n_23_[10] ,\reg_415_reg_n_23_[9] ,\reg_415_reg_n_23_[8] ,\reg_415_reg_n_23_[7] ,\reg_415_reg_n_23_[6] ,\reg_415_reg_n_23_[5] ,\reg_415_reg_n_23_[4] ,\reg_415_reg_n_23_[3] ,\reg_415_reg_n_23_[2] ,\reg_415_reg_n_23_[1] ,\reg_415_reg_n_23_[0] }),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dividend_tmp(dividend_tmp),
        .\divisor0_reg[7]_0 (fixed_V_reg_1417),
        .done0(done0),
        .\r_stage_reg[26] (udiv_56ns_64ns_16_60_seq_1_U4_n_24),
        .start0_reg_0(ap_CS_fsm_state21));
  design_1_nnlayer_0_0_nnlayer_udiv_56ns_64ns_16_60_seq_1 udiv_56ns_64ns_16_60_seq_1_U4
       (.D(grp_fu_987_p0),
        .Q(grp_fu_987_p2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .mem_reg({trunc_ln717_1_reg_1523[14:8],trunc_ln717_1_reg_1523[0]}),
        .mem_reg_0({ap_CS_fsm_state149,ap_CS_fsm_state147,ap_CS_fsm_state145,grp_fu_987_ap_start}),
        .out(sum_V_fu_186_reg),
        .\quot_reg[13]_0 (udiv_56ns_64ns_16_60_seq_1_U4_n_45),
        .\quot_reg[8]_0 (udiv_56ns_64ns_16_60_seq_1_U4_n_25),
        .r_stage_reg_r_21(udiv_56ns_64ns_16_60_seq_1_U4_n_23),
        .r_stage_reg_r_23(udiv_56ns_64ns_16_60_seq_1_U4_n_24),
        .\trunc_ln717_1_reg_1523_reg[0] (udiv_56ns_64ns_16_60_seq_1_U4_n_47),
        .\trunc_ln717_1_reg_1523_reg[10] (udiv_56ns_64ns_16_60_seq_1_U4_n_42),
        .\trunc_ln717_1_reg_1523_reg[11] (udiv_56ns_64ns_16_60_seq_1_U4_n_43),
        .\trunc_ln717_1_reg_1523_reg[12] (udiv_56ns_64ns_16_60_seq_1_U4_n_44),
        .\trunc_ln717_1_reg_1523_reg[14] (udiv_56ns_64ns_16_60_seq_1_U4_n_46),
        .\trunc_ln717_1_reg_1523_reg[9] (udiv_56ns_64ns_16_60_seq_1_U4_n_41));
  FDRE \zext_ln114_reg_1544_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[148]),
        .D(i_fu_182_reg[0]),
        .Q(\zext_ln114_reg_1544_reg_n_23_[0] ),
        .R(1'b0));
  FDRE \zext_ln114_reg_1544_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[148]),
        .D(i_fu_182_reg[1]),
        .Q(\zext_ln114_reg_1544_reg_n_23_[1] ),
        .R(1'b0));
  FDRE \zext_ln114_reg_1544_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[148]),
        .D(i_fu_182_reg[2]),
        .Q(\zext_ln114_reg_1544_reg_n_23_[2] ),
        .R(1'b0));
  FDRE \zext_ln114_reg_1544_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[148]),
        .D(i_fu_182_reg[3]),
        .Q(\zext_ln114_reg_1544_reg_n_23_[3] ),
        .R(1'b0));
  FDRE \zext_ln114_reg_1544_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[148]),
        .D(i_fu_182_reg[4]),
        .Q(\zext_ln114_reg_1544_reg_n_23_[4] ),
        .R(1'b0));
  FDRE \zext_ln114_reg_1544_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[148]),
        .D(i_fu_182_reg[5]),
        .Q(\zext_ln114_reg_1544_reg_n_23_[5] ),
        .R(1'b0));
  FDRE \zext_ln114_reg_1544_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[148]),
        .D(i_fu_182_reg[6]),
        .Q(\zext_ln114_reg_1544_reg_n_23_[6] ),
        .R(1'b0));
  FDRE \zext_ln18_reg_1531_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[146]),
        .D(i_2_fu_178_reg[0]),
        .Q(\zext_ln18_reg_1531_reg_n_23_[0] ),
        .R(1'b0));
  FDRE \zext_ln18_reg_1531_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[146]),
        .D(i_2_fu_178_reg[1]),
        .Q(\zext_ln18_reg_1531_reg_n_23_[1] ),
        .R(1'b0));
  FDRE \zext_ln18_reg_1531_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[146]),
        .D(i_2_fu_178_reg[2]),
        .Q(\zext_ln18_reg_1531_reg_n_23_[2] ),
        .R(1'b0));
  FDRE \zext_ln18_reg_1531_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[146]),
        .D(i_2_fu_178_reg[3]),
        .Q(\zext_ln18_reg_1531_reg_n_23_[3] ),
        .R(1'b0));
  FDRE \zext_ln18_reg_1531_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[146]),
        .D(i_2_fu_178_reg[4]),
        .Q(\zext_ln18_reg_1531_reg_n_23_[4] ),
        .R(1'b0));
  FDRE \zext_ln18_reg_1531_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[146]),
        .D(i_2_fu_178_reg[5]),
        .Q(\zext_ln18_reg_1531_reg_n_23_[5] ),
        .R(1'b0));
  FDRE \zext_ln18_reg_1531_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[146]),
        .D(i_2_fu_178_reg[6]),
        .Q(\zext_ln18_reg_1531_reg_n_23_[6] ),
        .R(1'b0));
  FDRE \zext_ln32_reg_1498_reg[0] 
       (.C(ap_clk),
        .CE(i_4_fu_1740),
        .D(i_4_fu_174_reg[0]),
        .Q(\zext_ln32_reg_1498_reg_n_23_[0] ),
        .R(1'b0));
  FDRE \zext_ln32_reg_1498_reg[1] 
       (.C(ap_clk),
        .CE(i_4_fu_1740),
        .D(i_4_fu_174_reg[1]),
        .Q(\zext_ln32_reg_1498_reg_n_23_[1] ),
        .R(1'b0));
  FDRE \zext_ln32_reg_1498_reg[2] 
       (.C(ap_clk),
        .CE(i_4_fu_1740),
        .D(i_4_fu_174_reg[2]),
        .Q(\zext_ln32_reg_1498_reg_n_23_[2] ),
        .R(1'b0));
  FDRE \zext_ln32_reg_1498_reg[3] 
       (.C(ap_clk),
        .CE(i_4_fu_1740),
        .D(i_4_fu_174_reg[3]),
        .Q(\zext_ln32_reg_1498_reg_n_23_[3] ),
        .R(1'b0));
  FDRE \zext_ln32_reg_1498_reg[4] 
       (.C(ap_clk),
        .CE(i_4_fu_1740),
        .D(i_4_fu_174_reg[4]),
        .Q(\zext_ln32_reg_1498_reg_n_23_[4] ),
        .R(1'b0));
  FDRE \zext_ln32_reg_1498_reg[5] 
       (.C(ap_clk),
        .CE(i_4_fu_1740),
        .D(i_4_fu_174_reg[5]),
        .Q(\zext_ln32_reg_1498_reg_n_23_[5] ),
        .R(1'b0));
  FDRE \zext_ln32_reg_1498_reg[6] 
       (.C(ap_clk),
        .CE(i_4_fu_1740),
        .D(i_4_fu_174_reg[6]),
        .Q(\zext_ln32_reg_1498_reg_n_23_[6] ),
        .R(1'b0));
  FDRE \zext_ln80_reg_1475_reg[0] 
       (.C(ap_clk),
        .CE(i_9_fu_19403_out),
        .D(i_9_fu_194_reg[0]),
        .Q(\zext_ln80_reg_1475_reg_n_23_[0] ),
        .R(1'b0));
  FDRE \zext_ln80_reg_1475_reg[1] 
       (.C(ap_clk),
        .CE(i_9_fu_19403_out),
        .D(i_9_fu_194_reg[1]),
        .Q(\zext_ln80_reg_1475_reg_n_23_[1] ),
        .R(1'b0));
  FDRE \zext_ln80_reg_1475_reg[2] 
       (.C(ap_clk),
        .CE(i_9_fu_19403_out),
        .D(i_9_fu_194_reg[2]),
        .Q(\zext_ln80_reg_1475_reg_n_23_[2] ),
        .R(1'b0));
  FDRE \zext_ln80_reg_1475_reg[3] 
       (.C(ap_clk),
        .CE(i_9_fu_19403_out),
        .D(i_9_fu_194_reg[3]),
        .Q(\zext_ln80_reg_1475_reg_n_23_[3] ),
        .R(1'b0));
  FDRE \zext_ln80_reg_1475_reg[4] 
       (.C(ap_clk),
        .CE(i_9_fu_19403_out),
        .D(i_9_fu_194_reg[4]),
        .Q(\zext_ln80_reg_1475_reg_n_23_[4] ),
        .R(1'b0));
  FDRE \zext_ln80_reg_1475_reg[5] 
       (.C(ap_clk),
        .CE(i_9_fu_19403_out),
        .D(i_9_fu_194_reg[5]),
        .Q(\zext_ln80_reg_1475_reg_n_23_[5] ),
        .R(1'b0));
  FDRE \zext_ln80_reg_1475_reg[6] 
       (.C(ap_clk),
        .CE(i_9_fu_19403_out),
        .D(i_9_fu_194_reg[6]),
        .Q(\zext_ln80_reg_1475_reg_n_23_[6] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "nnlayer_control_s_axi" *) 
module design_1_nnlayer_0_0_nnlayer_control_s_axi
   (p_2_out,
    s_axi_control_ARREADY,
    s_axi_control_WREADY,
    \int_numOfOutputNeurons_reg[15]_0 ,
    \int_numOfInNeurons_reg[15]_0 ,
    s_axi_control_RVALID,
    s_axi_control_AWREADY,
    \int_activation_reg[7]_0 ,
    D,
    CO,
    \activation_read_reg_1187_reg[0] ,
    interrupt,
    s_axi_control_BVALID,
    SR,
    \icmp_ln87_reg_1212_reg[0] ,
    \ap_CS_fsm_reg[146] ,
    p_reg_reg,
    s_axi_control_RDATA,
    A,
    B,
    ap_clk,
    Q,
    mem_reg_0_0,
    s_axi_control_WDATA,
    DIADI,
    DIBDI,
    mem_reg,
    ap_rst_n_inv,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_AWVALID,
    s_axi_control_BREADY,
    \icmp_ln87_reg_1212_reg[0]_0 ,
    \ap_CS_fsm_reg[0] ,
    icmp_ln1547_2_reg_1375,
    \ap_CS_fsm_reg[145] ,
    s_axi_control_AWADDR,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[54]_i_2_0 ,
    i_9_fu_194_reg,
    \ap_CS_fsm_reg[54]_i_2_1 ,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    P,
    mem_reg_0_0_0);
  output p_2_out;
  output s_axi_control_ARREADY;
  output s_axi_control_WREADY;
  output [15:0]\int_numOfOutputNeurons_reg[15]_0 ;
  output [15:0]\int_numOfInNeurons_reg[15]_0 ;
  output s_axi_control_RVALID;
  output s_axi_control_AWREADY;
  output [7:0]\int_activation_reg[7]_0 ;
  output [1:0]D;
  output [0:0]CO;
  output \activation_read_reg_1187_reg[0] ;
  output interrupt;
  output s_axi_control_BVALID;
  output [0:0]SR;
  output \icmp_ln87_reg_1212_reg[0] ;
  output \ap_CS_fsm_reg[146] ;
  output [15:0]p_reg_reg;
  output [31:0]s_axi_control_RDATA;
  output [15:0]A;
  output [15:0]B;
  input ap_clk;
  input [8:0]Q;
  input [13:0]mem_reg_0_0;
  input [31:0]s_axi_control_WDATA;
  input [15:0]DIADI;
  input [7:0]DIBDI;
  input [6:0]mem_reg;
  input ap_rst_n_inv;
  input [15:0]s_axi_control_ARADDR;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_WVALID;
  input s_axi_control_AWVALID;
  input s_axi_control_BREADY;
  input \icmp_ln87_reg_1212_reg[0]_0 ;
  input [1:0]\ap_CS_fsm_reg[0] ;
  input icmp_ln1547_2_reg_1375;
  input \ap_CS_fsm_reg[145] ;
  input [15:0]s_axi_control_AWADDR;
  input [0:0]\ap_CS_fsm_reg[1] ;
  input [15:0]\ap_CS_fsm_reg[54]_i_2_0 ;
  input [6:0]i_9_fu_194_reg;
  input [8:0]\ap_CS_fsm_reg[54]_i_2_1 ;
  input [6:0]mem_reg_0;
  input [6:0]mem_reg_1;
  input [6:0]mem_reg_2;
  input [6:0]mem_reg_3;
  input [15:0]P;
  input [13:0]mem_reg_0_0_0;

  wire [15:0]A;
  wire [15:0]B;
  wire [0:0]CO;
  wire [1:0]D;
  wire [15:0]DIADI;
  wire [7:0]DIBDI;
  wire [15:0]P;
  wire [8:0]Q;
  wire [0:0]SR;
  wire \activation_read_reg_1187_reg[0] ;
  wire \ap_CS_fsm[54]_i_4_n_23 ;
  wire \ap_CS_fsm[54]_i_5_n_23 ;
  wire \ap_CS_fsm[54]_i_6_n_23 ;
  wire \ap_CS_fsm[54]_i_7_n_23 ;
  wire \ap_CS_fsm[54]_i_8_n_23 ;
  wire \ap_CS_fsm[54]_i_9_n_23 ;
  wire [1:0]\ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[145] ;
  wire \ap_CS_fsm_reg[146] ;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire [15:0]\ap_CS_fsm_reg[54]_i_2_0 ;
  wire [8:0]\ap_CS_fsm_reg[54]_i_2_1 ;
  wire \ap_CS_fsm_reg[54]_i_2_n_26 ;
  wire \ap_CS_fsm_reg[54]_i_3_n_23 ;
  wire \ap_CS_fsm_reg[54]_i_3_n_24 ;
  wire \ap_CS_fsm_reg[54]_i_3_n_25 ;
  wire \ap_CS_fsm_reg[54]_i_3_n_26 ;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_23;
  wire auto_restart_status_reg_n_23;
  wire aw_hs;
  wire [6:0]i_9_fu_194_reg;
  wire icmp_ln1547_2_reg_1375;
  wire \icmp_ln87_reg_1212[0]_i_2_n_23 ;
  wire \icmp_ln87_reg_1212[0]_i_3_n_23 ;
  wire \icmp_ln87_reg_1212[0]_i_4_n_23 ;
  wire \icmp_ln87_reg_1212_reg[0] ;
  wire \icmp_ln87_reg_1212_reg[0]_0 ;
  wire \int_activation[0]_i_1_n_23 ;
  wire \int_activation[1]_i_1_n_23 ;
  wire \int_activation[2]_i_1_n_23 ;
  wire \int_activation[3]_i_1_n_23 ;
  wire \int_activation[4]_i_1_n_23 ;
  wire \int_activation[5]_i_1_n_23 ;
  wire \int_activation[6]_i_1_n_23 ;
  wire \int_activation[7]_i_1_n_23 ;
  wire \int_activation[7]_i_2_n_23 ;
  wire \int_activation[7]_i_3_n_23 ;
  wire [7:0]\int_activation_reg[7]_0 ;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_23;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_23;
  wire int_auto_restart_i_1_n_23;
  wire int_bias_n_31;
  wire int_bias_n_32;
  wire int_bias_n_33;
  wire int_bias_n_34;
  wire int_bias_n_35;
  wire int_bias_n_36;
  wire int_bias_n_37;
  wire int_bias_n_38;
  wire int_bias_n_39;
  wire int_bias_n_40;
  wire int_bias_n_41;
  wire int_bias_n_42;
  wire int_bias_n_43;
  wire int_bias_n_44;
  wire int_bias_n_45;
  wire int_bias_n_46;
  wire int_bias_n_47;
  wire int_bias_n_48;
  wire int_bias_n_49;
  wire int_bias_n_50;
  wire int_bias_n_51;
  wire int_bias_n_52;
  wire int_bias_n_53;
  wire int_bias_n_54;
  wire [26:0]int_bias_q1;
  wire int_bias_read;
  wire int_bias_read0;
  wire int_bias_read_i_2_n_23;
  wire \int_bias_shift0[0]_i_1_n_23 ;
  wire \int_bias_shift0_reg_n_23_[0] ;
  wire int_bias_write0;
  wire int_bias_write_i_1_n_23;
  wire int_bias_write_reg_n_23;
  wire int_gie_i_1_n_23;
  wire int_gie_reg_n_23;
  wire int_ier12_out;
  wire \int_ier[5]_i_2_n_23 ;
  wire \int_ier[5]_i_3_n_23 ;
  wire \int_ier[5]_i_4_n_23 ;
  wire \int_ier[5]_i_5_n_23 ;
  wire \int_ier_reg_n_23_[0] ;
  wire \int_ier_reg_n_23_[1] ;
  wire \int_ier_reg_n_23_[2] ;
  wire \int_ier_reg_n_23_[3] ;
  wire \int_ier_reg_n_23_[4] ;
  wire \int_ier_reg_n_23_[5] ;
  wire [5:0]int_input_r_address1;
  wire int_input_r_n_74;
  wire int_input_r_n_75;
  wire int_input_r_n_76;
  wire int_input_r_n_77;
  wire int_input_r_n_78;
  wire int_input_r_n_79;
  wire int_input_r_n_80;
  wire int_input_r_n_81;
  wire int_input_r_n_82;
  wire int_input_r_n_83;
  wire int_input_r_n_84;
  wire int_input_r_n_85;
  wire int_input_r_n_86;
  wire [31:0]int_input_r_q0;
  wire [31:2]int_input_r_q1;
  wire int_input_r_read;
  wire int_input_r_read0;
  wire \int_input_r_shift0[0]_i_1_n_23 ;
  wire \int_input_r_shift0_reg_n_23_[0] ;
  wire int_input_r_write0;
  wire int_input_r_write_i_1_n_23;
  wire int_input_r_write_i_3_n_23;
  wire int_input_r_write_reg_n_23;
  wire int_isr9_out;
  wire \int_isr[0]_i_1_n_23 ;
  wire \int_isr[1]_i_1_n_23 ;
  wire \int_isr[5]_i_1_n_23 ;
  wire \int_isr_reg_n_23_[0] ;
  wire \int_isr_reg_n_23_[1] ;
  wire \int_isr_reg_n_23_[5] ;
  wire [15:0]int_numOfInNeurons0;
  wire \int_numOfInNeurons[15]_i_1_n_23 ;
  wire \int_numOfInNeurons[15]_i_3_n_23 ;
  wire [15:0]\int_numOfInNeurons_reg[15]_0 ;
  wire [15:0]int_numOfOutputNeurons0;
  wire \int_numOfOutputNeurons[15]_i_1_n_23 ;
  wire [15:0]\int_numOfOutputNeurons_reg[15]_0 ;
  wire [31:0]int_output_r_q1;
  wire int_output_r_read;
  wire int_output_r_read0;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_23;
  wire int_task_ap_done_i_2_n_23;
  wire int_weights_n_23;
  wire int_weights_n_24;
  wire int_weights_n_31;
  wire int_weights_n_56;
  wire int_weights_n_57;
  wire int_weights_n_58;
  wire int_weights_n_59;
  wire int_weights_n_60;
  wire [31:0]int_weights_q0;
  wire [31:2]int_weights_q1;
  wire int_weights_read;
  wire int_weights_read0;
  wire \int_weights_shift0_reg_n_23_[0] ;
  wire int_weights_write_i_1_n_23;
  wire int_weights_write_i_2_n_23;
  wire int_weights_write_reg_n_23;
  wire interrupt;
  wire [6:0]mem_reg;
  wire [6:0]mem_reg_0;
  wire [13:0]mem_reg_0_0;
  wire [13:0]mem_reg_0_0_0;
  wire [6:0]mem_reg_1;
  wire [6:0]mem_reg_2;
  wire [6:0]mem_reg_3;
  wire p_2_out;
  wire [7:2]p_3_in;
  wire [15:0]p_reg_reg;
  wire \rdata[0]_i_4_n_23 ;
  wire \rdata[0]_i_5_n_23 ;
  wire \rdata[10]_i_3_n_23 ;
  wire \rdata[11]_i_3_n_23 ;
  wire \rdata[12]_i_3_n_23 ;
  wire \rdata[14]_i_3_n_23 ;
  wire \rdata[15]_i_4_n_23 ;
  wire \rdata[15]_i_5_n_23 ;
  wire \rdata[15]_i_6_n_23 ;
  wire \rdata[15]_i_7_n_23 ;
  wire \rdata[1]_i_4_n_23 ;
  wire \rdata[1]_i_5_n_23 ;
  wire \rdata[2]_i_3_n_23 ;
  wire \rdata[2]_i_4_n_23 ;
  wire \rdata[31]_i_1_n_23 ;
  wire \rdata[3]_i_3_n_23 ;
  wire \rdata[3]_i_4_n_23 ;
  wire \rdata[4]_i_3_n_23 ;
  wire \rdata[4]_i_4_n_23 ;
  wire \rdata[4]_i_5_n_23 ;
  wire \rdata[5]_i_3_n_23 ;
  wire \rdata[5]_i_4_n_23 ;
  wire \rdata[5]_i_5_n_23 ;
  wire \rdata[6]_i_3_n_23 ;
  wire \rdata[6]_i_4_n_23 ;
  wire \rdata[7]_i_2_n_23 ;
  wire \rdata[7]_i_5_n_23 ;
  wire \rdata[7]_i_6_n_23 ;
  wire \rdata[7]_i_7_n_23 ;
  wire \rdata[9]_i_3_n_23 ;
  wire \rdata_reg[0]_i_2_n_23 ;
  wire \rdata_reg[1]_i_2_n_23 ;
  wire [1:0]rstate;
  wire \rstate[0]_i_1_n_23 ;
  wire [15:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [15:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire \waddr_reg_n_23_[0] ;
  wire \waddr_reg_n_23_[10] ;
  wire \waddr_reg_n_23_[11] ;
  wire \waddr_reg_n_23_[12] ;
  wire \waddr_reg_n_23_[13] ;
  wire \waddr_reg_n_23_[14] ;
  wire \waddr_reg_n_23_[15] ;
  wire \waddr_reg_n_23_[1] ;
  wire \waddr_reg_n_23_[2] ;
  wire \waddr_reg_n_23_[3] ;
  wire \waddr_reg_n_23_[4] ;
  wire \waddr_reg_n_23_[5] ;
  wire \waddr_reg_n_23_[6] ;
  wire \waddr_reg_n_23_[7] ;
  wire \waddr_reg_n_23_[8] ;
  wire \waddr_reg_n_23_[9] ;
  wire [0:0]weights_address0;
  wire [1:0]wstate;
  wire \wstate[0]_i_1_n_23 ;
  wire \wstate[1]_i_1_n_23 ;
  wire [3:2]\NLW_ap_CS_fsm_reg[54]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[54]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[54]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(ap_done),
        .O(D[0]));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[145]_i_2 
       (.I0(\ap_CS_fsm_reg[145] ),
        .I1(\ap_CS_fsm_reg[0] [0]),
        .O(\activation_read_reg_1187_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\ap_CS_fsm_reg[1] ),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[54]_i_4 
       (.I0(\ap_CS_fsm_reg[54]_i_2_0 [15]),
        .I1(\ap_CS_fsm_reg[54]_i_2_1 [8]),
        .O(\ap_CS_fsm[54]_i_4_n_23 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[54]_i_5 
       (.I0(\ap_CS_fsm_reg[54]_i_2_1 [7]),
        .I1(\ap_CS_fsm_reg[54]_i_2_0 [14]),
        .I2(\ap_CS_fsm_reg[54]_i_2_1 [5]),
        .I3(\ap_CS_fsm_reg[54]_i_2_0 [12]),
        .I4(\ap_CS_fsm_reg[54]_i_2_0 [13]),
        .I5(\ap_CS_fsm_reg[54]_i_2_1 [6]),
        .O(\ap_CS_fsm[54]_i_5_n_23 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[54]_i_6 
       (.I0(\ap_CS_fsm_reg[54]_i_2_1 [4]),
        .I1(\ap_CS_fsm_reg[54]_i_2_0 [11]),
        .I2(\ap_CS_fsm_reg[54]_i_2_1 [2]),
        .I3(\ap_CS_fsm_reg[54]_i_2_0 [9]),
        .I4(\ap_CS_fsm_reg[54]_i_2_0 [10]),
        .I5(\ap_CS_fsm_reg[54]_i_2_1 [3]),
        .O(\ap_CS_fsm[54]_i_6_n_23 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[54]_i_7 
       (.I0(\ap_CS_fsm_reg[54]_i_2_1 [1]),
        .I1(\ap_CS_fsm_reg[54]_i_2_0 [8]),
        .I2(i_9_fu_194_reg[6]),
        .I3(\ap_CS_fsm_reg[54]_i_2_0 [6]),
        .I4(\ap_CS_fsm_reg[54]_i_2_0 [7]),
        .I5(\ap_CS_fsm_reg[54]_i_2_1 [0]),
        .O(\ap_CS_fsm[54]_i_7_n_23 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[54]_i_8 
       (.I0(i_9_fu_194_reg[5]),
        .I1(\ap_CS_fsm_reg[54]_i_2_0 [5]),
        .I2(i_9_fu_194_reg[3]),
        .I3(\ap_CS_fsm_reg[54]_i_2_0 [3]),
        .I4(\ap_CS_fsm_reg[54]_i_2_0 [4]),
        .I5(i_9_fu_194_reg[4]),
        .O(\ap_CS_fsm[54]_i_8_n_23 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[54]_i_9 
       (.I0(\ap_CS_fsm_reg[54]_i_2_0 [0]),
        .I1(i_9_fu_194_reg[0]),
        .I2(i_9_fu_194_reg[2]),
        .I3(\ap_CS_fsm_reg[54]_i_2_0 [2]),
        .I4(i_9_fu_194_reg[1]),
        .I5(\ap_CS_fsm_reg[54]_i_2_0 [1]),
        .O(\ap_CS_fsm[54]_i_9_n_23 ));
  CARRY4 \ap_CS_fsm_reg[54]_i_2 
       (.CI(\ap_CS_fsm_reg[54]_i_3_n_23 ),
        .CO({\NLW_ap_CS_fsm_reg[54]_i_2_CO_UNCONNECTED [3:2],CO,\ap_CS_fsm_reg[54]_i_2_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[54]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[54]_i_4_n_23 ,\ap_CS_fsm[54]_i_5_n_23 }));
  CARRY4 \ap_CS_fsm_reg[54]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[54]_i_3_n_23 ,\ap_CS_fsm_reg[54]_i_3_n_24 ,\ap_CS_fsm_reg[54]_i_3_n_25 ,\ap_CS_fsm_reg[54]_i_3_n_26 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[54]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[54]_i_6_n_23 ,\ap_CS_fsm[54]_i_7_n_23 ,\ap_CS_fsm[54]_i_8_n_23 ,\ap_CS_fsm[54]_i_9_n_23 }));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_3_in[7]),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(auto_restart_status_reg_n_23),
        .O(auto_restart_status_i_1_n_23));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_23),
        .Q(auto_restart_status_reg_n_23),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h00AA03AA00AA00AA)) 
    \icmp_ln87_reg_1212[0]_i_1 
       (.I0(\icmp_ln87_reg_1212_reg[0]_0 ),
        .I1(\int_numOfOutputNeurons_reg[15]_0 [8]),
        .I2(\int_numOfOutputNeurons_reg[15]_0 [11]),
        .I3(Q[0]),
        .I4(\icmp_ln87_reg_1212[0]_i_2_n_23 ),
        .I5(\icmp_ln87_reg_1212[0]_i_3_n_23 ),
        .O(\icmp_ln87_reg_1212_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln87_reg_1212[0]_i_2 
       (.I0(\int_numOfOutputNeurons_reg[15]_0 [1]),
        .I1(\int_numOfOutputNeurons_reg[15]_0 [5]),
        .I2(\int_numOfOutputNeurons_reg[15]_0 [6]),
        .I3(\int_numOfOutputNeurons_reg[15]_0 [15]),
        .I4(\icmp_ln87_reg_1212[0]_i_4_n_23 ),
        .O(\icmp_ln87_reg_1212[0]_i_2_n_23 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln87_reg_1212[0]_i_3 
       (.I0(\int_numOfOutputNeurons_reg[15]_0 [9]),
        .I1(\int_numOfOutputNeurons_reg[15]_0 [7]),
        .I2(\int_numOfOutputNeurons_reg[15]_0 [3]),
        .I3(\int_numOfOutputNeurons_reg[15]_0 [4]),
        .I4(\int_numOfOutputNeurons_reg[15]_0 [10]),
        .I5(\int_numOfOutputNeurons_reg[15]_0 [12]),
        .O(\icmp_ln87_reg_1212[0]_i_3_n_23 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln87_reg_1212[0]_i_4 
       (.I0(\int_numOfOutputNeurons_reg[15]_0 [14]),
        .I1(\int_numOfOutputNeurons_reg[15]_0 [2]),
        .I2(\int_numOfOutputNeurons_reg[15]_0 [13]),
        .I3(\int_numOfOutputNeurons_reg[15]_0 [0]),
        .O(\icmp_ln87_reg_1212[0]_i_4_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activation[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_activation_reg[7]_0 [0]),
        .O(\int_activation[0]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activation[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_activation_reg[7]_0 [1]),
        .O(\int_activation[1]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activation[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_activation_reg[7]_0 [2]),
        .O(\int_activation[2]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activation[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_activation_reg[7]_0 [3]),
        .O(\int_activation[3]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activation[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_activation_reg[7]_0 [4]),
        .O(\int_activation[4]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activation[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_activation_reg[7]_0 [5]),
        .O(\int_activation[5]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activation[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_activation_reg[7]_0 [6]),
        .O(\int_activation[6]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \int_activation[7]_i_1 
       (.I0(\waddr_reg_n_23_[3] ),
        .I1(\waddr_reg_n_23_[2] ),
        .I2(\waddr_reg_n_23_[5] ),
        .I3(\int_activation[7]_i_3_n_23 ),
        .O(\int_activation[7]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_activation[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_activation_reg[7]_0 [7]),
        .O(\int_activation[7]_i_2_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \int_activation[7]_i_3 
       (.I0(\waddr_reg_n_23_[4] ),
        .I1(int_weights_write_i_2_n_23),
        .I2(\int_ier[5]_i_5_n_23 ),
        .I3(\int_ier[5]_i_4_n_23 ),
        .I4(\int_ier[5]_i_3_n_23 ),
        .O(\int_activation[7]_i_3_n_23 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_activation_reg[0] 
       (.C(ap_clk),
        .CE(\int_activation[7]_i_1_n_23 ),
        .D(\int_activation[0]_i_1_n_23 ),
        .Q(\int_activation_reg[7]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activation_reg[1] 
       (.C(ap_clk),
        .CE(\int_activation[7]_i_1_n_23 ),
        .D(\int_activation[1]_i_1_n_23 ),
        .Q(\int_activation_reg[7]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activation_reg[2] 
       (.C(ap_clk),
        .CE(\int_activation[7]_i_1_n_23 ),
        .D(\int_activation[2]_i_1_n_23 ),
        .Q(\int_activation_reg[7]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activation_reg[3] 
       (.C(ap_clk),
        .CE(\int_activation[7]_i_1_n_23 ),
        .D(\int_activation[3]_i_1_n_23 ),
        .Q(\int_activation_reg[7]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activation_reg[4] 
       (.C(ap_clk),
        .CE(\int_activation[7]_i_1_n_23 ),
        .D(\int_activation[4]_i_1_n_23 ),
        .Q(\int_activation_reg[7]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activation_reg[5] 
       (.C(ap_clk),
        .CE(\int_activation[7]_i_1_n_23 ),
        .D(\int_activation[5]_i_1_n_23 ),
        .Q(\int_activation_reg[7]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activation_reg[6] 
       (.C(ap_clk),
        .CE(\int_activation[7]_i_1_n_23 ),
        .D(\int_activation[6]_i_1_n_23 ),
        .Q(\int_activation_reg[7]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_activation_reg[7] 
       (.C(ap_clk),
        .CE(\int_activation[7]_i_1_n_23 ),
        .D(\int_activation[7]_i_2_n_23 ),
        .Q(\int_activation_reg[7]_0 [7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_3_in[2]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7530)) 
    int_ap_ready_i_1
       (.I0(int_task_ap_done_i_2_n_23),
        .I1(p_3_in[7]),
        .I2(ap_done),
        .I3(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_23));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_23),
        .Q(int_ap_ready__0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_3_in[7]),
        .I1(ap_done),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_23));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    int_ap_start_i_2
       (.I0(Q[4]),
        .I1(CO),
        .I2(\icmp_ln87_reg_1212_reg[0]_0 ),
        .I3(\ap_CS_fsm_reg[0] [1]),
        .I4(icmp_ln1547_2_reg_1375),
        .I5(\activation_read_reg_1187_reg[0] ),
        .O(ap_done));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    int_ap_start_i_3
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_23_[2] ),
        .I2(s_axi_control_WSTRB[0]),
        .I3(\waddr_reg_n_23_[3] ),
        .I4(\int_ier[5]_i_2_n_23 ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_23),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFEF00100000)) 
    int_auto_restart_i_1
       (.I0(\int_ier[5]_i_2_n_23 ),
        .I1(\waddr_reg_n_23_[3] ),
        .I2(s_axi_control_WSTRB[0]),
        .I3(\waddr_reg_n_23_[2] ),
        .I4(s_axi_control_WDATA[7]),
        .I5(p_3_in[7]),
        .O(int_auto_restart_i_1_n_23));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_23),
        .Q(p_3_in[7]),
        .R(ap_rst_n_inv));
  design_1_nnlayer_0_0_nnlayer_control_s_axi_ram int_bias
       (.ADDRARDADDR(int_input_r_address1),
        .D({int_bias_n_31,int_bias_n_32,int_bias_n_33,int_bias_n_34,int_bias_n_35,int_bias_n_36,int_bias_n_37,int_bias_n_38,int_bias_n_39,int_bias_n_40,int_bias_n_41,int_bias_n_42,int_bias_n_43,int_bias_n_44,int_bias_n_45,int_bias_n_46,int_bias_n_47}),
        .DOADO({int_bias_q1[26],int_bias_q1[15],int_bias_q1[12],int_bias_q1[7],int_bias_q1[5],int_bias_q1[3],int_bias_q1[1:0]}),
        .P(P),
        .Q({Q[3],Q[1]}),
        .ap_clk(ap_clk),
        .ar_hs(ar_hs),
        .int_bias_read(int_bias_read),
        .int_input_r_read(int_input_r_read),
        .int_output_r_q1({int_output_r_q1[31:27],int_output_r_q1[25:16],int_output_r_q1[14:13],int_output_r_q1[11:8],int_output_r_q1[6],int_output_r_q1[4],int_output_r_q1[2]}),
        .int_output_r_read(int_output_r_read),
        .mem_reg_0(int_bias_n_48),
        .mem_reg_1(int_bias_n_49),
        .mem_reg_2(int_bias_n_50),
        .mem_reg_3(int_bias_n_51),
        .mem_reg_4(int_bias_n_52),
        .mem_reg_5(int_bias_n_53),
        .mem_reg_6(int_bias_n_54),
        .mem_reg_7(mem_reg[6:1]),
        .mem_reg_8(int_bias_write_reg_n_23),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_0(\int_bias_shift0_reg_n_23_[0] ),
        .q1({int_weights_q1[31:27],int_weights_q1[25:16],int_weights_q1[14:13],int_weights_q1[11:8],int_weights_q1[6],int_weights_q1[4],int_weights_q1[2]}),
        .\rdata_reg[2] (\rdata[2]_i_3_n_23 ),
        .\rdata_reg[2]_0 (\rdata[2]_i_4_n_23 ),
        .\rdata_reg[31] ({int_input_r_q1[31:27],int_input_r_q1[25:16],int_input_r_q1[4],int_input_r_q1[2]}),
        .\rdata_reg[4] (\rdata[4]_i_3_n_23 ),
        .\rdata_reg[4]_0 (\rdata[4]_i_4_n_23 ),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .wstate(wstate));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    int_bias_read_i_1
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(s_axi_control_ARADDR[9]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(int_bias_read_i_2_n_23),
        .O(int_bias_read0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    int_bias_read_i_2
       (.I0(s_axi_control_ARADDR[11]),
        .I1(s_axi_control_ARADDR[10]),
        .I2(s_axi_control_ARADDR[15]),
        .I3(s_axi_control_ARADDR[14]),
        .I4(s_axi_control_ARADDR[12]),
        .I5(s_axi_control_ARADDR[13]),
        .O(int_bias_read_i_2_n_23));
  FDRE int_bias_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_bias_read0),
        .Q(int_bias_read),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bias_shift0[0]_i_1 
       (.I0(mem_reg[0]),
        .I1(Q[1]),
        .I2(\int_bias_shift0_reg_n_23_[0] ),
        .O(\int_bias_shift0[0]_i_1_n_23 ));
  FDRE \int_bias_shift0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_bias_shift0[0]_i_1_n_23 ),
        .Q(\int_bias_shift0_reg_n_23_[0] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFF0000)) 
    int_bias_write_i_1
       (.I0(ar_hs),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_control_WVALID),
        .I4(int_bias_write0),
        .I5(int_bias_write_reg_n_23),
        .O(int_bias_write_i_1_n_23));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    int_bias_write_i_2
       (.I0(aw_hs),
        .I1(int_input_r_write_i_3_n_23),
        .I2(s_axi_control_AWADDR[15]),
        .I3(s_axi_control_AWADDR[12]),
        .I4(s_axi_control_AWADDR[13]),
        .I5(s_axi_control_AWADDR[9]),
        .O(int_bias_write0));
  FDRE int_bias_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_bias_write_i_1_n_23),
        .Q(int_bias_write_reg_n_23),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    int_gie_i_1
       (.I0(\waddr_reg_n_23_[3] ),
        .I1(\int_ier[5]_i_2_n_23 ),
        .I2(s_axi_control_WDATA[0]),
        .I3(\waddr_reg_n_23_[2] ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(int_gie_reg_n_23),
        .O(int_gie_i_1_n_23));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_23),
        .Q(int_gie_reg_n_23),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h0040)) 
    \int_ier[5]_i_1 
       (.I0(\int_ier[5]_i_2_n_23 ),
        .I1(\waddr_reg_n_23_[3] ),
        .I2(s_axi_control_WSTRB[0]),
        .I3(\waddr_reg_n_23_[2] ),
        .O(int_ier12_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \int_ier[5]_i_2 
       (.I0(\waddr_reg_n_23_[5] ),
        .I1(\int_ier[5]_i_3_n_23 ),
        .I2(\int_ier[5]_i_4_n_23 ),
        .I3(\int_ier[5]_i_5_n_23 ),
        .I4(int_weights_write_i_2_n_23),
        .I5(\waddr_reg_n_23_[4] ),
        .O(\int_ier[5]_i_2_n_23 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \int_ier[5]_i_3 
       (.I0(\waddr_reg_n_23_[14] ),
        .I1(\waddr_reg_n_23_[6] ),
        .I2(\waddr_reg_n_23_[0] ),
        .I3(\waddr_reg_n_23_[12] ),
        .O(\int_ier[5]_i_3_n_23 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \int_ier[5]_i_4 
       (.I0(\waddr_reg_n_23_[13] ),
        .I1(\waddr_reg_n_23_[10] ),
        .I2(\waddr_reg_n_23_[15] ),
        .I3(\waddr_reg_n_23_[11] ),
        .O(\int_ier[5]_i_4_n_23 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \int_ier[5]_i_5 
       (.I0(\waddr_reg_n_23_[9] ),
        .I1(\waddr_reg_n_23_[8] ),
        .I2(\waddr_reg_n_23_[1] ),
        .I3(\waddr_reg_n_23_[7] ),
        .O(\int_ier[5]_i_5_n_23 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[0]),
        .Q(\int_ier_reg_n_23_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[1]),
        .Q(\int_ier_reg_n_23_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[2] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[2]),
        .Q(\int_ier_reg_n_23_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[3] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[3]),
        .Q(\int_ier_reg_n_23_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[4] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[4]),
        .Q(\int_ier_reg_n_23_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[5] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[5]),
        .Q(\int_ier_reg_n_23_[5] ),
        .R(ap_rst_n_inv));
  design_1_nnlayer_0_0_nnlayer_control_s_axi_ram_0 int_input_r
       (.ADDRARDADDR(int_input_r_address1),
        .D({int_input_r_n_74,int_input_r_n_75,int_input_r_n_76,int_input_r_n_77,int_input_r_n_78,int_input_r_n_79,int_input_r_n_80,int_input_r_n_81,int_input_r_n_82,int_input_r_n_83,int_input_r_n_84,int_input_r_n_85,int_input_r_n_86}),
        .DOADO({int_input_r_q1[31:16],int_input_r_q1[4:2]}),
        .DOBDO(int_input_r_q0),
        .Q(Q[2]),
        .ap_clk(ap_clk),
        .ar_hs(ar_hs),
        .int_input_r_read(int_input_r_read),
        .mem_reg_0(mem_reg_0_0[6:1]),
        .mem_reg_1(int_input_r_write_reg_n_23),
        .\rdata_reg[0] (\rdata_reg[0]_i_2_n_23 ),
        .\rdata_reg[0]_0 (int_weights_n_31),
        .\rdata_reg[10] (int_bias_n_52),
        .\rdata_reg[10]_0 (\rdata[10]_i_3_n_23 ),
        .\rdata_reg[11] (int_bias_n_53),
        .\rdata_reg[11]_0 (\rdata[11]_i_3_n_23 ),
        .\rdata_reg[12] (int_weights_n_58),
        .\rdata_reg[12]_0 (\rdata[12]_i_3_n_23 ),
        .\rdata_reg[13] (int_bias_n_49),
        .\rdata_reg[14] (int_bias_n_54),
        .\rdata_reg[14]_0 (\rdata[14]_i_3_n_23 ),
        .\rdata_reg[15] ({\int_numOfOutputNeurons_reg[15]_0 [15],\int_numOfOutputNeurons_reg[15]_0 [13],\int_numOfOutputNeurons_reg[15]_0 [8]}),
        .\rdata_reg[15]_0 ({\int_numOfInNeurons_reg[15]_0 [15],\int_numOfInNeurons_reg[15]_0 [13],\int_numOfInNeurons_reg[15]_0 [8]}),
        .\rdata_reg[15]_1 (int_weights_n_59),
        .\rdata_reg[1] (\rdata[4]_i_4_n_23 ),
        .\rdata_reg[1]_0 (\rdata_reg[1]_i_2_n_23 ),
        .\rdata_reg[1]_1 (int_weights_n_56),
        .\rdata_reg[5] (int_weights_n_57),
        .\rdata_reg[5]_0 (\rdata[5]_i_3_n_23 ),
        .\rdata_reg[5]_1 (\rdata[5]_i_4_n_23 ),
        .\rdata_reg[6] (int_bias_n_50),
        .\rdata_reg[6]_0 (\rdata[6]_i_3_n_23 ),
        .\rdata_reg[6]_1 (\rdata[6]_i_4_n_23 ),
        .\rdata_reg[7] (\rdata[7]_i_2_n_23 ),
        .\rdata_reg[7]_0 (int_weights_n_60),
        .\rdata_reg[7]_1 (\rdata[7]_i_5_n_23 ),
        .\rdata_reg[7]_2 (\rdata[7]_i_6_n_23 ),
        .\rdata_reg[7]_3 (\rdata[7]_i_7_n_23 ),
        .\rdata_reg[8] (int_bias_n_48),
        .\rdata_reg[8]_0 (\rdata[15]_i_5_n_23 ),
        .\rdata_reg[8]_1 (\rdata[15]_i_4_n_23 ),
        .\rdata_reg[9] (int_bias_n_51),
        .\rdata_reg[9]_0 (\rdata[9]_i_3_n_23 ),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .wstate(wstate));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    int_input_r_read_i_1
       (.I0(int_bias_read_i_2_n_23),
        .I1(s_axi_control_ARADDR[9]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[1]),
        .I4(rstate[0]),
        .I5(s_axi_control_ARADDR[8]),
        .O(int_input_r_read0));
  FDRE int_input_r_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_input_r_read0),
        .Q(int_input_r_read),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r_shift0[0]_i_1 
       (.I0(mem_reg_0_0[0]),
        .I1(Q[2]),
        .I2(\int_input_r_shift0_reg_n_23_[0] ),
        .O(\int_input_r_shift0[0]_i_1_n_23 ));
  FDRE \int_input_r_shift0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_input_r_shift0[0]_i_1_n_23 ),
        .Q(\int_input_r_shift0_reg_n_23_[0] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFF0000)) 
    int_input_r_write_i_1
       (.I0(ar_hs),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_control_WVALID),
        .I4(int_input_r_write0),
        .I5(int_input_r_write_reg_n_23),
        .O(int_input_r_write_i_1_n_23));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    int_input_r_write_i_2
       (.I0(aw_hs),
        .I1(int_input_r_write_i_3_n_23),
        .I2(s_axi_control_AWADDR[15]),
        .I3(s_axi_control_AWADDR[12]),
        .I4(s_axi_control_AWADDR[13]),
        .I5(s_axi_control_AWADDR[9]),
        .O(int_input_r_write0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    int_input_r_write_i_3
       (.I0(s_axi_control_AWADDR[10]),
        .I1(s_axi_control_AWADDR[11]),
        .I2(s_axi_control_AWADDR[8]),
        .I3(s_axi_control_AWADDR[14]),
        .O(int_input_r_write_i_3_n_23));
  FDRE int_input_r_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_input_r_write_i_1_n_23),
        .Q(int_input_r_write_reg_n_23),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr9_out),
        .I2(\int_ier_reg_n_23_[0] ),
        .I3(ap_done),
        .I4(\int_isr_reg_n_23_[0] ),
        .O(\int_isr[0]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_23_[2] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_23_[3] ),
        .I3(\int_ier[5]_i_2_n_23 ),
        .O(int_isr9_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr9_out),
        .I2(\int_ier_reg_n_23_[1] ),
        .I3(ap_done),
        .I4(\int_isr_reg_n_23_[1] ),
        .O(\int_isr[1]_i_1_n_23 ));
  LUT3 #(
    .INIT(8'h78)) 
    \int_isr[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(int_isr9_out),
        .I2(\int_isr_reg_n_23_[5] ),
        .O(\int_isr[5]_i_1_n_23 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_23 ),
        .Q(\int_isr_reg_n_23_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_23 ),
        .Q(\int_isr_reg_n_23_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[5]_i_1_n_23 ),
        .Q(\int_isr_reg_n_23_[5] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfInNeurons[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_numOfInNeurons_reg[15]_0 [0]),
        .O(int_numOfInNeurons0[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfInNeurons[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numOfInNeurons_reg[15]_0 [10]),
        .O(int_numOfInNeurons0[10]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfInNeurons[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numOfInNeurons_reg[15]_0 [11]),
        .O(int_numOfInNeurons0[11]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfInNeurons[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numOfInNeurons_reg[15]_0 [12]),
        .O(int_numOfInNeurons0[12]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfInNeurons[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numOfInNeurons_reg[15]_0 [13]),
        .O(int_numOfInNeurons0[13]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfInNeurons[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numOfInNeurons_reg[15]_0 [14]),
        .O(int_numOfInNeurons0[14]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \int_numOfInNeurons[15]_i_1 
       (.I0(\int_numOfInNeurons[15]_i_3_n_23 ),
        .I1(\waddr_reg_n_23_[4] ),
        .I2(\waddr_reg_n_23_[5] ),
        .I3(\waddr_reg_n_23_[2] ),
        .I4(\waddr_reg_n_23_[3] ),
        .O(\int_numOfInNeurons[15]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfInNeurons[15]_i_2 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numOfInNeurons_reg[15]_0 [15]),
        .O(int_numOfInNeurons0[15]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \int_numOfInNeurons[15]_i_3 
       (.I0(\int_ier[5]_i_3_n_23 ),
        .I1(\int_ier[5]_i_4_n_23 ),
        .I2(\int_ier[5]_i_5_n_23 ),
        .I3(int_weights_write_i_2_n_23),
        .O(\int_numOfInNeurons[15]_i_3_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfInNeurons[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_numOfInNeurons_reg[15]_0 [1]),
        .O(int_numOfInNeurons0[1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfInNeurons[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_numOfInNeurons_reg[15]_0 [2]),
        .O(int_numOfInNeurons0[2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfInNeurons[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_numOfInNeurons_reg[15]_0 [3]),
        .O(int_numOfInNeurons0[3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfInNeurons[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_numOfInNeurons_reg[15]_0 [4]),
        .O(int_numOfInNeurons0[4]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfInNeurons[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_numOfInNeurons_reg[15]_0 [5]),
        .O(int_numOfInNeurons0[5]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfInNeurons[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_numOfInNeurons_reg[15]_0 [6]),
        .O(int_numOfInNeurons0[6]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfInNeurons[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_numOfInNeurons_reg[15]_0 [7]),
        .O(int_numOfInNeurons0[7]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfInNeurons[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numOfInNeurons_reg[15]_0 [8]),
        .O(int_numOfInNeurons0[8]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfInNeurons[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numOfInNeurons_reg[15]_0 [9]),
        .O(int_numOfInNeurons0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfInNeurons_reg[0] 
       (.C(ap_clk),
        .CE(\int_numOfInNeurons[15]_i_1_n_23 ),
        .D(int_numOfInNeurons0[0]),
        .Q(\int_numOfInNeurons_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfInNeurons_reg[10] 
       (.C(ap_clk),
        .CE(\int_numOfInNeurons[15]_i_1_n_23 ),
        .D(int_numOfInNeurons0[10]),
        .Q(\int_numOfInNeurons_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfInNeurons_reg[11] 
       (.C(ap_clk),
        .CE(\int_numOfInNeurons[15]_i_1_n_23 ),
        .D(int_numOfInNeurons0[11]),
        .Q(\int_numOfInNeurons_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfInNeurons_reg[12] 
       (.C(ap_clk),
        .CE(\int_numOfInNeurons[15]_i_1_n_23 ),
        .D(int_numOfInNeurons0[12]),
        .Q(\int_numOfInNeurons_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfInNeurons_reg[13] 
       (.C(ap_clk),
        .CE(\int_numOfInNeurons[15]_i_1_n_23 ),
        .D(int_numOfInNeurons0[13]),
        .Q(\int_numOfInNeurons_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfInNeurons_reg[14] 
       (.C(ap_clk),
        .CE(\int_numOfInNeurons[15]_i_1_n_23 ),
        .D(int_numOfInNeurons0[14]),
        .Q(\int_numOfInNeurons_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfInNeurons_reg[15] 
       (.C(ap_clk),
        .CE(\int_numOfInNeurons[15]_i_1_n_23 ),
        .D(int_numOfInNeurons0[15]),
        .Q(\int_numOfInNeurons_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfInNeurons_reg[1] 
       (.C(ap_clk),
        .CE(\int_numOfInNeurons[15]_i_1_n_23 ),
        .D(int_numOfInNeurons0[1]),
        .Q(\int_numOfInNeurons_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfInNeurons_reg[2] 
       (.C(ap_clk),
        .CE(\int_numOfInNeurons[15]_i_1_n_23 ),
        .D(int_numOfInNeurons0[2]),
        .Q(\int_numOfInNeurons_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfInNeurons_reg[3] 
       (.C(ap_clk),
        .CE(\int_numOfInNeurons[15]_i_1_n_23 ),
        .D(int_numOfInNeurons0[3]),
        .Q(\int_numOfInNeurons_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfInNeurons_reg[4] 
       (.C(ap_clk),
        .CE(\int_numOfInNeurons[15]_i_1_n_23 ),
        .D(int_numOfInNeurons0[4]),
        .Q(\int_numOfInNeurons_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfInNeurons_reg[5] 
       (.C(ap_clk),
        .CE(\int_numOfInNeurons[15]_i_1_n_23 ),
        .D(int_numOfInNeurons0[5]),
        .Q(\int_numOfInNeurons_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfInNeurons_reg[6] 
       (.C(ap_clk),
        .CE(\int_numOfInNeurons[15]_i_1_n_23 ),
        .D(int_numOfInNeurons0[6]),
        .Q(\int_numOfInNeurons_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfInNeurons_reg[7] 
       (.C(ap_clk),
        .CE(\int_numOfInNeurons[15]_i_1_n_23 ),
        .D(int_numOfInNeurons0[7]),
        .Q(\int_numOfInNeurons_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfInNeurons_reg[8] 
       (.C(ap_clk),
        .CE(\int_numOfInNeurons[15]_i_1_n_23 ),
        .D(int_numOfInNeurons0[8]),
        .Q(\int_numOfInNeurons_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfInNeurons_reg[9] 
       (.C(ap_clk),
        .CE(\int_numOfInNeurons[15]_i_1_n_23 ),
        .D(int_numOfInNeurons0[9]),
        .Q(\int_numOfInNeurons_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfOutputNeurons[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_numOfOutputNeurons_reg[15]_0 [0]),
        .O(int_numOfOutputNeurons0[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfOutputNeurons[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numOfOutputNeurons_reg[15]_0 [10]),
        .O(int_numOfOutputNeurons0[10]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfOutputNeurons[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numOfOutputNeurons_reg[15]_0 [11]),
        .O(int_numOfOutputNeurons0[11]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfOutputNeurons[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numOfOutputNeurons_reg[15]_0 [12]),
        .O(int_numOfOutputNeurons0[12]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfOutputNeurons[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numOfOutputNeurons_reg[15]_0 [13]),
        .O(int_numOfOutputNeurons0[13]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfOutputNeurons[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numOfOutputNeurons_reg[15]_0 [14]),
        .O(int_numOfOutputNeurons0[14]));
  LUT5 #(
    .INIT(32'h00000400)) 
    \int_numOfOutputNeurons[15]_i_1 
       (.I0(\int_numOfInNeurons[15]_i_3_n_23 ),
        .I1(\waddr_reg_n_23_[4] ),
        .I2(\waddr_reg_n_23_[5] ),
        .I3(\waddr_reg_n_23_[3] ),
        .I4(\waddr_reg_n_23_[2] ),
        .O(\int_numOfOutputNeurons[15]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfOutputNeurons[15]_i_2 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numOfOutputNeurons_reg[15]_0 [15]),
        .O(int_numOfOutputNeurons0[15]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfOutputNeurons[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_numOfOutputNeurons_reg[15]_0 [1]),
        .O(int_numOfOutputNeurons0[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfOutputNeurons[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_numOfOutputNeurons_reg[15]_0 [2]),
        .O(int_numOfOutputNeurons0[2]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfOutputNeurons[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_numOfOutputNeurons_reg[15]_0 [3]),
        .O(int_numOfOutputNeurons0[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfOutputNeurons[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_numOfOutputNeurons_reg[15]_0 [4]),
        .O(int_numOfOutputNeurons0[4]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfOutputNeurons[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_numOfOutputNeurons_reg[15]_0 [5]),
        .O(int_numOfOutputNeurons0[5]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfOutputNeurons[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_numOfOutputNeurons_reg[15]_0 [6]),
        .O(int_numOfOutputNeurons0[6]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfOutputNeurons[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_numOfOutputNeurons_reg[15]_0 [7]),
        .O(int_numOfOutputNeurons0[7]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfOutputNeurons[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numOfOutputNeurons_reg[15]_0 [8]),
        .O(int_numOfOutputNeurons0[8]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_numOfOutputNeurons[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_numOfOutputNeurons_reg[15]_0 [9]),
        .O(int_numOfOutputNeurons0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfOutputNeurons_reg[0] 
       (.C(ap_clk),
        .CE(\int_numOfOutputNeurons[15]_i_1_n_23 ),
        .D(int_numOfOutputNeurons0[0]),
        .Q(\int_numOfOutputNeurons_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfOutputNeurons_reg[10] 
       (.C(ap_clk),
        .CE(\int_numOfOutputNeurons[15]_i_1_n_23 ),
        .D(int_numOfOutputNeurons0[10]),
        .Q(\int_numOfOutputNeurons_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfOutputNeurons_reg[11] 
       (.C(ap_clk),
        .CE(\int_numOfOutputNeurons[15]_i_1_n_23 ),
        .D(int_numOfOutputNeurons0[11]),
        .Q(\int_numOfOutputNeurons_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfOutputNeurons_reg[12] 
       (.C(ap_clk),
        .CE(\int_numOfOutputNeurons[15]_i_1_n_23 ),
        .D(int_numOfOutputNeurons0[12]),
        .Q(\int_numOfOutputNeurons_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfOutputNeurons_reg[13] 
       (.C(ap_clk),
        .CE(\int_numOfOutputNeurons[15]_i_1_n_23 ),
        .D(int_numOfOutputNeurons0[13]),
        .Q(\int_numOfOutputNeurons_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfOutputNeurons_reg[14] 
       (.C(ap_clk),
        .CE(\int_numOfOutputNeurons[15]_i_1_n_23 ),
        .D(int_numOfOutputNeurons0[14]),
        .Q(\int_numOfOutputNeurons_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfOutputNeurons_reg[15] 
       (.C(ap_clk),
        .CE(\int_numOfOutputNeurons[15]_i_1_n_23 ),
        .D(int_numOfOutputNeurons0[15]),
        .Q(\int_numOfOutputNeurons_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfOutputNeurons_reg[1] 
       (.C(ap_clk),
        .CE(\int_numOfOutputNeurons[15]_i_1_n_23 ),
        .D(int_numOfOutputNeurons0[1]),
        .Q(\int_numOfOutputNeurons_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfOutputNeurons_reg[2] 
       (.C(ap_clk),
        .CE(\int_numOfOutputNeurons[15]_i_1_n_23 ),
        .D(int_numOfOutputNeurons0[2]),
        .Q(\int_numOfOutputNeurons_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfOutputNeurons_reg[3] 
       (.C(ap_clk),
        .CE(\int_numOfOutputNeurons[15]_i_1_n_23 ),
        .D(int_numOfOutputNeurons0[3]),
        .Q(\int_numOfOutputNeurons_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfOutputNeurons_reg[4] 
       (.C(ap_clk),
        .CE(\int_numOfOutputNeurons[15]_i_1_n_23 ),
        .D(int_numOfOutputNeurons0[4]),
        .Q(\int_numOfOutputNeurons_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfOutputNeurons_reg[5] 
       (.C(ap_clk),
        .CE(\int_numOfOutputNeurons[15]_i_1_n_23 ),
        .D(int_numOfOutputNeurons0[5]),
        .Q(\int_numOfOutputNeurons_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfOutputNeurons_reg[6] 
       (.C(ap_clk),
        .CE(\int_numOfOutputNeurons[15]_i_1_n_23 ),
        .D(int_numOfOutputNeurons0[6]),
        .Q(\int_numOfOutputNeurons_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfOutputNeurons_reg[7] 
       (.C(ap_clk),
        .CE(\int_numOfOutputNeurons[15]_i_1_n_23 ),
        .D(int_numOfOutputNeurons0[7]),
        .Q(\int_numOfOutputNeurons_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfOutputNeurons_reg[8] 
       (.C(ap_clk),
        .CE(\int_numOfOutputNeurons[15]_i_1_n_23 ),
        .D(int_numOfOutputNeurons0[8]),
        .Q(\int_numOfOutputNeurons_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_numOfOutputNeurons_reg[9] 
       (.C(ap_clk),
        .CE(\int_numOfOutputNeurons[15]_i_1_n_23 ),
        .D(int_numOfOutputNeurons0[9]),
        .Q(\int_numOfOutputNeurons_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  design_1_nnlayer_0_0_nnlayer_control_s_axi_ram__parameterized0 int_output_r
       (.ADDRARDADDR(int_input_r_address1),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .Q(Q[8:5]),
        .\ap_CS_fsm_reg[146] (\ap_CS_fsm_reg[146] ),
        .ap_clk(ap_clk),
        .ar_hs(ar_hs),
        .int_output_r_q1(int_output_r_q1),
        .mem_reg_0(mem_reg_0),
        .mem_reg_1(mem_reg_1),
        .mem_reg_2(mem_reg_2),
        .mem_reg_3(mem_reg_3),
        .p_2_out(p_2_out));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    int_output_r_read_i_1
       (.I0(s_axi_control_ARADDR[9]),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .I4(int_bias_read_i_2_n_23),
        .I5(s_axi_control_ARADDR[8]),
        .O(int_output_r_read0));
  FDRE int_output_r_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_output_r_read0),
        .Q(int_output_r_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2E22FFFF2E222E22)) 
    int_task_ap_done_i_1
       (.I0(ap_done),
        .I1(auto_restart_status_reg_n_23),
        .I2(p_3_in[2]),
        .I3(ap_idle),
        .I4(int_task_ap_done_i_2_n_23),
        .I5(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_23));
  LUT5 #(
    .INIT(32'h01000000)) 
    int_task_ap_done_i_2
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\rdata[7]_i_7_n_23 ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\rdata[4]_i_4_n_23 ),
        .I4(ar_hs),
        .O(int_task_ap_done_i_2_n_23));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_23),
        .Q(int_task_ap_done__0),
        .R(ap_rst_n_inv));
  design_1_nnlayer_0_0_nnlayer_control_s_axi_ram__parameterized1 int_weights
       (.ADDRARDADDR(int_input_r_address1),
        .D({int_weights_n_23,int_weights_n_24}),
        .DOADO({int_input_r_q1[26],int_input_r_q1[3]}),
        .O(weights_address0),
        .Q({\waddr_reg_n_23_[14] ,\waddr_reg_n_23_[13] ,\waddr_reg_n_23_[12] ,\waddr_reg_n_23_[11] ,\waddr_reg_n_23_[10] ,\waddr_reg_n_23_[9] ,\waddr_reg_n_23_[8] ,\waddr_reg_n_23_[7] ,\waddr_reg_n_23_[6] ,\waddr_reg_n_23_[5] ,\waddr_reg_n_23_[4] ,\waddr_reg_n_23_[3] ,\waddr_reg_n_23_[2] }),
        .ap_clk(ap_clk),
        .ar_hs(ar_hs),
        .int_bias_read(int_bias_read),
        .int_input_r_read(int_input_r_read),
        .int_output_r_q1({int_output_r_q1[26],int_output_r_q1[15],int_output_r_q1[12],int_output_r_q1[7],int_output_r_q1[5],int_output_r_q1[3],int_output_r_q1[1:0]}),
        .int_output_r_read(int_output_r_read),
        .mem_reg_0_0_0(int_weights_n_31),
        .mem_reg_0_0_1(int_weights_n_56),
        .mem_reg_0_0_2(int_weights_write_reg_n_23),
        .mem_reg_0_0_3(mem_reg_0_0),
        .mem_reg_0_0_4(mem_reg_0_0_0),
        .mem_reg_0_0_5(Q[2]),
        .mem_reg_0_1_0(int_weights_n_57),
        .mem_reg_0_1_1(int_weights_n_60),
        .mem_reg_1_1_0(int_weights_n_58),
        .mem_reg_1_1_1(int_weights_n_59),
        .q0(int_weights_q0),
        .q1({int_weights_q1[31:27],int_weights_q1[25:16],int_weights_q1[14:13],int_weights_q1[11:8],int_weights_q1[6],int_weights_q1[4],int_weights_q1[2]}),
        .\rdata_reg[26] ({int_bias_q1[26],int_bias_q1[15],int_bias_q1[12],int_bias_q1[7],int_bias_q1[5],int_bias_q1[3],int_bias_q1[1:0]}),
        .\rdata_reg[3] (\rdata[3]_i_3_n_23 ),
        .\rdata_reg[3]_0 (\rdata[3]_i_4_n_23 ),
        .rstate(rstate),
        .s_axi_control_ARADDR(s_axi_control_ARADDR[14:2]),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .wstate(wstate));
  LUT4 #(
    .INIT(16'h0200)) 
    int_weights_read_i_1
       (.I0(s_axi_control_ARADDR[15]),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .O(int_weights_read0));
  FDRE int_weights_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_weights_read0),
        .Q(int_weights_read),
        .R(ap_rst_n_inv));
  FDRE \int_weights_shift0_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(weights_address0),
        .Q(\int_weights_shift0_reg_n_23_[0] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h555D5555000C0000)) 
    int_weights_write_i_1
       (.I0(int_weights_write_i_2_n_23),
        .I1(s_axi_control_AWVALID),
        .I2(wstate[1]),
        .I3(wstate[0]),
        .I4(s_axi_control_AWADDR[15]),
        .I5(int_weights_write_reg_n_23),
        .O(int_weights_write_i_1_n_23));
  LUT6 #(
    .INIT(64'h2020202020200020)) 
    int_weights_write_i_2
       (.I0(s_axi_control_WVALID),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .I5(rstate[0]),
        .O(int_weights_write_i_2_n_23));
  FDRE int_weights_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_weights_write_i_1_n_23),
        .Q(int_weights_write_reg_n_23),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hAAA8)) 
    interrupt_INST_0
       (.I0(int_gie_reg_n_23),
        .I1(\int_isr_reg_n_23_[1] ),
        .I2(\int_isr_reg_n_23_[5] ),
        .I3(\int_isr_reg_n_23_[0] ),
        .O(interrupt));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \outNeurons_fu_158[15]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .O(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1
       (.I0(int_weights_q0[31]),
        .I1(\int_weights_shift0_reg_n_23_[0] ),
        .I2(int_weights_q0[15]),
        .O(B[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_10
       (.I0(int_weights_q0[22]),
        .I1(\int_weights_shift0_reg_n_23_[0] ),
        .I2(int_weights_q0[6]),
        .O(B[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_11
       (.I0(int_weights_q0[21]),
        .I1(\int_weights_shift0_reg_n_23_[0] ),
        .I2(int_weights_q0[5]),
        .O(B[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_12
       (.I0(int_weights_q0[20]),
        .I1(\int_weights_shift0_reg_n_23_[0] ),
        .I2(int_weights_q0[4]),
        .O(B[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_13
       (.I0(int_weights_q0[19]),
        .I1(\int_weights_shift0_reg_n_23_[0] ),
        .I2(int_weights_q0[3]),
        .O(B[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_14
       (.I0(int_weights_q0[18]),
        .I1(\int_weights_shift0_reg_n_23_[0] ),
        .I2(int_weights_q0[2]),
        .O(B[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_15
       (.I0(int_weights_q0[17]),
        .I1(\int_weights_shift0_reg_n_23_[0] ),
        .I2(int_weights_q0[1]),
        .O(B[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_16
       (.I0(int_weights_q0[16]),
        .I1(\int_weights_shift0_reg_n_23_[0] ),
        .I2(int_weights_q0[0]),
        .O(B[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_17
       (.I0(int_input_r_q0[31]),
        .I1(\int_input_r_shift0_reg_n_23_[0] ),
        .I2(int_input_r_q0[15]),
        .O(A[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_18
       (.I0(int_input_r_q0[30]),
        .I1(\int_input_r_shift0_reg_n_23_[0] ),
        .I2(int_input_r_q0[14]),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_19
       (.I0(int_input_r_q0[29]),
        .I1(\int_input_r_shift0_reg_n_23_[0] ),
        .I2(int_input_r_q0[13]),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_2
       (.I0(int_weights_q0[30]),
        .I1(\int_weights_shift0_reg_n_23_[0] ),
        .I2(int_weights_q0[14]),
        .O(B[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_20
       (.I0(int_input_r_q0[28]),
        .I1(\int_input_r_shift0_reg_n_23_[0] ),
        .I2(int_input_r_q0[12]),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_21
       (.I0(int_input_r_q0[27]),
        .I1(\int_input_r_shift0_reg_n_23_[0] ),
        .I2(int_input_r_q0[11]),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_22
       (.I0(int_input_r_q0[26]),
        .I1(\int_input_r_shift0_reg_n_23_[0] ),
        .I2(int_input_r_q0[10]),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_23
       (.I0(int_input_r_q0[25]),
        .I1(\int_input_r_shift0_reg_n_23_[0] ),
        .I2(int_input_r_q0[9]),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_24
       (.I0(int_input_r_q0[24]),
        .I1(\int_input_r_shift0_reg_n_23_[0] ),
        .I2(int_input_r_q0[8]),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_25
       (.I0(int_input_r_q0[23]),
        .I1(\int_input_r_shift0_reg_n_23_[0] ),
        .I2(int_input_r_q0[7]),
        .O(A[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_26
       (.I0(int_input_r_q0[22]),
        .I1(\int_input_r_shift0_reg_n_23_[0] ),
        .I2(int_input_r_q0[6]),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_27
       (.I0(int_input_r_q0[21]),
        .I1(\int_input_r_shift0_reg_n_23_[0] ),
        .I2(int_input_r_q0[5]),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_28
       (.I0(int_input_r_q0[20]),
        .I1(\int_input_r_shift0_reg_n_23_[0] ),
        .I2(int_input_r_q0[4]),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_29
       (.I0(int_input_r_q0[19]),
        .I1(\int_input_r_shift0_reg_n_23_[0] ),
        .I2(int_input_r_q0[3]),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3
       (.I0(int_weights_q0[29]),
        .I1(\int_weights_shift0_reg_n_23_[0] ),
        .I2(int_weights_q0[13]),
        .O(B[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_30
       (.I0(int_input_r_q0[18]),
        .I1(\int_input_r_shift0_reg_n_23_[0] ),
        .I2(int_input_r_q0[2]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_31
       (.I0(int_input_r_q0[17]),
        .I1(\int_input_r_shift0_reg_n_23_[0] ),
        .I2(int_input_r_q0[1]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_32
       (.I0(int_input_r_q0[16]),
        .I1(\int_input_r_shift0_reg_n_23_[0] ),
        .I2(int_input_r_q0[0]),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4
       (.I0(int_weights_q0[28]),
        .I1(\int_weights_shift0_reg_n_23_[0] ),
        .I2(int_weights_q0[12]),
        .O(B[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5
       (.I0(int_weights_q0[27]),
        .I1(\int_weights_shift0_reg_n_23_[0] ),
        .I2(int_weights_q0[11]),
        .O(B[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6
       (.I0(int_weights_q0[26]),
        .I1(\int_weights_shift0_reg_n_23_[0] ),
        .I2(int_weights_q0[10]),
        .O(B[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7
       (.I0(int_weights_q0[25]),
        .I1(\int_weights_shift0_reg_n_23_[0] ),
        .I2(int_weights_q0[9]),
        .O(B[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8
       (.I0(int_weights_q0[24]),
        .I1(\int_weights_shift0_reg_n_23_[0] ),
        .I2(int_weights_q0[8]),
        .O(B[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_9
       (.I0(int_weights_q0[23]),
        .I1(\int_weights_shift0_reg_n_23_[0] ),
        .I2(int_weights_q0[7]),
        .O(B[7]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rdata[0]_i_4 
       (.I0(ap_start),
        .I1(int_gie_reg_n_23),
        .I2(\rdata[15]_i_7_n_23 ),
        .I3(\int_ier_reg_n_23_[0] ),
        .I4(\rdata[15]_i_5_n_23 ),
        .I5(\int_isr_reg_n_23_[0] ),
        .O(\rdata[0]_i_4_n_23 ));
  LUT5 #(
    .INIT(32'h505F3F3F)) 
    \rdata[0]_i_5 
       (.I0(\int_numOfInNeurons_reg[15]_0 [0]),
        .I1(\int_numOfOutputNeurons_reg[15]_0 [0]),
        .I2(\rdata[15]_i_7_n_23 ),
        .I3(\int_activation_reg[7]_0 [0]),
        .I4(\rdata[15]_i_5_n_23 ),
        .O(\rdata[0]_i_5_n_23 ));
  LUT4 #(
    .INIT(16'h8A80)) 
    \rdata[10]_i_3 
       (.I0(\rdata[15]_i_4_n_23 ),
        .I1(\int_numOfInNeurons_reg[15]_0 [10]),
        .I2(\rdata[15]_i_5_n_23 ),
        .I3(\int_numOfOutputNeurons_reg[15]_0 [10]),
        .O(\rdata[10]_i_3_n_23 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[11]_i_3 
       (.I0(\rdata[15]_i_4_n_23 ),
        .I1(\int_numOfOutputNeurons_reg[15]_0 [11]),
        .I2(\rdata[15]_i_5_n_23 ),
        .I3(\int_numOfInNeurons_reg[15]_0 [11]),
        .O(\rdata[11]_i_3_n_23 ));
  LUT4 #(
    .INIT(16'h8A80)) 
    \rdata[12]_i_3 
       (.I0(\rdata[15]_i_4_n_23 ),
        .I1(\int_numOfInNeurons_reg[15]_0 [12]),
        .I2(\rdata[15]_i_5_n_23 ),
        .I3(\int_numOfOutputNeurons_reg[15]_0 [12]),
        .O(\rdata[12]_i_3_n_23 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[14]_i_3 
       (.I0(\rdata[15]_i_4_n_23 ),
        .I1(\int_numOfOutputNeurons_reg[15]_0 [14]),
        .I2(\rdata[15]_i_5_n_23 ),
        .I3(\int_numOfInNeurons_reg[15]_0 [14]),
        .O(\rdata[14]_i_3_n_23 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \rdata[15]_i_4 
       (.I0(\rdata[15]_i_6_n_23 ),
        .I1(s_axi_control_ARADDR[9]),
        .I2(int_bias_read_i_2_n_23),
        .I3(\rdata[15]_i_7_n_23 ),
        .I4(s_axi_control_ARADDR[4]),
        .I5(ar_hs),
        .O(\rdata[15]_i_4_n_23 ));
  LUT6 #(
    .INIT(64'h0000000000000017)) 
    \rdata[15]_i_5 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[15]_i_5_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \rdata[15]_i_6 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(s_axi_control_ARADDR[7]),
        .O(\rdata[15]_i_6_n_23 ));
  LUT6 #(
    .INIT(64'h0000000101010001)) 
    \rdata[15]_i_7 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[15]_i_7_n_23 ));
  LUT5 #(
    .INIT(32'h47CC47FF)) 
    \rdata[1]_i_4 
       (.I0(int_task_ap_done__0),
        .I1(\rdata[15]_i_7_n_23 ),
        .I2(\int_ier_reg_n_23_[1] ),
        .I3(\rdata[15]_i_5_n_23 ),
        .I4(\int_isr_reg_n_23_[1] ),
        .O(\rdata[1]_i_4_n_23 ));
  LUT5 #(
    .INIT(32'h505F3F3F)) 
    \rdata[1]_i_5 
       (.I0(\int_numOfInNeurons_reg[15]_0 [1]),
        .I1(\int_numOfOutputNeurons_reg[15]_0 [1]),
        .I2(\rdata[15]_i_7_n_23 ),
        .I3(\int_activation_reg[7]_0 [1]),
        .I4(\rdata[15]_i_5_n_23 ),
        .O(\rdata[1]_i_5_n_23 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[2]_i_3 
       (.I0(\rdata[5]_i_5_n_23 ),
        .I1(\rdata[15]_i_5_n_23 ),
        .I2(\int_activation_reg[7]_0 [2]),
        .I3(\rdata[15]_i_7_n_23 ),
        .I4(\int_numOfOutputNeurons_reg[15]_0 [2]),
        .I5(\int_numOfInNeurons_reg[15]_0 [2]),
        .O(\rdata[2]_i_3_n_23 ));
  LUT6 #(
    .INIT(64'h0200020202000000)) 
    \rdata[2]_i_4 
       (.I0(\rdata[4]_i_4_n_23 ),
        .I1(\rdata[7]_i_7_n_23 ),
        .I2(s_axi_control_ARADDR[2]),
        .I3(p_3_in[2]),
        .I4(\rdata[15]_i_7_n_23 ),
        .I5(\int_ier_reg_n_23_[2] ),
        .O(\rdata[2]_i_4_n_23 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdata[31]_i_1 
       (.I0(int_output_r_read),
        .I1(int_bias_read),
        .I2(int_weights_read),
        .I3(ar_hs),
        .I4(int_input_r_read),
        .O(\rdata[31]_i_1_n_23 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[3]_i_3 
       (.I0(\rdata[5]_i_5_n_23 ),
        .I1(\rdata[15]_i_5_n_23 ),
        .I2(\int_activation_reg[7]_0 [3]),
        .I3(\rdata[15]_i_7_n_23 ),
        .I4(\int_numOfOutputNeurons_reg[15]_0 [3]),
        .I5(\int_numOfInNeurons_reg[15]_0 [3]),
        .O(\rdata[3]_i_3_n_23 ));
  LUT6 #(
    .INIT(64'h0200020202000000)) 
    \rdata[3]_i_4 
       (.I0(\rdata[4]_i_4_n_23 ),
        .I1(\rdata[7]_i_7_n_23 ),
        .I2(s_axi_control_ARADDR[2]),
        .I3(int_ap_ready__0),
        .I4(\rdata[15]_i_7_n_23 ),
        .I5(\int_ier_reg_n_23_[3] ),
        .O(\rdata[3]_i_4_n_23 ));
  LUT6 #(
    .INIT(64'hA0CFA000A0C0A000)) 
    \rdata[4]_i_3 
       (.I0(\rdata[4]_i_5_n_23 ),
        .I1(\int_activation_reg[7]_0 [4]),
        .I2(\rdata[7]_i_7_n_23 ),
        .I3(\rdata[15]_i_7_n_23 ),
        .I4(\rdata[15]_i_5_n_23 ),
        .I5(\int_ier_reg_n_23_[4] ),
        .O(\rdata[4]_i_3_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \rdata[4]_i_4 
       (.I0(int_bias_read_i_2_n_23),
        .I1(s_axi_control_ARADDR[9]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(s_axi_control_ARADDR[8]),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[4]_i_4_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[4]_i_5 
       (.I0(\int_numOfInNeurons_reg[15]_0 [4]),
        .I1(\rdata[15]_i_5_n_23 ),
        .I2(\int_numOfOutputNeurons_reg[15]_0 [4]),
        .O(\rdata[4]_i_5_n_23 ));
  LUT6 #(
    .INIT(64'h0757A7F7FFFFFFFF)) 
    \rdata[5]_i_3 
       (.I0(\rdata[15]_i_5_n_23 ),
        .I1(\int_activation_reg[7]_0 [5]),
        .I2(\rdata[15]_i_7_n_23 ),
        .I3(\int_numOfOutputNeurons_reg[15]_0 [5]),
        .I4(\int_numOfInNeurons_reg[15]_0 [5]),
        .I5(\rdata[5]_i_5_n_23 ),
        .O(\rdata[5]_i_3_n_23 ));
  LUT6 #(
    .INIT(64'h00000000B8000000)) 
    \rdata[5]_i_4 
       (.I0(\int_ier_reg_n_23_[5] ),
        .I1(\rdata[15]_i_5_n_23 ),
        .I2(\int_isr_reg_n_23_[5] ),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\rdata[4]_i_4_n_23 ),
        .I5(\rdata[7]_i_7_n_23 ),
        .O(\rdata[5]_i_4_n_23 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \rdata[5]_i_5 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(s_axi_control_ARADDR[9]),
        .I4(int_bias_read_i_2_n_23),
        .I5(\rdata[7]_i_7_n_23 ),
        .O(\rdata[5]_i_5_n_23 ));
  LUT6 #(
    .INIT(64'h777777777777777F)) 
    \rdata[6]_i_3 
       (.I0(\rdata[4]_i_4_n_23 ),
        .I1(ar_hs),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[1]),
        .O(\rdata[6]_i_3_n_23 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[6]_i_4 
       (.I0(\int_numOfInNeurons_reg[15]_0 [6]),
        .I1(\int_numOfOutputNeurons_reg[15]_0 [6]),
        .I2(\rdata[15]_i_7_n_23 ),
        .I3(\int_activation_reg[7]_0 [6]),
        .I4(\rdata[15]_i_5_n_23 ),
        .O(\rdata[6]_i_4_n_23 ));
  LUT4 #(
    .INIT(16'h5455)) 
    \rdata[7]_i_2 
       (.I0(int_input_r_read),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .O(\rdata[7]_i_2_n_23 ));
  LUT5 #(
    .INIT(32'hFBFFFBFB)) 
    \rdata[7]_i_5 
       (.I0(\rdata[7]_i_7_n_23 ),
        .I1(p_3_in[7]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[7]_i_5_n_23 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[7]_i_6 
       (.I0(\int_numOfInNeurons_reg[15]_0 [7]),
        .I1(\int_numOfOutputNeurons_reg[15]_0 [7]),
        .I2(\rdata[15]_i_7_n_23 ),
        .I3(\int_activation_reg[7]_0 [7]),
        .I4(\rdata[15]_i_5_n_23 ),
        .O(\rdata[7]_i_6_n_23 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdata[7]_i_7 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .O(\rdata[7]_i_7_n_23 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[9]_i_3 
       (.I0(\rdata[15]_i_4_n_23 ),
        .I1(\int_numOfOutputNeurons_reg[15]_0 [9]),
        .I2(\rdata[15]_i_5_n_23 ),
        .I3(\int_numOfInNeurons_reg[15]_0 [9]),
        .O(\rdata[9]_i_3_n_23 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_23 ),
        .D(int_input_r_n_86),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_2 
       (.I0(\rdata[0]_i_4_n_23 ),
        .I1(\rdata[0]_i_5_n_23 ),
        .O(\rdata_reg[0]_i_2_n_23 ),
        .S(\rdata[7]_i_7_n_23 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_23 ),
        .D(int_input_r_n_79),
        .Q(s_axi_control_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_23 ),
        .D(int_input_r_n_78),
        .Q(s_axi_control_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_23 ),
        .D(int_input_r_n_77),
        .Q(s_axi_control_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_23 ),
        .D(int_input_r_n_76),
        .Q(s_axi_control_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_23 ),
        .D(int_input_r_n_75),
        .Q(s_axi_control_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_23 ),
        .D(int_input_r_n_74),
        .Q(s_axi_control_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_23 ),
        .D(int_bias_n_45),
        .Q(s_axi_control_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_23 ),
        .D(int_bias_n_44),
        .Q(s_axi_control_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_23 ),
        .D(int_bias_n_43),
        .Q(s_axi_control_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_23 ),
        .D(int_bias_n_42),
        .Q(s_axi_control_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_23 ),
        .D(int_input_r_n_85),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_2 
       (.I0(\rdata[1]_i_4_n_23 ),
        .I1(\rdata[1]_i_5_n_23 ),
        .O(\rdata_reg[1]_i_2_n_23 ),
        .S(\rdata[7]_i_7_n_23 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_23 ),
        .D(int_bias_n_41),
        .Q(s_axi_control_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_23 ),
        .D(int_bias_n_40),
        .Q(s_axi_control_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_23 ),
        .D(int_bias_n_39),
        .Q(s_axi_control_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_23 ),
        .D(int_bias_n_38),
        .Q(s_axi_control_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_23 ),
        .D(int_bias_n_37),
        .Q(s_axi_control_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_23 ),
        .D(int_bias_n_36),
        .Q(s_axi_control_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_23 ),
        .D(int_weights_n_23),
        .Q(s_axi_control_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_23 ),
        .D(int_bias_n_35),
        .Q(s_axi_control_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_23 ),
        .D(int_bias_n_34),
        .Q(s_axi_control_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_23 ),
        .D(int_bias_n_33),
        .Q(s_axi_control_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_23 ),
        .D(int_bias_n_47),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_23 ),
        .D(int_bias_n_32),
        .Q(s_axi_control_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_23 ),
        .D(int_bias_n_31),
        .Q(s_axi_control_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_23 ),
        .D(int_weights_n_24),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_23 ),
        .D(int_bias_n_46),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_23 ),
        .D(int_input_r_n_84),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_23 ),
        .D(int_input_r_n_83),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_23 ),
        .D(int_input_r_n_82),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_23 ),
        .D(int_input_r_n_81),
        .Q(s_axi_control_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_23 ),
        .D(int_input_r_n_80),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h32003232)) 
    \rstate[0]_i_1 
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(\rdata[31]_i_1_n_23 ),
        .I4(s_axi_control_RREADY),
        .O(\rstate[0]_i_1_n_23 ));
  FDRE #(
    .INIT(1'b0)) 
    \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_23 ),
        .Q(rstate[0]),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate[1]),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_control_ARREADY_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .O(s_axi_control_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_control_AWREADY_INST_0
       (.I0(wstate[0]),
        .I1(wstate[1]),
        .O(s_axi_control_AWREADY));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_control_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_control_BVALID));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    s_axi_control_RVALID_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .I2(int_weights_read),
        .I3(int_bias_read),
        .I4(int_output_r_read),
        .I5(int_input_r_read),
        .O(s_axi_control_RVALID));
  LUT5 #(
    .INIT(32'h44444404)) 
    s_axi_control_WREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[1]),
        .I4(rstate[0]),
        .O(s_axi_control_WREADY));
  LUT3 #(
    .INIT(8'h02)) 
    \waddr[15]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .O(aw_hs));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_23_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[10] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[10]),
        .Q(\waddr_reg_n_23_[10] ),
        .R(1'b0));
  FDRE \waddr_reg[11] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[11]),
        .Q(\waddr_reg_n_23_[11] ),
        .R(1'b0));
  FDRE \waddr_reg[12] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[12]),
        .Q(\waddr_reg_n_23_[12] ),
        .R(1'b0));
  FDRE \waddr_reg[13] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[13]),
        .Q(\waddr_reg_n_23_[13] ),
        .R(1'b0));
  FDRE \waddr_reg[14] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[14]),
        .Q(\waddr_reg_n_23_[14] ),
        .R(1'b0));
  FDRE \waddr_reg[15] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[15]),
        .Q(\waddr_reg_n_23_[15] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_23_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_23_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_23_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_23_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_23_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[6]),
        .Q(\waddr_reg_n_23_[6] ),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[7]),
        .Q(\waddr_reg_n_23_[7] ),
        .R(1'b0));
  FDRE \waddr_reg[8] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[8]),
        .Q(\waddr_reg_n_23_[8] ),
        .R(1'b0));
  FDRE \waddr_reg[9] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[9]),
        .Q(\waddr_reg_n_23_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00CA00FA)) 
    \wstate[0]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_control_WVALID),
        .O(\wstate[0]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00440F00)) 
    \wstate[1]_i_1 
       (.I0(ar_hs),
        .I1(s_axi_control_WVALID),
        .I2(s_axi_control_BREADY),
        .I3(wstate[1]),
        .I4(wstate[0]),
        .O(\wstate[1]_i_1_n_23 ));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1_n_23 ),
        .Q(wstate[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1_n_23 ),
        .Q(wstate[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "nnlayer_control_s_axi_ram" *) 
module design_1_nnlayer_0_0_nnlayer_control_s_axi_ram
   (DOADO,
    D,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    p_reg_reg,
    ap_clk,
    Q,
    ADDRARDADDR,
    mem_reg_7,
    s_axi_control_WDATA,
    \rdata_reg[31] ,
    int_input_r_read,
    ar_hs,
    \rdata_reg[4] ,
    \rdata_reg[4]_0 ,
    \rdata_reg[2] ,
    \rdata_reg[2]_0 ,
    s_axi_control_ARVALID,
    rstate,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    mem_reg_8,
    wstate,
    int_bias_read,
    q1,
    int_output_r_q1,
    int_output_r_read,
    P,
    p_reg_reg_0);
  output [7:0]DOADO;
  output [16:0]D;
  output mem_reg_0;
  output mem_reg_1;
  output mem_reg_2;
  output mem_reg_3;
  output mem_reg_4;
  output mem_reg_5;
  output mem_reg_6;
  output [15:0]p_reg_reg;
  input ap_clk;
  input [1:0]Q;
  input [5:0]ADDRARDADDR;
  input [5:0]mem_reg_7;
  input [31:0]s_axi_control_WDATA;
  input [16:0]\rdata_reg[31] ;
  input int_input_r_read;
  input ar_hs;
  input \rdata_reg[4] ;
  input \rdata_reg[4]_0 ;
  input \rdata_reg[2] ;
  input \rdata_reg[2]_0 ;
  input s_axi_control_ARVALID;
  input [1:0]rstate;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_WVALID;
  input mem_reg_8;
  input [1:0]wstate;
  input int_bias_read;
  input [23:0]q1;
  input [23:0]int_output_r_q1;
  input int_output_r_read;
  input [15:0]P;
  input p_reg_reg_0;

  wire [5:0]ADDRARDADDR;
  wire [16:0]D;
  wire [7:0]DOADO;
  wire [15:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ar_hs;
  wire [3:0]int_bias_be1;
  wire int_bias_ce1;
  wire [31:0]int_bias_q0;
  wire [31:2]int_bias_q1;
  wire int_bias_read;
  wire int_input_r_read;
  wire [23:0]int_output_r_q1;
  wire int_output_r_read;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire [5:0]mem_reg_7;
  wire mem_reg_8;
  wire [31:24]p_1_in;
  wire [15:0]p_reg_reg;
  wire p_reg_reg_0;
  wire [23:0]q1;
  wire \rdata[16]_i_2_n_23 ;
  wire \rdata[17]_i_2_n_23 ;
  wire \rdata[18]_i_2_n_23 ;
  wire \rdata[19]_i_2_n_23 ;
  wire \rdata[20]_i_2_n_23 ;
  wire \rdata[21]_i_2_n_23 ;
  wire \rdata[22]_i_2_n_23 ;
  wire \rdata[23]_i_2_n_23 ;
  wire \rdata[24]_i_2_n_23 ;
  wire \rdata[25]_i_2_n_23 ;
  wire \rdata[27]_i_2_n_23 ;
  wire \rdata[28]_i_2_n_23 ;
  wire \rdata[29]_i_2_n_23 ;
  wire \rdata[2]_i_2_n_23 ;
  wire \rdata[30]_i_2_n_23 ;
  wire \rdata[31]_i_3_n_23 ;
  wire \rdata[4]_i_2_n_23 ;
  wire \rdata_reg[2] ;
  wire \rdata_reg[2]_0 ;
  wire [16:0]\rdata_reg[31] ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[4]_0 ;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]wstate;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_bias/mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "960" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,mem_reg_7,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI({p_1_in,s_axi_control_WDATA[23:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({int_bias_q1[31:27],DOADO[7],int_bias_q1[25:16],DOADO[6],int_bias_q1[14:13],DOADO[5],int_bias_q1[11:8],DOADO[4],int_bias_q1[6],DOADO[3],int_bias_q1[4],DOADO[2],int_bias_q1[2],DOADO[1:0]}),
        .DOBDO(int_bias_q0),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_bias_ce1),
        .ENBWREN(Q[0]),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_bias_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    mem_reg_i_10
       (.I0(s_axi_control_WSTRB[3]),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_8),
        .I3(ar_hs),
        .I4(wstate[0]),
        .I5(wstate[1]),
        .O(int_bias_be1[3]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    mem_reg_i_11
       (.I0(s_axi_control_WSTRB[2]),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_8),
        .I3(ar_hs),
        .I4(wstate[0]),
        .I5(wstate[1]),
        .O(int_bias_be1[2]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    mem_reg_i_12
       (.I0(s_axi_control_WSTRB[1]),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_8),
        .I3(ar_hs),
        .I4(wstate[0]),
        .I5(wstate[1]),
        .O(int_bias_be1[1]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    mem_reg_i_13
       (.I0(s_axi_control_WSTRB[0]),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_8),
        .I3(ar_hs),
        .I4(wstate[0]),
        .I5(wstate[1]),
        .O(int_bias_be1[0]));
  LUT5 #(
    .INIT(32'hFF101010)) 
    mem_reg_i_1__0
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(mem_reg_8),
        .I4(s_axi_control_WVALID),
        .O(int_bias_ce1));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_2
       (.I0(s_axi_control_WDATA[31]),
        .I1(int_bias_be1[3]),
        .O(p_1_in[31]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3
       (.I0(s_axi_control_WDATA[30]),
        .I1(int_bias_be1[3]),
        .O(p_1_in[30]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_4
       (.I0(s_axi_control_WDATA[29]),
        .I1(int_bias_be1[3]),
        .O(p_1_in[29]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_5
       (.I0(s_axi_control_WDATA[28]),
        .I1(int_bias_be1[3]),
        .O(p_1_in[28]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_6
       (.I0(s_axi_control_WDATA[27]),
        .I1(int_bias_be1[3]),
        .O(p_1_in[27]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_7
       (.I0(s_axi_control_WDATA[26]),
        .I1(int_bias_be1[3]),
        .O(p_1_in[26]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_8
       (.I0(s_axi_control_WDATA[25]),
        .I1(int_bias_be1[3]),
        .O(p_1_in[25]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_9
       (.I0(s_axi_control_WDATA[24]),
        .I1(int_bias_be1[3]),
        .O(p_1_in[24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_33
       (.I0(P[15]),
        .I1(Q[1]),
        .I2(int_bias_q0[31]),
        .I3(p_reg_reg_0),
        .I4(int_bias_q0[15]),
        .O(p_reg_reg[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_34
       (.I0(P[14]),
        .I1(Q[1]),
        .I2(int_bias_q0[30]),
        .I3(p_reg_reg_0),
        .I4(int_bias_q0[14]),
        .O(p_reg_reg[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_35
       (.I0(P[13]),
        .I1(Q[1]),
        .I2(int_bias_q0[29]),
        .I3(p_reg_reg_0),
        .I4(int_bias_q0[13]),
        .O(p_reg_reg[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_36
       (.I0(P[12]),
        .I1(Q[1]),
        .I2(int_bias_q0[28]),
        .I3(p_reg_reg_0),
        .I4(int_bias_q0[12]),
        .O(p_reg_reg[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_37
       (.I0(P[11]),
        .I1(Q[1]),
        .I2(int_bias_q0[27]),
        .I3(p_reg_reg_0),
        .I4(int_bias_q0[11]),
        .O(p_reg_reg[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_38
       (.I0(P[10]),
        .I1(Q[1]),
        .I2(int_bias_q0[26]),
        .I3(p_reg_reg_0),
        .I4(int_bias_q0[10]),
        .O(p_reg_reg[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_39
       (.I0(P[9]),
        .I1(Q[1]),
        .I2(int_bias_q0[25]),
        .I3(p_reg_reg_0),
        .I4(int_bias_q0[9]),
        .O(p_reg_reg[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_40
       (.I0(P[8]),
        .I1(Q[1]),
        .I2(int_bias_q0[24]),
        .I3(p_reg_reg_0),
        .I4(int_bias_q0[8]),
        .O(p_reg_reg[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_41
       (.I0(P[7]),
        .I1(Q[1]),
        .I2(int_bias_q0[23]),
        .I3(p_reg_reg_0),
        .I4(int_bias_q0[7]),
        .O(p_reg_reg[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_42
       (.I0(P[6]),
        .I1(Q[1]),
        .I2(int_bias_q0[22]),
        .I3(p_reg_reg_0),
        .I4(int_bias_q0[6]),
        .O(p_reg_reg[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_43
       (.I0(P[5]),
        .I1(Q[1]),
        .I2(int_bias_q0[21]),
        .I3(p_reg_reg_0),
        .I4(int_bias_q0[5]),
        .O(p_reg_reg[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_44
       (.I0(P[4]),
        .I1(Q[1]),
        .I2(int_bias_q0[20]),
        .I3(p_reg_reg_0),
        .I4(int_bias_q0[4]),
        .O(p_reg_reg[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_45
       (.I0(P[3]),
        .I1(Q[1]),
        .I2(int_bias_q0[19]),
        .I3(p_reg_reg_0),
        .I4(int_bias_q0[3]),
        .O(p_reg_reg[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_46
       (.I0(P[2]),
        .I1(Q[1]),
        .I2(int_bias_q0[18]),
        .I3(p_reg_reg_0),
        .I4(int_bias_q0[2]),
        .O(p_reg_reg[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_47
       (.I0(P[1]),
        .I1(Q[1]),
        .I2(int_bias_q0[17]),
        .I3(p_reg_reg_0),
        .I4(int_bias_q0[1]),
        .O(p_reg_reg[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_48
       (.I0(P[0]),
        .I1(Q[1]),
        .I2(int_bias_q0[16]),
        .I3(p_reg_reg_0),
        .I4(int_bias_q0[0]),
        .O(p_reg_reg[0]));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    \rdata[10]_i_2 
       (.I0(int_bias_q1[10]),
        .I1(int_bias_read),
        .I2(q1[5]),
        .I3(int_output_r_read),
        .I4(int_output_r_q1[5]),
        .O(mem_reg_4));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    \rdata[11]_i_2 
       (.I0(int_bias_q1[11]),
        .I1(int_bias_read),
        .I2(q1[6]),
        .I3(int_output_r_read),
        .I4(int_output_r_q1[6]),
        .O(mem_reg_5));
  LUT6 #(
    .INIT(64'hFCEEFCEEFCFFFCCC)) 
    \rdata[13]_i_3 
       (.I0(int_bias_q1[13]),
        .I1(int_input_r_read),
        .I2(int_output_r_q1[7]),
        .I3(int_output_r_read),
        .I4(q1[7]),
        .I5(int_bias_read),
        .O(mem_reg_1));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    \rdata[14]_i_2 
       (.I0(int_bias_q1[14]),
        .I1(int_bias_read),
        .I2(q1[8]),
        .I3(int_output_r_read),
        .I4(int_output_r_q1[8]),
        .O(mem_reg_6));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A200A2)) 
    \rdata[16]_i_1 
       (.I0(\rdata[16]_i_2_n_23 ),
        .I1(int_input_r_read),
        .I2(\rdata_reg[31] [2]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .I5(rstate[0]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFCEEFCEEFCFFFCCC)) 
    \rdata[16]_i_2 
       (.I0(int_bias_q1[16]),
        .I1(int_input_r_read),
        .I2(int_output_r_q1[9]),
        .I3(int_output_r_read),
        .I4(q1[9]),
        .I5(int_bias_read),
        .O(\rdata[16]_i_2_n_23 ));
  LUT6 #(
    .INIT(64'hFFF3555100005551)) 
    \rdata[17]_i_1 
       (.I0(\rdata[17]_i_2_n_23 ),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .I4(int_input_r_read),
        .I5(\rdata_reg[31] [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    \rdata[17]_i_2 
       (.I0(int_bias_q1[17]),
        .I1(int_bias_read),
        .I2(q1[10]),
        .I3(int_output_r_read),
        .I4(int_output_r_q1[10]),
        .O(\rdata[17]_i_2_n_23 ));
  LUT6 #(
    .INIT(64'hFFF3555100005551)) 
    \rdata[18]_i_1 
       (.I0(\rdata[18]_i_2_n_23 ),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .I4(int_input_r_read),
        .I5(\rdata_reg[31] [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    \rdata[18]_i_2 
       (.I0(int_bias_q1[18]),
        .I1(int_bias_read),
        .I2(q1[11]),
        .I3(int_output_r_read),
        .I4(int_output_r_q1[11]),
        .O(\rdata[18]_i_2_n_23 ));
  LUT6 #(
    .INIT(64'hFFF3555100005551)) 
    \rdata[19]_i_1 
       (.I0(\rdata[19]_i_2_n_23 ),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .I4(int_input_r_read),
        .I5(\rdata_reg[31] [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    \rdata[19]_i_2 
       (.I0(int_bias_q1[19]),
        .I1(int_bias_read),
        .I2(q1[12]),
        .I3(int_output_r_read),
        .I4(int_output_r_q1[12]),
        .O(\rdata[19]_i_2_n_23 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A200A2)) 
    \rdata[20]_i_1 
       (.I0(\rdata[20]_i_2_n_23 ),
        .I1(int_input_r_read),
        .I2(\rdata_reg[31] [6]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .I5(rstate[0]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFCEEFCEEFCFFFCCC)) 
    \rdata[20]_i_2 
       (.I0(int_bias_q1[20]),
        .I1(int_input_r_read),
        .I2(int_output_r_q1[13]),
        .I3(int_output_r_read),
        .I4(q1[13]),
        .I5(int_bias_read),
        .O(\rdata[20]_i_2_n_23 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A200A2)) 
    \rdata[21]_i_1 
       (.I0(\rdata[21]_i_2_n_23 ),
        .I1(int_input_r_read),
        .I2(\rdata_reg[31] [7]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .I5(rstate[0]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFCEEFCEEFCFFFCCC)) 
    \rdata[21]_i_2 
       (.I0(int_bias_q1[21]),
        .I1(int_input_r_read),
        .I2(int_output_r_q1[14]),
        .I3(int_output_r_read),
        .I4(q1[14]),
        .I5(int_bias_read),
        .O(\rdata[21]_i_2_n_23 ));
  LUT6 #(
    .INIT(64'hFFF3555100005551)) 
    \rdata[22]_i_1 
       (.I0(\rdata[22]_i_2_n_23 ),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .I4(int_input_r_read),
        .I5(\rdata_reg[31] [8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    \rdata[22]_i_2 
       (.I0(int_bias_q1[22]),
        .I1(int_bias_read),
        .I2(q1[15]),
        .I3(int_output_r_read),
        .I4(int_output_r_q1[15]),
        .O(\rdata[22]_i_2_n_23 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A200A2)) 
    \rdata[23]_i_1 
       (.I0(\rdata[23]_i_2_n_23 ),
        .I1(int_input_r_read),
        .I2(\rdata_reg[31] [9]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .I5(rstate[0]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFCEEFCEEFCFFFCCC)) 
    \rdata[23]_i_2 
       (.I0(int_bias_q1[23]),
        .I1(int_input_r_read),
        .I2(int_output_r_q1[16]),
        .I3(int_output_r_read),
        .I4(q1[16]),
        .I5(int_bias_read),
        .O(\rdata[23]_i_2_n_23 ));
  LUT6 #(
    .INIT(64'hFFF3555100005551)) 
    \rdata[24]_i_1 
       (.I0(\rdata[24]_i_2_n_23 ),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .I4(int_input_r_read),
        .I5(\rdata_reg[31] [10]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    \rdata[24]_i_2 
       (.I0(int_bias_q1[24]),
        .I1(int_bias_read),
        .I2(q1[17]),
        .I3(int_output_r_read),
        .I4(int_output_r_q1[17]),
        .O(\rdata[24]_i_2_n_23 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A200A2)) 
    \rdata[25]_i_1 
       (.I0(\rdata[25]_i_2_n_23 ),
        .I1(int_input_r_read),
        .I2(\rdata_reg[31] [11]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .I5(rstate[0]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFCEEFCEEFCFFFCCC)) 
    \rdata[25]_i_2 
       (.I0(int_bias_q1[25]),
        .I1(int_input_r_read),
        .I2(int_output_r_q1[18]),
        .I3(int_output_r_read),
        .I4(q1[18]),
        .I5(int_bias_read),
        .O(\rdata[25]_i_2_n_23 ));
  LUT6 #(
    .INIT(64'hFFF3555100005551)) 
    \rdata[27]_i_1 
       (.I0(\rdata[27]_i_2_n_23 ),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .I4(int_input_r_read),
        .I5(\rdata_reg[31] [12]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    \rdata[27]_i_2 
       (.I0(int_bias_q1[27]),
        .I1(int_bias_read),
        .I2(q1[19]),
        .I3(int_output_r_read),
        .I4(int_output_r_q1[19]),
        .O(\rdata[27]_i_2_n_23 ));
  LUT6 #(
    .INIT(64'hFFF3555100005551)) 
    \rdata[28]_i_1 
       (.I0(\rdata[28]_i_2_n_23 ),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .I4(int_input_r_read),
        .I5(\rdata_reg[31] [13]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    \rdata[28]_i_2 
       (.I0(int_bias_q1[28]),
        .I1(int_bias_read),
        .I2(q1[20]),
        .I3(int_output_r_read),
        .I4(int_output_r_q1[20]),
        .O(\rdata[28]_i_2_n_23 ));
  LUT6 #(
    .INIT(64'hFFF3555100005551)) 
    \rdata[29]_i_1 
       (.I0(\rdata[29]_i_2_n_23 ),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .I4(int_input_r_read),
        .I5(\rdata_reg[31] [14]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    \rdata[29]_i_2 
       (.I0(int_bias_q1[29]),
        .I1(int_bias_read),
        .I2(q1[21]),
        .I3(int_output_r_read),
        .I4(int_output_r_q1[21]),
        .O(\rdata[29]_i_2_n_23 ));
  LUT6 #(
    .INIT(64'hFFC5FFC5FFC500C5)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_23 ),
        .I1(\rdata_reg[31] [0]),
        .I2(int_input_r_read),
        .I3(ar_hs),
        .I4(\rdata_reg[2] ),
        .I5(\rdata_reg[2]_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    \rdata[2]_i_2 
       (.I0(int_bias_q1[2]),
        .I1(int_bias_read),
        .I2(q1[0]),
        .I3(int_output_r_read),
        .I4(int_output_r_q1[0]),
        .O(\rdata[2]_i_2_n_23 ));
  LUT6 #(
    .INIT(64'hFFF3555100005551)) 
    \rdata[30]_i_1 
       (.I0(\rdata[30]_i_2_n_23 ),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .I4(int_input_r_read),
        .I5(\rdata_reg[31] [15]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    \rdata[30]_i_2 
       (.I0(int_bias_q1[30]),
        .I1(int_bias_read),
        .I2(q1[22]),
        .I3(int_output_r_read),
        .I4(int_output_r_q1[22]),
        .O(\rdata[30]_i_2_n_23 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A200A2)) 
    \rdata[31]_i_2 
       (.I0(\rdata[31]_i_3_n_23 ),
        .I1(int_input_r_read),
        .I2(\rdata_reg[31] [16]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .I5(rstate[0]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFCEEFCEEFCFFFCCC)) 
    \rdata[31]_i_3 
       (.I0(int_bias_q1[31]),
        .I1(int_input_r_read),
        .I2(int_output_r_q1[23]),
        .I3(int_output_r_read),
        .I4(q1[23]),
        .I5(int_bias_read),
        .O(\rdata[31]_i_3_n_23 ));
  LUT6 #(
    .INIT(64'hFFC500C500C500C5)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_23 ),
        .I1(\rdata_reg[31] [1]),
        .I2(int_input_r_read),
        .I3(ar_hs),
        .I4(\rdata_reg[4] ),
        .I5(\rdata_reg[4]_0 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \rdata[4]_i_2 
       (.I0(int_bias_q1[4]),
        .I1(int_bias_read),
        .I2(q1[1]),
        .I3(int_output_r_q1[1]),
        .I4(int_output_r_read),
        .O(\rdata[4]_i_2_n_23 ));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    \rdata[6]_i_2 
       (.I0(int_bias_q1[6]),
        .I1(int_bias_read),
        .I2(q1[2]),
        .I3(int_output_r_read),
        .I4(int_output_r_q1[2]),
        .O(mem_reg_2));
  LUT6 #(
    .INIT(64'hFCEEFCEEFCFFFCCC)) 
    \rdata[8]_i_3 
       (.I0(int_bias_q1[8]),
        .I1(int_input_r_read),
        .I2(int_output_r_q1[3]),
        .I3(int_output_r_read),
        .I4(q1[3]),
        .I5(int_bias_read),
        .O(mem_reg_0));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    \rdata[9]_i_2 
       (.I0(int_bias_q1[9]),
        .I1(int_bias_read),
        .I2(q1[4]),
        .I3(int_output_r_read),
        .I4(int_output_r_q1[4]),
        .O(mem_reg_3));
endmodule

(* ORIG_REF_NAME = "nnlayer_control_s_axi_ram" *) 
module design_1_nnlayer_0_0_nnlayer_control_s_axi_ram_0
   (DOADO,
    DOBDO,
    D,
    ar_hs,
    ap_clk,
    Q,
    ADDRARDADDR,
    mem_reg_0,
    s_axi_control_WDATA,
    \rdata_reg[7] ,
    \rdata_reg[7]_0 ,
    \rdata_reg[7]_1 ,
    \rdata_reg[1] ,
    \rdata_reg[7]_2 ,
    \rdata_reg[7]_3 ,
    \rdata_reg[1]_0 ,
    \rdata_reg[1]_1 ,
    int_input_r_read,
    \rdata_reg[0] ,
    \rdata_reg[0]_0 ,
    \rdata_reg[14] ,
    \rdata_reg[14]_0 ,
    \rdata_reg[12] ,
    \rdata_reg[12]_0 ,
    \rdata_reg[11] ,
    \rdata_reg[11]_0 ,
    \rdata_reg[10] ,
    \rdata_reg[10]_0 ,
    \rdata_reg[9] ,
    \rdata_reg[9]_0 ,
    \rdata_reg[6] ,
    \rdata_reg[6]_0 ,
    \rdata_reg[6]_1 ,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    mem_reg_1,
    wstate,
    rstate,
    s_axi_control_ARVALID,
    \rdata_reg[8] ,
    \rdata_reg[15] ,
    \rdata_reg[8]_0 ,
    \rdata_reg[15]_0 ,
    \rdata_reg[8]_1 ,
    \rdata_reg[13] ,
    \rdata_reg[15]_1 ,
    \rdata_reg[5] ,
    \rdata_reg[5]_0 ,
    \rdata_reg[5]_1 );
  output [18:0]DOADO;
  output [31:0]DOBDO;
  output [12:0]D;
  output ar_hs;
  input ap_clk;
  input [0:0]Q;
  input [5:0]ADDRARDADDR;
  input [5:0]mem_reg_0;
  input [31:0]s_axi_control_WDATA;
  input \rdata_reg[7] ;
  input \rdata_reg[7]_0 ;
  input \rdata_reg[7]_1 ;
  input \rdata_reg[1] ;
  input \rdata_reg[7]_2 ;
  input \rdata_reg[7]_3 ;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[1]_1 ;
  input int_input_r_read;
  input \rdata_reg[0] ;
  input \rdata_reg[0]_0 ;
  input \rdata_reg[14] ;
  input \rdata_reg[14]_0 ;
  input \rdata_reg[12] ;
  input \rdata_reg[12]_0 ;
  input \rdata_reg[11] ;
  input \rdata_reg[11]_0 ;
  input \rdata_reg[10] ;
  input \rdata_reg[10]_0 ;
  input \rdata_reg[9] ;
  input \rdata_reg[9]_0 ;
  input \rdata_reg[6] ;
  input \rdata_reg[6]_0 ;
  input \rdata_reg[6]_1 ;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_WVALID;
  input mem_reg_1;
  input [1:0]wstate;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input \rdata_reg[8] ;
  input [2:0]\rdata_reg[15] ;
  input \rdata_reg[8]_0 ;
  input [2:0]\rdata_reg[15]_0 ;
  input \rdata_reg[8]_1 ;
  input \rdata_reg[13] ;
  input \rdata_reg[15]_1 ;
  input \rdata_reg[5] ;
  input \rdata_reg[5]_0 ;
  input \rdata_reg[5]_1 ;

  wire [5:0]ADDRARDADDR;
  wire [12:0]D;
  wire [18:0]DOADO;
  wire [31:0]DOBDO;
  wire [0:0]Q;
  wire ap_clk;
  wire ar_hs;
  wire [3:0]int_input_r_be1;
  wire int_input_r_ce1;
  wire [15:0]int_input_r_q1;
  wire int_input_r_read;
  wire [5:0]mem_reg_0;
  wire mem_reg_1;
  wire [31:24]p_1_in;
  wire \rdata[13]_i_2_n_23 ;
  wire \rdata[15]_i_2_n_23 ;
  wire \rdata[7]_i_3_n_23 ;
  wire \rdata[8]_i_2_n_23 ;
  wire \rdata_reg[0] ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[10]_0 ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[11]_0 ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[12]_0 ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[14]_0 ;
  wire [2:0]\rdata_reg[15] ;
  wire [2:0]\rdata_reg[15]_0 ;
  wire \rdata_reg[15]_1 ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[1]_1 ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[5]_0 ;
  wire \rdata_reg[5]_1 ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[6]_0 ;
  wire \rdata_reg[6]_1 ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[7]_0 ;
  wire \rdata_reg[7]_1 ;
  wire \rdata_reg[7]_2 ;
  wire \rdata_reg[7]_3 ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[8]_0 ;
  wire \rdata_reg[8]_1 ;
  wire \rdata_reg[9] ;
  wire \rdata_reg[9]_0 ;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]wstate;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_input_r/mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "960" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,mem_reg_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI({p_1_in,s_axi_control_WDATA[23:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({DOADO[18:3],int_input_r_q1[15:5],DOADO[2:0],int_input_r_q1[1:0]}),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_input_r_ce1),
        .ENBWREN(Q),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_input_r_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hFF101010)) 
    mem_reg_i_1
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(mem_reg_1),
        .I4(s_axi_control_WVALID),
        .O(int_input_r_ce1));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_10__0
       (.I0(s_axi_control_WDATA[29]),
        .I1(int_input_r_be1[3]),
        .O(p_1_in[29]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_11__0
       (.I0(s_axi_control_WDATA[28]),
        .I1(int_input_r_be1[3]),
        .O(p_1_in[28]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_12__0
       (.I0(s_axi_control_WDATA[27]),
        .I1(int_input_r_be1[3]),
        .O(p_1_in[27]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_13__0
       (.I0(s_axi_control_WDATA[26]),
        .I1(int_input_r_be1[3]),
        .O(p_1_in[26]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_14
       (.I0(s_axi_control_WDATA[25]),
        .I1(int_input_r_be1[3]),
        .O(p_1_in[25]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_15
       (.I0(s_axi_control_WDATA[24]),
        .I1(int_input_r_be1[3]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    mem_reg_i_16
       (.I0(s_axi_control_WSTRB[3]),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_1),
        .I3(ar_hs),
        .I4(wstate[0]),
        .I5(wstate[1]),
        .O(int_input_r_be1[3]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    mem_reg_i_17
       (.I0(s_axi_control_WSTRB[2]),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_1),
        .I3(ar_hs),
        .I4(wstate[0]),
        .I5(wstate[1]),
        .O(int_input_r_be1[2]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    mem_reg_i_18
       (.I0(s_axi_control_WSTRB[1]),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_1),
        .I3(ar_hs),
        .I4(wstate[0]),
        .I5(wstate[1]),
        .O(int_input_r_be1[1]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    mem_reg_i_19
       (.I0(s_axi_control_WSTRB[0]),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_1),
        .I3(ar_hs),
        .I4(wstate[0]),
        .I5(wstate[1]),
        .O(int_input_r_be1[0]));
  LUT3 #(
    .INIT(8'h02)) 
    mem_reg_i_1__1
       (.I0(s_axi_control_ARVALID),
        .I1(rstate[1]),
        .I2(rstate[0]),
        .O(ar_hs));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_8__0
       (.I0(s_axi_control_WDATA[31]),
        .I1(int_input_r_be1[3]),
        .O(p_1_in[31]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_9__0
       (.I0(s_axi_control_WDATA[30]),
        .I1(int_input_r_be1[3]),
        .O(p_1_in[30]));
  LUT6 #(
    .INIT(64'h30303030AAAA00FF)) 
    \rdata[0]_i_1 
       (.I0(int_input_r_q1[0]),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[1] ),
        .I3(\rdata_reg[0]_0 ),
        .I4(int_input_r_read),
        .I5(ar_hs),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFFF080B)) 
    \rdata[10]_i_1 
       (.I0(int_input_r_q1[10]),
        .I1(int_input_r_read),
        .I2(ar_hs),
        .I3(\rdata_reg[10] ),
        .I4(\rdata_reg[10]_0 ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFFFF080B)) 
    \rdata[11]_i_1 
       (.I0(int_input_r_q1[11]),
        .I1(int_input_r_read),
        .I2(ar_hs),
        .I3(\rdata_reg[11] ),
        .I4(\rdata_reg[11]_0 ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hFFFF080B)) 
    \rdata[12]_i_1 
       (.I0(int_input_r_q1[12]),
        .I1(int_input_r_read),
        .I2(ar_hs),
        .I3(\rdata_reg[12] ),
        .I4(\rdata_reg[12]_0 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_23 ),
        .I1(\rdata_reg[13] ),
        .I2(\rdata_reg[15]_0 [1]),
        .I3(\rdata_reg[8]_0 ),
        .I4(\rdata_reg[15] [1]),
        .I5(\rdata_reg[8]_1 ),
        .O(D[10]));
  LUT5 #(
    .INIT(32'h10FF1010)) 
    \rdata[13]_i_2 
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(int_input_r_q1[13]),
        .I4(int_input_r_read),
        .O(\rdata[13]_i_2_n_23 ));
  LUT5 #(
    .INIT(32'hFFFF080B)) 
    \rdata[14]_i_1 
       (.I0(int_input_r_q1[14]),
        .I1(int_input_r_read),
        .I2(ar_hs),
        .I3(\rdata_reg[14] ),
        .I4(\rdata_reg[14]_0 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \rdata[15]_i_1 
       (.I0(\rdata[15]_i_2_n_23 ),
        .I1(\rdata_reg[15]_1 ),
        .I2(\rdata_reg[8]_1 ),
        .I3(\rdata_reg[15]_0 [2]),
        .I4(\rdata_reg[8]_0 ),
        .I5(\rdata_reg[15] [2]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'h10FF1010)) 
    \rdata[15]_i_2 
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(int_input_r_q1[15]),
        .I4(int_input_r_read),
        .O(\rdata[15]_i_2_n_23 ));
  LUT6 #(
    .INIT(64'h30303030AAAA00FF)) 
    \rdata[1]_i_1 
       (.I0(int_input_r_q1[1]),
        .I1(\rdata_reg[1]_0 ),
        .I2(\rdata_reg[1] ),
        .I3(\rdata_reg[1]_1 ),
        .I4(int_input_r_read),
        .I5(ar_hs),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFF00FFB0B0B0B0)) 
    \rdata[5]_i_1 
       (.I0(int_input_r_q1[5]),
        .I1(int_input_r_read),
        .I2(\rdata_reg[5] ),
        .I3(\rdata_reg[5]_0 ),
        .I4(\rdata_reg[5]_1 ),
        .I5(ar_hs),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h080BFFFF080B080B)) 
    \rdata[6]_i_1 
       (.I0(int_input_r_q1[6]),
        .I1(int_input_r_read),
        .I2(ar_hs),
        .I3(\rdata_reg[6] ),
        .I4(\rdata_reg[6]_0 ),
        .I5(\rdata_reg[6]_1 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hC444FFFFC4440000)) 
    \rdata[7]_i_3 
       (.I0(\rdata_reg[7]_1 ),
        .I1(\rdata_reg[1] ),
        .I2(\rdata_reg[7]_2 ),
        .I3(\rdata_reg[7]_3 ),
        .I4(ar_hs),
        .I5(int_input_r_q1[7]),
        .O(\rdata[7]_i_3_n_23 ));
  LUT6 #(
    .INIT(64'hFFF444F444444444)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_23 ),
        .I1(\rdata_reg[8] ),
        .I2(\rdata_reg[15] [0]),
        .I3(\rdata_reg[8]_0 ),
        .I4(\rdata_reg[15]_0 [0]),
        .I5(\rdata_reg[8]_1 ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h10FF1010)) 
    \rdata[8]_i_2 
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(int_input_r_q1[8]),
        .I4(int_input_r_read),
        .O(\rdata[8]_i_2_n_23 ));
  LUT5 #(
    .INIT(32'hFFFF080B)) 
    \rdata[9]_i_1 
       (.I0(int_input_r_q1[9]),
        .I1(int_input_r_read),
        .I2(ar_hs),
        .I3(\rdata_reg[9] ),
        .I4(\rdata_reg[9]_0 ),
        .O(D[6]));
  MUXF7 \rdata_reg[7]_i_1 
       (.I0(\rdata[7]_i_3_n_23 ),
        .I1(\rdata_reg[7]_0 ),
        .O(D[4]),
        .S(\rdata_reg[7] ));
endmodule

(* ORIG_REF_NAME = "nnlayer_control_s_axi_ram" *) 
module design_1_nnlayer_0_0_nnlayer_control_s_axi_ram__parameterized0
   (int_output_r_q1,
    p_2_out,
    \ap_CS_fsm_reg[146] ,
    ap_clk,
    ar_hs,
    ADDRARDADDR,
    DIADI,
    DIBDI,
    Q,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3);
  output [31:0]int_output_r_q1;
  output p_2_out;
  output \ap_CS_fsm_reg[146] ;
  input ap_clk;
  input ar_hs;
  input [5:0]ADDRARDADDR;
  input [15:0]DIADI;
  input [7:0]DIBDI;
  input [3:0]Q;
  input [6:0]mem_reg_0;
  input [6:0]mem_reg_1;
  input [6:0]mem_reg_2;
  input [6:0]mem_reg_3;

  wire [5:0]ADDRARDADDR;
  wire [15:0]DIADI;
  wire [7:0]DIBDI;
  wire [3:0]Q;
  wire \ap_CS_fsm_reg[146] ;
  wire ap_clk;
  wire ar_hs;
  wire [31:0]int_output_r_q1;
  wire [6:0]mem_reg_0;
  wire [6:0]mem_reg_1;
  wire [6:0]mem_reg_2;
  wire [6:0]mem_reg_3;
  wire mem_reg_i_35_n_23;
  wire mem_reg_i_36_n_23;
  wire mem_reg_i_37_n_23;
  wire mem_reg_i_38_n_23;
  wire mem_reg_i_39_n_23;
  wire mem_reg_i_40_n_23;
  wire mem_reg_i_51_n_23;
  wire mem_reg_i_52_n_23;
  wire [6:1]output_r_address0;
  wire output_r_ce0;
  wire p_1_in0_in;
  wire p_2_out;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_output_r/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "448" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,output_r_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(DIADI),
        .DIBDI({DIBDI,DIADI[7:0]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(int_output_r_q1[15:0]),
        .DOBDO(int_output_r_q1[31:16]),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ar_hs),
        .ENBWREN(output_r_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({p_2_out,p_2_out,p_1_in0_in,p_1_in0_in}));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_2__1
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(output_r_ce0));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    mem_reg_i_33
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(mem_reg_i_51_n_23),
        .O(p_2_out));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    mem_reg_i_34
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(mem_reg_i_51_n_23),
        .O(p_1_in0_in));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_i_35
       (.I0(mem_reg_0[6]),
        .I1(Q[2]),
        .I2(mem_reg_3[6]),
        .I3(Q[1]),
        .I4(mem_reg_2[6]),
        .O(mem_reg_i_35_n_23));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_i_36
       (.I0(mem_reg_0[5]),
        .I1(Q[2]),
        .I2(mem_reg_3[5]),
        .I3(Q[1]),
        .I4(mem_reg_2[5]),
        .O(mem_reg_i_36_n_23));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_i_37
       (.I0(mem_reg_0[4]),
        .I1(Q[2]),
        .I2(mem_reg_3[4]),
        .I3(Q[1]),
        .I4(mem_reg_2[4]),
        .O(mem_reg_i_37_n_23));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_i_38
       (.I0(mem_reg_0[3]),
        .I1(Q[2]),
        .I2(mem_reg_3[3]),
        .I3(Q[1]),
        .I4(mem_reg_2[3]),
        .O(mem_reg_i_38_n_23));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_i_39
       (.I0(mem_reg_0[2]),
        .I1(Q[2]),
        .I2(mem_reg_3[2]),
        .I3(Q[1]),
        .I4(mem_reg_2[2]),
        .O(mem_reg_i_39_n_23));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_3__1
       (.I0(mem_reg_1[6]),
        .I1(Q[3]),
        .I2(mem_reg_i_35_n_23),
        .O(output_r_address0[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_i_40
       (.I0(mem_reg_0[1]),
        .I1(Q[2]),
        .I2(mem_reg_3[1]),
        .I3(Q[1]),
        .I4(mem_reg_2[1]),
        .O(mem_reg_i_40_n_23));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_41
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\ap_CS_fsm_reg[146] ));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_4__1
       (.I0(mem_reg_1[5]),
        .I1(Q[3]),
        .I2(mem_reg_i_36_n_23),
        .O(output_r_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00155515)) 
    mem_reg_i_51
       (.I0(mem_reg_i_52_n_23),
        .I1(mem_reg_0[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(mem_reg_1[0]),
        .O(mem_reg_i_51_n_23));
  LUT5 #(
    .INIT(32'h11100010)) 
    mem_reg_i_52
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(mem_reg_2[0]),
        .I3(Q[1]),
        .I4(mem_reg_3[0]),
        .O(mem_reg_i_52_n_23));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_5__1
       (.I0(mem_reg_1[4]),
        .I1(Q[3]),
        .I2(mem_reg_i_37_n_23),
        .O(output_r_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_6__1
       (.I0(mem_reg_1[3]),
        .I1(Q[3]),
        .I2(mem_reg_i_38_n_23),
        .O(output_r_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_7__1
       (.I0(mem_reg_1[2]),
        .I1(Q[3]),
        .I2(mem_reg_i_39_n_23),
        .O(output_r_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_8__1
       (.I0(mem_reg_1[1]),
        .I1(Q[3]),
        .I2(mem_reg_i_40_n_23),
        .O(output_r_address0[1]));
endmodule

(* ORIG_REF_NAME = "nnlayer_control_s_axi_ram" *) 
module design_1_nnlayer_0_0_nnlayer_control_s_axi_ram__parameterized1
   (D,
    ADDRARDADDR,
    mem_reg_0_0_0,
    q1,
    mem_reg_0_0_1,
    mem_reg_0_1_0,
    mem_reg_1_1_0,
    mem_reg_1_1_1,
    mem_reg_0_1_1,
    O,
    q0,
    DOADO,
    int_input_r_read,
    ar_hs,
    \rdata_reg[3] ,
    \rdata_reg[3]_0 ,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    mem_reg_0_0_2,
    wstate,
    s_axi_control_WDATA,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    rstate,
    Q,
    \rdata_reg[26] ,
    int_bias_read,
    int_output_r_read,
    int_output_r_q1,
    mem_reg_0_0_3,
    mem_reg_0_0_4,
    ap_clk,
    mem_reg_0_0_5);
  output [1:0]D;
  output [5:0]ADDRARDADDR;
  output mem_reg_0_0_0;
  output [23:0]q1;
  output mem_reg_0_0_1;
  output mem_reg_0_1_0;
  output mem_reg_1_1_0;
  output mem_reg_1_1_1;
  output mem_reg_0_1_1;
  output [0:0]O;
  output [31:0]q0;
  input [1:0]DOADO;
  input int_input_r_read;
  input ar_hs;
  input \rdata_reg[3] ;
  input \rdata_reg[3]_0 ;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_WVALID;
  input mem_reg_0_0_2;
  input [1:0]wstate;
  input [31:0]s_axi_control_WDATA;
  input [12:0]s_axi_control_ARADDR;
  input s_axi_control_ARVALID;
  input [1:0]rstate;
  input [12:0]Q;
  input [7:0]\rdata_reg[26] ;
  input int_bias_read;
  input int_output_r_read;
  input [7:0]int_output_r_q1;
  input [13:0]mem_reg_0_0_3;
  input [13:0]mem_reg_0_0_4;
  input ap_clk;
  input [0:0]mem_reg_0_0_5;

  wire [5:0]ADDRARDADDR;
  wire [1:0]D;
  wire [1:0]DOADO;
  wire [0:0]O;
  wire [12:0]Q;
  wire ap_clk;
  wire ar_hs;
  wire int_bias_read;
  wire int_input_r_read;
  wire [7:0]int_output_r_q1;
  wire int_output_r_read;
  wire [12:6]int_weights_address1;
  wire [3:0]int_weights_be1;
  wire int_weights_ce1;
  wire [26:0]int_weights_q1;
  wire mem_reg_0_0_0;
  wire mem_reg_0_0_1;
  wire mem_reg_0_0_2;
  wire [13:0]mem_reg_0_0_3;
  wire [13:0]mem_reg_0_0_4;
  wire [0:0]mem_reg_0_0_5;
  wire mem_reg_0_0_i_10_n_23;
  wire mem_reg_0_0_i_10_n_24;
  wire mem_reg_0_0_i_10_n_25;
  wire mem_reg_0_0_i_10_n_26;
  wire mem_reg_0_0_i_11_n_23;
  wire mem_reg_0_0_i_11_n_24;
  wire mem_reg_0_0_i_11_n_25;
  wire mem_reg_0_0_i_11_n_26;
  wire mem_reg_0_0_i_12_n_23;
  wire mem_reg_0_0_i_12_n_24;
  wire mem_reg_0_0_i_12_n_25;
  wire mem_reg_0_0_i_12_n_26;
  wire mem_reg_0_0_i_14_n_23;
  wire mem_reg_0_0_i_15_n_23;
  wire mem_reg_0_0_i_16_n_23;
  wire mem_reg_0_0_i_17_n_23;
  wire mem_reg_0_0_i_18_n_23;
  wire mem_reg_0_0_i_19_n_23;
  wire mem_reg_0_0_i_20_n_23;
  wire mem_reg_0_0_i_21_n_23;
  wire mem_reg_0_0_i_22_n_23;
  wire mem_reg_0_0_i_23_n_23;
  wire mem_reg_0_0_i_24_n_23;
  wire mem_reg_0_0_i_25_n_23;
  wire mem_reg_0_0_i_26_n_23;
  wire mem_reg_0_0_i_27_n_23;
  wire mem_reg_0_0_i_9_n_26;
  wire mem_reg_0_1_0;
  wire mem_reg_0_1_1;
  wire mem_reg_1_1_0;
  wire mem_reg_1_1_1;
  wire [31:24]p_1_in;
  wire [31:0]q0;
  wire [23:0]q1;
  wire \rdata[26]_i_2_n_23 ;
  wire \rdata[3]_i_2_n_23 ;
  wire [7:0]\rdata_reg[26] ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[3]_0 ;
  wire [1:0]rstate;
  wire [12:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [13:1]weights_address0;
  wire [1:0]wstate;
  wire NLW_mem_reg_0_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_reg_0_0_DOADO_UNCONNECTED;
  wire [31:4]NLW_mem_reg_0_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_0_RDADDRECC_UNCONNECTED;
  wire [3:1]NLW_mem_reg_0_0_i_9_CO_UNCONNECTED;
  wire [3:2]NLW_mem_reg_0_0_i_9_O_UNCONNECTED;
  wire NLW_mem_reg_0_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_1_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_reg_0_1_DOADO_UNCONNECTED;
  wire [31:4]NLW_mem_reg_0_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_1_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_1_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_1_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_1_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_1_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_1_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_1_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_reg_1_0_DOADO_UNCONNECTED;
  wire [31:4]NLW_mem_reg_1_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_1_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_1_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_1_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_1_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_1_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_1_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_1_1_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_1_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_1_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_1_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_reg_1_1_DOADO_UNCONNECTED;
  wire [31:4]NLW_mem_reg_1_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_1_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_1_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_1_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_1_1_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_2_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_2_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_2_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_2_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_2_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_2_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_reg_2_0_DOADO_UNCONNECTED;
  wire [31:4]NLW_mem_reg_2_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_2_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_2_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_2_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_2_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_2_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_2_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_2_1_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_2_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_2_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_2_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_reg_2_1_DOADO_UNCONNECTED;
  wire [31:4]NLW_mem_reg_2_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_2_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_2_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_2_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_2_1_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_3_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_3_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_3_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_3_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_3_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_3_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_reg_3_0_DOADO_UNCONNECTED;
  wire [31:4]NLW_mem_reg_3_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_3_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_3_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_3_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_3_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_3_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_3_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_3_1_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_3_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_3_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_3_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_reg_3_1_DOADO_UNCONNECTED;
  wire [31:4]NLW_mem_reg_3_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_3_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_3_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_3_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_3_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_weights/mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    mem_reg_0_0
       (.ADDRARDADDR({1'b1,int_weights_address1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,weights_address0,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_0_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_control_WDATA[3:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_mem_reg_0_0_DOADO_UNCONNECTED[31:4],int_weights_q1[3],q1[0],int_weights_q1[1:0]}),
        .DOBDO({NLW_mem_reg_0_0_DOBDO_UNCONNECTED[31:4],q0[3:0]}),
        .DOPADOP(NLW_mem_reg_0_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_weights_ce1),
        .ENBWREN(mem_reg_0_0_5),
        .INJECTDBITERR(NLW_mem_reg_0_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_0_SBITERR_UNCONNECTED),
        .WEA({int_weights_be1[0],int_weights_be1[0],int_weights_be1[0],int_weights_be1[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hFF101010)) 
    mem_reg_0_0_i_1
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(mem_reg_0_0_2),
        .I4(s_axi_control_WVALID),
        .O(int_weights_ce1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mem_reg_0_0_i_10
       (.CI(mem_reg_0_0_i_11_n_23),
        .CO({mem_reg_0_0_i_10_n_23,mem_reg_0_0_i_10_n_24,mem_reg_0_0_i_10_n_25,mem_reg_0_0_i_10_n_26}),
        .CYINIT(1'b0),
        .DI(mem_reg_0_0_4[11:8]),
        .O(weights_address0[11:8]),
        .S({mem_reg_0_0_i_16_n_23,mem_reg_0_0_i_17_n_23,mem_reg_0_0_i_18_n_23,mem_reg_0_0_i_19_n_23}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mem_reg_0_0_i_11
       (.CI(mem_reg_0_0_i_12_n_23),
        .CO({mem_reg_0_0_i_11_n_23,mem_reg_0_0_i_11_n_24,mem_reg_0_0_i_11_n_25,mem_reg_0_0_i_11_n_26}),
        .CYINIT(1'b0),
        .DI(mem_reg_0_0_4[7:4]),
        .O(weights_address0[7:4]),
        .S({mem_reg_0_0_i_20_n_23,mem_reg_0_0_i_21_n_23,mem_reg_0_0_i_22_n_23,mem_reg_0_0_i_23_n_23}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mem_reg_0_0_i_12
       (.CI(1'b0),
        .CO({mem_reg_0_0_i_12_n_23,mem_reg_0_0_i_12_n_24,mem_reg_0_0_i_12_n_25,mem_reg_0_0_i_12_n_26}),
        .CYINIT(1'b0),
        .DI(mem_reg_0_0_4[3:0]),
        .O({weights_address0[3:1],O}),
        .S({mem_reg_0_0_i_24_n_23,mem_reg_0_0_i_25_n_23,mem_reg_0_0_i_26_n_23,mem_reg_0_0_i_27_n_23}));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    mem_reg_0_0_i_13
       (.I0(s_axi_control_WSTRB[0]),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_0_0_2),
        .I3(ar_hs),
        .I4(wstate[0]),
        .I5(wstate[1]),
        .O(int_weights_be1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_14
       (.I0(mem_reg_0_0_3[13]),
        .I1(mem_reg_0_0_4[13]),
        .O(mem_reg_0_0_i_14_n_23));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_15
       (.I0(mem_reg_0_0_4[12]),
        .I1(mem_reg_0_0_3[12]),
        .O(mem_reg_0_0_i_15_n_23));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_16
       (.I0(mem_reg_0_0_4[11]),
        .I1(mem_reg_0_0_3[11]),
        .O(mem_reg_0_0_i_16_n_23));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_17
       (.I0(mem_reg_0_0_4[10]),
        .I1(mem_reg_0_0_3[10]),
        .O(mem_reg_0_0_i_17_n_23));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_18
       (.I0(mem_reg_0_0_4[9]),
        .I1(mem_reg_0_0_3[9]),
        .O(mem_reg_0_0_i_18_n_23));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_19
       (.I0(mem_reg_0_0_4[8]),
        .I1(mem_reg_0_0_3[8]),
        .O(mem_reg_0_0_i_19_n_23));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    mem_reg_0_0_i_2
       (.I0(s_axi_control_ARADDR[12]),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .I4(Q[12]),
        .O(int_weights_address1[12]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_20
       (.I0(mem_reg_0_0_4[7]),
        .I1(mem_reg_0_0_3[7]),
        .O(mem_reg_0_0_i_20_n_23));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_21
       (.I0(mem_reg_0_0_4[6]),
        .I1(mem_reg_0_0_3[6]),
        .O(mem_reg_0_0_i_21_n_23));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_22
       (.I0(mem_reg_0_0_4[5]),
        .I1(mem_reg_0_0_3[5]),
        .O(mem_reg_0_0_i_22_n_23));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_23
       (.I0(mem_reg_0_0_4[4]),
        .I1(mem_reg_0_0_3[4]),
        .O(mem_reg_0_0_i_23_n_23));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_24
       (.I0(mem_reg_0_0_4[3]),
        .I1(mem_reg_0_0_3[3]),
        .O(mem_reg_0_0_i_24_n_23));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_25
       (.I0(mem_reg_0_0_4[2]),
        .I1(mem_reg_0_0_3[2]),
        .O(mem_reg_0_0_i_25_n_23));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_26
       (.I0(mem_reg_0_0_4[1]),
        .I1(mem_reg_0_0_3[1]),
        .O(mem_reg_0_0_i_26_n_23));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_27
       (.I0(mem_reg_0_0_4[0]),
        .I1(mem_reg_0_0_3[0]),
        .O(mem_reg_0_0_i_27_n_23));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    mem_reg_0_0_i_3
       (.I0(s_axi_control_ARADDR[11]),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .I4(Q[11]),
        .O(int_weights_address1[11]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    mem_reg_0_0_i_4
       (.I0(s_axi_control_ARADDR[10]),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .I4(Q[10]),
        .O(int_weights_address1[10]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    mem_reg_0_0_i_5
       (.I0(s_axi_control_ARADDR[9]),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .I4(Q[9]),
        .O(int_weights_address1[9]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    mem_reg_0_0_i_6
       (.I0(s_axi_control_ARADDR[8]),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .I4(Q[8]),
        .O(int_weights_address1[8]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    mem_reg_0_0_i_7
       (.I0(s_axi_control_ARADDR[7]),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .I4(Q[7]),
        .O(int_weights_address1[7]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    mem_reg_0_0_i_8
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .I4(Q[6]),
        .O(int_weights_address1[6]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 mem_reg_0_0_i_9
       (.CI(mem_reg_0_0_i_10_n_23),
        .CO({NLW_mem_reg_0_0_i_9_CO_UNCONNECTED[3:1],mem_reg_0_0_i_9_n_26}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mem_reg_0_0_4[12]}),
        .O({NLW_mem_reg_0_0_i_9_O_UNCONNECTED[3:2],weights_address0[13:12]}),
        .S({1'b0,1'b0,mem_reg_0_0_i_14_n_23,mem_reg_0_0_i_15_n_23}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_weights/mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    mem_reg_0_1
       (.ADDRARDADDR({1'b1,int_weights_address1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,weights_address0,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_0_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_control_WDATA[7:4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_mem_reg_0_1_DOADO_UNCONNECTED[31:4],int_weights_q1[7],q1[2],int_weights_q1[5],q1[1]}),
        .DOBDO({NLW_mem_reg_0_1_DOBDO_UNCONNECTED[31:4],q0[7:4]}),
        .DOPADOP(NLW_mem_reg_0_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_0_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_0_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_weights_ce1),
        .ENBWREN(mem_reg_0_0_5),
        .INJECTDBITERR(NLW_mem_reg_0_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_1_SBITERR_UNCONNECTED),
        .WEA({int_weights_be1[0],int_weights_be1[0],int_weights_be1[0],int_weights_be1[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_weights/mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    mem_reg_1_0
       (.ADDRARDADDR({1'b1,int_weights_address1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,weights_address0,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_1_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_1_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_1_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_control_WDATA[11:8]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_mem_reg_1_0_DOADO_UNCONNECTED[31:4],q1[6:3]}),
        .DOBDO({NLW_mem_reg_1_0_DOBDO_UNCONNECTED[31:4],q0[11:8]}),
        .DOPADOP(NLW_mem_reg_1_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_1_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_1_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_weights_ce1),
        .ENBWREN(mem_reg_0_0_5),
        .INJECTDBITERR(NLW_mem_reg_1_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_1_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_1_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_1_0_SBITERR_UNCONNECTED),
        .WEA({int_weights_be1[1],int_weights_be1[1],int_weights_be1[1],int_weights_be1[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    mem_reg_1_0_i_1
       (.I0(s_axi_control_WSTRB[1]),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_0_0_2),
        .I3(ar_hs),
        .I4(wstate[0]),
        .I5(wstate[1]),
        .O(int_weights_be1[1]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_weights/mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    mem_reg_1_1
       (.ADDRARDADDR({1'b1,int_weights_address1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,weights_address0,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_1_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_1_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_1_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_control_WDATA[15:12]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_mem_reg_1_1_DOADO_UNCONNECTED[31:4],int_weights_q1[15],q1[8:7],int_weights_q1[12]}),
        .DOBDO({NLW_mem_reg_1_1_DOBDO_UNCONNECTED[31:4],q0[15:12]}),
        .DOPADOP(NLW_mem_reg_1_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_1_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_1_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_weights_ce1),
        .ENBWREN(mem_reg_0_0_5),
        .INJECTDBITERR(NLW_mem_reg_1_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_1_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_1_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_1_1_SBITERR_UNCONNECTED),
        .WEA({int_weights_be1[1],int_weights_be1[1],int_weights_be1[1],int_weights_be1[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_weights/mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "19" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    mem_reg_2_0
       (.ADDRARDADDR({1'b1,int_weights_address1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,weights_address0,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_2_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_2_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_2_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_control_WDATA[19:16]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_mem_reg_2_0_DOADO_UNCONNECTED[31:4],q1[12:9]}),
        .DOBDO({NLW_mem_reg_2_0_DOBDO_UNCONNECTED[31:4],q0[19:16]}),
        .DOPADOP(NLW_mem_reg_2_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_2_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_2_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_weights_ce1),
        .ENBWREN(mem_reg_0_0_5),
        .INJECTDBITERR(NLW_mem_reg_2_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_2_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_2_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_2_0_SBITERR_UNCONNECTED),
        .WEA({int_weights_be1[2],int_weights_be1[2],int_weights_be1[2],int_weights_be1[2]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    mem_reg_2_0_i_1
       (.I0(s_axi_control_WSTRB[2]),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_0_0_2),
        .I3(ar_hs),
        .I4(wstate[0]),
        .I5(wstate[1]),
        .O(int_weights_be1[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_weights/mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    mem_reg_2_1
       (.ADDRARDADDR({1'b1,int_weights_address1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,weights_address0,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_2_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_2_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_2_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_control_WDATA[23:20]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_mem_reg_2_1_DOADO_UNCONNECTED[31:4],q1[16:13]}),
        .DOBDO({NLW_mem_reg_2_1_DOBDO_UNCONNECTED[31:4],q0[23:20]}),
        .DOPADOP(NLW_mem_reg_2_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_2_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_2_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_weights_ce1),
        .ENBWREN(mem_reg_0_0_5),
        .INJECTDBITERR(NLW_mem_reg_2_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_2_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_2_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_2_1_SBITERR_UNCONNECTED),
        .WEA({int_weights_be1[2],int_weights_be1[2],int_weights_be1[2],int_weights_be1[2]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_weights/mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "27" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    mem_reg_3_0
       (.ADDRARDADDR({1'b1,int_weights_address1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,weights_address0,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_3_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_3_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_3_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in[27:24]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_mem_reg_3_0_DOADO_UNCONNECTED[31:4],q1[19],int_weights_q1[26],q1[18:17]}),
        .DOBDO({NLW_mem_reg_3_0_DOBDO_UNCONNECTED[31:4],q0[27:24]}),
        .DOPADOP(NLW_mem_reg_3_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_3_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_3_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_weights_ce1),
        .ENBWREN(mem_reg_0_0_5),
        .INJECTDBITERR(NLW_mem_reg_3_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_3_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_3_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_3_0_SBITERR_UNCONNECTED),
        .WEA({int_weights_be1[3],int_weights_be1[3],int_weights_be1[3],int_weights_be1[3]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_3_0_i_1
       (.I0(s_axi_control_WDATA[27]),
        .I1(int_weights_be1[3]),
        .O(p_1_in[27]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_3_0_i_2
       (.I0(s_axi_control_WDATA[26]),
        .I1(int_weights_be1[3]),
        .O(p_1_in[26]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_3_0_i_3
       (.I0(s_axi_control_WDATA[25]),
        .I1(int_weights_be1[3]),
        .O(p_1_in[25]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_3_0_i_4
       (.I0(s_axi_control_WDATA[24]),
        .I1(int_weights_be1[3]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    mem_reg_3_0_i_5
       (.I0(s_axi_control_WSTRB[3]),
        .I1(s_axi_control_WVALID),
        .I2(mem_reg_0_0_2),
        .I3(ar_hs),
        .I4(wstate[0]),
        .I5(wstate[1]),
        .O(int_weights_be1[3]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "control_s_axi_U/int_weights/mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    mem_reg_3_1
       (.ADDRARDADDR({1'b1,int_weights_address1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,weights_address0,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_3_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_3_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_3_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in[31:28]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_mem_reg_3_1_DOADO_UNCONNECTED[31:4],q1[23:20]}),
        .DOBDO({NLW_mem_reg_3_1_DOBDO_UNCONNECTED[31:4],q0[31:28]}),
        .DOPADOP(NLW_mem_reg_3_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_3_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_3_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_weights_ce1),
        .ENBWREN(mem_reg_0_0_5),
        .INJECTDBITERR(NLW_mem_reg_3_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_3_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_3_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_3_1_SBITERR_UNCONNECTED),
        .WEA({int_weights_be1[3],int_weights_be1[3],int_weights_be1[3],int_weights_be1[3]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_3_1_i_1
       (.I0(s_axi_control_WDATA[31]),
        .I1(int_weights_be1[3]),
        .O(p_1_in[31]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_3_1_i_2
       (.I0(s_axi_control_WDATA[30]),
        .I1(int_weights_be1[3]),
        .O(p_1_in[30]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_3_1_i_3
       (.I0(s_axi_control_WDATA[29]),
        .I1(int_weights_be1[3]),
        .O(p_1_in[29]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_3_1_i_4
       (.I0(s_axi_control_WDATA[28]),
        .I1(int_weights_be1[3]),
        .O(p_1_in[28]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    mem_reg_i_2__0
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .I4(Q[5]),
        .O(ADDRARDADDR[5]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    mem_reg_i_3__0
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .I4(Q[4]),
        .O(ADDRARDADDR[4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    mem_reg_i_4__0
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .I4(Q[3]),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    mem_reg_i_5__0
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .I4(Q[2]),
        .O(ADDRARDADDR[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    mem_reg_i_6__0
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .I4(Q[1]),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    mem_reg_i_7__0
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .I4(Q[0]),
        .O(ADDRARDADDR[0]));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \rdata[0]_i_3 
       (.I0(int_weights_q1[0]),
        .I1(\rdata_reg[26] [0]),
        .I2(int_bias_read),
        .I3(int_output_r_read),
        .I4(int_output_r_q1[0]),
        .O(mem_reg_0_0_0));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \rdata[12]_i_2 
       (.I0(int_weights_q1[12]),
        .I1(\rdata_reg[26] [5]),
        .I2(int_bias_read),
        .I3(int_output_r_read),
        .I4(int_output_r_q1[5]),
        .O(mem_reg_1_1_0));
  LUT6 #(
    .INIT(64'hFFFFFFCAFFFF00CA)) 
    \rdata[15]_i_3 
       (.I0(int_weights_q1[15]),
        .I1(\rdata_reg[26] [6]),
        .I2(int_bias_read),
        .I3(int_output_r_read),
        .I4(int_input_r_read),
        .I5(int_output_r_q1[6]),
        .O(mem_reg_1_1_1));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \rdata[1]_i_3 
       (.I0(int_weights_q1[1]),
        .I1(\rdata_reg[26] [1]),
        .I2(int_bias_read),
        .I3(int_output_r_read),
        .I4(int_output_r_q1[1]),
        .O(mem_reg_0_0_1));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A200A2)) 
    \rdata[26]_i_1 
       (.I0(\rdata[26]_i_2_n_23 ),
        .I1(int_input_r_read),
        .I2(DOADO[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .I5(rstate[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    \rdata[26]_i_2 
       (.I0(int_weights_q1[26]),
        .I1(int_input_r_read),
        .I2(int_output_r_q1[7]),
        .I3(int_output_r_read),
        .I4(\rdata_reg[26] [7]),
        .I5(int_bias_read),
        .O(\rdata[26]_i_2_n_23 ));
  LUT6 #(
    .INIT(64'hFFC5FFC5FFC500C5)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_23 ),
        .I1(DOADO[0]),
        .I2(int_input_r_read),
        .I3(ar_hs),
        .I4(\rdata_reg[3] ),
        .I5(\rdata_reg[3]_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \rdata[3]_i_2 
       (.I0(int_weights_q1[3]),
        .I1(\rdata_reg[26] [2]),
        .I2(int_bias_read),
        .I3(int_output_r_read),
        .I4(int_output_r_q1[2]),
        .O(\rdata[3]_i_2_n_23 ));
  LUT6 #(
    .INIT(64'hFFFFFFCAFFFF00CA)) 
    \rdata[5]_i_2 
       (.I0(int_weights_q1[5]),
        .I1(\rdata_reg[26] [3]),
        .I2(int_bias_read),
        .I3(int_output_r_read),
        .I4(int_input_r_read),
        .I5(int_output_r_q1[3]),
        .O(mem_reg_0_1_0));
  LUT5 #(
    .INIT(32'hCCF0CCAA)) 
    \rdata[7]_i_4 
       (.I0(int_weights_q1[7]),
        .I1(int_output_r_q1[4]),
        .I2(\rdata_reg[26] [4]),
        .I3(int_output_r_read),
        .I4(int_bias_read),
        .O(mem_reg_0_1_1));
endmodule

(* ORIG_REF_NAME = "nnlayer_mac_muladd_16s_16s_24ns_24_4_1" *) 
module design_1_nnlayer_0_0_nnlayer_mac_muladd_16s_16s_24ns_24_4_1
   (P,
    E,
    ap_clk,
    B,
    A,
    D,
    Q);
  output [15:0]P;
  output [0:0]E;
  input ap_clk;
  input [15:0]B;
  input [15:0]A;
  input [15:0]D;
  input [1:0]Q;

  wire [15:0]A;
  wire [15:0]B;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]P;
  wire [1:0]Q;
  wire ap_clk;

  design_1_nnlayer_0_0_nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_1 nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_1_U
       (.A(A),
        .B(B),
        .D(D),
        .E(E),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_1" *) 
module design_1_nnlayer_0_0_nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_1
   (P,
    E,
    ap_clk,
    B,
    A,
    D,
    Q);
  output [15:0]P;
  output [0:0]E;
  input ap_clk;
  input [15:0]B;
  input [15:0]A;
  input [15:0]D;
  input [1:0]Q;

  wire [15:0]A;
  wire [15:0]B;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire p_reg_reg_n_121;
  wire p_reg_reg_n_122;
  wire p_reg_reg_n_123;
  wire p_reg_reg_n_124;
  wire p_reg_reg_n_125;
  wire p_reg_reg_n_126;
  wire p_reg_reg_n_127;
  wire p_reg_reg_n_128;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(E));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(E),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P,p_reg_reg_n_121,p_reg_reg_n_122,p_reg_reg_n_123,p_reg_reg_n_124,p_reg_reg_n_125,p_reg_reg_n_126,p_reg_reg_n_127,p_reg_reg_n_128}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "nnlayer_mul_24s_26ns_50_1_1" *) 
module design_1_nnlayer_0_0_nnlayer_mul_24s_26ns_50_1_1
   (D,
    Q,
    ap_clk,
    A,
    O,
    sub_ln712_2_fu_716_p2);
  output [47:0]D;
  input [0:0]Q;
  input ap_clk;
  input [11:0]A;
  input [3:0]O;
  input [3:0]sub_ln712_2_fu_716_p2;

  wire [11:0]A;
  wire [47:0]D;
  wire [3:0]O;
  wire [0:0]Q;
  wire ap_clk;
  wire dout_n_100;
  wire dout_n_101;
  wire dout_n_102;
  wire dout_n_103;
  wire dout_n_104;
  wire dout_n_105;
  wire dout_n_106;
  wire dout_n_107;
  wire dout_n_108;
  wire dout_n_109;
  wire dout_n_110;
  wire dout_n_111;
  wire dout_n_129;
  wire dout_n_130;
  wire dout_n_131;
  wire dout_n_132;
  wire dout_n_133;
  wire dout_n_134;
  wire dout_n_135;
  wire dout_n_136;
  wire dout_n_137;
  wire dout_n_138;
  wire dout_n_139;
  wire dout_n_140;
  wire dout_n_141;
  wire dout_n_142;
  wire dout_n_143;
  wire dout_n_144;
  wire dout_n_145;
  wire dout_n_146;
  wire dout_n_147;
  wire dout_n_148;
  wire dout_n_149;
  wire dout_n_150;
  wire dout_n_151;
  wire dout_n_152;
  wire dout_n_153;
  wire dout_n_154;
  wire dout_n_155;
  wire dout_n_156;
  wire dout_n_157;
  wire dout_n_158;
  wire dout_n_159;
  wire dout_n_160;
  wire dout_n_161;
  wire dout_n_162;
  wire dout_n_163;
  wire dout_n_164;
  wire dout_n_165;
  wire dout_n_166;
  wire dout_n_167;
  wire dout_n_168;
  wire dout_n_169;
  wire dout_n_170;
  wire dout_n_171;
  wire dout_n_172;
  wire dout_n_173;
  wire dout_n_174;
  wire dout_n_175;
  wire dout_n_176;
  wire dout_n_81;
  wire dout_n_82;
  wire dout_n_83;
  wire dout_n_84;
  wire dout_n_85;
  wire dout_n_86;
  wire dout_n_87;
  wire dout_n_88;
  wire dout_n_89;
  wire dout_n_90;
  wire dout_n_91;
  wire dout_n_92;
  wire dout_n_93;
  wire dout_n_94;
  wire dout_n_95;
  wire dout_n_96;
  wire dout_n_97;
  wire dout_n_98;
  wire dout_n_99;
  wire [15:12]select_ln7_fu_722_p3;
  wire [3:0]sub_ln712_2_fu_716_p2;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_dout__0_P_UNCONNECTED;
  wire [47:0]NLW_dout__0_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({select_ln7_fu_722_p3[15],select_ln7_fu_722_p3[15],select_ln7_fu_722_p3[15],select_ln7_fu_722_p3[15],select_ln7_fu_722_p3[15],select_ln7_fu_722_p3[15],select_ln7_fu_722_p3,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({dout_n_81,dout_n_82,dout_n_83,dout_n_84,dout_n_85,dout_n_86,dout_n_87,dout_n_88,dout_n_89,dout_n_90,dout_n_91,dout_n_92,dout_n_93,dout_n_94,dout_n_95,dout_n_96,dout_n_97,dout_n_98,dout_n_99,dout_n_100,dout_n_101,dout_n_102,dout_n_103,dout_n_104,dout_n_105,dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,D[16:0]}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153,dout_n_154,dout_n_155,dout_n_156,dout_n_157,dout_n_158,dout_n_159,dout_n_160,dout_n_161,dout_n_162,dout_n_163,dout_n_164,dout_n_165,dout_n_166,dout_n_167,dout_n_168,dout_n_169,dout_n_170,dout_n_171,dout_n_172,dout_n_173,dout_n_174,dout_n_175,dout_n_176}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({select_ln7_fu_722_p3[15],select_ln7_fu_722_p3[15],select_ln7_fu_722_p3[15],select_ln7_fu_722_p3[15],select_ln7_fu_722_p3[15],select_ln7_fu_722_p3[15],select_ln7_fu_722_p3,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({NLW_dout__0_P_UNCONNECTED[47:31],D[47:17]}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({dout_n_129,dout_n_130,dout_n_131,dout_n_132,dout_n_133,dout_n_134,dout_n_135,dout_n_136,dout_n_137,dout_n_138,dout_n_139,dout_n_140,dout_n_141,dout_n_142,dout_n_143,dout_n_144,dout_n_145,dout_n_146,dout_n_147,dout_n_148,dout_n_149,dout_n_150,dout_n_151,dout_n_152,dout_n_153,dout_n_154,dout_n_155,dout_n_156,dout_n_157,dout_n_158,dout_n_159,dout_n_160,dout_n_161,dout_n_162,dout_n_163,dout_n_164,dout_n_165,dout_n_166,dout_n_167,dout_n_168,dout_n_169,dout_n_170,dout_n_171,dout_n_172,dout_n_173,dout_n_174,dout_n_175,dout_n_176}),
        .PCOUT(NLW_dout__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    dout_i_1
       (.I0(O[3]),
        .I1(sub_ln712_2_fu_716_p2[3]),
        .O(select_ln7_fu_722_p3[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_2
       (.I0(sub_ln712_2_fu_716_p2[2]),
        .I1(O[3]),
        .I2(O[2]),
        .O(select_ln7_fu_722_p3[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_3
       (.I0(sub_ln712_2_fu_716_p2[1]),
        .I1(O[3]),
        .I2(O[1]),
        .O(select_ln7_fu_722_p3[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_4
       (.I0(sub_ln712_2_fu_716_p2[0]),
        .I1(O[3]),
        .I2(O[0]),
        .O(select_ln7_fu_722_p3[12]));
endmodule

(* ORIG_REF_NAME = "nnlayer_mul_32ns_26ns_42_1_1" *) 
module design_1_nnlayer_0_0_nnlayer_mul_32ns_26ns_42_1_1
   (D,
    PCOUT,
    ACOUT,
    P,
    dout__0_0,
    \tmp_V_1_reg_1429_reg[7] ,
    \p_Result_s_reg_1422_reg[0] ,
    \p_Result_s_reg_1422_reg[5] ,
    done0,
    Q,
    ap_clk,
    B,
    dout_carry__5_0,
    S,
    \storemerge8_reg_395_reg[25] ,
    \storemerge8_reg_395_reg[25]_0 ,
    \storemerge8_reg_395_reg[25]_1 ,
    \storemerge8_reg_395_reg[25]_2 ,
    \storemerge8_reg_395_reg[25]_3 ,
    \storemerge8_reg_395_reg[24] ,
    \storemerge8_reg_395_reg[23] ,
    \storemerge8_reg_395_reg[22] ,
    \storemerge8_reg_395_reg[21] ,
    \storemerge8_reg_395_reg[20] ,
    \storemerge8_reg_395_reg[19] ,
    \storemerge8_reg_395_reg[18] ,
    \storemerge8_reg_395_reg[17] ,
    \storemerge8_reg_395_reg[16] ,
    \storemerge8_reg_395_reg[15] ,
    \storemerge8_reg_395_reg[14] ,
    \storemerge8_reg_395_reg[13] ,
    \storemerge8_reg_395_reg[12] ,
    \storemerge8_reg_395_reg[11] ,
    \storemerge8_reg_395_reg[10] ,
    \storemerge8_reg_395_reg[9] ,
    \storemerge8_reg_395_reg[9]_0 ,
    \storemerge8_reg_395_reg[8] ,
    \storemerge8_reg_395_reg[8]_0 ,
    p_Result_s_reg_1422,
    icmp_ln1547_3_reg_1434,
    tmp_4_reg_1438,
    dout_carry__5_1,
    dout_carry__3_0);
  output [16:0]D;
  output [47:0]PCOUT;
  output [29:0]ACOUT;
  output [0:0]P;
  output [47:0]dout__0_0;
  output [25:0]\tmp_V_1_reg_1429_reg[7] ;
  output \p_Result_s_reg_1422_reg[0] ;
  output \p_Result_s_reg_1422_reg[5] ;
  input done0;
  input [0:0]Q;
  input ap_clk;
  input [16:0]B;
  input [24:0]dout_carry__5_0;
  input [0:0]S;
  input \storemerge8_reg_395_reg[25] ;
  input \storemerge8_reg_395_reg[25]_0 ;
  input \storemerge8_reg_395_reg[25]_1 ;
  input \storemerge8_reg_395_reg[25]_2 ;
  input \storemerge8_reg_395_reg[25]_3 ;
  input \storemerge8_reg_395_reg[24] ;
  input \storemerge8_reg_395_reg[23] ;
  input \storemerge8_reg_395_reg[22] ;
  input \storemerge8_reg_395_reg[21] ;
  input \storemerge8_reg_395_reg[20] ;
  input \storemerge8_reg_395_reg[19] ;
  input \storemerge8_reg_395_reg[18] ;
  input \storemerge8_reg_395_reg[17] ;
  input \storemerge8_reg_395_reg[16] ;
  input \storemerge8_reg_395_reg[15] ;
  input \storemerge8_reg_395_reg[14] ;
  input \storemerge8_reg_395_reg[13] ;
  input \storemerge8_reg_395_reg[12] ;
  input \storemerge8_reg_395_reg[11] ;
  input \storemerge8_reg_395_reg[10] ;
  input \storemerge8_reg_395_reg[9] ;
  input \storemerge8_reg_395_reg[9]_0 ;
  input \storemerge8_reg_395_reg[8] ;
  input [0:0]\storemerge8_reg_395_reg[8]_0 ;
  input [7:0]p_Result_s_reg_1422;
  input icmp_ln1547_3_reg_1434;
  input tmp_4_reg_1438;
  input [7:0]dout_carry__5_1;
  input [16:0]dout_carry__3_0;

  wire [29:0]ACOUT;
  wire [16:0]B;
  wire [16:0]D;
  wire [0:0]P;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire done0;
  wire [47:0]dout__0_0;
  wire dout__0_i_18_n_23;
  wire dout__0_n_100;
  wire dout__0_n_101;
  wire dout__0_n_102;
  wire dout__0_n_103;
  wire dout__0_n_104;
  wire dout__0_n_105;
  wire dout__0_n_106;
  wire dout__0_n_107;
  wire dout__0_n_108;
  wire dout__0_n_109;
  wire dout__0_n_110;
  wire dout__0_n_111;
  wire dout__0_n_113;
  wire dout__0_n_114;
  wire dout__0_n_115;
  wire dout__0_n_116;
  wire dout__0_n_117;
  wire dout__0_n_118;
  wire dout__0_n_119;
  wire dout__0_n_120;
  wire dout__0_n_121;
  wire dout__0_n_122;
  wire dout__0_n_123;
  wire dout__0_n_124;
  wire dout__0_n_125;
  wire dout__0_n_126;
  wire dout__0_n_127;
  wire dout__0_n_128;
  wire dout__0_n_81;
  wire dout__0_n_82;
  wire dout__0_n_83;
  wire dout__0_n_84;
  wire dout__0_n_85;
  wire dout__0_n_86;
  wire dout__0_n_87;
  wire dout__0_n_88;
  wire dout__0_n_89;
  wire dout__0_n_90;
  wire dout__0_n_91;
  wire dout__0_n_92;
  wire dout__0_n_93;
  wire dout__0_n_94;
  wire dout__0_n_95;
  wire dout__0_n_96;
  wire dout__0_n_97;
  wire dout__0_n_98;
  wire dout__0_n_99;
  wire dout_carry__0_i_1_n_23;
  wire dout_carry__0_i_2_n_23;
  wire dout_carry__0_i_3_n_23;
  wire dout_carry__0_i_4_n_23;
  wire dout_carry__0_n_23;
  wire dout_carry__0_n_24;
  wire dout_carry__0_n_25;
  wire dout_carry__0_n_26;
  wire dout_carry__1_i_1_n_23;
  wire dout_carry__1_i_2_n_23;
  wire dout_carry__1_i_3_n_23;
  wire dout_carry__1_i_4_n_23;
  wire dout_carry__1_n_23;
  wire dout_carry__1_n_24;
  wire dout_carry__1_n_25;
  wire dout_carry__1_n_26;
  wire dout_carry__2_i_1_n_23;
  wire dout_carry__2_i_2_n_23;
  wire dout_carry__2_i_3_n_23;
  wire dout_carry__2_i_4_n_23;
  wire dout_carry__2_n_23;
  wire dout_carry__2_n_24;
  wire dout_carry__2_n_25;
  wire dout_carry__2_n_26;
  wire [16:0]dout_carry__3_0;
  wire dout_carry__3_i_1_n_23;
  wire dout_carry__3_i_2_n_23;
  wire dout_carry__3_i_3_n_23;
  wire dout_carry__3_i_4_n_23;
  wire dout_carry__3_n_23;
  wire dout_carry__3_n_24;
  wire dout_carry__3_n_25;
  wire dout_carry__3_n_26;
  wire dout_carry__4_i_1_n_23;
  wire dout_carry__4_i_2_n_23;
  wire dout_carry__4_i_3_n_23;
  wire dout_carry__4_i_4_n_23;
  wire dout_carry__4_n_23;
  wire dout_carry__4_n_24;
  wire dout_carry__4_n_25;
  wire dout_carry__4_n_26;
  wire [24:0]dout_carry__5_0;
  wire [7:0]dout_carry__5_1;
  wire dout_carry__5_i_1_n_23;
  wire dout_carry__5_i_2_n_23;
  wire dout_carry__5_n_26;
  wire dout_carry_i_1_n_23;
  wire dout_carry_i_2_n_23;
  wire dout_carry_i_3_n_23;
  wire dout_carry_n_23;
  wire dout_carry_n_24;
  wire dout_carry_n_25;
  wire dout_carry_n_26;
  wire dout_n_100;
  wire dout_n_101;
  wire dout_n_102;
  wire dout_n_103;
  wire dout_n_104;
  wire dout_n_105;
  wire dout_n_106;
  wire dout_n_107;
  wire dout_n_108;
  wire dout_n_109;
  wire dout_n_110;
  wire dout_n_111;
  wire dout_n_81;
  wire dout_n_82;
  wire dout_n_83;
  wire dout_n_84;
  wire dout_n_85;
  wire dout_n_86;
  wire dout_n_87;
  wire dout_n_88;
  wire dout_n_89;
  wire dout_n_90;
  wire dout_n_91;
  wire dout_n_92;
  wire dout_n_93;
  wire dout_n_94;
  wire dout_n_95;
  wire dout_n_96;
  wire dout_n_97;
  wire dout_n_98;
  wire dout_n_99;
  wire icmp_ln1547_3_reg_1434;
  wire [16:0]lshr_ln1201_fu_875_p2;
  wire [7:0]p_Result_s_reg_1422;
  wire \p_Result_s_reg_1422_reg[0] ;
  wire \p_Result_s_reg_1422_reg[5] ;
  wire \storemerge8_reg_395_reg[10] ;
  wire \storemerge8_reg_395_reg[11] ;
  wire \storemerge8_reg_395_reg[12] ;
  wire \storemerge8_reg_395_reg[13] ;
  wire \storemerge8_reg_395_reg[14] ;
  wire \storemerge8_reg_395_reg[15] ;
  wire \storemerge8_reg_395_reg[16] ;
  wire \storemerge8_reg_395_reg[17] ;
  wire \storemerge8_reg_395_reg[18] ;
  wire \storemerge8_reg_395_reg[19] ;
  wire \storemerge8_reg_395_reg[20] ;
  wire \storemerge8_reg_395_reg[21] ;
  wire \storemerge8_reg_395_reg[22] ;
  wire \storemerge8_reg_395_reg[23] ;
  wire \storemerge8_reg_395_reg[24] ;
  wire \storemerge8_reg_395_reg[25] ;
  wire \storemerge8_reg_395_reg[25]_0 ;
  wire \storemerge8_reg_395_reg[25]_1 ;
  wire \storemerge8_reg_395_reg[25]_2 ;
  wire \storemerge8_reg_395_reg[25]_3 ;
  wire \storemerge8_reg_395_reg[8] ;
  wire [0:0]\storemerge8_reg_395_reg[8]_0 ;
  wire \storemerge8_reg_395_reg[9] ;
  wire \storemerge8_reg_395_reg[9]_0 ;
  wire tmp_4_reg_1438;
  wire [-1111111070:-1111111095]tmp_5_reg_1457_reg__1;
  wire [25:0]\tmp_V_1_reg_1429_reg[7] ;
  wire NLW_dout_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_OVERFLOW_UNCONNECTED;
  wire NLW_dout_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_CARRYOUT_UNCONNECTED;
  wire NLW_dout__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout__0_OVERFLOW_UNCONNECTED;
  wire NLW_dout__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_dout__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout__0_CARRYOUT_UNCONNECTED;
  wire [3:1]NLW_dout_carry__5_CO_UNCONNECTED;
  wire [3:2]NLW_dout_carry__5_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(done0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_OVERFLOW_UNCONNECTED),
        .P({dout_n_81,dout_n_82,dout_n_83,dout_n_84,dout_n_85,dout_n_86,dout_n_87,dout_n_88,dout_n_89,dout_n_90,dout_n_91,dout_n_92,dout_n_93,dout_n_94,dout_n_95,dout_n_96,dout_n_97,dout_n_98,dout_n_99,dout_n_100,dout_n_101,dout_n_102,dout_n_103,dout_n_104,dout_n_105,dout_n_106,dout_n_107,dout_n_108,dout_n_109,dout_n_110,dout_n_111,D}),
        .PATTERNBDETECT(NLW_dout_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,lshr_ln1201_fu_875_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(ACOUT),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(done0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout__0_OVERFLOW_UNCONNECTED),
        .P({dout__0_n_81,dout__0_n_82,dout__0_n_83,dout__0_n_84,dout__0_n_85,dout__0_n_86,dout__0_n_87,dout__0_n_88,dout__0_n_89,dout__0_n_90,dout__0_n_91,dout__0_n_92,dout__0_n_93,dout__0_n_94,dout__0_n_95,dout__0_n_96,dout__0_n_97,dout__0_n_98,dout__0_n_99,dout__0_n_100,dout__0_n_101,dout__0_n_102,dout__0_n_103,dout__0_n_104,dout__0_n_105,dout__0_n_106,dout__0_n_107,dout__0_n_108,dout__0_n_109,dout__0_n_110,dout__0_n_111,P,dout__0_n_113,dout__0_n_114,dout__0_n_115,dout__0_n_116,dout__0_n_117,dout__0_n_118,dout__0_n_119,dout__0_n_120,dout__0_n_121,dout__0_n_122,dout__0_n_123,dout__0_n_124,dout__0_n_125,dout__0_n_126,dout__0_n_127,dout__0_n_128}),
        .PATTERNBDETECT(NLW_dout__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(dout__0_0),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout__0_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h0004)) 
    dout__0_i_1
       (.I0(p_Result_s_reg_1422[2]),
        .I1(dout__0_i_18_n_23),
        .I2(p_Result_s_reg_1422[3]),
        .I3(p_Result_s_reg_1422[4]),
        .O(lshr_ln1201_fu_875_p2[16]));
  LUT5 #(
    .INIT(32'h00000100)) 
    dout__0_i_10
       (.I0(p_Result_s_reg_1422[1]),
        .I1(\p_Result_s_reg_1422_reg[5] ),
        .I2(p_Result_s_reg_1422[2]),
        .I3(p_Result_s_reg_1422[3]),
        .I4(p_Result_s_reg_1422[4]),
        .O(lshr_ln1201_fu_875_p2[7]));
  LUT5 #(
    .INIT(32'h00000400)) 
    dout__0_i_11
       (.I0(p_Result_s_reg_1422[2]),
        .I1(p_Result_s_reg_1422[1]),
        .I2(\p_Result_s_reg_1422_reg[0] ),
        .I3(p_Result_s_reg_1422[3]),
        .I4(p_Result_s_reg_1422[4]),
        .O(lshr_ln1201_fu_875_p2[6]));
  LUT5 #(
    .INIT(32'h00000400)) 
    dout__0_i_12
       (.I0(\p_Result_s_reg_1422_reg[5] ),
        .I1(p_Result_s_reg_1422[1]),
        .I2(p_Result_s_reg_1422[2]),
        .I3(p_Result_s_reg_1422[3]),
        .I4(p_Result_s_reg_1422[4]),
        .O(lshr_ln1201_fu_875_p2[5]));
  LUT4 #(
    .INIT(16'h0080)) 
    dout__0_i_13
       (.I0(p_Result_s_reg_1422[2]),
        .I1(dout__0_i_18_n_23),
        .I2(p_Result_s_reg_1422[3]),
        .I3(p_Result_s_reg_1422[4]),
        .O(lshr_ln1201_fu_875_p2[4]));
  LUT5 #(
    .INIT(32'h00001000)) 
    dout__0_i_14
       (.I0(p_Result_s_reg_1422[1]),
        .I1(\p_Result_s_reg_1422_reg[5] ),
        .I2(p_Result_s_reg_1422[2]),
        .I3(p_Result_s_reg_1422[3]),
        .I4(p_Result_s_reg_1422[4]),
        .O(lshr_ln1201_fu_875_p2[3]));
  LUT5 #(
    .INIT(32'h00000800)) 
    dout__0_i_15
       (.I0(p_Result_s_reg_1422[2]),
        .I1(p_Result_s_reg_1422[1]),
        .I2(\p_Result_s_reg_1422_reg[0] ),
        .I3(p_Result_s_reg_1422[3]),
        .I4(p_Result_s_reg_1422[4]),
        .O(lshr_ln1201_fu_875_p2[2]));
  LUT5 #(
    .INIT(32'h00004000)) 
    dout__0_i_16
       (.I0(\p_Result_s_reg_1422_reg[5] ),
        .I1(p_Result_s_reg_1422[1]),
        .I2(p_Result_s_reg_1422[2]),
        .I3(p_Result_s_reg_1422[3]),
        .I4(p_Result_s_reg_1422[4]),
        .O(lshr_ln1201_fu_875_p2[1]));
  LUT4 #(
    .INIT(16'h0020)) 
    dout__0_i_17
       (.I0(dout__0_i_18_n_23),
        .I1(p_Result_s_reg_1422[3]),
        .I2(p_Result_s_reg_1422[4]),
        .I3(p_Result_s_reg_1422[2]),
        .O(lshr_ln1201_fu_875_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    dout__0_i_18
       (.I0(p_Result_s_reg_1422[1]),
        .I1(p_Result_s_reg_1422[7]),
        .I2(p_Result_s_reg_1422[6]),
        .I3(p_Result_s_reg_1422[5]),
        .I4(p_Result_s_reg_1422[0]),
        .O(dout__0_i_18_n_23));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    dout__0_i_19
       (.I0(p_Result_s_reg_1422[5]),
        .I1(p_Result_s_reg_1422[6]),
        .I2(p_Result_s_reg_1422[7]),
        .I3(p_Result_s_reg_1422[0]),
        .O(\p_Result_s_reg_1422_reg[5] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    dout__0_i_2
       (.I0(p_Result_s_reg_1422[1]),
        .I1(\p_Result_s_reg_1422_reg[5] ),
        .I2(p_Result_s_reg_1422[2]),
        .I3(p_Result_s_reg_1422[3]),
        .I4(p_Result_s_reg_1422[4]),
        .O(lshr_ln1201_fu_875_p2[15]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    dout__0_i_20
       (.I0(p_Result_s_reg_1422[0]),
        .I1(p_Result_s_reg_1422[5]),
        .I2(p_Result_s_reg_1422[6]),
        .I3(p_Result_s_reg_1422[7]),
        .O(\p_Result_s_reg_1422_reg[0] ));
  LUT5 #(
    .INIT(32'h00000004)) 
    dout__0_i_3
       (.I0(p_Result_s_reg_1422[2]),
        .I1(p_Result_s_reg_1422[1]),
        .I2(\p_Result_s_reg_1422_reg[0] ),
        .I3(p_Result_s_reg_1422[3]),
        .I4(p_Result_s_reg_1422[4]),
        .O(lshr_ln1201_fu_875_p2[14]));
  LUT5 #(
    .INIT(32'h00000004)) 
    dout__0_i_4
       (.I0(\p_Result_s_reg_1422_reg[5] ),
        .I1(p_Result_s_reg_1422[1]),
        .I2(p_Result_s_reg_1422[2]),
        .I3(p_Result_s_reg_1422[3]),
        .I4(p_Result_s_reg_1422[4]),
        .O(lshr_ln1201_fu_875_p2[13]));
  LUT4 #(
    .INIT(16'h0008)) 
    dout__0_i_5
       (.I0(p_Result_s_reg_1422[2]),
        .I1(dout__0_i_18_n_23),
        .I2(p_Result_s_reg_1422[3]),
        .I3(p_Result_s_reg_1422[4]),
        .O(lshr_ln1201_fu_875_p2[12]));
  LUT5 #(
    .INIT(32'h00000010)) 
    dout__0_i_6
       (.I0(p_Result_s_reg_1422[1]),
        .I1(\p_Result_s_reg_1422_reg[5] ),
        .I2(p_Result_s_reg_1422[2]),
        .I3(p_Result_s_reg_1422[3]),
        .I4(p_Result_s_reg_1422[4]),
        .O(lshr_ln1201_fu_875_p2[11]));
  LUT5 #(
    .INIT(32'h00000008)) 
    dout__0_i_7
       (.I0(p_Result_s_reg_1422[2]),
        .I1(p_Result_s_reg_1422[1]),
        .I2(\p_Result_s_reg_1422_reg[0] ),
        .I3(p_Result_s_reg_1422[3]),
        .I4(p_Result_s_reg_1422[4]),
        .O(lshr_ln1201_fu_875_p2[10]));
  LUT5 #(
    .INIT(32'h00000040)) 
    dout__0_i_8
       (.I0(\p_Result_s_reg_1422_reg[5] ),
        .I1(p_Result_s_reg_1422[1]),
        .I2(p_Result_s_reg_1422[2]),
        .I3(p_Result_s_reg_1422[3]),
        .I4(p_Result_s_reg_1422[4]),
        .O(lshr_ln1201_fu_875_p2[9]));
  LUT4 #(
    .INIT(16'h0040)) 
    dout__0_i_9
       (.I0(p_Result_s_reg_1422[2]),
        .I1(dout__0_i_18_n_23),
        .I2(p_Result_s_reg_1422[3]),
        .I3(p_Result_s_reg_1422[4]),
        .O(lshr_ln1201_fu_875_p2[8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_23,dout_carry_n_24,dout_carry_n_25,dout_carry_n_26}),
        .CYINIT(1'b0),
        .DI({dout_carry__5_0[2:0],1'b0}),
        .O(tmp_5_reg_1457_reg__1[-1111111092:-1111111095]),
        .S({dout_carry_i_1_n_23,dout_carry_i_2_n_23,dout_carry_i_3_n_23,S}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_23),
        .CO({dout_carry__0_n_23,dout_carry__0_n_24,dout_carry__0_n_25,dout_carry__0_n_26}),
        .CYINIT(1'b0),
        .DI(dout_carry__5_0[6:3]),
        .O(tmp_5_reg_1457_reg__1[-1111111088:-1111111091]),
        .S({dout_carry__0_i_1_n_23,dout_carry__0_i_2_n_23,dout_carry__0_i_3_n_23,dout_carry__0_i_4_n_23}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_1
       (.I0(dout_carry__5_0[6]),
        .I1(dout_carry__3_0[6]),
        .O(dout_carry__0_i_1_n_23));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_2
       (.I0(dout_carry__5_0[5]),
        .I1(dout_carry__3_0[5]),
        .O(dout_carry__0_i_2_n_23));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_3
       (.I0(dout_carry__5_0[4]),
        .I1(dout_carry__3_0[4]),
        .O(dout_carry__0_i_3_n_23));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__0_i_4
       (.I0(dout_carry__5_0[3]),
        .I1(dout_carry__3_0[3]),
        .O(dout_carry__0_i_4_n_23));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_23),
        .CO({dout_carry__1_n_23,dout_carry__1_n_24,dout_carry__1_n_25,dout_carry__1_n_26}),
        .CYINIT(1'b0),
        .DI(dout_carry__5_0[10:7]),
        .O(tmp_5_reg_1457_reg__1[-1111111084:-1111111087]),
        .S({dout_carry__1_i_1_n_23,dout_carry__1_i_2_n_23,dout_carry__1_i_3_n_23,dout_carry__1_i_4_n_23}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_1
       (.I0(dout_carry__5_0[10]),
        .I1(dout_carry__3_0[10]),
        .O(dout_carry__1_i_1_n_23));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_2
       (.I0(dout_carry__5_0[9]),
        .I1(dout_carry__3_0[9]),
        .O(dout_carry__1_i_2_n_23));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_3
       (.I0(dout_carry__5_0[8]),
        .I1(dout_carry__3_0[8]),
        .O(dout_carry__1_i_3_n_23));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__1_i_4
       (.I0(dout_carry__5_0[7]),
        .I1(dout_carry__3_0[7]),
        .O(dout_carry__1_i_4_n_23));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__2
       (.CI(dout_carry__1_n_23),
        .CO({dout_carry__2_n_23,dout_carry__2_n_24,dout_carry__2_n_25,dout_carry__2_n_26}),
        .CYINIT(1'b0),
        .DI(dout_carry__5_0[14:11]),
        .O(tmp_5_reg_1457_reg__1[-1111111080:-1111111083]),
        .S({dout_carry__2_i_1_n_23,dout_carry__2_i_2_n_23,dout_carry__2_i_3_n_23,dout_carry__2_i_4_n_23}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_1
       (.I0(dout_carry__5_0[14]),
        .I1(dout_carry__3_0[14]),
        .O(dout_carry__2_i_1_n_23));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_2
       (.I0(dout_carry__5_0[13]),
        .I1(dout_carry__3_0[13]),
        .O(dout_carry__2_i_2_n_23));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_3
       (.I0(dout_carry__5_0[12]),
        .I1(dout_carry__3_0[12]),
        .O(dout_carry__2_i_3_n_23));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__2_i_4
       (.I0(dout_carry__5_0[11]),
        .I1(dout_carry__3_0[11]),
        .O(dout_carry__2_i_4_n_23));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__3
       (.CI(dout_carry__2_n_23),
        .CO({dout_carry__3_n_23,dout_carry__3_n_24,dout_carry__3_n_25,dout_carry__3_n_26}),
        .CYINIT(1'b0),
        .DI(dout_carry__5_0[18:15]),
        .O(tmp_5_reg_1457_reg__1[-1111111076:-1111111079]),
        .S({dout_carry__3_i_1_n_23,dout_carry__3_i_2_n_23,dout_carry__3_i_3_n_23,dout_carry__3_i_4_n_23}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__3_i_1
       (.I0(dout_carry__5_0[18]),
        .I1(dout_carry__5_1[1]),
        .O(dout_carry__3_i_1_n_23));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__3_i_2
       (.I0(dout_carry__5_0[17]),
        .I1(dout_carry__5_1[0]),
        .O(dout_carry__3_i_2_n_23));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__3_i_3
       (.I0(dout_carry__5_0[16]),
        .I1(dout_carry__3_0[16]),
        .O(dout_carry__3_i_3_n_23));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__3_i_4
       (.I0(dout_carry__5_0[15]),
        .I1(dout_carry__3_0[15]),
        .O(dout_carry__3_i_4_n_23));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__4
       (.CI(dout_carry__3_n_23),
        .CO({dout_carry__4_n_23,dout_carry__4_n_24,dout_carry__4_n_25,dout_carry__4_n_26}),
        .CYINIT(1'b0),
        .DI(dout_carry__5_0[22:19]),
        .O(tmp_5_reg_1457_reg__1[-1111111072:-1111111075]),
        .S({dout_carry__4_i_1_n_23,dout_carry__4_i_2_n_23,dout_carry__4_i_3_n_23,dout_carry__4_i_4_n_23}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__4_i_1
       (.I0(dout_carry__5_0[22]),
        .I1(dout_carry__5_1[5]),
        .O(dout_carry__4_i_1_n_23));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__4_i_2
       (.I0(dout_carry__5_0[21]),
        .I1(dout_carry__5_1[4]),
        .O(dout_carry__4_i_2_n_23));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__4_i_3
       (.I0(dout_carry__5_0[20]),
        .I1(dout_carry__5_1[3]),
        .O(dout_carry__4_i_3_n_23));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__4_i_4
       (.I0(dout_carry__5_0[19]),
        .I1(dout_carry__5_1[2]),
        .O(dout_carry__4_i_4_n_23));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_carry__5
       (.CI(dout_carry__4_n_23),
        .CO({NLW_dout_carry__5_CO_UNCONNECTED[3:1],dout_carry__5_n_26}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,dout_carry__5_0[23]}),
        .O({NLW_dout_carry__5_O_UNCONNECTED[3:2],tmp_5_reg_1457_reg__1[-1111111070:-1111111071]}),
        .S({1'b0,1'b0,dout_carry__5_i_1_n_23,dout_carry__5_i_2_n_23}));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__5_i_1
       (.I0(dout_carry__5_1[7]),
        .I1(dout_carry__5_0[24]),
        .O(dout_carry__5_i_1_n_23));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry__5_i_2
       (.I0(dout_carry__5_0[23]),
        .I1(dout_carry__5_1[6]),
        .O(dout_carry__5_i_2_n_23));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_1
       (.I0(dout_carry__5_0[2]),
        .I1(dout_carry__3_0[2]),
        .O(dout_carry_i_1_n_23));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_2
       (.I0(dout_carry__5_0[1]),
        .I1(dout_carry__3_0[1]),
        .O(dout_carry_i_2_n_23));
  LUT2 #(
    .INIT(4'h6)) 
    dout_carry_i_3
       (.I0(dout_carry__5_0[0]),
        .I1(dout_carry__3_0[0]),
        .O(dout_carry_i_3_n_23));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \storemerge8_reg_395[0]_i_1 
       (.I0(tmp_5_reg_1457_reg__1[-1111111095]),
        .I1(icmp_ln1547_3_reg_1434),
        .I2(tmp_4_reg_1438),
        .O(\tmp_V_1_reg_1429_reg[7] [0]));
  LUT6 #(
    .INIT(64'hF222FFFFF222F222)) 
    \storemerge8_reg_395[10]_i_1 
       (.I0(\storemerge8_reg_395_reg[25]_0 ),
        .I1(\storemerge8_reg_395_reg[11] ),
        .I2(tmp_5_reg_1457_reg__1[-1111111085]),
        .I3(\storemerge8_reg_395_reg[25]_1 ),
        .I4(\storemerge8_reg_395_reg[10] ),
        .I5(\storemerge8_reg_395_reg[25]_2 ),
        .O(\tmp_V_1_reg_1429_reg[7] [10]));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \storemerge8_reg_395[11]_i_1 
       (.I0(\storemerge8_reg_395_reg[12] ),
        .I1(\storemerge8_reg_395_reg[25]_0 ),
        .I2(\storemerge8_reg_395_reg[25]_2 ),
        .I3(\storemerge8_reg_395_reg[11] ),
        .I4(tmp_5_reg_1457_reg__1[-1111111084]),
        .I5(\storemerge8_reg_395_reg[25]_1 ),
        .O(\tmp_V_1_reg_1429_reg[7] [11]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \storemerge8_reg_395[12]_i_1 
       (.I0(\storemerge8_reg_395_reg[13] ),
        .I1(\storemerge8_reg_395_reg[25]_0 ),
        .I2(tmp_5_reg_1457_reg__1[-1111111083]),
        .I3(\storemerge8_reg_395_reg[25]_1 ),
        .I4(\storemerge8_reg_395_reg[25]_2 ),
        .I5(\storemerge8_reg_395_reg[12] ),
        .O(\tmp_V_1_reg_1429_reg[7] [12]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \storemerge8_reg_395[13]_i_1 
       (.I0(\storemerge8_reg_395_reg[14] ),
        .I1(\storemerge8_reg_395_reg[25]_0 ),
        .I2(tmp_5_reg_1457_reg__1[-1111111082]),
        .I3(\storemerge8_reg_395_reg[25]_1 ),
        .I4(\storemerge8_reg_395_reg[25]_2 ),
        .I5(\storemerge8_reg_395_reg[13] ),
        .O(\tmp_V_1_reg_1429_reg[7] [13]));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \storemerge8_reg_395[14]_i_1 
       (.I0(\storemerge8_reg_395_reg[15] ),
        .I1(\storemerge8_reg_395_reg[25]_0 ),
        .I2(\storemerge8_reg_395_reg[25]_2 ),
        .I3(\storemerge8_reg_395_reg[14] ),
        .I4(tmp_5_reg_1457_reg__1[-1111111081]),
        .I5(\storemerge8_reg_395_reg[25]_1 ),
        .O(\tmp_V_1_reg_1429_reg[7] [14]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \storemerge8_reg_395[15]_i_1 
       (.I0(\storemerge8_reg_395_reg[16] ),
        .I1(\storemerge8_reg_395_reg[25]_0 ),
        .I2(tmp_5_reg_1457_reg__1[-1111111080]),
        .I3(\storemerge8_reg_395_reg[25]_1 ),
        .I4(\storemerge8_reg_395_reg[25]_2 ),
        .I5(\storemerge8_reg_395_reg[15] ),
        .O(\tmp_V_1_reg_1429_reg[7] [15]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \storemerge8_reg_395[16]_i_1 
       (.I0(\storemerge8_reg_395_reg[17] ),
        .I1(\storemerge8_reg_395_reg[25]_0 ),
        .I2(tmp_5_reg_1457_reg__1[-1111111079]),
        .I3(\storemerge8_reg_395_reg[25]_1 ),
        .I4(\storemerge8_reg_395_reg[25]_2 ),
        .I5(\storemerge8_reg_395_reg[16] ),
        .O(\tmp_V_1_reg_1429_reg[7] [16]));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \storemerge8_reg_395[17]_i_1 
       (.I0(\storemerge8_reg_395_reg[17] ),
        .I1(\storemerge8_reg_395_reg[25]_2 ),
        .I2(\storemerge8_reg_395_reg[25]_0 ),
        .I3(\storemerge8_reg_395_reg[18] ),
        .I4(tmp_5_reg_1457_reg__1[-1111111078]),
        .I5(\storemerge8_reg_395_reg[25]_1 ),
        .O(\tmp_V_1_reg_1429_reg[7] [17]));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \storemerge8_reg_395[18]_i_1 
       (.I0(\storemerge8_reg_395_reg[19] ),
        .I1(\storemerge8_reg_395_reg[25]_0 ),
        .I2(\storemerge8_reg_395_reg[25]_2 ),
        .I3(\storemerge8_reg_395_reg[18] ),
        .I4(tmp_5_reg_1457_reg__1[-1111111077]),
        .I5(\storemerge8_reg_395_reg[25]_1 ),
        .O(\tmp_V_1_reg_1429_reg[7] [18]));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \storemerge8_reg_395[19]_i_1 
       (.I0(\storemerge8_reg_395_reg[19] ),
        .I1(\storemerge8_reg_395_reg[25]_2 ),
        .I2(\storemerge8_reg_395_reg[25]_0 ),
        .I3(\storemerge8_reg_395_reg[20] ),
        .I4(tmp_5_reg_1457_reg__1[-1111111076]),
        .I5(\storemerge8_reg_395_reg[25]_1 ),
        .O(\tmp_V_1_reg_1429_reg[7] [19]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \storemerge8_reg_395[1]_i_1 
       (.I0(tmp_5_reg_1457_reg__1[-1111111094]),
        .I1(icmp_ln1547_3_reg_1434),
        .I2(tmp_4_reg_1438),
        .O(\tmp_V_1_reg_1429_reg[7] [1]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \storemerge8_reg_395[20]_i_1 
       (.I0(\storemerge8_reg_395_reg[21] ),
        .I1(\storemerge8_reg_395_reg[25]_0 ),
        .I2(tmp_5_reg_1457_reg__1[-1111111075]),
        .I3(\storemerge8_reg_395_reg[25]_1 ),
        .I4(\storemerge8_reg_395_reg[25]_2 ),
        .I5(\storemerge8_reg_395_reg[20] ),
        .O(\tmp_V_1_reg_1429_reg[7] [20]));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \storemerge8_reg_395[21]_i_1 
       (.I0(\storemerge8_reg_395_reg[21] ),
        .I1(\storemerge8_reg_395_reg[25]_2 ),
        .I2(\storemerge8_reg_395_reg[25]_0 ),
        .I3(\storemerge8_reg_395_reg[22] ),
        .I4(tmp_5_reg_1457_reg__1[-1111111074]),
        .I5(\storemerge8_reg_395_reg[25]_1 ),
        .O(\tmp_V_1_reg_1429_reg[7] [21]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \storemerge8_reg_395[22]_i_1 
       (.I0(\storemerge8_reg_395_reg[23] ),
        .I1(\storemerge8_reg_395_reg[25]_0 ),
        .I2(tmp_5_reg_1457_reg__1[-1111111073]),
        .I3(\storemerge8_reg_395_reg[25]_1 ),
        .I4(\storemerge8_reg_395_reg[25]_2 ),
        .I5(\storemerge8_reg_395_reg[22] ),
        .O(\tmp_V_1_reg_1429_reg[7] [22]));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \storemerge8_reg_395[23]_i_1 
       (.I0(\storemerge8_reg_395_reg[23] ),
        .I1(\storemerge8_reg_395_reg[25]_2 ),
        .I2(\storemerge8_reg_395_reg[25]_0 ),
        .I3(\storemerge8_reg_395_reg[24] ),
        .I4(tmp_5_reg_1457_reg__1[-1111111072]),
        .I5(\storemerge8_reg_395_reg[25]_1 ),
        .O(\tmp_V_1_reg_1429_reg[7] [23]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \storemerge8_reg_395[24]_i_1 
       (.I0(\storemerge8_reg_395_reg[25]_3 ),
        .I1(\storemerge8_reg_395_reg[25]_0 ),
        .I2(tmp_5_reg_1457_reg__1[-1111111071]),
        .I3(\storemerge8_reg_395_reg[25]_1 ),
        .I4(\storemerge8_reg_395_reg[25]_2 ),
        .I5(\storemerge8_reg_395_reg[24] ),
        .O(\tmp_V_1_reg_1429_reg[7] [24]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \storemerge8_reg_395[25]_i_2 
       (.I0(\storemerge8_reg_395_reg[25] ),
        .I1(\storemerge8_reg_395_reg[25]_0 ),
        .I2(tmp_5_reg_1457_reg__1[-1111111070]),
        .I3(\storemerge8_reg_395_reg[25]_1 ),
        .I4(\storemerge8_reg_395_reg[25]_2 ),
        .I5(\storemerge8_reg_395_reg[25]_3 ),
        .O(\tmp_V_1_reg_1429_reg[7] [25]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \storemerge8_reg_395[2]_i_1 
       (.I0(tmp_5_reg_1457_reg__1[-1111111093]),
        .I1(icmp_ln1547_3_reg_1434),
        .I2(tmp_4_reg_1438),
        .O(\tmp_V_1_reg_1429_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \storemerge8_reg_395[3]_i_1 
       (.I0(tmp_5_reg_1457_reg__1[-1111111092]),
        .I1(icmp_ln1547_3_reg_1434),
        .I2(tmp_4_reg_1438),
        .O(\tmp_V_1_reg_1429_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \storemerge8_reg_395[4]_i_1 
       (.I0(tmp_5_reg_1457_reg__1[-1111111091]),
        .I1(icmp_ln1547_3_reg_1434),
        .I2(tmp_4_reg_1438),
        .O(\tmp_V_1_reg_1429_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \storemerge8_reg_395[5]_i_1 
       (.I0(tmp_5_reg_1457_reg__1[-1111111090]),
        .I1(icmp_ln1547_3_reg_1434),
        .I2(tmp_4_reg_1438),
        .O(\tmp_V_1_reg_1429_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \storemerge8_reg_395[6]_i_1 
       (.I0(tmp_5_reg_1457_reg__1[-1111111089]),
        .I1(icmp_ln1547_3_reg_1434),
        .I2(tmp_4_reg_1438),
        .O(\tmp_V_1_reg_1429_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \storemerge8_reg_395[7]_i_1 
       (.I0(tmp_5_reg_1457_reg__1[-1111111088]),
        .I1(icmp_ln1547_3_reg_1434),
        .I2(tmp_4_reg_1438),
        .O(\tmp_V_1_reg_1429_reg[7] [7]));
  LUT6 #(
    .INIT(64'h8888888888B88888)) 
    \storemerge8_reg_395[8]_i_1 
       (.I0(tmp_5_reg_1457_reg__1[-1111111087]),
        .I1(\storemerge8_reg_395_reg[25]_1 ),
        .I2(dout__0_i_18_n_23),
        .I3(\storemerge8_reg_395_reg[8] ),
        .I4(\storemerge8_reg_395_reg[8]_0 ),
        .I5(p_Result_s_reg_1422[2]),
        .O(\tmp_V_1_reg_1429_reg[7] [8]));
  LUT6 #(
    .INIT(64'h888B888B888BBBBB)) 
    \storemerge8_reg_395[9]_i_1 
       (.I0(tmp_5_reg_1457_reg__1[-1111111086]),
        .I1(\storemerge8_reg_395_reg[25]_1 ),
        .I2(\storemerge8_reg_395_reg[9] ),
        .I3(\storemerge8_reg_395_reg[9]_0 ),
        .I4(\storemerge8_reg_395_reg[10] ),
        .I5(\p_Result_s_reg_1422_reg[0] ),
        .O(\tmp_V_1_reg_1429_reg[7] [9]));
endmodule

(* ORIG_REF_NAME = "nnlayer_mul_mul_14s_14s_14_4_1" *) 
module design_1_nnlayer_0_0_nnlayer_mul_mul_14s_14s_14_4_1
   (D,
    Q,
    ap_clk,
    p_reg_reg,
    p_reg_reg_0);
  output [13:0]D;
  input [0:0]Q;
  input ap_clk;
  input [13:0]p_reg_reg;
  input [13:0]p_reg_reg_0;

  wire [13:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire [13:0]p_reg_reg;
  wire [13:0]p_reg_reg_0;

  design_1_nnlayer_0_0_nnlayer_mul_mul_14s_14s_14_4_1_DSP48_0 nnlayer_mul_mul_14s_14s_14_4_1_DSP48_0_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "nnlayer_mul_mul_14s_14s_14_4_1_DSP48_0" *) 
module design_1_nnlayer_0_0_nnlayer_mul_mul_14s_14s_14_4_1_DSP48_0
   (D,
    Q,
    ap_clk,
    p_reg_reg_0,
    p_reg_reg_1);
  output [13:0]D;
  input [0:0]Q;
  input ap_clk;
  input [13:0]p_reg_reg_0;
  input [13:0]p_reg_reg_1;

  wire [13:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire [13:0]p_reg_reg_0;
  wire [13:0]p_reg_reg_1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({p_reg_reg_1[13],p_reg_reg_1[13],p_reg_reg_1[13],p_reg_reg_1[13],p_reg_reg_1[13],p_reg_reg_1[13],p_reg_reg_1[13],p_reg_reg_1[13],p_reg_reg_1[13],p_reg_reg_1[13],p_reg_reg_1[13],p_reg_reg_1[13],p_reg_reg_1[13],p_reg_reg_1[13],p_reg_reg_1[13],p_reg_reg_1[13],p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_0[13],p_reg_reg_0[13],p_reg_reg_0[13],p_reg_reg_0[13],p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "nnlayer_output_V_RAM_AUTO_1R1W" *) 
module design_1_nnlayer_0_0_nnlayer_output_V_RAM_AUTO_1R1W
   (DOADO,
    \numOfInNeurons_read_reg_1202_reg[15] ,
    O,
    DIBDI,
    DIADI,
    ram_reg_0,
    A,
    dout_i_34,
    CO,
    \ret_V_1_reg_1508_reg[16]_i_2_0 ,
    ram_reg_1,
    ap_clk,
    Q,
    icmp_ln1548_reg_1386,
    ram_reg_i_35__0_0,
    ram_reg_i_35__0_1,
    p_2_out,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    dout,
    mem_reg_7,
    mem_reg_8,
    i_fu_182_reg,
    i_2_fu_178_reg,
    D,
    i_4_fu_174_reg,
    i_6_fu_170_reg,
    ram_reg_i_28_0,
    ram_reg_i_28_1,
    ram_reg_2,
    S,
    dout__0,
    DI,
    \icmp_ln1548_reg_1386_reg[0]_i_2_0 ,
    \ret_V_1_reg_1508_reg[16] ,
    dout_i_17_0);
  output [15:0]DOADO;
  output [0:0]\numOfInNeurons_read_reg_1202_reg[15] ;
  output [3:0]O;
  output [7:0]DIBDI;
  output [15:0]DIADI;
  output [3:0]ram_reg_0;
  output [11:0]A;
  output [3:0]dout_i_34;
  output [0:0]CO;
  output [8:0]\ret_V_1_reg_1508_reg[16]_i_2_0 ;
  output [7:0]ram_reg_1;
  input ap_clk;
  input [10:0]Q;
  input icmp_ln1548_reg_1386;
  input [15:0]ram_reg_i_35__0_0;
  input [15:0]ram_reg_i_35__0_1;
  input p_2_out;
  input mem_reg;
  input mem_reg_0;
  input mem_reg_1;
  input mem_reg_2;
  input mem_reg_3;
  input mem_reg_4;
  input mem_reg_5;
  input mem_reg_6;
  input [14:0]dout;
  input [14:0]mem_reg_7;
  input mem_reg_8;
  input [6:0]i_fu_182_reg;
  input [6:0]i_2_fu_178_reg;
  input [6:0]D;
  input [6:0]i_4_fu_174_reg;
  input [6:0]i_6_fu_170_reg;
  input [6:0]ram_reg_i_28_0;
  input [6:0]ram_reg_i_28_1;
  input [15:0]ram_reg_2;
  input [0:0]S;
  input [2:0]dout__0;
  input [1:0]DI;
  input [1:0]\icmp_ln1548_reg_1386_reg[0]_i_2_0 ;
  input [0:0]\ret_V_1_reg_1508_reg[16] ;
  input [7:0]dout_i_17_0;

  wire [11:0]A;
  wire [0:0]CO;
  wire [6:0]D;
  wire [1:0]DI;
  wire [15:0]DIADI;
  wire [7:0]DIBDI;
  wire [15:0]DOADO;
  wire [3:0]O;
  wire [10:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire [14:0]dout;
  wire [2:0]dout__0;
  wire dout_i_16_n_23;
  wire dout_i_16_n_24;
  wire dout_i_16_n_25;
  wire dout_i_16_n_26;
  wire [7:0]dout_i_17_0;
  wire dout_i_17_n_24;
  wire dout_i_17_n_25;
  wire dout_i_17_n_26;
  wire dout_i_18_n_25;
  wire dout_i_18_n_26;
  wire dout_i_19_n_23;
  wire dout_i_19_n_24;
  wire dout_i_19_n_25;
  wire dout_i_19_n_26;
  wire dout_i_20_n_23;
  wire dout_i_20_n_24;
  wire dout_i_20_n_25;
  wire dout_i_20_n_26;
  wire dout_i_21_n_23;
  wire dout_i_21_n_24;
  wire dout_i_21_n_25;
  wire dout_i_21_n_26;
  wire dout_i_22_n_23;
  wire dout_i_22_n_24;
  wire dout_i_22_n_25;
  wire dout_i_22_n_26;
  wire dout_i_23_n_23;
  wire dout_i_23_n_24;
  wire dout_i_23_n_25;
  wire dout_i_23_n_26;
  wire dout_i_24_n_23;
  wire dout_i_25_n_23;
  wire dout_i_26_n_23;
  wire dout_i_27_n_23;
  wire dout_i_28_n_23;
  wire dout_i_29_n_23;
  wire dout_i_30_n_23;
  wire dout_i_31_n_23;
  wire [3:0]dout_i_34;
  wire dout_i_36_n_23;
  wire dout_i_37_n_23;
  wire dout_i_38_n_23;
  wire dout_i_39_n_23;
  wire dout_i_40_n_23;
  wire dout_i_41_n_23;
  wire dout_i_42_n_23;
  wire dout_i_43_n_23;
  wire dout_i_44_n_23;
  wire dout_i_45_n_23;
  wire dout_i_46_n_23;
  wire dout_i_47_n_23;
  wire dout_i_48_n_23;
  wire dout_i_49_n_23;
  wire dout_i_50_n_23;
  wire dout_i_51_n_23;
  wire dout_i_52_n_23;
  wire dout_i_53_n_23;
  wire dout_i_54_n_23;
  wire dout_i_55_n_23;
  wire [6:0]i_2_fu_178_reg;
  wire [6:0]i_4_fu_174_reg;
  wire [6:0]i_6_fu_170_reg;
  wire [6:0]i_fu_182_reg;
  wire icmp_ln1548_reg_1386;
  wire \icmp_ln1548_reg_1386[0]_i_11_n_23 ;
  wire \icmp_ln1548_reg_1386[0]_i_12_n_23 ;
  wire \icmp_ln1548_reg_1386[0]_i_15_n_23 ;
  wire \icmp_ln1548_reg_1386[0]_i_16_n_23 ;
  wire \icmp_ln1548_reg_1386[0]_i_17_n_23 ;
  wire \icmp_ln1548_reg_1386[0]_i_18_n_23 ;
  wire \icmp_ln1548_reg_1386[0]_i_19_n_23 ;
  wire \icmp_ln1548_reg_1386[0]_i_21_n_23 ;
  wire \icmp_ln1548_reg_1386[0]_i_22_n_23 ;
  wire \icmp_ln1548_reg_1386[0]_i_23_n_23 ;
  wire \icmp_ln1548_reg_1386[0]_i_24_n_23 ;
  wire \icmp_ln1548_reg_1386[0]_i_26_n_23 ;
  wire \icmp_ln1548_reg_1386[0]_i_27_n_23 ;
  wire \icmp_ln1548_reg_1386[0]_i_28_n_23 ;
  wire \icmp_ln1548_reg_1386[0]_i_29_n_23 ;
  wire \icmp_ln1548_reg_1386[0]_i_30_n_23 ;
  wire \icmp_ln1548_reg_1386[0]_i_31_n_23 ;
  wire \icmp_ln1548_reg_1386[0]_i_32_n_23 ;
  wire \icmp_ln1548_reg_1386[0]_i_33_n_23 ;
  wire \icmp_ln1548_reg_1386[0]_i_7_n_23 ;
  wire \icmp_ln1548_reg_1386[0]_i_8_n_23 ;
  wire \icmp_ln1548_reg_1386_reg[0]_i_13_n_23 ;
  wire \icmp_ln1548_reg_1386_reg[0]_i_13_n_24 ;
  wire \icmp_ln1548_reg_1386_reg[0]_i_13_n_25 ;
  wire \icmp_ln1548_reg_1386_reg[0]_i_13_n_26 ;
  wire \icmp_ln1548_reg_1386_reg[0]_i_14_n_23 ;
  wire \icmp_ln1548_reg_1386_reg[0]_i_14_n_24 ;
  wire \icmp_ln1548_reg_1386_reg[0]_i_14_n_25 ;
  wire \icmp_ln1548_reg_1386_reg[0]_i_14_n_26 ;
  wire \icmp_ln1548_reg_1386_reg[0]_i_20_n_23 ;
  wire \icmp_ln1548_reg_1386_reg[0]_i_20_n_24 ;
  wire \icmp_ln1548_reg_1386_reg[0]_i_20_n_25 ;
  wire \icmp_ln1548_reg_1386_reg[0]_i_20_n_26 ;
  wire \icmp_ln1548_reg_1386_reg[0]_i_25_n_23 ;
  wire \icmp_ln1548_reg_1386_reg[0]_i_25_n_24 ;
  wire \icmp_ln1548_reg_1386_reg[0]_i_25_n_25 ;
  wire \icmp_ln1548_reg_1386_reg[0]_i_25_n_26 ;
  wire [1:0]\icmp_ln1548_reg_1386_reg[0]_i_2_0 ;
  wire \icmp_ln1548_reg_1386_reg[0]_i_3_n_23 ;
  wire \icmp_ln1548_reg_1386_reg[0]_i_3_n_24 ;
  wire \icmp_ln1548_reg_1386_reg[0]_i_3_n_25 ;
  wire \icmp_ln1548_reg_1386_reg[0]_i_3_n_26 ;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire [14:0]mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_i_42_n_23;
  wire [0:0]\numOfInNeurons_read_reg_1202_reg[15] ;
  wire output_V_ce0;
  wire [15:0]output_V_d0;
  wire output_V_we0;
  wire p_2_out;
  wire [3:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [15:0]ram_reg_2;
  wire ram_reg_i_26_n_23;
  wire ram_reg_i_27_n_23;
  wire [6:0]ram_reg_i_28_0;
  wire [6:0]ram_reg_i_28_1;
  wire ram_reg_i_28_n_23;
  wire ram_reg_i_29_n_23;
  wire ram_reg_i_2_n_23;
  wire ram_reg_i_30_n_23;
  wire ram_reg_i_31_n_23;
  wire ram_reg_i_32_n_23;
  wire ram_reg_i_33_n_23;
  wire ram_reg_i_34_n_23;
  wire [15:0]ram_reg_i_35__0_0;
  wire [15:0]ram_reg_i_35__0_1;
  wire ram_reg_i_35__0_n_26;
  wire ram_reg_i_36_n_23;
  wire ram_reg_i_37_n_23;
  wire ram_reg_i_38_n_23;
  wire ram_reg_i_39_n_23;
  wire ram_reg_i_3_n_23;
  wire ram_reg_i_40_n_23;
  wire ram_reg_i_41_n_23;
  wire ram_reg_i_42__0_n_23;
  wire ram_reg_i_43_n_23;
  wire ram_reg_i_43_n_24;
  wire ram_reg_i_43_n_25;
  wire ram_reg_i_43_n_26;
  wire ram_reg_i_44__0_n_23;
  wire ram_reg_i_45_n_23;
  wire ram_reg_i_46_n_23;
  wire ram_reg_i_47_n_23;
  wire ram_reg_i_48_n_23;
  wire ram_reg_i_49_n_23;
  wire ram_reg_i_4_n_23;
  wire ram_reg_i_5_n_23;
  wire ram_reg_i_6_n_23;
  wire ram_reg_i_7_n_23;
  wire ram_reg_i_8_n_23;
  wire \ret_V_1_reg_1508[14]_i_3_n_23 ;
  wire \ret_V_1_reg_1508[14]_i_4_n_23 ;
  wire \ret_V_1_reg_1508[14]_i_5_n_23 ;
  wire \ret_V_1_reg_1508[14]_i_6_n_23 ;
  wire \ret_V_1_reg_1508[16]_i_3_n_23 ;
  wire \ret_V_1_reg_1508[16]_i_4_n_23 ;
  wire \ret_V_1_reg_1508[16]_i_5_n_23 ;
  wire \ret_V_1_reg_1508[3]_i_2_n_23 ;
  wire \ret_V_1_reg_1508[3]_i_3_n_23 ;
  wire \ret_V_1_reg_1508[3]_i_4_n_23 ;
  wire \ret_V_1_reg_1508[3]_i_5_n_23 ;
  wire \ret_V_1_reg_1508[6]_i_2_n_23 ;
  wire \ret_V_1_reg_1508[6]_i_3_n_23 ;
  wire \ret_V_1_reg_1508[6]_i_4_n_23 ;
  wire \ret_V_1_reg_1508[6]_i_5_n_23 ;
  wire \ret_V_1_reg_1508_reg[14]_i_2_n_23 ;
  wire \ret_V_1_reg_1508_reg[14]_i_2_n_24 ;
  wire \ret_V_1_reg_1508_reg[14]_i_2_n_25 ;
  wire \ret_V_1_reg_1508_reg[14]_i_2_n_26 ;
  wire [0:0]\ret_V_1_reg_1508_reg[16] ;
  wire \ret_V_1_reg_1508_reg[16]_i_1_n_26 ;
  wire [8:0]\ret_V_1_reg_1508_reg[16]_i_2_0 ;
  wire \ret_V_1_reg_1508_reg[16]_i_2_n_25 ;
  wire \ret_V_1_reg_1508_reg[16]_i_2_n_26 ;
  wire \ret_V_1_reg_1508_reg[3]_i_1_n_23 ;
  wire \ret_V_1_reg_1508_reg[3]_i_1_n_24 ;
  wire \ret_V_1_reg_1508_reg[3]_i_1_n_25 ;
  wire \ret_V_1_reg_1508_reg[3]_i_1_n_26 ;
  wire \ret_V_1_reg_1508_reg[6]_i_1_n_23 ;
  wire \ret_V_1_reg_1508_reg[6]_i_1_n_24 ;
  wire \ret_V_1_reg_1508_reg[6]_i_1_n_25 ;
  wire \ret_V_1_reg_1508_reg[6]_i_1_n_26 ;
  wire [16:8]ret_V_4_fu_692_p2;
  wire [11:1]sub_ln712_2_fu_716_p2;
  wire [15:15]x_V_4_fu_1036_p3;
  wire [11:1]x_V_fu_703_p2;
  wire [3:3]NLW_dout_i_17_CO_UNCONNECTED;
  wire [3:2]NLW_dout_i_18_CO_UNCONNECTED;
  wire [3:3]NLW_dout_i_18_O_UNCONNECTED;
  wire [3:1]\NLW_icmp_ln1548_reg_1386_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1548_reg_1386_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1548_reg_1386_reg[0]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1548_reg_1386_reg[0]_i_25_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1548_reg_1386_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1548_reg_1386_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:1]\NLW_icmp_ln1548_reg_1386_reg[0]_i_4_O_UNCONNECTED ;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_35__0_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_35__0_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_43_O_UNCONNECTED;
  wire [3:1]\NLW_ret_V_1_reg_1508_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_ret_V_1_reg_1508_reg[16]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_ret_V_1_reg_1508_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_ret_V_1_reg_1508_reg[16]_i_2_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_10
       (.I0(sub_ln712_2_fu_716_p2[6]),
        .I1(ram_reg_0[3]),
        .I2(x_V_fu_703_p2[6]),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_11
       (.I0(sub_ln712_2_fu_716_p2[5]),
        .I1(ram_reg_0[3]),
        .I2(x_V_fu_703_p2[5]),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_12
       (.I0(sub_ln712_2_fu_716_p2[4]),
        .I1(ram_reg_0[3]),
        .I2(x_V_fu_703_p2[4]),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_13
       (.I0(sub_ln712_2_fu_716_p2[3]),
        .I1(ram_reg_0[3]),
        .I2(x_V_fu_703_p2[3]),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_14
       (.I0(sub_ln712_2_fu_716_p2[2]),
        .I1(ram_reg_0[3]),
        .I2(x_V_fu_703_p2[2]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_15
       (.I0(sub_ln712_2_fu_716_p2[1]),
        .I1(ram_reg_0[3]),
        .I2(x_V_fu_703_p2[1]),
        .O(A[1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_i_16
       (.CI(1'b0),
        .CO({dout_i_16_n_23,dout_i_16_n_24,dout_i_16_n_25,dout_i_16_n_26}),
        .CYINIT(1'b1),
        .DI(DOADO[3:0]),
        .O({x_V_fu_703_p2[3:1],A[0]}),
        .S({dout_i_24_n_23,dout_i_25_n_23,dout_i_26_n_23,dout_i_27_n_23}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_i_17
       (.CI(dout_i_20_n_23),
        .CO({NLW_dout_i_17_CO_UNCONNECTED[3],dout_i_17_n_24,dout_i_17_n_25,dout_i_17_n_26}),
        .CYINIT(1'b0),
        .DI({1'b0,DOADO[14:12]}),
        .O(ram_reg_0),
        .S({dout_i_28_n_23,dout_i_29_n_23,dout_i_30_n_23,dout_i_31_n_23}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_i_18
       (.CI(dout_i_19_n_23),
        .CO({NLW_dout_i_18_CO_UNCONNECTED[3:2],dout_i_18_n_25,dout_i_18_n_26}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_dout_i_18_O_UNCONNECTED[3],dout_i_34[3:1]}),
        .S({1'b0,dout__0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_i_19
       (.CI(dout_i_21_n_23),
        .CO({dout_i_19_n_23,dout_i_19_n_24,dout_i_19_n_25,dout_i_19_n_26}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({dout_i_34[0],sub_ln712_2_fu_716_p2[11:9]}),
        .S({S,dout_i_36_n_23,dout_i_37_n_23,dout_i_38_n_23}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_i_20
       (.CI(dout_i_22_n_23),
        .CO({dout_i_20_n_23,dout_i_20_n_24,dout_i_20_n_25,dout_i_20_n_26}),
        .CYINIT(1'b0),
        .DI(DOADO[11:8]),
        .O(x_V_fu_703_p2[11:8]),
        .S({dout_i_39_n_23,dout_i_40_n_23,dout_i_41_n_23,dout_i_42_n_23}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_i_21
       (.CI(dout_i_23_n_23),
        .CO({dout_i_21_n_23,dout_i_21_n_24,dout_i_21_n_25,dout_i_21_n_26}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln712_2_fu_716_p2[8:5]),
        .S({dout_i_43_n_23,dout_i_44_n_23,dout_i_45_n_23,dout_i_46_n_23}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_i_22
       (.CI(dout_i_16_n_23),
        .CO({dout_i_22_n_23,dout_i_22_n_24,dout_i_22_n_25,dout_i_22_n_26}),
        .CYINIT(1'b0),
        .DI(DOADO[7:4]),
        .O(x_V_fu_703_p2[7:4]),
        .S({dout_i_47_n_23,dout_i_48_n_23,dout_i_49_n_23,dout_i_50_n_23}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout_i_23
       (.CI(1'b0),
        .CO({dout_i_23_n_23,dout_i_23_n_24,dout_i_23_n_25,dout_i_23_n_26}),
        .CYINIT(dout_i_51_n_23),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln712_2_fu_716_p2[4:1]),
        .S({dout_i_52_n_23,dout_i_53_n_23,dout_i_54_n_23,dout_i_55_n_23}));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_24
       (.I0(DOADO[3]),
        .O(dout_i_24_n_23));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_25
       (.I0(DOADO[2]),
        .O(dout_i_25_n_23));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_26
       (.I0(DOADO[1]),
        .O(dout_i_26_n_23));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_27
       (.I0(DOADO[0]),
        .O(dout_i_27_n_23));
  LUT2 #(
    .INIT(4'h9)) 
    dout_i_28
       (.I0(DOADO[15]),
        .I1(dout_i_17_0[7]),
        .O(dout_i_28_n_23));
  LUT2 #(
    .INIT(4'h9)) 
    dout_i_29
       (.I0(DOADO[14]),
        .I1(dout_i_17_0[6]),
        .O(dout_i_29_n_23));
  LUT2 #(
    .INIT(4'h9)) 
    dout_i_30
       (.I0(DOADO[13]),
        .I1(dout_i_17_0[5]),
        .O(dout_i_30_n_23));
  LUT2 #(
    .INIT(4'h9)) 
    dout_i_31
       (.I0(DOADO[12]),
        .I1(dout_i_17_0[4]),
        .O(dout_i_31_n_23));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_36
       (.I0(x_V_fu_703_p2[11]),
        .O(dout_i_36_n_23));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_37
       (.I0(x_V_fu_703_p2[10]),
        .O(dout_i_37_n_23));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_38
       (.I0(x_V_fu_703_p2[9]),
        .O(dout_i_38_n_23));
  LUT2 #(
    .INIT(4'h9)) 
    dout_i_39
       (.I0(DOADO[11]),
        .I1(dout_i_17_0[3]),
        .O(dout_i_39_n_23));
  LUT2 #(
    .INIT(4'h9)) 
    dout_i_40
       (.I0(DOADO[10]),
        .I1(dout_i_17_0[2]),
        .O(dout_i_40_n_23));
  LUT2 #(
    .INIT(4'h9)) 
    dout_i_41
       (.I0(DOADO[9]),
        .I1(dout_i_17_0[1]),
        .O(dout_i_41_n_23));
  LUT2 #(
    .INIT(4'h9)) 
    dout_i_42
       (.I0(DOADO[8]),
        .I1(dout_i_17_0[0]),
        .O(dout_i_42_n_23));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_43
       (.I0(x_V_fu_703_p2[8]),
        .O(dout_i_43_n_23));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_44
       (.I0(x_V_fu_703_p2[7]),
        .O(dout_i_44_n_23));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_45
       (.I0(x_V_fu_703_p2[6]),
        .O(dout_i_45_n_23));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_46
       (.I0(x_V_fu_703_p2[5]),
        .O(dout_i_46_n_23));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_47
       (.I0(DOADO[7]),
        .O(dout_i_47_n_23));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_48
       (.I0(DOADO[6]),
        .O(dout_i_48_n_23));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_49
       (.I0(DOADO[5]),
        .O(dout_i_49_n_23));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_5
       (.I0(sub_ln712_2_fu_716_p2[11]),
        .I1(ram_reg_0[3]),
        .I2(x_V_fu_703_p2[11]),
        .O(A[11]));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_50
       (.I0(DOADO[4]),
        .O(dout_i_50_n_23));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_51
       (.I0(A[0]),
        .O(dout_i_51_n_23));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_52
       (.I0(x_V_fu_703_p2[4]),
        .O(dout_i_52_n_23));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_53
       (.I0(x_V_fu_703_p2[3]),
        .O(dout_i_53_n_23));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_54
       (.I0(x_V_fu_703_p2[2]),
        .O(dout_i_54_n_23));
  LUT1 #(
    .INIT(2'h1)) 
    dout_i_55
       (.I0(x_V_fu_703_p2[1]),
        .O(dout_i_55_n_23));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_6
       (.I0(sub_ln712_2_fu_716_p2[10]),
        .I1(ram_reg_0[3]),
        .I2(x_V_fu_703_p2[10]),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_7
       (.I0(sub_ln712_2_fu_716_p2[9]),
        .I1(ram_reg_0[3]),
        .I2(x_V_fu_703_p2[9]),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_8
       (.I0(sub_ln712_2_fu_716_p2[8]),
        .I1(ram_reg_0[3]),
        .I2(x_V_fu_703_p2[8]),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_i_9
       (.I0(sub_ln712_2_fu_716_p2[7]),
        .I1(ram_reg_0[3]),
        .I2(x_V_fu_703_p2[7]),
        .O(A[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1548_reg_1386[0]_i_11 
       (.I0(ret_V_4_fu_692_p2[10]),
        .I1(ret_V_4_fu_692_p2[11]),
        .O(\icmp_ln1548_reg_1386[0]_i_11_n_23 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1548_reg_1386[0]_i_12 
       (.I0(ret_V_4_fu_692_p2[8]),
        .I1(ret_V_4_fu_692_p2[9]),
        .O(\icmp_ln1548_reg_1386[0]_i_12_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1548_reg_1386[0]_i_15 
       (.I0(DOADO[15]),
        .O(\icmp_ln1548_reg_1386[0]_i_15_n_23 ));
  LUT2 #(
    .INIT(4'h9)) 
    \icmp_ln1548_reg_1386[0]_i_16 
       (.I0(DOADO[15]),
        .I1(dout_i_17_0[7]),
        .O(\icmp_ln1548_reg_1386[0]_i_16_n_23 ));
  LUT2 #(
    .INIT(4'h9)) 
    \icmp_ln1548_reg_1386[0]_i_17 
       (.I0(DOADO[14]),
        .I1(dout_i_17_0[6]),
        .O(\icmp_ln1548_reg_1386[0]_i_17_n_23 ));
  LUT2 #(
    .INIT(4'h9)) 
    \icmp_ln1548_reg_1386[0]_i_18 
       (.I0(DOADO[13]),
        .I1(dout_i_17_0[5]),
        .O(\icmp_ln1548_reg_1386[0]_i_18_n_23 ));
  LUT2 #(
    .INIT(4'h9)) 
    \icmp_ln1548_reg_1386[0]_i_19 
       (.I0(DOADO[12]),
        .I1(dout_i_17_0[4]),
        .O(\icmp_ln1548_reg_1386[0]_i_19_n_23 ));
  LUT2 #(
    .INIT(4'h9)) 
    \icmp_ln1548_reg_1386[0]_i_21 
       (.I0(DOADO[11]),
        .I1(dout_i_17_0[3]),
        .O(\icmp_ln1548_reg_1386[0]_i_21_n_23 ));
  LUT2 #(
    .INIT(4'h9)) 
    \icmp_ln1548_reg_1386[0]_i_22 
       (.I0(DOADO[10]),
        .I1(dout_i_17_0[2]),
        .O(\icmp_ln1548_reg_1386[0]_i_22_n_23 ));
  LUT2 #(
    .INIT(4'h9)) 
    \icmp_ln1548_reg_1386[0]_i_23 
       (.I0(DOADO[9]),
        .I1(dout_i_17_0[1]),
        .O(\icmp_ln1548_reg_1386[0]_i_23_n_23 ));
  LUT2 #(
    .INIT(4'h9)) 
    \icmp_ln1548_reg_1386[0]_i_24 
       (.I0(DOADO[8]),
        .I1(dout_i_17_0[0]),
        .O(\icmp_ln1548_reg_1386[0]_i_24_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1548_reg_1386[0]_i_26 
       (.I0(DOADO[7]),
        .O(\icmp_ln1548_reg_1386[0]_i_26_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1548_reg_1386[0]_i_27 
       (.I0(DOADO[6]),
        .O(\icmp_ln1548_reg_1386[0]_i_27_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1548_reg_1386[0]_i_28 
       (.I0(DOADO[5]),
        .O(\icmp_ln1548_reg_1386[0]_i_28_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1548_reg_1386[0]_i_29 
       (.I0(DOADO[4]),
        .O(\icmp_ln1548_reg_1386[0]_i_29_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1548_reg_1386[0]_i_30 
       (.I0(DOADO[3]),
        .O(\icmp_ln1548_reg_1386[0]_i_30_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1548_reg_1386[0]_i_31 
       (.I0(DOADO[2]),
        .O(\icmp_ln1548_reg_1386[0]_i_31_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1548_reg_1386[0]_i_32 
       (.I0(DOADO[1]),
        .O(\icmp_ln1548_reg_1386[0]_i_32_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1548_reg_1386[0]_i_33 
       (.I0(DOADO[0]),
        .O(\icmp_ln1548_reg_1386[0]_i_33_n_23 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1548_reg_1386[0]_i_7 
       (.I0(ret_V_4_fu_692_p2[10]),
        .I1(ret_V_4_fu_692_p2[11]),
        .O(\icmp_ln1548_reg_1386[0]_i_7_n_23 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1548_reg_1386[0]_i_8 
       (.I0(ret_V_4_fu_692_p2[8]),
        .I1(ret_V_4_fu_692_p2[9]),
        .O(\icmp_ln1548_reg_1386[0]_i_8_n_23 ));
  CARRY4 \icmp_ln1548_reg_1386_reg[0]_i_13 
       (.CI(\icmp_ln1548_reg_1386_reg[0]_i_14_n_23 ),
        .CO({\icmp_ln1548_reg_1386_reg[0]_i_13_n_23 ,\icmp_ln1548_reg_1386_reg[0]_i_13_n_24 ,\icmp_ln1548_reg_1386_reg[0]_i_13_n_25 ,\icmp_ln1548_reg_1386_reg[0]_i_13_n_26 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1548_reg_1386[0]_i_15_n_23 ,DOADO[14:12]}),
        .O(O),
        .S({\icmp_ln1548_reg_1386[0]_i_16_n_23 ,\icmp_ln1548_reg_1386[0]_i_17_n_23 ,\icmp_ln1548_reg_1386[0]_i_18_n_23 ,\icmp_ln1548_reg_1386[0]_i_19_n_23 }));
  CARRY4 \icmp_ln1548_reg_1386_reg[0]_i_14 
       (.CI(\icmp_ln1548_reg_1386_reg[0]_i_20_n_23 ),
        .CO({\icmp_ln1548_reg_1386_reg[0]_i_14_n_23 ,\icmp_ln1548_reg_1386_reg[0]_i_14_n_24 ,\icmp_ln1548_reg_1386_reg[0]_i_14_n_25 ,\icmp_ln1548_reg_1386_reg[0]_i_14_n_26 }),
        .CYINIT(1'b0),
        .DI(DOADO[11:8]),
        .O(ret_V_4_fu_692_p2[11:8]),
        .S({\icmp_ln1548_reg_1386[0]_i_21_n_23 ,\icmp_ln1548_reg_1386[0]_i_22_n_23 ,\icmp_ln1548_reg_1386[0]_i_23_n_23 ,\icmp_ln1548_reg_1386[0]_i_24_n_23 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1548_reg_1386_reg[0]_i_2 
       (.CI(\icmp_ln1548_reg_1386_reg[0]_i_3_n_23 ),
        .CO({\NLW_icmp_ln1548_reg_1386_reg[0]_i_2_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1548_reg_1386_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,ret_V_4_fu_692_p2[16]}));
  CARRY4 \icmp_ln1548_reg_1386_reg[0]_i_20 
       (.CI(\icmp_ln1548_reg_1386_reg[0]_i_25_n_23 ),
        .CO({\icmp_ln1548_reg_1386_reg[0]_i_20_n_23 ,\icmp_ln1548_reg_1386_reg[0]_i_20_n_24 ,\icmp_ln1548_reg_1386_reg[0]_i_20_n_25 ,\icmp_ln1548_reg_1386_reg[0]_i_20_n_26 }),
        .CYINIT(1'b0),
        .DI(DOADO[7:4]),
        .O(\NLW_icmp_ln1548_reg_1386_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1548_reg_1386[0]_i_26_n_23 ,\icmp_ln1548_reg_1386[0]_i_27_n_23 ,\icmp_ln1548_reg_1386[0]_i_28_n_23 ,\icmp_ln1548_reg_1386[0]_i_29_n_23 }));
  CARRY4 \icmp_ln1548_reg_1386_reg[0]_i_25 
       (.CI(1'b0),
        .CO({\icmp_ln1548_reg_1386_reg[0]_i_25_n_23 ,\icmp_ln1548_reg_1386_reg[0]_i_25_n_24 ,\icmp_ln1548_reg_1386_reg[0]_i_25_n_25 ,\icmp_ln1548_reg_1386_reg[0]_i_25_n_26 }),
        .CYINIT(1'b1),
        .DI(DOADO[3:0]),
        .O(\NLW_icmp_ln1548_reg_1386_reg[0]_i_25_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1548_reg_1386[0]_i_30_n_23 ,\icmp_ln1548_reg_1386[0]_i_31_n_23 ,\icmp_ln1548_reg_1386[0]_i_32_n_23 ,\icmp_ln1548_reg_1386[0]_i_33_n_23 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1548_reg_1386_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\icmp_ln1548_reg_1386_reg[0]_i_3_n_23 ,\icmp_ln1548_reg_1386_reg[0]_i_3_n_24 ,\icmp_ln1548_reg_1386_reg[0]_i_3_n_25 ,\icmp_ln1548_reg_1386_reg[0]_i_3_n_26 }),
        .CYINIT(1'b0),
        .DI({DI,\icmp_ln1548_reg_1386[0]_i_7_n_23 ,\icmp_ln1548_reg_1386[0]_i_8_n_23 }),
        .O(\NLW_icmp_ln1548_reg_1386_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1548_reg_1386_reg[0]_i_2_0 ,\icmp_ln1548_reg_1386[0]_i_11_n_23 ,\icmp_ln1548_reg_1386[0]_i_12_n_23 }));
  CARRY4 \icmp_ln1548_reg_1386_reg[0]_i_4 
       (.CI(\icmp_ln1548_reg_1386_reg[0]_i_13_n_23 ),
        .CO(\NLW_icmp_ln1548_reg_1386_reg[0]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_icmp_ln1548_reg_1386_reg[0]_i_4_O_UNCONNECTED [3:1],ret_V_4_fu_692_p2[16]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT6 #(
    .INIT(64'hB800B800FFFFB800)) 
    mem_reg_i_10__1
       (.I0(mem_reg_7[13]),
        .I1(Q[6]),
        .I2(dout[13]),
        .I3(mem_reg_6),
        .I4(DOADO[14]),
        .I5(mem_reg_i_42_n_23),
        .O(DIADI[14]));
  LUT6 #(
    .INIT(64'hCA00CA00FFFFCA00)) 
    mem_reg_i_11__1
       (.I0(dout[12]),
        .I1(mem_reg_7[12]),
        .I2(Q[6]),
        .I3(mem_reg_6),
        .I4(DOADO[13]),
        .I5(mem_reg_i_42_n_23),
        .O(DIADI[13]));
  LUT6 #(
    .INIT(64'hB800B800FFFFB800)) 
    mem_reg_i_12__1
       (.I0(mem_reg_7[11]),
        .I1(Q[6]),
        .I2(dout[11]),
        .I3(mem_reg_6),
        .I4(DOADO[12]),
        .I5(mem_reg_i_42_n_23),
        .O(DIADI[12]));
  LUT6 #(
    .INIT(64'hB800B800FFFFB800)) 
    mem_reg_i_13__1
       (.I0(mem_reg_7[10]),
        .I1(Q[6]),
        .I2(dout[10]),
        .I3(mem_reg_6),
        .I4(DOADO[11]),
        .I5(mem_reg_i_42_n_23),
        .O(DIADI[11]));
  LUT6 #(
    .INIT(64'hB800B800FFFFB800)) 
    mem_reg_i_14__0
       (.I0(mem_reg_7[9]),
        .I1(Q[6]),
        .I2(dout[9]),
        .I3(mem_reg_6),
        .I4(DOADO[10]),
        .I5(mem_reg_i_42_n_23),
        .O(DIADI[10]));
  LUT6 #(
    .INIT(64'hB800B800FFFFB800)) 
    mem_reg_i_15__0
       (.I0(mem_reg_7[8]),
        .I1(Q[6]),
        .I2(dout[8]),
        .I3(mem_reg_6),
        .I4(DOADO[9]),
        .I5(mem_reg_i_42_n_23),
        .O(DIADI[9]));
  LUT6 #(
    .INIT(64'hCA00CA00FFFFCA00)) 
    mem_reg_i_16__0
       (.I0(dout[7]),
        .I1(mem_reg_7[7]),
        .I2(Q[6]),
        .I3(mem_reg_6),
        .I4(DOADO[8]),
        .I5(mem_reg_i_42_n_23),
        .O(DIADI[8]));
  LUT6 #(
    .INIT(64'hF4F4F4444444F444)) 
    mem_reg_i_17__0
       (.I0(mem_reg_i_42_n_23),
        .I1(DOADO[7]),
        .I2(mem_reg_6),
        .I3(dout[6]),
        .I4(Q[6]),
        .I5(mem_reg_7[6]),
        .O(DIADI[7]));
  LUT6 #(
    .INIT(64'hF4F4F4444444F444)) 
    mem_reg_i_18__0
       (.I0(mem_reg_i_42_n_23),
        .I1(DOADO[6]),
        .I2(mem_reg_6),
        .I3(dout[5]),
        .I4(Q[6]),
        .I5(mem_reg_7[5]),
        .O(DIADI[6]));
  LUT6 #(
    .INIT(64'hF4F4F4444444F444)) 
    mem_reg_i_19__0
       (.I0(mem_reg_i_42_n_23),
        .I1(DOADO[5]),
        .I2(mem_reg_6),
        .I3(dout[4]),
        .I4(Q[6]),
        .I5(mem_reg_7[4]),
        .O(DIADI[5]));
  LUT6 #(
    .INIT(64'hF4F4F4444444F444)) 
    mem_reg_i_20
       (.I0(mem_reg_i_42_n_23),
        .I1(DOADO[4]),
        .I2(mem_reg_6),
        .I3(dout[3]),
        .I4(Q[6]),
        .I5(mem_reg_7[3]),
        .O(DIADI[4]));
  LUT6 #(
    .INIT(64'hF4F4F4444444F444)) 
    mem_reg_i_21
       (.I0(mem_reg_i_42_n_23),
        .I1(DOADO[3]),
        .I2(mem_reg_6),
        .I3(dout[2]),
        .I4(Q[6]),
        .I5(mem_reg_7[2]),
        .O(DIADI[3]));
  LUT6 #(
    .INIT(64'hF4F444F4F4444444)) 
    mem_reg_i_22
       (.I0(mem_reg_i_42_n_23),
        .I1(DOADO[2]),
        .I2(mem_reg_6),
        .I3(Q[6]),
        .I4(mem_reg_7[1]),
        .I5(dout[1]),
        .O(DIADI[2]));
  LUT6 #(
    .INIT(64'hF4F4F4444444F444)) 
    mem_reg_i_23
       (.I0(mem_reg_i_42_n_23),
        .I1(DOADO[1]),
        .I2(mem_reg_6),
        .I3(dout[0]),
        .I4(Q[6]),
        .I5(mem_reg_7[0]),
        .O(DIADI[1]));
  LUT5 #(
    .INIT(32'h8CDD8C88)) 
    mem_reg_i_24
       (.I0(Q[10]),
        .I1(DOADO[0]),
        .I2(DOADO[15]),
        .I3(Q[8]),
        .I4(mem_reg_8),
        .O(DIADI[0]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_25
       (.I0(p_2_out),
        .I1(DIADI[15]),
        .O(DIBDI[7]));
  LUT6 #(
    .INIT(64'hA8A888A8A8A88888)) 
    mem_reg_i_26
       (.I0(p_2_out),
        .I1(mem_reg),
        .I2(DOADO[14]),
        .I3(DOADO[15]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(DIBDI[6]));
  LUT6 #(
    .INIT(64'hA8A888A8A8A88888)) 
    mem_reg_i_27
       (.I0(p_2_out),
        .I1(mem_reg_0),
        .I2(DOADO[13]),
        .I3(DOADO[15]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(DIBDI[5]));
  LUT6 #(
    .INIT(64'hA8A888A8A8A88888)) 
    mem_reg_i_28
       (.I0(p_2_out),
        .I1(mem_reg_1),
        .I2(DOADO[12]),
        .I3(DOADO[15]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(DIBDI[4]));
  LUT6 #(
    .INIT(64'hA8A888A8A8A88888)) 
    mem_reg_i_29
       (.I0(p_2_out),
        .I1(mem_reg_2),
        .I2(DOADO[11]),
        .I3(DOADO[15]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(DIBDI[3]));
  LUT6 #(
    .INIT(64'hA8A888A8A8A88888)) 
    mem_reg_i_30
       (.I0(p_2_out),
        .I1(mem_reg_3),
        .I2(DOADO[10]),
        .I3(DOADO[15]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(DIBDI[2]));
  LUT6 #(
    .INIT(64'hA8A888A8A8A88888)) 
    mem_reg_i_31
       (.I0(p_2_out),
        .I1(mem_reg_4),
        .I2(DOADO[9]),
        .I3(DOADO[15]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(DIBDI[1]));
  LUT6 #(
    .INIT(64'hA8A888A8A8A88888)) 
    mem_reg_i_32
       (.I0(p_2_out),
        .I1(mem_reg_5),
        .I2(DOADO[8]),
        .I3(DOADO[15]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(DIBDI[0]));
  LUT3 #(
    .INIT(8'h31)) 
    mem_reg_i_42
       (.I0(Q[8]),
        .I1(Q[10]),
        .I2(DOADO[15]),
        .O(mem_reg_i_42_n_23));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    mem_reg_i_9__1
       (.I0(DOADO[15]),
        .I1(Q[10]),
        .I2(dout[14]),
        .I3(Q[6]),
        .I4(mem_reg_7[14]),
        .I5(Q[8]),
        .O(DIADI[15]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "output_V_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ram_reg_i_2_n_23,ram_reg_i_3_n_23,ram_reg_i_4_n_23,ram_reg_i_5_n_23,ram_reg_i_6_n_23,ram_reg_i_7_n_23,ram_reg_i_8_n_23,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI(output_V_d0),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(DOADO),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(output_V_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({output_V_we0,output_V_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram_reg_i_1
       (.I0(ram_reg_i_26_n_23),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[9]),
        .I4(Q[7]),
        .I5(ram_reg_i_27_n_23),
        .O(output_V_ce0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_10
       (.I0(Q[3]),
        .I1(ram_reg_2[14]),
        .O(output_V_d0[14]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_11
       (.I0(Q[3]),
        .I1(ram_reg_2[13]),
        .O(output_V_d0[13]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_12
       (.I0(Q[3]),
        .I1(ram_reg_2[12]),
        .O(output_V_d0[12]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_13
       (.I0(ram_reg_2[11]),
        .I1(Q[3]),
        .O(output_V_d0[11]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_14
       (.I0(Q[3]),
        .I1(ram_reg_2[10]),
        .O(output_V_d0[10]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_15
       (.I0(ram_reg_2[9]),
        .I1(Q[3]),
        .O(output_V_d0[9]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_16
       (.I0(Q[3]),
        .I1(ram_reg_2[8]),
        .O(output_V_d0[8]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_17
       (.I0(ram_reg_2[7]),
        .I1(Q[3]),
        .O(output_V_d0[7]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_18
       (.I0(ram_reg_2[6]),
        .I1(Q[3]),
        .O(output_V_d0[6]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_19
       (.I0(ram_reg_2[5]),
        .I1(Q[3]),
        .O(output_V_d0[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_2
       (.I0(i_fu_182_reg[6]),
        .I1(Q[9]),
        .I2(i_2_fu_178_reg[6]),
        .I3(Q[7]),
        .I4(ram_reg_i_28_n_23),
        .O(ram_reg_i_2_n_23));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_20
       (.I0(ram_reg_2[4]),
        .I1(Q[3]),
        .O(output_V_d0[4]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_21
       (.I0(ram_reg_2[3]),
        .I1(Q[3]),
        .O(output_V_d0[3]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_22
       (.I0(ram_reg_2[2]),
        .I1(Q[3]),
        .O(output_V_d0[2]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_23
       (.I0(ram_reg_2[1]),
        .I1(Q[3]),
        .O(output_V_d0[1]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_24
       (.I0(ram_reg_2[0]),
        .I1(Q[3]),
        .O(output_V_d0[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_i_25
       (.I0(\numOfInNeurons_read_reg_1202_reg[15] ),
        .I1(Q[0]),
        .I2(icmp_ln1548_reg_1386),
        .I3(Q[3]),
        .O(output_V_we0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_26
       (.I0(Q[1]),
        .I1(Q[5]),
        .O(ram_reg_i_26_n_23));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_27
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(ram_reg_i_27_n_23));
  LUT6 #(
    .INIT(64'hFFFF0000F100F100)) 
    ram_reg_i_28
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(D[6]),
        .I3(ram_reg_i_36_n_23),
        .I4(i_4_fu_174_reg[6]),
        .I5(Q[5]),
        .O(ram_reg_i_28_n_23));
  LUT6 #(
    .INIT(64'hFFFF0000F100F100)) 
    ram_reg_i_29
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(D[5]),
        .I3(ram_reg_i_37_n_23),
        .I4(i_4_fu_174_reg[5]),
        .I5(Q[5]),
        .O(ram_reg_i_29_n_23));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_3
       (.I0(i_fu_182_reg[5]),
        .I1(Q[9]),
        .I2(i_2_fu_178_reg[5]),
        .I3(Q[7]),
        .I4(ram_reg_i_29_n_23),
        .O(ram_reg_i_3_n_23));
  LUT6 #(
    .INIT(64'hFFFF0000F100F100)) 
    ram_reg_i_30
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(D[4]),
        .I3(ram_reg_i_38_n_23),
        .I4(i_4_fu_174_reg[4]),
        .I5(Q[5]),
        .O(ram_reg_i_30_n_23));
  LUT6 #(
    .INIT(64'hFFFF0000F100F100)) 
    ram_reg_i_31
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(D[3]),
        .I3(ram_reg_i_39_n_23),
        .I4(i_4_fu_174_reg[3]),
        .I5(Q[5]),
        .O(ram_reg_i_31_n_23));
  LUT6 #(
    .INIT(64'hFFFF0000F100F100)) 
    ram_reg_i_32
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(D[2]),
        .I3(ram_reg_i_40_n_23),
        .I4(i_4_fu_174_reg[2]),
        .I5(Q[5]),
        .O(ram_reg_i_32_n_23));
  LUT6 #(
    .INIT(64'hFFFF0000F100F100)) 
    ram_reg_i_33
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(D[1]),
        .I3(ram_reg_i_41_n_23),
        .I4(i_4_fu_174_reg[1]),
        .I5(Q[5]),
        .O(ram_reg_i_33_n_23));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE000E0)) 
    ram_reg_i_34
       (.I0(ram_reg_i_27_n_23),
        .I1(D[0]),
        .I2(ram_reg_i_42__0_n_23),
        .I3(Q[5]),
        .I4(i_4_fu_174_reg[0]),
        .I5(Q[7]),
        .O(ram_reg_i_34_n_23));
  CARRY4 ram_reg_i_35__0
       (.CI(ram_reg_i_43_n_23),
        .CO({NLW_ram_reg_i_35__0_CO_UNCONNECTED[3:2],\numOfInNeurons_read_reg_1202_reg[15] ,ram_reg_i_35__0_n_26}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_i_35__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,ram_reg_i_44__0_n_23,ram_reg_i_45_n_23}));
  LUT6 #(
    .INIT(64'hFFB800B8FFFFFFFF)) 
    ram_reg_i_36
       (.I0(i_6_fu_170_reg[6]),
        .I1(Q[1]),
        .I2(ram_reg_i_28_0[6]),
        .I3(Q[2]),
        .I4(ram_reg_i_28_1[6]),
        .I5(ram_reg_i_27_n_23),
        .O(ram_reg_i_36_n_23));
  LUT6 #(
    .INIT(64'hFFB800B8FFFFFFFF)) 
    ram_reg_i_37
       (.I0(i_6_fu_170_reg[5]),
        .I1(Q[1]),
        .I2(ram_reg_i_28_0[5]),
        .I3(Q[2]),
        .I4(ram_reg_i_28_1[5]),
        .I5(ram_reg_i_27_n_23),
        .O(ram_reg_i_37_n_23));
  LUT6 #(
    .INIT(64'hFFB800B8FFFFFFFF)) 
    ram_reg_i_38
       (.I0(i_6_fu_170_reg[4]),
        .I1(Q[1]),
        .I2(ram_reg_i_28_0[4]),
        .I3(Q[2]),
        .I4(ram_reg_i_28_1[4]),
        .I5(ram_reg_i_27_n_23),
        .O(ram_reg_i_38_n_23));
  LUT6 #(
    .INIT(64'hFFB800B8FFFFFFFF)) 
    ram_reg_i_39
       (.I0(i_6_fu_170_reg[3]),
        .I1(Q[1]),
        .I2(ram_reg_i_28_0[3]),
        .I3(Q[2]),
        .I4(ram_reg_i_28_1[3]),
        .I5(ram_reg_i_27_n_23),
        .O(ram_reg_i_39_n_23));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_4
       (.I0(i_fu_182_reg[4]),
        .I1(Q[9]),
        .I2(i_2_fu_178_reg[4]),
        .I3(Q[7]),
        .I4(ram_reg_i_30_n_23),
        .O(ram_reg_i_4_n_23));
  LUT6 #(
    .INIT(64'hFFB800B8FFFFFFFF)) 
    ram_reg_i_40
       (.I0(i_6_fu_170_reg[2]),
        .I1(Q[1]),
        .I2(ram_reg_i_28_0[2]),
        .I3(Q[2]),
        .I4(ram_reg_i_28_1[2]),
        .I5(ram_reg_i_27_n_23),
        .O(ram_reg_i_40_n_23));
  LUT6 #(
    .INIT(64'hFFB800B8FFFFFFFF)) 
    ram_reg_i_41
       (.I0(i_6_fu_170_reg[1]),
        .I1(Q[1]),
        .I2(ram_reg_i_28_0[1]),
        .I3(Q[2]),
        .I4(ram_reg_i_28_1[1]),
        .I5(ram_reg_i_27_n_23),
        .O(ram_reg_i_41_n_23));
  LUT6 #(
    .INIT(64'hFFB800B8FFFFFFFF)) 
    ram_reg_i_42__0
       (.I0(i_6_fu_170_reg[0]),
        .I1(Q[1]),
        .I2(ram_reg_i_28_0[0]),
        .I3(Q[2]),
        .I4(ram_reg_i_28_1[0]),
        .I5(ram_reg_i_27_n_23),
        .O(ram_reg_i_42__0_n_23));
  CARRY4 ram_reg_i_43
       (.CI(1'b0),
        .CO({ram_reg_i_43_n_23,ram_reg_i_43_n_24,ram_reg_i_43_n_25,ram_reg_i_43_n_26}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_i_43_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_46_n_23,ram_reg_i_47_n_23,ram_reg_i_48_n_23,ram_reg_i_49_n_23}));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_44__0
       (.I0(ram_reg_i_35__0_1[15]),
        .I1(ram_reg_i_35__0_0[15]),
        .O(ram_reg_i_44__0_n_23));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_reg_i_45
       (.I0(ram_reg_i_35__0_0[12]),
        .I1(ram_reg_i_35__0_1[12]),
        .I2(ram_reg_i_35__0_0[13]),
        .I3(ram_reg_i_35__0_1[13]),
        .I4(ram_reg_i_35__0_1[14]),
        .I5(ram_reg_i_35__0_0[14]),
        .O(ram_reg_i_45_n_23));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_reg_i_46
       (.I0(ram_reg_i_35__0_0[9]),
        .I1(ram_reg_i_35__0_1[9]),
        .I2(ram_reg_i_35__0_0[10]),
        .I3(ram_reg_i_35__0_1[10]),
        .I4(ram_reg_i_35__0_1[11]),
        .I5(ram_reg_i_35__0_0[11]),
        .O(ram_reg_i_46_n_23));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_reg_i_47
       (.I0(ram_reg_i_35__0_0[6]),
        .I1(ram_reg_i_35__0_1[6]),
        .I2(ram_reg_i_35__0_0[7]),
        .I3(ram_reg_i_35__0_1[7]),
        .I4(ram_reg_i_35__0_1[8]),
        .I5(ram_reg_i_35__0_0[8]),
        .O(ram_reg_i_47_n_23));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_reg_i_48
       (.I0(ram_reg_i_35__0_0[5]),
        .I1(ram_reg_i_35__0_1[5]),
        .I2(ram_reg_i_35__0_0[3]),
        .I3(ram_reg_i_35__0_1[3]),
        .I4(ram_reg_i_35__0_1[4]),
        .I5(ram_reg_i_35__0_0[4]),
        .O(ram_reg_i_48_n_23));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_reg_i_49
       (.I0(ram_reg_i_35__0_0[1]),
        .I1(ram_reg_i_35__0_1[1]),
        .I2(ram_reg_i_35__0_0[0]),
        .I3(ram_reg_i_35__0_1[0]),
        .I4(ram_reg_i_35__0_1[2]),
        .I5(ram_reg_i_35__0_0[2]),
        .O(ram_reg_i_49_n_23));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_5
       (.I0(i_fu_182_reg[3]),
        .I1(Q[9]),
        .I2(i_2_fu_178_reg[3]),
        .I3(Q[7]),
        .I4(ram_reg_i_31_n_23),
        .O(ram_reg_i_5_n_23));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_6
       (.I0(i_fu_182_reg[2]),
        .I1(Q[9]),
        .I2(i_2_fu_178_reg[2]),
        .I3(Q[7]),
        .I4(ram_reg_i_32_n_23),
        .O(ram_reg_i_6_n_23));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_7
       (.I0(i_fu_182_reg[1]),
        .I1(Q[9]),
        .I2(i_2_fu_178_reg[1]),
        .I3(Q[7]),
        .I4(ram_reg_i_33_n_23),
        .O(ram_reg_i_7_n_23));
  LUT5 #(
    .INIT(32'hB8BB8888)) 
    ram_reg_i_8
       (.I0(i_fu_182_reg[0]),
        .I1(Q[9]),
        .I2(i_2_fu_178_reg[0]),
        .I3(Q[7]),
        .I4(ram_reg_i_34_n_23),
        .O(ram_reg_i_8_n_23));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_9
       (.I0(Q[3]),
        .I1(ram_reg_2[15]),
        .O(output_V_d0[15]));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_1_reg_1508[14]_i_3 
       (.I0(DOADO[15]),
        .I1(DOADO[11]),
        .O(\ret_V_1_reg_1508[14]_i_3_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_1_reg_1508[14]_i_4 
       (.I0(DOADO[15]),
        .I1(DOADO[10]),
        .O(\ret_V_1_reg_1508[14]_i_4_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_1_reg_1508[14]_i_5 
       (.I0(DOADO[15]),
        .I1(DOADO[9]),
        .O(\ret_V_1_reg_1508[14]_i_5_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_1_reg_1508[14]_i_6 
       (.I0(DOADO[15]),
        .I1(DOADO[8]),
        .O(\ret_V_1_reg_1508[14]_i_6_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_1_reg_1508[16]_i_3 
       (.I0(DOADO[15]),
        .I1(DOADO[14]),
        .O(\ret_V_1_reg_1508[16]_i_3_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_1_reg_1508[16]_i_4 
       (.I0(DOADO[15]),
        .I1(DOADO[13]),
        .O(\ret_V_1_reg_1508[16]_i_4_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_1_reg_1508[16]_i_5 
       (.I0(DOADO[15]),
        .I1(DOADO[12]),
        .O(\ret_V_1_reg_1508[16]_i_5_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_1_reg_1508[3]_i_2 
       (.I0(DOADO[15]),
        .I1(DOADO[3]),
        .O(\ret_V_1_reg_1508[3]_i_2_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_1_reg_1508[3]_i_3 
       (.I0(DOADO[15]),
        .I1(DOADO[2]),
        .O(\ret_V_1_reg_1508[3]_i_3_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_1_reg_1508[3]_i_4 
       (.I0(DOADO[15]),
        .I1(DOADO[1]),
        .O(\ret_V_1_reg_1508[3]_i_4_n_23 ));
  LUT1 #(
    .INIT(2'h2)) 
    \ret_V_1_reg_1508[3]_i_5 
       (.I0(DOADO[0]),
        .O(\ret_V_1_reg_1508[3]_i_5_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_1_reg_1508[6]_i_2 
       (.I0(DOADO[15]),
        .I1(DOADO[7]),
        .O(\ret_V_1_reg_1508[6]_i_2_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_1_reg_1508[6]_i_3 
       (.I0(DOADO[15]),
        .I1(DOADO[6]),
        .O(\ret_V_1_reg_1508[6]_i_3_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_1_reg_1508[6]_i_4 
       (.I0(DOADO[15]),
        .I1(DOADO[5]),
        .O(\ret_V_1_reg_1508[6]_i_4_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_1_reg_1508[6]_i_5 
       (.I0(DOADO[15]),
        .I1(DOADO[4]),
        .O(\ret_V_1_reg_1508[6]_i_5_n_23 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ret_V_1_reg_1508_reg[14]_i_2 
       (.CI(\ret_V_1_reg_1508_reg[6]_i_1_n_23 ),
        .CO({\ret_V_1_reg_1508_reg[14]_i_2_n_23 ,\ret_V_1_reg_1508_reg[14]_i_2_n_24 ,\ret_V_1_reg_1508_reg[14]_i_2_n_25 ,\ret_V_1_reg_1508_reg[14]_i_2_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ram_reg_1[4:1]),
        .S({\ret_V_1_reg_1508[14]_i_3_n_23 ,\ret_V_1_reg_1508[14]_i_4_n_23 ,\ret_V_1_reg_1508[14]_i_5_n_23 ,\ret_V_1_reg_1508[14]_i_6_n_23 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ret_V_1_reg_1508_reg[16]_i_1 
       (.CI(\ret_V_1_reg_1508_reg[16] ),
        .CO({\NLW_ret_V_1_reg_1508_reg[16]_i_1_CO_UNCONNECTED [3:1],\ret_V_1_reg_1508_reg[16]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\NLW_ret_V_1_reg_1508_reg[16]_i_1_O_UNCONNECTED [3:2],\ret_V_1_reg_1508_reg[16]_i_2_0 [8:7]}),
        .S({1'b0,1'b0,1'b1,x_V_4_fu_1036_p3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ret_V_1_reg_1508_reg[16]_i_2 
       (.CI(\ret_V_1_reg_1508_reg[14]_i_2_n_23 ),
        .CO({x_V_4_fu_1036_p3,\NLW_ret_V_1_reg_1508_reg[16]_i_2_CO_UNCONNECTED [2],\ret_V_1_reg_1508_reg[16]_i_2_n_25 ,\ret_V_1_reg_1508_reg[16]_i_2_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_ret_V_1_reg_1508_reg[16]_i_2_O_UNCONNECTED [3],ram_reg_1[7:5]}),
        .S({1'b1,\ret_V_1_reg_1508[16]_i_3_n_23 ,\ret_V_1_reg_1508[16]_i_4_n_23 ,\ret_V_1_reg_1508[16]_i_5_n_23 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ret_V_1_reg_1508_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\ret_V_1_reg_1508_reg[3]_i_1_n_23 ,\ret_V_1_reg_1508_reg[3]_i_1_n_24 ,\ret_V_1_reg_1508_reg[3]_i_1_n_25 ,\ret_V_1_reg_1508_reg[3]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,DOADO[15]}),
        .O(\ret_V_1_reg_1508_reg[16]_i_2_0 [3:0]),
        .S({\ret_V_1_reg_1508[3]_i_2_n_23 ,\ret_V_1_reg_1508[3]_i_3_n_23 ,\ret_V_1_reg_1508[3]_i_4_n_23 ,\ret_V_1_reg_1508[3]_i_5_n_23 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ret_V_1_reg_1508_reg[6]_i_1 
       (.CI(\ret_V_1_reg_1508_reg[3]_i_1_n_23 ),
        .CO({\ret_V_1_reg_1508_reg[6]_i_1_n_23 ,\ret_V_1_reg_1508_reg[6]_i_1_n_24 ,\ret_V_1_reg_1508_reg[6]_i_1_n_25 ,\ret_V_1_reg_1508_reg[6]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_1[0],\ret_V_1_reg_1508_reg[16]_i_2_0 [6:4]}),
        .S({\ret_V_1_reg_1508[6]_i_2_n_23 ,\ret_V_1_reg_1508[6]_i_3_n_23 ,\ret_V_1_reg_1508[6]_i_4_n_23 ,\ret_V_1_reg_1508[6]_i_5_n_23 }));
endmodule

(* ORIG_REF_NAME = "nnlayer_resArray_V_RAM_AUTO_1R1W" *) 
module design_1_nnlayer_0_0_nnlayer_resArray_V_RAM_AUTO_1R1W
   (D,
    \activation_read_reg_1187_reg[7] ,
    CO,
    ap_clk,
    Q,
    ram_reg_i_43__0_0,
    ram_reg_i_43__0_1,
    ram_reg_0,
    i_9_fu_194_reg,
    ram_reg_1,
    ram_reg_2);
  output [31:0]D;
  output \activation_read_reg_1187_reg[7] ;
  output [0:0]CO;
  input ap_clk;
  input [7:0]Q;
  input [15:0]ram_reg_i_43__0_0;
  input [15:0]ram_reg_i_43__0_1;
  input [2:0]ram_reg_0;
  input [6:0]i_9_fu_194_reg;
  input [6:0]ram_reg_1;
  input [31:0]ram_reg_2;

  wire [0:0]CO;
  wire [31:0]D;
  wire [7:0]Q;
  wire \activation_read_reg_1187_reg[7] ;
  wire ap_clk;
  wire [6:0]i_9_fu_194_reg;
  wire [2:0]ram_reg_0;
  wire [6:0]ram_reg_1;
  wire [31:0]ram_reg_2;
  wire [15:0]ram_reg_i_43__0_0;
  wire [15:0]ram_reg_i_43__0_1;
  wire ram_reg_i_43__0_n_26;
  wire ram_reg_i_44_n_23;
  wire ram_reg_i_44_n_24;
  wire ram_reg_i_44_n_25;
  wire ram_reg_i_44_n_26;
  wire ram_reg_i_45__0_n_23;
  wire ram_reg_i_46__0_n_23;
  wire ram_reg_i_47__0_n_23;
  wire ram_reg_i_48__0_n_23;
  wire ram_reg_i_49__0_n_23;
  wire ram_reg_i_50_n_23;
  wire [6:0]resArray_V_address0;
  wire resArray_V_ce0;
  wire [31:0]resArray_V_d0;
  wire resArray_V_we0;
  wire [15:14]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_43__0_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_43__0_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_44_O_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "resArray_V_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_ext_slice_begin = "18" *) 
  (* ram_ext_slice_end = "31" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b1,1'b1,resArray_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,resArray_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(resArray_V_d0[15:0]),
        .DIBDI({1'b1,1'b1,resArray_V_d0[31:18]}),
        .DIPADIP(resArray_V_d0[17:16]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(D[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:14],D[31:18]}),
        .DOPADOP(D[17:16]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(resArray_V_ce0),
        .ENBWREN(resArray_V_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({resArray_V_we0,resArray_V_we0}),
        .WEBWE({1'b0,1'b0,resArray_V_we0,resArray_V_we0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_10__0
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_2[14]),
        .O(resArray_V_d0[14]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_11__0
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_2[13]),
        .O(resArray_V_d0[13]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_12__0
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_2[12]),
        .O(resArray_V_d0[12]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_13__0
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_2[11]),
        .O(resArray_V_d0[11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_14__0
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_2[10]),
        .O(resArray_V_d0[10]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_15__0
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_2[9]),
        .O(resArray_V_d0[9]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_16__0
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_2[8]),
        .O(resArray_V_d0[8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_17__0
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_2[7]),
        .O(resArray_V_d0[7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_18__0
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_2[6]),
        .O(resArray_V_d0[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_19__0
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_2[5]),
        .O(resArray_V_d0[5]));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_1__0
       (.I0(ram_reg_0[2]),
        .I1(ram_reg_0[1]),
        .I2(ram_reg_0[0]),
        .O(resArray_V_ce0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_20__0
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_2[4]),
        .O(resArray_V_d0[4]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_21__0
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_2[3]),
        .O(resArray_V_d0[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_22__0
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_2[2]),
        .O(resArray_V_d0[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_23__0
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_2[1]),
        .O(resArray_V_d0[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_24__0
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_2[0]),
        .O(resArray_V_d0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_25__0
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_2[31]),
        .O(resArray_V_d0[31]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_26__0
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_2[30]),
        .O(resArray_V_d0[30]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_27__0
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_2[29]),
        .O(resArray_V_d0[29]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_28__0
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_2[28]),
        .O(resArray_V_d0[28]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_29__0
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_2[27]),
        .O(resArray_V_d0[27]));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_i_2__0
       (.I0(i_9_fu_194_reg[6]),
        .I1(ram_reg_0[2]),
        .I2(ram_reg_0[1]),
        .I3(ram_reg_1[6]),
        .O(resArray_V_address0[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_30__0
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_2[26]),
        .O(resArray_V_d0[26]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_31__0
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_2[25]),
        .O(resArray_V_d0[25]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_32__0
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_2[24]),
        .O(resArray_V_d0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_33__0
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_2[23]),
        .O(resArray_V_d0[23]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_34__0
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_2[22]),
        .O(resArray_V_d0[22]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_35
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_2[21]),
        .O(resArray_V_d0[21]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_36__0
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_2[20]),
        .O(resArray_V_d0[20]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_37__0
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_2[19]),
        .O(resArray_V_d0[19]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_38__0
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_2[18]),
        .O(resArray_V_d0[18]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_39__0
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_2[17]),
        .O(resArray_V_d0[17]));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_i_3__0
       (.I0(i_9_fu_194_reg[5]),
        .I1(ram_reg_0[2]),
        .I2(ram_reg_0[1]),
        .I3(ram_reg_1[5]),
        .O(resArray_V_address0[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_40__0
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_2[16]),
        .O(resArray_V_d0[16]));
  LUT6 #(
    .INIT(64'hF2F0F0F0F0F0F0F0)) 
    ram_reg_i_41__0
       (.I0(Q[1]),
        .I1(\activation_read_reg_1187_reg[7] ),
        .I2(ram_reg_0[1]),
        .I3(CO),
        .I4(ram_reg_0[0]),
        .I5(Q[0]),
        .O(resArray_V_we0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_42
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[6]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\activation_read_reg_1187_reg[7] ));
  CARRY4 ram_reg_i_43__0
       (.CI(ram_reg_i_44_n_23),
        .CO({NLW_ram_reg_i_43__0_CO_UNCONNECTED[3:2],CO,ram_reg_i_43__0_n_26}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_i_43__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,ram_reg_i_45__0_n_23,ram_reg_i_46__0_n_23}));
  CARRY4 ram_reg_i_44
       (.CI(1'b0),
        .CO({ram_reg_i_44_n_23,ram_reg_i_44_n_24,ram_reg_i_44_n_25,ram_reg_i_44_n_26}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_i_44_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_47__0_n_23,ram_reg_i_48__0_n_23,ram_reg_i_49__0_n_23,ram_reg_i_50_n_23}));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_45__0
       (.I0(ram_reg_i_43__0_1[15]),
        .I1(ram_reg_i_43__0_0[15]),
        .O(ram_reg_i_45__0_n_23));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_reg_i_46__0
       (.I0(ram_reg_i_43__0_0[14]),
        .I1(ram_reg_i_43__0_1[14]),
        .I2(ram_reg_i_43__0_0[13]),
        .I3(ram_reg_i_43__0_1[13]),
        .I4(ram_reg_i_43__0_1[12]),
        .I5(ram_reg_i_43__0_0[12]),
        .O(ram_reg_i_46__0_n_23));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_reg_i_47__0
       (.I0(ram_reg_i_43__0_0[11]),
        .I1(ram_reg_i_43__0_1[11]),
        .I2(ram_reg_i_43__0_0[10]),
        .I3(ram_reg_i_43__0_1[10]),
        .I4(ram_reg_i_43__0_1[9]),
        .I5(ram_reg_i_43__0_0[9]),
        .O(ram_reg_i_47__0_n_23));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_reg_i_48__0
       (.I0(ram_reg_i_43__0_0[8]),
        .I1(ram_reg_i_43__0_1[8]),
        .I2(ram_reg_i_43__0_0[7]),
        .I3(ram_reg_i_43__0_1[7]),
        .I4(ram_reg_i_43__0_1[6]),
        .I5(ram_reg_i_43__0_0[6]),
        .O(ram_reg_i_48__0_n_23));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_reg_i_49__0
       (.I0(ram_reg_i_43__0_0[5]),
        .I1(ram_reg_i_43__0_1[5]),
        .I2(ram_reg_i_43__0_0[3]),
        .I3(ram_reg_i_43__0_1[3]),
        .I4(ram_reg_i_43__0_1[4]),
        .I5(ram_reg_i_43__0_0[4]),
        .O(ram_reg_i_49__0_n_23));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_i_4__0
       (.I0(i_9_fu_194_reg[4]),
        .I1(ram_reg_0[2]),
        .I2(ram_reg_0[1]),
        .I3(ram_reg_1[4]),
        .O(resArray_V_address0[4]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_reg_i_50
       (.I0(ram_reg_i_43__0_0[2]),
        .I1(ram_reg_i_43__0_1[2]),
        .I2(ram_reg_i_43__0_0[0]),
        .I3(ram_reg_i_43__0_1[0]),
        .I4(ram_reg_i_43__0_1[1]),
        .I5(ram_reg_i_43__0_0[1]),
        .O(ram_reg_i_50_n_23));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_i_5__0
       (.I0(i_9_fu_194_reg[3]),
        .I1(ram_reg_0[2]),
        .I2(ram_reg_0[1]),
        .I3(ram_reg_1[3]),
        .O(resArray_V_address0[3]));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_i_6__0
       (.I0(i_9_fu_194_reg[2]),
        .I1(ram_reg_0[2]),
        .I2(ram_reg_0[1]),
        .I3(ram_reg_1[2]),
        .O(resArray_V_address0[2]));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_i_7__0
       (.I0(i_9_fu_194_reg[1]),
        .I1(ram_reg_0[2]),
        .I2(ram_reg_0[1]),
        .I3(ram_reg_1[1]),
        .O(resArray_V_address0[1]));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_i_8__0
       (.I0(i_9_fu_194_reg[0]),
        .I1(ram_reg_0[2]),
        .I2(ram_reg_0[1]),
        .I3(ram_reg_1[0]),
        .O(resArray_V_address0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_9__0
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_2[15]),
        .O(resArray_V_d0[15]));
endmodule

(* ORIG_REF_NAME = "nnlayer_sdiv_24ns_17s_24_28_seq_1" *) 
module design_1_nnlayer_0_0_nnlayer_sdiv_24ns_17s_24_28_seq_1
   (D,
    ap_clk,
    \r_stage_reg[24] ,
    ap_rst_n_inv,
    Q,
    \divisor0_reg[16]_0 ,
    start0_reg_0);
  output [15:0]D;
  input ap_clk;
  input \r_stage_reg[24] ;
  input ap_rst_n_inv;
  input [15:0]Q;
  input [16:0]\divisor0_reg[16]_0 ;
  input [0:0]start0_reg_0;

  wire [15:0]D;
  wire [15:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dividend0[12]_i_3_n_23 ;
  wire \dividend0[12]_i_4_n_23 ;
  wire \dividend0[12]_i_5_n_23 ;
  wire \dividend0[12]_i_6_n_23 ;
  wire \dividend0[12]_i_7_n_23 ;
  wire \dividend0[16]_i_3_n_23 ;
  wire \dividend0[16]_i_4_n_23 ;
  wire \dividend0[16]_i_5_n_23 ;
  wire \dividend0[16]_i_6_n_23 ;
  wire \dividend0[20]_i_3_n_23 ;
  wire \dividend0[20]_i_4_n_23 ;
  wire \dividend0[20]_i_5_n_23 ;
  wire \dividend0[20]_i_6_n_23 ;
  wire \dividend0[23]_i_3_n_23 ;
  wire \dividend0[23]_i_4_n_23 ;
  wire \dividend0[23]_i_5_n_23 ;
  wire \dividend0_reg[12]_i_2_n_23 ;
  wire \dividend0_reg[12]_i_2_n_24 ;
  wire \dividend0_reg[12]_i_2_n_25 ;
  wire \dividend0_reg[12]_i_2_n_26 ;
  wire \dividend0_reg[16]_i_2_n_23 ;
  wire \dividend0_reg[16]_i_2_n_24 ;
  wire \dividend0_reg[16]_i_2_n_25 ;
  wire \dividend0_reg[16]_i_2_n_26 ;
  wire \dividend0_reg[20]_i_2_n_23 ;
  wire \dividend0_reg[20]_i_2_n_24 ;
  wire \dividend0_reg[20]_i_2_n_25 ;
  wire \dividend0_reg[20]_i_2_n_26 ;
  wire \dividend0_reg[23]_i_2_n_25 ;
  wire \dividend0_reg[23]_i_2_n_26 ;
  wire \dividend0_reg_n_23_[10] ;
  wire \dividend0_reg_n_23_[11] ;
  wire \dividend0_reg_n_23_[12] ;
  wire \dividend0_reg_n_23_[13] ;
  wire \dividend0_reg_n_23_[14] ;
  wire \dividend0_reg_n_23_[15] ;
  wire \dividend0_reg_n_23_[16] ;
  wire \dividend0_reg_n_23_[17] ;
  wire \dividend0_reg_n_23_[18] ;
  wire \dividend0_reg_n_23_[19] ;
  wire \dividend0_reg_n_23_[20] ;
  wire \dividend0_reg_n_23_[21] ;
  wire \dividend0_reg_n_23_[22] ;
  wire \dividend0_reg_n_23_[8] ;
  wire \dividend0_reg_n_23_[9] ;
  wire [23:9]dividend_u;
  wire [23:9]dividend_u0;
  wire \divisor0[12]_i_3_n_23 ;
  wire \divisor0[12]_i_4_n_23 ;
  wire \divisor0[12]_i_5_n_23 ;
  wire \divisor0[12]_i_6_n_23 ;
  wire \divisor0[16]_i_3_n_23 ;
  wire \divisor0[16]_i_4_n_23 ;
  wire \divisor0[16]_i_5_n_23 ;
  wire \divisor0[16]_i_6_n_23 ;
  wire \divisor0[4]_i_3_n_23 ;
  wire \divisor0[4]_i_4_n_23 ;
  wire \divisor0[4]_i_5_n_23 ;
  wire \divisor0[4]_i_6_n_23 ;
  wire \divisor0[4]_i_7_n_23 ;
  wire \divisor0[8]_i_3_n_23 ;
  wire \divisor0[8]_i_4_n_23 ;
  wire \divisor0[8]_i_5_n_23 ;
  wire \divisor0[8]_i_6_n_23 ;
  wire \divisor0_reg[12]_i_2_n_23 ;
  wire \divisor0_reg[12]_i_2_n_24 ;
  wire \divisor0_reg[12]_i_2_n_25 ;
  wire \divisor0_reg[12]_i_2_n_26 ;
  wire [16:0]\divisor0_reg[16]_0 ;
  wire \divisor0_reg[16]_i_2_n_24 ;
  wire \divisor0_reg[16]_i_2_n_25 ;
  wire \divisor0_reg[16]_i_2_n_26 ;
  wire \divisor0_reg[4]_i_2_n_23 ;
  wire \divisor0_reg[4]_i_2_n_24 ;
  wire \divisor0_reg[4]_i_2_n_25 ;
  wire \divisor0_reg[4]_i_2_n_26 ;
  wire \divisor0_reg[8]_i_2_n_23 ;
  wire \divisor0_reg[8]_i_2_n_24 ;
  wire \divisor0_reg[8]_i_2_n_25 ;
  wire \divisor0_reg[8]_i_2_n_26 ;
  wire \divisor0_reg_n_23_[0] ;
  wire \divisor0_reg_n_23_[10] ;
  wire \divisor0_reg_n_23_[11] ;
  wire \divisor0_reg_n_23_[12] ;
  wire \divisor0_reg_n_23_[13] ;
  wire \divisor0_reg_n_23_[14] ;
  wire \divisor0_reg_n_23_[15] ;
  wire \divisor0_reg_n_23_[1] ;
  wire \divisor0_reg_n_23_[2] ;
  wire \divisor0_reg_n_23_[3] ;
  wire \divisor0_reg_n_23_[4] ;
  wire \divisor0_reg_n_23_[5] ;
  wire \divisor0_reg_n_23_[6] ;
  wire \divisor0_reg_n_23_[7] ;
  wire \divisor0_reg_n_23_[8] ;
  wire \divisor0_reg_n_23_[9] ;
  wire [16:1]divisor_u;
  wire [16:1]divisor_u0;
  wire done0;
  wire [16:7]grp_fu_1065_p2;
  wire nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_24;
  wire nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_25;
  wire nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_26;
  wire nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_27;
  wire nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_28;
  wire nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_29;
  wire nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_30;
  wire nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_31;
  wire nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_32;
  wire nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_33;
  wire nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_34;
  wire nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_35;
  wire nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_36;
  wire nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_37;
  wire nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_38;
  wire nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_39;
  wire p_0_in;
  wire p_1_in;
  wire \r_stage_reg[24] ;
  wire start0;
  wire [0:0]start0_reg_0;
  wire \trunc_ln717_1_reg_1523[9]_i_2_n_23 ;
  wire \trunc_ln717_1_reg_1523_reg[13]_i_1_n_23 ;
  wire \trunc_ln717_1_reg_1523_reg[13]_i_1_n_24 ;
  wire \trunc_ln717_1_reg_1523_reg[13]_i_1_n_25 ;
  wire \trunc_ln717_1_reg_1523_reg[13]_i_1_n_26 ;
  wire \trunc_ln717_1_reg_1523_reg[15]_i_1_n_26 ;
  wire \trunc_ln717_1_reg_1523_reg[9]_i_1_n_23 ;
  wire \trunc_ln717_1_reg_1523_reg[9]_i_1_n_24 ;
  wire \trunc_ln717_1_reg_1523_reg[9]_i_1_n_25 ;
  wire \trunc_ln717_1_reg_1523_reg[9]_i_1_n_26 ;
  wire [3:2]\NLW_dividend0_reg[23]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_dividend0_reg[23]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_divisor0_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln717_1_reg_1523_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln717_1_reg_1523_reg[15]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[10]_i_1 
       (.I0(dividend_u0[10]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_23_[10] ),
        .O(dividend_u[10]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[11]_i_1 
       (.I0(dividend_u0[11]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_23_[11] ),
        .O(dividend_u[11]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[12]_i_1 
       (.I0(dividend_u0[12]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_23_[12] ),
        .O(dividend_u[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[12]_i_3 
       (.I0(\dividend0_reg_n_23_[8] ),
        .O(\dividend0[12]_i_3_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[12]_i_4 
       (.I0(\dividend0_reg_n_23_[12] ),
        .O(\dividend0[12]_i_4_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[12]_i_5 
       (.I0(\dividend0_reg_n_23_[11] ),
        .O(\dividend0[12]_i_5_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[12]_i_6 
       (.I0(\dividend0_reg_n_23_[10] ),
        .O(\dividend0[12]_i_6_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[12]_i_7 
       (.I0(\dividend0_reg_n_23_[9] ),
        .O(\dividend0[12]_i_7_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[13]_i_1 
       (.I0(dividend_u0[13]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_23_[13] ),
        .O(dividend_u[13]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[14]_i_1 
       (.I0(dividend_u0[14]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_23_[14] ),
        .O(dividend_u[14]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[15]_i_1 
       (.I0(dividend_u0[15]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_23_[15] ),
        .O(dividend_u[15]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[16]_i_1 
       (.I0(dividend_u0[16]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_23_[16] ),
        .O(dividend_u[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[16]_i_3 
       (.I0(\dividend0_reg_n_23_[16] ),
        .O(\dividend0[16]_i_3_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[16]_i_4 
       (.I0(\dividend0_reg_n_23_[15] ),
        .O(\dividend0[16]_i_4_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[16]_i_5 
       (.I0(\dividend0_reg_n_23_[14] ),
        .O(\dividend0[16]_i_5_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[16]_i_6 
       (.I0(\dividend0_reg_n_23_[13] ),
        .O(\dividend0[16]_i_6_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[17]_i_1 
       (.I0(dividend_u0[17]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_23_[17] ),
        .O(dividend_u[17]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[18]_i_1 
       (.I0(dividend_u0[18]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_23_[18] ),
        .O(dividend_u[18]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[19]_i_1 
       (.I0(dividend_u0[19]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_23_[19] ),
        .O(dividend_u[19]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[20]_i_1 
       (.I0(dividend_u0[20]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_23_[20] ),
        .O(dividend_u[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[20]_i_3 
       (.I0(\dividend0_reg_n_23_[20] ),
        .O(\dividend0[20]_i_3_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[20]_i_4 
       (.I0(\dividend0_reg_n_23_[19] ),
        .O(\dividend0[20]_i_4_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[20]_i_5 
       (.I0(\dividend0_reg_n_23_[18] ),
        .O(\dividend0[20]_i_5_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[20]_i_6 
       (.I0(\dividend0_reg_n_23_[17] ),
        .O(\dividend0[20]_i_6_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[21]_i_1 
       (.I0(dividend_u0[21]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_23_[21] ),
        .O(dividend_u[21]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[22]_i_1 
       (.I0(dividend_u0[22]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_23_[22] ),
        .O(dividend_u[22]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dividend0[23]_i_1 
       (.I0(p_1_in),
        .I1(dividend_u0[23]),
        .O(dividend_u[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[23]_i_3 
       (.I0(p_1_in),
        .O(\dividend0[23]_i_3_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[23]_i_4 
       (.I0(\dividend0_reg_n_23_[22] ),
        .O(\dividend0[23]_i_4_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[23]_i_5 
       (.I0(\dividend0_reg_n_23_[21] ),
        .O(\dividend0[23]_i_5_n_23 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[9]_i_1 
       (.I0(dividend_u0[9]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_23_[9] ),
        .O(dividend_u[9]));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\dividend0_reg_n_23_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\dividend0_reg_n_23_[11] ),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\dividend0_reg_n_23_[12] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[12]_i_2 
       (.CI(1'b0),
        .CO({\dividend0_reg[12]_i_2_n_23 ,\dividend0_reg[12]_i_2_n_24 ,\dividend0_reg[12]_i_2_n_25 ,\dividend0_reg[12]_i_2_n_26 }),
        .CYINIT(\dividend0[12]_i_3_n_23 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[12:9]),
        .S({\dividend0[12]_i_4_n_23 ,\dividend0[12]_i_5_n_23 ,\dividend0[12]_i_6_n_23 ,\dividend0[12]_i_7_n_23 }));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\dividend0_reg_n_23_[13] ),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\dividend0_reg_n_23_[14] ),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\dividend0_reg_n_23_[15] ),
        .R(1'b0));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(\dividend0_reg_n_23_[16] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[16]_i_2 
       (.CI(\dividend0_reg[12]_i_2_n_23 ),
        .CO({\dividend0_reg[16]_i_2_n_23 ,\dividend0_reg[16]_i_2_n_24 ,\dividend0_reg[16]_i_2_n_25 ,\dividend0_reg[16]_i_2_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[16:13]),
        .S({\dividend0[16]_i_3_n_23 ,\dividend0[16]_i_4_n_23 ,\dividend0[16]_i_5_n_23 ,\dividend0[16]_i_6_n_23 }));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(\dividend0_reg_n_23_[17] ),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(\dividend0_reg_n_23_[18] ),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(\dividend0_reg_n_23_[19] ),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(\dividend0_reg_n_23_[20] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[20]_i_2 
       (.CI(\dividend0_reg[16]_i_2_n_23 ),
        .CO({\dividend0_reg[20]_i_2_n_23 ,\dividend0_reg[20]_i_2_n_24 ,\dividend0_reg[20]_i_2_n_25 ,\dividend0_reg[20]_i_2_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[20:17]),
        .S({\dividend0[20]_i_3_n_23 ,\dividend0[20]_i_4_n_23 ,\dividend0[20]_i_5_n_23 ,\dividend0[20]_i_6_n_23 }));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(\dividend0_reg_n_23_[21] ),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(\dividend0_reg_n_23_[22] ),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(p_1_in),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dividend0_reg[23]_i_2 
       (.CI(\dividend0_reg[20]_i_2_n_23 ),
        .CO({\NLW_dividend0_reg[23]_i_2_CO_UNCONNECTED [3:2],\dividend0_reg[23]_i_2_n_25 ,\dividend0_reg[23]_i_2_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_dividend0_reg[23]_i_2_O_UNCONNECTED [3],dividend_u0[23:21]}),
        .S({1'b0,\dividend0[23]_i_3_n_23 ,\dividend0[23]_i_4_n_23 ,\dividend0[23]_i_5_n_23 }));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\dividend0_reg_n_23_[8] ),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\dividend0_reg_n_23_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[10]_i_1 
       (.I0(divisor_u0[10]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_23_[10] ),
        .O(divisor_u[10]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[11]_i_1 
       (.I0(divisor_u0[11]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_23_[11] ),
        .O(divisor_u[11]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[12]_i_1 
       (.I0(divisor_u0[12]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_23_[12] ),
        .O(divisor_u[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[12]_i_3 
       (.I0(\divisor0_reg_n_23_[12] ),
        .O(\divisor0[12]_i_3_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[12]_i_4 
       (.I0(\divisor0_reg_n_23_[11] ),
        .O(\divisor0[12]_i_4_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[12]_i_5 
       (.I0(\divisor0_reg_n_23_[10] ),
        .O(\divisor0[12]_i_5_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[12]_i_6 
       (.I0(\divisor0_reg_n_23_[9] ),
        .O(\divisor0[12]_i_6_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[13]_i_1 
       (.I0(divisor_u0[13]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_23_[13] ),
        .O(divisor_u[13]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[14]_i_1 
       (.I0(divisor_u0[14]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_23_[14] ),
        .O(divisor_u[14]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[15]_i_1 
       (.I0(divisor_u0[15]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_23_[15] ),
        .O(divisor_u[15]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \divisor0[16]_i_1 
       (.I0(p_0_in),
        .I1(divisor_u0[16]),
        .O(divisor_u[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[16]_i_3 
       (.I0(p_0_in),
        .O(\divisor0[16]_i_3_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[16]_i_4 
       (.I0(\divisor0_reg_n_23_[15] ),
        .O(\divisor0[16]_i_4_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[16]_i_5 
       (.I0(\divisor0_reg_n_23_[14] ),
        .O(\divisor0[16]_i_5_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[16]_i_6 
       (.I0(\divisor0_reg_n_23_[13] ),
        .O(\divisor0[16]_i_6_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[1]_i_1 
       (.I0(divisor_u0[1]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_23_[1] ),
        .O(divisor_u[1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[2]_i_1 
       (.I0(divisor_u0[2]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_23_[2] ),
        .O(divisor_u[2]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[3]_i_1 
       (.I0(divisor_u0[3]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_23_[3] ),
        .O(divisor_u[3]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[4]_i_1 
       (.I0(divisor_u0[4]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_23_[4] ),
        .O(divisor_u[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[4]_i_3 
       (.I0(\divisor0_reg_n_23_[0] ),
        .O(\divisor0[4]_i_3_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[4]_i_4 
       (.I0(\divisor0_reg_n_23_[4] ),
        .O(\divisor0[4]_i_4_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[4]_i_5 
       (.I0(\divisor0_reg_n_23_[3] ),
        .O(\divisor0[4]_i_5_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[4]_i_6 
       (.I0(\divisor0_reg_n_23_[2] ),
        .O(\divisor0[4]_i_6_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[4]_i_7 
       (.I0(\divisor0_reg_n_23_[1] ),
        .O(\divisor0[4]_i_7_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[5]_i_1 
       (.I0(divisor_u0[5]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_23_[5] ),
        .O(divisor_u[5]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[6]_i_1 
       (.I0(divisor_u0[6]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_23_[6] ),
        .O(divisor_u[6]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[7]_i_1 
       (.I0(divisor_u0[7]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_23_[7] ),
        .O(divisor_u[7]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[8]_i_1 
       (.I0(divisor_u0[8]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_23_[8] ),
        .O(divisor_u[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[8]_i_3 
       (.I0(\divisor0_reg_n_23_[8] ),
        .O(\divisor0[8]_i_3_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[8]_i_4 
       (.I0(\divisor0_reg_n_23_[7] ),
        .O(\divisor0[8]_i_4_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[8]_i_5 
       (.I0(\divisor0_reg_n_23_[6] ),
        .O(\divisor0[8]_i_5_n_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[8]_i_6 
       (.I0(\divisor0_reg_n_23_[5] ),
        .O(\divisor0[8]_i_6_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[9]_i_1 
       (.I0(divisor_u0[9]),
        .I1(p_0_in),
        .I2(\divisor0_reg_n_23_[9] ),
        .O(divisor_u[9]));
  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[16]_0 [0]),
        .Q(\divisor0_reg_n_23_[0] ),
        .R(1'b0));
  FDRE \divisor0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[16]_0 [10]),
        .Q(\divisor0_reg_n_23_[10] ),
        .R(1'b0));
  FDRE \divisor0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[16]_0 [11]),
        .Q(\divisor0_reg_n_23_[11] ),
        .R(1'b0));
  FDRE \divisor0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[16]_0 [12]),
        .Q(\divisor0_reg_n_23_[12] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divisor0_reg[12]_i_2 
       (.CI(\divisor0_reg[8]_i_2_n_23 ),
        .CO({\divisor0_reg[12]_i_2_n_23 ,\divisor0_reg[12]_i_2_n_24 ,\divisor0_reg[12]_i_2_n_25 ,\divisor0_reg[12]_i_2_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(divisor_u0[12:9]),
        .S({\divisor0[12]_i_3_n_23 ,\divisor0[12]_i_4_n_23 ,\divisor0[12]_i_5_n_23 ,\divisor0[12]_i_6_n_23 }));
  FDRE \divisor0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[16]_0 [13]),
        .Q(\divisor0_reg_n_23_[13] ),
        .R(1'b0));
  FDRE \divisor0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[16]_0 [14]),
        .Q(\divisor0_reg_n_23_[14] ),
        .R(1'b0));
  FDRE \divisor0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[16]_0 [15]),
        .Q(\divisor0_reg_n_23_[15] ),
        .R(1'b0));
  FDRE \divisor0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[16]_0 [16]),
        .Q(p_0_in),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divisor0_reg[16]_i_2 
       (.CI(\divisor0_reg[12]_i_2_n_23 ),
        .CO({\NLW_divisor0_reg[16]_i_2_CO_UNCONNECTED [3],\divisor0_reg[16]_i_2_n_24 ,\divisor0_reg[16]_i_2_n_25 ,\divisor0_reg[16]_i_2_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(divisor_u0[16:13]),
        .S({\divisor0[16]_i_3_n_23 ,\divisor0[16]_i_4_n_23 ,\divisor0[16]_i_5_n_23 ,\divisor0[16]_i_6_n_23 }));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[16]_0 [1]),
        .Q(\divisor0_reg_n_23_[1] ),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[16]_0 [2]),
        .Q(\divisor0_reg_n_23_[2] ),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[16]_0 [3]),
        .Q(\divisor0_reg_n_23_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[16]_0 [4]),
        .Q(\divisor0_reg_n_23_[4] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divisor0_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\divisor0_reg[4]_i_2_n_23 ,\divisor0_reg[4]_i_2_n_24 ,\divisor0_reg[4]_i_2_n_25 ,\divisor0_reg[4]_i_2_n_26 }),
        .CYINIT(\divisor0[4]_i_3_n_23 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(divisor_u0[4:1]),
        .S({\divisor0[4]_i_4_n_23 ,\divisor0[4]_i_5_n_23 ,\divisor0[4]_i_6_n_23 ,\divisor0[4]_i_7_n_23 }));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[16]_0 [5]),
        .Q(\divisor0_reg_n_23_[5] ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[16]_0 [6]),
        .Q(\divisor0_reg_n_23_[6] ),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[16]_0 [7]),
        .Q(\divisor0_reg_n_23_[7] ),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[16]_0 [8]),
        .Q(\divisor0_reg_n_23_[8] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divisor0_reg[8]_i_2 
       (.CI(\divisor0_reg[4]_i_2_n_23 ),
        .CO({\divisor0_reg[8]_i_2_n_23 ,\divisor0_reg[8]_i_2_n_24 ,\divisor0_reg[8]_i_2_n_25 ,\divisor0_reg[8]_i_2_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(divisor_u0[8:5]),
        .S({\divisor0[8]_i_3_n_23 ,\divisor0[8]_i_4_n_23 ,\divisor0[8]_i_5_n_23 ,\divisor0[8]_i_6_n_23 }));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[16]_0 [9]),
        .Q(\divisor0_reg_n_23_[9] ),
        .R(1'b0));
  design_1_nnlayer_0_0_nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u
       (.D({dividend_u,\dividend0_reg_n_23_[8] }),
        .E(done0),
        .O63({nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_24,nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_25,nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_26,nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_27,nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_28,nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_29,nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_30,nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_31,nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_32,nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_33,nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_34,nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_35,nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_36,nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_37,nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_38,nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_39}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\divisor0_reg[16]_0 ({divisor_u,\divisor0_reg_n_23_[0] }),
        .p_0_in(p_0_in),
        .p_1_in(p_1_in),
        .\r_stage_reg[0]_0 (start0),
        .\r_stage_reg[24]_0 (\r_stage_reg[24] ));
  FDRE \quot_reg[10] 
       (.C(ap_clk),
        .CE(done0),
        .D(nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_30),
        .Q(grp_fu_1065_p2[10]),
        .R(1'b0));
  FDRE \quot_reg[11] 
       (.C(ap_clk),
        .CE(done0),
        .D(nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_29),
        .Q(grp_fu_1065_p2[11]),
        .R(1'b0));
  FDRE \quot_reg[12] 
       (.C(ap_clk),
        .CE(done0),
        .D(nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_28),
        .Q(grp_fu_1065_p2[12]),
        .R(1'b0));
  FDRE \quot_reg[13] 
       (.C(ap_clk),
        .CE(done0),
        .D(nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_27),
        .Q(grp_fu_1065_p2[13]),
        .R(1'b0));
  FDRE \quot_reg[14] 
       (.C(ap_clk),
        .CE(done0),
        .D(nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_26),
        .Q(grp_fu_1065_p2[14]),
        .R(1'b0));
  FDRE \quot_reg[15] 
       (.C(ap_clk),
        .CE(done0),
        .D(nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_25),
        .Q(grp_fu_1065_p2[15]),
        .R(1'b0));
  FDRE \quot_reg[16] 
       (.C(ap_clk),
        .CE(done0),
        .D(nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_24),
        .Q(grp_fu_1065_p2[16]),
        .R(1'b0));
  FDRE \quot_reg[1] 
       (.C(ap_clk),
        .CE(done0),
        .D(nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_39),
        .Q(D[0]),
        .R(1'b0));
  FDRE \quot_reg[2] 
       (.C(ap_clk),
        .CE(done0),
        .D(nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_38),
        .Q(D[1]),
        .R(1'b0));
  FDRE \quot_reg[3] 
       (.C(ap_clk),
        .CE(done0),
        .D(nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_37),
        .Q(D[2]),
        .R(1'b0));
  FDRE \quot_reg[4] 
       (.C(ap_clk),
        .CE(done0),
        .D(nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_36),
        .Q(D[3]),
        .R(1'b0));
  FDRE \quot_reg[5] 
       (.C(ap_clk),
        .CE(done0),
        .D(nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_35),
        .Q(D[4]),
        .R(1'b0));
  FDRE \quot_reg[6] 
       (.C(ap_clk),
        .CE(done0),
        .D(nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_34),
        .Q(D[5]),
        .R(1'b0));
  FDRE \quot_reg[7] 
       (.C(ap_clk),
        .CE(done0),
        .D(nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_33),
        .Q(grp_fu_1065_p2[7]),
        .R(1'b0));
  FDRE \quot_reg[8] 
       (.C(ap_clk),
        .CE(done0),
        .D(nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_32),
        .Q(grp_fu_1065_p2[8]),
        .R(1'b0));
  FDRE \quot_reg[9] 
       (.C(ap_clk),
        .CE(done0),
        .D(nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u_n_31),
        .Q(grp_fu_1065_p2[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    start0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start0_reg_0),
        .Q(start0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln717_1_reg_1523[9]_i_2 
       (.I0(grp_fu_1065_p2[8]),
        .O(\trunc_ln717_1_reg_1523[9]_i_2_n_23 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln717_1_reg_1523_reg[13]_i_1 
       (.CI(\trunc_ln717_1_reg_1523_reg[9]_i_1_n_23 ),
        .CO({\trunc_ln717_1_reg_1523_reg[13]_i_1_n_23 ,\trunc_ln717_1_reg_1523_reg[13]_i_1_n_24 ,\trunc_ln717_1_reg_1523_reg[13]_i_1_n_25 ,\trunc_ln717_1_reg_1523_reg[13]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[13:10]),
        .S(grp_fu_1065_p2[14:11]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln717_1_reg_1523_reg[15]_i_1 
       (.CI(\trunc_ln717_1_reg_1523_reg[13]_i_1_n_23 ),
        .CO({\NLW_trunc_ln717_1_reg_1523_reg[15]_i_1_CO_UNCONNECTED [3:1],\trunc_ln717_1_reg_1523_reg[15]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_trunc_ln717_1_reg_1523_reg[15]_i_1_O_UNCONNECTED [3:2],D[15:14]}),
        .S({1'b0,1'b0,grp_fu_1065_p2[16:15]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln717_1_reg_1523_reg[9]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln717_1_reg_1523_reg[9]_i_1_n_23 ,\trunc_ln717_1_reg_1523_reg[9]_i_1_n_24 ,\trunc_ln717_1_reg_1523_reg[9]_i_1_n_25 ,\trunc_ln717_1_reg_1523_reg[9]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,grp_fu_1065_p2[8],1'b0}),
        .O(D[9:6]),
        .S({grp_fu_1065_p2[10:9],\trunc_ln717_1_reg_1523[9]_i_2_n_23 ,grp_fu_1065_p2[7]}));
endmodule

(* ORIG_REF_NAME = "nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq" *) 
module design_1_nnlayer_0_0_nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq
   (E,
    O63,
    ap_clk,
    \r_stage_reg[24]_0 ,
    ap_rst_n_inv,
    \r_stage_reg[0]_0 ,
    p_0_in,
    p_1_in,
    D,
    \divisor0_reg[16]_0 );
  output [0:0]E;
  output [15:0]O63;
  input ap_clk;
  input \r_stage_reg[24]_0 ;
  input ap_rst_n_inv;
  input [0:0]\r_stage_reg[0]_0 ;
  input p_0_in;
  input p_1_in;
  input [15:0]D;
  input [16:0]\divisor0_reg[16]_0 ;

  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]O63;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire cal_tmp_carry__0_i_5__0_n_23;
  wire cal_tmp_carry__0_i_6__0_n_23;
  wire cal_tmp_carry__0_i_7__0_n_23;
  wire cal_tmp_carry__0_i_8__0_n_23;
  wire cal_tmp_carry__0_n_23;
  wire cal_tmp_carry__0_n_24;
  wire cal_tmp_carry__0_n_25;
  wire cal_tmp_carry__0_n_26;
  wire cal_tmp_carry__0_n_27;
  wire cal_tmp_carry__0_n_28;
  wire cal_tmp_carry__0_n_29;
  wire cal_tmp_carry__0_n_30;
  wire cal_tmp_carry__1_i_5_n_23;
  wire cal_tmp_carry__1_i_6_n_23;
  wire cal_tmp_carry__1_i_7_n_23;
  wire cal_tmp_carry__1_i_8_n_23;
  wire cal_tmp_carry__1_n_23;
  wire cal_tmp_carry__1_n_24;
  wire cal_tmp_carry__1_n_25;
  wire cal_tmp_carry__1_n_26;
  wire cal_tmp_carry__1_n_27;
  wire cal_tmp_carry__1_n_28;
  wire cal_tmp_carry__1_n_29;
  wire cal_tmp_carry__1_n_30;
  wire cal_tmp_carry__2_i_5_n_23;
  wire cal_tmp_carry__2_i_6_n_23;
  wire cal_tmp_carry__2_i_7_n_23;
  wire cal_tmp_carry__2_i_8_n_23;
  wire cal_tmp_carry__2_n_23;
  wire cal_tmp_carry__2_n_24;
  wire cal_tmp_carry__2_n_25;
  wire cal_tmp_carry__2_n_26;
  wire cal_tmp_carry__2_n_27;
  wire cal_tmp_carry__2_n_28;
  wire cal_tmp_carry__2_n_29;
  wire cal_tmp_carry__2_n_30;
  wire cal_tmp_carry__3_i_2__0_n_23;
  wire cal_tmp_carry__3_i_3__0_n_23;
  wire cal_tmp_carry__3_i_4__0_n_23;
  wire cal_tmp_carry__3_i_5__0_n_23;
  wire cal_tmp_carry__3_n_23;
  wire cal_tmp_carry__3_n_24;
  wire cal_tmp_carry__3_n_25;
  wire cal_tmp_carry__3_n_26;
  wire cal_tmp_carry__3_n_27;
  wire cal_tmp_carry__3_n_28;
  wire cal_tmp_carry__3_n_29;
  wire cal_tmp_carry__3_n_30;
  wire cal_tmp_carry__4_i_1__0_n_23;
  wire cal_tmp_carry__4_i_2__0_n_23;
  wire cal_tmp_carry__4_i_3__0_n_23;
  wire cal_tmp_carry__4_i_4__0_n_23;
  wire cal_tmp_carry__4_n_24;
  wire cal_tmp_carry__4_n_25;
  wire cal_tmp_carry__4_n_26;
  wire cal_tmp_carry__4_n_28;
  wire cal_tmp_carry__4_n_29;
  wire cal_tmp_carry__4_n_30;
  wire cal_tmp_carry_i_5__0_n_23;
  wire cal_tmp_carry_i_6__0_n_23;
  wire cal_tmp_carry_i_7__0_n_23;
  wire cal_tmp_carry_i_8_n_23;
  wire cal_tmp_carry_n_23;
  wire cal_tmp_carry_n_24;
  wire cal_tmp_carry_n_25;
  wire cal_tmp_carry_n_26;
  wire cal_tmp_carry_n_27;
  wire cal_tmp_carry_n_28;
  wire cal_tmp_carry_n_29;
  wire cal_tmp_carry_n_30;
  wire \dividend0_reg_n_23_[10] ;
  wire \dividend0_reg_n_23_[11] ;
  wire \dividend0_reg_n_23_[12] ;
  wire \dividend0_reg_n_23_[13] ;
  wire \dividend0_reg_n_23_[14] ;
  wire \dividend0_reg_n_23_[15] ;
  wire \dividend0_reg_n_23_[16] ;
  wire \dividend0_reg_n_23_[17] ;
  wire \dividend0_reg_n_23_[18] ;
  wire \dividend0_reg_n_23_[19] ;
  wire \dividend0_reg_n_23_[20] ;
  wire \dividend0_reg_n_23_[21] ;
  wire \dividend0_reg_n_23_[22] ;
  wire \dividend0_reg_n_23_[23] ;
  wire \dividend0_reg_n_23_[8] ;
  wire \dividend0_reg_n_23_[9] ;
  wire [23:0]dividend_tmp;
  wire \dividend_tmp[10]_i_1_n_23 ;
  wire \dividend_tmp[11]_i_1_n_23 ;
  wire \dividend_tmp[12]_i_1_n_23 ;
  wire \dividend_tmp[13]_i_1_n_23 ;
  wire \dividend_tmp[14]_i_1_n_23 ;
  wire \dividend_tmp[15]_i_1_n_23 ;
  wire \dividend_tmp[16]_i_1_n_23 ;
  wire \dividend_tmp[17]_i_1_n_23 ;
  wire \dividend_tmp[18]_i_1_n_23 ;
  wire \dividend_tmp[19]_i_1_n_23 ;
  wire \dividend_tmp[1]_i_1__1_n_23 ;
  wire \dividend_tmp[20]_i_1_n_23 ;
  wire \dividend_tmp[21]_i_1_n_23 ;
  wire \dividend_tmp[22]_i_1_n_23 ;
  wire \dividend_tmp[23]_i_1_n_23 ;
  wire \dividend_tmp[2]_i_1__1_n_23 ;
  wire \dividend_tmp[3]_i_1__1_n_23 ;
  wire \dividend_tmp[4]_i_1__1_n_23 ;
  wire \dividend_tmp[5]_i_1__1_n_23 ;
  wire \dividend_tmp[6]_i_1__1_n_23 ;
  wire \dividend_tmp[7]_i_1__1_n_23 ;
  wire \dividend_tmp[8]_i_1__1_n_23 ;
  wire \dividend_tmp[9]_i_1_n_23 ;
  wire [16:0]\divisor0_reg[16]_0 ;
  wire \divisor0_reg_n_23_[0] ;
  wire \divisor0_reg_n_23_[10] ;
  wire \divisor0_reg_n_23_[11] ;
  wire \divisor0_reg_n_23_[12] ;
  wire \divisor0_reg_n_23_[13] ;
  wire \divisor0_reg_n_23_[14] ;
  wire \divisor0_reg_n_23_[15] ;
  wire \divisor0_reg_n_23_[16] ;
  wire \divisor0_reg_n_23_[1] ;
  wire \divisor0_reg_n_23_[2] ;
  wire \divisor0_reg_n_23_[3] ;
  wire \divisor0_reg_n_23_[4] ;
  wire \divisor0_reg_n_23_[5] ;
  wire \divisor0_reg_n_23_[6] ;
  wire \divisor0_reg_n_23_[7] ;
  wire \divisor0_reg_n_23_[8] ;
  wire \divisor0_reg_n_23_[9] ;
  wire p_0_in;
  wire p_0_in_0;
  wire p_1_in;
  wire p_1_in0;
  wire [0:0]p_2_out;
  wire p_2_out0;
  wire \quot[11]_i_2_n_23 ;
  wire \quot[11]_i_3_n_23 ;
  wire \quot[11]_i_4_n_23 ;
  wire \quot[11]_i_5_n_23 ;
  wire \quot[15]_i_2_n_23 ;
  wire \quot[15]_i_3_n_23 ;
  wire \quot[15]_i_4_n_23 ;
  wire \quot[15]_i_5_n_23 ;
  wire \quot[16]_i_2_n_23 ;
  wire \quot[3]_i_2_n_23 ;
  wire \quot[3]_i_3_n_23 ;
  wire \quot[3]_i_4_n_23 ;
  wire \quot[3]_i_5_n_23 ;
  wire \quot[7]_i_2_n_23 ;
  wire \quot[7]_i_3_n_23 ;
  wire \quot[7]_i_4_n_23 ;
  wire \quot[7]_i_5_n_23 ;
  wire \quot_reg[11]_i_1_n_23 ;
  wire \quot_reg[11]_i_1_n_24 ;
  wire \quot_reg[11]_i_1_n_25 ;
  wire \quot_reg[11]_i_1_n_26 ;
  wire \quot_reg[15]_i_1_n_23 ;
  wire \quot_reg[15]_i_1_n_24 ;
  wire \quot_reg[15]_i_1_n_25 ;
  wire \quot_reg[15]_i_1_n_26 ;
  wire \quot_reg[3]_i_1_n_23 ;
  wire \quot_reg[3]_i_1_n_24 ;
  wire \quot_reg[3]_i_1_n_25 ;
  wire \quot_reg[3]_i_1_n_26 ;
  wire \quot_reg[7]_i_1_n_23 ;
  wire \quot_reg[7]_i_1_n_24 ;
  wire \quot_reg[7]_i_1_n_25 ;
  wire \quot_reg[7]_i_1_n_26 ;
  wire [0:0]\r_stage_reg[0]_0 ;
  wire \r_stage_reg[22]_srl22___udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_20_n_23 ;
  wire \r_stage_reg[23]_udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_21_n_23 ;
  wire \r_stage_reg[24]_0 ;
  wire r_stage_reg_gate_n_23;
  wire \r_stage_reg_n_23_[0] ;
  wire [22:0]remd_tmp;
  wire \remd_tmp[0]_i_1_n_23 ;
  wire \remd_tmp[10]_i_1_n_23 ;
  wire \remd_tmp[11]_i_1_n_23 ;
  wire \remd_tmp[12]_i_1_n_23 ;
  wire \remd_tmp[13]_i_1_n_23 ;
  wire \remd_tmp[14]_i_1_n_23 ;
  wire \remd_tmp[15]_i_1_n_23 ;
  wire \remd_tmp[16]_i_1_n_23 ;
  wire \remd_tmp[17]_i_1_n_23 ;
  wire \remd_tmp[18]_i_1_n_23 ;
  wire \remd_tmp[19]_i_1_n_23 ;
  wire \remd_tmp[1]_i_1_n_23 ;
  wire \remd_tmp[20]_i_1_n_23 ;
  wire \remd_tmp[21]_i_1_n_23 ;
  wire \remd_tmp[22]_i_1_n_23 ;
  wire \remd_tmp[2]_i_1_n_23 ;
  wire \remd_tmp[3]_i_1_n_23 ;
  wire \remd_tmp[4]_i_1_n_23 ;
  wire \remd_tmp[5]_i_1_n_23 ;
  wire \remd_tmp[6]_i_1_n_23 ;
  wire \remd_tmp[7]_i_1_n_23 ;
  wire \remd_tmp[8]_i_1_n_23 ;
  wire \remd_tmp[9]_i_1_n_23 ;
  wire [15:0]remd_tmp_mux;
  wire [1:1]sign_i;
  wire [3:3]NLW_cal_tmp_carry__4_O_UNCONNECTED;
  wire [3:0]NLW_cal_tmp_carry__5_CO_UNCONNECTED;
  wire [3:1]NLW_cal_tmp_carry__5_O_UNCONNECTED;
  wire [3:0]\NLW_quot_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_quot_reg[16]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_quot_reg[3]_i_1_O_UNCONNECTED ;
  wire \NLW_r_stage_reg[22]_srl22___udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_20_Q31_UNCONNECTED ;

  CARRY4 cal_tmp_carry
       (.CI(1'b0),
        .CO({cal_tmp_carry_n_23,cal_tmp_carry_n_24,cal_tmp_carry_n_25,cal_tmp_carry_n_26}),
        .CYINIT(1'b1),
        .DI({remd_tmp_mux[2:0],p_1_in0}),
        .O({cal_tmp_carry_n_27,cal_tmp_carry_n_28,cal_tmp_carry_n_29,cal_tmp_carry_n_30}),
        .S({cal_tmp_carry_i_5__0_n_23,cal_tmp_carry_i_6__0_n_23,cal_tmp_carry_i_7__0_n_23,cal_tmp_carry_i_8_n_23}));
  CARRY4 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_23),
        .CO({cal_tmp_carry__0_n_23,cal_tmp_carry__0_n_24,cal_tmp_carry__0_n_25,cal_tmp_carry__0_n_26}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[6:3]),
        .O({cal_tmp_carry__0_n_27,cal_tmp_carry__0_n_28,cal_tmp_carry__0_n_29,cal_tmp_carry__0_n_30}),
        .S({cal_tmp_carry__0_i_5__0_n_23,cal_tmp_carry__0_i_6__0_n_23,cal_tmp_carry__0_i_7__0_n_23,cal_tmp_carry__0_i_8__0_n_23}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1
       (.I0(remd_tmp[6]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(remd_tmp_mux[6]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_2
       (.I0(remd_tmp[5]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(remd_tmp_mux[5]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_3
       (.I0(remd_tmp[4]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(remd_tmp_mux[4]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_4
       (.I0(remd_tmp[3]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(remd_tmp_mux[3]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_5__0
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[6]),
        .I2(\divisor0_reg_n_23_[7] ),
        .O(cal_tmp_carry__0_i_5__0_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_6__0
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[5]),
        .I2(\divisor0_reg_n_23_[6] ),
        .O(cal_tmp_carry__0_i_6__0_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_7__0
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[4]),
        .I2(\divisor0_reg_n_23_[5] ),
        .O(cal_tmp_carry__0_i_7__0_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_8__0
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[3]),
        .I2(\divisor0_reg_n_23_[4] ),
        .O(cal_tmp_carry__0_i_8__0_n_23));
  CARRY4 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_23),
        .CO({cal_tmp_carry__1_n_23,cal_tmp_carry__1_n_24,cal_tmp_carry__1_n_25,cal_tmp_carry__1_n_26}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[10:7]),
        .O({cal_tmp_carry__1_n_27,cal_tmp_carry__1_n_28,cal_tmp_carry__1_n_29,cal_tmp_carry__1_n_30}),
        .S({cal_tmp_carry__1_i_5_n_23,cal_tmp_carry__1_i_6_n_23,cal_tmp_carry__1_i_7_n_23,cal_tmp_carry__1_i_8_n_23}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_1
       (.I0(remd_tmp[10]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(remd_tmp_mux[10]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_2
       (.I0(remd_tmp[9]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(remd_tmp_mux[9]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_3
       (.I0(remd_tmp[8]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(remd_tmp_mux[8]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_4
       (.I0(remd_tmp[7]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(remd_tmp_mux[7]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_5
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[10]),
        .I2(\divisor0_reg_n_23_[11] ),
        .O(cal_tmp_carry__1_i_5_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_6
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[9]),
        .I2(\divisor0_reg_n_23_[10] ),
        .O(cal_tmp_carry__1_i_6_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_7
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[8]),
        .I2(\divisor0_reg_n_23_[9] ),
        .O(cal_tmp_carry__1_i_7_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_8
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[7]),
        .I2(\divisor0_reg_n_23_[8] ),
        .O(cal_tmp_carry__1_i_8_n_23));
  CARRY4 cal_tmp_carry__2
       (.CI(cal_tmp_carry__1_n_23),
        .CO({cal_tmp_carry__2_n_23,cal_tmp_carry__2_n_24,cal_tmp_carry__2_n_25,cal_tmp_carry__2_n_26}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[14:11]),
        .O({cal_tmp_carry__2_n_27,cal_tmp_carry__2_n_28,cal_tmp_carry__2_n_29,cal_tmp_carry__2_n_30}),
        .S({cal_tmp_carry__2_i_5_n_23,cal_tmp_carry__2_i_6_n_23,cal_tmp_carry__2_i_7_n_23,cal_tmp_carry__2_i_8_n_23}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_1
       (.I0(remd_tmp[14]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(remd_tmp_mux[14]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_2
       (.I0(remd_tmp[13]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(remd_tmp_mux[13]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_3
       (.I0(remd_tmp[12]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(remd_tmp_mux[12]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_4
       (.I0(remd_tmp[11]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(remd_tmp_mux[11]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_5
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[14]),
        .I2(\divisor0_reg_n_23_[15] ),
        .O(cal_tmp_carry__2_i_5_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_6
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[13]),
        .I2(\divisor0_reg_n_23_[14] ),
        .O(cal_tmp_carry__2_i_6_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_7
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[12]),
        .I2(\divisor0_reg_n_23_[13] ),
        .O(cal_tmp_carry__2_i_7_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_8
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[11]),
        .I2(\divisor0_reg_n_23_[12] ),
        .O(cal_tmp_carry__2_i_8_n_23));
  CARRY4 cal_tmp_carry__3
       (.CI(cal_tmp_carry__2_n_23),
        .CO({cal_tmp_carry__3_n_23,cal_tmp_carry__3_n_24,cal_tmp_carry__3_n_25,cal_tmp_carry__3_n_26}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,remd_tmp_mux[15]}),
        .O({cal_tmp_carry__3_n_27,cal_tmp_carry__3_n_28,cal_tmp_carry__3_n_29,cal_tmp_carry__3_n_30}),
        .S({cal_tmp_carry__3_i_2__0_n_23,cal_tmp_carry__3_i_3__0_n_23,cal_tmp_carry__3_i_4__0_n_23,cal_tmp_carry__3_i_5__0_n_23}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__3_i_1
       (.I0(remd_tmp[15]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(remd_tmp_mux[15]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_2__0
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[18]),
        .O(cal_tmp_carry__3_i_2__0_n_23));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_3__0
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[17]),
        .O(cal_tmp_carry__3_i_3__0_n_23));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_4__0
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[16]),
        .O(cal_tmp_carry__3_i_4__0_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__3_i_5__0
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[15]),
        .I2(\divisor0_reg_n_23_[16] ),
        .O(cal_tmp_carry__3_i_5__0_n_23));
  CARRY4 cal_tmp_carry__4
       (.CI(cal_tmp_carry__3_n_23),
        .CO({p_2_out,cal_tmp_carry__4_n_24,cal_tmp_carry__4_n_25,cal_tmp_carry__4_n_26}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({NLW_cal_tmp_carry__4_O_UNCONNECTED[3],cal_tmp_carry__4_n_28,cal_tmp_carry__4_n_29,cal_tmp_carry__4_n_30}),
        .S({cal_tmp_carry__4_i_1__0_n_23,cal_tmp_carry__4_i_2__0_n_23,cal_tmp_carry__4_i_3__0_n_23,cal_tmp_carry__4_i_4__0_n_23}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_1__0
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[22]),
        .O(cal_tmp_carry__4_i_1__0_n_23));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_2__0
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[21]),
        .O(cal_tmp_carry__4_i_2__0_n_23));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_3__0
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[20]),
        .O(cal_tmp_carry__4_i_3__0_n_23));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_4__0
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[19]),
        .O(cal_tmp_carry__4_i_4__0_n_23));
  CARRY4 cal_tmp_carry__5
       (.CI(p_2_out),
        .CO(NLW_cal_tmp_carry__5_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_cal_tmp_carry__5_O_UNCONNECTED[3:1],p_0_in_0}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1
       (.I0(remd_tmp[2]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(remd_tmp_mux[2]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_2
       (.I0(remd_tmp[1]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(remd_tmp_mux[1]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_3
       (.I0(remd_tmp[0]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(remd_tmp_mux[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    cal_tmp_carry_i_4
       (.I0(\dividend0_reg_n_23_[23] ),
        .I1(dividend_tmp[23]),
        .I2(\r_stage_reg_n_23_[0] ),
        .O(p_1_in0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_5__0
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[2]),
        .I2(\divisor0_reg_n_23_[3] ),
        .O(cal_tmp_carry_i_5__0_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_6__0
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[1]),
        .I2(\divisor0_reg_n_23_[2] ),
        .O(cal_tmp_carry_i_6__0_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_7__0
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[0]),
        .I2(\divisor0_reg_n_23_[1] ),
        .O(cal_tmp_carry_i_7__0_n_23));
  LUT4 #(
    .INIT(16'hE41B)) 
    cal_tmp_carry_i_8
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(dividend_tmp[23]),
        .I2(\dividend0_reg_n_23_[23] ),
        .I3(\divisor0_reg_n_23_[0] ),
        .O(cal_tmp_carry_i_8_n_23));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(D[2]),
        .Q(\dividend0_reg_n_23_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(D[3]),
        .Q(\dividend0_reg_n_23_[11] ),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(D[4]),
        .Q(\dividend0_reg_n_23_[12] ),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(D[5]),
        .Q(\dividend0_reg_n_23_[13] ),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(D[6]),
        .Q(\dividend0_reg_n_23_[14] ),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(D[7]),
        .Q(\dividend0_reg_n_23_[15] ),
        .R(1'b0));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(D[8]),
        .Q(\dividend0_reg_n_23_[16] ),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(D[9]),
        .Q(\dividend0_reg_n_23_[17] ),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(D[10]),
        .Q(\dividend0_reg_n_23_[18] ),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(D[11]),
        .Q(\dividend0_reg_n_23_[19] ),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(D[12]),
        .Q(\dividend0_reg_n_23_[20] ),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(D[13]),
        .Q(\dividend0_reg_n_23_[21] ),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(D[14]),
        .Q(\dividend0_reg_n_23_[22] ),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(D[15]),
        .Q(\dividend0_reg_n_23_[23] ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(D[0]),
        .Q(\dividend0_reg_n_23_[8] ),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(D[1]),
        .Q(\dividend0_reg_n_23_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[10]_i_1 
       (.I0(\dividend0_reg_n_23_[9] ),
        .I1(dividend_tmp[9]),
        .I2(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[10]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[11]_i_1 
       (.I0(\dividend0_reg_n_23_[10] ),
        .I1(dividend_tmp[10]),
        .I2(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[11]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[12]_i_1 
       (.I0(\dividend0_reg_n_23_[11] ),
        .I1(dividend_tmp[11]),
        .I2(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[12]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[13]_i_1 
       (.I0(\dividend0_reg_n_23_[12] ),
        .I1(dividend_tmp[12]),
        .I2(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[13]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[14]_i_1 
       (.I0(\dividend0_reg_n_23_[13] ),
        .I1(dividend_tmp[13]),
        .I2(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[14]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[15]_i_1 
       (.I0(\dividend0_reg_n_23_[14] ),
        .I1(dividend_tmp[14]),
        .I2(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[15]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[16]_i_1 
       (.I0(\dividend0_reg_n_23_[15] ),
        .I1(dividend_tmp[15]),
        .I2(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[16]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[17]_i_1 
       (.I0(\dividend0_reg_n_23_[16] ),
        .I1(dividend_tmp[16]),
        .I2(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[17]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[18]_i_1 
       (.I0(\dividend0_reg_n_23_[17] ),
        .I1(dividend_tmp[17]),
        .I2(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[18]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[19]_i_1 
       (.I0(\dividend0_reg_n_23_[18] ),
        .I1(dividend_tmp[18]),
        .I2(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[19]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[1]_i_1__1 
       (.I0(dividend_tmp[0]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[1]_i_1__1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[20]_i_1 
       (.I0(\dividend0_reg_n_23_[19] ),
        .I1(dividend_tmp[19]),
        .I2(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[20]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[21]_i_1 
       (.I0(\dividend0_reg_n_23_[20] ),
        .I1(dividend_tmp[20]),
        .I2(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[21]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[22]_i_1 
       (.I0(\dividend0_reg_n_23_[21] ),
        .I1(dividend_tmp[21]),
        .I2(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[22]_i_1_n_23 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[23]_i_1 
       (.I0(\dividend0_reg_n_23_[22] ),
        .I1(dividend_tmp[22]),
        .I2(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[23]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[2]_i_1__1 
       (.I0(dividend_tmp[1]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[2]_i_1__1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[3]_i_1__1 
       (.I0(dividend_tmp[2]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[3]_i_1__1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[4]_i_1__1 
       (.I0(dividend_tmp[3]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[4]_i_1__1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[5]_i_1__1 
       (.I0(dividend_tmp[4]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[5]_i_1__1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[6]_i_1__1 
       (.I0(dividend_tmp[5]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[6]_i_1__1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[7]_i_1__1 
       (.I0(dividend_tmp[6]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[7]_i_1__1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[8]_i_1__1 
       (.I0(dividend_tmp[7]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[8]_i_1__1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[9]_i_1 
       (.I0(\dividend0_reg_n_23_[8] ),
        .I1(dividend_tmp[8]),
        .I2(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[9]_i_1_n_23 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(dividend_tmp[0]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1_n_23 ),
        .Q(dividend_tmp[10]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1_n_23 ),
        .Q(dividend_tmp[11]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[12]_i_1_n_23 ),
        .Q(dividend_tmp[12]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[13]_i_1_n_23 ),
        .Q(dividend_tmp[13]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[14]_i_1_n_23 ),
        .Q(dividend_tmp[14]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[15]_i_1_n_23 ),
        .Q(dividend_tmp[15]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[16]_i_1_n_23 ),
        .Q(dividend_tmp[16]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[17]_i_1_n_23 ),
        .Q(dividend_tmp[17]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[18]_i_1_n_23 ),
        .Q(dividend_tmp[18]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[19]_i_1_n_23 ),
        .Q(dividend_tmp[19]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1__1_n_23 ),
        .Q(dividend_tmp[1]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[20]_i_1_n_23 ),
        .Q(dividend_tmp[20]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[21]_i_1_n_23 ),
        .Q(dividend_tmp[21]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[22]_i_1_n_23 ),
        .Q(dividend_tmp[22]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[23]_i_1_n_23 ),
        .Q(dividend_tmp[23]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1__1_n_23 ),
        .Q(dividend_tmp[2]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1__1_n_23 ),
        .Q(dividend_tmp[3]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1__1_n_23 ),
        .Q(dividend_tmp[4]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1__1_n_23 ),
        .Q(dividend_tmp[5]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1__1_n_23 ),
        .Q(dividend_tmp[6]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1__1_n_23 ),
        .Q(dividend_tmp[7]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1__1_n_23 ),
        .Q(dividend_tmp[8]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1_n_23 ),
        .Q(dividend_tmp[9]),
        .R(1'b0));
  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[16]_0 [0]),
        .Q(\divisor0_reg_n_23_[0] ),
        .R(1'b0));
  FDRE \divisor0_reg[10] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[16]_0 [10]),
        .Q(\divisor0_reg_n_23_[10] ),
        .R(1'b0));
  FDRE \divisor0_reg[11] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[16]_0 [11]),
        .Q(\divisor0_reg_n_23_[11] ),
        .R(1'b0));
  FDRE \divisor0_reg[12] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[16]_0 [12]),
        .Q(\divisor0_reg_n_23_[12] ),
        .R(1'b0));
  FDRE \divisor0_reg[13] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[16]_0 [13]),
        .Q(\divisor0_reg_n_23_[13] ),
        .R(1'b0));
  FDRE \divisor0_reg[14] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[16]_0 [14]),
        .Q(\divisor0_reg_n_23_[14] ),
        .R(1'b0));
  FDRE \divisor0_reg[15] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[16]_0 [15]),
        .Q(\divisor0_reg_n_23_[15] ),
        .R(1'b0));
  FDRE \divisor0_reg[16] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[16]_0 [16]),
        .Q(\divisor0_reg_n_23_[16] ),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[16]_0 [1]),
        .Q(\divisor0_reg_n_23_[1] ),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[16]_0 [2]),
        .Q(\divisor0_reg_n_23_[2] ),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[16]_0 [3]),
        .Q(\divisor0_reg_n_23_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[16]_0 [4]),
        .Q(\divisor0_reg_n_23_[4] ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[16]_0 [5]),
        .Q(\divisor0_reg_n_23_[5] ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[16]_0 [6]),
        .Q(\divisor0_reg_n_23_[6] ),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[16]_0 [7]),
        .Q(\divisor0_reg_n_23_[7] ),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[16]_0 [8]),
        .Q(\divisor0_reg_n_23_[8] ),
        .R(1'b0));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[16]_0 [9]),
        .Q(\divisor0_reg_n_23_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[11]_i_2 
       (.I0(p_2_out0),
        .I1(dividend_tmp[11]),
        .O(\quot[11]_i_2_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[11]_i_3 
       (.I0(p_2_out0),
        .I1(dividend_tmp[10]),
        .O(\quot[11]_i_3_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[11]_i_4 
       (.I0(p_2_out0),
        .I1(dividend_tmp[9]),
        .O(\quot[11]_i_4_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[11]_i_5 
       (.I0(p_2_out0),
        .I1(dividend_tmp[8]),
        .O(\quot[11]_i_5_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[15]_i_2 
       (.I0(p_2_out0),
        .I1(dividend_tmp[15]),
        .O(\quot[15]_i_2_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[15]_i_3 
       (.I0(p_2_out0),
        .I1(dividend_tmp[14]),
        .O(\quot[15]_i_3_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[15]_i_4 
       (.I0(p_2_out0),
        .I1(dividend_tmp[13]),
        .O(\quot[15]_i_4_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[15]_i_5 
       (.I0(p_2_out0),
        .I1(dividend_tmp[12]),
        .O(\quot[15]_i_5_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[16]_i_2 
       (.I0(p_2_out0),
        .I1(dividend_tmp[16]),
        .O(\quot[16]_i_2_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[3]_i_2 
       (.I0(p_2_out0),
        .I1(dividend_tmp[3]),
        .O(\quot[3]_i_2_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[3]_i_3 
       (.I0(p_2_out0),
        .I1(dividend_tmp[2]),
        .O(\quot[3]_i_3_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[3]_i_4 
       (.I0(p_2_out0),
        .I1(dividend_tmp[1]),
        .O(\quot[3]_i_4_n_23 ));
  LUT1 #(
    .INIT(2'h2)) 
    \quot[3]_i_5 
       (.I0(dividend_tmp[0]),
        .O(\quot[3]_i_5_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[7]_i_2 
       (.I0(p_2_out0),
        .I1(dividend_tmp[7]),
        .O(\quot[7]_i_2_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[7]_i_3 
       (.I0(p_2_out0),
        .I1(dividend_tmp[6]),
        .O(\quot[7]_i_3_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[7]_i_4 
       (.I0(p_2_out0),
        .I1(dividend_tmp[5]),
        .O(\quot[7]_i_4_n_23 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[7]_i_5 
       (.I0(p_2_out0),
        .I1(dividend_tmp[4]),
        .O(\quot[7]_i_5_n_23 ));
  CARRY4 \quot_reg[11]_i_1 
       (.CI(\quot_reg[7]_i_1_n_23 ),
        .CO({\quot_reg[11]_i_1_n_23 ,\quot_reg[11]_i_1_n_24 ,\quot_reg[11]_i_1_n_25 ,\quot_reg[11]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O63[10:7]),
        .S({\quot[11]_i_2_n_23 ,\quot[11]_i_3_n_23 ,\quot[11]_i_4_n_23 ,\quot[11]_i_5_n_23 }));
  CARRY4 \quot_reg[15]_i_1 
       (.CI(\quot_reg[11]_i_1_n_23 ),
        .CO({\quot_reg[15]_i_1_n_23 ,\quot_reg[15]_i_1_n_24 ,\quot_reg[15]_i_1_n_25 ,\quot_reg[15]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O63[14:11]),
        .S({\quot[15]_i_2_n_23 ,\quot[15]_i_3_n_23 ,\quot[15]_i_4_n_23 ,\quot[15]_i_5_n_23 }));
  CARRY4 \quot_reg[16]_i_1 
       (.CI(\quot_reg[15]_i_1_n_23 ),
        .CO(\NLW_quot_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_quot_reg[16]_i_1_O_UNCONNECTED [3:1],O63[15]}),
        .S({1'b0,1'b0,1'b0,\quot[16]_i_2_n_23 }));
  CARRY4 \quot_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\quot_reg[3]_i_1_n_23 ,\quot_reg[3]_i_1_n_24 ,\quot_reg[3]_i_1_n_25 ,\quot_reg[3]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_2_out0}),
        .O({O63[2:0],\NLW_quot_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\quot[3]_i_2_n_23 ,\quot[3]_i_3_n_23 ,\quot[3]_i_4_n_23 ,\quot[3]_i_5_n_23 }));
  CARRY4 \quot_reg[7]_i_1 
       (.CI(\quot_reg[3]_i_1_n_23 ),
        .CO({\quot_reg[7]_i_1_n_23 ,\quot_reg[7]_i_1_n_24 ,\quot_reg[7]_i_1_n_25 ,\quot_reg[7]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O63[6:3]),
        .S({\quot[7]_i_2_n_23 ,\quot[7]_i_3_n_23 ,\quot[7]_i_4_n_23 ,\quot[7]_i_5_n_23 }));
  FDRE \r_stage_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[0]_0 ),
        .Q(\r_stage_reg_n_23_[0] ),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\sdiv_24ns_17s_24_28_seq_1_U5/nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u/r_stage_reg " *) 
  (* srl_name = "inst/\sdiv_24ns_17s_24_28_seq_1_U5/nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u/r_stage_reg[22]_srl22___udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_20 " *) 
  SRLC32E \r_stage_reg[22]_srl22___udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_20 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\r_stage_reg_n_23_[0] ),
        .Q(\r_stage_reg[22]_srl22___udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_20_n_23 ),
        .Q31(\NLW_r_stage_reg[22]_srl22___udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_20_Q31_UNCONNECTED ));
  FDRE \r_stage_reg[23]_udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_21 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[22]_srl22___udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_20_n_23 ),
        .Q(\r_stage_reg[23]_udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_21_n_23 ),
        .R(1'b0));
  FDRE \r_stage_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_gate_n_23),
        .Q(E),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    r_stage_reg_gate
       (.I0(\r_stage_reg[23]_udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_21_n_23 ),
        .I1(\r_stage_reg[24]_0 ),
        .O(r_stage_reg_gate_n_23));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \remd_tmp[0]_i_1 
       (.I0(\dividend0_reg_n_23_[23] ),
        .I1(dividend_tmp[23]),
        .I2(\r_stage_reg_n_23_[0] ),
        .I3(p_0_in_0),
        .I4(cal_tmp_carry_n_30),
        .O(\remd_tmp[0]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1 
       (.I0(remd_tmp[9]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__1_n_28),
        .O(\remd_tmp[10]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[11]_i_1 
       (.I0(remd_tmp[10]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__1_n_27),
        .O(\remd_tmp[11]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[12]_i_1 
       (.I0(remd_tmp[11]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__2_n_30),
        .O(\remd_tmp[12]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[13]_i_1 
       (.I0(remd_tmp[12]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__2_n_29),
        .O(\remd_tmp[13]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[14]_i_1 
       (.I0(remd_tmp[13]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__2_n_28),
        .O(\remd_tmp[14]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[15]_i_1 
       (.I0(remd_tmp[14]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__2_n_27),
        .O(\remd_tmp[15]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[16]_i_1 
       (.I0(remd_tmp[15]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__3_n_30),
        .O(\remd_tmp[16]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[17]_i_1 
       (.I0(remd_tmp[16]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__3_n_29),
        .O(\remd_tmp[17]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[18]_i_1 
       (.I0(remd_tmp[17]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__3_n_28),
        .O(\remd_tmp[18]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[19]_i_1 
       (.I0(remd_tmp[18]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__3_n_27),
        .O(\remd_tmp[19]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1 
       (.I0(remd_tmp[0]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry_n_29),
        .O(\remd_tmp[1]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[20]_i_1 
       (.I0(remd_tmp[19]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__4_n_30),
        .O(\remd_tmp[20]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[21]_i_1 
       (.I0(remd_tmp[20]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__4_n_29),
        .O(\remd_tmp[21]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[22]_i_1 
       (.I0(remd_tmp[21]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__4_n_28),
        .O(\remd_tmp[22]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1 
       (.I0(remd_tmp[1]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry_n_28),
        .O(\remd_tmp[2]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1 
       (.I0(remd_tmp[2]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry_n_27),
        .O(\remd_tmp[3]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1 
       (.I0(remd_tmp[3]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__0_n_30),
        .O(\remd_tmp[4]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1 
       (.I0(remd_tmp[4]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__0_n_29),
        .O(\remd_tmp[5]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1 
       (.I0(remd_tmp[5]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__0_n_28),
        .O(\remd_tmp[6]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1 
       (.I0(remd_tmp[6]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__0_n_27),
        .O(\remd_tmp[7]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1 
       (.I0(remd_tmp[7]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__1_n_30),
        .O(\remd_tmp[8]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1 
       (.I0(remd_tmp[8]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__1_n_29),
        .O(\remd_tmp[9]_i_1_n_23 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1_n_23 ),
        .Q(remd_tmp[0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1_n_23 ),
        .Q(remd_tmp[10]),
        .R(1'b0));
  FDRE \remd_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[11]_i_1_n_23 ),
        .Q(remd_tmp[11]),
        .R(1'b0));
  FDRE \remd_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[12]_i_1_n_23 ),
        .Q(remd_tmp[12]),
        .R(1'b0));
  FDRE \remd_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[13]_i_1_n_23 ),
        .Q(remd_tmp[13]),
        .R(1'b0));
  FDRE \remd_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[14]_i_1_n_23 ),
        .Q(remd_tmp[14]),
        .R(1'b0));
  FDRE \remd_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[15]_i_1_n_23 ),
        .Q(remd_tmp[15]),
        .R(1'b0));
  FDRE \remd_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[16]_i_1_n_23 ),
        .Q(remd_tmp[16]),
        .R(1'b0));
  FDRE \remd_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[17]_i_1_n_23 ),
        .Q(remd_tmp[17]),
        .R(1'b0));
  FDRE \remd_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[18]_i_1_n_23 ),
        .Q(remd_tmp[18]),
        .R(1'b0));
  FDRE \remd_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[19]_i_1_n_23 ),
        .Q(remd_tmp[19]),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1_n_23 ),
        .Q(remd_tmp[1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[20]_i_1_n_23 ),
        .Q(remd_tmp[20]),
        .R(1'b0));
  FDRE \remd_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[21]_i_1_n_23 ),
        .Q(remd_tmp[21]),
        .R(1'b0));
  FDRE \remd_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[22]_i_1_n_23 ),
        .Q(remd_tmp[22]),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1_n_23 ),
        .Q(remd_tmp[2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1_n_23 ),
        .Q(remd_tmp[3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1_n_23 ),
        .Q(remd_tmp[4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1_n_23 ),
        .Q(remd_tmp[5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1_n_23 ),
        .Q(remd_tmp[6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1_n_23 ),
        .Q(remd_tmp[7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1_n_23 ),
        .Q(remd_tmp[8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1_n_23 ),
        .Q(remd_tmp[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \sign0[1]_i_1 
       (.I0(p_0_in),
        .I1(p_1_in),
        .O(sign_i));
  FDRE \sign0_reg[1] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(sign_i),
        .Q(p_2_out0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "nnlayer_udiv_26ns_26s_26_30_seq_1" *) 
module design_1_nnlayer_0_0_nnlayer_udiv_26ns_26s_26_30_seq_1
   (done0,
    CO,
    dividend_tmp,
    D,
    ap_clk,
    \r_stage_reg[26] ,
    ap_rst_n_inv,
    Q,
    start0_reg_0,
    \divisor0_reg[7]_0 );
  output done0;
  output [0:0]CO;
  output [25:0]dividend_tmp;
  output [0:0]D;
  input ap_clk;
  input \r_stage_reg[26] ;
  input ap_rst_n_inv;
  input [15:0]Q;
  input [0:0]start0_reg_0;
  input [7:0]\divisor0_reg[7]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [15:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [25:0]dividend_tmp;
  wire [7:0]\divisor0_reg[7]_0 ;
  wire \divisor0_reg_n_23_[0] ;
  wire \divisor0_reg_n_23_[1] ;
  wire \divisor0_reg_n_23_[2] ;
  wire \divisor0_reg_n_23_[3] ;
  wire \divisor0_reg_n_23_[4] ;
  wire \divisor0_reg_n_23_[5] ;
  wire \divisor0_reg_n_23_[6] ;
  wire \divisor0_reg_n_23_[7] ;
  wire done0;
  wire \icmp_ln1547_3_reg_1434[0]_i_10_n_23 ;
  wire \icmp_ln1547_3_reg_1434[0]_i_11_n_23 ;
  wire \icmp_ln1547_3_reg_1434[0]_i_12_n_23 ;
  wire \icmp_ln1547_3_reg_1434[0]_i_13_n_23 ;
  wire \icmp_ln1547_3_reg_1434[0]_i_14_n_23 ;
  wire \icmp_ln1547_3_reg_1434[0]_i_15_n_23 ;
  wire \icmp_ln1547_3_reg_1434[0]_i_16_n_23 ;
  wire \icmp_ln1547_3_reg_1434[0]_i_17_n_23 ;
  wire \icmp_ln1547_3_reg_1434[0]_i_18_n_23 ;
  wire \icmp_ln1547_3_reg_1434[0]_i_3_n_23 ;
  wire \icmp_ln1547_3_reg_1434[0]_i_4_n_23 ;
  wire \icmp_ln1547_3_reg_1434[0]_i_5_n_23 ;
  wire \icmp_ln1547_3_reg_1434[0]_i_6_n_23 ;
  wire \icmp_ln1547_3_reg_1434[0]_i_7_n_23 ;
  wire \icmp_ln1547_3_reg_1434[0]_i_8_n_23 ;
  wire \icmp_ln1547_3_reg_1434[0]_i_9_n_23 ;
  wire \icmp_ln1547_3_reg_1434_reg[0]_i_1_n_24 ;
  wire \icmp_ln1547_3_reg_1434_reg[0]_i_1_n_25 ;
  wire \icmp_ln1547_3_reg_1434_reg[0]_i_1_n_26 ;
  wire \icmp_ln1547_3_reg_1434_reg[0]_i_2_n_23 ;
  wire \icmp_ln1547_3_reg_1434_reg[0]_i_2_n_24 ;
  wire \icmp_ln1547_3_reg_1434_reg[0]_i_2_n_25 ;
  wire \icmp_ln1547_3_reg_1434_reg[0]_i_2_n_26 ;
  wire \r_stage_reg[26] ;
  wire start0;
  wire [0:0]start0_reg_0;
  wire [3:0]\NLW_icmp_ln1547_3_reg_1434_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1547_3_reg_1434_reg[0]_i_2_O_UNCONNECTED ;

  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[7]_0 [0]),
        .Q(\divisor0_reg_n_23_[0] ),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[7]_0 [1]),
        .Q(\divisor0_reg_n_23_[1] ),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[7]_0 [2]),
        .Q(\divisor0_reg_n_23_[2] ),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[7]_0 [3]),
        .Q(\divisor0_reg_n_23_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[7]_0 [4]),
        .Q(\divisor0_reg_n_23_[4] ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[7]_0 [5]),
        .Q(\divisor0_reg_n_23_[5] ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[7]_0 [6]),
        .Q(\divisor0_reg_n_23_[6] ),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[7]_0 [7]),
        .Q(\divisor0_reg_n_23_[7] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1547_3_reg_1434[0]_i_10 
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(\icmp_ln1547_3_reg_1434[0]_i_10_n_23 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1547_3_reg_1434[0]_i_11 
       (.I0(Q[7]),
        .I1(Q[6]),
        .O(\icmp_ln1547_3_reg_1434[0]_i_11_n_23 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1547_3_reg_1434[0]_i_12 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\icmp_ln1547_3_reg_1434[0]_i_12_n_23 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1547_3_reg_1434[0]_i_13 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\icmp_ln1547_3_reg_1434[0]_i_13_n_23 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1547_3_reg_1434[0]_i_14 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\icmp_ln1547_3_reg_1434[0]_i_14_n_23 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1547_3_reg_1434[0]_i_15 
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\icmp_ln1547_3_reg_1434[0]_i_15_n_23 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1547_3_reg_1434[0]_i_16 
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(\icmp_ln1547_3_reg_1434[0]_i_16_n_23 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1547_3_reg_1434[0]_i_17 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\icmp_ln1547_3_reg_1434[0]_i_17_n_23 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1547_3_reg_1434[0]_i_18 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\icmp_ln1547_3_reg_1434[0]_i_18_n_23 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1547_3_reg_1434[0]_i_3 
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(\icmp_ln1547_3_reg_1434[0]_i_3_n_23 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1547_3_reg_1434[0]_i_4 
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(\icmp_ln1547_3_reg_1434[0]_i_4_n_23 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1547_3_reg_1434[0]_i_5 
       (.I0(Q[11]),
        .I1(Q[10]),
        .O(\icmp_ln1547_3_reg_1434[0]_i_5_n_23 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1547_3_reg_1434[0]_i_6 
       (.I0(Q[9]),
        .I1(Q[8]),
        .O(\icmp_ln1547_3_reg_1434[0]_i_6_n_23 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1547_3_reg_1434[0]_i_7 
       (.I0(Q[15]),
        .I1(Q[14]),
        .O(\icmp_ln1547_3_reg_1434[0]_i_7_n_23 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1547_3_reg_1434[0]_i_8 
       (.I0(Q[13]),
        .I1(Q[12]),
        .O(\icmp_ln1547_3_reg_1434[0]_i_8_n_23 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1547_3_reg_1434[0]_i_9 
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(\icmp_ln1547_3_reg_1434[0]_i_9_n_23 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1547_3_reg_1434_reg[0]_i_1 
       (.CI(\icmp_ln1547_3_reg_1434_reg[0]_i_2_n_23 ),
        .CO({CO,\icmp_ln1547_3_reg_1434_reg[0]_i_1_n_24 ,\icmp_ln1547_3_reg_1434_reg[0]_i_1_n_25 ,\icmp_ln1547_3_reg_1434_reg[0]_i_1_n_26 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1547_3_reg_1434[0]_i_3_n_23 ,\icmp_ln1547_3_reg_1434[0]_i_4_n_23 ,\icmp_ln1547_3_reg_1434[0]_i_5_n_23 ,\icmp_ln1547_3_reg_1434[0]_i_6_n_23 }),
        .O(\NLW_icmp_ln1547_3_reg_1434_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1547_3_reg_1434[0]_i_7_n_23 ,\icmp_ln1547_3_reg_1434[0]_i_8_n_23 ,\icmp_ln1547_3_reg_1434[0]_i_9_n_23 ,\icmp_ln1547_3_reg_1434[0]_i_10_n_23 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1547_3_reg_1434_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln1547_3_reg_1434_reg[0]_i_2_n_23 ,\icmp_ln1547_3_reg_1434_reg[0]_i_2_n_24 ,\icmp_ln1547_3_reg_1434_reg[0]_i_2_n_25 ,\icmp_ln1547_3_reg_1434_reg[0]_i_2_n_26 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1547_3_reg_1434[0]_i_11_n_23 ,\icmp_ln1547_3_reg_1434[0]_i_12_n_23 ,\icmp_ln1547_3_reg_1434[0]_i_13_n_23 ,\icmp_ln1547_3_reg_1434[0]_i_14_n_23 }),
        .O(\NLW_icmp_ln1547_3_reg_1434_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1547_3_reg_1434[0]_i_15_n_23 ,\icmp_ln1547_3_reg_1434[0]_i_16_n_23 ,\icmp_ln1547_3_reg_1434[0]_i_17_n_23 ,\icmp_ln1547_3_reg_1434[0]_i_18_n_23 }));
  design_1_nnlayer_0_0_nnlayer_udiv_26ns_26s_26_30_seq_1_divseq nnlayer_udiv_26ns_26s_26_30_seq_1_divseq_u
       (.D({\divisor0_reg_n_23_[7] ,\divisor0_reg_n_23_[6] ,\divisor0_reg_n_23_[5] ,\divisor0_reg_n_23_[4] ,\divisor0_reg_n_23_[3] ,\divisor0_reg_n_23_[2] ,\divisor0_reg_n_23_[1] ,\divisor0_reg_n_23_[0] }),
        .E(start0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dividend_tmp(dividend_tmp),
        .done0(done0),
        .\r_stage_reg[26]_0 (\r_stage_reg[26] ));
  LUT3 #(
    .INIT(8'h40)) 
    start0_i_1
       (.I0(CO),
        .I1(start0_reg_0),
        .I2(Q[15]),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    start0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(start0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "nnlayer_udiv_26ns_26s_26_30_seq_1_divseq" *) 
module design_1_nnlayer_0_0_nnlayer_udiv_26ns_26s_26_30_seq_1_divseq
   (done0,
    dividend_tmp,
    ap_clk,
    \r_stage_reg[26]_0 ,
    ap_rst_n_inv,
    E,
    D);
  output done0;
  output [25:0]dividend_tmp;
  input ap_clk;
  input \r_stage_reg[26]_0 ;
  input ap_rst_n_inv;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire cal_tmp_carry__0_i_5_n_23;
  wire cal_tmp_carry__0_i_6_n_23;
  wire cal_tmp_carry__0_i_7_n_23;
  wire cal_tmp_carry__0_i_8_n_23;
  wire cal_tmp_carry__0_n_23;
  wire cal_tmp_carry__0_n_24;
  wire cal_tmp_carry__0_n_25;
  wire cal_tmp_carry__0_n_26;
  wire cal_tmp_carry__0_n_27;
  wire cal_tmp_carry__0_n_28;
  wire cal_tmp_carry__0_n_29;
  wire cal_tmp_carry__0_n_30;
  wire cal_tmp_carry__1_i_2_n_23;
  wire cal_tmp_carry__1_i_3_n_23;
  wire cal_tmp_carry__1_i_4_n_23;
  wire cal_tmp_carry__1_i_5_n_23;
  wire cal_tmp_carry__1_n_23;
  wire cal_tmp_carry__1_n_24;
  wire cal_tmp_carry__1_n_25;
  wire cal_tmp_carry__1_n_26;
  wire cal_tmp_carry__1_n_27;
  wire cal_tmp_carry__1_n_28;
  wire cal_tmp_carry__1_n_29;
  wire cal_tmp_carry__1_n_30;
  wire cal_tmp_carry__2_i_1_n_23;
  wire cal_tmp_carry__2_i_2_n_23;
  wire cal_tmp_carry__2_i_3_n_23;
  wire cal_tmp_carry__2_i_4_n_23;
  wire cal_tmp_carry__2_n_23;
  wire cal_tmp_carry__2_n_24;
  wire cal_tmp_carry__2_n_25;
  wire cal_tmp_carry__2_n_26;
  wire cal_tmp_carry__2_n_27;
  wire cal_tmp_carry__2_n_28;
  wire cal_tmp_carry__2_n_29;
  wire cal_tmp_carry__2_n_30;
  wire cal_tmp_carry__3_i_1_n_23;
  wire cal_tmp_carry__3_i_2_n_23;
  wire cal_tmp_carry__3_i_3_n_23;
  wire cal_tmp_carry__3_i_4_n_23;
  wire cal_tmp_carry__3_n_23;
  wire cal_tmp_carry__3_n_24;
  wire cal_tmp_carry__3_n_25;
  wire cal_tmp_carry__3_n_26;
  wire cal_tmp_carry__3_n_27;
  wire cal_tmp_carry__3_n_28;
  wire cal_tmp_carry__3_n_29;
  wire cal_tmp_carry__3_n_30;
  wire cal_tmp_carry__4_i_1_n_23;
  wire cal_tmp_carry__4_i_2_n_23;
  wire cal_tmp_carry__4_i_3_n_23;
  wire cal_tmp_carry__4_i_4_n_23;
  wire cal_tmp_carry__4_n_23;
  wire cal_tmp_carry__4_n_24;
  wire cal_tmp_carry__4_n_25;
  wire cal_tmp_carry__4_n_26;
  wire cal_tmp_carry__4_n_27;
  wire cal_tmp_carry__4_n_28;
  wire cal_tmp_carry__4_n_29;
  wire cal_tmp_carry__4_n_30;
  wire cal_tmp_carry__5_i_1_n_23;
  wire cal_tmp_carry__5_i_2_n_23;
  wire cal_tmp_carry__5_n_26;
  wire cal_tmp_carry__5_n_30;
  wire cal_tmp_carry_i_4__0_n_23;
  wire cal_tmp_carry_i_5_n_23;
  wire cal_tmp_carry_i_6_n_23;
  wire cal_tmp_carry_i_7_n_23;
  wire cal_tmp_carry_n_23;
  wire cal_tmp_carry_n_24;
  wire cal_tmp_carry_n_25;
  wire cal_tmp_carry_n_26;
  wire cal_tmp_carry_n_27;
  wire cal_tmp_carry_n_28;
  wire cal_tmp_carry_n_29;
  wire cal_tmp_carry_n_30;
  wire [25:0]dividend_tmp;
  wire \dividend_tmp[10]_i_1_n_23 ;
  wire \dividend_tmp[11]_i_1_n_23 ;
  wire \dividend_tmp[12]_i_1_n_23 ;
  wire \dividend_tmp[13]_i_1_n_23 ;
  wire \dividend_tmp[14]_i_1_n_23 ;
  wire \dividend_tmp[15]_i_1_n_23 ;
  wire \dividend_tmp[16]_i_1_n_23 ;
  wire \dividend_tmp[17]_i_1_n_23 ;
  wire \dividend_tmp[18]_i_1_n_23 ;
  wire \dividend_tmp[19]_i_1_n_23 ;
  wire \dividend_tmp[1]_i_1_n_23 ;
  wire \dividend_tmp[20]_i_1_n_23 ;
  wire \dividend_tmp[21]_i_1_n_23 ;
  wire \dividend_tmp[22]_i_1_n_23 ;
  wire \dividend_tmp[23]_i_1_n_23 ;
  wire \dividend_tmp[24]_i_1_n_23 ;
  wire \dividend_tmp[25]_i_1_n_23 ;
  wire \dividend_tmp[2]_i_1_n_23 ;
  wire \dividend_tmp[3]_i_1_n_23 ;
  wire \dividend_tmp[4]_i_1_n_23 ;
  wire \dividend_tmp[5]_i_1_n_23 ;
  wire \dividend_tmp[6]_i_1_n_23 ;
  wire \dividend_tmp[7]_i_1_n_23 ;
  wire \dividend_tmp[8]_i_1_n_23 ;
  wire \dividend_tmp[9]_i_1_n_23 ;
  wire [7:0]divisor0;
  wire done0;
  wire p_0_in;
  wire p_1_in0;
  wire [0:0]p_2_out;
  wire \r_stage_reg[24]_srl24___udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_22_n_23 ;
  wire \r_stage_reg[25]_udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_23_n_23 ;
  wire \r_stage_reg[26]_0 ;
  wire r_stage_reg_gate_n_23;
  wire \r_stage_reg_n_23_[0] ;
  wire [24:0]remd_tmp;
  wire \remd_tmp[0]_i_1_n_23 ;
  wire \remd_tmp[10]_i_1_n_23 ;
  wire \remd_tmp[11]_i_1_n_23 ;
  wire \remd_tmp[12]_i_1_n_23 ;
  wire \remd_tmp[13]_i_1_n_23 ;
  wire \remd_tmp[14]_i_1_n_23 ;
  wire \remd_tmp[15]_i_1_n_23 ;
  wire \remd_tmp[16]_i_1_n_23 ;
  wire \remd_tmp[17]_i_1_n_23 ;
  wire \remd_tmp[18]_i_1_n_23 ;
  wire \remd_tmp[19]_i_1_n_23 ;
  wire \remd_tmp[1]_i_1_n_23 ;
  wire \remd_tmp[20]_i_1_n_23 ;
  wire \remd_tmp[21]_i_1_n_23 ;
  wire \remd_tmp[22]_i_1_n_23 ;
  wire \remd_tmp[23]_i_1_n_23 ;
  wire \remd_tmp[24]_i_1_n_23 ;
  wire \remd_tmp[2]_i_1_n_23 ;
  wire \remd_tmp[3]_i_1_n_23 ;
  wire \remd_tmp[4]_i_1_n_23 ;
  wire \remd_tmp[5]_i_1_n_23 ;
  wire \remd_tmp[6]_i_1_n_23 ;
  wire \remd_tmp[7]_i_1_n_23 ;
  wire \remd_tmp[8]_i_1_n_23 ;
  wire \remd_tmp[9]_i_1_n_23 ;
  wire [7:0]remd_tmp_mux;
  wire [3:2]NLW_cal_tmp_carry__5_CO_UNCONNECTED;
  wire [3:1]NLW_cal_tmp_carry__5_O_UNCONNECTED;
  wire \NLW_r_stage_reg[24]_srl24___udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_22_Q31_UNCONNECTED ;

  CARRY4 cal_tmp_carry
       (.CI(1'b0),
        .CO({cal_tmp_carry_n_23,cal_tmp_carry_n_24,cal_tmp_carry_n_25,cal_tmp_carry_n_26}),
        .CYINIT(1'b1),
        .DI({remd_tmp_mux[2:0],p_1_in0}),
        .O({cal_tmp_carry_n_27,cal_tmp_carry_n_28,cal_tmp_carry_n_29,cal_tmp_carry_n_30}),
        .S({cal_tmp_carry_i_4__0_n_23,cal_tmp_carry_i_5_n_23,cal_tmp_carry_i_6_n_23,cal_tmp_carry_i_7_n_23}));
  CARRY4 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_23),
        .CO({cal_tmp_carry__0_n_23,cal_tmp_carry__0_n_24,cal_tmp_carry__0_n_25,cal_tmp_carry__0_n_26}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[6:3]),
        .O({cal_tmp_carry__0_n_27,cal_tmp_carry__0_n_28,cal_tmp_carry__0_n_29,cal_tmp_carry__0_n_30}),
        .S({cal_tmp_carry__0_i_5_n_23,cal_tmp_carry__0_i_6_n_23,cal_tmp_carry__0_i_7_n_23,cal_tmp_carry__0_i_8_n_23}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1
       (.I0(remd_tmp[6]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(remd_tmp_mux[6]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_2
       (.I0(remd_tmp[5]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(remd_tmp_mux[5]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_3
       (.I0(remd_tmp[4]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(remd_tmp_mux[4]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_4
       (.I0(remd_tmp[3]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(remd_tmp_mux[3]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_5
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[6]),
        .I2(divisor0[7]),
        .O(cal_tmp_carry__0_i_5_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_6
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[5]),
        .I2(divisor0[6]),
        .O(cal_tmp_carry__0_i_6_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_7
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[4]),
        .I2(divisor0[5]),
        .O(cal_tmp_carry__0_i_7_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_8
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[3]),
        .I2(divisor0[4]),
        .O(cal_tmp_carry__0_i_8_n_23));
  CARRY4 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_23),
        .CO({cal_tmp_carry__1_n_23,cal_tmp_carry__1_n_24,cal_tmp_carry__1_n_25,cal_tmp_carry__1_n_26}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,remd_tmp_mux[7]}),
        .O({cal_tmp_carry__1_n_27,cal_tmp_carry__1_n_28,cal_tmp_carry__1_n_29,cal_tmp_carry__1_n_30}),
        .S({cal_tmp_carry__1_i_2_n_23,cal_tmp_carry__1_i_3_n_23,cal_tmp_carry__1_i_4_n_23,cal_tmp_carry__1_i_5_n_23}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_1
       (.I0(remd_tmp[7]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(remd_tmp_mux[7]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_2
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[10]),
        .O(cal_tmp_carry__1_i_2_n_23));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_3
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[9]),
        .O(cal_tmp_carry__1_i_3_n_23));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_4
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[8]),
        .O(cal_tmp_carry__1_i_4_n_23));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_5
       (.I0(remd_tmp[7]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(cal_tmp_carry__1_i_5_n_23));
  CARRY4 cal_tmp_carry__2
       (.CI(cal_tmp_carry__1_n_23),
        .CO({cal_tmp_carry__2_n_23,cal_tmp_carry__2_n_24,cal_tmp_carry__2_n_25,cal_tmp_carry__2_n_26}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__2_n_27,cal_tmp_carry__2_n_28,cal_tmp_carry__2_n_29,cal_tmp_carry__2_n_30}),
        .S({cal_tmp_carry__2_i_1_n_23,cal_tmp_carry__2_i_2_n_23,cal_tmp_carry__2_i_3_n_23,cal_tmp_carry__2_i_4_n_23}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_1
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[14]),
        .O(cal_tmp_carry__2_i_1_n_23));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_2
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[13]),
        .O(cal_tmp_carry__2_i_2_n_23));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_3
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[12]),
        .O(cal_tmp_carry__2_i_3_n_23));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_4
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[11]),
        .O(cal_tmp_carry__2_i_4_n_23));
  CARRY4 cal_tmp_carry__3
       (.CI(cal_tmp_carry__2_n_23),
        .CO({cal_tmp_carry__3_n_23,cal_tmp_carry__3_n_24,cal_tmp_carry__3_n_25,cal_tmp_carry__3_n_26}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__3_n_27,cal_tmp_carry__3_n_28,cal_tmp_carry__3_n_29,cal_tmp_carry__3_n_30}),
        .S({cal_tmp_carry__3_i_1_n_23,cal_tmp_carry__3_i_2_n_23,cal_tmp_carry__3_i_3_n_23,cal_tmp_carry__3_i_4_n_23}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_1
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[18]),
        .O(cal_tmp_carry__3_i_1_n_23));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_2
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[17]),
        .O(cal_tmp_carry__3_i_2_n_23));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_3
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[16]),
        .O(cal_tmp_carry__3_i_3_n_23));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_4
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[15]),
        .O(cal_tmp_carry__3_i_4_n_23));
  CARRY4 cal_tmp_carry__4
       (.CI(cal_tmp_carry__3_n_23),
        .CO({cal_tmp_carry__4_n_23,cal_tmp_carry__4_n_24,cal_tmp_carry__4_n_25,cal_tmp_carry__4_n_26}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__4_n_27,cal_tmp_carry__4_n_28,cal_tmp_carry__4_n_29,cal_tmp_carry__4_n_30}),
        .S({cal_tmp_carry__4_i_1_n_23,cal_tmp_carry__4_i_2_n_23,cal_tmp_carry__4_i_3_n_23,cal_tmp_carry__4_i_4_n_23}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_1
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[22]),
        .O(cal_tmp_carry__4_i_1_n_23));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_2
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[21]),
        .O(cal_tmp_carry__4_i_2_n_23));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_3
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[20]),
        .O(cal_tmp_carry__4_i_3_n_23));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_4
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[19]),
        .O(cal_tmp_carry__4_i_4_n_23));
  CARRY4 cal_tmp_carry__5
       (.CI(cal_tmp_carry__4_n_23),
        .CO({NLW_cal_tmp_carry__5_CO_UNCONNECTED[3:2],p_2_out,cal_tmp_carry__5_n_26}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O({NLW_cal_tmp_carry__5_O_UNCONNECTED[3],p_0_in,NLW_cal_tmp_carry__5_O_UNCONNECTED[1],cal_tmp_carry__5_n_30}),
        .S({1'b0,1'b1,cal_tmp_carry__5_i_1_n_23,cal_tmp_carry__5_i_2_n_23}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_1
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[24]),
        .O(cal_tmp_carry__5_i_1_n_23));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_2
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[23]),
        .O(cal_tmp_carry__5_i_2_n_23));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1
       (.I0(remd_tmp[2]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(remd_tmp_mux[2]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_2
       (.I0(remd_tmp[1]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(remd_tmp_mux[1]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_3
       (.I0(remd_tmp[0]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(remd_tmp_mux[0]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_4__0
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[2]),
        .I2(divisor0[3]),
        .O(cal_tmp_carry_i_4__0_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_5
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[1]),
        .I2(divisor0[2]),
        .O(cal_tmp_carry_i_5_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_6
       (.I0(\r_stage_reg_n_23_[0] ),
        .I1(remd_tmp[0]),
        .I2(divisor0[1]),
        .O(cal_tmp_carry_i_6_n_23));
  LUT3 #(
    .INIT(8'h2D)) 
    cal_tmp_carry_i_7
       (.I0(dividend_tmp[25]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(divisor0[0]),
        .O(cal_tmp_carry_i_7_n_23));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[10]_i_1 
       (.I0(dividend_tmp[9]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[10]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[11]_i_1 
       (.I0(dividend_tmp[10]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[11]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[12]_i_1 
       (.I0(dividend_tmp[11]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[12]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[13]_i_1 
       (.I0(dividend_tmp[12]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[13]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[14]_i_1 
       (.I0(dividend_tmp[13]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[14]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[15]_i_1 
       (.I0(dividend_tmp[14]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[15]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[16]_i_1 
       (.I0(dividend_tmp[15]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[16]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[17]_i_1 
       (.I0(dividend_tmp[16]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[17]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[18]_i_1 
       (.I0(dividend_tmp[17]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[18]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[19]_i_1 
       (.I0(dividend_tmp[18]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[19]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[1]_i_1 
       (.I0(dividend_tmp[0]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[1]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[20]_i_1 
       (.I0(dividend_tmp[19]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[20]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[21]_i_1 
       (.I0(dividend_tmp[20]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[21]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[22]_i_1 
       (.I0(dividend_tmp[21]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[22]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[23]_i_1 
       (.I0(dividend_tmp[22]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[23]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[24]_i_1 
       (.I0(dividend_tmp[23]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[24]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \dividend_tmp[25]_i_1 
       (.I0(dividend_tmp[24]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[25]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[2]_i_1 
       (.I0(dividend_tmp[1]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[2]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[3]_i_1 
       (.I0(dividend_tmp[2]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[3]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[4]_i_1 
       (.I0(dividend_tmp[3]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[4]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[5]_i_1 
       (.I0(dividend_tmp[4]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[5]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[6]_i_1 
       (.I0(dividend_tmp[5]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[6]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[7]_i_1 
       (.I0(dividend_tmp[6]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[7]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[8]_i_1 
       (.I0(dividend_tmp[7]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[8]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[9]_i_1 
       (.I0(dividend_tmp[8]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[9]_i_1_n_23 ));
  LUT2 #(
    .INIT(4'h2)) 
    dividend_tmp_mux
       (.I0(dividend_tmp[25]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(p_1_in0));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(dividend_tmp[0]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1_n_23 ),
        .Q(dividend_tmp[10]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1_n_23 ),
        .Q(dividend_tmp[11]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[12]_i_1_n_23 ),
        .Q(dividend_tmp[12]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[13]_i_1_n_23 ),
        .Q(dividend_tmp[13]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[14]_i_1_n_23 ),
        .Q(dividend_tmp[14]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[15]_i_1_n_23 ),
        .Q(dividend_tmp[15]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[16]_i_1_n_23 ),
        .Q(dividend_tmp[16]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[17]_i_1_n_23 ),
        .Q(dividend_tmp[17]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[18]_i_1_n_23 ),
        .Q(dividend_tmp[18]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[19]_i_1_n_23 ),
        .Q(dividend_tmp[19]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1_n_23 ),
        .Q(dividend_tmp[1]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[20]_i_1_n_23 ),
        .Q(dividend_tmp[20]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[21]_i_1_n_23 ),
        .Q(dividend_tmp[21]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[22]_i_1_n_23 ),
        .Q(dividend_tmp[22]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[23]_i_1_n_23 ),
        .Q(dividend_tmp[23]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[24]_i_1_n_23 ),
        .Q(dividend_tmp[24]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[25]_i_1_n_23 ),
        .Q(dividend_tmp[25]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1_n_23 ),
        .Q(dividend_tmp[2]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1_n_23 ),
        .Q(dividend_tmp[3]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1_n_23 ),
        .Q(dividend_tmp[4]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1_n_23 ),
        .Q(dividend_tmp[5]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1_n_23 ),
        .Q(dividend_tmp[6]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1_n_23 ),
        .Q(dividend_tmp[7]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1_n_23 ),
        .Q(dividend_tmp[8]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1_n_23 ),
        .Q(dividend_tmp[9]),
        .R(1'b0));
  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(divisor0[0]),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(divisor0[1]),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(divisor0[2]),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(divisor0[3]),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(divisor0[4]),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(divisor0[5]),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(divisor0[6]),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(divisor0[7]),
        .R(1'b0));
  FDRE \r_stage_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(E),
        .Q(\r_stage_reg_n_23_[0] ),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\udiv_26ns_26s_26_30_seq_1_U2/nnlayer_udiv_26ns_26s_26_30_seq_1_divseq_u/r_stage_reg " *) 
  (* srl_name = "inst/\udiv_26ns_26s_26_30_seq_1_U2/nnlayer_udiv_26ns_26s_26_30_seq_1_divseq_u/r_stage_reg[24]_srl24___udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_22 " *) 
  SRLC32E \r_stage_reg[24]_srl24___udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_22 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\r_stage_reg_n_23_[0] ),
        .Q(\r_stage_reg[24]_srl24___udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_22_n_23 ),
        .Q31(\NLW_r_stage_reg[24]_srl24___udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_22_Q31_UNCONNECTED ));
  FDRE \r_stage_reg[25]_udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_23 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[24]_srl24___udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_22_n_23 ),
        .Q(\r_stage_reg[25]_udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_23_n_23 ),
        .R(1'b0));
  FDRE \r_stage_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_gate_n_23),
        .Q(done0),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    r_stage_reg_gate
       (.I0(\r_stage_reg[25]_udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_23_n_23 ),
        .I1(\r_stage_reg[26]_0 ),
        .O(r_stage_reg_gate_n_23));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[0]_i_1 
       (.I0(dividend_tmp[25]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_30),
        .O(\remd_tmp[0]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1 
       (.I0(remd_tmp[9]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_28),
        .O(\remd_tmp[10]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[11]_i_1 
       (.I0(remd_tmp[10]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_27),
        .O(\remd_tmp[11]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[12]_i_1 
       (.I0(remd_tmp[11]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_30),
        .O(\remd_tmp[12]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[13]_i_1 
       (.I0(remd_tmp[12]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_29),
        .O(\remd_tmp[13]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[14]_i_1 
       (.I0(remd_tmp[13]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_28),
        .O(\remd_tmp[14]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[15]_i_1 
       (.I0(remd_tmp[14]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_27),
        .O(\remd_tmp[15]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[16]_i_1 
       (.I0(remd_tmp[15]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_30),
        .O(\remd_tmp[16]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[17]_i_1 
       (.I0(remd_tmp[16]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_29),
        .O(\remd_tmp[17]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[18]_i_1 
       (.I0(remd_tmp[17]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_28),
        .O(\remd_tmp[18]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[19]_i_1 
       (.I0(remd_tmp[18]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_27),
        .O(\remd_tmp[19]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1 
       (.I0(remd_tmp[0]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_29),
        .O(\remd_tmp[1]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[20]_i_1 
       (.I0(remd_tmp[19]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_30),
        .O(\remd_tmp[20]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[21]_i_1 
       (.I0(remd_tmp[20]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_29),
        .O(\remd_tmp[21]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[22]_i_1 
       (.I0(remd_tmp[21]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_28),
        .O(\remd_tmp[22]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[23]_i_1 
       (.I0(remd_tmp[22]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_27),
        .O(\remd_tmp[23]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[24]_i_1 
       (.I0(remd_tmp[23]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_30),
        .O(\remd_tmp[24]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1 
       (.I0(remd_tmp[1]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_28),
        .O(\remd_tmp[2]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1 
       (.I0(remd_tmp[2]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_27),
        .O(\remd_tmp[3]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1 
       (.I0(remd_tmp[3]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_30),
        .O(\remd_tmp[4]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1 
       (.I0(remd_tmp[4]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_29),
        .O(\remd_tmp[5]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1 
       (.I0(remd_tmp[5]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_28),
        .O(\remd_tmp[6]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1 
       (.I0(remd_tmp[6]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_27),
        .O(\remd_tmp[7]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1 
       (.I0(remd_tmp[7]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_30),
        .O(\remd_tmp[8]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1 
       (.I0(remd_tmp[8]),
        .I1(\r_stage_reg_n_23_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_29),
        .O(\remd_tmp[9]_i_1_n_23 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1_n_23 ),
        .Q(remd_tmp[0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1_n_23 ),
        .Q(remd_tmp[10]),
        .R(1'b0));
  FDRE \remd_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[11]_i_1_n_23 ),
        .Q(remd_tmp[11]),
        .R(1'b0));
  FDRE \remd_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[12]_i_1_n_23 ),
        .Q(remd_tmp[12]),
        .R(1'b0));
  FDRE \remd_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[13]_i_1_n_23 ),
        .Q(remd_tmp[13]),
        .R(1'b0));
  FDRE \remd_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[14]_i_1_n_23 ),
        .Q(remd_tmp[14]),
        .R(1'b0));
  FDRE \remd_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[15]_i_1_n_23 ),
        .Q(remd_tmp[15]),
        .R(1'b0));
  FDRE \remd_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[16]_i_1_n_23 ),
        .Q(remd_tmp[16]),
        .R(1'b0));
  FDRE \remd_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[17]_i_1_n_23 ),
        .Q(remd_tmp[17]),
        .R(1'b0));
  FDRE \remd_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[18]_i_1_n_23 ),
        .Q(remd_tmp[18]),
        .R(1'b0));
  FDRE \remd_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[19]_i_1_n_23 ),
        .Q(remd_tmp[19]),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1_n_23 ),
        .Q(remd_tmp[1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[20]_i_1_n_23 ),
        .Q(remd_tmp[20]),
        .R(1'b0));
  FDRE \remd_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[21]_i_1_n_23 ),
        .Q(remd_tmp[21]),
        .R(1'b0));
  FDRE \remd_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[22]_i_1_n_23 ),
        .Q(remd_tmp[22]),
        .R(1'b0));
  FDRE \remd_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[23]_i_1_n_23 ),
        .Q(remd_tmp[23]),
        .R(1'b0));
  FDRE \remd_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[24]_i_1_n_23 ),
        .Q(remd_tmp[24]),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1_n_23 ),
        .Q(remd_tmp[2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1_n_23 ),
        .Q(remd_tmp[3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1_n_23 ),
        .Q(remd_tmp[4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1_n_23 ),
        .Q(remd_tmp[5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1_n_23 ),
        .Q(remd_tmp[6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1_n_23 ),
        .Q(remd_tmp[7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1_n_23 ),
        .Q(remd_tmp[8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1_n_23 ),
        .Q(remd_tmp[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "nnlayer_udiv_56ns_64ns_16_60_seq_1" *) 
module design_1_nnlayer_0_0_nnlayer_udiv_56ns_64ns_16_60_seq_1
   (r_stage_reg_r_21,
    r_stage_reg_r_23,
    \quot_reg[8]_0 ,
    Q,
    \trunc_ln717_1_reg_1523_reg[9] ,
    \trunc_ln717_1_reg_1523_reg[10] ,
    \trunc_ln717_1_reg_1523_reg[11] ,
    \trunc_ln717_1_reg_1523_reg[12] ,
    \quot_reg[13]_0 ,
    \trunc_ln717_1_reg_1523_reg[14] ,
    \trunc_ln717_1_reg_1523_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    mem_reg,
    mem_reg_0,
    D,
    out);
  output r_stage_reg_r_21;
  output r_stage_reg_r_23;
  output \quot_reg[8]_0 ;
  output [14:0]Q;
  output \trunc_ln717_1_reg_1523_reg[9] ;
  output \trunc_ln717_1_reg_1523_reg[10] ;
  output \trunc_ln717_1_reg_1523_reg[11] ;
  output \trunc_ln717_1_reg_1523_reg[12] ;
  output \quot_reg[13]_0 ;
  output \trunc_ln717_1_reg_1523_reg[14] ;
  output \trunc_ln717_1_reg_1523_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]mem_reg;
  input [3:0]mem_reg_0;
  input [31:0]D;
  input [47:0]out;

  wire [31:0]D;
  wire [14:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [15:0]dividend_tmp;
  wire [63:56]divisor0;
  wire \divisor0_reg_n_23_[16] ;
  wire \divisor0_reg_n_23_[17] ;
  wire \divisor0_reg_n_23_[18] ;
  wire \divisor0_reg_n_23_[19] ;
  wire \divisor0_reg_n_23_[20] ;
  wire \divisor0_reg_n_23_[21] ;
  wire \divisor0_reg_n_23_[22] ;
  wire \divisor0_reg_n_23_[23] ;
  wire \divisor0_reg_n_23_[24] ;
  wire \divisor0_reg_n_23_[25] ;
  wire \divisor0_reg_n_23_[26] ;
  wire \divisor0_reg_n_23_[27] ;
  wire \divisor0_reg_n_23_[28] ;
  wire \divisor0_reg_n_23_[29] ;
  wire \divisor0_reg_n_23_[30] ;
  wire \divisor0_reg_n_23_[31] ;
  wire \divisor0_reg_n_23_[32] ;
  wire \divisor0_reg_n_23_[33] ;
  wire \divisor0_reg_n_23_[34] ;
  wire \divisor0_reg_n_23_[35] ;
  wire \divisor0_reg_n_23_[36] ;
  wire \divisor0_reg_n_23_[37] ;
  wire \divisor0_reg_n_23_[38] ;
  wire \divisor0_reg_n_23_[39] ;
  wire \divisor0_reg_n_23_[40] ;
  wire \divisor0_reg_n_23_[41] ;
  wire \divisor0_reg_n_23_[42] ;
  wire \divisor0_reg_n_23_[43] ;
  wire \divisor0_reg_n_23_[44] ;
  wire \divisor0_reg_n_23_[45] ;
  wire \divisor0_reg_n_23_[46] ;
  wire \divisor0_reg_n_23_[47] ;
  wire \divisor0_reg_n_23_[48] ;
  wire \divisor0_reg_n_23_[49] ;
  wire \divisor0_reg_n_23_[50] ;
  wire \divisor0_reg_n_23_[51] ;
  wire \divisor0_reg_n_23_[52] ;
  wire \divisor0_reg_n_23_[53] ;
  wire \divisor0_reg_n_23_[54] ;
  wire \divisor0_reg_n_23_[55] ;
  wire \divisor0_reg_n_23_[56] ;
  wire \divisor0_reg_n_23_[57] ;
  wire \divisor0_reg_n_23_[58] ;
  wire \divisor0_reg_n_23_[59] ;
  wire \divisor0_reg_n_23_[60] ;
  wire \divisor0_reg_n_23_[61] ;
  wire \divisor0_reg_n_23_[62] ;
  wire \divisor0_reg_n_23_[63] ;
  wire done0;
  wire [0:0]grp_fu_987_p2;
  wire [7:0]mem_reg;
  wire [3:0]mem_reg_0;
  wire [47:0]out;
  wire [63:56]p_0_in;
  wire \quot_reg[13]_0 ;
  wire \quot_reg[8]_0 ;
  wire r_stage_reg_r_21;
  wire r_stage_reg_r_23;
  wire start0;
  wire \trunc_ln717_1_reg_1523_reg[0] ;
  wire \trunc_ln717_1_reg_1523_reg[10] ;
  wire \trunc_ln717_1_reg_1523_reg[11] ;
  wire \trunc_ln717_1_reg_1523_reg[12] ;
  wire \trunc_ln717_1_reg_1523_reg[14] ;
  wire \trunc_ln717_1_reg_1523_reg[9] ;

  LUT1 #(
    .INIT(2'h1)) 
    cal_tmp_carry__13_i_1
       (.I0(divisor0[59]),
        .O(p_0_in[59]));
  LUT1 #(
    .INIT(2'h1)) 
    cal_tmp_carry__13_i_2
       (.I0(divisor0[58]),
        .O(p_0_in[58]));
  LUT1 #(
    .INIT(2'h1)) 
    cal_tmp_carry__13_i_3
       (.I0(divisor0[57]),
        .O(p_0_in[57]));
  LUT1 #(
    .INIT(2'h1)) 
    cal_tmp_carry__13_i_4
       (.I0(divisor0[56]),
        .O(p_0_in[56]));
  LUT1 #(
    .INIT(2'h1)) 
    cal_tmp_carry__14_i_1
       (.I0(divisor0[63]),
        .O(p_0_in[63]));
  LUT1 #(
    .INIT(2'h1)) 
    cal_tmp_carry__14_i_2
       (.I0(divisor0[62]),
        .O(p_0_in[62]));
  LUT1 #(
    .INIT(2'h1)) 
    cal_tmp_carry__14_i_3
       (.I0(divisor0[61]),
        .O(p_0_in[61]));
  LUT1 #(
    .INIT(2'h1)) 
    cal_tmp_carry__14_i_4
       (.I0(divisor0[60]),
        .O(p_0_in[60]));
  FDRE \divisor0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[0]),
        .Q(\divisor0_reg_n_23_[16] ),
        .R(1'b0));
  FDRE \divisor0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[1]),
        .Q(\divisor0_reg_n_23_[17] ),
        .R(1'b0));
  FDRE \divisor0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[2]),
        .Q(\divisor0_reg_n_23_[18] ),
        .R(1'b0));
  FDRE \divisor0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[3]),
        .Q(\divisor0_reg_n_23_[19] ),
        .R(1'b0));
  FDRE \divisor0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[4]),
        .Q(\divisor0_reg_n_23_[20] ),
        .R(1'b0));
  FDRE \divisor0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[5]),
        .Q(\divisor0_reg_n_23_[21] ),
        .R(1'b0));
  FDRE \divisor0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[6]),
        .Q(\divisor0_reg_n_23_[22] ),
        .R(1'b0));
  FDRE \divisor0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[7]),
        .Q(\divisor0_reg_n_23_[23] ),
        .R(1'b0));
  FDRE \divisor0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[8]),
        .Q(\divisor0_reg_n_23_[24] ),
        .R(1'b0));
  FDRE \divisor0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[9]),
        .Q(\divisor0_reg_n_23_[25] ),
        .R(1'b0));
  FDRE \divisor0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[10]),
        .Q(\divisor0_reg_n_23_[26] ),
        .R(1'b0));
  FDRE \divisor0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[11]),
        .Q(\divisor0_reg_n_23_[27] ),
        .R(1'b0));
  FDRE \divisor0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[12]),
        .Q(\divisor0_reg_n_23_[28] ),
        .R(1'b0));
  FDRE \divisor0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[13]),
        .Q(\divisor0_reg_n_23_[29] ),
        .R(1'b0));
  FDRE \divisor0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[14]),
        .Q(\divisor0_reg_n_23_[30] ),
        .R(1'b0));
  FDRE \divisor0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[15]),
        .Q(\divisor0_reg_n_23_[31] ),
        .R(1'b0));
  FDRE \divisor0_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[16]),
        .Q(\divisor0_reg_n_23_[32] ),
        .R(1'b0));
  FDRE \divisor0_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[17]),
        .Q(\divisor0_reg_n_23_[33] ),
        .R(1'b0));
  FDRE \divisor0_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[18]),
        .Q(\divisor0_reg_n_23_[34] ),
        .R(1'b0));
  FDRE \divisor0_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[19]),
        .Q(\divisor0_reg_n_23_[35] ),
        .R(1'b0));
  FDRE \divisor0_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[20]),
        .Q(\divisor0_reg_n_23_[36] ),
        .R(1'b0));
  FDRE \divisor0_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[21]),
        .Q(\divisor0_reg_n_23_[37] ),
        .R(1'b0));
  FDRE \divisor0_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[22]),
        .Q(\divisor0_reg_n_23_[38] ),
        .R(1'b0));
  FDRE \divisor0_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[23]),
        .Q(\divisor0_reg_n_23_[39] ),
        .R(1'b0));
  FDRE \divisor0_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[24]),
        .Q(\divisor0_reg_n_23_[40] ),
        .R(1'b0));
  FDRE \divisor0_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[25]),
        .Q(\divisor0_reg_n_23_[41] ),
        .R(1'b0));
  FDRE \divisor0_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[26]),
        .Q(\divisor0_reg_n_23_[42] ),
        .R(1'b0));
  FDRE \divisor0_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[27]),
        .Q(\divisor0_reg_n_23_[43] ),
        .R(1'b0));
  FDRE \divisor0_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[28]),
        .Q(\divisor0_reg_n_23_[44] ),
        .R(1'b0));
  FDRE \divisor0_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[29]),
        .Q(\divisor0_reg_n_23_[45] ),
        .R(1'b0));
  FDRE \divisor0_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[30]),
        .Q(\divisor0_reg_n_23_[46] ),
        .R(1'b0));
  FDRE \divisor0_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[31]),
        .Q(\divisor0_reg_n_23_[47] ),
        .R(1'b0));
  FDRE \divisor0_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[32]),
        .Q(\divisor0_reg_n_23_[48] ),
        .R(1'b0));
  FDRE \divisor0_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[33]),
        .Q(\divisor0_reg_n_23_[49] ),
        .R(1'b0));
  FDRE \divisor0_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[34]),
        .Q(\divisor0_reg_n_23_[50] ),
        .R(1'b0));
  FDRE \divisor0_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[35]),
        .Q(\divisor0_reg_n_23_[51] ),
        .R(1'b0));
  FDRE \divisor0_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[36]),
        .Q(\divisor0_reg_n_23_[52] ),
        .R(1'b0));
  FDRE \divisor0_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[37]),
        .Q(\divisor0_reg_n_23_[53] ),
        .R(1'b0));
  FDRE \divisor0_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[38]),
        .Q(\divisor0_reg_n_23_[54] ),
        .R(1'b0));
  FDRE \divisor0_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[39]),
        .Q(\divisor0_reg_n_23_[55] ),
        .R(1'b0));
  FDRE \divisor0_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[40]),
        .Q(\divisor0_reg_n_23_[56] ),
        .R(1'b0));
  FDRE \divisor0_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[41]),
        .Q(\divisor0_reg_n_23_[57] ),
        .R(1'b0));
  FDRE \divisor0_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[42]),
        .Q(\divisor0_reg_n_23_[58] ),
        .R(1'b0));
  FDRE \divisor0_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[43]),
        .Q(\divisor0_reg_n_23_[59] ),
        .R(1'b0));
  FDRE \divisor0_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[44]),
        .Q(\divisor0_reg_n_23_[60] ),
        .R(1'b0));
  FDRE \divisor0_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[45]),
        .Q(\divisor0_reg_n_23_[61] ),
        .R(1'b0));
  FDRE \divisor0_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[46]),
        .Q(\divisor0_reg_n_23_[62] ),
        .R(1'b0));
  FDRE \divisor0_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out[47]),
        .Q(\divisor0_reg_n_23_[63] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_43
       (.I0(mem_reg[0]),
        .I1(mem_reg_0[1]),
        .I2(grp_fu_987_p2),
        .O(\trunc_ln717_1_reg_1523_reg[0] ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    mem_reg_i_44
       (.I0(mem_reg[7]),
        .I1(mem_reg_0[1]),
        .I2(Q[13]),
        .I3(mem_reg_0[2]),
        .I4(mem_reg_0[3]),
        .O(\trunc_ln717_1_reg_1523_reg[14] ));
  LUT5 #(
    .INIT(32'h000000CA)) 
    mem_reg_i_45
       (.I0(Q[12]),
        .I1(mem_reg[6]),
        .I2(mem_reg_0[1]),
        .I3(mem_reg_0[2]),
        .I4(mem_reg_0[3]),
        .O(\quot_reg[13]_0 ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    mem_reg_i_46
       (.I0(mem_reg[5]),
        .I1(mem_reg_0[1]),
        .I2(Q[11]),
        .I3(mem_reg_0[2]),
        .I4(mem_reg_0[3]),
        .O(\trunc_ln717_1_reg_1523_reg[12] ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    mem_reg_i_47
       (.I0(mem_reg[4]),
        .I1(mem_reg_0[1]),
        .I2(Q[10]),
        .I3(mem_reg_0[2]),
        .I4(mem_reg_0[3]),
        .O(\trunc_ln717_1_reg_1523_reg[11] ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    mem_reg_i_48
       (.I0(mem_reg[3]),
        .I1(mem_reg_0[1]),
        .I2(Q[9]),
        .I3(mem_reg_0[2]),
        .I4(mem_reg_0[3]),
        .O(\trunc_ln717_1_reg_1523_reg[10] ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    mem_reg_i_49
       (.I0(mem_reg[2]),
        .I1(mem_reg_0[1]),
        .I2(Q[8]),
        .I3(mem_reg_0[2]),
        .I4(mem_reg_0[3]),
        .O(\trunc_ln717_1_reg_1523_reg[9] ));
  LUT5 #(
    .INIT(32'h000000CA)) 
    mem_reg_i_50
       (.I0(Q[7]),
        .I1(mem_reg[1]),
        .I2(mem_reg_0[1]),
        .I3(mem_reg_0[2]),
        .I4(mem_reg_0[3]),
        .O(\quot_reg[8]_0 ));
  design_1_nnlayer_0_0_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u
       (.D(dividend_tmp),
        .E(done0),
        .Q(divisor0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dividend0_reg[55]_0 (D),
        .\divisor0_reg[63]_0 ({\divisor0_reg_n_23_[63] ,\divisor0_reg_n_23_[62] ,\divisor0_reg_n_23_[61] ,\divisor0_reg_n_23_[60] ,\divisor0_reg_n_23_[59] ,\divisor0_reg_n_23_[58] ,\divisor0_reg_n_23_[57] ,\divisor0_reg_n_23_[56] ,\divisor0_reg_n_23_[55] ,\divisor0_reg_n_23_[54] ,\divisor0_reg_n_23_[53] ,\divisor0_reg_n_23_[52] ,\divisor0_reg_n_23_[51] ,\divisor0_reg_n_23_[50] ,\divisor0_reg_n_23_[49] ,\divisor0_reg_n_23_[48] ,\divisor0_reg_n_23_[47] ,\divisor0_reg_n_23_[46] ,\divisor0_reg_n_23_[45] ,\divisor0_reg_n_23_[44] ,\divisor0_reg_n_23_[43] ,\divisor0_reg_n_23_[42] ,\divisor0_reg_n_23_[41] ,\divisor0_reg_n_23_[40] ,\divisor0_reg_n_23_[39] ,\divisor0_reg_n_23_[38] ,\divisor0_reg_n_23_[37] ,\divisor0_reg_n_23_[36] ,\divisor0_reg_n_23_[35] ,\divisor0_reg_n_23_[34] ,\divisor0_reg_n_23_[33] ,\divisor0_reg_n_23_[32] ,\divisor0_reg_n_23_[31] ,\divisor0_reg_n_23_[30] ,\divisor0_reg_n_23_[29] ,\divisor0_reg_n_23_[28] ,\divisor0_reg_n_23_[27] ,\divisor0_reg_n_23_[26] ,\divisor0_reg_n_23_[25] ,\divisor0_reg_n_23_[24] ,\divisor0_reg_n_23_[23] ,\divisor0_reg_n_23_[22] ,\divisor0_reg_n_23_[21] ,\divisor0_reg_n_23_[20] ,\divisor0_reg_n_23_[19] ,\divisor0_reg_n_23_[18] ,\divisor0_reg_n_23_[17] ,\divisor0_reg_n_23_[16] }),
        .p_0_in(p_0_in),
        .\r_stage_reg[0]_0 (start0),
        .r_stage_reg_r_21_0(r_stage_reg_r_21),
        .r_stage_reg_r_23_0(r_stage_reg_r_23));
  FDRE \quot_reg[0] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[0]),
        .Q(grp_fu_987_p2),
        .R(1'b0));
  FDRE \quot_reg[10] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[10]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \quot_reg[11] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[11]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \quot_reg[12] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[12]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \quot_reg[13] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[13]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \quot_reg[14] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[14]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \quot_reg[15] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[15]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \quot_reg[1] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[1]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \quot_reg[2] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[2]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \quot_reg[3] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[3]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \quot_reg[4] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[4]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \quot_reg[5] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[5]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \quot_reg[6] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[6]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \quot_reg[7] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[7]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \quot_reg[8] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[8]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \quot_reg[9] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[9]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    start0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_0[0]),
        .Q(start0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq" *) 
module design_1_nnlayer_0_0_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq
   (r_stage_reg_r_21_0,
    r_stage_reg_r_23_0,
    E,
    Q,
    D,
    ap_rst_n_inv,
    ap_clk,
    \r_stage_reg[0]_0 ,
    p_0_in,
    \dividend0_reg[55]_0 ,
    \divisor0_reg[63]_0 );
  output r_stage_reg_r_21_0;
  output r_stage_reg_r_23_0;
  output [0:0]E;
  output [7:0]Q;
  output [15:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]\r_stage_reg[0]_0 ;
  input [7:0]p_0_in;
  input [31:0]\dividend0_reg[55]_0 ;
  input [47:0]\divisor0_reg[63]_0 ;

  wire [15:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire cal_tmp_carry__0_i_1_n_23;
  wire cal_tmp_carry__0_i_2_n_23;
  wire cal_tmp_carry__0_i_3_n_23;
  wire cal_tmp_carry__0_i_4_n_23;
  wire cal_tmp_carry__0_n_23;
  wire cal_tmp_carry__0_n_24;
  wire cal_tmp_carry__0_n_25;
  wire cal_tmp_carry__0_n_26;
  wire cal_tmp_carry__0_n_27;
  wire cal_tmp_carry__0_n_28;
  wire cal_tmp_carry__0_n_29;
  wire cal_tmp_carry__0_n_30;
  wire cal_tmp_carry__10_i_5_n_23;
  wire cal_tmp_carry__10_i_6_n_23;
  wire cal_tmp_carry__10_i_7_n_23;
  wire cal_tmp_carry__10_i_8_n_23;
  wire cal_tmp_carry__10_n_23;
  wire cal_tmp_carry__10_n_24;
  wire cal_tmp_carry__10_n_25;
  wire cal_tmp_carry__10_n_26;
  wire cal_tmp_carry__10_n_27;
  wire cal_tmp_carry__10_n_28;
  wire cal_tmp_carry__10_n_29;
  wire cal_tmp_carry__10_n_30;
  wire cal_tmp_carry__11_i_5_n_23;
  wire cal_tmp_carry__11_i_6_n_23;
  wire cal_tmp_carry__11_i_7_n_23;
  wire cal_tmp_carry__11_i_8_n_23;
  wire cal_tmp_carry__11_n_23;
  wire cal_tmp_carry__11_n_24;
  wire cal_tmp_carry__11_n_25;
  wire cal_tmp_carry__11_n_26;
  wire cal_tmp_carry__11_n_27;
  wire cal_tmp_carry__11_n_28;
  wire cal_tmp_carry__11_n_29;
  wire cal_tmp_carry__11_n_30;
  wire cal_tmp_carry__12_i_5_n_23;
  wire cal_tmp_carry__12_i_6_n_23;
  wire cal_tmp_carry__12_i_7_n_23;
  wire cal_tmp_carry__12_i_8_n_23;
  wire cal_tmp_carry__12_n_23;
  wire cal_tmp_carry__12_n_24;
  wire cal_tmp_carry__12_n_25;
  wire cal_tmp_carry__12_n_26;
  wire cal_tmp_carry__12_n_28;
  wire cal_tmp_carry__12_n_29;
  wire cal_tmp_carry__12_n_30;
  wire cal_tmp_carry__13_n_23;
  wire cal_tmp_carry__13_n_24;
  wire cal_tmp_carry__13_n_25;
  wire cal_tmp_carry__13_n_26;
  wire cal_tmp_carry__14_n_24;
  wire cal_tmp_carry__14_n_25;
  wire cal_tmp_carry__14_n_26;
  wire cal_tmp_carry__1_i_1_n_23;
  wire cal_tmp_carry__1_i_2__0_n_23;
  wire cal_tmp_carry__1_i_3__0_n_23;
  wire cal_tmp_carry__1_i_4__0_n_23;
  wire cal_tmp_carry__1_n_23;
  wire cal_tmp_carry__1_n_24;
  wire cal_tmp_carry__1_n_25;
  wire cal_tmp_carry__1_n_26;
  wire cal_tmp_carry__1_n_27;
  wire cal_tmp_carry__1_n_28;
  wire cal_tmp_carry__1_n_29;
  wire cal_tmp_carry__1_n_30;
  wire cal_tmp_carry__2_i_1__0_n_23;
  wire cal_tmp_carry__2_i_2__0_n_23;
  wire cal_tmp_carry__2_i_3__0_n_23;
  wire cal_tmp_carry__2_i_4__0_n_23;
  wire cal_tmp_carry__2_n_23;
  wire cal_tmp_carry__2_n_24;
  wire cal_tmp_carry__2_n_25;
  wire cal_tmp_carry__2_n_26;
  wire cal_tmp_carry__2_n_27;
  wire cal_tmp_carry__2_n_28;
  wire cal_tmp_carry__2_n_29;
  wire cal_tmp_carry__2_n_30;
  wire cal_tmp_carry__3_i_5_n_23;
  wire cal_tmp_carry__3_i_6_n_23;
  wire cal_tmp_carry__3_i_7_n_23;
  wire cal_tmp_carry__3_i_8_n_23;
  wire cal_tmp_carry__3_n_23;
  wire cal_tmp_carry__3_n_24;
  wire cal_tmp_carry__3_n_25;
  wire cal_tmp_carry__3_n_26;
  wire cal_tmp_carry__3_n_27;
  wire cal_tmp_carry__3_n_28;
  wire cal_tmp_carry__3_n_29;
  wire cal_tmp_carry__3_n_30;
  wire cal_tmp_carry__4_i_5_n_23;
  wire cal_tmp_carry__4_i_6_n_23;
  wire cal_tmp_carry__4_i_7_n_23;
  wire cal_tmp_carry__4_i_8_n_23;
  wire cal_tmp_carry__4_n_23;
  wire cal_tmp_carry__4_n_24;
  wire cal_tmp_carry__4_n_25;
  wire cal_tmp_carry__4_n_26;
  wire cal_tmp_carry__4_n_27;
  wire cal_tmp_carry__4_n_28;
  wire cal_tmp_carry__4_n_29;
  wire cal_tmp_carry__4_n_30;
  wire cal_tmp_carry__5_i_5_n_23;
  wire cal_tmp_carry__5_i_6_n_23;
  wire cal_tmp_carry__5_i_7_n_23;
  wire cal_tmp_carry__5_i_8_n_23;
  wire cal_tmp_carry__5_n_23;
  wire cal_tmp_carry__5_n_24;
  wire cal_tmp_carry__5_n_25;
  wire cal_tmp_carry__5_n_26;
  wire cal_tmp_carry__5_n_27;
  wire cal_tmp_carry__5_n_28;
  wire cal_tmp_carry__5_n_29;
  wire cal_tmp_carry__5_n_30;
  wire cal_tmp_carry__6_i_5_n_23;
  wire cal_tmp_carry__6_i_6_n_23;
  wire cal_tmp_carry__6_i_7_n_23;
  wire cal_tmp_carry__6_i_8_n_23;
  wire cal_tmp_carry__6_n_23;
  wire cal_tmp_carry__6_n_24;
  wire cal_tmp_carry__6_n_25;
  wire cal_tmp_carry__6_n_26;
  wire cal_tmp_carry__6_n_27;
  wire cal_tmp_carry__6_n_28;
  wire cal_tmp_carry__6_n_29;
  wire cal_tmp_carry__6_n_30;
  wire cal_tmp_carry__7_i_5_n_23;
  wire cal_tmp_carry__7_i_6_n_23;
  wire cal_tmp_carry__7_i_7_n_23;
  wire cal_tmp_carry__7_i_8_n_23;
  wire cal_tmp_carry__7_n_23;
  wire cal_tmp_carry__7_n_24;
  wire cal_tmp_carry__7_n_25;
  wire cal_tmp_carry__7_n_26;
  wire cal_tmp_carry__7_n_27;
  wire cal_tmp_carry__7_n_28;
  wire cal_tmp_carry__7_n_29;
  wire cal_tmp_carry__7_n_30;
  wire cal_tmp_carry__8_i_5_n_23;
  wire cal_tmp_carry__8_i_6_n_23;
  wire cal_tmp_carry__8_i_7_n_23;
  wire cal_tmp_carry__8_i_8_n_23;
  wire cal_tmp_carry__8_n_23;
  wire cal_tmp_carry__8_n_24;
  wire cal_tmp_carry__8_n_25;
  wire cal_tmp_carry__8_n_26;
  wire cal_tmp_carry__8_n_27;
  wire cal_tmp_carry__8_n_28;
  wire cal_tmp_carry__8_n_29;
  wire cal_tmp_carry__8_n_30;
  wire cal_tmp_carry__9_i_5_n_23;
  wire cal_tmp_carry__9_i_6_n_23;
  wire cal_tmp_carry__9_i_7_n_23;
  wire cal_tmp_carry__9_i_8_n_23;
  wire cal_tmp_carry__9_n_23;
  wire cal_tmp_carry__9_n_24;
  wire cal_tmp_carry__9_n_25;
  wire cal_tmp_carry__9_n_26;
  wire cal_tmp_carry__9_n_27;
  wire cal_tmp_carry__9_n_28;
  wire cal_tmp_carry__9_n_29;
  wire cal_tmp_carry__9_n_30;
  wire cal_tmp_carry_i_1_n_23;
  wire cal_tmp_carry_i_2_n_23;
  wire cal_tmp_carry_i_3_n_23;
  wire cal_tmp_carry_i_4_n_23;
  wire cal_tmp_carry_n_23;
  wire cal_tmp_carry_n_24;
  wire cal_tmp_carry_n_25;
  wire cal_tmp_carry_n_26;
  wire cal_tmp_carry_n_27;
  wire cal_tmp_carry_n_28;
  wire cal_tmp_carry_n_29;
  wire cal_tmp_carry_n_30;
  wire [55:24]dividend0;
  wire [31:0]\dividend0_reg[55]_0 ;
  wire [55:16]dividend_tmp;
  wire \dividend_tmp[10]_i_1__0_n_23 ;
  wire \dividend_tmp[11]_i_1__0_n_23 ;
  wire \dividend_tmp[12]_i_1__0_n_23 ;
  wire \dividend_tmp[13]_i_1__0_n_23 ;
  wire \dividend_tmp[14]_i_1__0_n_23 ;
  wire \dividend_tmp[15]_i_1__0_n_23 ;
  wire \dividend_tmp[16]_i_1__0_n_23 ;
  wire \dividend_tmp[17]_i_1__0_n_23 ;
  wire \dividend_tmp[18]_i_1__0_n_23 ;
  wire \dividend_tmp[19]_i_1__0_n_23 ;
  wire \dividend_tmp[1]_i_1__0_n_23 ;
  wire \dividend_tmp[20]_i_1__0_n_23 ;
  wire \dividend_tmp[21]_i_1__0_n_23 ;
  wire \dividend_tmp[22]_i_1__0_n_23 ;
  wire \dividend_tmp[23]_i_1__0_n_23 ;
  wire \dividend_tmp[24]_i_1__0_n_23 ;
  wire \dividend_tmp[25]_i_1_n_23 ;
  wire \dividend_tmp[26]_i_1_n_23 ;
  wire \dividend_tmp[27]_i_1_n_23 ;
  wire \dividend_tmp[28]_i_1_n_23 ;
  wire \dividend_tmp[29]_i_1_n_23 ;
  wire \dividend_tmp[2]_i_1__0_n_23 ;
  wire \dividend_tmp[30]_i_1_n_23 ;
  wire \dividend_tmp[31]_i_1_n_23 ;
  wire \dividend_tmp[32]_i_1_n_23 ;
  wire \dividend_tmp[33]_i_1_n_23 ;
  wire \dividend_tmp[34]_i_1_n_23 ;
  wire \dividend_tmp[35]_i_1_n_23 ;
  wire \dividend_tmp[36]_i_1_n_23 ;
  wire \dividend_tmp[37]_i_1_n_23 ;
  wire \dividend_tmp[38]_i_1_n_23 ;
  wire \dividend_tmp[39]_i_1_n_23 ;
  wire \dividend_tmp[3]_i_1__0_n_23 ;
  wire \dividend_tmp[40]_i_1_n_23 ;
  wire \dividend_tmp[41]_i_1_n_23 ;
  wire \dividend_tmp[42]_i_1_n_23 ;
  wire \dividend_tmp[43]_i_1_n_23 ;
  wire \dividend_tmp[44]_i_1_n_23 ;
  wire \dividend_tmp[45]_i_1_n_23 ;
  wire \dividend_tmp[46]_i_1_n_23 ;
  wire \dividend_tmp[47]_i_1_n_23 ;
  wire \dividend_tmp[48]_i_1_n_23 ;
  wire \dividend_tmp[49]_i_1_n_23 ;
  wire \dividend_tmp[4]_i_1__0_n_23 ;
  wire \dividend_tmp[50]_i_1_n_23 ;
  wire \dividend_tmp[51]_i_1_n_23 ;
  wire \dividend_tmp[52]_i_1_n_23 ;
  wire \dividend_tmp[53]_i_1_n_23 ;
  wire \dividend_tmp[54]_i_1_n_23 ;
  wire \dividend_tmp[55]_i_1_n_23 ;
  wire \dividend_tmp[5]_i_1__0_n_23 ;
  wire \dividend_tmp[6]_i_1__0_n_23 ;
  wire \dividend_tmp[7]_i_1__0_n_23 ;
  wire \dividend_tmp[8]_i_1__0_n_23 ;
  wire \dividend_tmp[9]_i_1__0_n_23 ;
  wire [55:16]divisor0;
  wire [47:0]\divisor0_reg[63]_0 ;
  wire [7:0]p_0_in;
  wire p_0_in_0;
  wire [0:0]p_2_out;
  wire [0:0]\r_stage_reg[0]_0 ;
  wire \r_stage_reg[0]_rep_n_23 ;
  wire \r_stage_reg[32]_srl32___udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_30_n_24 ;
  wire \r_stage_reg[54]_srl22___udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_52_n_23 ;
  wire \r_stage_reg[55]_udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_53_n_23 ;
  wire r_stage_reg_gate_n_23;
  wire \r_stage_reg_n_23_[0] ;
  wire r_stage_reg_r_0_n_23;
  wire r_stage_reg_r_10_n_23;
  wire r_stage_reg_r_11_n_23;
  wire r_stage_reg_r_12_n_23;
  wire r_stage_reg_r_13_n_23;
  wire r_stage_reg_r_14_n_23;
  wire r_stage_reg_r_15_n_23;
  wire r_stage_reg_r_16_n_23;
  wire r_stage_reg_r_17_n_23;
  wire r_stage_reg_r_18_n_23;
  wire r_stage_reg_r_19_n_23;
  wire r_stage_reg_r_1_n_23;
  wire r_stage_reg_r_20_n_23;
  wire r_stage_reg_r_21_0;
  wire r_stage_reg_r_22_n_23;
  wire r_stage_reg_r_23_0;
  wire r_stage_reg_r_24_n_23;
  wire r_stage_reg_r_25_n_23;
  wire r_stage_reg_r_26_n_23;
  wire r_stage_reg_r_27_n_23;
  wire r_stage_reg_r_28_n_23;
  wire r_stage_reg_r_29_n_23;
  wire r_stage_reg_r_2_n_23;
  wire r_stage_reg_r_30_n_23;
  wire r_stage_reg_r_31_n_23;
  wire r_stage_reg_r_32_n_23;
  wire r_stage_reg_r_33_n_23;
  wire r_stage_reg_r_34_n_23;
  wire r_stage_reg_r_35_n_23;
  wire r_stage_reg_r_36_n_23;
  wire r_stage_reg_r_37_n_23;
  wire r_stage_reg_r_38_n_23;
  wire r_stage_reg_r_39_n_23;
  wire r_stage_reg_r_3_n_23;
  wire r_stage_reg_r_40_n_23;
  wire r_stage_reg_r_41_n_23;
  wire r_stage_reg_r_42_n_23;
  wire r_stage_reg_r_43_n_23;
  wire r_stage_reg_r_44_n_23;
  wire r_stage_reg_r_45_n_23;
  wire r_stage_reg_r_46_n_23;
  wire r_stage_reg_r_47_n_23;
  wire r_stage_reg_r_48_n_23;
  wire r_stage_reg_r_49_n_23;
  wire r_stage_reg_r_4_n_23;
  wire r_stage_reg_r_50_n_23;
  wire r_stage_reg_r_51_n_23;
  wire r_stage_reg_r_52_n_23;
  wire r_stage_reg_r_53_n_23;
  wire r_stage_reg_r_5_n_23;
  wire r_stage_reg_r_6_n_23;
  wire r_stage_reg_r_7_n_23;
  wire r_stage_reg_r_8_n_23;
  wire r_stage_reg_r_9_n_23;
  wire r_stage_reg_r_n_23;
  wire [54:0]remd_tmp;
  wire \remd_tmp[0]_i_1_n_23 ;
  wire \remd_tmp[10]_i_1_n_23 ;
  wire \remd_tmp[11]_i_1_n_23 ;
  wire \remd_tmp[12]_i_1_n_23 ;
  wire \remd_tmp[13]_i_1_n_23 ;
  wire \remd_tmp[14]_i_1_n_23 ;
  wire \remd_tmp[15]_i_1_n_23 ;
  wire \remd_tmp[16]_i_1_n_23 ;
  wire \remd_tmp[17]_i_1_n_23 ;
  wire \remd_tmp[18]_i_1_n_23 ;
  wire \remd_tmp[19]_i_1_n_23 ;
  wire \remd_tmp[1]_i_1_n_23 ;
  wire \remd_tmp[20]_i_1_n_23 ;
  wire \remd_tmp[21]_i_1_n_23 ;
  wire \remd_tmp[22]_i_1_n_23 ;
  wire \remd_tmp[23]_i_1_n_23 ;
  wire \remd_tmp[24]_i_1_n_23 ;
  wire \remd_tmp[25]_i_1_n_23 ;
  wire \remd_tmp[26]_i_1_n_23 ;
  wire \remd_tmp[27]_i_1_n_23 ;
  wire \remd_tmp[28]_i_1_n_23 ;
  wire \remd_tmp[29]_i_1_n_23 ;
  wire \remd_tmp[2]_i_1_n_23 ;
  wire \remd_tmp[30]_i_1_n_23 ;
  wire \remd_tmp[31]_i_1_n_23 ;
  wire \remd_tmp[32]_i_1_n_23 ;
  wire \remd_tmp[33]_i_1_n_23 ;
  wire \remd_tmp[34]_i_1_n_23 ;
  wire \remd_tmp[35]_i_1_n_23 ;
  wire \remd_tmp[36]_i_1_n_23 ;
  wire \remd_tmp[37]_i_1_n_23 ;
  wire \remd_tmp[38]_i_1_n_23 ;
  wire \remd_tmp[39]_i_1_n_23 ;
  wire \remd_tmp[3]_i_1_n_23 ;
  wire \remd_tmp[40]_i_1_n_23 ;
  wire \remd_tmp[41]_i_1_n_23 ;
  wire \remd_tmp[42]_i_1_n_23 ;
  wire \remd_tmp[43]_i_1_n_23 ;
  wire \remd_tmp[44]_i_1_n_23 ;
  wire \remd_tmp[45]_i_1_n_23 ;
  wire \remd_tmp[46]_i_1_n_23 ;
  wire \remd_tmp[47]_i_1_n_23 ;
  wire \remd_tmp[48]_i_1_n_23 ;
  wire \remd_tmp[49]_i_1_n_23 ;
  wire \remd_tmp[4]_i_1_n_23 ;
  wire \remd_tmp[50]_i_1_n_23 ;
  wire \remd_tmp[51]_i_1_n_23 ;
  wire \remd_tmp[52]_i_1_n_23 ;
  wire \remd_tmp[53]_i_1_n_23 ;
  wire \remd_tmp[54]_i_1_n_23 ;
  wire \remd_tmp[5]_i_1_n_23 ;
  wire \remd_tmp[6]_i_1_n_23 ;
  wire \remd_tmp[7]_i_1_n_23 ;
  wire \remd_tmp[8]_i_1_n_23 ;
  wire \remd_tmp[9]_i_1_n_23 ;
  wire [54:15]remd_tmp_mux;
  wire [3:3]NLW_cal_tmp_carry__12_O_UNCONNECTED;
  wire [3:0]NLW_cal_tmp_carry__13_O_UNCONNECTED;
  wire [3:0]NLW_cal_tmp_carry__14_O_UNCONNECTED;
  wire [3:0]NLW_cal_tmp_carry__15_CO_UNCONNECTED;
  wire [3:1]NLW_cal_tmp_carry__15_O_UNCONNECTED;
  wire \NLW_r_stage_reg[32]_srl32___udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_30_Q_UNCONNECTED ;
  wire \NLW_r_stage_reg[54]_srl22___udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_52_Q31_UNCONNECTED ;

  CARRY4 cal_tmp_carry
       (.CI(1'b0),
        .CO({cal_tmp_carry_n_23,cal_tmp_carry_n_24,cal_tmp_carry_n_25,cal_tmp_carry_n_26}),
        .CYINIT(1'b1),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry_n_27,cal_tmp_carry_n_28,cal_tmp_carry_n_29,cal_tmp_carry_n_30}),
        .S({cal_tmp_carry_i_1_n_23,cal_tmp_carry_i_2_n_23,cal_tmp_carry_i_3_n_23,cal_tmp_carry_i_4_n_23}));
  CARRY4 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_23),
        .CO({cal_tmp_carry__0_n_23,cal_tmp_carry__0_n_24,cal_tmp_carry__0_n_25,cal_tmp_carry__0_n_26}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__0_n_27,cal_tmp_carry__0_n_28,cal_tmp_carry__0_n_29,cal_tmp_carry__0_n_30}),
        .S({cal_tmp_carry__0_i_1_n_23,cal_tmp_carry__0_i_2_n_23,cal_tmp_carry__0_i_3_n_23,cal_tmp_carry__0_i_4_n_23}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_1
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[6]),
        .O(cal_tmp_carry__0_i_1_n_23));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_2
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[5]),
        .O(cal_tmp_carry__0_i_2_n_23));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_3
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[4]),
        .O(cal_tmp_carry__0_i_3_n_23));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_4
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[3]),
        .O(cal_tmp_carry__0_i_4_n_23));
  CARRY4 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_23),
        .CO({cal_tmp_carry__1_n_23,cal_tmp_carry__1_n_24,cal_tmp_carry__1_n_25,cal_tmp_carry__1_n_26}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__1_n_27,cal_tmp_carry__1_n_28,cal_tmp_carry__1_n_29,cal_tmp_carry__1_n_30}),
        .S({cal_tmp_carry__1_i_1_n_23,cal_tmp_carry__1_i_2__0_n_23,cal_tmp_carry__1_i_3__0_n_23,cal_tmp_carry__1_i_4__0_n_23}));
  CARRY4 cal_tmp_carry__10
       (.CI(cal_tmp_carry__9_n_23),
        .CO({cal_tmp_carry__10_n_23,cal_tmp_carry__10_n_24,cal_tmp_carry__10_n_25,cal_tmp_carry__10_n_26}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[46:43]),
        .O({cal_tmp_carry__10_n_27,cal_tmp_carry__10_n_28,cal_tmp_carry__10_n_29,cal_tmp_carry__10_n_30}),
        .S({cal_tmp_carry__10_i_5_n_23,cal_tmp_carry__10_i_6_n_23,cal_tmp_carry__10_i_7_n_23,cal_tmp_carry__10_i_8_n_23}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__10_i_1
       (.I0(remd_tmp[46]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[46]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__10_i_2
       (.I0(remd_tmp[45]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[45]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__10_i_3
       (.I0(remd_tmp[44]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[44]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__10_i_4
       (.I0(remd_tmp[43]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[43]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__10_i_5
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[46]),
        .I2(divisor0[47]),
        .O(cal_tmp_carry__10_i_5_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__10_i_6
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[45]),
        .I2(divisor0[46]),
        .O(cal_tmp_carry__10_i_6_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__10_i_7
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[44]),
        .I2(divisor0[45]),
        .O(cal_tmp_carry__10_i_7_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__10_i_8
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[43]),
        .I2(divisor0[44]),
        .O(cal_tmp_carry__10_i_8_n_23));
  CARRY4 cal_tmp_carry__11
       (.CI(cal_tmp_carry__10_n_23),
        .CO({cal_tmp_carry__11_n_23,cal_tmp_carry__11_n_24,cal_tmp_carry__11_n_25,cal_tmp_carry__11_n_26}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[50:47]),
        .O({cal_tmp_carry__11_n_27,cal_tmp_carry__11_n_28,cal_tmp_carry__11_n_29,cal_tmp_carry__11_n_30}),
        .S({cal_tmp_carry__11_i_5_n_23,cal_tmp_carry__11_i_6_n_23,cal_tmp_carry__11_i_7_n_23,cal_tmp_carry__11_i_8_n_23}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__11_i_1
       (.I0(remd_tmp[50]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[50]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__11_i_2
       (.I0(remd_tmp[49]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[49]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__11_i_3
       (.I0(remd_tmp[48]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[48]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__11_i_4
       (.I0(remd_tmp[47]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[47]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__11_i_5
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[50]),
        .I2(divisor0[51]),
        .O(cal_tmp_carry__11_i_5_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__11_i_6
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[49]),
        .I2(divisor0[50]),
        .O(cal_tmp_carry__11_i_6_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__11_i_7
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[48]),
        .I2(divisor0[49]),
        .O(cal_tmp_carry__11_i_7_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__11_i_8
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[47]),
        .I2(divisor0[48]),
        .O(cal_tmp_carry__11_i_8_n_23));
  CARRY4 cal_tmp_carry__12
       (.CI(cal_tmp_carry__11_n_23),
        .CO({cal_tmp_carry__12_n_23,cal_tmp_carry__12_n_24,cal_tmp_carry__12_n_25,cal_tmp_carry__12_n_26}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[54:51]),
        .O({NLW_cal_tmp_carry__12_O_UNCONNECTED[3],cal_tmp_carry__12_n_28,cal_tmp_carry__12_n_29,cal_tmp_carry__12_n_30}),
        .S({cal_tmp_carry__12_i_5_n_23,cal_tmp_carry__12_i_6_n_23,cal_tmp_carry__12_i_7_n_23,cal_tmp_carry__12_i_8_n_23}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__12_i_1
       (.I0(remd_tmp[54]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[54]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__12_i_2
       (.I0(remd_tmp[53]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[53]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__12_i_3
       (.I0(remd_tmp[52]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[52]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__12_i_4
       (.I0(remd_tmp[51]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[51]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__12_i_5
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[54]),
        .I2(divisor0[55]),
        .O(cal_tmp_carry__12_i_5_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__12_i_6
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[53]),
        .I2(divisor0[54]),
        .O(cal_tmp_carry__12_i_6_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__12_i_7
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[52]),
        .I2(divisor0[53]),
        .O(cal_tmp_carry__12_i_7_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__12_i_8
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[51]),
        .I2(divisor0[52]),
        .O(cal_tmp_carry__12_i_8_n_23));
  CARRY4 cal_tmp_carry__13
       (.CI(cal_tmp_carry__12_n_23),
        .CO({cal_tmp_carry__13_n_23,cal_tmp_carry__13_n_24,cal_tmp_carry__13_n_25,cal_tmp_carry__13_n_26}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_cal_tmp_carry__13_O_UNCONNECTED[3:0]),
        .S(p_0_in[3:0]));
  CARRY4 cal_tmp_carry__14
       (.CI(cal_tmp_carry__13_n_23),
        .CO({p_2_out,cal_tmp_carry__14_n_24,cal_tmp_carry__14_n_25,cal_tmp_carry__14_n_26}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_cal_tmp_carry__14_O_UNCONNECTED[3:0]),
        .S(p_0_in[7:4]));
  CARRY4 cal_tmp_carry__15
       (.CI(p_2_out),
        .CO(NLW_cal_tmp_carry__15_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_cal_tmp_carry__15_O_UNCONNECTED[3:1],p_0_in_0}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_1
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[10]),
        .O(cal_tmp_carry__1_i_1_n_23));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_2__0
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[9]),
        .O(cal_tmp_carry__1_i_2__0_n_23));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_3__0
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[8]),
        .O(cal_tmp_carry__1_i_3__0_n_23));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_4__0
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[7]),
        .O(cal_tmp_carry__1_i_4__0_n_23));
  CARRY4 cal_tmp_carry__2
       (.CI(cal_tmp_carry__1_n_23),
        .CO({cal_tmp_carry__2_n_23,cal_tmp_carry__2_n_24,cal_tmp_carry__2_n_25,cal_tmp_carry__2_n_26}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__2_n_27,cal_tmp_carry__2_n_28,cal_tmp_carry__2_n_29,cal_tmp_carry__2_n_30}),
        .S({cal_tmp_carry__2_i_1__0_n_23,cal_tmp_carry__2_i_2__0_n_23,cal_tmp_carry__2_i_3__0_n_23,cal_tmp_carry__2_i_4__0_n_23}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_1__0
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[14]),
        .O(cal_tmp_carry__2_i_1__0_n_23));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_2__0
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[13]),
        .O(cal_tmp_carry__2_i_2__0_n_23));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_3__0
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[12]),
        .O(cal_tmp_carry__2_i_3__0_n_23));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_4__0
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[11]),
        .O(cal_tmp_carry__2_i_4__0_n_23));
  CARRY4 cal_tmp_carry__3
       (.CI(cal_tmp_carry__2_n_23),
        .CO({cal_tmp_carry__3_n_23,cal_tmp_carry__3_n_24,cal_tmp_carry__3_n_25,cal_tmp_carry__3_n_26}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[18:15]),
        .O({cal_tmp_carry__3_n_27,cal_tmp_carry__3_n_28,cal_tmp_carry__3_n_29,cal_tmp_carry__3_n_30}),
        .S({cal_tmp_carry__3_i_5_n_23,cal_tmp_carry__3_i_6_n_23,cal_tmp_carry__3_i_7_n_23,cal_tmp_carry__3_i_8_n_23}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__3_i_1
       (.I0(remd_tmp[18]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[18]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__3_i_2
       (.I0(remd_tmp[17]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[17]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__3_i_3
       (.I0(remd_tmp[16]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[16]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__3_i_4
       (.I0(remd_tmp[15]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[15]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__3_i_5
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[18]),
        .I2(divisor0[19]),
        .O(cal_tmp_carry__3_i_5_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__3_i_6
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[17]),
        .I2(divisor0[18]),
        .O(cal_tmp_carry__3_i_6_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__3_i_7
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[16]),
        .I2(divisor0[17]),
        .O(cal_tmp_carry__3_i_7_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__3_i_8
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[15]),
        .I2(divisor0[16]),
        .O(cal_tmp_carry__3_i_8_n_23));
  CARRY4 cal_tmp_carry__4
       (.CI(cal_tmp_carry__3_n_23),
        .CO({cal_tmp_carry__4_n_23,cal_tmp_carry__4_n_24,cal_tmp_carry__4_n_25,cal_tmp_carry__4_n_26}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[22:19]),
        .O({cal_tmp_carry__4_n_27,cal_tmp_carry__4_n_28,cal_tmp_carry__4_n_29,cal_tmp_carry__4_n_30}),
        .S({cal_tmp_carry__4_i_5_n_23,cal_tmp_carry__4_i_6_n_23,cal_tmp_carry__4_i_7_n_23,cal_tmp_carry__4_i_8_n_23}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__4_i_1
       (.I0(remd_tmp[22]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[22]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__4_i_2
       (.I0(remd_tmp[21]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[21]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__4_i_3
       (.I0(remd_tmp[20]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[20]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__4_i_4
       (.I0(remd_tmp[19]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[19]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__4_i_5
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[22]),
        .I2(divisor0[23]),
        .O(cal_tmp_carry__4_i_5_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__4_i_6
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[21]),
        .I2(divisor0[22]),
        .O(cal_tmp_carry__4_i_6_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__4_i_7
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[20]),
        .I2(divisor0[21]),
        .O(cal_tmp_carry__4_i_7_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__4_i_8
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[19]),
        .I2(divisor0[20]),
        .O(cal_tmp_carry__4_i_8_n_23));
  CARRY4 cal_tmp_carry__5
       (.CI(cal_tmp_carry__4_n_23),
        .CO({cal_tmp_carry__5_n_23,cal_tmp_carry__5_n_24,cal_tmp_carry__5_n_25,cal_tmp_carry__5_n_26}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[26:23]),
        .O({cal_tmp_carry__5_n_27,cal_tmp_carry__5_n_28,cal_tmp_carry__5_n_29,cal_tmp_carry__5_n_30}),
        .S({cal_tmp_carry__5_i_5_n_23,cal_tmp_carry__5_i_6_n_23,cal_tmp_carry__5_i_7_n_23,cal_tmp_carry__5_i_8_n_23}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__5_i_1
       (.I0(remd_tmp[26]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[26]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__5_i_2
       (.I0(remd_tmp[25]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[25]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__5_i_3
       (.I0(remd_tmp[24]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[24]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__5_i_4
       (.I0(remd_tmp[23]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[23]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__5_i_5
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[26]),
        .I2(divisor0[27]),
        .O(cal_tmp_carry__5_i_5_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__5_i_6
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[25]),
        .I2(divisor0[26]),
        .O(cal_tmp_carry__5_i_6_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__5_i_7
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[24]),
        .I2(divisor0[25]),
        .O(cal_tmp_carry__5_i_7_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__5_i_8
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[23]),
        .I2(divisor0[24]),
        .O(cal_tmp_carry__5_i_8_n_23));
  CARRY4 cal_tmp_carry__6
       (.CI(cal_tmp_carry__5_n_23),
        .CO({cal_tmp_carry__6_n_23,cal_tmp_carry__6_n_24,cal_tmp_carry__6_n_25,cal_tmp_carry__6_n_26}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[30:27]),
        .O({cal_tmp_carry__6_n_27,cal_tmp_carry__6_n_28,cal_tmp_carry__6_n_29,cal_tmp_carry__6_n_30}),
        .S({cal_tmp_carry__6_i_5_n_23,cal_tmp_carry__6_i_6_n_23,cal_tmp_carry__6_i_7_n_23,cal_tmp_carry__6_i_8_n_23}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__6_i_1
       (.I0(remd_tmp[30]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[30]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__6_i_2
       (.I0(remd_tmp[29]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[29]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__6_i_3
       (.I0(remd_tmp[28]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[28]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__6_i_4
       (.I0(remd_tmp[27]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[27]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__6_i_5
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[30]),
        .I2(divisor0[31]),
        .O(cal_tmp_carry__6_i_5_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__6_i_6
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[29]),
        .I2(divisor0[30]),
        .O(cal_tmp_carry__6_i_6_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__6_i_7
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[28]),
        .I2(divisor0[29]),
        .O(cal_tmp_carry__6_i_7_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__6_i_8
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[27]),
        .I2(divisor0[28]),
        .O(cal_tmp_carry__6_i_8_n_23));
  CARRY4 cal_tmp_carry__7
       (.CI(cal_tmp_carry__6_n_23),
        .CO({cal_tmp_carry__7_n_23,cal_tmp_carry__7_n_24,cal_tmp_carry__7_n_25,cal_tmp_carry__7_n_26}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[34:31]),
        .O({cal_tmp_carry__7_n_27,cal_tmp_carry__7_n_28,cal_tmp_carry__7_n_29,cal_tmp_carry__7_n_30}),
        .S({cal_tmp_carry__7_i_5_n_23,cal_tmp_carry__7_i_6_n_23,cal_tmp_carry__7_i_7_n_23,cal_tmp_carry__7_i_8_n_23}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__7_i_1
       (.I0(remd_tmp[34]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[34]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__7_i_2
       (.I0(remd_tmp[33]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[33]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__7_i_3
       (.I0(remd_tmp[32]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[32]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__7_i_4
       (.I0(remd_tmp[31]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[31]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__7_i_5
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[34]),
        .I2(divisor0[35]),
        .O(cal_tmp_carry__7_i_5_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__7_i_6
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[33]),
        .I2(divisor0[34]),
        .O(cal_tmp_carry__7_i_6_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__7_i_7
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[32]),
        .I2(divisor0[33]),
        .O(cal_tmp_carry__7_i_7_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__7_i_8
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[31]),
        .I2(divisor0[32]),
        .O(cal_tmp_carry__7_i_8_n_23));
  CARRY4 cal_tmp_carry__8
       (.CI(cal_tmp_carry__7_n_23),
        .CO({cal_tmp_carry__8_n_23,cal_tmp_carry__8_n_24,cal_tmp_carry__8_n_25,cal_tmp_carry__8_n_26}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[38:35]),
        .O({cal_tmp_carry__8_n_27,cal_tmp_carry__8_n_28,cal_tmp_carry__8_n_29,cal_tmp_carry__8_n_30}),
        .S({cal_tmp_carry__8_i_5_n_23,cal_tmp_carry__8_i_6_n_23,cal_tmp_carry__8_i_7_n_23,cal_tmp_carry__8_i_8_n_23}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__8_i_1
       (.I0(remd_tmp[38]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[38]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__8_i_2
       (.I0(remd_tmp[37]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[37]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__8_i_3
       (.I0(remd_tmp[36]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[36]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__8_i_4
       (.I0(remd_tmp[35]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[35]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__8_i_5
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[38]),
        .I2(divisor0[39]),
        .O(cal_tmp_carry__8_i_5_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__8_i_6
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[37]),
        .I2(divisor0[38]),
        .O(cal_tmp_carry__8_i_6_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__8_i_7
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[36]),
        .I2(divisor0[37]),
        .O(cal_tmp_carry__8_i_7_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__8_i_8
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[35]),
        .I2(divisor0[36]),
        .O(cal_tmp_carry__8_i_8_n_23));
  CARRY4 cal_tmp_carry__9
       (.CI(cal_tmp_carry__8_n_23),
        .CO({cal_tmp_carry__9_n_23,cal_tmp_carry__9_n_24,cal_tmp_carry__9_n_25,cal_tmp_carry__9_n_26}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[42:39]),
        .O({cal_tmp_carry__9_n_27,cal_tmp_carry__9_n_28,cal_tmp_carry__9_n_29,cal_tmp_carry__9_n_30}),
        .S({cal_tmp_carry__9_i_5_n_23,cal_tmp_carry__9_i_6_n_23,cal_tmp_carry__9_i_7_n_23,cal_tmp_carry__9_i_8_n_23}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__9_i_1
       (.I0(remd_tmp[42]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[42]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__9_i_2
       (.I0(remd_tmp[41]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[41]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__9_i_3
       (.I0(remd_tmp[40]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[40]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__9_i_4
       (.I0(remd_tmp[39]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(remd_tmp_mux[39]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__9_i_5
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[42]),
        .I2(divisor0[43]),
        .O(cal_tmp_carry__9_i_5_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__9_i_6
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[41]),
        .I2(divisor0[42]),
        .O(cal_tmp_carry__9_i_6_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__9_i_7
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[40]),
        .I2(divisor0[41]),
        .O(cal_tmp_carry__9_i_7_n_23));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__9_i_8
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[39]),
        .I2(divisor0[40]),
        .O(cal_tmp_carry__9_i_8_n_23));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_1
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[2]),
        .O(cal_tmp_carry_i_1_n_23));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_2
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[1]),
        .O(cal_tmp_carry_i_2_n_23));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_3
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(remd_tmp[0]),
        .O(cal_tmp_carry_i_3_n_23));
  LUT3 #(
    .INIT(8'h1B)) 
    cal_tmp_carry_i_4
       (.I0(\r_stage_reg[0]_rep_n_23 ),
        .I1(dividend_tmp[55]),
        .I2(dividend0[55]),
        .O(cal_tmp_carry_i_4_n_23));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [0]),
        .Q(dividend0[24]),
        .R(1'b0));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [1]),
        .Q(dividend0[25]),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [2]),
        .Q(dividend0[26]),
        .R(1'b0));
  FDRE \dividend0_reg[27] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [3]),
        .Q(dividend0[27]),
        .R(1'b0));
  FDRE \dividend0_reg[28] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [4]),
        .Q(dividend0[28]),
        .R(1'b0));
  FDRE \dividend0_reg[29] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [5]),
        .Q(dividend0[29]),
        .R(1'b0));
  FDRE \dividend0_reg[30] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [6]),
        .Q(dividend0[30]),
        .R(1'b0));
  FDRE \dividend0_reg[31] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [7]),
        .Q(dividend0[31]),
        .R(1'b0));
  FDRE \dividend0_reg[32] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [8]),
        .Q(dividend0[32]),
        .R(1'b0));
  FDRE \dividend0_reg[33] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [9]),
        .Q(dividend0[33]),
        .R(1'b0));
  FDRE \dividend0_reg[34] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [10]),
        .Q(dividend0[34]),
        .R(1'b0));
  FDRE \dividend0_reg[35] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [11]),
        .Q(dividend0[35]),
        .R(1'b0));
  FDRE \dividend0_reg[36] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [12]),
        .Q(dividend0[36]),
        .R(1'b0));
  FDRE \dividend0_reg[37] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [13]),
        .Q(dividend0[37]),
        .R(1'b0));
  FDRE \dividend0_reg[38] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [14]),
        .Q(dividend0[38]),
        .R(1'b0));
  FDRE \dividend0_reg[39] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [15]),
        .Q(dividend0[39]),
        .R(1'b0));
  FDRE \dividend0_reg[40] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [16]),
        .Q(dividend0[40]),
        .R(1'b0));
  FDRE \dividend0_reg[41] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [17]),
        .Q(dividend0[41]),
        .R(1'b0));
  FDRE \dividend0_reg[42] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [18]),
        .Q(dividend0[42]),
        .R(1'b0));
  FDRE \dividend0_reg[43] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [19]),
        .Q(dividend0[43]),
        .R(1'b0));
  FDRE \dividend0_reg[44] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [20]),
        .Q(dividend0[44]),
        .R(1'b0));
  FDRE \dividend0_reg[45] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [21]),
        .Q(dividend0[45]),
        .R(1'b0));
  FDRE \dividend0_reg[46] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [22]),
        .Q(dividend0[46]),
        .R(1'b0));
  FDRE \dividend0_reg[47] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [23]),
        .Q(dividend0[47]),
        .R(1'b0));
  FDRE \dividend0_reg[48] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [24]),
        .Q(dividend0[48]),
        .R(1'b0));
  FDRE \dividend0_reg[49] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [25]),
        .Q(dividend0[49]),
        .R(1'b0));
  FDRE \dividend0_reg[50] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [26]),
        .Q(dividend0[50]),
        .R(1'b0));
  FDRE \dividend0_reg[51] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [27]),
        .Q(dividend0[51]),
        .R(1'b0));
  FDRE \dividend0_reg[52] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [28]),
        .Q(dividend0[52]),
        .R(1'b0));
  FDRE \dividend0_reg[53] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [29]),
        .Q(dividend0[53]),
        .R(1'b0));
  FDRE \dividend0_reg[54] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [30]),
        .Q(dividend0[54]),
        .R(1'b0));
  FDRE \dividend0_reg[55] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[55]_0 [31]),
        .Q(dividend0[55]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[10]_i_1__0 
       (.I0(D[9]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[10]_i_1__0_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[11]_i_1__0 
       (.I0(D[10]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[11]_i_1__0_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[12]_i_1__0 
       (.I0(D[11]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[12]_i_1__0_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[13]_i_1__0 
       (.I0(D[12]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[13]_i_1__0_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[14]_i_1__0 
       (.I0(D[13]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[14]_i_1__0_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[15]_i_1__0 
       (.I0(D[14]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[15]_i_1__0_n_23 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[16]_i_1__0 
       (.I0(D[15]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[16]_i_1__0_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[17]_i_1__0 
       (.I0(dividend_tmp[16]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[17]_i_1__0_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[18]_i_1__0 
       (.I0(dividend_tmp[17]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[18]_i_1__0_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[19]_i_1__0 
       (.I0(dividend_tmp[18]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[19]_i_1__0_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[1]_i_1__0 
       (.I0(D[0]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[1]_i_1__0_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[20]_i_1__0 
       (.I0(dividend_tmp[19]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[20]_i_1__0_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[21]_i_1__0 
       (.I0(dividend_tmp[20]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[21]_i_1__0_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[22]_i_1__0 
       (.I0(dividend_tmp[21]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[22]_i_1__0_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[23]_i_1__0 
       (.I0(dividend_tmp[22]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[23]_i_1__0_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[24]_i_1__0 
       (.I0(dividend_tmp[23]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[24]_i_1__0_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[25]_i_1 
       (.I0(dividend0[24]),
        .I1(dividend_tmp[24]),
        .I2(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[25]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[26]_i_1 
       (.I0(dividend0[25]),
        .I1(dividend_tmp[25]),
        .I2(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[26]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[27]_i_1 
       (.I0(dividend0[26]),
        .I1(dividend_tmp[26]),
        .I2(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[27]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[28]_i_1 
       (.I0(dividend0[27]),
        .I1(dividend_tmp[27]),
        .I2(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[28]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[29]_i_1 
       (.I0(dividend0[28]),
        .I1(dividend_tmp[28]),
        .I2(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[29]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[2]_i_1__0 
       (.I0(D[1]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[2]_i_1__0_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[30]_i_1 
       (.I0(dividend0[29]),
        .I1(dividend_tmp[29]),
        .I2(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[30]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[31]_i_1 
       (.I0(dividend0[30]),
        .I1(dividend_tmp[30]),
        .I2(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[31]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[32]_i_1 
       (.I0(dividend0[31]),
        .I1(dividend_tmp[31]),
        .I2(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[32]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[33]_i_1 
       (.I0(dividend0[32]),
        .I1(dividend_tmp[32]),
        .I2(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[33]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[34]_i_1 
       (.I0(dividend0[33]),
        .I1(dividend_tmp[33]),
        .I2(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[34]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[35]_i_1 
       (.I0(dividend0[34]),
        .I1(dividend_tmp[34]),
        .I2(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[35]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[36]_i_1 
       (.I0(dividend0[35]),
        .I1(dividend_tmp[35]),
        .I2(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[36]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[37]_i_1 
       (.I0(dividend0[36]),
        .I1(dividend_tmp[36]),
        .I2(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[37]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[38]_i_1 
       (.I0(dividend0[37]),
        .I1(dividend_tmp[37]),
        .I2(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[38]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[39]_i_1 
       (.I0(dividend0[38]),
        .I1(dividend_tmp[38]),
        .I2(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[39]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[3]_i_1__0 
       (.I0(D[2]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[3]_i_1__0_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[40]_i_1 
       (.I0(dividend0[39]),
        .I1(dividend_tmp[39]),
        .I2(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[40]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[41]_i_1 
       (.I0(dividend0[40]),
        .I1(dividend_tmp[40]),
        .I2(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[41]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[42]_i_1 
       (.I0(dividend0[41]),
        .I1(dividend_tmp[41]),
        .I2(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[42]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[43]_i_1 
       (.I0(dividend0[42]),
        .I1(dividend_tmp[42]),
        .I2(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[43]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[44]_i_1 
       (.I0(dividend0[43]),
        .I1(dividend_tmp[43]),
        .I2(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[44]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[45]_i_1 
       (.I0(dividend0[44]),
        .I1(dividend_tmp[44]),
        .I2(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[45]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[46]_i_1 
       (.I0(dividend0[45]),
        .I1(dividend_tmp[45]),
        .I2(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[46]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[47]_i_1 
       (.I0(dividend0[46]),
        .I1(dividend_tmp[46]),
        .I2(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[47]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[48]_i_1 
       (.I0(dividend0[47]),
        .I1(dividend_tmp[47]),
        .I2(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[48]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[49]_i_1 
       (.I0(dividend0[48]),
        .I1(dividend_tmp[48]),
        .I2(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[49]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[4]_i_1__0 
       (.I0(D[3]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[4]_i_1__0_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[50]_i_1 
       (.I0(dividend0[49]),
        .I1(dividend_tmp[49]),
        .I2(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[50]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[51]_i_1 
       (.I0(dividend0[50]),
        .I1(dividend_tmp[50]),
        .I2(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[51]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[52]_i_1 
       (.I0(dividend0[51]),
        .I1(dividend_tmp[51]),
        .I2(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[52]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[53]_i_1 
       (.I0(dividend0[52]),
        .I1(dividend_tmp[52]),
        .I2(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[53]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[54]_i_1 
       (.I0(dividend0[53]),
        .I1(dividend_tmp[53]),
        .I2(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[54]_i_1_n_23 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[55]_i_1 
       (.I0(dividend0[54]),
        .I1(dividend_tmp[54]),
        .I2(\r_stage_reg[0]_rep_n_23 ),
        .O(\dividend_tmp[55]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[5]_i_1__0 
       (.I0(D[4]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[5]_i_1__0_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[6]_i_1__0 
       (.I0(D[5]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[6]_i_1__0_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[7]_i_1__0 
       (.I0(D[6]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[7]_i_1__0_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[8]_i_1__0 
       (.I0(D[7]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[8]_i_1__0_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[9]_i_1__0 
       (.I0(D[8]),
        .I1(\r_stage_reg_n_23_[0] ),
        .O(\dividend_tmp[9]_i_1__0_n_23 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1__0_n_23 ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1__0_n_23 ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[12]_i_1__0_n_23 ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[13]_i_1__0_n_23 ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[14]_i_1__0_n_23 ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[15]_i_1__0_n_23 ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[16]_i_1__0_n_23 ),
        .Q(dividend_tmp[16]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[17]_i_1__0_n_23 ),
        .Q(dividend_tmp[17]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[18]_i_1__0_n_23 ),
        .Q(dividend_tmp[18]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[19]_i_1__0_n_23 ),
        .Q(dividend_tmp[19]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1__0_n_23 ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[20]_i_1__0_n_23 ),
        .Q(dividend_tmp[20]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[21]_i_1__0_n_23 ),
        .Q(dividend_tmp[21]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[22]_i_1__0_n_23 ),
        .Q(dividend_tmp[22]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[23]_i_1__0_n_23 ),
        .Q(dividend_tmp[23]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[24]_i_1__0_n_23 ),
        .Q(dividend_tmp[24]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[25]_i_1_n_23 ),
        .Q(dividend_tmp[25]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[26]_i_1_n_23 ),
        .Q(dividend_tmp[26]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[27]_i_1_n_23 ),
        .Q(dividend_tmp[27]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[28]_i_1_n_23 ),
        .Q(dividend_tmp[28]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[29]_i_1_n_23 ),
        .Q(dividend_tmp[29]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1__0_n_23 ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[30]_i_1_n_23 ),
        .Q(dividend_tmp[30]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[31]_i_1_n_23 ),
        .Q(dividend_tmp[31]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[32]_i_1_n_23 ),
        .Q(dividend_tmp[32]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[33]_i_1_n_23 ),
        .Q(dividend_tmp[33]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[34]_i_1_n_23 ),
        .Q(dividend_tmp[34]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[35]_i_1_n_23 ),
        .Q(dividend_tmp[35]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[36]_i_1_n_23 ),
        .Q(dividend_tmp[36]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[37]_i_1_n_23 ),
        .Q(dividend_tmp[37]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[38]_i_1_n_23 ),
        .Q(dividend_tmp[38]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[39]_i_1_n_23 ),
        .Q(dividend_tmp[39]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1__0_n_23 ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[40]_i_1_n_23 ),
        .Q(dividend_tmp[40]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[41]_i_1_n_23 ),
        .Q(dividend_tmp[41]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[42]_i_1_n_23 ),
        .Q(dividend_tmp[42]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[43]_i_1_n_23 ),
        .Q(dividend_tmp[43]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[44]_i_1_n_23 ),
        .Q(dividend_tmp[44]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[45]_i_1_n_23 ),
        .Q(dividend_tmp[45]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[46]_i_1_n_23 ),
        .Q(dividend_tmp[46]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[47]_i_1_n_23 ),
        .Q(dividend_tmp[47]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[48]_i_1_n_23 ),
        .Q(dividend_tmp[48]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[49]_i_1_n_23 ),
        .Q(dividend_tmp[49]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1__0_n_23 ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[50]_i_1_n_23 ),
        .Q(dividend_tmp[50]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[51]_i_1_n_23 ),
        .Q(dividend_tmp[51]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[52]_i_1_n_23 ),
        .Q(dividend_tmp[52]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[53]_i_1_n_23 ),
        .Q(dividend_tmp[53]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[54]_i_1_n_23 ),
        .Q(dividend_tmp[54]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[55]_i_1_n_23 ),
        .Q(dividend_tmp[55]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1__0_n_23 ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1__0_n_23 ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1__0_n_23 ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1__0_n_23 ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1__0_n_23 ),
        .Q(D[9]),
        .R(1'b0));
  FDRE \divisor0_reg[16] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [0]),
        .Q(divisor0[16]),
        .R(1'b0));
  FDRE \divisor0_reg[17] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [1]),
        .Q(divisor0[17]),
        .R(1'b0));
  FDRE \divisor0_reg[18] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [2]),
        .Q(divisor0[18]),
        .R(1'b0));
  FDRE \divisor0_reg[19] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [3]),
        .Q(divisor0[19]),
        .R(1'b0));
  FDRE \divisor0_reg[20] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [4]),
        .Q(divisor0[20]),
        .R(1'b0));
  FDRE \divisor0_reg[21] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [5]),
        .Q(divisor0[21]),
        .R(1'b0));
  FDRE \divisor0_reg[22] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [6]),
        .Q(divisor0[22]),
        .R(1'b0));
  FDRE \divisor0_reg[23] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [7]),
        .Q(divisor0[23]),
        .R(1'b0));
  FDRE \divisor0_reg[24] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [8]),
        .Q(divisor0[24]),
        .R(1'b0));
  FDRE \divisor0_reg[25] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [9]),
        .Q(divisor0[25]),
        .R(1'b0));
  FDRE \divisor0_reg[26] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [10]),
        .Q(divisor0[26]),
        .R(1'b0));
  FDRE \divisor0_reg[27] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [11]),
        .Q(divisor0[27]),
        .R(1'b0));
  FDRE \divisor0_reg[28] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [12]),
        .Q(divisor0[28]),
        .R(1'b0));
  FDRE \divisor0_reg[29] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [13]),
        .Q(divisor0[29]),
        .R(1'b0));
  FDRE \divisor0_reg[30] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [14]),
        .Q(divisor0[30]),
        .R(1'b0));
  FDRE \divisor0_reg[31] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [15]),
        .Q(divisor0[31]),
        .R(1'b0));
  FDRE \divisor0_reg[32] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [16]),
        .Q(divisor0[32]),
        .R(1'b0));
  FDRE \divisor0_reg[33] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [17]),
        .Q(divisor0[33]),
        .R(1'b0));
  FDRE \divisor0_reg[34] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [18]),
        .Q(divisor0[34]),
        .R(1'b0));
  FDRE \divisor0_reg[35] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [19]),
        .Q(divisor0[35]),
        .R(1'b0));
  FDRE \divisor0_reg[36] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [20]),
        .Q(divisor0[36]),
        .R(1'b0));
  FDRE \divisor0_reg[37] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [21]),
        .Q(divisor0[37]),
        .R(1'b0));
  FDRE \divisor0_reg[38] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [22]),
        .Q(divisor0[38]),
        .R(1'b0));
  FDRE \divisor0_reg[39] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [23]),
        .Q(divisor0[39]),
        .R(1'b0));
  FDRE \divisor0_reg[40] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [24]),
        .Q(divisor0[40]),
        .R(1'b0));
  FDRE \divisor0_reg[41] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [25]),
        .Q(divisor0[41]),
        .R(1'b0));
  FDRE \divisor0_reg[42] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [26]),
        .Q(divisor0[42]),
        .R(1'b0));
  FDRE \divisor0_reg[43] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [27]),
        .Q(divisor0[43]),
        .R(1'b0));
  FDRE \divisor0_reg[44] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [28]),
        .Q(divisor0[44]),
        .R(1'b0));
  FDRE \divisor0_reg[45] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [29]),
        .Q(divisor0[45]),
        .R(1'b0));
  FDRE \divisor0_reg[46] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [30]),
        .Q(divisor0[46]),
        .R(1'b0));
  FDRE \divisor0_reg[47] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [31]),
        .Q(divisor0[47]),
        .R(1'b0));
  FDRE \divisor0_reg[48] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [32]),
        .Q(divisor0[48]),
        .R(1'b0));
  FDRE \divisor0_reg[49] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [33]),
        .Q(divisor0[49]),
        .R(1'b0));
  FDRE \divisor0_reg[50] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [34]),
        .Q(divisor0[50]),
        .R(1'b0));
  FDRE \divisor0_reg[51] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [35]),
        .Q(divisor0[51]),
        .R(1'b0));
  FDRE \divisor0_reg[52] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [36]),
        .Q(divisor0[52]),
        .R(1'b0));
  FDRE \divisor0_reg[53] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [37]),
        .Q(divisor0[53]),
        .R(1'b0));
  FDRE \divisor0_reg[54] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [38]),
        .Q(divisor0[54]),
        .R(1'b0));
  FDRE \divisor0_reg[55] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [39]),
        .Q(divisor0[55]),
        .R(1'b0));
  FDRE \divisor0_reg[56] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [40]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \divisor0_reg[57] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [41]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \divisor0_reg[58] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [42]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \divisor0_reg[59] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [43]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \divisor0_reg[60] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [44]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \divisor0_reg[61] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [45]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \divisor0_reg[62] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [46]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \divisor0_reg[63] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[63]_0 [47]),
        .Q(Q[7]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "r_stage_reg[0]" *) 
  FDRE \r_stage_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[0]_0 ),
        .Q(\r_stage_reg_n_23_[0] ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "r_stage_reg[0]" *) 
  FDRE \r_stage_reg[0]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[0]_0 ),
        .Q(\r_stage_reg[0]_rep_n_23 ),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\udiv_56ns_64ns_16_60_seq_1_U4/nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u/r_stage_reg " *) 
  (* srl_name = "inst/\udiv_56ns_64ns_16_60_seq_1_U4/nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u/r_stage_reg[32]_srl32___udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_30 " *) 
  SRLC32E \r_stage_reg[32]_srl32___udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_30 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\r_stage_reg_n_23_[0] ),
        .Q(\NLW_r_stage_reg[32]_srl32___udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_30_Q_UNCONNECTED ),
        .Q31(\r_stage_reg[32]_srl32___udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_30_n_24 ));
  (* srl_bus_name = "inst/\udiv_56ns_64ns_16_60_seq_1_U4/nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u/r_stage_reg " *) 
  (* srl_name = "inst/\udiv_56ns_64ns_16_60_seq_1_U4/nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u/r_stage_reg[54]_srl22___udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_52 " *) 
  SRLC32E \r_stage_reg[54]_srl22___udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_52 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\r_stage_reg[32]_srl32___udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_30_n_24 ),
        .Q(\r_stage_reg[54]_srl22___udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_52_n_23 ),
        .Q31(\NLW_r_stage_reg[54]_srl22___udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_52_Q31_UNCONNECTED ));
  FDRE \r_stage_reg[55]_udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_53 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[54]_srl22___udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_52_n_23 ),
        .Q(\r_stage_reg[55]_udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_53_n_23 ),
        .R(1'b0));
  FDRE \r_stage_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_gate_n_23),
        .Q(E),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    r_stage_reg_gate
       (.I0(\r_stage_reg[55]_udiv_56ns_64ns_16_60_seq_1_U4_nnlayer_udiv_56ns_64ns_16_60_seq_1_divseq_u_r_stage_reg_r_53_n_23 ),
        .I1(r_stage_reg_r_53_n_23),
        .O(r_stage_reg_gate_n_23));
  FDRE r_stage_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(r_stage_reg_r_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_0
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_n_23),
        .Q(r_stage_reg_r_0_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_1
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_0_n_23),
        .Q(r_stage_reg_r_1_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_10
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_9_n_23),
        .Q(r_stage_reg_r_10_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_11
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_10_n_23),
        .Q(r_stage_reg_r_11_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_12
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_11_n_23),
        .Q(r_stage_reg_r_12_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_13
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_12_n_23),
        .Q(r_stage_reg_r_13_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_14
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_13_n_23),
        .Q(r_stage_reg_r_14_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_15
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_14_n_23),
        .Q(r_stage_reg_r_15_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_16
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_15_n_23),
        .Q(r_stage_reg_r_16_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_17
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_16_n_23),
        .Q(r_stage_reg_r_17_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_18
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_17_n_23),
        .Q(r_stage_reg_r_18_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_19
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_18_n_23),
        .Q(r_stage_reg_r_19_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_2
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_1_n_23),
        .Q(r_stage_reg_r_2_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_20
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_19_n_23),
        .Q(r_stage_reg_r_20_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_21
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_20_n_23),
        .Q(r_stage_reg_r_21_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_22
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_21_0),
        .Q(r_stage_reg_r_22_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_23
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_22_n_23),
        .Q(r_stage_reg_r_23_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_24
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_23_0),
        .Q(r_stage_reg_r_24_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_25
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_24_n_23),
        .Q(r_stage_reg_r_25_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_26
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_25_n_23),
        .Q(r_stage_reg_r_26_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_27
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_26_n_23),
        .Q(r_stage_reg_r_27_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_28
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_27_n_23),
        .Q(r_stage_reg_r_28_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_29
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_28_n_23),
        .Q(r_stage_reg_r_29_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_3
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_2_n_23),
        .Q(r_stage_reg_r_3_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_30
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_29_n_23),
        .Q(r_stage_reg_r_30_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_31
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_30_n_23),
        .Q(r_stage_reg_r_31_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_32
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_31_n_23),
        .Q(r_stage_reg_r_32_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_33
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_32_n_23),
        .Q(r_stage_reg_r_33_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_34
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_33_n_23),
        .Q(r_stage_reg_r_34_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_35
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_34_n_23),
        .Q(r_stage_reg_r_35_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_36
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_35_n_23),
        .Q(r_stage_reg_r_36_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_37
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_36_n_23),
        .Q(r_stage_reg_r_37_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_38
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_37_n_23),
        .Q(r_stage_reg_r_38_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_39
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_38_n_23),
        .Q(r_stage_reg_r_39_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_4
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_3_n_23),
        .Q(r_stage_reg_r_4_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_40
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_39_n_23),
        .Q(r_stage_reg_r_40_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_41
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_40_n_23),
        .Q(r_stage_reg_r_41_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_42
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_41_n_23),
        .Q(r_stage_reg_r_42_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_43
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_42_n_23),
        .Q(r_stage_reg_r_43_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_44
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_43_n_23),
        .Q(r_stage_reg_r_44_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_45
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_44_n_23),
        .Q(r_stage_reg_r_45_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_46
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_45_n_23),
        .Q(r_stage_reg_r_46_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_47
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_46_n_23),
        .Q(r_stage_reg_r_47_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_48
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_47_n_23),
        .Q(r_stage_reg_r_48_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_49
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_48_n_23),
        .Q(r_stage_reg_r_49_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_5
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_4_n_23),
        .Q(r_stage_reg_r_5_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_50
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_49_n_23),
        .Q(r_stage_reg_r_50_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_51
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_50_n_23),
        .Q(r_stage_reg_r_51_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_52
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_51_n_23),
        .Q(r_stage_reg_r_52_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_53
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_52_n_23),
        .Q(r_stage_reg_r_53_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_6
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_5_n_23),
        .Q(r_stage_reg_r_6_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_7
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_6_n_23),
        .Q(r_stage_reg_r_7_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_8
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_7_n_23),
        .Q(r_stage_reg_r_8_n_23),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_9
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_8_n_23),
        .Q(r_stage_reg_r_9_n_23),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \remd_tmp[0]_i_1 
       (.I0(dividend0[55]),
        .I1(dividend_tmp[55]),
        .I2(\r_stage_reg[0]_rep_n_23 ),
        .I3(p_0_in_0),
        .I4(cal_tmp_carry_n_30),
        .O(\remd_tmp[0]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1 
       (.I0(remd_tmp[9]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__1_n_28),
        .O(\remd_tmp[10]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[11]_i_1 
       (.I0(remd_tmp[10]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__1_n_27),
        .O(\remd_tmp[11]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[12]_i_1 
       (.I0(remd_tmp[11]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__2_n_30),
        .O(\remd_tmp[12]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[13]_i_1 
       (.I0(remd_tmp[12]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__2_n_29),
        .O(\remd_tmp[13]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[14]_i_1 
       (.I0(remd_tmp[13]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__2_n_28),
        .O(\remd_tmp[14]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[15]_i_1 
       (.I0(remd_tmp[14]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__2_n_27),
        .O(\remd_tmp[15]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[16]_i_1 
       (.I0(remd_tmp[15]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__3_n_30),
        .O(\remd_tmp[16]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[17]_i_1 
       (.I0(remd_tmp[16]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__3_n_29),
        .O(\remd_tmp[17]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[18]_i_1 
       (.I0(remd_tmp[17]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__3_n_28),
        .O(\remd_tmp[18]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[19]_i_1 
       (.I0(remd_tmp[18]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__3_n_27),
        .O(\remd_tmp[19]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1 
       (.I0(remd_tmp[0]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry_n_29),
        .O(\remd_tmp[1]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[20]_i_1 
       (.I0(remd_tmp[19]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__4_n_30),
        .O(\remd_tmp[20]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[21]_i_1 
       (.I0(remd_tmp[20]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__4_n_29),
        .O(\remd_tmp[21]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[22]_i_1 
       (.I0(remd_tmp[21]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__4_n_28),
        .O(\remd_tmp[22]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[23]_i_1 
       (.I0(remd_tmp[22]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__4_n_27),
        .O(\remd_tmp[23]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[24]_i_1 
       (.I0(remd_tmp[23]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__5_n_30),
        .O(\remd_tmp[24]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[25]_i_1 
       (.I0(remd_tmp[24]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__5_n_29),
        .O(\remd_tmp[25]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[26]_i_1 
       (.I0(remd_tmp[25]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__5_n_28),
        .O(\remd_tmp[26]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[27]_i_1 
       (.I0(remd_tmp[26]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__5_n_27),
        .O(\remd_tmp[27]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[28]_i_1 
       (.I0(remd_tmp[27]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__6_n_30),
        .O(\remd_tmp[28]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[29]_i_1 
       (.I0(remd_tmp[28]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__6_n_29),
        .O(\remd_tmp[29]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1 
       (.I0(remd_tmp[1]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry_n_28),
        .O(\remd_tmp[2]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[30]_i_1 
       (.I0(remd_tmp[29]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__6_n_28),
        .O(\remd_tmp[30]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[31]_i_1 
       (.I0(remd_tmp[30]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__6_n_27),
        .O(\remd_tmp[31]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[32]_i_1 
       (.I0(remd_tmp[31]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__7_n_30),
        .O(\remd_tmp[32]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[33]_i_1 
       (.I0(remd_tmp[32]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__7_n_29),
        .O(\remd_tmp[33]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[34]_i_1 
       (.I0(remd_tmp[33]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__7_n_28),
        .O(\remd_tmp[34]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[35]_i_1 
       (.I0(remd_tmp[34]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__7_n_27),
        .O(\remd_tmp[35]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[36]_i_1 
       (.I0(remd_tmp[35]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__8_n_30),
        .O(\remd_tmp[36]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[37]_i_1 
       (.I0(remd_tmp[36]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__8_n_29),
        .O(\remd_tmp[37]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[38]_i_1 
       (.I0(remd_tmp[37]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__8_n_28),
        .O(\remd_tmp[38]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[39]_i_1 
       (.I0(remd_tmp[38]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__8_n_27),
        .O(\remd_tmp[39]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1 
       (.I0(remd_tmp[2]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry_n_27),
        .O(\remd_tmp[3]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[40]_i_1 
       (.I0(remd_tmp[39]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__9_n_30),
        .O(\remd_tmp[40]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[41]_i_1 
       (.I0(remd_tmp[40]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__9_n_29),
        .O(\remd_tmp[41]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[42]_i_1 
       (.I0(remd_tmp[41]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__9_n_28),
        .O(\remd_tmp[42]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[43]_i_1 
       (.I0(remd_tmp[42]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__9_n_27),
        .O(\remd_tmp[43]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[44]_i_1 
       (.I0(remd_tmp[43]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__10_n_30),
        .O(\remd_tmp[44]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[45]_i_1 
       (.I0(remd_tmp[44]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__10_n_29),
        .O(\remd_tmp[45]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[46]_i_1 
       (.I0(remd_tmp[45]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__10_n_28),
        .O(\remd_tmp[46]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[47]_i_1 
       (.I0(remd_tmp[46]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__10_n_27),
        .O(\remd_tmp[47]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[48]_i_1 
       (.I0(remd_tmp[47]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__11_n_30),
        .O(\remd_tmp[48]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[49]_i_1 
       (.I0(remd_tmp[48]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__11_n_29),
        .O(\remd_tmp[49]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1 
       (.I0(remd_tmp[3]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__0_n_30),
        .O(\remd_tmp[4]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[50]_i_1 
       (.I0(remd_tmp[49]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__11_n_28),
        .O(\remd_tmp[50]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[51]_i_1 
       (.I0(remd_tmp[50]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__11_n_27),
        .O(\remd_tmp[51]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[52]_i_1 
       (.I0(remd_tmp[51]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__12_n_30),
        .O(\remd_tmp[52]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[53]_i_1 
       (.I0(remd_tmp[52]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__12_n_29),
        .O(\remd_tmp[53]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[54]_i_1 
       (.I0(remd_tmp[53]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__12_n_28),
        .O(\remd_tmp[54]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1 
       (.I0(remd_tmp[4]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__0_n_29),
        .O(\remd_tmp[5]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1 
       (.I0(remd_tmp[5]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__0_n_28),
        .O(\remd_tmp[6]_i_1_n_23 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1 
       (.I0(remd_tmp[6]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__0_n_27),
        .O(\remd_tmp[7]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1 
       (.I0(remd_tmp[7]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__1_n_30),
        .O(\remd_tmp[8]_i_1_n_23 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1 
       (.I0(remd_tmp[8]),
        .I1(\r_stage_reg[0]_rep_n_23 ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__1_n_29),
        .O(\remd_tmp[9]_i_1_n_23 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1_n_23 ),
        .Q(remd_tmp[0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1_n_23 ),
        .Q(remd_tmp[10]),
        .R(1'b0));
  FDRE \remd_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[11]_i_1_n_23 ),
        .Q(remd_tmp[11]),
        .R(1'b0));
  FDRE \remd_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[12]_i_1_n_23 ),
        .Q(remd_tmp[12]),
        .R(1'b0));
  FDRE \remd_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[13]_i_1_n_23 ),
        .Q(remd_tmp[13]),
        .R(1'b0));
  FDRE \remd_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[14]_i_1_n_23 ),
        .Q(remd_tmp[14]),
        .R(1'b0));
  FDRE \remd_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[15]_i_1_n_23 ),
        .Q(remd_tmp[15]),
        .R(1'b0));
  FDRE \remd_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[16]_i_1_n_23 ),
        .Q(remd_tmp[16]),
        .R(1'b0));
  FDRE \remd_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[17]_i_1_n_23 ),
        .Q(remd_tmp[17]),
        .R(1'b0));
  FDRE \remd_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[18]_i_1_n_23 ),
        .Q(remd_tmp[18]),
        .R(1'b0));
  FDRE \remd_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[19]_i_1_n_23 ),
        .Q(remd_tmp[19]),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1_n_23 ),
        .Q(remd_tmp[1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[20]_i_1_n_23 ),
        .Q(remd_tmp[20]),
        .R(1'b0));
  FDRE \remd_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[21]_i_1_n_23 ),
        .Q(remd_tmp[21]),
        .R(1'b0));
  FDRE \remd_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[22]_i_1_n_23 ),
        .Q(remd_tmp[22]),
        .R(1'b0));
  FDRE \remd_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[23]_i_1_n_23 ),
        .Q(remd_tmp[23]),
        .R(1'b0));
  FDRE \remd_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[24]_i_1_n_23 ),
        .Q(remd_tmp[24]),
        .R(1'b0));
  FDRE \remd_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[25]_i_1_n_23 ),
        .Q(remd_tmp[25]),
        .R(1'b0));
  FDRE \remd_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[26]_i_1_n_23 ),
        .Q(remd_tmp[26]),
        .R(1'b0));
  FDRE \remd_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[27]_i_1_n_23 ),
        .Q(remd_tmp[27]),
        .R(1'b0));
  FDRE \remd_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[28]_i_1_n_23 ),
        .Q(remd_tmp[28]),
        .R(1'b0));
  FDRE \remd_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[29]_i_1_n_23 ),
        .Q(remd_tmp[29]),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1_n_23 ),
        .Q(remd_tmp[2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[30]_i_1_n_23 ),
        .Q(remd_tmp[30]),
        .R(1'b0));
  FDRE \remd_tmp_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[31]_i_1_n_23 ),
        .Q(remd_tmp[31]),
        .R(1'b0));
  FDRE \remd_tmp_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[32]_i_1_n_23 ),
        .Q(remd_tmp[32]),
        .R(1'b0));
  FDRE \remd_tmp_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[33]_i_1_n_23 ),
        .Q(remd_tmp[33]),
        .R(1'b0));
  FDRE \remd_tmp_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[34]_i_1_n_23 ),
        .Q(remd_tmp[34]),
        .R(1'b0));
  FDRE \remd_tmp_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[35]_i_1_n_23 ),
        .Q(remd_tmp[35]),
        .R(1'b0));
  FDRE \remd_tmp_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[36]_i_1_n_23 ),
        .Q(remd_tmp[36]),
        .R(1'b0));
  FDRE \remd_tmp_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[37]_i_1_n_23 ),
        .Q(remd_tmp[37]),
        .R(1'b0));
  FDRE \remd_tmp_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[38]_i_1_n_23 ),
        .Q(remd_tmp[38]),
        .R(1'b0));
  FDRE \remd_tmp_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[39]_i_1_n_23 ),
        .Q(remd_tmp[39]),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1_n_23 ),
        .Q(remd_tmp[3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[40]_i_1_n_23 ),
        .Q(remd_tmp[40]),
        .R(1'b0));
  FDRE \remd_tmp_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[41]_i_1_n_23 ),
        .Q(remd_tmp[41]),
        .R(1'b0));
  FDRE \remd_tmp_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[42]_i_1_n_23 ),
        .Q(remd_tmp[42]),
        .R(1'b0));
  FDRE \remd_tmp_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[43]_i_1_n_23 ),
        .Q(remd_tmp[43]),
        .R(1'b0));
  FDRE \remd_tmp_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[44]_i_1_n_23 ),
        .Q(remd_tmp[44]),
        .R(1'b0));
  FDRE \remd_tmp_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[45]_i_1_n_23 ),
        .Q(remd_tmp[45]),
        .R(1'b0));
  FDRE \remd_tmp_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[46]_i_1_n_23 ),
        .Q(remd_tmp[46]),
        .R(1'b0));
  FDRE \remd_tmp_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[47]_i_1_n_23 ),
        .Q(remd_tmp[47]),
        .R(1'b0));
  FDRE \remd_tmp_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[48]_i_1_n_23 ),
        .Q(remd_tmp[48]),
        .R(1'b0));
  FDRE \remd_tmp_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[49]_i_1_n_23 ),
        .Q(remd_tmp[49]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1_n_23 ),
        .Q(remd_tmp[4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[50]_i_1_n_23 ),
        .Q(remd_tmp[50]),
        .R(1'b0));
  FDRE \remd_tmp_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[51]_i_1_n_23 ),
        .Q(remd_tmp[51]),
        .R(1'b0));
  FDRE \remd_tmp_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[52]_i_1_n_23 ),
        .Q(remd_tmp[52]),
        .R(1'b0));
  FDRE \remd_tmp_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[53]_i_1_n_23 ),
        .Q(remd_tmp[53]),
        .R(1'b0));
  FDRE \remd_tmp_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[54]_i_1_n_23 ),
        .Q(remd_tmp[54]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1_n_23 ),
        .Q(remd_tmp[5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1_n_23 ),
        .Q(remd_tmp[6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1_n_23 ),
        .Q(remd_tmp[7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1_n_23 ),
        .Q(remd_tmp[8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1_n_23 ),
        .Q(remd_tmp[9]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
