module Mux32Bit2To1(out, inA, inB, inC, sel);

    output reg [31:0] out;
    
    input [31:0] inA;
    input [31:0] inB;
    input [31:0] inC; 
    input sel;

   always @(*) begin
    case (sel)
        2'b00: out = inA;  // Select inA
        2'b01: out = inB;  // Select inB
        2'b10: out = inC;  // Select inC
        default: out = 32'b0; // Default case
    endcase

endmodule
