# Clock divider in verilog HDL, simulated in EDA Playground
