###############################################################
#  Generated by:      Cadence Encounter 14.26-s039_1
#  OS:                Linux x86_64(Host ID EEX109)
#  Generated on:      Wed May 16 11:40:22 2018
#  Design:            FIR
#  Command:           optDesign -postCTS -hold -outDir reports/postCTSTimingReports
###############################################################
Path 1: MET Setup Check with Pin MAC_inst_4/op_2_reg_1_/CK 
Endpoint:   MAC_inst_4/op_2_reg_1_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.395
- Setup                         0.136
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.259
- Arrival Time                 12.562
= Slack Time                   37.697
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.093 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.431 |   48.128 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.148 |  10.579 |   48.276 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.583 |   48.280 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.262 |  10.845 |   48.542 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.845 |   48.543 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.103 |  10.949 |   48.646 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.949 |   48.646 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.466 |  11.415 |   49.112 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.003 |  11.418 |   49.115 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.065 |  11.483 |   49.181 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.483 |   49.181 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.239 |  11.723 |   49.420 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.724 |   49.421 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.327 |  12.051 |   49.748 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  12.052 |   49.749 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.217 |  12.269 |   49.966 | 
     | MAC_inst_4/U67/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.010 |  12.279 |   49.976 | 
     | MAC_inst_4/U67/ZN          |   ^   | MAC_inst_4/n189          | AOI22_X1  | 0.229 |  12.508 |   50.205 | 
     | MAC_inst_4/U65/A1          |   ^   | MAC_inst_4/n189          | NAND2_X1  | 0.000 |  12.508 |   50.205 | 
     | MAC_inst_4/U65/ZN          |   v   | MAC_inst_4/n135          | NAND2_X1  | 0.053 |  12.561 |   50.259 | 
     | MAC_inst_4/op_2_reg_1_/D   |   v   | MAC_inst_4/n135          | DFF_X1    | 0.000 |  12.562 |   50.259 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.697 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.002 |   0.002 |  -37.695 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.123 |   0.126 |  -37.572 | 
     | clk__L2_I0/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.006 |   0.131 |  -37.566 | 
     | clk__L2_I0/Z              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.132 |   0.263 |  -37.435 | 
     | clk__L3_I1/A              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.001 |   0.263 |  -37.434 | 
     | clk__L3_I1/Z              |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.130 |   0.393 |  -37.304 | 
     | MAC_inst_4/op_2_reg_1_/CK |   ^   | clk__L3_N1 | DFF_X1    | 0.001 |   0.395 |  -37.302 | 
     +-----------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin MAC_inst_4/op_1_reg_4_/CK 
Endpoint:   MAC_inst_4/op_1_reg_4_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.397
- Setup                         0.136
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.261
- Arrival Time                 12.564
= Slack Time                   37.697
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.093 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.431 |   48.128 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.148 |  10.579 |   48.276 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.583 |   48.281 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.262 |  10.845 |   48.543 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.845 |   48.543 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.103 |  10.949 |   48.646 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.949 |   48.646 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.466 |  11.415 |   49.112 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.003 |  11.418 |   49.115 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.065 |  11.483 |   49.181 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.483 |   49.181 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.239 |  11.723 |   49.420 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.724 |   49.421 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.327 |  12.051 |   49.748 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  12.052 |   49.749 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.217 |  12.269 |   49.966 | 
     | MAC_inst_4/U55/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.009 |  12.278 |   49.975 | 
     | MAC_inst_4/U55/ZN          |   ^   | MAC_inst_4/n199          | AOI22_X1  | 0.230 |  12.508 |   50.206 | 
     | MAC_inst_4/U53/A1          |   ^   | MAC_inst_4/n199          | NAND2_X1  | 0.000 |  12.508 |   50.206 | 
     | MAC_inst_4/U53/ZN          |   v   | MAC_inst_4/n140          | NAND2_X1  | 0.055 |  12.564 |   50.261 | 
     | MAC_inst_4/op_1_reg_4_/D   |   v   | MAC_inst_4/n140          | DFF_X1    | 0.000 |  12.564 |   50.261 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.697 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.002 |   0.002 |  -37.695 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.123 |   0.126 |  -37.572 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.005 |   0.131 |  -37.567 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.133 |   0.263 |  -37.434 | 
     | clk__L3_I6/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.001 |   0.264 |  -37.433 | 
     | clk__L3_I6/Z              |   ^   | clk__L3_N6 | CLKBUF_X3 | 0.132 |   0.396 |  -37.302 | 
     | MAC_inst_4/op_1_reg_4_/CK |   ^   | clk__L3_N6 | DFF_X1    | 0.002 |   0.397 |  -37.300 | 
     +-----------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin MAC_inst_4/op_2_reg_2_/CK 
Endpoint:   MAC_inst_4/op_2_reg_2_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.395
- Setup                         0.136
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.259
- Arrival Time                 12.561
= Slack Time                   37.698
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.094 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.431 |   48.129 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.148 |  10.579 |   48.277 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.583 |   48.281 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.262 |  10.845 |   48.544 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.845 |   48.544 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.103 |  10.949 |   48.647 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.949 |   48.647 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.466 |  11.415 |   49.113 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.003 |  11.418 |   49.116 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.065 |  11.483 |   49.182 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.483 |   49.182 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.239 |  11.723 |   49.421 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.724 |   49.422 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.327 |  12.051 |   49.749 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  12.052 |   49.750 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.217 |  12.269 |   49.967 | 
     | MAC_inst_4/U70/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.010 |  12.279 |   49.977 | 
     | MAC_inst_4/U70/ZN          |   ^   | MAC_inst_4/n187          | AOI22_X1  | 0.228 |  12.507 |   50.205 | 
     | MAC_inst_4/U68/A1          |   ^   | MAC_inst_4/n187          | NAND2_X1  | 0.000 |  12.507 |   50.205 | 
     | MAC_inst_4/U68/ZN          |   v   | MAC_inst_4/n134          | NAND2_X1  | 0.054 |  12.561 |   50.259 | 
     | MAC_inst_4/op_2_reg_2_/D   |   v   | MAC_inst_4/n134          | DFF_X1    | 0.000 |  12.561 |   50.259 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.698 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.002 |   0.002 |  -37.696 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.123 |   0.126 |  -37.573 | 
     | clk__L2_I0/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.006 |   0.131 |  -37.567 | 
     | clk__L2_I0/Z              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.132 |   0.263 |  -37.436 | 
     | clk__L3_I1/A              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.001 |   0.263 |  -37.435 | 
     | clk__L3_I1/Z              |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.130 |   0.393 |  -37.305 | 
     | MAC_inst_4/op_2_reg_2_/CK |   ^   | clk__L3_N1 | DFF_X1    | 0.002 |   0.395 |  -37.303 | 
     +-----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin MAC_inst_4/op_1_reg_0_/CK 
Endpoint:   MAC_inst_4/op_1_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.395
- Setup                         0.138
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.257
- Arrival Time                 12.555
= Slack Time                   37.702
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.098 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.431 |   48.132 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.148 |  10.579 |   48.281 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.583 |   48.285 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.262 |  10.845 |   48.547 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.845 |   48.547 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.103 |  10.949 |   48.650 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.949 |   48.651 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.466 |  11.415 |   49.117 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.003 |  11.418 |   49.120 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.065 |  11.483 |   49.185 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.483 |   49.185 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.239 |  11.723 |   49.424 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.724 |   49.425 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.327 |  12.051 |   49.753 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  12.052 |   49.754 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.217 |  12.269 |   49.971 | 
     | MAC_inst_4/U43/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.009 |  12.278 |   49.980 | 
     | MAC_inst_4/U43/ZN          |   ^   | MAC_inst_4/n210          | AOI22_X1  | 0.222 |  12.501 |   50.202 | 
     | MAC_inst_4/U41/A1          |   ^   | MAC_inst_4/n210          | NAND2_X1  | 0.000 |  12.501 |   50.202 | 
     | MAC_inst_4/U41/ZN          |   v   | MAC_inst_4/n144          | NAND2_X1  | 0.054 |  12.555 |   50.257 | 
     | MAC_inst_4/op_1_reg_0_/D   |   v   | MAC_inst_4/n144          | DFF_X1    | 0.000 |  12.555 |   50.257 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.702 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.002 |   0.002 |  -37.700 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.123 |   0.126 |  -37.576 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.005 |   0.131 |  -37.571 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.133 |   0.263 |  -37.438 | 
     | clk__L3_I7/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.264 |  -37.438 | 
     | clk__L3_I7/Z              |   ^   | clk__L3_N7 | CLKBUF_X3 | 0.131 |   0.395 |  -37.307 | 
     | MAC_inst_4/op_1_reg_0_/CK |   ^   | clk__L3_N7 | DFF_X1    | 0.000 |   0.395 |  -37.307 | 
     +-----------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin MAC_inst_4/op_1_reg_2_/CK 
Endpoint:   MAC_inst_4/op_1_reg_2_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.395
- Setup                         0.140
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.255
- Arrival Time                 12.549
= Slack Time                   37.706
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.102 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.431 |   48.137 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.148 |  10.579 |   48.285 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.583 |   48.289 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.262 |  10.845 |   48.552 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.845 |   48.552 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.103 |  10.949 |   48.655 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.949 |   48.655 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.466 |  11.415 |   49.121 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.003 |  11.418 |   49.124 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.065 |  11.483 |   49.190 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.483 |   49.190 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.239 |  11.723 |   49.429 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.724 |   49.430 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.327 |  12.051 |   49.757 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  12.052 |   49.758 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.217 |  12.269 |   49.975 | 
     | MAC_inst_4/U49/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.009 |  12.278 |   49.984 | 
     | MAC_inst_4/U49/ZN          |   ^   | MAC_inst_4/n203          | AOI22_X1  | 0.217 |  12.495 |   50.201 | 
     | MAC_inst_4/U47/A1          |   ^   | MAC_inst_4/n203          | NAND2_X1  | 0.000 |  12.495 |   50.201 | 
     | MAC_inst_4/U47/ZN          |   v   | MAC_inst_4/n142          | NAND2_X1  | 0.054 |  12.549 |   50.255 | 
     | MAC_inst_4/op_1_reg_2_/D   |   v   | MAC_inst_4/n142          | DFF_X1    | 0.000 |  12.549 |   50.255 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.706 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.002 |   0.002 |  -37.704 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.123 |   0.126 |  -37.581 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.005 |   0.131 |  -37.575 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.133 |   0.263 |  -37.443 | 
     | clk__L3_I7/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.264 |  -37.442 | 
     | clk__L3_I7/Z              |   ^   | clk__L3_N7 | CLKBUF_X3 | 0.131 |   0.395 |  -37.312 | 
     | MAC_inst_4/op_1_reg_2_/CK |   ^   | clk__L3_N7 | DFF_X1    | 0.001 |   0.395 |  -37.311 | 
     +-----------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin MAC_inst_4/op_1_reg_1_/CK 
Endpoint:   MAC_inst_4/op_1_reg_1_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.395
- Setup                         0.139
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.256
- Arrival Time                 12.548
= Slack Time                   37.708
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.104 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.431 |   48.139 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.148 |  10.579 |   48.287 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.583 |   48.291 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.262 |  10.845 |   48.553 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.845 |   48.553 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.103 |  10.949 |   48.657 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.949 |   48.657 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.466 |  11.415 |   49.123 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.003 |  11.418 |   49.126 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.065 |  11.483 |   49.191 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.483 |   49.191 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.239 |  11.723 |   49.431 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.724 |   49.432 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.327 |  12.051 |   49.759 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  12.052 |   49.760 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.217 |  12.269 |   49.977 | 
     | MAC_inst_4/U46/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.009 |  12.278 |   49.986 | 
     | MAC_inst_4/U46/ZN          |   ^   | MAC_inst_4/n205          | AOI22_X1  | 0.217 |  12.495 |   50.203 | 
     | MAC_inst_4/U44/A1          |   ^   | MAC_inst_4/n205          | NAND2_X1  | 0.000 |  12.496 |   50.204 | 
     | MAC_inst_4/U44/ZN          |   v   | MAC_inst_4/n143          | NAND2_X1  | 0.052 |  12.548 |   50.256 | 
     | MAC_inst_4/op_1_reg_1_/D   |   v   | MAC_inst_4/n143          | DFF_X1    | 0.000 |  12.548 |   50.256 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.708 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.002 |   0.002 |  -37.706 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.123 |   0.126 |  -37.582 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.005 |   0.131 |  -37.577 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.133 |   0.263 |  -37.445 | 
     | clk__L3_I7/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.264 |  -37.444 | 
     | clk__L3_I7/Z              |   ^   | clk__L3_N7 | CLKBUF_X3 | 0.131 |   0.395 |  -37.313 | 
     | MAC_inst_4/op_1_reg_1_/CK |   ^   | clk__L3_N7 | DFF_X1    | 0.000 |   0.395 |  -37.313 | 
     +-----------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin MAC_inst_4/op_1_reg_7_/CK 
Endpoint:   MAC_inst_4/op_1_reg_7_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.397
- Setup                         0.138
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.259
- Arrival Time                 12.549
= Slack Time                   37.711
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.107 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.431 |   48.141 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.148 |  10.579 |   48.289 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.583 |   48.294 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.262 |  10.845 |   48.556 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.845 |   48.556 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.103 |  10.949 |   48.659 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.949 |   48.660 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.466 |  11.415 |   49.126 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.003 |  11.418 |   49.129 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.065 |  11.483 |   49.194 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.483 |   49.194 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.239 |  11.723 |   49.433 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.724 |   49.434 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.327 |  12.051 |   49.762 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  12.052 |   49.763 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.217 |  12.269 |   49.979 | 
     | MAC_inst_4/U40/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.009 |  12.278 |   49.988 | 
     | MAC_inst_4/U40/ZN          |   ^   | MAC_inst_4/n193          | AOI22_X1  | 0.220 |  12.497 |   50.208 | 
     | MAC_inst_4/U38/A1          |   ^   | MAC_inst_4/n193          | NAND2_X1  | 0.000 |  12.497 |   50.208 | 
     | MAC_inst_4/U38/ZN          |   v   | MAC_inst_4/n137          | NAND2_X1  | 0.051 |  12.549 |   50.259 | 
     | MAC_inst_4/op_1_reg_7_/D   |   v   | MAC_inst_4/n137          | DFF_X1    | 0.000 |  12.549 |   50.259 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.711 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.002 |   0.002 |  -37.709 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.123 |   0.126 |  -37.585 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.005 |   0.131 |  -37.580 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.133 |   0.263 |  -37.447 | 
     | clk__L3_I6/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.001 |   0.264 |  -37.447 | 
     | clk__L3_I6/Z              |   ^   | clk__L3_N6 | CLKBUF_X3 | 0.132 |   0.396 |  -37.315 | 
     | MAC_inst_4/op_1_reg_7_/CK |   ^   | clk__L3_N6 | DFF_X1    | 0.002 |   0.397 |  -37.313 | 
     +-----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin MAC_inst_4/op_1_reg_5_/CK 
Endpoint:   MAC_inst_4/op_1_reg_5_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.401
- Setup                         0.138
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.263
- Arrival Time                 12.552
= Slack Time                   37.711
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.107 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.431 |   48.142 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.148 |  10.579 |   48.290 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.583 |   48.294 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.262 |  10.845 |   48.556 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.845 |   48.556 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.103 |  10.949 |   48.659 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.949 |   48.660 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.466 |  11.415 |   49.126 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.003 |  11.418 |   49.129 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.065 |  11.483 |   49.194 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.483 |   49.194 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.239 |  11.723 |   49.433 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.724 |   49.435 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.327 |  12.051 |   49.762 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  12.052 |   49.763 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.217 |  12.269 |   49.980 | 
     | MAC_inst_4/U58/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.009 |  12.278 |   49.989 | 
     | MAC_inst_4/U58/ZN          |   ^   | MAC_inst_4/n197          | AOI22_X1  | 0.221 |  12.499 |   50.210 | 
     | MAC_inst_4/U56/A1          |   ^   | MAC_inst_4/n197          | NAND2_X1  | 0.000 |  12.499 |   50.210 | 
     | MAC_inst_4/U56/ZN          |   v   | MAC_inst_4/n139          | NAND2_X1  | 0.053 |  12.552 |   50.263 | 
     | MAC_inst_4/op_1_reg_5_/D   |   v   | MAC_inst_4/n139          | DFF_X1    | 0.000 |  12.552 |   50.263 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.711 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.002 |   0.002 |  -37.709 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.123 |   0.126 |  -37.585 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.005 |   0.131 |  -37.580 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.133 |   0.263 |  -37.447 | 
     | clk__L3_I5/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.001 |   0.264 |  -37.447 | 
     | clk__L3_I5/Z              |   ^   | clk__L3_N5 | CLKBUF_X3 | 0.136 |   0.400 |  -37.311 | 
     | MAC_inst_4/op_1_reg_5_/CK |   ^   | clk__L3_N5 | DFF_X1    | 0.001 |   0.401 |  -37.310 | 
     +-----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin MAC_inst_4/op_1_reg_6_/CK 
Endpoint:   MAC_inst_4/op_1_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.397
- Setup                         0.136
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.261
- Arrival Time                 12.550
= Slack Time                   37.711
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.107 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.431 |   48.141 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.148 |  10.579 |   48.290 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.583 |   48.294 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.262 |  10.845 |   48.556 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.845 |   48.556 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.103 |  10.949 |   48.659 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.949 |   48.660 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.466 |  11.415 |   49.126 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.003 |  11.418 |   49.129 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.065 |  11.483 |   49.194 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.483 |   49.194 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.239 |  11.723 |   49.433 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.724 |   49.434 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.327 |  12.051 |   49.762 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  12.052 |   49.763 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.217 |  12.269 |   49.980 | 
     | MAC_inst_4/U61/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.009 |  12.278 |   49.989 | 
     | MAC_inst_4/U61/ZN          |   ^   | MAC_inst_4/n195          | AOI22_X1  | 0.221 |  12.499 |   50.209 | 
     | MAC_inst_4/U59/A1          |   ^   | MAC_inst_4/n195          | NAND2_X1  | 0.000 |  12.499 |   50.209 | 
     | MAC_inst_4/U59/ZN          |   v   | MAC_inst_4/n138          | NAND2_X1  | 0.052 |  12.550 |   50.261 | 
     | MAC_inst_4/op_1_reg_6_/D   |   v   | MAC_inst_4/n138          | DFF_X1    | 0.000 |  12.550 |   50.261 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.711 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.002 |   0.002 |  -37.709 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.123 |   0.126 |  -37.585 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.005 |   0.131 |  -37.580 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.133 |   0.263 |  -37.447 | 
     | clk__L3_I6/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.001 |   0.264 |  -37.447 | 
     | clk__L3_I6/Z              |   ^   | clk__L3_N6 | CLKBUF_X3 | 0.132 |   0.396 |  -37.315 | 
     | MAC_inst_4/op_1_reg_6_/CK |   ^   | clk__L3_N6 | DFF_X1    | 0.002 |   0.397 |  -37.314 | 
     +-----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin MAC_inst_4/op_2_reg_7_/CK 
Endpoint:   MAC_inst_4/op_2_reg_7_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.401
- Setup                         0.137
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.264
- Arrival Time                 12.553
= Slack Time                   37.711
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.107 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.431 |   48.142 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.148 |  10.579 |   48.290 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.583 |   48.294 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.262 |  10.845 |   48.556 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.845 |   48.556 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.103 |  10.949 |   48.659 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.949 |   48.660 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.466 |  11.415 |   49.126 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.003 |  11.418 |   49.129 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.065 |  11.483 |   49.194 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.483 |   49.194 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.239 |  11.723 |   49.433 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.724 |   49.435 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.327 |  12.051 |   49.762 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  12.052 |   49.763 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.217 |  12.269 |   49.980 | 
     | MAC_inst_4/U27/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.010 |  12.278 |   49.989 | 
     | MAC_inst_4/U27/ZN          |   ^   | MAC_inst_4/n177          | AOI22_X1  | 0.221 |  12.499 |   50.210 | 
     | MAC_inst_4/U25/A1          |   ^   | MAC_inst_4/n177          | NAND2_X1  | 0.000 |  12.500 |   50.210 | 
     | MAC_inst_4/U25/ZN          |   v   | MAC_inst_4/n129          | NAND2_X1  | 0.053 |  12.553 |   50.264 | 
     | MAC_inst_4/op_2_reg_7_/D   |   v   | MAC_inst_4/n129          | DFF_X1    | 0.000 |  12.553 |   50.264 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.711 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.002 |   0.002 |  -37.709 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.123 |   0.126 |  -37.585 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.005 |   0.131 |  -37.580 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.133 |   0.263 |  -37.448 | 
     | clk__L3_I5/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.001 |   0.264 |  -37.447 | 
     | clk__L3_I5/Z              |   ^   | clk__L3_N5 | CLKBUF_X3 | 0.136 |   0.400 |  -37.311 | 
     | MAC_inst_4/op_2_reg_7_/CK |   ^   | clk__L3_N5 | DFF_X1    | 0.001 |   0.401 |  -37.310 | 
     +-----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin MAC_inst_4/op_2_reg_6_/CK 
Endpoint:   MAC_inst_4/op_2_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.401
- Setup                         0.135
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.266
- Arrival Time                 12.554
= Slack Time                   37.711
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.107 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.431 |   48.142 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.148 |  10.579 |   48.290 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.583 |   48.294 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.262 |  10.845 |   48.557 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.845 |   48.557 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.103 |  10.949 |   48.660 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.949 |   48.660 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.466 |  11.415 |   49.126 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.003 |  11.418 |   49.129 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.065 |  11.483 |   49.195 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.483 |   49.195 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.239 |  11.723 |   49.434 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.724 |   49.435 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.327 |  12.051 |   49.762 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  12.052 |   49.763 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.217 |  12.269 |   49.980 | 
     | MAC_inst_4/U83/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.010 |  12.279 |   49.990 | 
     | MAC_inst_4/U83/ZN          |   ^   | MAC_inst_4/n179          | AOI22_X1  | 0.222 |  12.501 |   50.212 | 
     | MAC_inst_4/U80/A1          |   ^   | MAC_inst_4/n179          | NAND2_X1  | 0.000 |  12.501 |   50.212 | 
     | MAC_inst_4/U80/ZN          |   v   | MAC_inst_4/n130          | NAND2_X1  | 0.053 |  12.554 |   50.265 | 
     | MAC_inst_4/op_2_reg_6_/D   |   v   | MAC_inst_4/n130          | DFF_X1    | 0.000 |  12.554 |   50.266 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.711 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.002 |   0.002 |  -37.709 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.123 |   0.126 |  -37.586 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.005 |   0.131 |  -37.580 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.133 |   0.263 |  -37.448 | 
     | clk__L3_I5/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.001 |   0.264 |  -37.447 | 
     | clk__L3_I5/Z              |   ^   | clk__L3_N5 | CLKBUF_X3 | 0.136 |   0.400 |  -37.311 | 
     | MAC_inst_4/op_2_reg_6_/CK |   ^   | clk__L3_N5 | DFF_X1    | 0.001 |   0.401 |  -37.311 | 
     +-----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin MAC_inst_4/op_1_reg_3_/CK 
Endpoint:   MAC_inst_4/op_1_reg_3_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.402
- Setup                         0.137
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.264
- Arrival Time                 12.553
= Slack Time                   37.712
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.107 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.431 |   48.142 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.148 |  10.579 |   48.290 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.583 |   48.295 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.262 |  10.845 |   48.557 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.845 |   48.557 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.103 |  10.949 |   48.660 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.949 |   48.661 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.466 |  11.415 |   49.126 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.003 |  11.418 |   49.130 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.065 |  11.483 |   49.195 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.483 |   49.195 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.239 |  11.723 |   49.434 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.724 |   49.435 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.327 |  12.051 |   49.763 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  12.052 |   49.764 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.217 |  12.269 |   49.980 | 
     | MAC_inst_4/U52/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.009 |  12.278 |   49.989 | 
     | MAC_inst_4/U52/ZN          |   ^   | MAC_inst_4/n201          | AOI22_X1  | 0.222 |  12.500 |   50.211 | 
     | MAC_inst_4/U50/A1          |   ^   | MAC_inst_4/n201          | NAND2_X1  | 0.000 |  12.500 |   50.212 | 
     | MAC_inst_4/U50/ZN          |   v   | MAC_inst_4/n141          | NAND2_X1  | 0.053 |  12.553 |   50.264 | 
     | MAC_inst_4/op_1_reg_3_/D   |   v   | MAC_inst_4/n141          | DFF_X1    | 0.000 |  12.553 |   50.264 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.712 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -37.709 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -37.586 | 
     | clk__L2_I2/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.005 |   0.131 |  -37.581 | 
     | clk__L2_I2/Z              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.133 |   0.264 |  -37.448 | 
     | clk__L3_I10/A             |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.002 |   0.266 |  -37.446 | 
     | clk__L3_I10/Z             |   ^   | clk__L3_N10 | CLKBUF_X3 | 0.135 |   0.401 |  -37.310 | 
     | MAC_inst_4/op_1_reg_3_/CK |   ^   | clk__L3_N10 | DFF_X1    | 0.001 |   0.402 |  -37.310 | 
     +------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin MAC_inst_4/op_2_reg_5_/CK 
Endpoint:   MAC_inst_4/op_2_reg_5_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.401
- Setup                         0.135
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.266
- Arrival Time                 12.554
= Slack Time                   37.712
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.108 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.431 |   48.143 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.148 |  10.579 |   48.291 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.583 |   48.295 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.262 |  10.845 |   48.558 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.845 |   48.558 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.103 |  10.949 |   48.661 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.949 |   48.661 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.466 |  11.415 |   49.127 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.003 |  11.418 |   49.130 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.065 |  11.483 |   49.196 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.483 |   49.196 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.239 |  11.723 |   49.435 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.724 |   49.436 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.327 |  12.051 |   49.763 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  12.052 |   49.764 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.217 |  12.269 |   49.981 | 
     | MAC_inst_4/U79/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.010 |  12.279 |   49.991 | 
     | MAC_inst_4/U79/ZN          |   ^   | MAC_inst_4/n181          | AOI22_X1  | 0.219 |  12.498 |   50.211 | 
     | MAC_inst_4/U77/A1          |   ^   | MAC_inst_4/n181          | NAND2_X1  | 0.000 |  12.498 |   50.211 | 
     | MAC_inst_4/U77/ZN          |   v   | MAC_inst_4/n131          | NAND2_X1  | 0.055 |  12.554 |   50.266 | 
     | MAC_inst_4/op_2_reg_5_/D   |   v   | MAC_inst_4/n131          | DFF_X1    | 0.000 |  12.554 |   50.266 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.712 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.002 |   0.002 |  -37.710 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.123 |   0.126 |  -37.587 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.005 |   0.131 |  -37.582 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.133 |   0.263 |  -37.449 | 
     | clk__L3_I5/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.001 |   0.264 |  -37.448 | 
     | clk__L3_I5/Z              |   ^   | clk__L3_N5 | CLKBUF_X3 | 0.136 |   0.400 |  -37.312 | 
     | MAC_inst_4/op_2_reg_5_/CK |   ^   | clk__L3_N5 | DFF_X1    | 0.001 |   0.401 |  -37.312 | 
     +-----------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin MAC_inst_4/op_2_reg_0_/CK 
Endpoint:   MAC_inst_4/op_2_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.401
- Setup                         0.135
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.266
- Arrival Time                 12.553
= Slack Time                   37.713
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.109 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.431 |   48.144 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.148 |  10.579 |   48.292 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.583 |   48.296 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.262 |  10.845 |   48.558 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.845 |   48.558 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.103 |  10.949 |   48.662 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.949 |   48.662 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.466 |  11.415 |   49.128 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.003 |  11.418 |   49.131 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.065 |  11.483 |   49.196 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.483 |   49.196 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.239 |  11.723 |   49.436 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.724 |   49.437 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.327 |  12.051 |   49.764 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  12.052 |   49.765 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.217 |  12.269 |   49.982 | 
     | MAC_inst_4/U64/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.010 |  12.279 |   49.992 | 
     | MAC_inst_4/U64/ZN          |   ^   | MAC_inst_4/n191          | AOI22_X1  | 0.220 |  12.499 |   50.212 | 
     | MAC_inst_4/U62/A1          |   ^   | MAC_inst_4/n191          | NAND2_X1  | 0.000 |  12.500 |   50.213 | 
     | MAC_inst_4/U62/ZN          |   v   | MAC_inst_4/n136          | NAND2_X1  | 0.053 |  12.553 |   50.266 | 
     | MAC_inst_4/op_2_reg_0_/D   |   v   | MAC_inst_4/n136          | DFF_X1    | 0.000 |  12.553 |   50.266 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.713 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.002 |   0.002 |  -37.711 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.123 |   0.126 |  -37.587 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.005 |   0.131 |  -37.582 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.133 |   0.263 |  -37.450 | 
     | clk__L3_I5/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.001 |   0.264 |  -37.449 | 
     | clk__L3_I5/Z              |   ^   | clk__L3_N5 | CLKBUF_X3 | 0.136 |   0.400 |  -37.313 | 
     | MAC_inst_4/op_2_reg_0_/CK |   ^   | clk__L3_N5 | DFF_X1    | 0.001 |   0.401 |  -37.312 | 
     +-----------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin MAC_inst_4/op_2_reg_3_/CK 
Endpoint:   MAC_inst_4/op_2_reg_3_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.401
- Setup                         0.135
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.266
- Arrival Time                 12.551
= Slack Time                   37.715
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.111 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.431 |   48.146 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.148 |  10.579 |   48.294 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.583 |   48.298 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.262 |  10.845 |   48.560 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.845 |   48.560 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.103 |  10.949 |   48.664 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.949 |   48.664 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.466 |  11.415 |   49.130 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.003 |  11.418 |   49.133 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.065 |  11.483 |   49.198 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.483 |   49.198 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.239 |  11.723 |   49.438 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.724 |   49.439 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.327 |  12.051 |   49.766 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  12.052 |   49.767 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.217 |  12.269 |   49.984 | 
     | MAC_inst_4/U73/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.010 |  12.279 |   49.994 | 
     | MAC_inst_4/U73/ZN          |   ^   | MAC_inst_4/n185          | AOI22_X1  | 0.220 |  12.499 |   50.214 | 
     | MAC_inst_4/U71/A1          |   ^   | MAC_inst_4/n185          | NAND2_X1  | 0.000 |  12.499 |   50.214 | 
     | MAC_inst_4/U71/ZN          |   v   | MAC_inst_4/n133          | NAND2_X1  | 0.052 |  12.551 |   50.266 | 
     | MAC_inst_4/op_2_reg_3_/D   |   v   | MAC_inst_4/n133          | DFF_X1    | 0.000 |  12.551 |   50.266 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.715 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.002 |   0.002 |  -37.713 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.123 |   0.126 |  -37.589 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.005 |   0.131 |  -37.584 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.133 |   0.263 |  -37.452 | 
     | clk__L3_I5/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.001 |   0.264 |  -37.451 | 
     | clk__L3_I5/Z              |   ^   | clk__L3_N5 | CLKBUF_X3 | 0.136 |   0.400 |  -37.315 | 
     | MAC_inst_4/op_2_reg_3_/CK |   ^   | clk__L3_N5 | DFF_X1    | 0.001 |   0.401 |  -37.314 | 
     +-----------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin MAC_inst_4/op_2_reg_4_/CK 
Endpoint:   MAC_inst_4/op_2_reg_4_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.401
- Setup                         0.135
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.266
- Arrival Time                 12.551
= Slack Time                   37.715
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.111 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.431 |   48.146 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.148 |  10.579 |   48.294 | 
     | MAC_inst_4/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.583 |   48.298 | 
     | MAC_inst_4/U9/ZN           |   ^   | MAC_inst_4/n171          | NOR3_X1   | 0.262 |  10.845 |   48.561 | 
     | MAC_inst_4/U12/A1          |   ^   | MAC_inst_4/n171          | NAND2_X1  | 0.000 |  10.845 |   48.561 | 
     | MAC_inst_4/U12/ZN          |   v   | MAC_inst_4/n174          | NAND2_X1  | 0.103 |  10.949 |   48.664 | 
     | MAC_inst_4/U8/A1           |   v   | MAC_inst_4/n174          | NOR2_X2   | 0.000 |  10.949 |   48.664 | 
     | MAC_inst_4/U8/ZN           |   ^   | MAC_inst_4/n207          | NOR2_X2   | 0.466 |  11.415 |   49.130 | 
     | MAC_inst_4/U82/A3          |   ^   | MAC_inst_4/n207          | NOR3_X1   | 0.003 |  11.418 |   49.133 | 
     | MAC_inst_4/U82/ZN          |   v   | MAC_inst_4/n211          | NOR3_X1   | 0.065 |  11.483 |   49.199 | 
     | MAC_inst_4/FE_OFC14_n211/A |   v   | MAC_inst_4/n211          | CLKBUF_X1 | 0.000 |  11.483 |   49.199 | 
     | MAC_inst_4/FE_OFC14_n211/Z |   v   | MAC_inst_4/FE_OFN14_n211 | CLKBUF_X1 | 0.239 |  11.723 |   49.438 | 
     | MAC_inst_4/U5/A3           |   v   | MAC_inst_4/FE_OFN14_n211 | NAND3_X1  | 0.001 |  11.724 |   49.439 | 
     | MAC_inst_4/U5/ZN           |   ^   | MAC_inst_4/n212          | NAND3_X1  | 0.327 |  12.051 |   49.766 | 
     | MAC_inst_4/U4/A            |   ^   | MAC_inst_4/n212          | INV_X1    | 0.001 |  12.052 |   49.767 | 
     | MAC_inst_4/U4/ZN           |   v   | MAC_inst_4/n27           | INV_X1    | 0.217 |  12.269 |   49.984 | 
     | MAC_inst_4/U76/B2          |   v   | MAC_inst_4/n27           | AOI22_X1  | 0.010 |  12.279 |   49.994 | 
     | MAC_inst_4/U76/ZN          |   ^   | MAC_inst_4/n183          | AOI22_X1  | 0.219 |  12.498 |   50.213 | 
     | MAC_inst_4/U74/A1          |   ^   | MAC_inst_4/n183          | NAND2_X1  | 0.000 |  12.498 |   50.213 | 
     | MAC_inst_4/U74/ZN          |   v   | MAC_inst_4/n132          | NAND2_X1  | 0.053 |  12.551 |   50.266 | 
     | MAC_inst_4/op_2_reg_4_/D   |   v   | MAC_inst_4/n132          | DFF_X1    | 0.000 |  12.551 |   50.266 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.715 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.002 |   0.002 |  -37.713 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.123 |   0.126 |  -37.590 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.005 |   0.131 |  -37.584 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.133 |   0.263 |  -37.452 | 
     | clk__L3_I5/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.001 |   0.264 |  -37.451 | 
     | clk__L3_I5/Z              |   ^   | clk__L3_N5 | CLKBUF_X3 | 0.136 |   0.400 |  -37.315 | 
     | MAC_inst_4/op_2_reg_4_/CK |   ^   | clk__L3_N5 | DFF_X1    | 0.001 |   0.401 |  -37.314 | 
     +-----------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin MAC_inst_1/op_2_reg_7_/CK 
Endpoint:   MAC_inst_1/op_2_reg_7_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.394
- Setup                         0.137
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.257
- Arrival Time                 12.508
= Slack Time                   37.749
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.145 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.035 |  10.431 |   48.180 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.148 |  10.579 |   48.328 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.004 |  10.583 |   48.332 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.260 |  10.844 |   48.593 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.844 |   48.593 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.095 |  10.939 |   48.688 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.939 |   48.688 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.447 |  11.386 |   49.135 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.002 |  11.388 |   49.136 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.065 |  11.453 |   49.202 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.453 |   49.202 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.231 |  11.684 |   49.433 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.684 |   49.433 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.319 |  12.004 |   49.753 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  12.005 |   49.754 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.218 |  12.223 |   49.971 | 
     | MAC_inst_1/U27/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.011 |  12.233 |   49.982 | 
     | MAC_inst_1/U27/ZN         |   ^   | MAC_inst_1/n80          | AOI22_X1  | 0.221 |  12.455 |   50.204 | 
     | MAC_inst_1/U25/A1         |   ^   | MAC_inst_1/n80          | NAND2_X1  | 0.000 |  12.455 |   50.204 | 
     | MAC_inst_1/U25/ZN         |   v   | MAC_inst_1/n128         | NAND2_X1  | 0.053 |  12.508 |   50.257 | 
     | MAC_inst_1/op_2_reg_7_/D  |   v   | MAC_inst_1/n128         | DFF_X1    | 0.000 |  12.508 |   50.257 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.749 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.002 |   0.002 |  -37.747 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.123 |   0.126 |  -37.623 | 
     | clk__L2_I0/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.006 |   0.131 |  -37.618 | 
     | clk__L2_I0/Z              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.132 |   0.263 |  -37.486 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.001 |   0.263 |  -37.486 | 
     | clk__L3_I3/Z              |   ^   | clk__L3_N3 | CLKBUF_X3 | 0.130 |   0.394 |  -37.355 | 
     | MAC_inst_1/op_2_reg_7_/CK |   ^   | clk__L3_N3 | DFF_X1    | 0.001 |   0.394 |  -37.354 | 
     +-----------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin MAC_inst_1/op_2_reg_2_/CK 
Endpoint:   MAC_inst_1/op_2_reg_2_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.396
- Setup                         0.137
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.259
- Arrival Time                 12.508
= Slack Time                   37.751
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.147 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.035 |  10.431 |   48.182 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.148 |  10.579 |   48.330 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.004 |  10.583 |   48.335 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.260 |  10.844 |   48.595 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.844 |   48.595 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.095 |  10.939 |   48.690 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.939 |   48.690 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.447 |  11.386 |   49.137 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.002 |  11.388 |   49.139 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.065 |  11.453 |   49.204 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.453 |   49.204 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.231 |  11.684 |   49.435 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.684 |   49.436 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.319 |  12.004 |   49.755 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  12.005 |   49.756 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.218 |  12.223 |   49.974 | 
     | MAC_inst_1/U70/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.012 |  12.234 |   49.986 | 
     | MAC_inst_1/U70/ZN         |   ^   | MAC_inst_1/n70          | AOI22_X1  | 0.222 |  12.456 |   50.207 | 
     | MAC_inst_1/U68/A1         |   ^   | MAC_inst_1/n70          | NAND2_X1  | 0.000 |  12.456 |   50.207 | 
     | MAC_inst_1/U68/ZN         |   v   | MAC_inst_1/n123         | NAND2_X1  | 0.052 |  12.508 |   50.259 | 
     | MAC_inst_1/op_2_reg_2_/D  |   v   | MAC_inst_1/n123         | DFF_X1    | 0.000 |  12.508 |   50.259 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.751 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.002 |   0.002 |  -37.749 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.123 |   0.126 |  -37.626 | 
     | clk__L2_I0/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.006 |   0.131 |  -37.620 | 
     | clk__L2_I0/Z              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.132 |   0.263 |  -37.489 | 
     | clk__L3_I4/A              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.001 |   0.263 |  -37.488 | 
     | clk__L3_I4/Z              |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.132 |   0.395 |  -37.356 | 
     | MAC_inst_1/op_2_reg_2_/CK |   ^   | clk__L3_N4 | DFF_X1    | 0.001 |   0.396 |  -37.355 | 
     +-----------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin MAC_inst_1/op_1_reg_5_/CK 
Endpoint:   MAC_inst_1/op_1_reg_5_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.399
- Setup                         0.137
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.263
- Arrival Time                 12.510
= Slack Time                   37.752
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.148 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.035 |  10.431 |   48.183 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.148 |  10.579 |   48.331 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.004 |  10.583 |   48.336 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.260 |  10.844 |   48.596 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.844 |   48.596 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.095 |  10.939 |   48.691 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.939 |   48.691 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.447 |  11.386 |   49.138 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.002 |  11.388 |   49.140 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.065 |  11.453 |   49.205 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.453 |   49.205 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.231 |  11.684 |   49.436 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.684 |   49.437 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.319 |  12.004 |   49.756 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  12.005 |   49.757 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.218 |  12.223 |   49.975 | 
     | MAC_inst_1/U58/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.010 |  12.232 |   49.985 | 
     | MAC_inst_1/U58/ZN         |   ^   | MAC_inst_1/n60          | AOI22_X1  | 0.221 |  12.453 |   50.206 | 
     | MAC_inst_1/U56/A1         |   ^   | MAC_inst_1/n60          | NAND2_X1  | 0.000 |  12.453 |   50.206 | 
     | MAC_inst_1/U56/ZN         |   v   | MAC_inst_1/n118         | NAND2_X1  | 0.057 |  12.510 |   50.263 | 
     | MAC_inst_1/op_1_reg_5_/D  |   v   | MAC_inst_1/n118         | DFF_X1    | 0.000 |  12.510 |   50.263 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.752 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -37.750 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -37.627 | 
     | clk__L2_I2/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.005 |   0.131 |  -37.622 | 
     | clk__L2_I2/Z              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.133 |   0.264 |  -37.488 | 
     | clk__L3_I14/A             |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.002 |   0.266 |  -37.487 | 
     | clk__L3_I14/Z             |   ^   | clk__L3_N14 | CLKBUF_X3 | 0.132 |   0.398 |  -37.354 | 
     | MAC_inst_1/op_1_reg_5_/CK |   ^   | clk__L3_N14 | DFF_X1    | 0.001 |   0.399 |  -37.353 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin MAC_inst_1/op_2_reg_1_/CK 
Endpoint:   MAC_inst_1/op_2_reg_1_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.395
- Setup                         0.136
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.259
- Arrival Time                 12.506
= Slack Time                   37.753
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.149 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.035 |  10.431 |   48.184 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.148 |  10.579 |   48.332 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.004 |  10.583 |   48.336 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.260 |  10.844 |   48.596 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.844 |   48.597 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.095 |  10.939 |   48.691 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.939 |   48.692 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.447 |  11.386 |   49.139 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.002 |  11.388 |   49.140 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.065 |  11.453 |   49.206 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.453 |   49.206 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.231 |  11.684 |   49.437 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.684 |   49.437 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.319 |  12.004 |   49.757 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  12.005 |   49.758 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.218 |  12.223 |   49.975 | 
     | MAC_inst_1/U67/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.011 |  12.233 |   49.986 | 
     | MAC_inst_1/U67/ZN         |   ^   | MAC_inst_1/n68          | AOI22_X1  | 0.220 |  12.453 |   50.206 | 
     | MAC_inst_1/U65/A1         |   ^   | MAC_inst_1/n68          | NAND2_X1  | 0.000 |  12.453 |   50.206 | 
     | MAC_inst_1/U65/ZN         |   v   | MAC_inst_1/n122         | NAND2_X1  | 0.052 |  12.506 |   50.259 | 
     | MAC_inst_1/op_2_reg_1_/D  |   v   | MAC_inst_1/n122         | DFF_X1    | 0.000 |  12.506 |   50.259 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.753 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.002 |   0.002 |  -37.751 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.123 |   0.126 |  -37.627 | 
     | clk__L2_I0/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.006 |   0.131 |  -37.622 | 
     | clk__L2_I0/Z              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.132 |   0.263 |  -37.490 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.001 |   0.263 |  -37.489 | 
     | clk__L3_I3/Z              |   ^   | clk__L3_N3 | CLKBUF_X3 | 0.130 |   0.394 |  -37.359 | 
     | MAC_inst_1/op_2_reg_1_/CK |   ^   | clk__L3_N3 | DFF_X1    | 0.001 |   0.395 |  -37.358 | 
     +-----------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin MAC_inst_1/op_1_reg_2_/CK 
Endpoint:   MAC_inst_1/op_1_reg_2_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.396
- Setup                         0.136
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.260
- Arrival Time                 12.507
= Slack Time                   37.753
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.149 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.035 |  10.431 |   48.184 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.148 |  10.579 |   48.332 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.004 |  10.583 |   48.336 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.260 |  10.844 |   48.597 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.844 |   48.597 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.095 |  10.939 |   48.692 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.939 |   48.692 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.447 |  11.386 |   49.139 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.002 |  11.388 |   49.141 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.065 |  11.453 |   49.206 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.453 |   49.206 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.231 |  11.684 |   49.437 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.684 |   49.438 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.319 |  12.004 |   49.757 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  12.005 |   49.758 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.218 |  12.223 |   49.976 | 
     | MAC_inst_1/U49/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.008 |  12.231 |   49.984 | 
     | MAC_inst_1/U49/ZN         |   ^   | MAC_inst_1/n54          | AOI22_X1  | 0.222 |  12.453 |   50.206 | 
     | MAC_inst_1/U47/A1         |   ^   | MAC_inst_1/n54          | NAND2_X1  | 0.000 |  12.453 |   50.206 | 
     | MAC_inst_1/U47/ZN         |   v   | MAC_inst_1/n115         | NAND2_X1  | 0.054 |  12.507 |   50.260 | 
     | MAC_inst_1/op_1_reg_2_/D  |   v   | MAC_inst_1/n115         | DFF_X1    | 0.000 |  12.507 |   50.260 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.753 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.002 |   0.002 |  -37.751 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.123 |   0.126 |  -37.627 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.005 |   0.131 |  -37.622 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.133 |   0.263 |  -37.490 | 
     | clk__L3_I8/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.264 |  -37.489 | 
     | clk__L3_I8/Z              |   ^   | clk__L3_N8 | CLKBUF_X3 | 0.131 |   0.395 |  -37.358 | 
     | MAC_inst_1/op_1_reg_2_/CK |   ^   | clk__L3_N8 | DFF_X1    | 0.001 |   0.396 |  -37.357 | 
     +-----------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin MAC_inst_1/op_2_reg_0_/CK 
Endpoint:   MAC_inst_1/op_2_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.396
- Setup                         0.135
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.261
- Arrival Time                 12.507
= Slack Time                   37.754
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.150 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.035 |  10.431 |   48.184 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.148 |  10.579 |   48.333 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.004 |  10.583 |   48.337 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.260 |  10.844 |   48.597 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.844 |   48.597 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.095 |  10.939 |   48.692 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.939 |   48.692 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.447 |  11.386 |   49.139 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.002 |  11.388 |   49.141 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.065 |  11.453 |   49.207 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.453 |   49.207 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.231 |  11.684 |   49.438 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.684 |   49.438 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.319 |  12.004 |   49.758 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  12.005 |   49.758 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.218 |  12.223 |   49.976 | 
     | MAC_inst_1/U64/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.012 |  12.234 |   49.988 | 
     | MAC_inst_1/U64/ZN         |   ^   | MAC_inst_1/n66          | AOI22_X1  | 0.221 |  12.455 |   50.208 | 
     | MAC_inst_1/U62/A1         |   ^   | MAC_inst_1/n66          | NAND2_X1  | 0.000 |  12.455 |   50.208 | 
     | MAC_inst_1/U62/ZN         |   v   | MAC_inst_1/n121         | NAND2_X1  | 0.052 |  12.507 |   50.261 | 
     | MAC_inst_1/op_2_reg_0_/D  |   v   | MAC_inst_1/n121         | DFF_X1    | 0.000 |  12.507 |   50.261 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.754 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.002 |   0.002 |  -37.752 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.123 |   0.126 |  -37.628 | 
     | clk__L2_I0/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.006 |   0.131 |  -37.623 | 
     | clk__L2_I0/Z              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.132 |   0.263 |  -37.491 | 
     | clk__L3_I4/A              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.001 |   0.263 |  -37.490 | 
     | clk__L3_I4/Z              |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.132 |   0.395 |  -37.358 | 
     | MAC_inst_1/op_2_reg_0_/CK |   ^   | clk__L3_N4 | DFF_X1    | 0.001 |   0.396 |  -37.357 | 
     +-----------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin MAC_inst_1/op_2_reg_3_/CK 
Endpoint:   MAC_inst_1/op_2_reg_3_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.396
- Setup                         0.135
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.261
- Arrival Time                 12.506
= Slack Time                   37.755
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.151 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.035 |  10.431 |   48.186 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.148 |  10.579 |   48.334 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.004 |  10.583 |   48.338 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.260 |  10.844 |   48.599 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.844 |   48.599 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.095 |  10.939 |   48.694 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.939 |   48.694 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.447 |  11.386 |   49.141 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.002 |  11.388 |   49.143 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.065 |  11.453 |   49.208 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.453 |   49.208 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.231 |  11.684 |   49.439 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.684 |   49.439 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.319 |  12.004 |   49.759 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  12.005 |   49.760 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.218 |  12.223 |   49.978 | 
     | MAC_inst_1/U73/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.012 |  12.234 |   49.989 | 
     | MAC_inst_1/U73/ZN         |   ^   | MAC_inst_1/n72          | AOI22_X1  | 0.218 |  12.452 |   50.207 | 
     | MAC_inst_1/U71/A1         |   ^   | MAC_inst_1/n72          | NAND2_X1  | 0.000 |  12.453 |   50.208 | 
     | MAC_inst_1/U71/ZN         |   v   | MAC_inst_1/n124         | NAND2_X1  | 0.053 |  12.506 |   50.261 | 
     | MAC_inst_1/op_2_reg_3_/D  |   v   | MAC_inst_1/n124         | DFF_X1    | 0.000 |  12.506 |   50.261 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.755 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.002 |   0.002 |  -37.753 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.123 |   0.126 |  -37.629 | 
     | clk__L2_I0/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.006 |   0.131 |  -37.624 | 
     | clk__L2_I0/Z              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.132 |   0.263 |  -37.492 | 
     | clk__L3_I4/A              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.001 |   0.263 |  -37.492 | 
     | clk__L3_I4/Z              |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.132 |   0.395 |  -37.360 | 
     | MAC_inst_1/op_2_reg_3_/CK |   ^   | clk__L3_N4 | DFF_X1    | 0.001 |   0.396 |  -37.359 | 
     +-----------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin MAC_inst_1/op_1_reg_7_/CK 
Endpoint:   MAC_inst_1/op_1_reg_7_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.396
- Setup                         0.136
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.260
- Arrival Time                 12.505
= Slack Time                   37.755
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.151 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.035 |  10.431 |   48.186 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.148 |  10.579 |   48.334 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.004 |  10.583 |   48.339 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.260 |  10.844 |   48.599 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.844 |   48.599 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.095 |  10.939 |   48.694 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.939 |   48.694 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.447 |  11.386 |   49.141 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.002 |  11.388 |   49.143 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.065 |  11.453 |   49.208 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.453 |   49.208 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.231 |  11.684 |   49.439 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.684 |   49.440 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.319 |  12.004 |   49.759 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  12.005 |   49.760 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.218 |  12.223 |   49.978 | 
     | MAC_inst_1/U40/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.008 |  12.230 |   49.986 | 
     | MAC_inst_1/U40/ZN         |   ^   | MAC_inst_1/n64          | AOI22_X1  | 0.221 |  12.451 |   50.206 | 
     | MAC_inst_1/U38/A1         |   ^   | MAC_inst_1/n64          | NAND2_X1  | 0.000 |  12.451 |   50.206 | 
     | MAC_inst_1/U38/ZN         |   v   | MAC_inst_1/n120         | NAND2_X1  | 0.054 |  12.505 |   50.260 | 
     | MAC_inst_1/op_1_reg_7_/D  |   v   | MAC_inst_1/n120         | DFF_X1    | 0.000 |  12.505 |   50.260 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.755 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.002 |   0.002 |  -37.753 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.123 |   0.126 |  -37.630 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.005 |   0.131 |  -37.625 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.133 |   0.263 |  -37.492 | 
     | clk__L3_I8/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.264 |  -37.492 | 
     | clk__L3_I8/Z              |   ^   | clk__L3_N8 | CLKBUF_X3 | 0.131 |   0.395 |  -37.360 | 
     | MAC_inst_1/op_1_reg_7_/CK |   ^   | clk__L3_N8 | DFF_X1    | 0.001 |   0.396 |  -37.359 | 
     +-----------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin MAC_inst_1/op_2_reg_4_/CK 
Endpoint:   MAC_inst_1/op_2_reg_4_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.396
- Setup                         0.135
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.261
- Arrival Time                 12.506
= Slack Time                   37.756
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.152 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.035 |  10.431 |   48.186 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.148 |  10.579 |   48.334 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.004 |  10.583 |   48.339 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.260 |  10.844 |   48.599 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.844 |   48.599 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.095 |  10.939 |   48.694 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.939 |   48.694 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.447 |  11.386 |   49.141 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.002 |  11.388 |   49.143 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.065 |  11.453 |   49.209 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.453 |   49.209 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.231 |  11.684 |   49.440 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.684 |   49.440 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.319 |  12.004 |   49.760 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  12.005 |   49.760 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.218 |  12.223 |   49.978 | 
     | MAC_inst_1/U76/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.011 |  12.234 |   49.990 | 
     | MAC_inst_1/U76/ZN         |   ^   | MAC_inst_1/n74          | AOI22_X1  | 0.220 |  12.454 |   50.210 | 
     | MAC_inst_1/U74/A1         |   ^   | MAC_inst_1/n74          | NAND2_X1  | 0.000 |  12.454 |   50.210 | 
     | MAC_inst_1/U74/ZN         |   v   | MAC_inst_1/n125         | NAND2_X1  | 0.052 |  12.506 |   50.261 | 
     | MAC_inst_1/op_2_reg_4_/D  |   v   | MAC_inst_1/n125         | DFF_X1    | 0.000 |  12.506 |   50.261 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.756 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.002 |   0.002 |  -37.753 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.123 |   0.126 |  -37.630 | 
     | clk__L2_I0/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.006 |   0.131 |  -37.624 | 
     | clk__L2_I0/Z              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.132 |   0.263 |  -37.493 | 
     | clk__L3_I4/A              |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.001 |   0.263 |  -37.492 | 
     | clk__L3_I4/Z              |   ^   | clk__L3_N4 | CLKBUF_X3 | 0.132 |   0.395 |  -37.360 | 
     | MAC_inst_1/op_2_reg_4_/CK |   ^   | clk__L3_N4 | DFF_X1    | 0.001 |   0.396 |  -37.359 | 
     +-----------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin MAC_inst_1/op_2_reg_6_/CK 
Endpoint:   MAC_inst_1/op_2_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.391
- Setup                         0.137
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.254
- Arrival Time                 12.499
= Slack Time                   37.756
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.152 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.035 |  10.431 |   48.186 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.148 |  10.579 |   48.335 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.004 |  10.583 |   48.339 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.260 |  10.844 |   48.599 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.844 |   48.599 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.095 |  10.939 |   48.694 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.939 |   48.695 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.447 |  11.386 |   49.142 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.002 |  11.388 |   49.143 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.065 |  11.453 |   49.209 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.453 |   49.209 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.231 |  11.684 |   49.440 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.684 |   49.440 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.319 |  12.004 |   49.760 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  12.005 |   49.761 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.218 |  12.223 |   49.978 | 
     | MAC_inst_1/U83/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.001 |  12.224 |   49.979 | 
     | MAC_inst_1/U83/ZN         |   ^   | MAC_inst_1/n78          | AOI22_X1  | 0.222 |  12.445 |   50.201 | 
     | MAC_inst_1/U80/A1         |   ^   | MAC_inst_1/n78          | NAND2_X1  | 0.000 |  12.445 |   50.201 | 
     | MAC_inst_1/U80/ZN         |   v   | MAC_inst_1/n127         | NAND2_X1  | 0.053 |  12.499 |   50.254 | 
     | MAC_inst_1/op_2_reg_6_/D  |   v   | MAC_inst_1/n127         | DFF_X1    | 0.000 |  12.499 |   50.254 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.756 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -37.754 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -37.630 | 
     | clk__L2_I3/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.129 |  -37.627 | 
     | clk__L2_I3/Z              |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.131 |   0.260 |  -37.496 | 
     | clk__L3_I19/A             |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.260 |  -37.495 | 
     | clk__L3_I19/Z             |   ^   | clk__L3_N19 | CLKBUF_X3 | 0.130 |   0.391 |  -37.365 | 
     | MAC_inst_1/op_2_reg_6_/CK |   ^   | clk__L3_N19 | DFF_X1    | 0.000 |   0.391 |  -37.365 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin MAC_inst_1/op_2_reg_5_/CK 
Endpoint:   MAC_inst_1/op_2_reg_5_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.397
- Setup                         0.135
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.262
- Arrival Time                 12.506
= Slack Time                   37.756
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.152 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.035 |  10.431 |   48.187 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.148 |  10.579 |   48.335 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.004 |  10.583 |   48.339 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.260 |  10.844 |   48.600 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.844 |   48.600 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.095 |  10.939 |   48.695 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.939 |   48.695 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.447 |  11.386 |   49.142 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.002 |  11.388 |   49.144 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.065 |  11.453 |   49.209 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.453 |   49.209 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.231 |  11.684 |   49.440 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.684 |   49.440 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.319 |  12.004 |   49.760 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  12.005 |   49.761 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.218 |  12.223 |   49.979 | 
     | MAC_inst_1/U79/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.011 |  12.234 |   49.990 | 
     | MAC_inst_1/U79/ZN         |   ^   | MAC_inst_1/n76          | AOI22_X1  | 0.220 |  12.453 |   50.209 | 
     | MAC_inst_1/U77/A1         |   ^   | MAC_inst_1/n76          | NAND2_X1  | 0.000 |  12.454 |   50.210 | 
     | MAC_inst_1/U77/ZN         |   v   | MAC_inst_1/n126         | NAND2_X1  | 0.052 |  12.505 |   50.261 | 
     | MAC_inst_1/op_2_reg_5_/D  |   v   | MAC_inst_1/n126         | DFF_X1    | 0.000 |  12.506 |   50.262 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.756 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.002 |   0.002 |  -37.754 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.123 |   0.126 |  -37.630 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.005 |   0.131 |  -37.625 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.133 |   0.263 |  -37.493 | 
     | clk__L3_I9/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.264 |  -37.492 | 
     | clk__L3_I9/Z              |   ^   | clk__L3_N9 | CLKBUF_X3 | 0.132 |   0.396 |  -37.360 | 
     | MAC_inst_1/op_2_reg_5_/CK |   ^   | clk__L3_N9 | DFF_X1    | 0.001 |   0.397 |  -37.359 | 
     +-----------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin MAC_inst_1/op_1_reg_3_/CK 
Endpoint:   MAC_inst_1/op_1_reg_3_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.397
- Setup                         0.137
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.260
- Arrival Time                 12.504
= Slack Time                   37.756
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.152 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.035 |  10.431 |   48.187 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.148 |  10.579 |   48.335 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.004 |  10.583 |   48.339 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.260 |  10.844 |   48.600 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.844 |   48.600 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.095 |  10.939 |   48.695 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.939 |   48.695 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.447 |  11.386 |   49.142 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.002 |  11.388 |   49.144 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.065 |  11.453 |   49.209 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.453 |   49.209 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.231 |  11.684 |   49.440 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.684 |   49.441 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.319 |  12.004 |   49.760 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  12.005 |   49.761 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.218 |  12.223 |   49.979 | 
     | MAC_inst_1/U52/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.010 |  12.232 |   49.988 | 
     | MAC_inst_1/U52/ZN         |   ^   | MAC_inst_1/n56          | AOI22_X1  | 0.220 |  12.452 |   50.209 | 
     | MAC_inst_1/U50/A1         |   ^   | MAC_inst_1/n56          | NAND2_X1  | 0.000 |  12.453 |   50.209 | 
     | MAC_inst_1/U50/ZN         |   v   | MAC_inst_1/n116         | NAND2_X1  | 0.052 |  12.504 |   50.260 | 
     | MAC_inst_1/op_1_reg_3_/D  |   v   | MAC_inst_1/n116         | DFF_X1    | 0.000 |  12.504 |   50.260 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.756 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.002 |   0.002 |  -37.754 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.123 |   0.126 |  -37.631 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.005 |   0.131 |  -37.625 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.133 |   0.263 |  -37.493 | 
     | clk__L3_I9/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.264 |  -37.492 | 
     | clk__L3_I9/Z              |   ^   | clk__L3_N9 | CLKBUF_X3 | 0.132 |   0.396 |  -37.361 | 
     | MAC_inst_1/op_1_reg_3_/CK |   ^   | clk__L3_N9 | DFF_X1    | 0.002 |   0.397 |  -37.359 | 
     +-----------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin MAC_inst_1/op_1_reg_4_/CK 
Endpoint:   MAC_inst_1/op_1_reg_4_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.399
- Setup                         0.138
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.262
- Arrival Time                 12.505
= Slack Time                   37.756
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.152 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.035 |  10.431 |   48.187 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.148 |  10.579 |   48.335 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.004 |  10.583 |   48.340 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.260 |  10.844 |   48.600 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.844 |   48.600 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.095 |  10.939 |   48.695 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.939 |   48.695 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.447 |  11.386 |   49.142 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.002 |  11.388 |   49.144 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.065 |  11.453 |   49.209 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.453 |   49.209 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.231 |  11.684 |   49.440 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.684 |   49.441 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.319 |  12.004 |   49.760 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  12.005 |   49.761 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.218 |  12.223 |   49.979 | 
     | MAC_inst_1/U55/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.009 |  12.232 |   49.988 | 
     | MAC_inst_1/U55/ZN         |   ^   | MAC_inst_1/n58          | AOI22_X1  | 0.219 |  12.451 |   50.207 | 
     | MAC_inst_1/U53/A1         |   ^   | MAC_inst_1/n58          | NAND2_X1  | 0.000 |  12.451 |   50.208 | 
     | MAC_inst_1/U53/ZN         |   v   | MAC_inst_1/n117         | NAND2_X1  | 0.054 |  12.505 |   50.262 | 
     | MAC_inst_1/op_1_reg_4_/D  |   v   | MAC_inst_1/n117         | DFF_X1    | 0.000 |  12.505 |   50.262 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.756 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -37.754 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -37.631 | 
     | clk__L2_I2/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.005 |   0.131 |  -37.626 | 
     | clk__L2_I2/Z              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.133 |   0.264 |  -37.492 | 
     | clk__L3_I14/A             |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.002 |   0.266 |  -37.490 | 
     | clk__L3_I14/Z             |   ^   | clk__L3_N14 | CLKBUF_X3 | 0.132 |   0.398 |  -37.358 | 
     | MAC_inst_1/op_1_reg_4_/CK |   ^   | clk__L3_N14 | DFF_X1    | 0.001 |   0.399 |  -37.357 | 
     +------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin MAC_inst_1/op_1_reg_1_/CK 
Endpoint:   MAC_inst_1/op_1_reg_1_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.397
- Setup                         0.136
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.261
- Arrival Time                 12.504
= Slack Time                   37.757
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.153 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.035 |  10.431 |   48.187 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.148 |  10.579 |   48.336 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.004 |  10.583 |   48.340 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.260 |  10.844 |   48.600 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.844 |   48.600 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.095 |  10.939 |   48.695 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.939 |   48.696 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.447 |  11.386 |   49.143 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.002 |  11.388 |   49.144 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.065 |  11.453 |   49.210 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.453 |   49.210 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.231 |  11.684 |   49.441 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.684 |   49.441 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.319 |  12.004 |   49.761 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  12.005 |   49.762 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.218 |  12.223 |   49.979 | 
     | MAC_inst_1/U46/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.007 |  12.230 |   49.987 | 
     | MAC_inst_1/U46/ZN         |   ^   | MAC_inst_1/n52          | AOI22_X1  | 0.221 |  12.451 |   50.208 | 
     | MAC_inst_1/U44/A1         |   ^   | MAC_inst_1/n52          | NAND2_X1  | 0.000 |  12.451 |   50.208 | 
     | MAC_inst_1/U44/ZN         |   v   | MAC_inst_1/n114         | NAND2_X1  | 0.053 |  12.504 |   50.261 | 
     | MAC_inst_1/op_1_reg_1_/D  |   v   | MAC_inst_1/n114         | DFF_X1    | 0.000 |  12.504 |   50.261 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.757 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -37.755 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -37.631 | 
     | clk__L2_I2/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.005 |   0.131 |  -37.626 | 
     | clk__L2_I2/Z              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.133 |   0.264 |  -37.493 | 
     | clk__L3_I12/A             |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.002 |   0.266 |  -37.491 | 
     | clk__L3_I12/Z             |   ^   | clk__L3_N12 | CLKBUF_X3 | 0.130 |   0.396 |  -37.361 | 
     | MAC_inst_1/op_1_reg_1_/CK |   ^   | clk__L3_N12 | DFF_X1    | 0.001 |   0.397 |  -37.360 | 
     +------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin MAC_inst_2/op_1_reg_4_/CK 
Endpoint:   MAC_inst_2/op_1_reg_4_/D (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.391
- Setup                         0.065
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.326
- Arrival Time                 12.569
= Slack Time                   37.757
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                          |       |                 |          |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+----------+-------+---------+----------| 
     | rst_n                    |   v   | rst_n           |          |       |  10.396 |   48.153 | 
     | FE_DBTC1_rst_n/A         |   v   | rst_n           | INV_X1   | 0.035 |  10.431 |   48.188 | 
     | FE_DBTC1_rst_n/ZN        |   ^   | FE_DBTN1_rst_n  | INV_X1   | 0.380 |  10.810 |   48.568 | 
     | MAC_inst_2/U9/A3         |   ^   | FE_DBTN1_rst_n  | NOR3_X1  | 0.003 |  10.813 |   48.570 | 
     | MAC_inst_2/U9/ZN         |   v   | MAC_inst_2/n172 | NOR3_X1  | 0.088 |  10.901 |   48.658 | 
     | MAC_inst_2/U12/A1        |   v   | MAC_inst_2/n172 | NAND2_X1 | 0.000 |  10.901 |   48.658 | 
     | MAC_inst_2/U12/ZN        |   ^   | MAC_inst_2/n175 | NAND2_X1 | 0.104 |  11.005 |   48.762 | 
     | MAC_inst_2/U8/A1         |   ^   | MAC_inst_2/n175 | NOR2_X2  | 0.000 |  11.005 |   48.762 | 
     | MAC_inst_2/U8/ZN         |   v   | MAC_inst_2/n208 | NOR2_X2  | 0.083 |  11.088 |   48.845 | 
     | MAC_inst_2/U82/A3        |   v   | MAC_inst_2/n208 | NOR3_X2  | 0.002 |  11.090 |   48.847 | 
     | MAC_inst_2/U82/ZN        |   ^   | MAC_inst_2/n212 | NOR3_X2  | 0.528 |  11.618 |   49.375 | 
     | MAC_inst_2/U5/A3         |   ^   | MAC_inst_2/n212 | NAND3_X1 | 0.001 |  11.619 |   49.376 | 
     | MAC_inst_2/U5/ZN         |   v   | MAC_inst_2/n213 | NAND3_X1 | 0.327 |  11.946 |   49.703 | 
     | MAC_inst_2/U4/A          |   v   | MAC_inst_2/n213 | INV_X1   | 0.001 |  11.946 |   49.703 | 
     | MAC_inst_2/U4/ZN         |   ^   | MAC_inst_2/n28  | INV_X1   | 0.418 |  12.364 |   50.121 | 
     | MAC_inst_2/U55/B2        |   ^   | MAC_inst_2/n28  | AOI22_X1 | 0.006 |  12.370 |   50.127 | 
     | MAC_inst_2/U55/ZN        |   v   | MAC_inst_2/n200 | AOI22_X1 | 0.131 |  12.501 |   50.258 | 
     | MAC_inst_2/U53/A1        |   v   | MAC_inst_2/n200 | NAND2_X1 | 0.000 |  12.502 |   50.259 | 
     | MAC_inst_2/U53/ZN        |   ^   | MAC_inst_2/n141 | NAND2_X1 | 0.067 |  12.568 |   50.326 | 
     | MAC_inst_2/op_1_reg_4_/D |   ^   | MAC_inst_2/n141 | DFF_X1   | 0.000 |  12.569 |   50.326 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.757 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -37.755 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -37.631 | 
     | clk__L2_I3/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.129 |  -37.628 | 
     | clk__L2_I3/Z              |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.131 |   0.260 |  -37.497 | 
     | clk__L3_I19/A             |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.260 |  -37.497 | 
     | clk__L3_I19/Z             |   ^   | clk__L3_N19 | CLKBUF_X3 | 0.130 |   0.391 |  -37.366 | 
     | MAC_inst_2/op_1_reg_4_/CK |   ^   | clk__L3_N19 | DFF_X1    | 0.000 |   0.391 |  -37.366 | 
     +------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin MAC_inst_1/op_1_reg_0_/CK 
Endpoint:   MAC_inst_1/op_1_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.397
- Setup                         0.136
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.262
- Arrival Time                 12.504
= Slack Time                   37.757
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.153 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.035 |  10.431 |   48.188 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.148 |  10.579 |   48.336 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.004 |  10.583 |   48.341 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.260 |  10.844 |   48.601 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.844 |   48.601 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.095 |  10.939 |   48.696 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.939 |   48.696 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.447 |  11.386 |   49.143 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.002 |  11.388 |   49.145 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.065 |  11.453 |   49.210 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.453 |   49.210 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.231 |  11.684 |   49.441 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.684 |   49.442 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.319 |  12.004 |   49.761 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  12.005 |   49.762 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.218 |  12.223 |   49.980 | 
     | MAC_inst_1/U43/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.009 |  12.232 |   49.989 | 
     | MAC_inst_1/U43/ZN         |   ^   | MAC_inst_1/n47          | AOI22_X1  | 0.221 |  12.452 |   50.210 | 
     | MAC_inst_1/U41/A1         |   ^   | MAC_inst_1/n47          | NAND2_X1  | 0.000 |  12.453 |   50.210 | 
     | MAC_inst_1/U41/ZN         |   v   | MAC_inst_1/n113         | NAND2_X1  | 0.052 |  12.504 |   50.262 | 
     | MAC_inst_1/op_1_reg_0_/D  |   v   | MAC_inst_1/n113         | DFF_X1    | 0.000 |  12.504 |   50.262 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |            |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |           |       |   0.000 |  -37.757 | 
     | clk__L1_I0/A              |   ^   | clk        | CLKBUF_X3 | 0.002 |   0.002 |  -37.755 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.123 |   0.126 |  -37.632 | 
     | clk__L2_I1/A              |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.005 |   0.131 |  -37.627 | 
     | clk__L2_I1/Z              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.133 |   0.263 |  -37.494 | 
     | clk__L3_I9/A              |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.000 |   0.264 |  -37.494 | 
     | clk__L3_I9/Z              |   ^   | clk__L3_N9 | CLKBUF_X3 | 0.132 |   0.396 |  -37.362 | 
     | MAC_inst_1/op_1_reg_0_/CK |   ^   | clk__L3_N9 | DFF_X1    | 0.002 |   0.397 |  -37.360 | 
     +-----------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin MAC_inst_2/op_1_reg_3_/CK 
Endpoint:   MAC_inst_2/op_1_reg_3_/D (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.391
- Setup                         0.065
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.326
- Arrival Time                 12.568
= Slack Time                   37.758
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                          |       |                 |          |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+----------+-------+---------+----------| 
     | rst_n                    |   v   | rst_n           |          |       |  10.396 |   48.154 | 
     | FE_DBTC1_rst_n/A         |   v   | rst_n           | INV_X1   | 0.035 |  10.431 |   48.189 | 
     | FE_DBTC1_rst_n/ZN        |   ^   | FE_DBTN1_rst_n  | INV_X1   | 0.380 |  10.810 |   48.568 | 
     | MAC_inst_2/U9/A3         |   ^   | FE_DBTN1_rst_n  | NOR3_X1  | 0.003 |  10.813 |   48.571 | 
     | MAC_inst_2/U9/ZN         |   v   | MAC_inst_2/n172 | NOR3_X1  | 0.088 |  10.901 |   48.659 | 
     | MAC_inst_2/U12/A1        |   v   | MAC_inst_2/n172 | NAND2_X1 | 0.000 |  10.901 |   48.659 | 
     | MAC_inst_2/U12/ZN        |   ^   | MAC_inst_2/n175 | NAND2_X1 | 0.104 |  11.005 |   48.763 | 
     | MAC_inst_2/U8/A1         |   ^   | MAC_inst_2/n175 | NOR2_X2  | 0.000 |  11.005 |   48.763 | 
     | MAC_inst_2/U8/ZN         |   v   | MAC_inst_2/n208 | NOR2_X2  | 0.083 |  11.088 |   48.846 | 
     | MAC_inst_2/U82/A3        |   v   | MAC_inst_2/n208 | NOR3_X2  | 0.002 |  11.090 |   48.848 | 
     | MAC_inst_2/U82/ZN        |   ^   | MAC_inst_2/n212 | NOR3_X2  | 0.528 |  11.618 |   49.376 | 
     | MAC_inst_2/U5/A3         |   ^   | MAC_inst_2/n212 | NAND3_X1 | 0.001 |  11.619 |   49.377 | 
     | MAC_inst_2/U5/ZN         |   v   | MAC_inst_2/n213 | NAND3_X1 | 0.327 |  11.946 |   49.704 | 
     | MAC_inst_2/U4/A          |   v   | MAC_inst_2/n213 | INV_X1   | 0.001 |  11.946 |   49.704 | 
     | MAC_inst_2/U4/ZN         |   ^   | MAC_inst_2/n28  | INV_X1   | 0.418 |  12.364 |   50.122 | 
     | MAC_inst_2/U52/B2        |   ^   | MAC_inst_2/n28  | AOI22_X1 | 0.006 |  12.370 |   50.127 | 
     | MAC_inst_2/U52/ZN        |   v   | MAC_inst_2/n202 | AOI22_X1 | 0.132 |  12.502 |   50.259 | 
     | MAC_inst_2/U50/A1        |   v   | MAC_inst_2/n202 | NAND2_X1 | 0.000 |  12.502 |   50.260 | 
     | MAC_inst_2/U50/ZN        |   ^   | MAC_inst_2/n142 | NAND2_X1 | 0.066 |  12.568 |   50.326 | 
     | MAC_inst_2/op_1_reg_3_/D |   ^   | MAC_inst_2/n142 | DFF_X1   | 0.000 |  12.568 |   50.326 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.758 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -37.756 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -37.632 | 
     | clk__L2_I3/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.129 |  -37.629 | 
     | clk__L2_I3/Z              |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.131 |   0.260 |  -37.498 | 
     | clk__L3_I19/A             |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.260 |  -37.498 | 
     | clk__L3_I19/Z             |   ^   | clk__L3_N19 | CLKBUF_X3 | 0.130 |   0.391 |  -37.367 | 
     | MAC_inst_2/op_1_reg_3_/CK |   ^   | clk__L3_N19 | DFF_X1    | 0.000 |   0.391 |  -37.367 | 
     +------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin MAC_inst_2/op_1_reg_2_/CK 
Endpoint:   MAC_inst_2/op_1_reg_2_/D (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.391
- Setup                         0.066
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.325
- Arrival Time                 12.567
= Slack Time                   37.758
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                          |       |                 |          |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+----------+-------+---------+----------| 
     | rst_n                    |   v   | rst_n           |          |       |  10.396 |   48.154 | 
     | FE_DBTC1_rst_n/A         |   v   | rst_n           | INV_X1   | 0.035 |  10.431 |   48.189 | 
     | FE_DBTC1_rst_n/ZN        |   ^   | FE_DBTN1_rst_n  | INV_X1   | 0.380 |  10.810 |   48.568 | 
     | MAC_inst_2/U9/A3         |   ^   | FE_DBTN1_rst_n  | NOR3_X1  | 0.003 |  10.813 |   48.571 | 
     | MAC_inst_2/U9/ZN         |   v   | MAC_inst_2/n172 | NOR3_X1  | 0.088 |  10.901 |   48.659 | 
     | MAC_inst_2/U12/A1        |   v   | MAC_inst_2/n172 | NAND2_X1 | 0.000 |  10.901 |   48.659 | 
     | MAC_inst_2/U12/ZN        |   ^   | MAC_inst_2/n175 | NAND2_X1 | 0.104 |  11.005 |   48.763 | 
     | MAC_inst_2/U8/A1         |   ^   | MAC_inst_2/n175 | NOR2_X2  | 0.000 |  11.005 |   48.763 | 
     | MAC_inst_2/U8/ZN         |   v   | MAC_inst_2/n208 | NOR2_X2  | 0.083 |  11.088 |   48.846 | 
     | MAC_inst_2/U82/A3        |   v   | MAC_inst_2/n208 | NOR3_X2  | 0.002 |  11.090 |   48.848 | 
     | MAC_inst_2/U82/ZN        |   ^   | MAC_inst_2/n212 | NOR3_X2  | 0.528 |  11.618 |   49.376 | 
     | MAC_inst_2/U5/A3         |   ^   | MAC_inst_2/n212 | NAND3_X1 | 0.001 |  11.619 |   49.377 | 
     | MAC_inst_2/U5/ZN         |   v   | MAC_inst_2/n213 | NAND3_X1 | 0.327 |  11.946 |   49.704 | 
     | MAC_inst_2/U4/A          |   v   | MAC_inst_2/n213 | INV_X1   | 0.001 |  11.946 |   49.704 | 
     | MAC_inst_2/U4/ZN         |   ^   | MAC_inst_2/n28  | INV_X1   | 0.418 |  12.364 |   50.122 | 
     | MAC_inst_2/U49/B2        |   ^   | MAC_inst_2/n28  | AOI22_X1 | 0.006 |  12.370 |   50.128 | 
     | MAC_inst_2/U49/ZN        |   v   | MAC_inst_2/n204 | AOI22_X1 | 0.129 |  12.500 |   50.258 | 
     | MAC_inst_2/U47/A1        |   v   | MAC_inst_2/n204 | NAND2_X1 | 0.000 |  12.500 |   50.258 | 
     | MAC_inst_2/U47/ZN        |   ^   | MAC_inst_2/n143 | NAND2_X1 | 0.068 |  12.567 |   50.325 | 
     | MAC_inst_2/op_1_reg_2_/D |   ^   | MAC_inst_2/n143 | DFF_X1   | 0.000 |  12.567 |   50.325 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.758 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -37.756 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -37.632 | 
     | clk__L2_I3/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.129 |  -37.629 | 
     | clk__L2_I3/Z              |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.131 |   0.260 |  -37.498 | 
     | clk__L3_I19/A             |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.260 |  -37.498 | 
     | clk__L3_I19/Z             |   ^   | clk__L3_N19 | CLKBUF_X3 | 0.130 |   0.391 |  -37.367 | 
     | MAC_inst_2/op_1_reg_2_/CK |   ^   | clk__L3_N19 | DFF_X1    | 0.001 |   0.391 |  -37.367 | 
     +------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin MAC_inst_1/op_1_reg_6_/CK 
Endpoint:   MAC_inst_1/op_1_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.397
- Setup                         0.137
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.260
- Arrival Time                 12.502
= Slack Time                   37.758
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                           |       |                         |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------------+-----------+-------+---------+----------| 
     | rst_n                     |   ^   | rst_n                   |           |       |  10.396 |   48.154 | 
     | FE_DBTC1_rst_n/A          |   ^   | rst_n                   | INV_X1    | 0.035 |  10.431 |   48.189 | 
     | FE_DBTC1_rst_n/ZN         |   v   | FE_DBTN1_rst_n          | INV_X1    | 0.148 |  10.579 |   48.337 | 
     | MAC_inst_1/U9/A3          |   v   | FE_DBTN1_rst_n          | NOR3_X1   | 0.004 |  10.583 |   48.341 | 
     | MAC_inst_1/U9/ZN          |   ^   | MAC_inst_1/n86          | NOR3_X1   | 0.260 |  10.844 |   48.602 | 
     | MAC_inst_1/U12/A1         |   ^   | MAC_inst_1/n86          | NAND2_X1  | 0.000 |  10.844 |   48.602 | 
     | MAC_inst_1/U12/ZN         |   v   | MAC_inst_1/n83          | NAND2_X1  | 0.095 |  10.939 |   48.697 | 
     | MAC_inst_1/U8/A1          |   v   | MAC_inst_1/n83          | NOR2_X2   | 0.000 |  10.939 |   48.697 | 
     | MAC_inst_1/U8/ZN          |   ^   | MAC_inst_1/n50          | NOR2_X2   | 0.447 |  11.386 |   49.144 | 
     | MAC_inst_1/U82/A3         |   ^   | MAC_inst_1/n50          | NOR3_X1   | 0.002 |  11.388 |   49.146 | 
     | MAC_inst_1/U82/ZN         |   v   | MAC_inst_1/n46          | NOR3_X1   | 0.065 |  11.453 |   49.211 | 
     | MAC_inst_1/FE_OFC18_n46/A |   v   | MAC_inst_1/n46          | CLKBUF_X1 | 0.000 |  11.453 |   49.211 | 
     | MAC_inst_1/FE_OFC18_n46/Z |   v   | MAC_inst_1/FE_OFN18_n46 | CLKBUF_X1 | 0.231 |  11.684 |   49.442 | 
     | MAC_inst_1/U5/A3          |   v   | MAC_inst_1/FE_OFN18_n46 | NAND3_X1  | 0.000 |  11.684 |   49.443 | 
     | MAC_inst_1/U5/ZN          |   ^   | MAC_inst_1/n45          | NAND3_X1  | 0.319 |  12.004 |   49.762 | 
     | MAC_inst_1/U4/A           |   ^   | MAC_inst_1/n45          | INV_X1    | 0.001 |  12.005 |   49.763 | 
     | MAC_inst_1/U4/ZN          |   v   | MAC_inst_1/n27          | INV_X1    | 0.218 |  12.223 |   49.981 | 
     | MAC_inst_1/U61/B2         |   v   | MAC_inst_1/n27          | AOI22_X1  | 0.006 |  12.228 |   49.986 | 
     | MAC_inst_1/U61/ZN         |   ^   | MAC_inst_1/n62          | AOI22_X1  | 0.219 |  12.448 |   50.206 | 
     | MAC_inst_1/U59/A1         |   ^   | MAC_inst_1/n62          | NAND2_X1  | 0.000 |  12.448 |   50.206 | 
     | MAC_inst_1/U59/ZN         |   v   | MAC_inst_1/n119         | NAND2_X1  | 0.054 |  12.502 |   50.260 | 
     | MAC_inst_1/op_1_reg_6_/D  |   v   | MAC_inst_1/n119         | DFF_X1    | 0.000 |  12.502 |   50.260 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.758 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -37.756 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -37.633 | 
     | clk__L2_I2/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.005 |   0.131 |  -37.627 | 
     | clk__L2_I2/Z              |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.133 |   0.264 |  -37.494 | 
     | clk__L3_I13/A             |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.002 |   0.266 |  -37.492 | 
     | clk__L3_I13/Z             |   ^   | clk__L3_N13 | CLKBUF_X3 | 0.130 |   0.396 |  -37.362 | 
     | MAC_inst_1/op_1_reg_6_/CK |   ^   | clk__L3_N13 | DFF_X1    | 0.001 |   0.397 |  -37.362 | 
     +------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin MAC_inst_2/op_1_reg_0_/CK 
Endpoint:   MAC_inst_2/op_1_reg_0_/D (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.391
- Setup                         0.066
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.325
- Arrival Time                 12.567
= Slack Time                   37.758
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                          |       |                 |          |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+----------+-------+---------+----------| 
     | rst_n                    |   v   | rst_n           |          |       |  10.396 |   48.154 | 
     | FE_DBTC1_rst_n/A         |   v   | rst_n           | INV_X1   | 0.035 |  10.431 |   48.189 | 
     | FE_DBTC1_rst_n/ZN        |   ^   | FE_DBTN1_rst_n  | INV_X1   | 0.380 |  10.810 |   48.569 | 
     | MAC_inst_2/U9/A3         |   ^   | FE_DBTN1_rst_n  | NOR3_X1  | 0.003 |  10.813 |   48.572 | 
     | MAC_inst_2/U9/ZN         |   v   | MAC_inst_2/n172 | NOR3_X1  | 0.088 |  10.901 |   48.660 | 
     | MAC_inst_2/U12/A1        |   v   | MAC_inst_2/n172 | NAND2_X1 | 0.000 |  10.901 |   48.660 | 
     | MAC_inst_2/U12/ZN        |   ^   | MAC_inst_2/n175 | NAND2_X1 | 0.104 |  11.005 |   48.763 | 
     | MAC_inst_2/U8/A1         |   ^   | MAC_inst_2/n175 | NOR2_X2  | 0.000 |  11.005 |   48.763 | 
     | MAC_inst_2/U8/ZN         |   v   | MAC_inst_2/n208 | NOR2_X2  | 0.083 |  11.088 |   48.847 | 
     | MAC_inst_2/U82/A3        |   v   | MAC_inst_2/n208 | NOR3_X2  | 0.002 |  11.090 |   48.849 | 
     | MAC_inst_2/U82/ZN        |   ^   | MAC_inst_2/n212 | NOR3_X2  | 0.528 |  11.618 |   49.376 | 
     | MAC_inst_2/U5/A3         |   ^   | MAC_inst_2/n212 | NAND3_X1 | 0.001 |  11.619 |   49.377 | 
     | MAC_inst_2/U5/ZN         |   v   | MAC_inst_2/n213 | NAND3_X1 | 0.327 |  11.946 |   49.704 | 
     | MAC_inst_2/U4/A          |   v   | MAC_inst_2/n213 | INV_X1   | 0.001 |  11.946 |   49.705 | 
     | MAC_inst_2/U4/ZN         |   ^   | MAC_inst_2/n28  | INV_X1   | 0.418 |  12.364 |   50.122 | 
     | MAC_inst_2/U43/B2        |   ^   | MAC_inst_2/n28  | AOI22_X1 | 0.006 |  12.370 |   50.128 | 
     | MAC_inst_2/U43/ZN        |   v   | MAC_inst_2/n211 | AOI22_X1 | 0.128 |  12.498 |   50.256 | 
     | MAC_inst_2/U41/A1        |   v   | MAC_inst_2/n211 | NAND2_X1 | 0.000 |  12.498 |   50.256 | 
     | MAC_inst_2/U41/ZN        |   ^   | MAC_inst_2/n145 | NAND2_X1 | 0.068 |  12.566 |   50.325 | 
     | MAC_inst_2/op_1_reg_0_/D |   ^   | MAC_inst_2/n145 | DFF_X1   | 0.000 |  12.567 |   50.325 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.758 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -37.756 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -37.633 | 
     | clk__L2_I3/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.129 |  -37.629 | 
     | clk__L2_I3/Z              |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.131 |   0.260 |  -37.499 | 
     | clk__L3_I19/A             |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.260 |  -37.498 | 
     | clk__L3_I19/Z             |   ^   | clk__L3_N19 | CLKBUF_X3 | 0.130 |   0.391 |  -37.368 | 
     | MAC_inst_2/op_1_reg_0_/CK |   ^   | clk__L3_N19 | DFF_X1    | 0.000 |   0.391 |  -37.367 | 
     +------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin MAC_inst_3/op_1_reg_2_/CK 
Endpoint:   MAC_inst_3/op_1_reg_2_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.391
- Setup                         0.139
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.253
- Arrival Time                 12.494
= Slack Time                   37.759
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.155 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.431 |   48.189 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.148 |  10.579 |   48.337 | 
     | MAC_inst_3/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.583 |   48.341 | 
     | MAC_inst_3/U9/ZN           |   ^   | MAC_inst_3/n171          | NOR3_X1   | 0.265 |  10.848 |   48.607 | 
     | MAC_inst_3/U12/A1          |   ^   | MAC_inst_3/n171          | NAND2_X1  | 0.000 |  10.848 |   48.607 | 
     | MAC_inst_3/U12/ZN          |   v   | MAC_inst_3/n174          | NAND2_X1  | 0.096 |  10.944 |   48.702 | 
     | MAC_inst_3/U8/A1           |   v   | MAC_inst_3/n174          | NOR2_X2   | 0.000 |  10.944 |   48.703 | 
     | MAC_inst_3/U8/ZN           |   ^   | MAC_inst_3/n207          | NOR2_X2   | 0.425 |  11.369 |   49.128 | 
     | MAC_inst_3/U82/A3          |   ^   | MAC_inst_3/n207          | NOR3_X1   | 0.001 |  11.371 |   49.129 | 
     | MAC_inst_3/U82/ZN          |   v   | MAC_inst_3/n211          | NOR3_X1   | 0.065 |  11.436 |   49.194 | 
     | MAC_inst_3/FE_OFC13_n211/A |   v   | MAC_inst_3/n211          | CLKBUF_X1 | 0.000 |  11.436 |   49.194 | 
     | MAC_inst_3/FE_OFC13_n211/Z |   v   | MAC_inst_3/FE_OFN13_n211 | CLKBUF_X1 | 0.236 |  11.671 |   49.430 | 
     | MAC_inst_3/U5/A3           |   v   | MAC_inst_3/FE_OFN13_n211 | NAND3_X1  | 0.000 |  11.672 |   49.430 | 
     | MAC_inst_3/U5/ZN           |   ^   | MAC_inst_3/n212          | NAND3_X1  | 0.333 |  12.004 |   49.763 | 
     | MAC_inst_3/U4/A            |   ^   | MAC_inst_3/n212          | INV_X1    | 0.001 |  12.005 |   49.764 | 
     | MAC_inst_3/U4/ZN           |   v   | MAC_inst_3/n27           | INV_X1    | 0.211 |  12.216 |   49.975 | 
     | MAC_inst_3/U49/B2          |   v   | MAC_inst_3/n27           | AOI22_X1  | 0.005 |  12.221 |   49.980 | 
     | MAC_inst_3/U49/ZN          |   ^   | MAC_inst_3/n203          | AOI22_X1  | 0.218 |  12.439 |   50.197 | 
     | MAC_inst_3/U47/A1          |   ^   | MAC_inst_3/n203          | NAND2_X1  | 0.000 |  12.439 |   50.197 | 
     | MAC_inst_3/U47/ZN          |   v   | MAC_inst_3/n142          | NAND2_X1  | 0.055 |  12.494 |   50.252 | 
     | MAC_inst_3/op_1_reg_2_/D   |   v   | MAC_inst_3/n142          | DFF_X1    | 0.000 |  12.494 |   50.253 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.759 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -37.757 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -37.633 | 
     | clk__L2_I3/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.129 |  -37.630 | 
     | clk__L2_I3/Z              |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.131 |   0.260 |  -37.499 | 
     | clk__L3_I17/A             |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.260 |  -37.499 | 
     | clk__L3_I17/Z             |   ^   | clk__L3_N17 | CLKBUF_X3 | 0.131 |   0.391 |  -37.368 | 
     | MAC_inst_3/op_1_reg_2_/CK |   ^   | clk__L3_N17 | DFF_X1    | 0.001 |   0.391 |  -37.368 | 
     +------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin MAC_inst_2/op_2_reg_2_/CK 
Endpoint:   MAC_inst_2/op_2_reg_2_/D (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.391
- Setup                         0.066
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.326
- Arrival Time                 12.566
= Slack Time                   37.759
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                          |       |                 |          |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+----------+-------+---------+----------| 
     | rst_n                    |   v   | rst_n           |          |       |  10.396 |   48.155 | 
     | FE_DBTC1_rst_n/A         |   v   | rst_n           | INV_X1   | 0.035 |  10.431 |   48.190 | 
     | FE_DBTC1_rst_n/ZN        |   ^   | FE_DBTN1_rst_n  | INV_X1   | 0.380 |  10.810 |   48.570 | 
     | MAC_inst_2/U9/A3         |   ^   | FE_DBTN1_rst_n  | NOR3_X1  | 0.003 |  10.813 |   48.573 | 
     | MAC_inst_2/U9/ZN         |   v   | MAC_inst_2/n172 | NOR3_X1  | 0.088 |  10.901 |   48.660 | 
     | MAC_inst_2/U12/A1        |   v   | MAC_inst_2/n172 | NAND2_X1 | 0.000 |  10.901 |   48.661 | 
     | MAC_inst_2/U12/ZN        |   ^   | MAC_inst_2/n175 | NAND2_X1 | 0.104 |  11.005 |   48.764 | 
     | MAC_inst_2/U8/A1         |   ^   | MAC_inst_2/n175 | NOR2_X2  | 0.000 |  11.005 |   48.764 | 
     | MAC_inst_2/U8/ZN         |   v   | MAC_inst_2/n208 | NOR2_X2  | 0.083 |  11.088 |   48.848 | 
     | MAC_inst_2/U82/A3        |   v   | MAC_inst_2/n208 | NOR3_X2  | 0.002 |  11.090 |   48.850 | 
     | MAC_inst_2/U82/ZN        |   ^   | MAC_inst_2/n212 | NOR3_X2  | 0.528 |  11.618 |   49.377 | 
     | MAC_inst_2/U5/A3         |   ^   | MAC_inst_2/n212 | NAND3_X1 | 0.001 |  11.619 |   49.378 | 
     | MAC_inst_2/U5/ZN         |   v   | MAC_inst_2/n213 | NAND3_X1 | 0.327 |  11.946 |   49.705 | 
     | MAC_inst_2/U4/A          |   v   | MAC_inst_2/n213 | INV_X1   | 0.001 |  11.946 |   49.706 | 
     | MAC_inst_2/U4/ZN         |   ^   | MAC_inst_2/n28  | INV_X1   | 0.418 |  12.364 |   50.123 | 
     | MAC_inst_2/U70/B2        |   ^   | MAC_inst_2/n28  | AOI22_X1 | 0.005 |  12.369 |   50.129 | 
     | MAC_inst_2/U70/ZN        |   v   | MAC_inst_2/n188 | AOI22_X1 | 0.129 |  12.498 |   50.258 | 
     | MAC_inst_2/U68/A1        |   v   | MAC_inst_2/n188 | NAND2_X1 | 0.000 |  12.499 |   50.258 | 
     | MAC_inst_2/U68/ZN        |   ^   | MAC_inst_2/n135 | NAND2_X1 | 0.068 |  12.566 |   50.326 | 
     | MAC_inst_2/op_2_reg_2_/D |   ^   | MAC_inst_2/n135 | DFF_X1   | 0.000 |  12.566 |   50.326 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.759 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -37.757 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -37.634 | 
     | clk__L2_I3/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.129 |  -37.630 | 
     | clk__L2_I3/Z              |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.131 |   0.260 |  -37.500 | 
     | clk__L3_I19/A             |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.260 |  -37.499 | 
     | clk__L3_I19/Z             |   ^   | clk__L3_N19 | CLKBUF_X3 | 0.130 |   0.391 |  -37.369 | 
     | MAC_inst_2/op_2_reg_2_/CK |   ^   | clk__L3_N19 | DFF_X1    | 0.001 |   0.391 |  -37.368 | 
     +------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin MAC_inst_3/op_1_reg_6_/CK 
Endpoint:   MAC_inst_3/op_1_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.392
- Setup                         0.138
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.254
- Arrival Time                 12.493
= Slack Time                   37.760
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.156 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.431 |   48.191 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.148 |  10.579 |   48.339 | 
     | MAC_inst_3/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.583 |   48.343 | 
     | MAC_inst_3/U9/ZN           |   ^   | MAC_inst_3/n171          | NOR3_X1   | 0.265 |  10.848 |   48.608 | 
     | MAC_inst_3/U12/A1          |   ^   | MAC_inst_3/n171          | NAND2_X1  | 0.000 |  10.848 |   48.609 | 
     | MAC_inst_3/U12/ZN          |   v   | MAC_inst_3/n174          | NAND2_X1  | 0.096 |  10.944 |   48.704 | 
     | MAC_inst_3/U8/A1           |   v   | MAC_inst_3/n174          | NOR2_X2   | 0.000 |  10.944 |   48.704 | 
     | MAC_inst_3/U8/ZN           |   ^   | MAC_inst_3/n207          | NOR2_X2   | 0.425 |  11.369 |   49.130 | 
     | MAC_inst_3/U82/A3          |   ^   | MAC_inst_3/n207          | NOR3_X1   | 0.001 |  11.371 |   49.131 | 
     | MAC_inst_3/U82/ZN          |   v   | MAC_inst_3/n211          | NOR3_X1   | 0.065 |  11.436 |   49.196 | 
     | MAC_inst_3/FE_OFC13_n211/A |   v   | MAC_inst_3/n211          | CLKBUF_X1 | 0.000 |  11.436 |   49.196 | 
     | MAC_inst_3/FE_OFC13_n211/Z |   v   | MAC_inst_3/FE_OFN13_n211 | CLKBUF_X1 | 0.236 |  11.671 |   49.432 | 
     | MAC_inst_3/U5/A3           |   v   | MAC_inst_3/FE_OFN13_n211 | NAND3_X1  | 0.000 |  11.672 |   49.432 | 
     | MAC_inst_3/U5/ZN           |   ^   | MAC_inst_3/n212          | NAND3_X1  | 0.333 |  12.004 |   49.765 | 
     | MAC_inst_3/U4/A            |   ^   | MAC_inst_3/n212          | INV_X1    | 0.001 |  12.005 |   49.766 | 
     | MAC_inst_3/U4/ZN           |   v   | MAC_inst_3/n27           | INV_X1    | 0.211 |  12.216 |   49.977 | 
     | MAC_inst_3/U61/B2          |   v   | MAC_inst_3/n27           | AOI22_X1  | 0.005 |  12.221 |   49.981 | 
     | MAC_inst_3/U61/ZN          |   ^   | MAC_inst_3/n195          | AOI22_X1  | 0.217 |  12.438 |   50.198 | 
     | MAC_inst_3/U59/A1          |   ^   | MAC_inst_3/n195          | NAND2_X1  | 0.000 |  12.438 |   50.198 | 
     | MAC_inst_3/U59/ZN          |   v   | MAC_inst_3/n138          | NAND2_X1  | 0.055 |  12.493 |   50.253 | 
     | MAC_inst_3/op_1_reg_6_/D   |   v   | MAC_inst_3/n138          | DFF_X1    | 0.000 |  12.493 |   50.254 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.760 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -37.758 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -37.635 | 
     | clk__L2_I3/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.129 |  -37.632 | 
     | clk__L2_I3/Z              |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.131 |   0.260 |  -37.501 | 
     | clk__L3_I16/A             |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.260 |  -37.500 | 
     | clk__L3_I16/Z             |   ^   | clk__L3_N16 | CLKBUF_X3 | 0.131 |   0.391 |  -37.369 | 
     | MAC_inst_3/op_1_reg_6_/CK |   ^   | clk__L3_N16 | DFF_X1    | 0.001 |   0.392 |  -37.369 | 
     +------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin MAC_inst_2/op_1_reg_5_/CK 
Endpoint:   MAC_inst_2/op_1_reg_5_/D (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.391
- Setup                         0.065
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.326
- Arrival Time                 12.564
= Slack Time                   37.762
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                          |       |                 |          |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+----------+-------+---------+----------| 
     | rst_n                    |   v   | rst_n           |          |       |  10.396 |   48.158 | 
     | FE_DBTC1_rst_n/A         |   v   | rst_n           | INV_X1   | 0.035 |  10.431 |   48.192 | 
     | FE_DBTC1_rst_n/ZN        |   ^   | FE_DBTN1_rst_n  | INV_X1   | 0.380 |  10.810 |   48.572 | 
     | MAC_inst_2/U9/A3         |   ^   | FE_DBTN1_rst_n  | NOR3_X1  | 0.003 |  10.813 |   48.575 | 
     | MAC_inst_2/U9/ZN         |   v   | MAC_inst_2/n172 | NOR3_X1  | 0.088 |  10.901 |   48.663 | 
     | MAC_inst_2/U12/A1        |   v   | MAC_inst_2/n172 | NAND2_X1 | 0.000 |  10.901 |   48.663 | 
     | MAC_inst_2/U12/ZN        |   ^   | MAC_inst_2/n175 | NAND2_X1 | 0.104 |  11.005 |   48.766 | 
     | MAC_inst_2/U8/A1         |   ^   | MAC_inst_2/n175 | NOR2_X2  | 0.000 |  11.005 |   48.767 | 
     | MAC_inst_2/U8/ZN         |   v   | MAC_inst_2/n208 | NOR2_X2  | 0.083 |  11.088 |   48.850 | 
     | MAC_inst_2/U82/A3        |   v   | MAC_inst_2/n208 | NOR3_X2  | 0.002 |  11.090 |   48.852 | 
     | MAC_inst_2/U82/ZN        |   ^   | MAC_inst_2/n212 | NOR3_X2  | 0.528 |  11.618 |   49.380 | 
     | MAC_inst_2/U5/A3         |   ^   | MAC_inst_2/n212 | NAND3_X1 | 0.001 |  11.619 |   49.380 | 
     | MAC_inst_2/U5/ZN         |   v   | MAC_inst_2/n213 | NAND3_X1 | 0.327 |  11.946 |   49.707 | 
     | MAC_inst_2/U4/A          |   v   | MAC_inst_2/n213 | INV_X1   | 0.001 |  11.946 |   49.708 | 
     | MAC_inst_2/U4/ZN         |   ^   | MAC_inst_2/n28  | INV_X1   | 0.418 |  12.364 |   50.125 | 
     | MAC_inst_2/U58/B2        |   ^   | MAC_inst_2/n28  | AOI22_X1 | 0.006 |  12.370 |   50.131 | 
     | MAC_inst_2/U58/ZN        |   v   | MAC_inst_2/n198 | AOI22_X1 | 0.129 |  12.499 |   50.260 | 
     | MAC_inst_2/U56/A1        |   v   | MAC_inst_2/n198 | NAND2_X1 | 0.000 |  12.499 |   50.260 | 
     | MAC_inst_2/U56/ZN        |   ^   | MAC_inst_2/n140 | NAND2_X1 | 0.066 |  12.564 |   50.326 | 
     | MAC_inst_2/op_1_reg_5_/D |   ^   | MAC_inst_2/n140 | DFF_X1   | 0.000 |  12.564 |   50.326 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.762 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -37.759 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -37.636 | 
     | clk__L2_I3/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.129 |  -37.633 | 
     | clk__L2_I3/Z              |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.131 |   0.260 |  -37.502 | 
     | clk__L3_I19/A             |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.260 |  -37.501 | 
     | clk__L3_I19/Z             |   ^   | clk__L3_N19 | CLKBUF_X3 | 0.130 |   0.391 |  -37.371 | 
     | MAC_inst_2/op_1_reg_5_/CK |   ^   | clk__L3_N19 | DFF_X1    | 0.000 |   0.391 |  -37.371 | 
     +------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin MAC_inst_2/op_1_reg_7_/CK 
Endpoint:   MAC_inst_2/op_1_reg_7_/D (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.392
- Setup                         0.065
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.326
- Arrival Time                 12.565
= Slack Time                   37.762
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                          |       |                 |          |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+----------+-------+---------+----------| 
     | rst_n                    |   v   | rst_n           |          |       |  10.396 |   48.158 | 
     | FE_DBTC1_rst_n/A         |   v   | rst_n           | INV_X1   | 0.035 |  10.431 |   48.193 | 
     | FE_DBTC1_rst_n/ZN        |   ^   | FE_DBTN1_rst_n  | INV_X1   | 0.380 |  10.810 |   48.572 | 
     | MAC_inst_2/U9/A3         |   ^   | FE_DBTN1_rst_n  | NOR3_X1  | 0.003 |  10.813 |   48.575 | 
     | MAC_inst_2/U9/ZN         |   v   | MAC_inst_2/n172 | NOR3_X1  | 0.088 |  10.901 |   48.663 | 
     | MAC_inst_2/U12/A1        |   v   | MAC_inst_2/n172 | NAND2_X1 | 0.000 |  10.901 |   48.663 | 
     | MAC_inst_2/U12/ZN        |   ^   | MAC_inst_2/n175 | NAND2_X1 | 0.104 |  11.005 |   48.767 | 
     | MAC_inst_2/U8/A1         |   ^   | MAC_inst_2/n175 | NOR2_X2  | 0.000 |  11.005 |   48.767 | 
     | MAC_inst_2/U8/ZN         |   v   | MAC_inst_2/n208 | NOR2_X2  | 0.083 |  11.088 |   48.850 | 
     | MAC_inst_2/U82/A3        |   v   | MAC_inst_2/n208 | NOR3_X2  | 0.002 |  11.090 |   48.852 | 
     | MAC_inst_2/U82/ZN        |   ^   | MAC_inst_2/n212 | NOR3_X2  | 0.528 |  11.618 |   49.380 | 
     | MAC_inst_2/U5/A3         |   ^   | MAC_inst_2/n212 | NAND3_X1 | 0.001 |  11.619 |   49.381 | 
     | MAC_inst_2/U5/ZN         |   v   | MAC_inst_2/n213 | NAND3_X1 | 0.327 |  11.946 |   49.708 | 
     | MAC_inst_2/U4/A          |   v   | MAC_inst_2/n213 | INV_X1   | 0.001 |  11.946 |   49.708 | 
     | MAC_inst_2/U4/ZN         |   ^   | MAC_inst_2/n28  | INV_X1   | 0.418 |  12.364 |   50.126 | 
     | MAC_inst_2/U40/B2        |   ^   | MAC_inst_2/n28  | AOI22_X1 | 0.007 |  12.370 |   50.132 | 
     | MAC_inst_2/U40/ZN        |   v   | MAC_inst_2/n194 | AOI22_X1 | 0.127 |  12.497 |   50.259 | 
     | MAC_inst_2/U38/A1        |   v   | MAC_inst_2/n194 | NAND2_X1 | 0.000 |  12.497 |   50.259 | 
     | MAC_inst_2/U38/ZN        |   ^   | MAC_inst_2/n138 | NAND2_X1 | 0.067 |  12.565 |   50.326 | 
     | MAC_inst_2/op_1_reg_7_/D |   ^   | MAC_inst_2/n138 | DFF_X1   | 0.000 |  12.565 |   50.326 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.762 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -37.760 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -37.636 | 
     | clk__L2_I3/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.129 |  -37.633 | 
     | clk__L2_I3/Z              |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.131 |   0.260 |  -37.502 | 
     | clk__L3_I18/A             |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.260 |  -37.502 | 
     | clk__L3_I18/Z             |   ^   | clk__L3_N18 | CLKBUF_X3 | 0.131 |   0.391 |  -37.370 | 
     | MAC_inst_2/op_1_reg_7_/CK |   ^   | clk__L3_N18 | DFF_X1    | 0.001 |   0.392 |  -37.370 | 
     +------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin MAC_inst_3/op_1_reg_7_/CK 
Endpoint:   MAC_inst_3/op_1_reg_7_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.392
- Setup                         0.138
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.254
- Arrival Time                 12.492
= Slack Time                   37.763
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.159 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.431 |   48.193 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.148 |  10.579 |   48.341 | 
     | MAC_inst_3/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.583 |   48.345 | 
     | MAC_inst_3/U9/ZN           |   ^   | MAC_inst_3/n171          | NOR3_X1   | 0.265 |  10.848 |   48.611 | 
     | MAC_inst_3/U12/A1          |   ^   | MAC_inst_3/n171          | NAND2_X1  | 0.000 |  10.848 |   48.611 | 
     | MAC_inst_3/U12/ZN          |   v   | MAC_inst_3/n174          | NAND2_X1  | 0.096 |  10.944 |   48.706 | 
     | MAC_inst_3/U8/A1           |   v   | MAC_inst_3/n174          | NOR2_X2   | 0.000 |  10.944 |   48.707 | 
     | MAC_inst_3/U8/ZN           |   ^   | MAC_inst_3/n207          | NOR2_X2   | 0.425 |  11.369 |   49.132 | 
     | MAC_inst_3/U82/A3          |   ^   | MAC_inst_3/n207          | NOR3_X1   | 0.001 |  11.371 |   49.133 | 
     | MAC_inst_3/U82/ZN          |   v   | MAC_inst_3/n211          | NOR3_X1   | 0.065 |  11.436 |   49.198 | 
     | MAC_inst_3/FE_OFC13_n211/A |   v   | MAC_inst_3/n211          | CLKBUF_X1 | 0.000 |  11.436 |   49.198 | 
     | MAC_inst_3/FE_OFC13_n211/Z |   v   | MAC_inst_3/FE_OFN13_n211 | CLKBUF_X1 | 0.236 |  11.671 |   49.434 | 
     | MAC_inst_3/U5/A3           |   v   | MAC_inst_3/FE_OFN13_n211 | NAND3_X1  | 0.000 |  11.672 |   49.434 | 
     | MAC_inst_3/U5/ZN           |   ^   | MAC_inst_3/n212          | NAND3_X1  | 0.333 |  12.004 |   49.767 | 
     | MAC_inst_3/U4/A            |   ^   | MAC_inst_3/n212          | INV_X1    | 0.001 |  12.005 |   49.768 | 
     | MAC_inst_3/U4/ZN           |   v   | MAC_inst_3/n27           | INV_X1    | 0.211 |  12.216 |   49.979 | 
     | MAC_inst_3/U40/B2          |   v   | MAC_inst_3/n27           | AOI22_X1  | 0.004 |  12.221 |   49.983 | 
     | MAC_inst_3/U40/ZN          |   ^   | MAC_inst_3/n193          | AOI22_X1  | 0.218 |  12.438 |   50.201 | 
     | MAC_inst_3/U38/A1          |   ^   | MAC_inst_3/n193          | NAND2_X1  | 0.000 |  12.438 |   50.201 | 
     | MAC_inst_3/U38/ZN          |   v   | MAC_inst_3/n137          | NAND2_X1  | 0.053 |  12.492 |   50.254 | 
     | MAC_inst_3/op_1_reg_7_/D   |   v   | MAC_inst_3/n137          | DFF_X1    | 0.000 |  12.492 |   50.254 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.763 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -37.760 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -37.637 | 
     | clk__L2_I3/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.129 |  -37.634 | 
     | clk__L2_I3/Z              |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.131 |   0.260 |  -37.503 | 
     | clk__L3_I16/A             |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.260 |  -37.502 | 
     | clk__L3_I16/Z             |   ^   | clk__L3_N16 | CLKBUF_X3 | 0.131 |   0.391 |  -37.372 | 
     | MAC_inst_3/op_1_reg_7_/CK |   ^   | clk__L3_N16 | DFF_X1    | 0.001 |   0.392 |  -37.370 | 
     +------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin MAC_inst_3/op_2_reg_2_/CK 
Endpoint:   MAC_inst_3/op_2_reg_2_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.392
- Setup                         0.136
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.256
- Arrival Time                 12.493
= Slack Time                   37.763
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.159 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.431 |   48.194 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.148 |  10.579 |   48.342 | 
     | MAC_inst_3/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.583 |   48.346 | 
     | MAC_inst_3/U9/ZN           |   ^   | MAC_inst_3/n171          | NOR3_X1   | 0.265 |  10.848 |   48.611 | 
     | MAC_inst_3/U12/A1          |   ^   | MAC_inst_3/n171          | NAND2_X1  | 0.000 |  10.848 |   48.612 | 
     | MAC_inst_3/U12/ZN          |   v   | MAC_inst_3/n174          | NAND2_X1  | 0.096 |  10.944 |   48.707 | 
     | MAC_inst_3/U8/A1           |   v   | MAC_inst_3/n174          | NOR2_X2   | 0.000 |  10.944 |   48.707 | 
     | MAC_inst_3/U8/ZN           |   ^   | MAC_inst_3/n207          | NOR2_X2   | 0.425 |  11.369 |   49.133 | 
     | MAC_inst_3/U82/A3          |   ^   | MAC_inst_3/n207          | NOR3_X1   | 0.001 |  11.371 |   49.134 | 
     | MAC_inst_3/U82/ZN          |   v   | MAC_inst_3/n211          | NOR3_X1   | 0.065 |  11.436 |   49.199 | 
     | MAC_inst_3/FE_OFC13_n211/A |   v   | MAC_inst_3/n211          | CLKBUF_X1 | 0.000 |  11.436 |   49.199 | 
     | MAC_inst_3/FE_OFC13_n211/Z |   v   | MAC_inst_3/FE_OFN13_n211 | CLKBUF_X1 | 0.236 |  11.671 |   49.435 | 
     | MAC_inst_3/U5/A3           |   v   | MAC_inst_3/FE_OFN13_n211 | NAND3_X1  | 0.000 |  11.672 |   49.435 | 
     | MAC_inst_3/U5/ZN           |   ^   | MAC_inst_3/n212          | NAND3_X1  | 0.333 |  12.004 |   49.768 | 
     | MAC_inst_3/U4/A            |   ^   | MAC_inst_3/n212          | INV_X1    | 0.001 |  12.005 |   49.769 | 
     | MAC_inst_3/U4/ZN           |   v   | MAC_inst_3/n27           | INV_X1    | 0.211 |  12.216 |   49.980 | 
     | MAC_inst_3/U70/B2          |   v   | MAC_inst_3/n27           | AOI22_X1  | 0.003 |  12.219 |   49.983 | 
     | MAC_inst_3/U70/ZN          |   ^   | MAC_inst_3/n187          | AOI22_X1  | 0.221 |  12.440 |   50.204 | 
     | MAC_inst_3/U68/A1          |   ^   | MAC_inst_3/n187          | NAND2_X1  | 0.000 |  12.440 |   50.204 | 
     | MAC_inst_3/U68/ZN          |   v   | MAC_inst_3/n134          | NAND2_X1  | 0.053 |  12.493 |   50.256 | 
     | MAC_inst_3/op_2_reg_2_/D   |   v   | MAC_inst_3/n134          | DFF_X1    | 0.000 |  12.493 |   50.256 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.763 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -37.761 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -37.638 | 
     | clk__L2_I3/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.129 |  -37.635 | 
     | clk__L2_I3/Z              |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.131 |   0.260 |  -37.504 | 
     | clk__L3_I16/A             |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.260 |  -37.503 | 
     | clk__L3_I16/Z             |   ^   | clk__L3_N16 | CLKBUF_X3 | 0.131 |   0.391 |  -37.372 | 
     | MAC_inst_3/op_2_reg_2_/CK |   ^   | clk__L3_N16 | DFF_X1    | 0.001 |   0.392 |  -37.371 | 
     +------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin MAC_inst_2/op_1_reg_6_/CK 
Endpoint:   MAC_inst_2/op_1_reg_6_/D (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.392
- Setup                         0.065
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.327
- Arrival Time                 12.564
= Slack Time                   37.763
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                          |       |                 |          |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+----------+-------+---------+----------| 
     | rst_n                    |   v   | rst_n           |          |       |  10.396 |   48.159 | 
     | FE_DBTC1_rst_n/A         |   v   | rst_n           | INV_X1   | 0.035 |  10.431 |   48.194 | 
     | FE_DBTC1_rst_n/ZN        |   ^   | FE_DBTN1_rst_n  | INV_X1   | 0.380 |  10.810 |   48.574 | 
     | MAC_inst_2/U9/A3         |   ^   | FE_DBTN1_rst_n  | NOR3_X1  | 0.003 |  10.813 |   48.577 | 
     | MAC_inst_2/U9/ZN         |   v   | MAC_inst_2/n172 | NOR3_X1  | 0.088 |  10.901 |   48.665 | 
     | MAC_inst_2/U12/A1        |   v   | MAC_inst_2/n172 | NAND2_X1 | 0.000 |  10.901 |   48.665 | 
     | MAC_inst_2/U12/ZN        |   ^   | MAC_inst_2/n175 | NAND2_X1 | 0.104 |  11.005 |   48.768 | 
     | MAC_inst_2/U8/A1         |   ^   | MAC_inst_2/n175 | NOR2_X2  | 0.000 |  11.005 |   48.769 | 
     | MAC_inst_2/U8/ZN         |   v   | MAC_inst_2/n208 | NOR2_X2  | 0.083 |  11.088 |   48.852 | 
     | MAC_inst_2/U82/A3        |   v   | MAC_inst_2/n208 | NOR3_X2  | 0.002 |  11.090 |   48.854 | 
     | MAC_inst_2/U82/ZN        |   ^   | MAC_inst_2/n212 | NOR3_X2  | 0.528 |  11.618 |   49.382 | 
     | MAC_inst_2/U5/A3         |   ^   | MAC_inst_2/n212 | NAND3_X1 | 0.001 |  11.619 |   49.382 | 
     | MAC_inst_2/U5/ZN         |   v   | MAC_inst_2/n213 | NAND3_X1 | 0.327 |  11.946 |   49.709 | 
     | MAC_inst_2/U4/A          |   v   | MAC_inst_2/n213 | INV_X1   | 0.001 |  11.946 |   49.710 | 
     | MAC_inst_2/U4/ZN         |   ^   | MAC_inst_2/n28  | INV_X1   | 0.418 |  12.364 |   50.127 | 
     | MAC_inst_2/U61/B2        |   ^   | MAC_inst_2/n28  | AOI22_X1 | 0.007 |  12.371 |   50.134 | 
     | MAC_inst_2/U61/ZN        |   v   | MAC_inst_2/n196 | AOI22_X1 | 0.127 |  12.498 |   50.262 | 
     | MAC_inst_2/U59/A1        |   v   | MAC_inst_2/n196 | NAND2_X1 | 0.000 |  12.498 |   50.262 | 
     | MAC_inst_2/U59/ZN        |   ^   | MAC_inst_2/n139 | NAND2_X1 | 0.065 |  12.564 |   50.327 | 
     | MAC_inst_2/op_1_reg_6_/D |   ^   | MAC_inst_2/n139 | DFF_X1   | 0.000 |  12.564 |   50.327 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.763 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -37.761 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -37.638 | 
     | clk__L2_I3/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.129 |  -37.635 | 
     | clk__L2_I3/Z              |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.131 |   0.260 |  -37.504 | 
     | clk__L3_I18/A             |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.260 |  -37.503 | 
     | clk__L3_I18/Z             |   ^   | clk__L3_N18 | CLKBUF_X3 | 0.131 |   0.391 |  -37.372 | 
     | MAC_inst_2/op_1_reg_6_/CK |   ^   | clk__L3_N18 | DFF_X1    | 0.001 |   0.392 |  -37.372 | 
     +------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin MAC_inst_2/op_1_reg_1_/CK 
Endpoint:   MAC_inst_2/op_1_reg_1_/D (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.392
- Setup                         0.065
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.327
- Arrival Time                 12.564
= Slack Time                   37.764
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                          |       |                 |          |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+----------+-------+---------+----------| 
     | rst_n                    |   v   | rst_n           |          |       |  10.396 |   48.160 | 
     | FE_DBTC1_rst_n/A         |   v   | rst_n           | INV_X1   | 0.035 |  10.431 |   48.194 | 
     | FE_DBTC1_rst_n/ZN        |   ^   | FE_DBTN1_rst_n  | INV_X1   | 0.380 |  10.810 |   48.574 | 
     | MAC_inst_2/U9/A3         |   ^   | FE_DBTN1_rst_n  | NOR3_X1  | 0.003 |  10.813 |   48.577 | 
     | MAC_inst_2/U9/ZN         |   v   | MAC_inst_2/n172 | NOR3_X1  | 0.088 |  10.901 |   48.665 | 
     | MAC_inst_2/U12/A1        |   v   | MAC_inst_2/n172 | NAND2_X1 | 0.000 |  10.901 |   48.665 | 
     | MAC_inst_2/U12/ZN        |   ^   | MAC_inst_2/n175 | NAND2_X1 | 0.104 |  11.005 |   48.769 | 
     | MAC_inst_2/U8/A1         |   ^   | MAC_inst_2/n175 | NOR2_X2  | 0.000 |  11.005 |   48.769 | 
     | MAC_inst_2/U8/ZN         |   v   | MAC_inst_2/n208 | NOR2_X2  | 0.083 |  11.088 |   48.852 | 
     | MAC_inst_2/U82/A3        |   v   | MAC_inst_2/n208 | NOR3_X2  | 0.002 |  11.090 |   48.854 | 
     | MAC_inst_2/U82/ZN        |   ^   | MAC_inst_2/n212 | NOR3_X2  | 0.528 |  11.618 |   49.382 | 
     | MAC_inst_2/U5/A3         |   ^   | MAC_inst_2/n212 | NAND3_X1 | 0.001 |  11.619 |   49.382 | 
     | MAC_inst_2/U5/ZN         |   v   | MAC_inst_2/n213 | NAND3_X1 | 0.327 |  11.946 |   49.709 | 
     | MAC_inst_2/U4/A          |   v   | MAC_inst_2/n213 | INV_X1   | 0.001 |  11.946 |   49.710 | 
     | MAC_inst_2/U4/ZN         |   ^   | MAC_inst_2/n28  | INV_X1   | 0.418 |  12.364 |   50.127 | 
     | MAC_inst_2/U46/B2        |   ^   | MAC_inst_2/n28  | AOI22_X1 | 0.007 |  12.371 |   50.134 | 
     | MAC_inst_2/U46/ZN        |   v   | MAC_inst_2/n206 | AOI22_X1 | 0.128 |  12.498 |   50.262 | 
     | MAC_inst_2/U44/A1        |   v   | MAC_inst_2/n206 | NAND2_X1 | 0.000 |  12.498 |   50.262 | 
     | MAC_inst_2/U44/ZN        |   ^   | MAC_inst_2/n144 | NAND2_X1 | 0.065 |  12.564 |   50.327 | 
     | MAC_inst_2/op_1_reg_1_/D |   ^   | MAC_inst_2/n144 | DFF_X1   | 0.000 |  12.564 |   50.327 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.764 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -37.761 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -37.638 | 
     | clk__L2_I3/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.129 |  -37.635 | 
     | clk__L2_I3/Z              |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.131 |   0.260 |  -37.504 | 
     | clk__L3_I18/A             |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.260 |  -37.503 | 
     | clk__L3_I18/Z             |   ^   | clk__L3_N18 | CLKBUF_X3 | 0.131 |   0.391 |  -37.372 | 
     | MAC_inst_2/op_1_reg_1_/CK |   ^   | clk__L3_N18 | DFF_X1    | 0.001 |   0.392 |  -37.372 | 
     +------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin MAC_inst_2/op_2_reg_1_/CK 
Endpoint:   MAC_inst_2/op_2_reg_1_/D (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.392
- Setup                         0.065
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.327
- Arrival Time                 12.564
= Slack Time                   37.764
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                          |       |                 |          |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+----------+-------+---------+----------| 
     | rst_n                    |   v   | rst_n           |          |       |  10.396 |   48.160 | 
     | FE_DBTC1_rst_n/A         |   v   | rst_n           | INV_X1   | 0.035 |  10.431 |   48.194 | 
     | FE_DBTC1_rst_n/ZN        |   ^   | FE_DBTN1_rst_n  | INV_X1   | 0.380 |  10.810 |   48.574 | 
     | MAC_inst_2/U9/A3         |   ^   | FE_DBTN1_rst_n  | NOR3_X1  | 0.003 |  10.813 |   48.577 | 
     | MAC_inst_2/U9/ZN         |   v   | MAC_inst_2/n172 | NOR3_X1  | 0.088 |  10.901 |   48.665 | 
     | MAC_inst_2/U12/A1        |   v   | MAC_inst_2/n172 | NAND2_X1 | 0.000 |  10.901 |   48.665 | 
     | MAC_inst_2/U12/ZN        |   ^   | MAC_inst_2/n175 | NAND2_X1 | 0.104 |  11.005 |   48.769 | 
     | MAC_inst_2/U8/A1         |   ^   | MAC_inst_2/n175 | NOR2_X2  | 0.000 |  11.005 |   48.769 | 
     | MAC_inst_2/U8/ZN         |   v   | MAC_inst_2/n208 | NOR2_X2  | 0.083 |  11.088 |   48.852 | 
     | MAC_inst_2/U82/A3        |   v   | MAC_inst_2/n208 | NOR3_X2  | 0.002 |  11.090 |   48.854 | 
     | MAC_inst_2/U82/ZN        |   ^   | MAC_inst_2/n212 | NOR3_X2  | 0.528 |  11.618 |   49.382 | 
     | MAC_inst_2/U5/A3         |   ^   | MAC_inst_2/n212 | NAND3_X1 | 0.001 |  11.619 |   49.383 | 
     | MAC_inst_2/U5/ZN         |   v   | MAC_inst_2/n213 | NAND3_X1 | 0.327 |  11.946 |   49.709 | 
     | MAC_inst_2/U4/A          |   v   | MAC_inst_2/n213 | INV_X1   | 0.001 |  11.946 |   49.710 | 
     | MAC_inst_2/U4/ZN         |   ^   | MAC_inst_2/n28  | INV_X1   | 0.418 |  12.364 |   50.128 | 
     | MAC_inst_2/U67/B2        |   ^   | MAC_inst_2/n28  | AOI22_X1 | 0.003 |  12.367 |   50.130 | 
     | MAC_inst_2/U67/ZN        |   v   | MAC_inst_2/n190 | AOI22_X1 | 0.131 |  12.497 |   50.261 | 
     | MAC_inst_2/U65/A1        |   v   | MAC_inst_2/n190 | NAND2_X1 | 0.000 |  12.497 |   50.261 | 
     | MAC_inst_2/U65/ZN        |   ^   | MAC_inst_2/n136 | NAND2_X1 | 0.066 |  12.564 |   50.327 | 
     | MAC_inst_2/op_2_reg_1_/D |   ^   | MAC_inst_2/n136 | DFF_X1   | 0.000 |  12.564 |   50.327 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.764 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -37.761 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -37.638 | 
     | clk__L2_I3/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.129 |  -37.635 | 
     | clk__L2_I3/Z              |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.131 |   0.260 |  -37.504 | 
     | clk__L3_I18/A             |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.260 |  -37.503 | 
     | clk__L3_I18/Z             |   ^   | clk__L3_N18 | CLKBUF_X3 | 0.131 |   0.391 |  -37.372 | 
     | MAC_inst_2/op_2_reg_1_/CK |   ^   | clk__L3_N18 | DFF_X1    | 0.001 |   0.392 |  -37.371 | 
     +------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin MAC_inst_2/op_2_reg_3_/CK 
Endpoint:   MAC_inst_2/op_2_reg_3_/D (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.398
- Setup                         0.065
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.333
- Arrival Time                 12.569
= Slack Time                   37.764
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                          |       |                 |          |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+----------+-------+---------+----------| 
     | rst_n                    |   v   | rst_n           |          |       |  10.396 |   48.160 | 
     | FE_DBTC1_rst_n/A         |   v   | rst_n           | INV_X1   | 0.035 |  10.431 |   48.195 | 
     | FE_DBTC1_rst_n/ZN        |   ^   | FE_DBTN1_rst_n  | INV_X1   | 0.380 |  10.810 |   48.575 | 
     | MAC_inst_2/U9/A3         |   ^   | FE_DBTN1_rst_n  | NOR3_X1  | 0.003 |  10.813 |   48.577 | 
     | MAC_inst_2/U9/ZN         |   v   | MAC_inst_2/n172 | NOR3_X1  | 0.088 |  10.901 |   48.665 | 
     | MAC_inst_2/U12/A1        |   v   | MAC_inst_2/n172 | NAND2_X1 | 0.000 |  10.901 |   48.665 | 
     | MAC_inst_2/U12/ZN        |   ^   | MAC_inst_2/n175 | NAND2_X1 | 0.104 |  11.005 |   48.769 | 
     | MAC_inst_2/U8/A1         |   ^   | MAC_inst_2/n175 | NOR2_X2  | 0.000 |  11.005 |   48.769 | 
     | MAC_inst_2/U8/ZN         |   v   | MAC_inst_2/n208 | NOR2_X2  | 0.083 |  11.088 |   48.852 | 
     | MAC_inst_2/U82/A3        |   v   | MAC_inst_2/n208 | NOR3_X2  | 0.002 |  11.090 |   48.854 | 
     | MAC_inst_2/U82/ZN        |   ^   | MAC_inst_2/n212 | NOR3_X2  | 0.528 |  11.618 |   49.382 | 
     | MAC_inst_2/U5/A3         |   ^   | MAC_inst_2/n212 | NAND3_X1 | 0.001 |  11.619 |   49.383 | 
     | MAC_inst_2/U5/ZN         |   v   | MAC_inst_2/n213 | NAND3_X1 | 0.327 |  11.946 |   49.710 | 
     | MAC_inst_2/U4/A          |   v   | MAC_inst_2/n213 | INV_X1   | 0.001 |  11.946 |   49.710 | 
     | MAC_inst_2/U4/ZN         |   ^   | MAC_inst_2/n28  | INV_X1   | 0.418 |  12.364 |   50.128 | 
     | MAC_inst_2/U73/B2        |   ^   | MAC_inst_2/n28  | AOI22_X1 | 0.004 |  12.368 |   50.132 | 
     | MAC_inst_2/U73/ZN        |   v   | MAC_inst_2/n186 | AOI22_X1 | 0.132 |  12.500 |   50.264 | 
     | MAC_inst_2/U71/A1        |   v   | MAC_inst_2/n186 | NAND2_X1 | 0.000 |  12.500 |   50.264 | 
     | MAC_inst_2/U71/ZN        |   ^   | MAC_inst_2/n134 | NAND2_X1 | 0.069 |  12.569 |   50.333 | 
     | MAC_inst_2/op_2_reg_3_/D |   ^   | MAC_inst_2/n134 | DFF_X1   | 0.000 |  12.569 |   50.333 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.764 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -37.762 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -37.639 | 
     | clk__L2_I4/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.127 |  -37.637 | 
     | clk__L2_I4/Z              |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.132 |   0.259 |  -37.505 | 
     | clk__L3_I24/A             |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.001 |   0.260 |  -37.504 | 
     | clk__L3_I24/Z             |   ^   | clk__L3_N24 | CLKBUF_X3 | 0.136 |   0.396 |  -37.368 | 
     | MAC_inst_2/op_2_reg_3_/CK |   ^   | clk__L3_N24 | DFF_X1    | 0.002 |   0.398 |  -37.367 | 
     +------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin MAC_inst_3/op_1_reg_0_/CK 
Endpoint:   MAC_inst_3/op_1_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.392
- Setup                         0.136
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.256
- Arrival Time                 12.492
= Slack Time                   37.764
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.160 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.431 |   48.195 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.148 |  10.579 |   48.343 | 
     | MAC_inst_3/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.583 |   48.347 | 
     | MAC_inst_3/U9/ZN           |   ^   | MAC_inst_3/n171          | NOR3_X1   | 0.265 |  10.848 |   48.612 | 
     | MAC_inst_3/U12/A1          |   ^   | MAC_inst_3/n171          | NAND2_X1  | 0.000 |  10.848 |   48.613 | 
     | MAC_inst_3/U12/ZN          |   v   | MAC_inst_3/n174          | NAND2_X1  | 0.096 |  10.944 |   48.708 | 
     | MAC_inst_3/U8/A1           |   v   | MAC_inst_3/n174          | NOR2_X2   | 0.000 |  10.944 |   48.708 | 
     | MAC_inst_3/U8/ZN           |   ^   | MAC_inst_3/n207          | NOR2_X2   | 0.425 |  11.369 |   49.134 | 
     | MAC_inst_3/U82/A3          |   ^   | MAC_inst_3/n207          | NOR3_X1   | 0.001 |  11.371 |   49.135 | 
     | MAC_inst_3/U82/ZN          |   v   | MAC_inst_3/n211          | NOR3_X1   | 0.065 |  11.436 |   49.200 | 
     | MAC_inst_3/FE_OFC13_n211/A |   v   | MAC_inst_3/n211          | CLKBUF_X1 | 0.000 |  11.436 |   49.200 | 
     | MAC_inst_3/FE_OFC13_n211/Z |   v   | MAC_inst_3/FE_OFN13_n211 | CLKBUF_X1 | 0.236 |  11.671 |   49.436 | 
     | MAC_inst_3/U5/A3           |   v   | MAC_inst_3/FE_OFN13_n211 | NAND3_X1  | 0.000 |  11.672 |   49.436 | 
     | MAC_inst_3/U5/ZN           |   ^   | MAC_inst_3/n212          | NAND3_X1  | 0.333 |  12.004 |   49.769 | 
     | MAC_inst_3/U4/A            |   ^   | MAC_inst_3/n212          | INV_X1    | 0.001 |  12.005 |   49.770 | 
     | MAC_inst_3/U4/ZN           |   v   | MAC_inst_3/n27           | INV_X1    | 0.211 |  12.216 |   49.981 | 
     | MAC_inst_3/U43/B2          |   v   | MAC_inst_3/n27           | AOI22_X1  | 0.005 |  12.221 |   49.985 | 
     | MAC_inst_3/U43/ZN          |   ^   | MAC_inst_3/n210          | AOI22_X1  | 0.217 |  12.438 |   50.203 | 
     | MAC_inst_3/U41/A1          |   ^   | MAC_inst_3/n210          | NAND2_X1  | 0.000 |  12.438 |   50.203 | 
     | MAC_inst_3/U41/ZN          |   v   | MAC_inst_3/n144          | NAND2_X1  | 0.053 |  12.492 |   50.256 | 
     | MAC_inst_3/op_1_reg_0_/D   |   v   | MAC_inst_3/n144          | DFF_X1    | 0.000 |  12.492 |   50.256 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.764 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -37.762 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -37.639 | 
     | clk__L2_I3/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.129 |  -37.635 | 
     | clk__L2_I3/Z              |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.131 |   0.260 |  -37.505 | 
     | clk__L3_I16/A             |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.260 |  -37.504 | 
     | clk__L3_I16/Z             |   ^   | clk__L3_N16 | CLKBUF_X3 | 0.131 |   0.391 |  -37.373 | 
     | MAC_inst_3/op_1_reg_0_/CK |   ^   | clk__L3_N16 | DFF_X1    | 0.001 |   0.392 |  -37.373 | 
     +------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin MAC_inst_2/op_2_reg_4_/CK 
Endpoint:   MAC_inst_2/op_2_reg_4_/D (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.398
- Setup                         0.064
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.333
- Arrival Time                 12.569
= Slack Time                   37.765
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                          |       |                 |          |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+----------+-------+---------+----------| 
     | rst_n                    |   v   | rst_n           |          |       |  10.396 |   48.161 | 
     | FE_DBTC1_rst_n/A         |   v   | rst_n           | INV_X1   | 0.035 |  10.431 |   48.195 | 
     | FE_DBTC1_rst_n/ZN        |   ^   | FE_DBTN1_rst_n  | INV_X1   | 0.380 |  10.810 |   48.575 | 
     | MAC_inst_2/U9/A3         |   ^   | FE_DBTN1_rst_n  | NOR3_X1  | 0.003 |  10.813 |   48.578 | 
     | MAC_inst_2/U9/ZN         |   v   | MAC_inst_2/n172 | NOR3_X1  | 0.088 |  10.901 |   48.666 | 
     | MAC_inst_2/U12/A1        |   v   | MAC_inst_2/n172 | NAND2_X1 | 0.000 |  10.901 |   48.666 | 
     | MAC_inst_2/U12/ZN        |   ^   | MAC_inst_2/n175 | NAND2_X1 | 0.104 |  11.005 |   48.770 | 
     | MAC_inst_2/U8/A1         |   ^   | MAC_inst_2/n175 | NOR2_X2  | 0.000 |  11.005 |   48.770 | 
     | MAC_inst_2/U8/ZN         |   v   | MAC_inst_2/n208 | NOR2_X2  | 0.083 |  11.088 |   48.853 | 
     | MAC_inst_2/U82/A3        |   v   | MAC_inst_2/n208 | NOR3_X2  | 0.002 |  11.090 |   48.855 | 
     | MAC_inst_2/U82/ZN        |   ^   | MAC_inst_2/n212 | NOR3_X2  | 0.528 |  11.618 |   49.383 | 
     | MAC_inst_2/U5/A3         |   ^   | MAC_inst_2/n212 | NAND3_X1 | 0.001 |  11.619 |   49.384 | 
     | MAC_inst_2/U5/ZN         |   v   | MAC_inst_2/n213 | NAND3_X1 | 0.327 |  11.946 |   49.710 | 
     | MAC_inst_2/U4/A          |   v   | MAC_inst_2/n213 | INV_X1   | 0.001 |  11.946 |   49.711 | 
     | MAC_inst_2/U4/ZN         |   ^   | MAC_inst_2/n28  | INV_X1   | 0.418 |  12.364 |   50.129 | 
     | MAC_inst_2/U76/B2        |   ^   | MAC_inst_2/n28  | AOI22_X1 | 0.004 |  12.368 |   50.132 | 
     | MAC_inst_2/U76/ZN        |   v   | MAC_inst_2/n184 | AOI22_X1 | 0.134 |  12.502 |   50.266 | 
     | MAC_inst_2/U74/A1        |   v   | MAC_inst_2/n184 | NAND2_X1 | 0.000 |  12.502 |   50.266 | 
     | MAC_inst_2/U74/ZN        |   ^   | MAC_inst_2/n133 | NAND2_X1 | 0.067 |  12.569 |   50.333 | 
     | MAC_inst_2/op_2_reg_4_/D |   ^   | MAC_inst_2/n133 | DFF_X1   | 0.000 |  12.569 |   50.333 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.765 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -37.763 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -37.639 | 
     | clk__L2_I4/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.127 |  -37.637 | 
     | clk__L2_I4/Z              |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.132 |   0.259 |  -37.505 | 
     | clk__L3_I24/A             |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.001 |   0.260 |  -37.504 | 
     | clk__L3_I24/Z             |   ^   | clk__L3_N24 | CLKBUF_X3 | 0.136 |   0.396 |  -37.369 | 
     | MAC_inst_2/op_2_reg_4_/CK |   ^   | clk__L3_N24 | DFF_X1    | 0.002 |   0.398 |  -37.367 | 
     +------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin MAC_inst_3/op_1_reg_1_/CK 
Endpoint:   MAC_inst_3/op_1_reg_1_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_n                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.391
- Setup                         0.138
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.253
- Arrival Time                 12.487
= Slack Time                   37.766
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Network Insertion Delay            0.396
     = Beginpoint Arrival Time           10.396
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                            |       |                          |           |       |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | rst_n                      |   ^   | rst_n                    |           |       |  10.396 |   48.162 | 
     | FE_DBTC1_rst_n/A           |   ^   | rst_n                    | INV_X1    | 0.035 |  10.431 |   48.197 | 
     | FE_DBTC1_rst_n/ZN          |   v   | FE_DBTN1_rst_n           | INV_X1    | 0.148 |  10.579 |   48.345 | 
     | MAC_inst_3/U9/A3           |   v   | FE_DBTN1_rst_n           | NOR3_X1   | 0.004 |  10.583 |   48.348 | 
     | MAC_inst_3/U9/ZN           |   ^   | MAC_inst_3/n171          | NOR3_X1   | 0.265 |  10.848 |   48.614 | 
     | MAC_inst_3/U12/A1          |   ^   | MAC_inst_3/n171          | NAND2_X1  | 0.000 |  10.848 |   48.614 | 
     | MAC_inst_3/U12/ZN          |   v   | MAC_inst_3/n174          | NAND2_X1  | 0.096 |  10.944 |   48.710 | 
     | MAC_inst_3/U8/A1           |   v   | MAC_inst_3/n174          | NOR2_X2   | 0.000 |  10.944 |   48.710 | 
     | MAC_inst_3/U8/ZN           |   ^   | MAC_inst_3/n207          | NOR2_X2   | 0.425 |  11.369 |   49.135 | 
     | MAC_inst_3/U82/A3          |   ^   | MAC_inst_3/n207          | NOR3_X1   | 0.001 |  11.371 |   49.136 | 
     | MAC_inst_3/U82/ZN          |   v   | MAC_inst_3/n211          | NOR3_X1   | 0.065 |  11.436 |   49.202 | 
     | MAC_inst_3/FE_OFC13_n211/A |   v   | MAC_inst_3/n211          | CLKBUF_X1 | 0.000 |  11.436 |   49.202 | 
     | MAC_inst_3/FE_OFC13_n211/Z |   v   | MAC_inst_3/FE_OFN13_n211 | CLKBUF_X1 | 0.236 |  11.671 |   49.437 | 
     | MAC_inst_3/U5/A3           |   v   | MAC_inst_3/FE_OFN13_n211 | NAND3_X1  | 0.000 |  11.672 |   49.438 | 
     | MAC_inst_3/U5/ZN           |   ^   | MAC_inst_3/n212          | NAND3_X1  | 0.333 |  12.004 |   49.770 | 
     | MAC_inst_3/U4/A            |   ^   | MAC_inst_3/n212          | INV_X1    | 0.001 |  12.005 |   49.771 | 
     | MAC_inst_3/U4/ZN           |   v   | MAC_inst_3/n27           | INV_X1    | 0.211 |  12.216 |   49.982 | 
     | MAC_inst_3/U46/B2          |   v   | MAC_inst_3/n27           | AOI22_X1  | 0.005 |  12.221 |   49.987 | 
     | MAC_inst_3/U46/ZN          |   ^   | MAC_inst_3/n205          | AOI22_X1  | 0.214 |  12.434 |   50.200 | 
     | MAC_inst_3/U44/A1          |   ^   | MAC_inst_3/n205          | NAND2_X1  | 0.000 |  12.435 |   50.200 | 
     | MAC_inst_3/U44/ZN          |   v   | MAC_inst_3/n143          | NAND2_X1  | 0.052 |  12.487 |   50.253 | 
     | MAC_inst_3/op_1_reg_1_/D   |   v   | MAC_inst_3/n143          | DFF_X1    | 0.000 |  12.487 |   50.253 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |  -37.766 | 
     | clk__L1_I0/A              |   ^   | clk         | CLKBUF_X3 | 0.002 |   0.002 |  -37.764 | 
     | clk__L1_I0/Z              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.123 |   0.126 |  -37.640 | 
     | clk__L2_I3/A              |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.129 |  -37.637 | 
     | clk__L2_I3/Z              |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.131 |   0.260 |  -37.506 | 
     | clk__L3_I17/A             |   ^   | clk__L2_N3  | CLKBUF_X3 | 0.000 |   0.260 |  -37.506 | 
     | clk__L3_I17/Z             |   ^   | clk__L3_N17 | CLKBUF_X3 | 0.131 |   0.391 |  -37.375 | 
     | MAC_inst_3/op_1_reg_1_/CK |   ^   | clk__L3_N17 | DFF_X1    | 0.001 |   0.391 |  -37.375 | 
     +------------------------------------------------------------------------------------------+ 

