read -sv run_verilog_mid/adder_32b_8_81_37f140643411695300fceca65813764b.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_81_37f140643411695300fceca65813764b_yosys.v
