0.6
2019.2
Nov  6 2019
21:57:16
C:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/impl/timing/xsim/convolve3x3int_tb_time_impl.v,1602775811,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/General/XBar2.v,,Conv_Accel_Top;RAM64M_HD47;RAM64M_HD48;RAM64M_HD49;RAM64M_HD50;RAM64M_HD51;RAM64M_HD52;RAM64M_HD54;RAM64M_HD55;RAM64M_HD56;RAM64M_HD57;RAM64M_HD58;RAM64M_HD60;RAM64M_HD61;RAM64M_HD62;RAM64M_HD63;RAM64M_HD64;RAM64M_HD66;RAM64M_HD67;RAM64M_HD68;RAM64M_HD69;RAM64M_HD70;RAM64M_HD72;RAM64M_HD73;RAM64M_HD74;RAM64M_HD75;RAM64M_HD76;RAM64M_HD78;RAM64M_HD79;RAM64M_HD80;RAM64M_HD81;RAM64M_HD82;RAM64M_HD84;RAM64M_HD85;RAM64M_HD86;RAM64M_HD87;RAM64M_HD88;RAM64M_HD90;RAM64M_HD91;RAM64M_HD92;RAM64M_UNIQ_BASE_;RAM64X1D_HD53;RAM64X1D_HD59;RAM64X1D_HD65;RAM64X1D_HD71;RAM64X1D_HD77;RAM64X1D_HD83;RAM64X1D_HD89;RAM64X1D_UNIQ_BASE_;aFIFO_0;adder_3;adder_4;adder_5;glbl;multiplyComputePynq_1;multiplyComputePynq_2;processor;processor_auto_pc_0;processor_auto_pc_0_axi_protocol_converter_v2_1_20_axi_protocol_converter;processor_auto_pc_0_axi_protocol_converter_v2_1_20_b2s;processor_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_ar_channel;processor_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_aw_channel;processor_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_b_channel;processor_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_cmd_translator;processor_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_cmd_translator_1;processor_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_incr_cmd;processor_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_incr_cmd_2;processor_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_r_channel;processor_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm;processor_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_simple_fifo;processor_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0;processor_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1;processor_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2;processor_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm;processor_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_wrap_cmd;processor_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_wrap_cmd_3;processor_auto_pc_0_axi_register_slice_v2_1_20_axi_register_slice;processor_auto_pc_0_axi_register_slice_v2_1_20_axic_register_slice;processor_auto_pc_0_axi_register_slice_v2_1_20_axic_register_slice_0;processor_auto_pc_0_axi_register_slice_v2_1_20_axic_register_slice__parameterized1;processor_auto_pc_0_axi_register_slice_v2_1_20_axic_register_slice__parameterized2;processor_axi_gpio_0_0;processor_axi_gpio_0_0__GPIO_Core;processor_axi_gpio_0_0__address_decoder;processor_axi_gpio_0_0__axi_gpio;processor_axi_gpio_0_0__axi_lite_ipif;processor_axi_gpio_0_0__pselect_f;processor_axi_gpio_0_0__pselect_f__parameterized1;processor_axi_gpio_0_0__slave_attachment;processor_axi_gpio_0_1;processor_axi_gpio_0_1_GPIO_Core;processor_axi_gpio_0_1_address_decoder;processor_axi_gpio_0_1_axi_gpio;processor_axi_gpio_0_1_axi_lite_ipif;processor_axi_gpio_0_1_pselect_f;processor_axi_gpio_0_1_pselect_f__parameterized1;processor_axi_gpio_0_1_slave_attachment;processor_axi_gpio_1_0;processor_axi_gpio_1_0__GPIO_Core;processor_axi_gpio_1_0__address_decoder;processor_axi_gpio_1_0__axi_gpio;processor_axi_gpio_1_0__axi_lite_ipif;processor_axi_gpio_1_0__pselect_f;processor_axi_gpio_1_0__pselect_f__parameterized1;processor_axi_gpio_1_0__slave_attachment;processor_axi_gpio_2_0;processor_axi_gpio_2_0_GPIO_Core;processor_axi_gpio_2_0_address_decoder;processor_axi_gpio_2_0_axi_gpio;processor_axi_gpio_2_0_axi_lite_ipif;processor_axi_gpio_2_0_pselect_f;processor_axi_gpio_2_0_pselect_f__parameterized1;processor_axi_gpio_2_0_slave_attachment;processor_axi_gpio_3_0;processor_axi_gpio_3_0_GPIO_Core;processor_axi_gpio_3_0_address_decoder;processor_axi_gpio_3_0_axi_gpio;processor_axi_gpio_3_0_axi_lite_ipif;processor_axi_gpio_3_0_cdc_sync;processor_axi_gpio_3_0_pselect_f;processor_axi_gpio_3_0_pselect_f__parameterized1;processor_axi_gpio_3_0_slave_attachment;processor_axi_gpio_4_0;processor_axi_gpio_4_0_GPIO_Core;processor_axi_gpio_4_0_address_decoder;processor_axi_gpio_4_0_axi_gpio;processor_axi_gpio_4_0_axi_lite_ipif;processor_axi_gpio_4_0_cdc_sync;processor_axi_gpio_4_0_cdc_sync_0;processor_axi_gpio_4_0_slave_attachment;processor_axi_gpio_5_0;processor_axi_gpio_5_0__GPIO_Core;processor_axi_gpio_5_0__address_decoder;processor_axi_gpio_5_0__axi_gpio;processor_axi_gpio_5_0__axi_lite_ipif;processor_axi_gpio_5_0__cdc_sync;processor_axi_gpio_5_0__cdc_sync_0;processor_axi_gpio_5_0__slave_attachment;processor_axi_interconnect_0_0;processor_clk_wiz_0_0;processor_clk_wiz_0_0_processor_clk_wiz_0_0_clk_wiz;processor_proc_sys_reset_0_0;processor_proc_sys_reset_0_0_cdc_sync;processor_proc_sys_reset_0_0_cdc_sync_0;processor_proc_sys_reset_0_0_lpf;processor_proc_sys_reset_0_0_proc_sys_reset;processor_proc_sys_reset_0_0_sequence_psr;processor_proc_sys_reset_0_0_upcnt_n;processor_processing_system7_0_0;processor_processing_system7_0_0_processing_system7_v5_5_processing_system7;processor_wrapper;processor_xbar_0;processor_xbar_0_axi_crossbar_v2_1_21_addr_arbiter_sasd;processor_xbar_0_axi_crossbar_v2_1_21_axi_crossbar;processor_xbar_0_axi_crossbar_v2_1_21_crossbar_sasd;processor_xbar_0_axi_crossbar_v2_1_21_decerr_slave;processor_xbar_0_axi_crossbar_v2_1_21_splitter;processor_xbar_0_axi_crossbar_v2_1_21_splitter__parameterized0;processor_xbar_0_axi_register_slice_v2_1_20_axic_register_slice;s00_couplers_imp_1PQZU0N,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../../Sources;../../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/2d50/hdl;../../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/4fba;../../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/Adder/adder.v,1596058152,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccTopDevice.v,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,adder,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../../Sources;../../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/2d50/hdl;../../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/4fba;../../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/General/XBar2.v,1602435290,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/General/aFIFO.v,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,XBar2,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../../Sources;../../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/2d50/hdl;../../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/4fba;../../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/General/aFIFO.v,1597603247,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/Adder/adder.v,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,aFIFO,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../../Sources;../../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/2d50/hdl;../../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/4fba;../../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccTopDevice.v,1600028002,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccelerator.v,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,ConvolutionAccelerator,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../../Sources;../../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/2d50/hdl;../../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/4fba;../../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccelerator.v,1599774416,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixControl3x3.v,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,matrixAccelerator,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../../Sources;../../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/2d50/hdl;../../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/4fba;../../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixControl3x3.v,1600035629,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/multiplyComputePynq.v,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,ConvolutionController,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../../Sources;../../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/2d50/hdl;../../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/4fba;../../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/multiplyComputePynq.v,1595183786,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/convolve3x3int_tb.v,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,multiplyComputePynq,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../../Sources;../../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/2d50/hdl;../../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/4fba;../../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/convolve3x3int_tb.v,1600033221,verilog,,,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,convolve3x3int_tb,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../../../../Sources;../../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/2d50/hdl;../../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/4fba;../../../../../matrixAccelerator.srcs/sources_1/bd/processor/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,1602439857,verilog,,,,,,,,,,,,
