#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Sep 26 18:49:01 2020
# Process ID: 20024
# Current directory: C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10752 C:\GitHub\ReconHardware\FPGA_Files\Projects\Hello_Zynq\Hello_Zynq.xpr
# Log file: C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/vivado.log
# Journal file: C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/Hello_Zynq.xpr
open_bd_design {C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/Hello_Zynq.srcs/sources_1/bd/design_2/design_2.bd}
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
delete_bd_objs [get_bd_cells axi_gpio_1]
