# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do {D:/RTL_FPGA/VERILOG/aula28_BrentKung/sim_brent_kung/sim_brent_kung.mdo}
# Loading project sim_brent_kung
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:42:38 on May 15,2025
# vlog -reportprogress 300 "+incdir+D:/RTL_FPGA/VERILOG/aula28_BrentKung" -work work D:/RTL_FPGA/VERILOG/aula28_BrentKung/brent_param.v 
# -- Compiling module BrentKung_par
# 
# Top level modules:
# 	BrentKung_par
# End time: 20:42:38 on May 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:42:38 on May 15,2025
# vlog -reportprogress 300 "+incdir+D:/RTL_FPGA/VERILOG/aula28_BrentKung" -work work D:/RTL_FPGA/VERILOG/aula28_BrentKung/BrentKung_par_tf.v 
# -- Compiling module BrentKung_par_tb
# ** Warning: D:/RTL_FPGA/VERILOG/aula28_BrentKung/BrentKung_par_tf.v(23): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/RTL_FPGA/VERILOG/aula28_BrentKung/BrentKung_par_tf.v(23): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/RTL_FPGA/VERILOG/aula28_BrentKung/BrentKung_par_tf.v(24): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/RTL_FPGA/VERILOG/aula28_BrentKung/BrentKung_par_tf.v(24): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/RTL_FPGA/VERILOG/aula28_BrentKung/BrentKung_par_tf.v(25): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/RTL_FPGA/VERILOG/aula28_BrentKung/BrentKung_par_tf.v(25): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/RTL_FPGA/VERILOG/aula28_BrentKung/BrentKung_par_tf.v(26): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/RTL_FPGA/VERILOG/aula28_BrentKung/BrentKung_par_tf.v(26): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/RTL_FPGA/VERILOG/aula28_BrentKung/BrentKung_par_tf.v(27): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/RTL_FPGA/VERILOG/aula28_BrentKung/BrentKung_par_tf.v(27): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	BrentKung_par_tb
# End time: 20:42:38 on May 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 10
# vsim -voptargs="+acc" -L work -L pmi_work -L ovi_ecp5u BrentKung_par_tb 
# Start time: 20:42:38 on May 15,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.BrentKung_par_tb(fast)
# Loading work.BrentKung_par(fast)
# .main_pane.wave.interior.cs.body.pw.wf
# A      B      Cin | Cout  Sum
# 0000000000001101 0000000000000000 0 | 0 0000000000001101
# 0000000000000110 0000000000001001 0 | 0 0000000000001111
# 0000000000001111 0000000000001111 1 | 0 0000000000011111
# 0000000000000101 0000000000000011 0 | 0 0000000000001000
# 0000000000001010 0000000000000101 1 | 0 0000000000010000
# ** Note: $stop    : D:/RTL_FPGA/VERILOG/aula28_BrentKung/BrentKung_par_tf.v(31)
#    Time: 50 ns  Iteration: 0  Instance: /BrentKung_par_tb
# Break in Module BrentKung_par_tb at D:/RTL_FPGA/VERILOG/aula28_BrentKung/BrentKung_par_tf.v line 31
# Compile of brent_param.v was successful.
# Compile of BrentKung_par_tf.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.BrentKung_par_tb(fast)
# Loading work.BrentKung_par(fast)
run
# A      B      Cin | Cout  Sum
# 0000000000001101 0000000000000000 0 | 0 0000000000001101
# 0000000000000110 0000000000001001 0 | 0 0000000000001111
# 0000000000001111 0000000000001111 1 | 0 0000000000011111
# 0000000000000101 0000000000000011 0 | 0 0000000000001000
# 0000000000001010 0000000000000101 1 | 0 0000000000010000
# ** Note: $stop    : D:/RTL_FPGA/VERILOG/aula28_BrentKung/BrentKung_par_tf.v(31)
#    Time: 50 ns  Iteration: 0  Instance: /BrentKung_par_tb
# Break in Module BrentKung_par_tb at D:/RTL_FPGA/VERILOG/aula28_BrentKung/BrentKung_par_tf.v line 31
run
# End time: 20:45:51 on May 15,2025, Elapsed time: 0:03:13
# Errors: 0, Warnings: 2
