{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.89465",
   "Default View_TopLeft":"514,-65",
   "ExpandedHierarchyInLayout":"",
   "HierExpandStatus_comment_0":"false",
   "HierExpandStatus_comment_1":"false",
   "comment_0":"After creating dma it auto routed everything but since 
i will write data from vhdl side to ddr at microblaze side
i have made S_AXIS_S2MM external but it gave clock related error on validation
I have generated another clock as clkout3 from clk wizard and since it is not 
connected to anything i made it external too. Then select S_AXIS_S2MM_0 and set
its properties section Clock Port to clk_out3_0 which was listed. It worked.
Also when i double click on S_AXIS_S2MM_0 it says clock domain is /clk_wiz_1_clk_out1

",
   "comment_1":"DDR2  needs 200 MHz clock as reference to work. I have generated 200 MHz clock from wizard.
When configuring MIG if 200 MHz is selected as reference clock then configuration changes and it works in that way.
Check module settings to see. Also .ucf file is uploaded by selecting fixed pin configuration which loads ddr related parameters.
Vivado generated related .xdc file for ddr. However top entity still needs to have physical ddr pins on its port.
",
   "commentid":"comment_0|comment_1|",
   "font_comment_0":"22",
   "font_comment_1":"21",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port gpio_rtl_0 -pg 1 -lvl 7 -x 2320 -y 510 -defaultsOSRD
preplace port gpio_rtl_1 -pg 1 -lvl 7 -x 2320 -y 810 -defaultsOSRD
preplace port gpio_rtl_2 -pg 1 -lvl 7 -x 2320 -y 660 -defaultsOSRD
preplace port uart_rtl_0 -pg 1 -lvl 7 -x 2320 -y 2030 -defaultsOSRD
preplace port iic_rtl_0 -pg 1 -lvl 7 -x 2320 -y 950 -defaultsOSRD
preplace port iic_rtl_1 -pg 1 -lvl 7 -x 2320 -y 1090 -defaultsOSRD
preplace port DDR2_0 -pg 1 -lvl 7 -x 2320 -y 1410 -defaultsOSRD
preplace port S_AXIS_S2MM_0 -pg 1 -lvl 0 -x 0 -y 230 -defaultsOSRD
preplace port port-id_reset_rtl_0 -pg 1 -lvl 0 -x 0 -y 1360 -defaultsOSRD
preplace port port-id_spi1_mosi -pg 1 -lvl 7 -x 2320 -y 2160 -defaultsOSRD
preplace port port-id_spi1_miso -pg 1 -lvl 7 -x 2320 -y 2190 -defaultsOSRD -right
preplace port port-id_spi1_sck -pg 1 -lvl 7 -x 2320 -y 2220 -defaultsOSRD
preplace port port-id_spi0_mosi -pg 1 -lvl 7 -x 2320 -y 1830 -defaultsOSRD
preplace port port-id_spi0_miso -pg 1 -lvl 7 -x 2320 -y 1860 -defaultsOSRD -right
preplace port port-id_spi0_sck -pg 1 -lvl 7 -x 2320 -y 1890 -defaultsOSRD
preplace port port-id_clk_100MHz -pg 1 -lvl 0 -x 0 -y 1500 -defaultsOSRD
preplace port port-id_clk_out3_0 -pg 1 -lvl 7 -x 2320 -y 1190 -defaultsOSRD
preplace portBus spi1_cs -pg 1 -lvl 7 -x 2320 -y 2250 -defaultsOSRD
preplace portBus spi0_cs -pg 1 -lvl 7 -x 2320 -y 1920 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 4 -x 1210 -y 440 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 5 -x 1660 -y 450 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 5 -x 1660 -y 1020 -defaultsOSRD
preplace inst microblaze_0_axi_intc -pg 1 -lvl 3 -x 770 -y 120 -defaultsOSRD
preplace inst microblaze_0_xlconcat -pg 1 -lvl 2 -x 410 -y 130 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 3 -x 770 -y 640 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -x 110 -y 1490 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 2 -x 410 -y 1380 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 6 -x 2130 -y 510 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 6 -x 2130 -y 810 -defaultsOSRD
preplace inst axi_gpio_2 -pg 1 -lvl 6 -x 2130 -y 670 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 6 -x 2130 -y 1870 -defaultsOSRD
preplace inst axi_quad_spi_1 -pg 1 -lvl 6 -x 2130 -y 2210 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 6 -x 2130 -y 2040 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 6 -x 2130 -y 1670 -defaultsOSRD
preplace inst axi_iic_0 -pg 1 -lvl 6 -x 2130 -y 970 -defaultsOSRD
preplace inst axi_iic_1 -pg 1 -lvl 6 -x 2130 -y 1110 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 6 -x 2130 -y 1450 -defaultsOSRD
preplace inst rst_mig_7series_0_150M -pg 1 -lvl 4 -x 1210 -y 1630 -defaultsOSRD
preplace inst axi_gpio_3 -pg 1 -lvl 6 -x 2130 -y 1270 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 4 -x 1210 -y 170 -defaultsOSRD
preplace netloc axi_gpio_2_ip2intc_irpt 1 1 6 230 240 NJ 240 910J 40 NJ 40 NJ 40 2290
preplace netloc axi_iic_0_iic2intc_irpt 1 1 6 220 300 NJ 300 NJ 300 NJ 300 NJ 300 2270
preplace netloc axi_quad_spi_0_io0_o 1 6 1 2290J 1830n
preplace netloc axi_quad_spi_0_sck_o 1 6 1 2270J 1880n
preplace netloc axi_quad_spi_0_ss_o 1 6 1 2290J 1900n
preplace netloc axi_quad_spi_1_io0_o 1 6 1 2270J 2160n
preplace netloc axi_quad_spi_1_sck_o 1 6 1 NJ 2220
preplace netloc axi_quad_spi_1_ss_o 1 6 1 2270J 2240n
preplace netloc clk_100MHz_1 1 0 1 NJ 1500
preplace netloc clk_wiz_1_clk_out2 1 1 5 NJ 1480 NJ 1480 NJ 1480 1440J 1500 1970
preplace netloc clk_wiz_1_locked 1 1 1 220 1420n
preplace netloc io1_i_0_1 1 6 1 2290J 2190n
preplace netloc io1_i_1_1 1 6 1 NJ 1860
preplace netloc mdm_1_debug_sys_rst 1 0 4 20 1400 210 1160 NJ 1160 910
preplace netloc microblaze_0_Clk 1 1 5 200 640 600 260 960 550 1510 540 1940
preplace netloc microblaze_0_axi_intc_irq 1 3 1 930 130n
preplace netloc microblaze_0_intr 1 2 1 N 130
preplace netloc mig_7series_0_init_calib_complete 1 6 1 2300 1280n
preplace netloc mig_7series_0_mmcm_locked 1 3 4 970 1530 NJ 1530 1810J 1550 2270
preplace netloc mig_7series_0_ui_clk 1 3 4 930 1520 1490 1560 NJ 1560 2280
preplace netloc mig_7series_0_ui_clk_sync_rst 1 3 4 980 1730 NJ 1730 1980J 1350 2290
preplace netloc reset_rtl_0_1 1 0 2 NJ 1360 NJ
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 2 3 620 540 NJ 540 1440J
preplace netloc rst_clk_wiz_1_100M_interconnect_aresetn 1 2 4 NJ 1400 NJ 1400 1450J 1490 1960
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 2 2 590 480 NJ
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 2 4 610 250 940 50 1480 530 1910
preplace netloc rst_mig_7series_0_150M_peripheral_aresetn 1 4 2 1500 1520 1990J
preplace netloc axi_dma_0_s2mm_introut 1 1 4 210 10 NJ 10 NJ 10 1440
preplace netloc clk_wiz_1_clk_out3 1 1 6 210J 1510 NJ 1510 NJ 1510 NJ 1510 1950J 1190 NJ
preplace netloc axi_gpio_0_GPIO 1 6 1 NJ 510
preplace netloc axi_gpio_1_GPIO 1 6 1 NJ 810
preplace netloc axi_gpio_2_GPIO 1 6 1 NJ 660
preplace netloc axi_iic_0_IIC 1 6 1 NJ 950
preplace netloc axi_iic_1_IIC 1 6 1 NJ 1090
preplace netloc axi_uartlite_0_UART 1 6 1 NJ 2030
preplace netloc microblaze_0_axi_dp 1 4 1 1490 460n
preplace netloc microblaze_0_axi_periph_M02_AXI 1 5 1 1840 490n
preplace netloc microblaze_0_axi_periph_M03_AXI 1 5 1 1860 790n
preplace netloc microblaze_0_axi_periph_M04_AXI 1 5 1 1850 650n
preplace netloc microblaze_0_axi_periph_M05_AXI 1 5 1 1830 990n
preplace netloc microblaze_0_axi_periph_M06_AXI 1 5 1 1890 1010n
preplace netloc microblaze_0_axi_periph_M07_AXI 1 5 1 1880 1030n
preplace netloc microblaze_0_axi_periph_M08_AXI 1 5 1 1920 1050n
preplace netloc microblaze_0_axi_periph_M09_AXI 1 5 1 1870 950n
preplace netloc microblaze_0_axi_periph_M10_AXI 1 5 1 N 1090
preplace netloc microblaze_0_axi_periph_M11_AXI 1 5 1 1930 1110n
preplace netloc microblaze_0_axi_periph_M12_AXI 1 5 1 1810 1130n
preplace netloc microblaze_0_debug 1 3 1 970 440n
preplace netloc microblaze_0_dlmb_1 1 4 1 N 420
preplace netloc microblaze_0_ilmb_1 1 4 1 N 440
preplace netloc microblaze_0_intc_axi 1 2 4 630 290 NJ 290 NJ 290 1830
preplace netloc microblaze_0_interrupt 1 3 1 950 110n
preplace netloc microblaze_0_mdm_axi 1 2 4 630 340 NJ 340 NJ 340 1810
preplace netloc mig_7series_0_DDR2 1 6 1 NJ 1410
preplace netloc axi_dma_0_M_AXI_MM2S 1 4 1 1500 110n
preplace netloc axi_dma_0_M_AXI_S2MM 1 4 1 1450 130n
preplace netloc microblaze_0_axi_periph_M13_AXI 1 3 3 970 320 NJ 320 1820
preplace netloc S_AXIS_S2MM_0_1 1 0 4 NJ 230 NJ 230 NJ 230 920J
preplace cgraphic comment_1 place left -1323 -435 textcolor 4 linecolor 3 linewidth 2
preplace cgraphic comment_0 place left -1313 -759 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 0 110 410 770 1210 1660 2130 2320
pagesize -pg 1 -db -bbox -sgen -160 0 2450 2320
"
}
{
   "da_axi4_cnt":"20",
   "da_board_cnt":"19",
   "da_clkrst_cnt":"3",
   "da_mb_cnt":"2"
}
{
   "/comment_0":"comment_0",
   "/comment_1":"comment_1"
}