# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../HW_SVM.srcs/sim_1/new/TB_Voting_w_ce.vhd" \

# Do not sort compile order
nosort
