<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Wishboneinterface.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Wishbone_Controller.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Wishbone_Controller.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Wishbone_Controller.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Wishbone_Controller.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Wishbone_Controller.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Wishbone_Controller.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Wishbone_Controller.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Wishbone_Controller.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Wishbone_Controller.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Wishbone_Controller.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Wishbone_Controller.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Wishbone_Controller.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Wishbone_Controller.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Wishbone_Controller.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Wishbone_Controller.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Wishbone_Controller.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Wishbone_Controller.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Wishbone_Controller.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Wishbone_Controller.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Wishbone_Controller.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Wishbone_Controller_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Wishbone_Controller_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Wishbone_Controller_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Wishbone_Controller_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Wishbone_Controller_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Wishbone_Controller_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Wishbone_Controller_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Wishbone_Controller_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Wishbone_Controller_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Wishbone_Controller_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Wishbone_Controller_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Wishbone_Controller_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Wishbone_Controller_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Wishbone_Controller_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Wishbone_Controller_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="wbuart.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="wbuart.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="wbuart.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="wbuart.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="wbuart.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="wbuart.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="wbuart.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="wbuart.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="wbuart_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="wishbone_controller.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="wishbone_controller.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="wishbone_controller.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1716980416" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1716980416">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716980416" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1391044863661673225" xil_pn:start_ts="1716980416">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716980416" xil_pn:in_ck="4635251681344356069" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1571353632945335590" xil_pn:start_ts="1716980416">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/ILA.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ILA.v"/>
      <outfile xil_pn:name="ipcore_dir/control.ngc"/>
      <outfile xil_pn:name="ipcore_dir/control.v"/>
    </transform>
    <transform xil_pn:end_ts="1716980416" xil_pn:in_ck="3000325608311847715" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1716980416">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716980416" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1214073816700867001" xil_pn:start_ts="1716980416">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716980416" xil_pn:in_ck="3000325608311847715" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1716980416">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716980416" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3772300404346543792" xil_pn:start_ts="1716980416">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1717394664" xil_pn:in_ck="-2660552372636625937" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-8743801200314368011" xil_pn:start_ts="1717394645">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Wishbone_Controller.lso"/>
      <outfile xil_pn:name="Wishbone_Controller.ngc"/>
      <outfile xil_pn:name="Wishbone_Controller.ngr"/>
      <outfile xil_pn:name="Wishbone_Controller.prj"/>
      <outfile xil_pn:name="Wishbone_Controller.stx"/>
      <outfile xil_pn:name="Wishbone_Controller.syr"/>
      <outfile xil_pn:name="Wishbone_Controller.xst"/>
      <outfile xil_pn:name="Wishbone_Controller_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="wbuart.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1716980423" xil_pn:in_ck="5712334810321278958" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7619391322275233052" xil_pn:start_ts="1716980423">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1717394672" xil_pn:in_ck="1159031753929388914" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2450215027749404519" xil_pn:start_ts="1717394664">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Wishbone_Controller.bld"/>
      <outfile xil_pn:name="Wishbone_Controller.ngd"/>
      <outfile xil_pn:name="Wishbone_Controller_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1717394709" xil_pn:in_ck="3227557075041569911" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1448924893915930207" xil_pn:start_ts="1717394672">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Wishbone_Controller.pcf"/>
      <outfile xil_pn:name="Wishbone_Controller_map.map"/>
      <outfile xil_pn:name="Wishbone_Controller_map.mrp"/>
      <outfile xil_pn:name="Wishbone_Controller_map.ncd"/>
      <outfile xil_pn:name="Wishbone_Controller_map.ngm"/>
      <outfile xil_pn:name="Wishbone_Controller_map.xrpt"/>
      <outfile xil_pn:name="Wishbone_Controller_summary.xml"/>
      <outfile xil_pn:name="Wishbone_Controller_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1717394729" xil_pn:in_ck="7446594214436903280" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1717394709">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Wishbone_Controller.ncd"/>
      <outfile xil_pn:name="Wishbone_Controller.pad"/>
      <outfile xil_pn:name="Wishbone_Controller.par"/>
      <outfile xil_pn:name="Wishbone_Controller.ptwx"/>
      <outfile xil_pn:name="Wishbone_Controller.unroutes"/>
      <outfile xil_pn:name="Wishbone_Controller.xpi"/>
      <outfile xil_pn:name="Wishbone_Controller_pad.csv"/>
      <outfile xil_pn:name="Wishbone_Controller_pad.txt"/>
      <outfile xil_pn:name="Wishbone_Controller_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1717394744" xil_pn:in_ck="5712334810321271333" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1717394729">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Wishbone_Controller.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="wishbone_controller.bgn"/>
      <outfile xil_pn:name="wishbone_controller.bit"/>
      <outfile xil_pn:name="wishbone_controller.drc"/>
    </transform>
    <transform xil_pn:end_ts="1717133927" xil_pn:in_ck="4616394947925840943" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="2682241697568822907" xil_pn:start_ts="1717133927">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1716815833" xil_pn:in_ck="4616394947925840943" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1716815832">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1717134046" xil_pn:in_ck="4616394947925840943" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="2450215027749404519" xil_pn:start_ts="1717134046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1717394729" xil_pn:in_ck="1370158684940107891" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1717394723">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Wishbone_Controller.twr"/>
      <outfile xil_pn:name="Wishbone_Controller.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1716544606" xil_pn:in_ck="5712334810321271465" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1716544601">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
  </transforms>

</generated_project>
