10:21:26 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\temp_xsdb_launch_script.tcl
10:21:26 INFO  : Registering command handlers for Vitis TCF services
10:21:28 INFO  : XSCT server has started successfully.
10:21:28 INFO  : Platform repository initialization has completed.
10:21:31 INFO  : Successfully done setting XSCT server connection channel  
10:21:31 INFO  : plnx-install-location is set to ''
10:21:31 INFO  : Successfully done query RDI_DATADIR 
10:21:31 INFO  : Successfully done setting workspace for the tool. 
11:24:57 INFO  : Result from executing command 'getProjects': spg_ecu_platform
11:24:57 INFO  : Result from executing command 'getPlatforms': 
11:25:39 INFO  : Result from executing command 'getProjects': spg_ecu_platform
11:25:39 INFO  : Result from executing command 'getPlatforms': spg_ecu_platform|C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/spg_ecu_platform.xpfm
11:27:43 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
11:29:02 INFO  : Generated template bif file for spg_ecu_bringup_system
11:29:22 INFO  : Invoking Bootgen: bootgen -image spg_ecu_bringup_system.bif -arch zynq -o C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup_system/_ide/bootimage/BOOT.bin
11:29:23 INFO  : Bootgen command execution is done.
11:29:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:56 INFO  : Jtag cable 'Digilent Zybo 210279777768A' is selected.
11:29:56 INFO  : 'jtag frequency' command is executed.
11:29:56 INFO  : Context for 'APU' is selected.
11:29:56 INFO  : System reset is completed.
11:29:59 INFO  : 'after 3000' command is executed.
11:29:59 INFO  : Context for 'APU' is selected.
11:29:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa'.
11:29:59 INFO  : 'configparams force-mem-access 1' command is executed.
11:29:59 INFO  : Context for 'APU' is selected.
11:29:59 INFO  : Sourcing of 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl' is done.
11:30:00 INFO  : 'ps7_init' command is executed.
11:30:00 INFO  : 'ps7_post_config' command is executed.
11:30:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:00 INFO  : The application 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:30:00 INFO  : 'configparams force-mem-access 0' command is executed.
11:30:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf
configparams force-mem-access 0
----------------End of Script----------------

11:30:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:00 INFO  : 'con' command is executed.
11:30:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:30:00 INFO  : Launch script is exported to file 'C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\spg_ecu_bringup_system\_ide\scripts\debugger_spg_ecu_bringup-default.tcl'
11:31:01 INFO  : No changes in MSS file content so sources will not be generated.
11:34:52 ERROR : (XSDB Server)invalid command name "run"

11:34:55 ERROR : (XSDB Server)invoked "continue" outside of a loop

11:34:56 ERROR : (XSDB Server)invalid command name "go"

11:37:34 INFO  : Disconnected from the channel tcfchan#2.
11:37:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:35 INFO  : Jtag cable 'Digilent Zybo 210279777768A' is selected.
11:37:35 INFO  : 'jtag frequency' command is executed.
11:37:35 INFO  : Context for 'APU' is selected.
11:37:35 INFO  : System reset is completed.
11:37:38 INFO  : 'after 3000' command is executed.
11:37:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}' command is executed.
11:37:39 INFO  : Device configured successfully with "C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit"
11:37:39 INFO  : Context for 'APU' is selected.
11:37:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa'.
11:37:39 INFO  : 'configparams force-mem-access 1' command is executed.
11:37:39 INFO  : Context for 'APU' is selected.
11:37:39 INFO  : Sourcing of 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl' is done.
11:37:39 INFO  : 'ps7_init' command is executed.
11:37:39 INFO  : 'ps7_post_config' command is executed.
11:37:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:40 INFO  : The application 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:37:40 INFO  : 'configparams force-mem-access 0' command is executed.
11:37:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}
fpga -file C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf
configparams force-mem-access 0
----------------End of Script----------------

11:37:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:40 INFO  : 'con' command is executed.
11:37:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:37:40 INFO  : Launch script is exported to file 'C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\spg_ecu_bringup_system\_ide\scripts\debugger_spg_ecu_bringup-default.tcl'
12:36:39 INFO  : Disconnected from the channel tcfchan#3.
10:33:40 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\temp_xsdb_launch_script.tcl
10:33:44 INFO  : XSCT server has started successfully.
10:33:44 INFO  : plnx-install-location is set to ''
10:33:44 INFO  : Successfully done setting XSCT server connection channel  
10:33:44 INFO  : Successfully done setting workspace for the tool. 
10:33:57 INFO  : Platform repository initialization has completed.
10:33:59 INFO  : Registering command handlers for Vitis TCF services
10:34:03 INFO  : Successfully done query RDI_DATADIR 
10:37:16 INFO  : Result from executing command 'getProjects': spg_ecu_platform
10:37:16 INFO  : Result from executing command 'getPlatforms': spg_ecu_platform|C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/spg_ecu_platform.xpfm
10:37:17 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
11:00:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:00:15 INFO  : Jtag cable 'Digilent Zybo 210279777768A' is selected.
11:00:15 INFO  : 'jtag frequency' command is executed.
11:00:15 INFO  : Context for 'APU' is selected.
11:00:15 INFO  : System reset is completed.
11:00:18 INFO  : 'after 3000' command is executed.
11:00:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}' command is executed.
11:00:19 INFO  : Device configured successfully with "C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit"
11:00:20 INFO  : Context for 'APU' is selected.
11:00:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa'.
11:00:20 INFO  : 'configparams force-mem-access 1' command is executed.
11:00:20 INFO  : Context for 'APU' is selected.
11:00:20 INFO  : Sourcing of 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl' is done.
11:00:20 INFO  : 'ps7_init' command is executed.
11:00:20 INFO  : 'ps7_post_config' command is executed.
11:00:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:00:21 INFO  : The application 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:00:21 INFO  : 'configparams force-mem-access 0' command is executed.
11:00:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}
fpga -file C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf
configparams force-mem-access 0
----------------End of Script----------------

11:00:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:00:21 INFO  : 'con' command is executed.
11:00:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:00:21 INFO  : Launch script is exported to file 'C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\spg_ecu_bringup_system\_ide\scripts\debugger_spg_ecu_bringup-default.tcl'
11:01:01 INFO  : Hardware specification for platform project 'spg_ecu_platform' is updated.
11:01:13 INFO  : Result from executing command 'getProjects': spg_ecu_platform
11:01:13 INFO  : Result from executing command 'getPlatforms': spg_ecu_platform|C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/spg_ecu_platform.xpfm
11:01:13 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
11:01:36 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
11:01:44 INFO  : Disconnected from the channel tcfchan#2.
11:01:45 INFO  : The hardware specfication used by project 'spg_ecu_bringup' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
11:01:45 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\spg_ecu_bringup\_ide\bitstream' in project 'spg_ecu_bringup'.
11:01:45 INFO  : The file 'C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\spg_ecu_bringup\_ide\psinit\ps7_init.tcl' stored in project is removed.
11:01:53 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\spg_ecu_bringup\_ide\psinit' in project 'spg_ecu_bringup'.
11:01:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:54 INFO  : Jtag cable 'Digilent Zybo 210279777768A' is selected.
11:01:54 INFO  : 'jtag frequency' command is executed.
11:01:54 INFO  : Context for 'APU' is selected.
11:01:54 INFO  : System reset is completed.
11:01:57 INFO  : 'after 3000' command is executed.
11:01:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}' command is executed.
11:01:58 INFO  : Device configured successfully with "C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit"
11:01:58 INFO  : Context for 'APU' is selected.
11:01:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa'.
11:01:58 INFO  : 'configparams force-mem-access 1' command is executed.
11:01:58 INFO  : Context for 'APU' is selected.
11:01:58 INFO  : Sourcing of 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl' is done.
11:01:59 INFO  : 'ps7_init' command is executed.
11:01:59 INFO  : 'ps7_post_config' command is executed.
11:01:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:59 INFO  : The application 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:01:59 INFO  : 'configparams force-mem-access 0' command is executed.
11:01:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}
fpga -file C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf
configparams force-mem-access 0
----------------End of Script----------------

11:01:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:59 INFO  : 'con' command is executed.
11:01:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:01:59 INFO  : Launch script is exported to file 'C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\spg_ecu_bringup_system\_ide\scripts\debugger_spg_ecu_bringup-default.tcl'
12:01:57 INFO  : Hardware specification for platform project 'spg_ecu_platform' is updated.
12:02:14 INFO  : Result from executing command 'getProjects': spg_ecu_platform
12:02:14 INFO  : Result from executing command 'getPlatforms': 
12:02:15 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
12:03:04 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
12:03:13 INFO  : Disconnected from the channel tcfchan#4.
12:03:14 INFO  : The hardware specfication used by project 'spg_ecu_bringup' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:03:14 INFO  : The file 'C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\spg_ecu_bringup\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
12:03:14 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\spg_ecu_bringup\_ide\bitstream' in project 'spg_ecu_bringup'.
12:03:14 INFO  : The file 'C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\spg_ecu_bringup\_ide\psinit\ps7_init.tcl' stored in project is removed.
12:03:21 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\spg_ecu_bringup\_ide\psinit' in project 'spg_ecu_bringup'.
12:03:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:03:21 INFO  : Jtag cable 'Digilent Zybo 210279777768A' is selected.
12:03:21 INFO  : 'jtag frequency' command is executed.
12:03:21 INFO  : Context for 'APU' is selected.
12:03:21 INFO  : System reset is completed.
12:03:24 INFO  : 'after 3000' command is executed.
12:03:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}' command is executed.
12:03:26 INFO  : Device configured successfully with "C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit"
12:03:26 INFO  : Context for 'APU' is selected.
12:03:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa'.
12:03:26 INFO  : 'configparams force-mem-access 1' command is executed.
12:03:26 INFO  : Context for 'APU' is selected.
12:03:26 INFO  : Sourcing of 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl' is done.
12:03:27 INFO  : 'ps7_init' command is executed.
12:03:27 INFO  : 'ps7_post_config' command is executed.
12:03:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:27 INFO  : The application 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:03:27 INFO  : 'configparams force-mem-access 0' command is executed.
12:03:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}
fpga -file C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf
configparams force-mem-access 0
----------------End of Script----------------

12:03:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:27 INFO  : 'con' command is executed.
12:03:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:03:27 INFO  : Launch script is exported to file 'C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\spg_ecu_bringup_system\_ide\scripts\debugger_spg_ecu_bringup-default.tcl'
12:28:51 INFO  : Hardware specification for platform project 'spg_ecu_platform' is updated.
12:29:11 INFO  : Result from executing command 'getProjects': spg_ecu_platform
12:29:11 INFO  : Result from executing command 'getPlatforms': spg_ecu_platform|C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/spg_ecu_platform.xpfm
12:29:11 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
12:29:18 INFO  : Disconnected from the channel tcfchan#6.
12:29:19 INFO  : The hardware specfication used by project 'spg_ecu_bringup' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:29:19 INFO  : The file 'C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\spg_ecu_bringup\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
12:29:19 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\spg_ecu_bringup\_ide\bitstream' in project 'spg_ecu_bringup'.
12:29:19 INFO  : The file 'C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\spg_ecu_bringup\_ide\psinit\ps7_init.tcl' stored in project is removed.
12:29:23 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\spg_ecu_bringup\_ide\psinit' in project 'spg_ecu_bringup'.
12:29:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:29:23 INFO  : Jtag cable 'Digilent Zybo 210279777768A' is selected.
12:29:23 INFO  : 'jtag frequency' command is executed.
12:29:23 INFO  : Context for 'APU' is selected.
12:29:23 INFO  : System reset is completed.
12:29:26 INFO  : 'after 3000' command is executed.
12:29:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}' command is executed.
12:29:28 INFO  : Device configured successfully with "C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit"
12:29:28 INFO  : Context for 'APU' is selected.
12:29:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa'.
12:29:28 INFO  : 'configparams force-mem-access 1' command is executed.
12:29:28 INFO  : Context for 'APU' is selected.
12:29:28 INFO  : Sourcing of 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl' is done.
12:29:28 INFO  : 'ps7_init' command is executed.
12:29:28 INFO  : 'ps7_post_config' command is executed.
12:29:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:28 INFO  : The application 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:29:28 INFO  : 'configparams force-mem-access 0' command is executed.
12:29:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}
fpga -file C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf
configparams force-mem-access 0
----------------End of Script----------------

12:29:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:28 INFO  : 'con' command is executed.
12:29:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:29:28 INFO  : Launch script is exported to file 'C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\spg_ecu_bringup_system\_ide\scripts\debugger_spg_ecu_bringup-default.tcl'
12:35:03 INFO  : Disconnected from the channel tcfchan#8.
12:35:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:04 INFO  : Jtag cable 'Digilent Zybo 210279777768A' is selected.
12:35:04 INFO  : 'jtag frequency' command is executed.
12:35:04 INFO  : Context for 'APU' is selected.
12:35:04 INFO  : System reset is completed.
12:35:07 INFO  : 'after 3000' command is executed.
12:35:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}' command is executed.
12:35:08 INFO  : Device configured successfully with "C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit"
12:35:08 INFO  : Context for 'APU' is selected.
12:35:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa'.
12:35:08 INFO  : 'configparams force-mem-access 1' command is executed.
12:35:08 INFO  : Context for 'APU' is selected.
12:35:08 INFO  : Sourcing of 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl' is done.
12:35:09 INFO  : 'ps7_init' command is executed.
12:35:09 INFO  : 'ps7_post_config' command is executed.
12:35:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:09 INFO  : The application 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:35:09 INFO  : 'configparams force-mem-access 0' command is executed.
12:35:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}
fpga -file C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf
configparams force-mem-access 0
----------------End of Script----------------

12:35:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:09 INFO  : 'con' command is executed.
12:35:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:35:09 INFO  : Launch script is exported to file 'C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\spg_ecu_bringup_system\_ide\scripts\debugger_spg_ecu_bringup-default.tcl'
12:38:38 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
12:38:44 INFO  : Disconnected from the channel tcfchan#9.
12:38:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:45 INFO  : Jtag cable 'Digilent Zybo 210279777768A' is selected.
12:38:45 INFO  : 'jtag frequency' command is executed.
12:38:45 INFO  : Context for 'APU' is selected.
12:38:45 INFO  : System reset is completed.
12:38:48 INFO  : 'after 3000' command is executed.
12:38:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}' command is executed.
12:38:49 INFO  : Device configured successfully with "C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit"
12:38:49 INFO  : Context for 'APU' is selected.
12:38:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa'.
12:38:49 INFO  : 'configparams force-mem-access 1' command is executed.
12:38:50 INFO  : Context for 'APU' is selected.
12:38:50 INFO  : Sourcing of 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl' is done.
12:38:50 INFO  : 'ps7_init' command is executed.
12:38:50 INFO  : 'ps7_post_config' command is executed.
12:38:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:50 ERROR : Memory write error at 0x105000. MMU section translation fault
12:38:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}
fpga -file C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf
----------------End of Script----------------

12:38:50 ERROR : Memory write error at 0x105000. MMU section translation fault
12:39:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:03 INFO  : Jtag cable 'Digilent Zybo 210279777768A' is selected.
12:39:03 INFO  : 'jtag frequency' command is executed.
12:39:03 INFO  : Context for 'APU' is selected.
12:39:03 INFO  : System reset is completed.
12:39:06 INFO  : 'after 3000' command is executed.
12:39:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}' command is executed.
12:39:07 INFO  : Device configured successfully with "C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit"
12:39:07 INFO  : Context for 'APU' is selected.
12:39:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa'.
12:39:07 INFO  : 'configparams force-mem-access 1' command is executed.
12:39:07 INFO  : Context for 'APU' is selected.
12:39:07 INFO  : Sourcing of 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl' is done.
12:39:08 INFO  : 'ps7_init' command is executed.
12:39:08 INFO  : 'ps7_post_config' command is executed.
12:39:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:08 ERROR : Memory write error at 0x105000. MMU section translation fault
12:39:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}
fpga -file C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf
----------------End of Script----------------

12:39:08 ERROR : Memory write error at 0x105000. MMU section translation fault
12:39:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:27 INFO  : Jtag cable 'Digilent Zybo 210279777768A' is selected.
12:39:27 INFO  : 'jtag frequency' command is executed.
12:39:27 INFO  : Context for 'APU' is selected.
12:39:27 INFO  : System reset is completed.
12:39:30 INFO  : 'after 3000' command is executed.
12:39:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}' command is executed.
12:39:31 INFO  : Device configured successfully with "C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit"
12:39:31 INFO  : Context for 'APU' is selected.
12:39:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa'.
12:39:31 INFO  : 'configparams force-mem-access 1' command is executed.
12:39:31 INFO  : Context for 'APU' is selected.
12:39:31 INFO  : Sourcing of 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl' is done.
12:39:32 INFO  : 'ps7_init' command is executed.
12:39:32 INFO  : 'ps7_post_config' command is executed.
12:39:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:32 ERROR : Memory write error at 0x105000. MMU section translation fault
12:39:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}
fpga -file C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf
----------------End of Script----------------

12:39:32 ERROR : Memory write error at 0x105000. MMU section translation fault
12:40:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:07 INFO  : Jtag cable 'Digilent Zybo 210279777768A' is selected.
12:40:07 INFO  : 'jtag frequency' command is executed.
12:40:07 INFO  : Context for 'APU' is selected.
12:40:07 INFO  : System reset is completed.
12:40:10 INFO  : 'after 3000' command is executed.
12:40:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}' command is executed.
12:40:12 INFO  : Device configured successfully with "C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit"
12:40:12 INFO  : Context for 'APU' is selected.
12:40:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa'.
12:40:12 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:12 INFO  : Context for 'APU' is selected.
12:40:12 INFO  : Sourcing of 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl' is done.
12:40:12 INFO  : 'ps7_init' command is executed.
12:40:12 INFO  : 'ps7_post_config' command is executed.
12:40:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:12 ERROR : Memory write error at 0x105000. MMU section translation fault
12:40:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}
fpga -file C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf
----------------End of Script----------------

12:40:12 ERROR : Memory write error at 0x105000. MMU section translation fault
12:40:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:36 INFO  : Jtag cable 'Digilent Zybo 210279777768A' is selected.
12:40:36 INFO  : 'jtag frequency' command is executed.
12:40:36 INFO  : Context for 'APU' is selected.
12:40:36 INFO  : System reset is completed.
12:40:39 INFO  : 'after 3000' command is executed.
12:40:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}' command is executed.
12:40:40 INFO  : Device configured successfully with "C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit"
12:40:40 INFO  : Context for 'APU' is selected.
12:40:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa'.
12:40:40 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:40 INFO  : Context for 'APU' is selected.
12:40:40 INFO  : Sourcing of 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl' is done.
12:40:40 INFO  : 'ps7_init' command is executed.
12:40:40 INFO  : 'ps7_post_config' command is executed.
12:40:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:41 ERROR : Memory write error at 0x105000. MMU section translation fault
12:40:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}
fpga -file C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf
----------------End of Script----------------

12:40:41 ERROR : Memory write error at 0x105000. MMU section translation fault
12:40:53 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
12:40:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:57 INFO  : Jtag cable 'Digilent Zybo 210279777768A' is selected.
12:40:57 INFO  : 'jtag frequency' command is executed.
12:40:57 INFO  : Context for 'APU' is selected.
12:40:57 INFO  : System reset is completed.
12:41:00 INFO  : 'after 3000' command is executed.
12:41:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}' command is executed.
12:41:02 INFO  : Device configured successfully with "C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit"
12:41:02 INFO  : Context for 'APU' is selected.
12:41:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa'.
12:41:02 INFO  : 'configparams force-mem-access 1' command is executed.
12:41:02 INFO  : Context for 'APU' is selected.
12:41:02 INFO  : Sourcing of 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl' is done.
12:41:02 INFO  : 'ps7_init' command is executed.
12:41:02 INFO  : 'ps7_post_config' command is executed.
12:41:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:02 INFO  : The application 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:41:02 INFO  : 'configparams force-mem-access 0' command is executed.
12:41:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}
fpga -file C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf
configparams force-mem-access 0
----------------End of Script----------------

12:41:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:02 INFO  : 'con' command is executed.
12:41:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:41:02 INFO  : Launch script is exported to file 'C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\spg_ecu_bringup_system\_ide\scripts\debugger_spg_ecu_bringup-default.tcl'
12:41:29 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
12:41:34 INFO  : Disconnected from the channel tcfchan#10.
12:41:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:35 INFO  : Jtag cable 'Digilent Zybo 210279777768A' is selected.
12:41:35 INFO  : 'jtag frequency' command is executed.
12:41:35 INFO  : Context for 'APU' is selected.
12:41:35 INFO  : System reset is completed.
12:41:38 INFO  : 'after 3000' command is executed.
12:41:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}' command is executed.
12:41:40 INFO  : Device configured successfully with "C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit"
12:41:40 INFO  : Context for 'APU' is selected.
12:41:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa'.
12:41:40 INFO  : 'configparams force-mem-access 1' command is executed.
12:41:40 INFO  : Context for 'APU' is selected.
12:41:40 INFO  : Sourcing of 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl' is done.
12:41:40 INFO  : 'ps7_init' command is executed.
12:41:40 INFO  : 'ps7_post_config' command is executed.
12:41:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:40 INFO  : The application 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:41:40 INFO  : 'configparams force-mem-access 0' command is executed.
12:41:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}
fpga -file C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf
configparams force-mem-access 0
----------------End of Script----------------

12:41:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:40 INFO  : 'con' command is executed.
12:41:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:41:40 INFO  : Launch script is exported to file 'C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\spg_ecu_bringup_system\_ide\scripts\debugger_spg_ecu_bringup-default.tcl'
12:51:00 INFO  : Disconnected from the channel tcfchan#11.
16:14:14 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\temp_xsdb_launch_script.tcl
16:14:16 INFO  : XSCT server has started successfully.
16:14:16 INFO  : Successfully done setting XSCT server connection channel  
16:14:16 INFO  : plnx-install-location is set to ''
16:14:16 INFO  : Successfully done setting workspace for the tool. 
16:14:19 INFO  : Platform repository initialization has completed.
16:14:20 INFO  : Registering command handlers for Vitis TCF services
16:14:22 INFO  : Successfully done query RDI_DATADIR 
16:15:28 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
16:15:51 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
16:43:50 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
16:44:04 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
16:44:14 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
14:03:12 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\temp_xsdb_launch_script.tcl
14:03:14 INFO  : XSCT server has started successfully.
14:03:14 INFO  : Successfully done setting XSCT server connection channel  
14:03:14 INFO  : plnx-install-location is set to ''
14:03:14 INFO  : Successfully done setting workspace for the tool. 
14:03:17 INFO  : Platform repository initialization has completed.
14:03:18 INFO  : Registering command handlers for Vitis TCF services
14:03:20 INFO  : Successfully done query RDI_DATADIR 
14:03:33 INFO  : Hardware specification for platform project 'spg_ecu_platform' is updated.
14:19:09 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\temp_xsdb_launch_script.tcl
14:19:11 INFO  : XSCT server has started successfully.
14:19:11 INFO  : plnx-install-location is set to ''
14:19:11 INFO  : Successfully done setting XSCT server connection channel  
14:19:11 INFO  : Successfully done setting workspace for the tool. 
14:19:15 INFO  : Platform repository initialization has completed.
14:19:15 INFO  : Successfully done query RDI_DATADIR 
14:19:15 INFO  : Registering command handlers for Vitis TCF services
14:45:19 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
14:45:19 ERROR : Failed to openhw "C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

14:45:19 ERROR : Failed to update application flags from BSP for 'spg_ecu_bringup'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214)
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:61)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.regenerateMakefiles(XilinxGnuMakefileGenerator.java:75)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1006)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:513)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
14:45:41 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
14:45:41 ERROR : Failed to openhw "C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

14:45:41 ERROR : Failed to update application flags from BSP for 'spg_ecu_bringup'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214)
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:61)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
14:46:05 INFO  : Hardware specification for platform project 'spg_ecu_platform' is updated.
14:46:34 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
14:46:34 ERROR : Failed to openhw "C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

14:46:34 ERROR : Failed to update application flags from BSP for 'spg_ecu_bringup'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214)
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:61)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.regenerateMakefiles(XilinxGnuMakefileGenerator.java:75)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1006)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:513)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
14:48:40 INFO  : Hardware specification for platform project 'spg_ecu_platform' is updated.
14:49:07 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
14:49:07 ERROR : Failed to openhw "C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

14:49:07 ERROR : Failed to update application flags from BSP for 'spg_ecu_bringup'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214)
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:61)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
14:49:43 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
14:49:43 ERROR : Failed to openhw "C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

14:49:43 ERROR : Failed to update application flags from BSP for 'spg_ecu_bringup'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214)
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:61)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
14:50:20 INFO  : Hardware specification for platform project 'spg_ecu_platform' is updated.
14:54:21 INFO  : Hardware specification for platform project 'spg_ecu_platform' is updated.
15:07:54 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\temp_xsdb_launch_script.tcl
15:07:56 INFO  : XSCT server has started successfully.
15:07:56 INFO  : plnx-install-location is set to ''
15:07:56 INFO  : Successfully done setting XSCT server connection channel  
15:07:56 INFO  : Successfully done setting workspace for the tool. 
15:07:58 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


15:07:58 INFO  : Platform repository initialization has completed.
15:07:58 INFO  : Successfully done query RDI_DATADIR 
15:07:58 INFO  : Registering command handlers for Vitis TCF services
15:08:47 INFO  : Hardware specification for platform project 'spg_ecu_platform' is updated.
15:10:42 INFO  : Result from executing command 'getProjects': spg_ecu_platform
15:10:42 INFO  : Result from executing command 'getPlatforms': 
15:11:15 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
15:11:16 INFO  : Updating application flags with new BSP settings...
15:11:16 INFO  : Successfully updated application flags for project spg_ecu_bringup.
15:15:28 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
15:27:06 INFO  : The hardware specfication used by project 'spg_ecu_bringup' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:27:06 INFO  : The file 'C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\spg_ecu_bringup\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
15:27:06 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\spg_ecu_bringup\_ide\bitstream' in project 'spg_ecu_bringup'.
15:27:06 INFO  : The file 'C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\spg_ecu_bringup\_ide\psinit\ps7_init.tcl' stored in project is removed.
15:27:10 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\spg_ecu_bringup\_ide\psinit' in project 'spg_ecu_bringup'.
15:27:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:13 INFO  : Jtag cable 'Digilent Zybo 210279777768A' is selected.
15:27:13 INFO  : 'jtag frequency' command is executed.
15:27:13 INFO  : Context for 'APU' is selected.
15:27:13 INFO  : System reset is completed.
15:27:16 INFO  : 'after 3000' command is executed.
15:27:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}' command is executed.
15:27:18 INFO  : Device configured successfully with "C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit"
15:27:18 INFO  : Context for 'APU' is selected.
15:27:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa'.
15:27:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:18 INFO  : Context for 'APU' is selected.
15:27:18 INFO  : Sourcing of 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl' is done.
15:27:18 INFO  : 'ps7_init' command is executed.
15:27:18 INFO  : 'ps7_post_config' command is executed.
15:27:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:18 INFO  : The application 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}
fpga -file C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:18 INFO  : 'con' command is executed.
15:27:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:27:18 INFO  : Launch script is exported to file 'C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\spg_ecu_bringup_system\_ide\scripts\debugger_spg_ecu_bringup-default.tcl'
16:05:40 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
16:05:48 INFO  : Disconnected from the channel tcfchan#4.
16:05:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:49 INFO  : Jtag cable 'Digilent Zybo 210279777768A' is selected.
16:05:49 INFO  : 'jtag frequency' command is executed.
16:05:49 INFO  : Context for 'APU' is selected.
16:05:49 INFO  : System reset is completed.
16:05:52 INFO  : 'after 3000' command is executed.
16:05:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}' command is executed.
16:05:54 INFO  : Device configured successfully with "C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit"
16:05:54 INFO  : Context for 'APU' is selected.
16:05:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa'.
16:05:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:54 INFO  : Context for 'APU' is selected.
16:05:54 INFO  : Sourcing of 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl' is done.
16:05:54 INFO  : 'ps7_init' command is executed.
16:05:54 INFO  : 'ps7_post_config' command is executed.
16:05:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:54 INFO  : The application 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}
fpga -file C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:54 INFO  : 'con' command is executed.
16:05:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:05:54 INFO  : Launch script is exported to file 'C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\spg_ecu_bringup_system\_ide\scripts\debugger_spg_ecu_bringup-default.tcl'
09:59:19 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
09:59:39 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
10:11:05 INFO  : Disconnected from the channel tcfchan#5.
10:11:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:11:06 INFO  : Jtag cable 'Digilent Zybo 210279777768A' is selected.
10:11:06 INFO  : 'jtag frequency' command is executed.
10:11:06 INFO  : Context for 'APU' is selected.
10:11:06 INFO  : System reset is completed.
10:11:09 INFO  : 'after 3000' command is executed.
10:11:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}' command is executed.
10:11:11 INFO  : Device configured successfully with "C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit"
10:11:11 INFO  : Context for 'APU' is selected.
10:11:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa'.
10:11:11 INFO  : 'configparams force-mem-access 1' command is executed.
10:11:11 INFO  : Context for 'APU' is selected.
10:11:11 INFO  : Sourcing of 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl' is done.
10:11:11 INFO  : 'ps7_init' command is executed.
10:11:11 INFO  : 'ps7_post_config' command is executed.
10:11:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:11 INFO  : The application 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:11:11 INFO  : 'configparams force-mem-access 0' command is executed.
10:11:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}
fpga -file C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf
configparams force-mem-access 0
----------------End of Script----------------

10:11:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:11 INFO  : 'con' command is executed.
10:11:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:11:11 INFO  : Launch script is exported to file 'C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\spg_ecu_bringup_system\_ide\scripts\debugger_spg_ecu_bringup-default.tcl'
10:17:50 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
10:32:06 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
10:32:24 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
10:32:40 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
10:33:11 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
10:33:27 INFO  : Disconnected from the channel tcfchan#6.
10:33:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:28 INFO  : Jtag cable 'Digilent Zybo 210279777768A' is selected.
10:33:28 INFO  : 'jtag frequency' command is executed.
10:33:28 INFO  : Context for 'APU' is selected.
10:33:28 INFO  : System reset is completed.
10:33:31 INFO  : 'after 3000' command is executed.
10:33:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}' command is executed.
10:33:32 INFO  : Device configured successfully with "C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit"
10:33:32 INFO  : Context for 'APU' is selected.
10:33:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa'.
10:33:32 INFO  : 'configparams force-mem-access 1' command is executed.
10:33:32 INFO  : Context for 'APU' is selected.
10:33:32 INFO  : Sourcing of 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl' is done.
10:33:33 INFO  : 'ps7_init' command is executed.
10:33:33 INFO  : 'ps7_post_config' command is executed.
10:33:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:33 INFO  : The application 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:33:33 INFO  : 'configparams force-mem-access 0' command is executed.
10:33:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}
fpga -file C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf
configparams force-mem-access 0
----------------End of Script----------------

10:33:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:33 INFO  : 'con' command is executed.
10:33:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:33:33 INFO  : Launch script is exported to file 'C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\spg_ecu_bringup_system\_ide\scripts\debugger_spg_ecu_bringup-default.tcl'
10:38:00 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
10:38:14 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
10:38:21 INFO  : Disconnected from the channel tcfchan#7.
10:38:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:38:23 INFO  : Jtag cable 'Digilent Zybo 210279777768A' is selected.
10:38:23 INFO  : 'jtag frequency' command is executed.
10:38:23 INFO  : Context for 'APU' is selected.
10:38:23 INFO  : System reset is completed.
10:38:26 INFO  : 'after 3000' command is executed.
10:38:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}' command is executed.
10:38:27 INFO  : Device configured successfully with "C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit"
10:38:27 INFO  : Context for 'APU' is selected.
10:38:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa'.
10:38:27 INFO  : 'configparams force-mem-access 1' command is executed.
10:38:27 INFO  : Context for 'APU' is selected.
10:38:27 INFO  : Sourcing of 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl' is done.
10:38:27 INFO  : 'ps7_init' command is executed.
10:38:27 INFO  : 'ps7_post_config' command is executed.
10:38:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:28 INFO  : The application 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:38:28 INFO  : 'configparams force-mem-access 0' command is executed.
10:38:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}
fpga -file C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf
configparams force-mem-access 0
----------------End of Script----------------

10:38:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:28 INFO  : 'con' command is executed.
10:38:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:38:28 INFO  : Launch script is exported to file 'C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\spg_ecu_bringup_system\_ide\scripts\debugger_spg_ecu_bringup-default.tcl'
10:42:27 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
10:42:32 INFO  : Disconnected from the channel tcfchan#8.
10:42:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:42:33 INFO  : Jtag cable 'Digilent Zybo 210279777768A' is selected.
10:42:33 INFO  : 'jtag frequency' command is executed.
10:42:33 INFO  : Context for 'APU' is selected.
10:42:33 INFO  : System reset is completed.
10:42:36 INFO  : 'after 3000' command is executed.
10:42:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}' command is executed.
10:42:38 INFO  : Device configured successfully with "C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit"
10:42:38 INFO  : Context for 'APU' is selected.
10:42:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa'.
10:42:38 INFO  : 'configparams force-mem-access 1' command is executed.
10:42:38 INFO  : Context for 'APU' is selected.
10:42:38 INFO  : Sourcing of 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl' is done.
10:42:38 INFO  : 'ps7_init' command is executed.
10:42:38 INFO  : 'ps7_post_config' command is executed.
10:42:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:38 INFO  : The application 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:42:38 INFO  : 'configparams force-mem-access 0' command is executed.
10:42:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}
fpga -file C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf
configparams force-mem-access 0
----------------End of Script----------------

10:42:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:38 INFO  : 'con' command is executed.
10:42:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:42:38 INFO  : Launch script is exported to file 'C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\spg_ecu_bringup_system\_ide\scripts\debugger_spg_ecu_bringup-default.tcl'
10:44:43 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
10:44:48 INFO  : Disconnected from the channel tcfchan#9.
10:44:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:44:49 INFO  : Jtag cable 'Digilent Zybo 210279777768A' is selected.
10:44:49 INFO  : 'jtag frequency' command is executed.
10:44:49 INFO  : Context for 'APU' is selected.
10:44:49 INFO  : System reset is completed.
10:44:52 INFO  : 'after 3000' command is executed.
10:44:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}' command is executed.
10:44:53 INFO  : Device configured successfully with "C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit"
10:44:53 INFO  : Context for 'APU' is selected.
10:44:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa'.
10:44:53 INFO  : 'configparams force-mem-access 1' command is executed.
10:44:53 INFO  : Context for 'APU' is selected.
10:44:53 INFO  : Sourcing of 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl' is done.
10:44:54 INFO  : 'ps7_init' command is executed.
10:44:54 INFO  : 'ps7_post_config' command is executed.
10:44:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:54 INFO  : The application 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:44:54 INFO  : 'configparams force-mem-access 0' command is executed.
10:44:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}
fpga -file C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf
configparams force-mem-access 0
----------------End of Script----------------

10:44:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:54 INFO  : 'con' command is executed.
10:44:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:44:54 INFO  : Launch script is exported to file 'C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\spg_ecu_bringup_system\_ide\scripts\debugger_spg_ecu_bringup-default.tcl'
10:47:05 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
10:47:12 INFO  : Disconnected from the channel tcfchan#10.
10:47:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:13 INFO  : Jtag cable 'Digilent Zybo 210279777768A' is selected.
10:47:13 INFO  : 'jtag frequency' command is executed.
10:47:13 INFO  : Context for 'APU' is selected.
10:47:13 INFO  : System reset is completed.
10:47:16 INFO  : 'after 3000' command is executed.
10:47:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}' command is executed.
10:47:17 INFO  : Device configured successfully with "C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit"
10:47:18 INFO  : Context for 'APU' is selected.
10:47:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa'.
10:47:18 INFO  : 'configparams force-mem-access 1' command is executed.
10:47:18 INFO  : Context for 'APU' is selected.
10:47:18 INFO  : Sourcing of 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl' is done.
10:47:18 INFO  : 'ps7_init' command is executed.
10:47:18 INFO  : 'ps7_post_config' command is executed.
10:47:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:18 INFO  : The application 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:47:18 INFO  : 'configparams force-mem-access 0' command is executed.
10:47:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}
fpga -file C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf
configparams force-mem-access 0
----------------End of Script----------------

10:47:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:18 INFO  : 'con' command is executed.
10:47:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:47:18 INFO  : Launch script is exported to file 'C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\spg_ecu_bringup_system\_ide\scripts\debugger_spg_ecu_bringup-default.tcl'
10:59:43 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
11:01:21 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
11:01:26 INFO  : Disconnected from the channel tcfchan#11.
11:01:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:27 INFO  : Jtag cable 'Digilent Zybo 210279777768A' is selected.
11:01:27 INFO  : 'jtag frequency' command is executed.
11:01:27 INFO  : Context for 'APU' is selected.
11:01:27 INFO  : System reset is completed.
11:01:30 INFO  : 'after 3000' command is executed.
11:01:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}' command is executed.
11:01:32 INFO  : Device configured successfully with "C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit"
11:01:32 INFO  : Context for 'APU' is selected.
11:01:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa'.
11:01:32 INFO  : 'configparams force-mem-access 1' command is executed.
11:01:32 INFO  : Context for 'APU' is selected.
11:01:32 INFO  : Sourcing of 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl' is done.
11:01:32 INFO  : 'ps7_init' command is executed.
11:01:32 INFO  : 'ps7_post_config' command is executed.
11:01:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:32 INFO  : The application 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:01:32 INFO  : 'configparams force-mem-access 0' command is executed.
11:01:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}
fpga -file C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf
configparams force-mem-access 0
----------------End of Script----------------

11:01:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:32 INFO  : 'con' command is executed.
11:01:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:01:32 INFO  : Launch script is exported to file 'C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\spg_ecu_bringup_system\_ide\scripts\debugger_spg_ecu_bringup-default.tcl'
11:05:32 INFO  : Checking for BSP changes to sync application flags for project 'spg_ecu_bringup'...
11:05:37 INFO  : Disconnected from the channel tcfchan#12.
11:05:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:39 INFO  : Jtag cable 'Digilent Zybo 210279777768A' is selected.
11:05:39 INFO  : 'jtag frequency' command is executed.
11:05:39 INFO  : Context for 'APU' is selected.
11:05:39 INFO  : System reset is completed.
11:05:42 INFO  : 'after 3000' command is executed.
11:05:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}' command is executed.
11:05:43 INFO  : Device configured successfully with "C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit"
11:05:43 INFO  : Context for 'APU' is selected.
11:05:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa'.
11:05:43 INFO  : 'configparams force-mem-access 1' command is executed.
11:05:43 INFO  : Context for 'APU' is selected.
11:05:43 INFO  : Sourcing of 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl' is done.
11:05:43 INFO  : 'ps7_init' command is executed.
11:05:43 INFO  : 'ps7_post_config' command is executed.
11:05:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:43 INFO  : The application 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:05:43 INFO  : 'configparams force-mem-access 0' command is executed.
11:05:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279777768A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279777768A-13722093-0"}
fpga -file C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_platform/export/spg_ecu_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu_bringup/Debug/spg_ecu_bringup.elf
configparams force-mem-access 0
----------------End of Script----------------

11:05:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:44 INFO  : 'con' command is executed.
11:05:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:05:44 INFO  : Launch script is exported to file 'C:\Users\SidRay\Documents\topper\projs\git\spg_ecu\spg_ecu_bringup_system\_ide\scripts\debugger_spg_ecu_bringup-default.tcl'
