// Seed: 2180684085
module module_0 (
    id_1
);
  input wire id_1;
  timeunit 1ps;
  logic id_2;
  wire  id_3;
endmodule : SymbolIdentifier
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout logic [7:0] id_4;
  inout tri id_3;
  input wire id_2;
  input wire id_1;
  assign id_4[1] = 1;
  assign id_3 = -1;
  logic id_5;
  id_6(
      id_5, 1
  );
  wire id_7;
  ;
  module_0 modCall_1 (id_1);
endmodule
module module_2 (
    input wor id_0
);
  logic id_2;
  module_0 modCall_1 (id_2);
endmodule
