-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.3d/815731 Production Release                     
-- Build Date:               Wed Apr 24 14:54:19 PDT 2019                        
                                                                                 
-- Generated by:             695r48@ecegrid-thin4.ecn.purdue.edu                 
-- Generated date:           Wed Nov 10 15:55:04 EST 2021                        

Solution Settings: fir.v13
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/fir_inc.h
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/fir.cpp
      $PROJECT_HOME/fir_inc.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /fir/core                         118      47         48           65  0          
    Design Total:                     118      47         48           65  0          
    
  Bill Of Materials (Datapath)
    Component Name                    Area Score Area(DSP) Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------- ---------- --------- ---------- ----- ---------- -----------
    [Lib: Altera_M10K]                                                                             
    M10K_DP(4,16,5,32,32,16)               0.000     0.000      0.000 2.500          0           1 
    M10K_DP_rwport(4,16,5,32,32,16)        0.000     0.000      0.000 2.500          2           0 
    [Lib: ccs_ioport]                                                                              
    ccs_in(2,16)                           0.000     0.000      0.000 0.000          1           1 
    ccs_out(3,16)                          0.000     0.000      0.000 0.000          1           1 
    [Lib: mgc_Altera-Cyclone-V-6_beh]                                                              
    mgc_add(1,0,1,0,2)                     2.500     0.000      2.500 0.914          0           2 
    mgc_add(2,0,1,0,2)                     3.000     0.000      3.000 1.227          2           0 
    mgc_add(2,0,1,0,3)                     3.000     0.000      3.000 1.227          0           1 
    mgc_add(2,0,2,1,3)                     3.000     0.000      3.000 1.291          1           0 
    mgc_add(3,0,1,0,4)                     3.500     0.000      3.500 1.410          0           1 
    mgc_add(3,0,2,1,4)                     3.500     0.000      3.500 1.474          1           0 
    mgc_add(30,0,30,0,30)                 17.000     0.000     17.000 2.548         13          11 
    mgc_add(5,0,1,0,5)                     4.500     0.000      4.500 1.642          0           7 
    mgc_add(5,0,1,0,6)                     4.500     0.000      4.500 1.642          0           1 
    mgc_add(5,0,1,1,5)                     4.500     0.000      4.500 1.642         13           5 
    mgc_add(5,0,2,1,5)                     4.500     0.000      4.500 1.652          7           0 
    mgc_add(5,0,2,1,6)                     4.500     0.000      4.500 1.706          1           0 
    mgc_and(1,2)                           0.354     0.000      0.354 1.279          0           6 
    mgc_and(1,3)                           0.559     0.000      0.559 1.279          0           6 
    mgc_and(1,4)                           0.764     0.000      0.764 1.279          0          12 
    mgc_and(1,5)                           0.969     0.000      0.969 1.279          0           2 
    mgc_and(1,6)                           1.174     0.000      1.174 1.496          0           5 
    mgc_and(16,2)                          5.670     0.000      5.670 1.279          0           1 
    mgc_and(2,2)                           0.709     0.000      0.709 1.279          0           1 
    mgc_and(30,2)                         10.631     0.000     10.631 1.279          0           1 
    mgc_and(5,2)                           1.772     0.000      1.772 1.279          1           1 
    mgc_mul(16,1,16,1,30)                310.000     1.000      0.000 4.600          1           7 
    mgc_mux(1,1,2)                         0.508     0.000      0.508 1.312          0           2 
    mgc_mux(16,1,2)                        8.135     0.000      8.135 1.312          0          14 
    mgc_mux(16,2,4)                       18.692     0.000     18.692 1.695          1           0 
    mgc_mux(16,3,8)                       39.806     0.000     39.806 2.078          5           2 
    mgc_mux(16,4,16)                      82.034     0.000     82.034 2.461          1           0 
    mgc_mux(16,5,32)                     166.490     0.000    166.490 2.844          6           1 
    mgc_mux(2,1,2)                         1.017     0.000      1.017 1.312          0           2 
    mgc_mux(3,1,2)                         1.525     0.000      1.525 1.312          0           1 
    mgc_mux(30,1,2)                       15.254     0.000     15.254 1.312          0           2 
    mgc_mux(4,1,2)                         2.034     0.000      2.034 1.312          0           1 
    mgc_mux(5,1,2)                         2.542     0.000      2.542 1.312          0           4 
    mgc_mux1hot(1,3)                       0.883     0.000      0.883 1.485          0           1 
    mgc_mux1hot(1,4)                       1.306     0.000      1.306 1.687          0           1 
    mgc_mux1hot(16,4)                     20.898     0.000     20.898 1.687          0           3 
    mgc_mux1hot(16,5)                     27.673     0.000     27.673 1.844          0           1 
    mgc_mux1hot(16,6)                     34.449     0.000     34.449 1.972          0           1 
    mgc_mux1hot(16,8)                     48.000     0.000     48.000 2.175          0           1 
    mgc_mux1hot(30,4)                     39.183     0.000     39.183 1.687          0           2 
    mgc_mux1hot(30,5)                     51.888     0.000     51.888 1.844          0           1 
    mgc_mux1hot(5,3)                       4.413     0.000      4.413 1.485          0           2 
    mgc_mux1hot(5,5)                       8.648     0.000      8.648 1.844          0           2 
    mgc_mux1hot(5,6)                      10.765     0.000     10.765 1.972          0           1 
    mgc_nand(1,5)                          0.969     0.000      0.969 1.279          0           1 
    mgc_nor(1,2)                           0.354     0.000      0.354 1.268          0          10 
    mgc_nor(1,3)                           0.559     0.000      0.559 1.268          0           8 
    mgc_nor(1,4)                           0.764     0.000      0.764 1.268          0           7 
    mgc_nor(1,5)                           0.969     0.000      0.969 1.268          0          10 
    mgc_nor(1,7)                           1.379     0.000      1.379 1.487          0           1 
    mgc_not(1)                             0.000     0.000      0.000 0.000          0          26 
    mgc_or(1,2)                            0.354     0.000      0.354 1.268          0          20 
    mgc_or(1,3)                            0.559     0.000      0.559 1.268          0           6 
    mgc_or(1,4)                            0.764     0.000      0.764 1.268          0           7 
    mgc_or(1,6)                            1.174     0.000      1.174 1.487          0           1 
    mgc_or(1,7)                            1.379     0.000      1.379 1.487          0           1 
    mgc_or(1,9)                            1.789     0.000      1.789 1.487          0           2 
    mgc_or(5,2)                            1.772     0.000      1.772 1.268         13           7 
    mgc_reg_pos(1,0,0,1,1,0,0)             0.000     0.000      0.000 0.000          0           5 
    mgc_reg_pos(1,0,0,1,1,1,1)             0.000     0.000      0.000 0.000          0           5 
    mgc_reg_pos(16,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0          15 
    mgc_reg_pos(2,0,0,1,1,1,1)             0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(30,0,0,1,1,0,0)            0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(30,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0           3 
    mgc_reg_pos(32,0,0,1,1,0,0)            0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(352,0,0,1,1,1,1)           0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(4,0,0,1,1,0,0)             0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(5,0,0,1,1,0,0)             0.000     0.000      0.000 0.000          0           2 
    mgc_reg_pos(5,0,0,1,1,1,1)             0.000     0.000      0.000 0.000          0           3 
    mgc_reg_pos(64,0,0,1,1,0,0)            0.000     0.000      0.000 0.000          0           1 
    [Lib: mgc_ioport]                                                                              
    mgc_in_wire(1,512)                     0.000     0.000      0.000 0.000          1           1 
    mgc_io_sync(0)                         0.000     0.000      0.000 0.000          3           3 
                                                                                                   
    TOTAL AREA (After Assignment):      3277.402     7.000   1107.000                              
    
  C++ to RTL Interface Mappings
    C++ Field      RTL Range           RTL Range Expression             Expression Limits 
    -------------- ------------------- -------------------------------- -----------------
    /fir/coeffs[M] coeffs_rsc_z[511:0] coeffs_rsc_z[(M)*16+16-1:(M)*16] M<32              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   1961.5          5275.9          3277.4        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           1961.5 (100%)   5275.9 (100%)   3277.4 (100%) 
      MUX:              1298.7  (66%)   1155.9  (22%)    749.4  (23%) 
      FUNC:              638.0  (33%)   4013.0  (76%)   2427.0  (74%) 
      LOGIC:              24.8   (1%)    107.0   (2%)    101.0   (3%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             0.0             0.0        
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             0.0             0.0        
                                                                      
    
  Register-to-Variable Mappings
    Register                                   Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------------------ ---------- -------------- ----------- -----------------------------------------------------
    MAC:io_read(coeffs:rsc.@).cse.sva(479:128)        352         Y           Y      MAC:io_read(coeffs:rsc.@).cse.sva(479:128)            
    MAC:io_read(coeffs:rsc.@).cse.sva(127:64)          64                            MAC:io_read(coeffs:rsc.@).cse.sva(127:64)             
    MAC:io_read(coeffs:rsc.@).cse.sva(511:480)         32                            MAC:io_read(coeffs:rsc.@).cse.sva(511:480)            
    MAC-10:mul.itm                                     30         Y           Y      MAC-10:mul.itm                                        
                                                                                     MAC-12:mul.itm                                        
                                                                                     MAC-5:mul.itm                                         
                                                                                     MAC:acc#10.itm                                        
    MAC-2:mul.itm                                      30                            MAC-2:mul.itm                                         
                                                                                     MAC-4:mul.itm                                         
                                                                                     MAC:acc#11.itm                                        
                                                                                     MAC:acc#13.itm                                        
                                                                                     MAC:acc#7.itm                                         
    MAC-8:mul.itm                                      30         Y           Y      MAC-8:mul.itm                                         
                                                                                     MAC:acc#12.itm                                        
                                                                                     MAC:acc#6.itm                                         
                                                                                     MAC:acc#8.itm                                         
    MAC:acc#14.itm                                     30         Y           Y      MAC:acc#14.itm                                        
                                                                                     MAC:acc#16.itm                                        
                                                                                     acc(32:3)#1.sva                                       
    MAC:mux#13.itm                                     16         Y           Y      MAC:mux#13.itm                                        
                                                                                     MAC:mux#16.itm                                        
                                                                                     MAC:slc(regs:rsci.qa_d)(15-0)#6.itm                   
                                                                                     MAC:slc(regs:rsci.qa_d)(31-16)#1.itm                  
    MAC:mux#14.itm                                     16         Y           Y      MAC:mux#14.itm                                        
                                                                                     MAC:slc(regs:rsci.qa_d)(31-16)#4.itm                  
    MAC:mux#15.itm                                     16         Y           Y      MAC:mux#15.itm                                        
                                                                                     MAC:slc(regs:rsci.qa_d)(31-16)#3.itm                  
    MAC:mux#17.itm                                     16         Y           Y      MAC:mux#17.itm                                        
                                                                                     MAC:slc(regs:rsci.qa_d)(31-16)#5.itm                  
    MAC:mux#18.itm                                     16         Y           Y      MAC:mux#18.itm                                        
    MAC:mux#19.itm                                     16         Y           Y      MAC:mux#19.itm                                        
    MAC:mux#20.itm                                     16         Y           Y      MAC:mux#20.itm                                        
    MAC:mux#21.itm                                     16         Y           Y      MAC:mux#21.itm                                        
                                                                                     MAC:mux.itm                                           
    MAC:mux#22.itm                                     16         Y           Y      MAC:mux#22.itm                                        
    MAC:mux#23.itm                                     16         Y           Y      MAC:mux#23.itm                                        
    MAC:mux#24.itm                                     16         Y           Y      MAC:mux#24.itm                                        
    MAC:slc(regs:rsci.qa_d)(15-0)#1.itm                16         Y           Y      MAC:slc(regs:rsci.qa_d)(15-0)#1.itm                   
                                                                                     MAC:slc(regs:rsci.qa_d)(15-0)#3.itm                   
    MAC:slc(regs:rsci.qa_d)(15-0)#2.itm                16         Y           Y      MAC:slc(regs:rsci.qa_d)(15-0)#2.itm                   
                                                                                     MAC:slc(regs:rsci.qa_d)(15-0)#5.itm                   
                                                                                     MAC:slc(regs:rsci.qa_d)(31-16)#2.itm                  
    MAC:slc(regs:rsci.qa_d)(15-0)#4.itm                16         Y           Y      MAC:slc(regs:rsci.qa_d)(15-0)#4.itm                   
                                                                                     MAC:slc(regs:rsci.qa_d)(15-0).itm                     
    out1:rsci.idat                                     16         Y           Y      out1:rsci.idat                                        
    regs:acc.itm                                        5         Y           Y      regs:acc.itm                                          
                                                                                     regs:vinit.ndx(4:0).sva                               
                                                                                     rptr(4:0).sva                                         
    wptr(4:0)#1.sva                                     5                            wptr(4:0)#1.sva                                       
                                                                                     wptr(4:0)#11.lpi#2.dfm                                
                                                                                     wptr(4:0)#6.lpi#2.dfm                                 
                                                                                     wptr(4:0)#7.lpi#2.dfm                                 
                                                                                     MAC:MAC:or#12.itm                                     
    wptr(4:0)#1.sva#2                                   5                            wptr(4:0)#1.sva#2                                     
                                                                                     wptr(4:0)#4.sva#1                                     
                                                                                     wptr(4:0)#9.sva#1                                     
                                                                                     wptr(4:0)#9.lpi#2.dfm                                 
    wptr(4:0)#12.lpi#2.dfm                              5         Y           Y      wptr(4:0)#12.lpi#2.dfm                                
                                                                                     wptr(4:0)#3.lpi#2.dfm                                 
                                                                                     wptr(4:0)#8.lpi#2.dfm                                 
    wptr(4:0).lpi#2.dfm                                 5         Y           Y      wptr(4:0).lpi#2.dfm                                   
    reg(MAC-10:acc#2.psp).ftd#1                         4                            reg(MAC-10:acc#2.psp).ftd#1                           
    MAC:acc#5.itm                                       2         Y           Y      MAC:acc#5.itm                                         
                                                                                     MAC:i(1:0).sva                                        
                                                                                     MAC:acc#3.psp.sva                                     
    MAC:MAC:nor#14.itm                                  1                            MAC:MAC:nor#14.itm                                    
                                                                                     MAC:MAC:nor#17.itm                                    
                                                                                     MAC:MAC:nor#19.itm                                    
                                                                                     MAC:MAC:nor#22.itm                                    
                                                                                     MAC:MAC:nor#24.itm                                    
                                                                                     nand.itm                                              
    MAC:i(2).sva                                        1         Y           Y      MAC:i(2).sva                                          
    MAC:i(3).sva                                        1                            MAC:i(3).sva                                          
    MAC:i(4).sva                                        1         Y           Y      MAC:i(4).sva                                          
    reg(MAC-10:acc#2.psp).ftd                           1         Y           Y      reg(MAC-10:acc#2.psp).ftd                             
    reg(MAC:acc.psp).ftd                                1                            reg(MAC:acc.psp).ftd                                  
    reg(MAC:acc.psp).ftd#1                              1         Y           Y      reg(MAC:acc.psp).ftd#1                                
    reg(MAC:i(5:0)#7).ftd                               1         Y           Y      reg(MAC:i(5:0)#7).ftd                                 
    reg(out1:rsc.triosy:obj.ld).cse                     1                            reg(out1:rsc.triosy:obj.ld).cse                       
    regs:regs:nor.itm                                   1                            regs:regs:nor.itm                                     
                                                                                                                                           
    Total:                                            849            704         704 (Total Gating Ratio: 0.83, CG Opt Gating Ratio: 0.83) 
    
  Timing Report
    Critical Path
      Max Delay:  11.569762
      Slack:      -1.5697620000000008
      
      Path                                        Startpoint                 Endpoint                    Delay   Slack   
      ------------------------------------------- -------------------------- --------------------------- ------- -------
      1                                           fir:core/reg(wptr(4:0)#1)  fir:core/reg(wptr(4:0)#1)#1 11.5698 -1.5698 
                                                                                                                         
        Instance                                  Component                                              Delta   Delay   
        --------                                  ---------                                              -----   -----   
        fir:core/reg(wptr(4:0)#1)                 mgc_reg_pos_5_0_0_1_1_0_0                              0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                         0.0000  0.0000  
        fir:core/MAC-6:else:acc                   mgc_addc_5_0_1_1_5                                     1.6417  1.6417  
        fir:core/MAC-6:else:acc.tmp                                                                      0.0000  1.6417  
        fir:core/MAC:MAC:or                       mgc_or_5_2                                             1.2679  2.9096  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                 0.0000  2.9096  
        fir:core/regs:mux1h#6                     mgc_mux1hot_5_3                                        1.4848  4.3943  
        fir:core/regs:mux1h#6.itm                                                                        0.0000  4.3943  
        fir:core/MAC-12:else:acc:rg               mgc_addc_5_0_1_1_5                                     1.6417  6.0360  
        fir:core/z.out                                                                                   0.0000  6.0360  
        fir:core/MAC:MAC:or#1                     mgc_or_5_2                                             1.2679  7.3039  
        fir:core/wptr(4:0)#3.lpi#2.dfm#1                                                                 0.0000  7.3039  
        fir:core/MAC:else:mux                     mgc_mux_5_1_2                                          1.3121  8.6160  
        fir:core/MAC:else:mux.itm                                                                        0.0000  8.6160  
        fir:core/MAC-13:else:acc:rg               mgc_addc_5_0_1_1_5                                     1.6417  10.2577 
        fir:core/z.out#1                                                                                 0.0000  10.2577 
        fir:core/wptr:wptr:mux                    mgc_mux_5_1_2                                          1.3121  11.5698 
        fir:core/wptr:wptr:mux.itm                                                                       0.0000  11.5698 
        fir:core/reg(wptr(4:0)#1)#1               mgc_reg_pos_5_0_0_1_1_0_0                              0.0000  11.5698 
                                                                                                                         
      2                                           fir:core/reg(wptr(4:0)#1)  fir:core/reg(wptr(4:0)#1)#1 11.5698 -1.5698 
                                                                                                                         
        Instance                                  Component                                              Delta   Delay   
        --------                                  ---------                                              -----   -----   
        fir:core/reg(wptr(4:0)#1)                 mgc_reg_pos_5_0_0_1_1_0_0                              0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                         0.0000  0.0000  
        fir:core/MAC-6:else:acc                   mgc_addc_5_0_1_1_5                                     1.6417  1.6417  
        fir:core/MAC-6:else:acc.tmp                                                                      0.0000  1.6417  
        fir:core/MAC:MAC:or                       mgc_or_5_2                                             1.2679  2.9096  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                 0.0000  2.9096  
        fir:core/regs:mux1h#6                     mgc_mux1hot_5_3                                        1.4848  4.3943  
        fir:core/regs:mux1h#6.itm                                                                        0.0000  4.3943  
        fir:core/MAC-12:else:acc:rg               mgc_addc_5_0_1_1_5                                     1.6417  6.0360  
        fir:core/z.out                                                                                   0.0000  6.0360  
        fir:core/MAC:MAC:or#11                    mgc_or_5_2                                             1.2679  7.3039  
        fir:core/wptr(4:0).lpi#2.dfm:mx0w1                                                               0.0000  7.3039  
        fir:core/MAC:else:mux                     mgc_mux_5_1_2                                          1.3121  8.6160  
        fir:core/MAC:else:mux.itm                                                                        0.0000  8.6160  
        fir:core/MAC-13:else:acc:rg               mgc_addc_5_0_1_1_5                                     1.6417  10.2577 
        fir:core/z.out#1                                                                                 0.0000  10.2577 
        fir:core/wptr:wptr:mux                    mgc_mux_5_1_2                                          1.3121  11.5698 
        fir:core/wptr:wptr:mux.itm                                                                       0.0000  11.5698 
        fir:core/reg(wptr(4:0)#1)#1               mgc_reg_pos_5_0_0_1_1_0_0                              0.0000  11.5698 
                                                                                                                         
      3                                           fir:core/reg(wptr(4:0)#1)  fir:core/reg(wptr(4:0)#1)#1 11.5698 -1.5698 
                                                                                                                         
        Instance                                  Component                                              Delta   Delay   
        --------                                  ---------                                              -----   -----   
        fir:core/reg(wptr(4:0)#1)                 mgc_reg_pos_5_0_0_1_1_0_0                              0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                         0.0000  0.0000  
        fir:core/MAC-6:else:acc                   mgc_addc_5_0_1_1_5                                     1.6417  1.6417  
        fir:core/MAC-6:else:acc.tmp                                                                      0.0000  1.6417  
        fir:core/MAC:MAC:or#10                    mgc_or_5_2                                             1.2679  2.9096  
        fir:core/wptr(4:0)#12.lpi#2.dfm:mx0w2                                                            0.0000  2.9096  
        fir:core/regs:mux1h#6                     mgc_mux1hot_5_3                                        1.4848  4.3943  
        fir:core/regs:mux1h#6.itm                                                                        0.0000  4.3943  
        fir:core/MAC-12:else:acc:rg               mgc_addc_5_0_1_1_5                                     1.6417  6.0360  
        fir:core/z.out                                                                                   0.0000  6.0360  
        fir:core/MAC:MAC:or#11                    mgc_or_5_2                                             1.2679  7.3039  
        fir:core/wptr(4:0).lpi#2.dfm:mx0w1                                                               0.0000  7.3039  
        fir:core/MAC:else:mux                     mgc_mux_5_1_2                                          1.3121  8.6160  
        fir:core/MAC:else:mux.itm                                                                        0.0000  8.6160  
        fir:core/MAC-13:else:acc:rg               mgc_addc_5_0_1_1_5                                     1.6417  10.2577 
        fir:core/z.out#1                                                                                 0.0000  10.2577 
        fir:core/wptr:wptr:mux                    mgc_mux_5_1_2                                          1.3121  11.5698 
        fir:core/wptr:wptr:mux.itm                                                                       0.0000  11.5698 
        fir:core/reg(wptr(4:0)#1)#1               mgc_reg_pos_5_0_0_1_1_0_0                              0.0000  11.5698 
                                                                                                                         
      4                                           fir:core/reg(wptr(4:0)#1)  fir:core/reg(wptr(4:0)#1)#1 11.1960 -1.1960 
                                                                                                                         
        Instance                                  Component                                              Delta   Delay   
        --------                                  ---------                                              -----   -----   
        fir:core/reg(wptr(4:0)#1)                 mgc_reg_pos_5_0_0_1_1_0_0                              0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                         0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(4)                                                            0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(4).itm                                                        0.0000  0.0000  
        fir:core/MAC:MAC:nor                      mgc_nor_1_5                                            1.2679  1.2679  
        fir:core/MAC:MAC:nor.itm                                                                         0.0000  1.2679  
        fir:core/MAC:exs#5                                                                               0.0000  1.2679  
        fir:core/MAC:exs#5.itm                                                                           0.0000  1.2679  
        fir:core/MAC:MAC:or                       mgc_or_5_2                                             1.2679  2.5358  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                 0.0000  2.5358  
        fir:core/regs:mux1h#6                     mgc_mux1hot_5_3                                        1.4848  4.0206  
        fir:core/regs:mux1h#6.itm                                                                        0.0000  4.0206  
        fir:core/MAC-12:else:acc:rg               mgc_addc_5_0_1_1_5                                     1.6417  5.6622  
        fir:core/z.out                                                                                   0.0000  5.6622  
        fir:core/MAC:MAC:or#11                    mgc_or_5_2                                             1.2679  6.9301  
        fir:core/wptr(4:0).lpi#2.dfm:mx0w1                                                               0.0000  6.9301  
        fir:core/MAC:else:mux                     mgc_mux_5_1_2                                          1.3121  8.2422  
        fir:core/MAC:else:mux.itm                                                                        0.0000  8.2422  
        fir:core/MAC-13:else:acc:rg               mgc_addc_5_0_1_1_5                                     1.6417  9.8839  
        fir:core/z.out#1                                                                                 0.0000  9.8839  
        fir:core/wptr:wptr:mux                    mgc_mux_5_1_2                                          1.3121  11.1960 
        fir:core/wptr:wptr:mux.itm                                                                       0.0000  11.1960 
        fir:core/reg(wptr(4:0)#1)#1               mgc_reg_pos_5_0_0_1_1_0_0                              0.0000  11.1960 
                                                                                                                         
      5                                           fir:core/reg(wptr(4:0)#1)  fir:core/reg(wptr(4:0)#1)#1 11.1960 -1.1960 
                                                                                                                         
        Instance                                  Component                                              Delta   Delay   
        --------                                  ---------                                              -----   -----   
        fir:core/reg(wptr(4:0)#1)                 mgc_reg_pos_5_0_0_1_1_0_0                              0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                         0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(3)                                                            0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(3).itm                                                        0.0000  0.0000  
        fir:core/MAC:MAC:nor                      mgc_nor_1_5                                            1.2679  1.2679  
        fir:core/MAC:MAC:nor.itm                                                                         0.0000  1.2679  
        fir:core/MAC:exs#5                                                                               0.0000  1.2679  
        fir:core/MAC:exs#5.itm                                                                           0.0000  1.2679  
        fir:core/MAC:MAC:or                       mgc_or_5_2                                             1.2679  2.5358  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                 0.0000  2.5358  
        fir:core/regs:mux1h#6                     mgc_mux1hot_5_3                                        1.4848  4.0206  
        fir:core/regs:mux1h#6.itm                                                                        0.0000  4.0206  
        fir:core/MAC-12:else:acc:rg               mgc_addc_5_0_1_1_5                                     1.6417  5.6622  
        fir:core/z.out                                                                                   0.0000  5.6622  
        fir:core/MAC:MAC:or#11                    mgc_or_5_2                                             1.2679  6.9301  
        fir:core/wptr(4:0).lpi#2.dfm:mx0w1                                                               0.0000  6.9301  
        fir:core/MAC:else:mux                     mgc_mux_5_1_2                                          1.3121  8.2422  
        fir:core/MAC:else:mux.itm                                                                        0.0000  8.2422  
        fir:core/MAC-13:else:acc:rg               mgc_addc_5_0_1_1_5                                     1.6417  9.8839  
        fir:core/z.out#1                                                                                 0.0000  9.8839  
        fir:core/wptr:wptr:mux                    mgc_mux_5_1_2                                          1.3121  11.1960 
        fir:core/wptr:wptr:mux.itm                                                                       0.0000  11.1960 
        fir:core/reg(wptr(4:0)#1)#1               mgc_reg_pos_5_0_0_1_1_0_0                              0.0000  11.1960 
                                                                                                                         
      6                                           fir:core/reg(wptr(4:0)#1)  fir:core/reg(wptr(4:0)#1)#1 11.1960 -1.1960 
                                                                                                                         
        Instance                                  Component                                              Delta   Delay   
        --------                                  ---------                                              -----   -----   
        fir:core/reg(wptr(4:0)#1)                 mgc_reg_pos_5_0_0_1_1_0_0                              0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                         0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(2)                                                            0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(2).itm                                                        0.0000  0.0000  
        fir:core/MAC:MAC:nor                      mgc_nor_1_5                                            1.2679  1.2679  
        fir:core/MAC:MAC:nor.itm                                                                         0.0000  1.2679  
        fir:core/MAC:exs#5                                                                               0.0000  1.2679  
        fir:core/MAC:exs#5.itm                                                                           0.0000  1.2679  
        fir:core/MAC:MAC:or                       mgc_or_5_2                                             1.2679  2.5358  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                 0.0000  2.5358  
        fir:core/regs:mux1h#6                     mgc_mux1hot_5_3                                        1.4848  4.0206  
        fir:core/regs:mux1h#6.itm                                                                        0.0000  4.0206  
        fir:core/MAC-12:else:acc:rg               mgc_addc_5_0_1_1_5                                     1.6417  5.6622  
        fir:core/z.out                                                                                   0.0000  5.6622  
        fir:core/MAC:MAC:or#11                    mgc_or_5_2                                             1.2679  6.9301  
        fir:core/wptr(4:0).lpi#2.dfm:mx0w1                                                               0.0000  6.9301  
        fir:core/MAC:else:mux                     mgc_mux_5_1_2                                          1.3121  8.2422  
        fir:core/MAC:else:mux.itm                                                                        0.0000  8.2422  
        fir:core/MAC-13:else:acc:rg               mgc_addc_5_0_1_1_5                                     1.6417  9.8839  
        fir:core/z.out#1                                                                                 0.0000  9.8839  
        fir:core/wptr:wptr:mux                    mgc_mux_5_1_2                                          1.3121  11.1960 
        fir:core/wptr:wptr:mux.itm                                                                       0.0000  11.1960 
        fir:core/reg(wptr(4:0)#1)#1               mgc_reg_pos_5_0_0_1_1_0_0                              0.0000  11.1960 
                                                                                                                         
      7                                           fir:core/reg(wptr(4:0)#1)  fir:core/reg(wptr(4:0)#1)#1 11.1960 -1.1960 
                                                                                                                         
        Instance                                  Component                                              Delta   Delay   
        --------                                  ---------                                              -----   -----   
        fir:core/reg(wptr(4:0)#1)                 mgc_reg_pos_5_0_0_1_1_0_0                              0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                         0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(1)                                                            0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(1).itm                                                        0.0000  0.0000  
        fir:core/MAC:MAC:nor                      mgc_nor_1_5                                            1.2679  1.2679  
        fir:core/MAC:MAC:nor.itm                                                                         0.0000  1.2679  
        fir:core/MAC:exs#5                                                                               0.0000  1.2679  
        fir:core/MAC:exs#5.itm                                                                           0.0000  1.2679  
        fir:core/MAC:MAC:or                       mgc_or_5_2                                             1.2679  2.5358  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                 0.0000  2.5358  
        fir:core/regs:mux1h#6                     mgc_mux1hot_5_3                                        1.4848  4.0206  
        fir:core/regs:mux1h#6.itm                                                                        0.0000  4.0206  
        fir:core/MAC-12:else:acc:rg               mgc_addc_5_0_1_1_5                                     1.6417  5.6622  
        fir:core/z.out                                                                                   0.0000  5.6622  
        fir:core/MAC:MAC:or#11                    mgc_or_5_2                                             1.2679  6.9301  
        fir:core/wptr(4:0).lpi#2.dfm:mx0w1                                                               0.0000  6.9301  
        fir:core/MAC:else:mux                     mgc_mux_5_1_2                                          1.3121  8.2422  
        fir:core/MAC:else:mux.itm                                                                        0.0000  8.2422  
        fir:core/MAC-13:else:acc:rg               mgc_addc_5_0_1_1_5                                     1.6417  9.8839  
        fir:core/z.out#1                                                                                 0.0000  9.8839  
        fir:core/wptr:wptr:mux                    mgc_mux_5_1_2                                          1.3121  11.1960 
        fir:core/wptr:wptr:mux.itm                                                                       0.0000  11.1960 
        fir:core/reg(wptr(4:0)#1)#1               mgc_reg_pos_5_0_0_1_1_0_0                              0.0000  11.1960 
                                                                                                                         
      8                                           fir:core/reg(wptr(4:0)#1)  fir:core/reg(wptr(4:0)#1)#1 11.1960 -1.1960 
                                                                                                                         
        Instance                                  Component                                              Delta   Delay   
        --------                                  ---------                                              -----   -----   
        fir:core/reg(wptr(4:0)#1)                 mgc_reg_pos_5_0_0_1_1_0_0                              0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                         0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(0)                                                            0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(0).itm                                                        0.0000  0.0000  
        fir:core/MAC:MAC:nor                      mgc_nor_1_5                                            1.2679  1.2679  
        fir:core/MAC:MAC:nor.itm                                                                         0.0000  1.2679  
        fir:core/MAC:exs#5                                                                               0.0000  1.2679  
        fir:core/MAC:exs#5.itm                                                                           0.0000  1.2679  
        fir:core/MAC:MAC:or                       mgc_or_5_2                                             1.2679  2.5358  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                 0.0000  2.5358  
        fir:core/regs:mux1h#6                     mgc_mux1hot_5_3                                        1.4848  4.0206  
        fir:core/regs:mux1h#6.itm                                                                        0.0000  4.0206  
        fir:core/MAC-12:else:acc:rg               mgc_addc_5_0_1_1_5                                     1.6417  5.6622  
        fir:core/z.out                                                                                   0.0000  5.6622  
        fir:core/MAC:MAC:or#11                    mgc_or_5_2                                             1.2679  6.9301  
        fir:core/wptr(4:0).lpi#2.dfm:mx0w1                                                               0.0000  6.9301  
        fir:core/MAC:else:mux                     mgc_mux_5_1_2                                          1.3121  8.2422  
        fir:core/MAC:else:mux.itm                                                                        0.0000  8.2422  
        fir:core/MAC-13:else:acc:rg               mgc_addc_5_0_1_1_5                                     1.6417  9.8839  
        fir:core/z.out#1                                                                                 0.0000  9.8839  
        fir:core/wptr:wptr:mux                    mgc_mux_5_1_2                                          1.3121  11.1960 
        fir:core/wptr:wptr:mux.itm                                                                       0.0000  11.1960 
        fir:core/reg(wptr(4:0)#1)#1               mgc_reg_pos_5_0_0_1_1_0_0                              0.0000  11.1960 
                                                                                                                         
      9                                           fir:core/reg(MAC:mux#14)   fir:core/reg(MAC-2:mul)     10.3047 -0.3047 
                                                                                                                         
        Instance                                  Component                                              Delta   Delay   
        --------                                  ---------                                              -----   -----   
        fir:core/reg(MAC:mux#14)                  mgc_reg_pos_16_0_0_1_1_1_1                             0.0000  0.0000  
        fir:core/MAC:mux#14.itm                                                                          0.0000  0.0000  
        fir:core/MAC:mux#38                       mgc_mux_16_1_2                                         1.3121  1.3121  
        fir:core/MAC:mux#38.itm                                                                          0.0000  1.3121  
        fir:core/MAC-13:mul:rg                    mgc_mul_16_1_16_1_30                                   4.6000  5.9121  
        fir:core/z.out#6                                                                                 0.0000  5.9121  
        fir:core/MAC:acc#7                        mgc_addc_30_0_30_0_30                                  2.5484  8.4605  
        fir:core/MAC:acc#7.itm                                                                           0.0000  8.4605  
        fir:core/MAC:mux1h#24                     mgc_mux1hot_30_5                                       1.8441  10.3047 
        fir:core/MAC:mux1h#24.itm                                                                        0.0000  10.3047 
        fir:core/reg(MAC-2:mul)                   mgc_reg_pos_30_0_0_1_1_0_0                             0.0000  10.3047 
                                                                                                                         
      10                                          fir:core/reg(MAC:mux#14)   fir:core/reg(MAC-2:mul)     10.3047 -0.3047 
                                                                                                                         
        Instance                                  Component                                              Delta   Delay   
        --------                                  ---------                                              -----   -----   
        fir:core/reg(MAC:mux#14)                  mgc_reg_pos_16_0_0_1_1_1_1                             0.0000  0.0000  
        fir:core/MAC:mux#14.itm                                                                          0.0000  0.0000  
        fir:core/MAC:mux#39                       mgc_mux_16_1_2                                         1.3121  1.3121  
        fir:core/MAC:mux#39.itm                                                                          0.0000  1.3121  
        fir:core/MAC-11:mul:rg                    mgc_mul_16_1_16_1_30                                   4.6000  5.9121  
        fir:core/z.out#7                                                                                 0.0000  5.9121  
        fir:core/MAC:acc#13                       mgc_addc_30_0_30_0_30                                  2.5484  8.4605  
        fir:core/MAC:acc#13.itm                                                                          0.0000  8.4605  
        fir:core/MAC:mux1h#24                     mgc_mux1hot_30_5                                       1.8441  10.3047 
        fir:core/MAC:mux1h#24.itm                                                                        0.0000  10.3047 
        fir:core/reg(MAC-2:mul)                   mgc_reg_pos_30_0_0_1_1_0_0                             0.0000  10.3047 
                                                                                                                         
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                      Port                                      Slack (Delay) Messages                
      --------------------------------------------- --------------------------------------- ------- ------- -----------------------
      fir:core/reg(out1:rsc.triosy:obj.ld)          reg(out1:out1:and.cse                    8.7210  1.2790                         
      fir:core/reg(out1:rsci.idat)                  acc:slc(acc(32:3)#7.sva#1)(29-14).itm    4.9031  5.0969                         
      fir:core/reg(regs:acc)                        and.itm                                  1.3729  8.6271                         
      fir:core/reg(regs:regs:nor)                   regs:regs:nor.itm#2                      8.7321  1.2679                         
      fir:core/reg(wptr(4:0)#1)                     regs:mux1h#4.itm                         1.0689  8.9311                         
      fir:core/reg(MAC:i(4))                        MAC:i:MAC:i:MAC:i:and#1.itm              8.7210  1.2790                         
      fir:core/reg(MAC:i(3))                        slc(fsm_output)(19)#4.itm               10.0000  0.0000                         
      fir:core/reg(MAC:i(2))                        MAC:i:MAC:i:MAC:i:and.itm                8.7210  1.2790                         
      fir:core/reg(MAC:acc#14)                      MAC:asn(MAC:acc#14.itm:acc:and.itm      -0.2364 10.2364 (clock period exceeded) 
      fir:core/reg(MAC:acc#5)                       MAC:asn(MAC:acc#5.itm:MAC:i:and.itm      1.8011  8.1989                         
      fir:core/reg(MAC:mux#14)                      MAC:mux1h#6.itm                          2.4827  7.5173                         
      fir:core/reg(MAC:mux#15)                      MAC:mux1h#8.itm                          0.8410  9.1590                         
      fir:core/reg(MAC:io_read(coeffs:rsc.@))       coeffs:slc(coeffs:rsci.d)(511-64)#1.itm 10.0000  0.0000                         
      fir:core/reg(MAC:io_read(coeffs:rsc.@))#1     coeffs:slc(coeffs:rsci.d)(511-64)#2.itm 10.0000  0.0000                         
      fir:core/reg(MAC:io_read(coeffs:rsc.@))#2     coeffs:slc(coeffs:rsci.d)(511-64).itm   10.0000  0.0000                         
      fir:core/reg(MAC:mux#13)                      MAC:mux1h#11.itm                         3.6367  6.3633                         
      fir:core/reg(MAC:MAC:nor#14)                  MAC:mux1h#14.itm                        -0.2589 10.2589 (clock period exceeded) 
      fir:core/reg(wptr(4:0)#1)#1                   wptr:wptr:mux.itm                       -1.5698 11.5698 (clock period exceeded) 
      fir:core/reg(wptr(4:0)#12.lpi#2.dfm)          wptr:mux1h#5.itm                         1.2113  8.7887                         
      fir:core/reg(MAC:mux#21)                      MAC:mux1h#21.itm                         5.3117  4.6883                         
      fir:core/reg(MAC:mux#17)                      MAC:mux1h#23.itm                         4.1243  5.8757                         
      fir:core/reg(MAC-2:mul)                       MAC:mux1h#24.itm                        -0.3047 10.3047 (clock period exceeded) 
      fir:core/reg(MAC:mux#20)                      z.out#9                                  1.9163  8.0837                         
      fir:core/reg(MAC:mux#19)                      MAC:MAC:MAC:mux.itm                      3.6163  6.3837                         
      fir:core/reg(MAC:mux#18)                      z.out#10                                 3.3264  6.6736                         
      fir:core/reg(MAC:slc(regs:rsci.qa_d)(15-0)#4) MAC:slc(regs:rsci.qa_d)(15-0)#8.itm      7.5000  2.5000                         
      fir:core/reg(MAC:slc(regs:rsci.qa_d)(15-0)#1) MAC:slc(regs:rsci.qa_d)(15-0)#9.itm      7.5000  2.5000                         
      fir:core/reg(MAC:mux#24)                      MAC:MAC:mux1h.itm                        1.3000  8.7000                         
      fir:core/reg(MAC:mux#23)                      z.out#10                                 3.3264  6.6736                         
      fir:core/reg(MAC:mux#22)                      z.out#9                                  1.9163  8.0837                         
      fir:core/reg(MAC-8:mul)                       MAC:mux1h#41.itm                        -0.1477 10.1477 (clock period exceeded) 
      fir:core/reg(MAC:slc(regs:rsci.qa_d)(15-0)#2) MAC:MAC:mux#1.itm                        6.1879  3.8121                         
      fir:core/reg(MAC-10:mul)                      MAC:mux1h#44.itm                        -0.0993 10.0993 (clock period exceeded) 
      fir:core/reg(wptr(4:0).lpi#2.dfm)             wptr(4:0).lpi#2.dfm:mx0w1               -1.5698 11.5698 (clock period exceeded) 
      fir:core/reg(MAC-10:acc#2.psp)                MAC:mux1h#18.itm                         1.2657  8.7343                         
      fir:core/reg(MAC-10:acc#2.psp)#1              MAC:MAC:mux.itm                          1.4384  8.5616                         
      fir:core/reg(MAC:i(5:0)#7)                    MAC:slc(MAC-6:acc#2.tmp)(5-4).itm        6.7167  3.2833                         
      fir:core/reg(MAC:acc.psp)                     MAC:slc(MAC:acc.psp.sva#1)(3-2)#3.itm    5.3065  4.6935                         
      fir:core/reg(MAC:acc.psp)#1                   MAC:mux#26.itm                           3.9944  6.0056                         
      fir                                           coeffs:rsc.triosy.lz                    10.0000  0.0000                         
      fir                                           in1:rsc.triosy.lz                       10.0000  0.0000                         
      fir                                           out1:rsc.dat                            10.0000  0.0000                         
      fir                                           out1:rsc.triosy.lz                      10.0000  0.0000                         
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                    6     1 
    -                    5    12 
    -                    4     1 
    -                   30    11 
    -                    3     1 
    -                    2     2 
    and                          
    -                    5     1 
    -                   30     1 
    -                    2     1 
    -                   16     1 
    -                    1    31 
    mul                          
    -                   30     7 
    mux                          
    -                    5     4 
    -                    4     1 
    -                   30     2 
    -                    3     1 
    -                    2     2 
    -                   16    17 
    -                    1     2 
    mux1h                        
    -                    5     5 
    -                   30     3 
    -                   16     6 
    -                    1     2 
    nand                         
    -                    1     1 
    nor                          
    -                    1    36 
    not                          
    -                    1    26 
    or                           
    -                    5     7 
    -                    1    37 
    read_port                    
    -                  512     1 
    -                   16     1 
    read_ram                     
    -                   16     1 
    read_sync                    
    -                    0     3 
    reg                          
    -                   64     1 
    -                    5     5 
    -                    4     1 
    -                  352     1 
    -                   32     1 
    -                   30     4 
    -                    2     1 
    -                   16    15 
    -                    1    10 
    write_port                   
    -                    0     1 
    
  End of Report
