// Seed: 4186247189
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input wire id_2,
    input supply0 id_3,
    input supply1 id_4,
    output tri0 id_5,
    input tri0 id_6,
    input tri1 id_7,
    output wire id_8
);
  assign id_5 = id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd23,
    parameter id_5 = 32'd67
) (
    input supply1 id_0,
    input wire id_1,
    input wire id_2,
    input tri1 _id_3,
    input supply1 id_4,
    input tri1 _id_5,
    output tri id_6
);
  wire [id_3 : id_3] id_8;
  logic [1 'b0 : {  -1  {  id_5  }  }] id_9;
  ;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_0,
      id_2,
      id_4,
      id_6,
      id_1,
      id_1,
      id_6
  );
  assign modCall_1.id_0 = 0;
  assign id_6 = id_4;
endmodule
