<stg><name>latnrm_Pipeline_VITIS_LOOP_24_2</name>


<trans_list>

<trans id="469" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %tmp = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %tmp_269 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_55

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %tmp_270 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_54

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %tmp_271 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_53

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %tmp_272 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_52

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %tmp_273 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_51

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %tmp_274 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_50

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %tmp_275 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_49

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %tmp_276 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_48

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %tmp_277 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_47

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %tmp_278 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_46

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %tmp_279 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_45

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %tmp_280 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_44

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %tmp_281 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_43

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %tmp_282 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_42

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %tmp_283 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_41

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %tmp_284 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_40

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %tmp_285 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_39

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %tmp_286 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_38

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %tmp_287 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_37

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %tmp_288 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_36

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22 %tmp_289 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_35

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:23 %tmp_290 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_34

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %tmp_291 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_33

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:25 %tmp_292 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_32

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:26 %tmp_293 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_31

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:27 %tmp_294 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_30

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:28 %tmp_295 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_29

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:29 %tmp_296 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_28

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:30 %tmp_297 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_27

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:31 %tmp_298 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_26

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:32 %tmp_299 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_25

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:33 %tmp_300 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_24

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:34 %store_ln0 = store i6 0, i6 %j_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:35 %br_ln0 = br void %for.inc22.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc22.0:0 %j = load i6 %j_1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc22.0:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc22.0:2 %icmp_ln24 = icmp_ult  i6 %j, i6 33

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc22.0:3 %empty_119 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 9, i64 5

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc22.0:4 %br_ln24 = br i1 %icmp_ln24, void %for.inc22.0.VITIS_LOOP_33_3_crit_edge.exitStub, void %for.inc22.0.split_ifconv

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="6">
<![CDATA[
for.inc22.0.split_ifconv:2 %d_assign_1 = mux i32 @_ssdm_op_Mux.ap_auto.33f32.i6, i32 %tmp_276, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_275, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_274, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_273, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_272, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_271, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_270, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_269, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp, i6 %j

]]></Node>
<StgValue><ssdm name="d_assign_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="32">
<![CDATA[
for.inc22.0.split_ifconv:3 %d_3 = fpext i32 %d_assign_1

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc22.0.split_ifconv:99 %or_ln24 = or i6 %j, i6 1

]]></Node>
<StgValue><ssdm name="or_ln24"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc22.0.split_ifconv:101 %icmp_ln24_1 = icmp_ult  i6 %or_ln24, i6 33

]]></Node>
<StgValue><ssdm name="icmp_ln24_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc22.0.split_ifconv:102 %br_ln24 = br i1 %icmp_ln24_1, void %for.inc22.0.VITIS_LOOP_33_3_crit_edge.exitStub, void %for.inc22.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="6">
<![CDATA[
for.inc22.1_ifconv:0 %d_assign_3 = mux i32 @_ssdm_op_Mux.ap_auto.29f32.i6, i32 %tmp_300, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_299, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_298, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_297, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_296, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_295, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_294, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_293, i6 %j

]]></Node>
<StgValue><ssdm name="d_assign_3"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="32">
<![CDATA[
for.inc22.1_ifconv:1 %d = fpext i32 %d_assign_3

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="6">
<![CDATA[
for.inc22.1_ifconv:99 %d_assign_6 = mux i32 @_ssdm_op_Mux.ap_auto.29f32.i6, i32 %tmp_292, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_291, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_290, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_289, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_288, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_287, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_286, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_285, i6 %j

]]></Node>
<StgValue><ssdm name="d_assign_6"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="6">
<![CDATA[
for.inc22.1_ifconv:198 %d_assign_8 = mux i32 @_ssdm_op_Mux.ap_auto.29f32.i6, i32 %tmp_284, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_283, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_282, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_281, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_280, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_279, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_278, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_277, i6 %j

]]></Node>
<StgValue><ssdm name="d_assign_8"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="58" st_id="2" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="32">
<![CDATA[
for.inc22.0.split_ifconv:3 %d_3 = fpext i32 %d_assign_1

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64">
<![CDATA[
for.inc22.0.split_ifconv:4 %ireg_3 = bitcast i64 %d_3

]]></Node>
<StgValue><ssdm name="ireg_3"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="63" op_0_bw="64">
<![CDATA[
for.inc22.0.split_ifconv:5 %trunc_ln544 = trunc i64 %ireg_3

]]></Node>
<StgValue><ssdm name="trunc_ln544"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc22.0.split_ifconv:6 %neg_src_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_3, i32 63

]]></Node>
<StgValue><ssdm name="neg_src_95"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22.0.split_ifconv:7 %exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_3, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="11">
<![CDATA[
for.inc22.0.split_ifconv:8 %zext_ln455 = zext i11 %exp_tmp

]]></Node>
<StgValue><ssdm name="zext_ln455"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="52" op_0_bw="64">
<![CDATA[
for.inc22.0.split_ifconv:9 %trunc_ln554 = trunc i64 %ireg_3

]]></Node>
<StgValue><ssdm name="trunc_ln554"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.inc22.0.split_ifconv:10 %p_Result_231 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554

]]></Node>
<StgValue><ssdm name="p_Result_231"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="54" op_0_bw="53">
<![CDATA[
for.inc22.0.split_ifconv:11 %zext_ln558 = zext i53 %p_Result_231

]]></Node>
<StgValue><ssdm name="zext_ln558"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc22.0.split_ifconv:12 %man_V_4 = sub i54 0, i54 %zext_ln558

]]></Node>
<StgValue><ssdm name="man_V_4"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.inc22.0.split_ifconv:13 %man_V_15 = select i1 %neg_src_95, i54 %man_V_4, i54 %zext_ln558

]]></Node>
<StgValue><ssdm name="man_V_15"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc22.0.split_ifconv:14 %icmp_ln560 = icmp_eq  i63 %trunc_ln544, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln560"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.0.split_ifconv:15 %F2 = sub i12 1075, i12 %zext_ln455

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.0.split_ifconv:16 %icmp_ln570_1 = icmp_sgt  i12 %F2, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln570_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.0.split_ifconv:17 %add_ln570 = add i12 %F2, i12 4080

]]></Node>
<StgValue><ssdm name="add_ln570"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.0.split_ifconv:18 %sub_ln570 = sub i12 16, i12 %F2

]]></Node>
<StgValue><ssdm name="sub_ln570"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc22.0.split_ifconv:19 %sh_amt = select i1 %icmp_ln570_1, i12 %add_ln570, i12 %sub_ln570

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="54">
<![CDATA[
for.inc22.0.split_ifconv:22 %trunc_ln572 = trunc i54 %man_V_15

]]></Node>
<StgValue><ssdm name="trunc_ln572"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22.0.split_ifconv:24 %tmp_302 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22.0.split_ifconv:41 %tmp_304 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %F2, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc22.0.split_ifconv:42 %icmp_ln570 = icmp_slt  i8 %tmp_304, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln570"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.0.split_ifconv:45 %add_ln601 = add i12 %zext_ln455, i12 3074

]]></Node>
<StgValue><ssdm name="add_ln601"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22.0.split_ifconv:46 %tmp_305 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln601, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc22.0.split_ifconv:47 %icmp_ln600 = icmp_sgt  i8 %tmp_305, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln600"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.0.split_ifconv:48 %pos1 = add i12 %F2, i12 16

]]></Node>
<StgValue><ssdm name="pos1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="12">
<![CDATA[
for.inc22.0.split_ifconv:49 %sext_ln607 = sext i12 %pos1

]]></Node>
<StgValue><ssdm name="sext_ln607"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc22.0.split_ifconv:53 %tmp_307 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %pos1, i32 11

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
for.inc22.0.split_ifconv:56 %lD = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V_15, i32 %sext_ln607

]]></Node>
<StgValue><ssdm name="lD"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="32">
<![CDATA[
for.inc22.1_ifconv:1 %d = fpext i32 %d_assign_3

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64">
<![CDATA[
for.inc22.1_ifconv:2 %ireg = bitcast i64 %d

]]></Node>
<StgValue><ssdm name="ireg"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="64">
<![CDATA[
for.inc22.1_ifconv:3 %trunc_ln544_1 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln544_1"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:4 %neg_src = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="neg_src"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22.1_ifconv:5 %exp_tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="11">
<![CDATA[
for.inc22.1_ifconv:6 %zext_ln455_1 = zext i11 %exp_tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln455_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="52" op_0_bw="64">
<![CDATA[
for.inc22.1_ifconv:7 %trunc_ln554_1 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln554_1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.inc22.1_ifconv:8 %p_Result_s = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_1

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="54" op_0_bw="53">
<![CDATA[
for.inc22.1_ifconv:9 %zext_ln558_1 = zext i53 %p_Result_s

]]></Node>
<StgValue><ssdm name="zext_ln558_1"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc22.1_ifconv:10 %man_V_7 = sub i54 0, i54 %zext_ln558_1

]]></Node>
<StgValue><ssdm name="man_V_7"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.inc22.1_ifconv:11 %man_V_13 = select i1 %neg_src, i54 %man_V_7, i54 %zext_ln558_1

]]></Node>
<StgValue><ssdm name="man_V_13"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc22.1_ifconv:12 %icmp_ln560_1 = icmp_eq  i63 %trunc_ln544_1, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln560_1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:13 %F2_1 = sub i12 1075, i12 %zext_ln455_1

]]></Node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:14 %icmp_ln570_2 = icmp_sgt  i12 %F2_1, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln570_2"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:15 %add_ln570_1 = add i12 %F2_1, i12 4080

]]></Node>
<StgValue><ssdm name="add_ln570_1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:16 %sub_ln570_1 = sub i12 16, i12 %F2_1

]]></Node>
<StgValue><ssdm name="sub_ln570_1"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc22.1_ifconv:17 %sh_amt_1 = select i1 %icmp_ln570_2, i12 %add_ln570_1, i12 %sub_ln570_1

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="54">
<![CDATA[
for.inc22.1_ifconv:20 %trunc_ln572_1 = trunc i54 %man_V_13

]]></Node>
<StgValue><ssdm name="trunc_ln572_1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22.1_ifconv:22 %tmp_310 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_1, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22.1_ifconv:39 %tmp_312 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %F2_1, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc22.1_ifconv:40 %icmp_ln570_3 = icmp_slt  i8 %tmp_312, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln570_3"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:43 %add_ln601_1 = add i12 %zext_ln455_1, i12 3074

]]></Node>
<StgValue><ssdm name="add_ln601_1"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22.1_ifconv:44 %tmp_313 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln601_1, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc22.1_ifconv:45 %icmp_ln600_1 = icmp_sgt  i8 %tmp_313, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln600_1"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:46 %pos1_1 = add i12 %F2_1, i12 16

]]></Node>
<StgValue><ssdm name="pos1_1"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="12">
<![CDATA[
for.inc22.1_ifconv:47 %sext_ln607_1 = sext i12 %pos1_1

]]></Node>
<StgValue><ssdm name="sext_ln607_1"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:51 %tmp_315 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %pos1_1, i32 11

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:54 %lD_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V_13, i32 %sext_ln607_1

]]></Node>
<StgValue><ssdm name="lD_3"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="32">
<![CDATA[
for.inc22.1_ifconv:100 %d_1 = fpext i32 %d_assign_6

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="32">
<![CDATA[
for.inc22.1_ifconv:199 %d_2 = fpext i32 %d_assign_8

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc22.1_ifconv:295 %add_ln24 = add i6 %j, i6 4

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc22.1_ifconv:296 %store_ln24 = store i6 %add_ln24, i6 %j_1

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="12">
<![CDATA[
for.inc22.0.split_ifconv:20 %sext_ln570 = sext i12 %sh_amt

]]></Node>
<StgValue><ssdm name="sext_ln570"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.0.split_ifconv:21 %icmp_ln571 = icmp_eq  i12 %F2, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.0.split_ifconv:23 %icmp_ln574 = icmp_ult  i12 %sh_amt, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln574"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc22.0.split_ifconv:25 %icmp_ln592 = icmp_eq  i7 %tmp_302, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln592"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="54" op_0_bw="32">
<![CDATA[
for.inc22.0.split_ifconv:26 %zext_ln575 = zext i32 %sext_ln570

]]></Node>
<StgValue><ssdm name="zext_ln575"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc22.0.split_ifconv:27 %ashr_ln575 = ashr i54 %man_V_15, i54 %zext_ln575

]]></Node>
<StgValue><ssdm name="ashr_ln575"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="54">
<![CDATA[
for.inc22.0.split_ifconv:28 %trunc_ln575 = trunc i54 %ashr_ln575

]]></Node>
<StgValue><ssdm name="trunc_ln575"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
for.inc22.0.split_ifconv:29 %bitcast_ln724 = bitcast i32 %d_assign_1

]]></Node>
<StgValue><ssdm name="bitcast_ln724"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.0.split_ifconv:30 %tmp_303 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724, i32 31

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.0.split_ifconv:31 %select_ln577 = select i1 %tmp_303, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln577"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.0.split_ifconv:32 %shl_ln593 = shl i32 %trunc_ln572, i32 %sext_ln570

]]></Node>
<StgValue><ssdm name="shl_ln593"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.0.split_ifconv:33 %select_ln571 = select i1 %icmp_ln571, i32 %trunc_ln572, i32 0

]]></Node>
<StgValue><ssdm name="select_ln571"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.0.split_ifconv:34 %xor_ln571 = xor i1 %icmp_ln571, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.0.split_ifconv:35 %and_ln570 = and i1 %icmp_ln570_1, i1 %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln570"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.0.split_ifconv:36 %and_ln574 = and i1 %and_ln570, i1 %icmp_ln574

]]></Node>
<StgValue><ssdm name="and_ln574"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.0.split_ifconv:37 %select_ln574 = select i1 %and_ln574, i32 %trunc_ln575, i32 %select_ln571

]]></Node>
<StgValue><ssdm name="select_ln574"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.0.split_ifconv:38 %xor_ln574 = xor i1 %icmp_ln574, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln574"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.0.split_ifconv:39 %and_ln574_2 = and i1 %and_ln570, i1 %xor_ln574

]]></Node>
<StgValue><ssdm name="and_ln574_2"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.0.split_ifconv:40 %select_ln574_2 = select i1 %and_ln574_2, i32 %select_ln577, i32 %select_ln574

]]></Node>
<StgValue><ssdm name="select_ln574_2"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.0.split_ifconv:43 %and_ln592 = and i1 %icmp_ln570, i1 %icmp_ln592

]]></Node>
<StgValue><ssdm name="and_ln592"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.0.split_ifconv:44 %p_Val2_199 = select i1 %and_ln592, i32 %shl_ln593, i32 %select_ln574_2

]]></Node>
<StgValue><ssdm name="p_Val2_199"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.0.split_ifconv:50 %pos2 = add i12 %F2, i12 17

]]></Node>
<StgValue><ssdm name="pos2"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.0.split_ifconv:51 %p_Result_232 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_199, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_232"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.0.split_ifconv:52 %icmp_ln610 = icmp_slt  i12 %pos1, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln610"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.0.split_ifconv:54 %Range1_all_ones_18 = xor i1 %tmp_307, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_18"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.0.split_ifconv:55 %icmp_ln610_2 = icmp_ult  i12 %pos1, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln610_2"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.0.split_ifconv:57 %Range1_all_ones_19 = and i1 %icmp_ln610_2, i1 %lD

]]></Node>
<StgValue><ssdm name="Range1_all_ones_19"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.0.split_ifconv:58 %icmp_ln620 = icmp_slt  i12 %pos2, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln620"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.0.split_ifconv:59 %icmp_ln620_2 = icmp_ult  i12 %pos2, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln620_2"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="12">
<![CDATA[
for.inc22.0.split_ifconv:60 %sext_ln624 = sext i12 %pos2

]]></Node>
<StgValue><ssdm name="sext_ln624"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="54" op_0_bw="32">
<![CDATA[
for.inc22.0.split_ifconv:61 %zext_ln624 = zext i32 %sext_ln624

]]></Node>
<StgValue><ssdm name="zext_ln624"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc22.0.split_ifconv:62 %Range2_V_2 = lshr i54 %man_V_15, i54 %zext_ln624

]]></Node>
<StgValue><ssdm name="Range2_V_2"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc22.0.split_ifconv:63 %r_V = lshr i54 18014398509481983, i54 %zext_ln624

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc22.0.split_ifconv:64 %Range2_all_ones = icmp_eq  i54 %Range2_V_2, i54 %r_V

]]></Node>
<StgValue><ssdm name="Range2_all_ones"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc22.0.split_ifconv:65 %tmp_308 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %pos2, i32 11

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.0.split_ifconv:66 %Range2_all_ones_3 = xor i1 %tmp_308, i1 1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_3"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc22.0.split_ifconv:67 %Range2_all_ones_4 = select i1 %icmp_ln620_2, i1 %Range2_all_ones, i1 %Range2_all_ones_3

]]></Node>
<StgValue><ssdm name="Range2_all_ones_4"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.0.split_ifconv:68 %Range1_all_ones = and i1 %Range2_all_ones_4, i1 %Range1_all_ones_19

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.0.split_ifconv:69 %Range1_all_zeros_2 = xor i1 %Range1_all_ones_19, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_2"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc22.0.split_ifconv:70 %icmp_ln630 = icmp_eq  i54 %Range2_V_2, i54 0

]]></Node>
<StgValue><ssdm name="icmp_ln630"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.0.split_ifconv:71 %and_ln630 = and i1 %icmp_ln630, i1 %Range1_all_zeros_2

]]></Node>
<StgValue><ssdm name="and_ln630"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.0.split_ifconv:72 %icmp_ln631 = icmp_eq  i12 %pos2, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln631"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc22.0.split_ifconv:73 %select_ln631 = select i1 %icmp_ln631, i1 %Range1_all_zeros_2, i1 %Range1_all_ones_18

]]></Node>
<StgValue><ssdm name="select_ln631"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc22.0.split_ifconv:74 %select_ln631_2 = select i1 %icmp_ln631, i1 %Range1_all_ones_19, i1 %Range1_all_ones_18

]]></Node>
<StgValue><ssdm name="select_ln631_2"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.0.split_ifconv:75 %xor_ln610 = xor i1 %icmp_ln610, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln610"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.0.split_ifconv:76 %or_ln610 = or i1 %select_ln631, i1 %xor_ln610

]]></Node>
<StgValue><ssdm name="or_ln610"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.0.split_ifconv:77 %and_ln628 = and i1 %icmp_ln620, i1 %icmp_ln610

]]></Node>
<StgValue><ssdm name="and_ln628"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.0.split_ifconv:78 %and_ln628_2 = and i1 %and_ln628, i1 %Range1_all_ones_18

]]></Node>
<StgValue><ssdm name="and_ln628_2"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc22.0.split_ifconv:79 %deleted_zeros = select i1 %and_ln628_2, i1 %and_ln630, i1 %or_ln610

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.0.split_ifconv:80 %or_ln610_3 = or i1 %select_ln631_2, i1 %xor_ln610

]]></Node>
<StgValue><ssdm name="or_ln610_3"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc22.0.split_ifconv:81 %deleted_ones = select i1 %and_ln628_2, i1 %Range1_all_ones, i1 %or_ln610_3

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.0.split_ifconv:82 %or_ln610_4 = or i1 %icmp_ln610, i1 %p_Result_232

]]></Node>
<StgValue><ssdm name="or_ln610_4"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.0.split_ifconv:83 %xor_ln647 = xor i1 %deleted_zeros, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln647"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.0.split_ifconv:84 %or_ln647 = or i1 %p_Result_232, i1 %xor_ln647

]]></Node>
<StgValue><ssdm name="or_ln647"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.0.split_ifconv:85 %xor_ln647_2 = xor i1 %neg_src_95, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln647_2"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.0.split_ifconv:86 %overflow = and i1 %or_ln647, i1 %xor_ln647_2

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.0.split_ifconv:87 %and_ln648 = and i1 %p_Result_232, i1 %deleted_ones

]]></Node>
<StgValue><ssdm name="and_ln648"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.0.split_ifconv:88 %xor_ln648 = xor i1 %and_ln648, i1 %or_ln610_4

]]></Node>
<StgValue><ssdm name="xor_ln648"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.0.split_ifconv:89 %underflow = and i1 %xor_ln648, i1 %neg_src_95

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.0.split_ifconv:90 %or_ln302 = or i1 %underflow, i1 %overflow

]]></Node>
<StgValue><ssdm name="or_ln302"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="12">
<![CDATA[
for.inc22.1_ifconv:18 %sext_ln570_1 = sext i12 %sh_amt_1

]]></Node>
<StgValue><ssdm name="sext_ln570_1"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:19 %icmp_ln571_1 = icmp_eq  i12 %F2_1, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln571_1"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:21 %icmp_ln574_1 = icmp_ult  i12 %sh_amt_1, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln574_1"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc22.1_ifconv:23 %icmp_ln592_1 = icmp_eq  i7 %tmp_310, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln592_1"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="54" op_0_bw="32">
<![CDATA[
for.inc22.1_ifconv:24 %zext_ln575_1 = zext i32 %sext_ln570_1

]]></Node>
<StgValue><ssdm name="zext_ln575_1"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc22.1_ifconv:25 %ashr_ln575_1 = ashr i54 %man_V_13, i54 %zext_ln575_1

]]></Node>
<StgValue><ssdm name="ashr_ln575_1"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="54">
<![CDATA[
for.inc22.1_ifconv:26 %trunc_ln575_1 = trunc i54 %ashr_ln575_1

]]></Node>
<StgValue><ssdm name="trunc_ln575_1"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
for.inc22.1_ifconv:27 %bitcast_ln724_2 = bitcast i32 %d_assign_3

]]></Node>
<StgValue><ssdm name="bitcast_ln724_2"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:28 %tmp_311 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:29 %select_ln577_1 = select i1 %tmp_311, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln577_1"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.1_ifconv:30 %shl_ln593_1 = shl i32 %trunc_ln572_1, i32 %sext_ln570_1

]]></Node>
<StgValue><ssdm name="shl_ln593_1"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:31 %select_ln571_1 = select i1 %icmp_ln571_1, i32 %trunc_ln572_1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln571_1"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:32 %xor_ln571_1 = xor i1 %icmp_ln571_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_1"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:33 %and_ln570_1 = and i1 %icmp_ln570_2, i1 %xor_ln571_1

]]></Node>
<StgValue><ssdm name="and_ln570_1"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:34 %and_ln574_3 = and i1 %and_ln570_1, i1 %icmp_ln574_1

]]></Node>
<StgValue><ssdm name="and_ln574_3"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:35 %select_ln574_3 = select i1 %and_ln574_3, i32 %trunc_ln575_1, i32 %select_ln571_1

]]></Node>
<StgValue><ssdm name="select_ln574_3"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:36 %xor_ln574_1 = xor i1 %icmp_ln574_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln574_1"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:37 %and_ln574_4 = and i1 %and_ln570_1, i1 %xor_ln574_1

]]></Node>
<StgValue><ssdm name="and_ln574_4"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:38 %select_ln574_4 = select i1 %and_ln574_4, i32 %select_ln577_1, i32 %select_ln574_3

]]></Node>
<StgValue><ssdm name="select_ln574_4"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:41 %and_ln592_1 = and i1 %icmp_ln570_3, i1 %icmp_ln592_1

]]></Node>
<StgValue><ssdm name="and_ln592_1"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:42 %p_Val2_201 = select i1 %and_ln592_1, i32 %shl_ln593_1, i32 %select_ln574_4

]]></Node>
<StgValue><ssdm name="p_Val2_201"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:48 %pos2_1 = add i12 %F2_1, i12 17

]]></Node>
<StgValue><ssdm name="pos2_1"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:49 %p_Result_226 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_201, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_226"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:50 %icmp_ln610_3 = icmp_slt  i12 %pos1_1, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln610_3"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:52 %Range1_all_ones_12 = xor i1 %tmp_315, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_12"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:53 %icmp_ln610_4 = icmp_ult  i12 %pos1_1, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln610_4"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:55 %Range1_all_ones_13 = and i1 %icmp_ln610_4, i1 %lD_3

]]></Node>
<StgValue><ssdm name="Range1_all_ones_13"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:56 %icmp_ln620_3 = icmp_slt  i12 %pos2_1, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln620_3"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:57 %icmp_ln620_4 = icmp_ult  i12 %pos2_1, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln620_4"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="12">
<![CDATA[
for.inc22.1_ifconv:58 %sext_ln624_1 = sext i12 %pos2_1

]]></Node>
<StgValue><ssdm name="sext_ln624_1"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="54" op_0_bw="32">
<![CDATA[
for.inc22.1_ifconv:59 %zext_ln624_1 = zext i32 %sext_ln624_1

]]></Node>
<StgValue><ssdm name="zext_ln624_1"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc22.1_ifconv:60 %Range2_V_4 = lshr i54 %man_V_13, i54 %zext_ln624_1

]]></Node>
<StgValue><ssdm name="Range2_V_4"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc22.1_ifconv:61 %r_V_371 = lshr i54 18014398509481983, i54 %zext_ln624_1

]]></Node>
<StgValue><ssdm name="r_V_371"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc22.1_ifconv:62 %Range2_all_ones_5 = icmp_eq  i54 %Range2_V_4, i54 %r_V_371

]]></Node>
<StgValue><ssdm name="Range2_all_ones_5"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:63 %tmp_316 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %pos2_1, i32 11

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:64 %Range2_all_ones_6 = xor i1 %tmp_316, i1 1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_6"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc22.1_ifconv:65 %Range2_all_ones_7 = select i1 %icmp_ln620_4, i1 %Range2_all_ones_5, i1 %Range2_all_ones_6

]]></Node>
<StgValue><ssdm name="Range2_all_ones_7"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:66 %Range1_all_ones_5 = and i1 %Range2_all_ones_7, i1 %Range1_all_ones_13

]]></Node>
<StgValue><ssdm name="Range1_all_ones_5"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:67 %Range1_all_zeros_4 = xor i1 %Range1_all_ones_13, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc22.1_ifconv:68 %icmp_ln630_1 = icmp_eq  i54 %Range2_V_4, i54 0

]]></Node>
<StgValue><ssdm name="icmp_ln630_1"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:69 %and_ln630_1 = and i1 %icmp_ln630_1, i1 %Range1_all_zeros_4

]]></Node>
<StgValue><ssdm name="and_ln630_1"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:70 %icmp_ln631_1 = icmp_eq  i12 %pos2_1, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln631_1"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc22.1_ifconv:71 %select_ln631_3 = select i1 %icmp_ln631_1, i1 %Range1_all_zeros_4, i1 %Range1_all_ones_12

]]></Node>
<StgValue><ssdm name="select_ln631_3"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc22.1_ifconv:72 %select_ln631_4 = select i1 %icmp_ln631_1, i1 %Range1_all_ones_13, i1 %Range1_all_ones_12

]]></Node>
<StgValue><ssdm name="select_ln631_4"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:73 %xor_ln610_2 = xor i1 %icmp_ln610_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln610_2"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:74 %or_ln610_5 = or i1 %select_ln631_3, i1 %xor_ln610_2

]]></Node>
<StgValue><ssdm name="or_ln610_5"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:75 %and_ln628_3 = and i1 %icmp_ln620_3, i1 %icmp_ln610_3

]]></Node>
<StgValue><ssdm name="and_ln628_3"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:76 %and_ln628_4 = and i1 %and_ln628_3, i1 %Range1_all_ones_12

]]></Node>
<StgValue><ssdm name="and_ln628_4"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc22.1_ifconv:77 %deleted_zeros_1 = select i1 %and_ln628_4, i1 %and_ln630_1, i1 %or_ln610_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_1"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:78 %or_ln610_6 = or i1 %select_ln631_4, i1 %xor_ln610_2

]]></Node>
<StgValue><ssdm name="or_ln610_6"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc22.1_ifconv:79 %deleted_ones_1 = select i1 %and_ln628_4, i1 %Range1_all_ones_5, i1 %or_ln610_6

]]></Node>
<StgValue><ssdm name="deleted_ones_1"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:80 %or_ln610_7 = or i1 %icmp_ln610_3, i1 %p_Result_226

]]></Node>
<StgValue><ssdm name="or_ln610_7"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:81 %xor_ln647_3 = xor i1 %deleted_zeros_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln647_3"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:82 %or_ln647_1 = or i1 %p_Result_226, i1 %xor_ln647_3

]]></Node>
<StgValue><ssdm name="or_ln647_1"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:83 %xor_ln647_4 = xor i1 %neg_src, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln647_4"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:84 %overflow_93 = and i1 %or_ln647_1, i1 %xor_ln647_4

]]></Node>
<StgValue><ssdm name="overflow_93"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:85 %and_ln648_3 = and i1 %p_Result_226, i1 %deleted_ones_1

]]></Node>
<StgValue><ssdm name="and_ln648_3"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:86 %xor_ln648_1 = xor i1 %and_ln648_3, i1 %or_ln610_7

]]></Node>
<StgValue><ssdm name="xor_ln648_1"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:87 %underflow_93 = and i1 %xor_ln648_1, i1 %neg_src

]]></Node>
<StgValue><ssdm name="underflow_93"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:88 %or_ln302_1 = or i1 %underflow_93, i1 %overflow_93

]]></Node>
<StgValue><ssdm name="or_ln302_1"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="32">
<![CDATA[
for.inc22.1_ifconv:100 %d_1 = fpext i32 %d_assign_6

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64">
<![CDATA[
for.inc22.1_ifconv:101 %ireg_1 = bitcast i64 %d_1

]]></Node>
<StgValue><ssdm name="ireg_1"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="63" op_0_bw="64">
<![CDATA[
for.inc22.1_ifconv:102 %trunc_ln544_2 = trunc i64 %ireg_1

]]></Node>
<StgValue><ssdm name="trunc_ln544_2"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:103 %neg_src_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63

]]></Node>
<StgValue><ssdm name="neg_src_93"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22.1_ifconv:104 %exp_tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_2"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="12" op_0_bw="11">
<![CDATA[
for.inc22.1_ifconv:105 %zext_ln455_2 = zext i11 %exp_tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln455_2"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="52" op_0_bw="64">
<![CDATA[
for.inc22.1_ifconv:106 %trunc_ln554_2 = trunc i64 %ireg_1

]]></Node>
<StgValue><ssdm name="trunc_ln554_2"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.inc22.1_ifconv:107 %p_Result_227 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_2

]]></Node>
<StgValue><ssdm name="p_Result_227"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="54" op_0_bw="53">
<![CDATA[
for.inc22.1_ifconv:108 %zext_ln558_2 = zext i53 %p_Result_227

]]></Node>
<StgValue><ssdm name="zext_ln558_2"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc22.1_ifconv:109 %man_V_8 = sub i54 0, i54 %zext_ln558_2

]]></Node>
<StgValue><ssdm name="man_V_8"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.inc22.1_ifconv:110 %man_V = select i1 %neg_src_93, i54 %man_V_8, i54 %zext_ln558_2

]]></Node>
<StgValue><ssdm name="man_V"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc22.1_ifconv:111 %icmp_ln560_2 = icmp_eq  i63 %trunc_ln544_2, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln560_2"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:112 %F2_2 = sub i12 1075, i12 %zext_ln455_2

]]></Node>
<StgValue><ssdm name="F2_2"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:113 %icmp_ln570_4 = icmp_sgt  i12 %F2_2, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln570_4"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:114 %add_ln570_2 = add i12 %F2_2, i12 4080

]]></Node>
<StgValue><ssdm name="add_ln570_2"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:115 %sub_ln570_2 = sub i12 16, i12 %F2_2

]]></Node>
<StgValue><ssdm name="sub_ln570_2"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc22.1_ifconv:116 %sh_amt_2 = select i1 %icmp_ln570_4, i12 %add_ln570_2, i12 %sub_ln570_2

]]></Node>
<StgValue><ssdm name="sh_amt_2"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="54">
<![CDATA[
for.inc22.1_ifconv:119 %trunc_ln572_2 = trunc i54 %man_V

]]></Node>
<StgValue><ssdm name="trunc_ln572_2"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22.1_ifconv:121 %tmp_318 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_2, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22.1_ifconv:138 %tmp_320 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %F2_2, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc22.1_ifconv:139 %icmp_ln570_5 = icmp_slt  i8 %tmp_320, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln570_5"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:142 %add_ln601_2 = add i12 %zext_ln455_2, i12 3074

]]></Node>
<StgValue><ssdm name="add_ln601_2"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22.1_ifconv:143 %tmp_321 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln601_2, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc22.1_ifconv:144 %icmp_ln600_2 = icmp_sgt  i8 %tmp_321, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln600_2"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:145 %pos1_2 = add i12 %F2_2, i12 16

]]></Node>
<StgValue><ssdm name="pos1_2"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="12">
<![CDATA[
for.inc22.1_ifconv:146 %sext_ln607_2 = sext i12 %pos1_2

]]></Node>
<StgValue><ssdm name="sext_ln607_2"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:150 %tmp_323 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %pos1_2, i32 11

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:153 %lD_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V, i32 %sext_ln607_2

]]></Node>
<StgValue><ssdm name="lD_5"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="32">
<![CDATA[
for.inc22.1_ifconv:199 %d_2 = fpext i32 %d_assign_8

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64">
<![CDATA[
for.inc22.1_ifconv:200 %ireg_2 = bitcast i64 %d_2

]]></Node>
<StgValue><ssdm name="ireg_2"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="63" op_0_bw="64">
<![CDATA[
for.inc22.1_ifconv:201 %trunc_ln544_3 = trunc i64 %ireg_2

]]></Node>
<StgValue><ssdm name="trunc_ln544_3"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:202 %neg_src_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63

]]></Node>
<StgValue><ssdm name="neg_src_94"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22.1_ifconv:203 %exp_tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_2, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_3"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="12" op_0_bw="11">
<![CDATA[
for.inc22.1_ifconv:204 %zext_ln455_3 = zext i11 %exp_tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln455_3"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="52" op_0_bw="64">
<![CDATA[
for.inc22.1_ifconv:205 %trunc_ln554_3 = trunc i64 %ireg_2

]]></Node>
<StgValue><ssdm name="trunc_ln554_3"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.inc22.1_ifconv:206 %p_Result_229 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_3

]]></Node>
<StgValue><ssdm name="p_Result_229"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="54" op_0_bw="53">
<![CDATA[
for.inc22.1_ifconv:207 %zext_ln558_3 = zext i53 %p_Result_229

]]></Node>
<StgValue><ssdm name="zext_ln558_3"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc22.1_ifconv:208 %man_V_11 = sub i54 0, i54 %zext_ln558_3

]]></Node>
<StgValue><ssdm name="man_V_11"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.inc22.1_ifconv:209 %man_V_14 = select i1 %neg_src_94, i54 %man_V_11, i54 %zext_ln558_3

]]></Node>
<StgValue><ssdm name="man_V_14"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc22.1_ifconv:210 %icmp_ln560_3 = icmp_eq  i63 %trunc_ln544_3, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln560_3"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:211 %F2_3 = sub i12 1075, i12 %zext_ln455_3

]]></Node>
<StgValue><ssdm name="F2_3"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:212 %icmp_ln570_6 = icmp_sgt  i12 %F2_3, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln570_6"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:213 %add_ln570_3 = add i12 %F2_3, i12 4080

]]></Node>
<StgValue><ssdm name="add_ln570_3"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:214 %sub_ln570_3 = sub i12 16, i12 %F2_3

]]></Node>
<StgValue><ssdm name="sub_ln570_3"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc22.1_ifconv:215 %sh_amt_3 = select i1 %icmp_ln570_6, i12 %add_ln570_3, i12 %sub_ln570_3

]]></Node>
<StgValue><ssdm name="sh_amt_3"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="54">
<![CDATA[
for.inc22.1_ifconv:218 %trunc_ln572_3 = trunc i54 %man_V_14

]]></Node>
<StgValue><ssdm name="trunc_ln572_3"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22.1_ifconv:220 %tmp_326 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_3, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22.1_ifconv:237 %tmp_328 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %F2_3, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc22.1_ifconv:238 %icmp_ln570_7 = icmp_slt  i8 %tmp_328, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln570_7"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:241 %add_ln601_3 = add i12 %zext_ln455_3, i12 3074

]]></Node>
<StgValue><ssdm name="add_ln601_3"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22.1_ifconv:242 %tmp_329 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln601_3, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc22.1_ifconv:243 %icmp_ln600_3 = icmp_sgt  i8 %tmp_329, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln600_3"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:244 %pos1_3 = add i12 %F2_3, i12 16

]]></Node>
<StgValue><ssdm name="pos1_3"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="12">
<![CDATA[
for.inc22.1_ifconv:245 %sext_ln607_3 = sext i12 %pos1_3

]]></Node>
<StgValue><ssdm name="sext_ln607_3"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:249 %tmp_331 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %pos1_3, i32 11

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:252 %lD_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V_14, i32 %sext_ln607_3

]]></Node>
<StgValue><ssdm name="lD_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="6">
<![CDATA[
for.inc22.0.split_ifconv:0 %trunc_ln26_cast = zext i6 %j

]]></Node>
<StgValue><ssdm name="trunc_ln26_cast"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc22.0.split_ifconv:1 %specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.0.split_ifconv:91 %select_ln346_1 = select i1 %overflow, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_1"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.0.split_ifconv:92 %xor_ln560 = xor i1 %icmp_ln560, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln560"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.0.split_ifconv:93 %and_ln302 = and i1 %or_ln302, i1 %xor_ln560

]]></Node>
<StgValue><ssdm name="and_ln302"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.0.split_ifconv:94 %and_ln302_2 = and i1 %and_ln302, i1 %icmp_ln600

]]></Node>
<StgValue><ssdm name="and_ln302_2"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.0.split_ifconv:95 %select_ln302 = select i1 %and_ln302_2, i32 %select_ln346_1, i32 %p_Val2_199

]]></Node>
<StgValue><ssdm name="select_ln302"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.0.split_ifconv:96 %select_ln560 = select i1 %icmp_ln560, i32 0, i32 %select_ln302

]]></Node>
<StgValue><ssdm name="select_ln560"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22.0.split_ifconv:97 %int_state_V_addr = getelementptr i32 %int_state_V, i64 0, i64 %trunc_ln26_cast

]]></Node>
<StgValue><ssdm name="int_state_V_addr"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
for.inc22.0.split_ifconv:98 %store_ln26 = store i32 %select_ln560, i6 %int_state_V_addr

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="6">
<![CDATA[
for.inc22.0.split_ifconv:100 %zext_ln24 = zext i6 %or_ln24

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:89 %select_ln346_5 = select i1 %overflow_93, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_5"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:90 %xor_ln560_1 = xor i1 %icmp_ln560_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln560_1"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:91 %and_ln302_3 = and i1 %or_ln302_1, i1 %xor_ln560_1

]]></Node>
<StgValue><ssdm name="and_ln302_3"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:92 %and_ln302_4 = and i1 %and_ln302_3, i1 %icmp_ln600_1

]]></Node>
<StgValue><ssdm name="and_ln302_4"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:93 %select_ln302_1 = select i1 %and_ln302_4, i32 %select_ln346_5, i32 %p_Val2_201

]]></Node>
<StgValue><ssdm name="select_ln302_1"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:94 %select_ln560_1 = select i1 %icmp_ln560_1, i32 0, i32 %select_ln302_1

]]></Node>
<StgValue><ssdm name="select_ln560_1"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22.1_ifconv:95 %int_state_V_addr_4 = getelementptr i32 %int_state_V, i64 0, i64 %zext_ln24

]]></Node>
<StgValue><ssdm name="int_state_V_addr_4"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
for.inc22.1_ifconv:96 %store_ln26 = store i32 %select_ln560_1, i6 %int_state_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="12">
<![CDATA[
for.inc22.1_ifconv:117 %sext_ln570_2 = sext i12 %sh_amt_2

]]></Node>
<StgValue><ssdm name="sext_ln570_2"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:118 %icmp_ln571_2 = icmp_eq  i12 %F2_2, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln571_2"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:120 %icmp_ln574_2 = icmp_ult  i12 %sh_amt_2, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln574_2"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc22.1_ifconv:122 %icmp_ln592_2 = icmp_eq  i7 %tmp_318, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln592_2"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="54" op_0_bw="32">
<![CDATA[
for.inc22.1_ifconv:123 %zext_ln575_2 = zext i32 %sext_ln570_2

]]></Node>
<StgValue><ssdm name="zext_ln575_2"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc22.1_ifconv:124 %ashr_ln575_2 = ashr i54 %man_V, i54 %zext_ln575_2

]]></Node>
<StgValue><ssdm name="ashr_ln575_2"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="54">
<![CDATA[
for.inc22.1_ifconv:125 %trunc_ln575_2 = trunc i54 %ashr_ln575_2

]]></Node>
<StgValue><ssdm name="trunc_ln575_2"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32">
<![CDATA[
for.inc22.1_ifconv:126 %bitcast_ln724_4 = bitcast i32 %d_assign_6

]]></Node>
<StgValue><ssdm name="bitcast_ln724_4"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:127 %tmp_319 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:128 %select_ln577_2 = select i1 %tmp_319, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln577_2"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.1_ifconv:129 %shl_ln593_2 = shl i32 %trunc_ln572_2, i32 %sext_ln570_2

]]></Node>
<StgValue><ssdm name="shl_ln593_2"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:130 %select_ln571_2 = select i1 %icmp_ln571_2, i32 %trunc_ln572_2, i32 0

]]></Node>
<StgValue><ssdm name="select_ln571_2"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:131 %xor_ln571_2 = xor i1 %icmp_ln571_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_2"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:132 %and_ln570_2 = and i1 %icmp_ln570_4, i1 %xor_ln571_2

]]></Node>
<StgValue><ssdm name="and_ln570_2"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:133 %and_ln574_5 = and i1 %and_ln570_2, i1 %icmp_ln574_2

]]></Node>
<StgValue><ssdm name="and_ln574_5"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:134 %select_ln574_5 = select i1 %and_ln574_5, i32 %trunc_ln575_2, i32 %select_ln571_2

]]></Node>
<StgValue><ssdm name="select_ln574_5"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:135 %xor_ln574_2 = xor i1 %icmp_ln574_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln574_2"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:136 %and_ln574_6 = and i1 %and_ln570_2, i1 %xor_ln574_2

]]></Node>
<StgValue><ssdm name="and_ln574_6"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:137 %select_ln574_6 = select i1 %and_ln574_6, i32 %select_ln577_2, i32 %select_ln574_5

]]></Node>
<StgValue><ssdm name="select_ln574_6"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:140 %and_ln592_2 = and i1 %icmp_ln570_5, i1 %icmp_ln592_2

]]></Node>
<StgValue><ssdm name="and_ln592_2"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:141 %p_Val2_203 = select i1 %and_ln592_2, i32 %shl_ln593_2, i32 %select_ln574_6

]]></Node>
<StgValue><ssdm name="p_Val2_203"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:147 %pos2_2 = add i12 %F2_2, i12 17

]]></Node>
<StgValue><ssdm name="pos2_2"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:148 %p_Result_228 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_203, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_228"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:149 %icmp_ln610_5 = icmp_slt  i12 %pos1_2, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln610_5"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:151 %Range1_all_ones_14 = xor i1 %tmp_323, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_14"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:152 %icmp_ln610_6 = icmp_ult  i12 %pos1_2, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln610_6"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:154 %Range1_all_ones_15 = and i1 %icmp_ln610_6, i1 %lD_5

]]></Node>
<StgValue><ssdm name="Range1_all_ones_15"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:155 %icmp_ln620_5 = icmp_slt  i12 %pos2_2, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln620_5"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:156 %icmp_ln620_6 = icmp_ult  i12 %pos2_2, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln620_6"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="12">
<![CDATA[
for.inc22.1_ifconv:157 %sext_ln624_2 = sext i12 %pos2_2

]]></Node>
<StgValue><ssdm name="sext_ln624_2"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="54" op_0_bw="32">
<![CDATA[
for.inc22.1_ifconv:158 %zext_ln624_2 = zext i32 %sext_ln624_2

]]></Node>
<StgValue><ssdm name="zext_ln624_2"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc22.1_ifconv:159 %Range2_V_6 = lshr i54 %man_V, i54 %zext_ln624_2

]]></Node>
<StgValue><ssdm name="Range2_V_6"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc22.1_ifconv:160 %r_V_372 = lshr i54 18014398509481983, i54 %zext_ln624_2

]]></Node>
<StgValue><ssdm name="r_V_372"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc22.1_ifconv:161 %Range2_all_ones_8 = icmp_eq  i54 %Range2_V_6, i54 %r_V_372

]]></Node>
<StgValue><ssdm name="Range2_all_ones_8"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:162 %tmp_324 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %pos2_2, i32 11

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:163 %Range2_all_ones_9 = xor i1 %tmp_324, i1 1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc22.1_ifconv:164 %Range2_all_ones_10 = select i1 %icmp_ln620_6, i1 %Range2_all_ones_8, i1 %Range2_all_ones_9

]]></Node>
<StgValue><ssdm name="Range2_all_ones_10"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:165 %Range1_all_ones_8 = and i1 %Range2_all_ones_10, i1 %Range1_all_ones_15

]]></Node>
<StgValue><ssdm name="Range1_all_ones_8"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:166 %Range1_all_zeros_6 = xor i1 %Range1_all_ones_15, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_6"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc22.1_ifconv:167 %icmp_ln630_2 = icmp_eq  i54 %Range2_V_6, i54 0

]]></Node>
<StgValue><ssdm name="icmp_ln630_2"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:168 %and_ln630_2 = and i1 %icmp_ln630_2, i1 %Range1_all_zeros_6

]]></Node>
<StgValue><ssdm name="and_ln630_2"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:169 %icmp_ln631_2 = icmp_eq  i12 %pos2_2, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln631_2"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc22.1_ifconv:170 %select_ln631_5 = select i1 %icmp_ln631_2, i1 %Range1_all_zeros_6, i1 %Range1_all_ones_14

]]></Node>
<StgValue><ssdm name="select_ln631_5"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc22.1_ifconv:171 %select_ln631_6 = select i1 %icmp_ln631_2, i1 %Range1_all_ones_15, i1 %Range1_all_ones_14

]]></Node>
<StgValue><ssdm name="select_ln631_6"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:172 %xor_ln610_4 = xor i1 %icmp_ln610_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln610_4"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:173 %or_ln610_8 = or i1 %select_ln631_5, i1 %xor_ln610_4

]]></Node>
<StgValue><ssdm name="or_ln610_8"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:174 %and_ln628_5 = and i1 %icmp_ln620_5, i1 %icmp_ln610_5

]]></Node>
<StgValue><ssdm name="and_ln628_5"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:175 %and_ln628_6 = and i1 %and_ln628_5, i1 %Range1_all_ones_14

]]></Node>
<StgValue><ssdm name="and_ln628_6"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc22.1_ifconv:176 %deleted_zeros_2 = select i1 %and_ln628_6, i1 %and_ln630_2, i1 %or_ln610_8

]]></Node>
<StgValue><ssdm name="deleted_zeros_2"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:177 %or_ln610_9 = or i1 %select_ln631_6, i1 %xor_ln610_4

]]></Node>
<StgValue><ssdm name="or_ln610_9"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc22.1_ifconv:178 %deleted_ones_2 = select i1 %and_ln628_6, i1 %Range1_all_ones_8, i1 %or_ln610_9

]]></Node>
<StgValue><ssdm name="deleted_ones_2"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:179 %or_ln610_10 = or i1 %icmp_ln610_5, i1 %p_Result_228

]]></Node>
<StgValue><ssdm name="or_ln610_10"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:180 %xor_ln647_5 = xor i1 %deleted_zeros_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln647_5"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:181 %or_ln647_2 = or i1 %p_Result_228, i1 %xor_ln647_5

]]></Node>
<StgValue><ssdm name="or_ln647_2"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:182 %xor_ln647_6 = xor i1 %neg_src_93, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln647_6"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:183 %overflow_94 = and i1 %or_ln647_2, i1 %xor_ln647_6

]]></Node>
<StgValue><ssdm name="overflow_94"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:184 %and_ln648_5 = and i1 %p_Result_228, i1 %deleted_ones_2

]]></Node>
<StgValue><ssdm name="and_ln648_5"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:185 %xor_ln648_2 = xor i1 %and_ln648_5, i1 %or_ln610_10

]]></Node>
<StgValue><ssdm name="xor_ln648_2"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:186 %underflow_94 = and i1 %xor_ln648_2, i1 %neg_src_93

]]></Node>
<StgValue><ssdm name="underflow_94"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:187 %or_ln302_2 = or i1 %underflow_94, i1 %overflow_94

]]></Node>
<StgValue><ssdm name="or_ln302_2"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="12">
<![CDATA[
for.inc22.1_ifconv:216 %sext_ln570_3 = sext i12 %sh_amt_3

]]></Node>
<StgValue><ssdm name="sext_ln570_3"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:217 %icmp_ln571_3 = icmp_eq  i12 %F2_3, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln571_3"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:219 %icmp_ln574_3 = icmp_ult  i12 %sh_amt_3, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln574_3"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc22.1_ifconv:221 %icmp_ln592_3 = icmp_eq  i7 %tmp_326, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln592_3"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="54" op_0_bw="32">
<![CDATA[
for.inc22.1_ifconv:222 %zext_ln575_3 = zext i32 %sext_ln570_3

]]></Node>
<StgValue><ssdm name="zext_ln575_3"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc22.1_ifconv:223 %ashr_ln575_3 = ashr i54 %man_V_14, i54 %zext_ln575_3

]]></Node>
<StgValue><ssdm name="ashr_ln575_3"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="54">
<![CDATA[
for.inc22.1_ifconv:224 %trunc_ln575_3 = trunc i54 %ashr_ln575_3

]]></Node>
<StgValue><ssdm name="trunc_ln575_3"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32">
<![CDATA[
for.inc22.1_ifconv:225 %bitcast_ln724_6 = bitcast i32 %d_assign_8

]]></Node>
<StgValue><ssdm name="bitcast_ln724_6"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:226 %tmp_327 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_6, i32 31

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:227 %select_ln577_3 = select i1 %tmp_327, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln577_3"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.1_ifconv:228 %shl_ln593_3 = shl i32 %trunc_ln572_3, i32 %sext_ln570_3

]]></Node>
<StgValue><ssdm name="shl_ln593_3"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:229 %select_ln571_3 = select i1 %icmp_ln571_3, i32 %trunc_ln572_3, i32 0

]]></Node>
<StgValue><ssdm name="select_ln571_3"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:230 %xor_ln571_3 = xor i1 %icmp_ln571_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_3"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:231 %and_ln570_3 = and i1 %icmp_ln570_6, i1 %xor_ln571_3

]]></Node>
<StgValue><ssdm name="and_ln570_3"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:232 %and_ln574_7 = and i1 %and_ln570_3, i1 %icmp_ln574_3

]]></Node>
<StgValue><ssdm name="and_ln574_7"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:233 %select_ln574_7 = select i1 %and_ln574_7, i32 %trunc_ln575_3, i32 %select_ln571_3

]]></Node>
<StgValue><ssdm name="select_ln574_7"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:234 %xor_ln574_3 = xor i1 %icmp_ln574_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln574_3"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:235 %and_ln574_8 = and i1 %and_ln570_3, i1 %xor_ln574_3

]]></Node>
<StgValue><ssdm name="and_ln574_8"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:236 %select_ln574_8 = select i1 %and_ln574_8, i32 %select_ln577_3, i32 %select_ln574_7

]]></Node>
<StgValue><ssdm name="select_ln574_8"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:239 %and_ln592_3 = and i1 %icmp_ln570_7, i1 %icmp_ln592_3

]]></Node>
<StgValue><ssdm name="and_ln592_3"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:240 %p_Val2_205 = select i1 %and_ln592_3, i32 %shl_ln593_3, i32 %select_ln574_8

]]></Node>
<StgValue><ssdm name="p_Val2_205"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:246 %pos2_3 = add i12 %F2_3, i12 17

]]></Node>
<StgValue><ssdm name="pos2_3"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:247 %p_Result_230 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_205, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_230"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:248 %icmp_ln610_7 = icmp_slt  i12 %pos1_3, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln610_7"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:250 %Range1_all_ones_16 = xor i1 %tmp_331, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_16"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:251 %icmp_ln610_8 = icmp_ult  i12 %pos1_3, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln610_8"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:253 %Range1_all_ones_17 = and i1 %icmp_ln610_8, i1 %lD_7

]]></Node>
<StgValue><ssdm name="Range1_all_ones_17"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:254 %icmp_ln620_7 = icmp_slt  i12 %pos2_3, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln620_7"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:255 %icmp_ln620_8 = icmp_ult  i12 %pos2_3, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln620_8"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="12">
<![CDATA[
for.inc22.1_ifconv:256 %sext_ln624_3 = sext i12 %pos2_3

]]></Node>
<StgValue><ssdm name="sext_ln624_3"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="54" op_0_bw="32">
<![CDATA[
for.inc22.1_ifconv:257 %zext_ln624_3 = zext i32 %sext_ln624_3

]]></Node>
<StgValue><ssdm name="zext_ln624_3"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc22.1_ifconv:258 %Range2_V_8 = lshr i54 %man_V_14, i54 %zext_ln624_3

]]></Node>
<StgValue><ssdm name="Range2_V_8"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc22.1_ifconv:259 %r_V_373 = lshr i54 18014398509481983, i54 %zext_ln624_3

]]></Node>
<StgValue><ssdm name="r_V_373"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc22.1_ifconv:260 %Range2_all_ones_11 = icmp_eq  i54 %Range2_V_8, i54 %r_V_373

]]></Node>
<StgValue><ssdm name="Range2_all_ones_11"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:261 %tmp_332 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %pos2_3, i32 11

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:262 %Range2_all_ones_12 = xor i1 %tmp_332, i1 1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_12"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc22.1_ifconv:263 %Range2_all_ones_13 = select i1 %icmp_ln620_8, i1 %Range2_all_ones_11, i1 %Range2_all_ones_12

]]></Node>
<StgValue><ssdm name="Range2_all_ones_13"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:264 %Range1_all_ones_11 = and i1 %Range2_all_ones_13, i1 %Range1_all_ones_17

]]></Node>
<StgValue><ssdm name="Range1_all_ones_11"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:265 %Range1_all_zeros_8 = xor i1 %Range1_all_ones_17, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_8"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc22.1_ifconv:266 %icmp_ln630_3 = icmp_eq  i54 %Range2_V_8, i54 0

]]></Node>
<StgValue><ssdm name="icmp_ln630_3"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:267 %and_ln630_3 = and i1 %icmp_ln630_3, i1 %Range1_all_zeros_8

]]></Node>
<StgValue><ssdm name="and_ln630_3"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc22.1_ifconv:268 %icmp_ln631_3 = icmp_eq  i12 %pos2_3, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln631_3"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc22.1_ifconv:269 %select_ln631_7 = select i1 %icmp_ln631_3, i1 %Range1_all_zeros_8, i1 %Range1_all_ones_16

]]></Node>
<StgValue><ssdm name="select_ln631_7"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc22.1_ifconv:270 %select_ln631_8 = select i1 %icmp_ln631_3, i1 %Range1_all_ones_17, i1 %Range1_all_ones_16

]]></Node>
<StgValue><ssdm name="select_ln631_8"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:271 %xor_ln610_6 = xor i1 %icmp_ln610_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln610_6"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:272 %or_ln610_11 = or i1 %select_ln631_7, i1 %xor_ln610_6

]]></Node>
<StgValue><ssdm name="or_ln610_11"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:273 %and_ln628_7 = and i1 %icmp_ln620_7, i1 %icmp_ln610_7

]]></Node>
<StgValue><ssdm name="and_ln628_7"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:274 %and_ln628_8 = and i1 %and_ln628_7, i1 %Range1_all_ones_16

]]></Node>
<StgValue><ssdm name="and_ln628_8"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc22.1_ifconv:275 %deleted_zeros_3 = select i1 %and_ln628_8, i1 %and_ln630_3, i1 %or_ln610_11

]]></Node>
<StgValue><ssdm name="deleted_zeros_3"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:276 %or_ln610_12 = or i1 %select_ln631_8, i1 %xor_ln610_6

]]></Node>
<StgValue><ssdm name="or_ln610_12"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc22.1_ifconv:277 %deleted_ones_3 = select i1 %and_ln628_8, i1 %Range1_all_ones_11, i1 %or_ln610_12

]]></Node>
<StgValue><ssdm name="deleted_ones_3"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:278 %or_ln610_13 = or i1 %icmp_ln610_7, i1 %p_Result_230

]]></Node>
<StgValue><ssdm name="or_ln610_13"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:279 %xor_ln647_7 = xor i1 %deleted_zeros_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln647_7"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:280 %or_ln647_3 = or i1 %p_Result_230, i1 %xor_ln647_7

]]></Node>
<StgValue><ssdm name="or_ln647_3"/></StgValue>
</operation>

<operation id="427" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:281 %xor_ln647_8 = xor i1 %neg_src_94, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln647_8"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:282 %overflow_95 = and i1 %or_ln647_3, i1 %xor_ln647_8

]]></Node>
<StgValue><ssdm name="overflow_95"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:283 %and_ln648_7 = and i1 %p_Result_230, i1 %deleted_ones_3

]]></Node>
<StgValue><ssdm name="and_ln648_7"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:284 %xor_ln648_3 = xor i1 %and_ln648_7, i1 %or_ln610_13

]]></Node>
<StgValue><ssdm name="xor_ln648_3"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:285 %underflow_95 = and i1 %xor_ln648_3, i1 %neg_src_94

]]></Node>
<StgValue><ssdm name="underflow_95"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="icmp_ln24_1" val="1"/>
<literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:286 %or_ln302_3 = or i1 %underflow_95, i1 %overflow_95

]]></Node>
<StgValue><ssdm name="or_ln302_3"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0">
<![CDATA[
for.inc22.0.VITIS_LOOP_33_3_crit_edge.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="433" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc22.1_ifconv:97 %or_ln24_1 = or i6 %j, i6 2

]]></Node>
<StgValue><ssdm name="or_ln24_1"/></StgValue>
</operation>

<operation id="434" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="6">
<![CDATA[
for.inc22.1_ifconv:98 %zext_ln26 = zext i6 %or_ln24_1

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="435" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:188 %select_ln346_12 = select i1 %overflow_94, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_12"/></StgValue>
</operation>

<operation id="436" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:189 %xor_ln560_2 = xor i1 %icmp_ln560_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln560_2"/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:190 %and_ln302_5 = and i1 %or_ln302_2, i1 %xor_ln560_2

]]></Node>
<StgValue><ssdm name="and_ln302_5"/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:191 %and_ln302_6 = and i1 %and_ln302_5, i1 %icmp_ln600_2

]]></Node>
<StgValue><ssdm name="and_ln302_6"/></StgValue>
</operation>

<operation id="439" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:192 %select_ln302_2 = select i1 %and_ln302_6, i32 %select_ln346_12, i32 %p_Val2_203

]]></Node>
<StgValue><ssdm name="select_ln302_2"/></StgValue>
</operation>

<operation id="440" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:193 %select_ln560_2 = select i1 %icmp_ln560_2, i32 0, i32 %select_ln302_2

]]></Node>
<StgValue><ssdm name="select_ln560_2"/></StgValue>
</operation>

<operation id="441" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22.1_ifconv:194 %int_state_V_addr_5 = getelementptr i32 %int_state_V, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="int_state_V_addr_5"/></StgValue>
</operation>

<operation id="442" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
for.inc22.1_ifconv:195 %store_ln26 = store i32 %select_ln560_2, i6 %int_state_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="443" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc22.1_ifconv:196 %or_ln24_2 = or i6 %j, i6 3

]]></Node>
<StgValue><ssdm name="or_ln24_2"/></StgValue>
</operation>

<operation id="444" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="6">
<![CDATA[
for.inc22.1_ifconv:197 %zext_ln26_1 = zext i6 %or_ln24_2

]]></Node>
<StgValue><ssdm name="zext_ln26_1"/></StgValue>
</operation>

<operation id="445" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:287 %select_ln346_14 = select i1 %overflow_95, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_14"/></StgValue>
</operation>

<operation id="446" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:288 %xor_ln560_3 = xor i1 %icmp_ln560_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln560_3"/></StgValue>
</operation>

<operation id="447" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:289 %and_ln302_7 = and i1 %or_ln302_3, i1 %xor_ln560_3

]]></Node>
<StgValue><ssdm name="and_ln302_7"/></StgValue>
</operation>

<operation id="448" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.1_ifconv:290 %and_ln302_8 = and i1 %and_ln302_7, i1 %icmp_ln600_3

]]></Node>
<StgValue><ssdm name="and_ln302_8"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:291 %select_ln302_3 = select i1 %and_ln302_8, i32 %select_ln346_14, i32 %p_Val2_205

]]></Node>
<StgValue><ssdm name="select_ln302_3"/></StgValue>
</operation>

<operation id="450" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.1_ifconv:292 %select_ln560_3 = select i1 %icmp_ln560_3, i32 0, i32 %select_ln302_3

]]></Node>
<StgValue><ssdm name="select_ln560_3"/></StgValue>
</operation>

<operation id="451" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22.1_ifconv:293 %int_state_V_addr_6 = getelementptr i32 %int_state_V, i64 0, i64 %zext_ln26_1

]]></Node>
<StgValue><ssdm name="int_state_V_addr_6"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
for.inc22.1_ifconv:294 %store_ln26 = store i32 %select_ln560_3, i6 %int_state_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="453" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
for.inc22.1_ifconv:297 %br_ln24 = br void %for.inc22.0

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
