{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 19 21:31:29 2022 " "Info: Processing started: Mon Dec 19 21:31:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "test.v" "" { Text "D:/pROJECT/test.v" 3 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register x\[1\] register C\[3\]~reg0 67.11 MHz 14.9 ns Internal " "Info: Clock \"clk\" has Internal fmax of 67.11 MHz between source register \"x\[1\]\" and destination register \"C\[3\]~reg0\" (period= 14.9 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.200 ns + Longest register register " "Info: + Longest register to register delay is 14.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns x\[1\] 1 REG LC4_B29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_B29; Fanout = 2; REG Node = 'x\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[1] } "NODE_NAME" } } { "test.v" "" { Text "D:/pROJECT/test.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.400 ns) 0.900 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[1\] 2 COMB LC2_B30 2 " "Info: 2: + IC(0.500 ns) + CELL(0.400 ns) = 0.900 ns; Loc. = LC2_B30; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { x[1] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[1] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 1.000 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[2\] 3 COMB LC3_B30 2 " "Info: 3: + IC(0.000 ns) + CELL(0.100 ns) = 1.000 ns; Loc. = LC3_B30; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[1] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[2] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 1.100 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[3\] 4 COMB LC4_B30 2 " "Info: 4: + IC(0.000 ns) + CELL(0.100 ns) = 1.100 ns; Loc. = LC4_B30; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[2] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[3] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 1.200 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[4\] 5 COMB LC5_B30 2 " "Info: 5: + IC(0.000 ns) + CELL(0.100 ns) = 1.200 ns; Loc. = LC5_B30; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[3] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[4] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 1.300 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[5\] 6 COMB LC6_B30 2 " "Info: 6: + IC(0.000 ns) + CELL(0.100 ns) = 1.300 ns; Loc. = LC6_B30; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[4] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[5] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 1.400 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[6\] 7 COMB LC7_B30 2 " "Info: 7: + IC(0.000 ns) + CELL(0.100 ns) = 1.400 ns; Loc. = LC7_B30; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[6\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[5] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[6] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 1.500 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[7\] 8 COMB LC8_B30 2 " "Info: 8: + IC(0.000 ns) + CELL(0.100 ns) = 1.500 ns; Loc. = LC8_B30; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[6] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[7] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.100 ns) 1.900 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[8\] 9 COMB LC1_B32 2 " "Info: 9: + IC(0.300 ns) + CELL(0.100 ns) = 1.900 ns; Loc. = LC1_B32; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[8\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[7] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[8] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.000 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[9\] 10 COMB LC2_B32 2 " "Info: 10: + IC(0.000 ns) + CELL(0.100 ns) = 2.000 ns; Loc. = LC2_B32; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[9\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[8] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[9] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.100 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[10\] 11 COMB LC3_B32 2 " "Info: 11: + IC(0.000 ns) + CELL(0.100 ns) = 2.100 ns; Loc. = LC3_B32; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[10\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[9] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[10] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.200 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[11\] 12 COMB LC4_B32 2 " "Info: 12: + IC(0.000 ns) + CELL(0.100 ns) = 2.200 ns; Loc. = LC4_B32; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[11\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[10] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[11] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.300 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[12\] 13 COMB LC5_B32 2 " "Info: 13: + IC(0.000 ns) + CELL(0.100 ns) = 2.300 ns; Loc. = LC5_B32; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[12\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[11] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[12] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.400 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[13\] 14 COMB LC6_B32 2 " "Info: 14: + IC(0.000 ns) + CELL(0.100 ns) = 2.400 ns; Loc. = LC6_B32; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[13\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[12] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[13] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.500 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[14\] 15 COMB LC7_B32 2 " "Info: 15: + IC(0.000 ns) + CELL(0.100 ns) = 2.500 ns; Loc. = LC7_B32; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[14\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[13] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[14] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.600 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[15\] 16 COMB LC8_B32 2 " "Info: 16: + IC(0.000 ns) + CELL(0.100 ns) = 2.600 ns; Loc. = LC8_B32; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[15\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[14] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[15] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.100 ns) 3.000 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[16\] 17 COMB LC1_B34 2 " "Info: 17: + IC(0.300 ns) + CELL(0.100 ns) = 3.000 ns; Loc. = LC1_B34; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[16\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[15] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[16] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 3.100 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[17\] 18 COMB LC2_B34 2 " "Info: 18: + IC(0.000 ns) + CELL(0.100 ns) = 3.100 ns; Loc. = LC2_B34; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[17\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[16] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[17] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 3.200 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[18\] 19 COMB LC3_B34 2 " "Info: 19: + IC(0.000 ns) + CELL(0.100 ns) = 3.200 ns; Loc. = LC3_B34; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[18\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[17] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[18] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 3.300 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[19\] 20 COMB LC4_B34 2 " "Info: 20: + IC(0.000 ns) + CELL(0.100 ns) = 3.300 ns; Loc. = LC4_B34; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[19\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[18] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[19] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 3.400 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[20\] 21 COMB LC5_B34 2 " "Info: 21: + IC(0.000 ns) + CELL(0.100 ns) = 3.400 ns; Loc. = LC5_B34; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[20\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[19] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[20] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 3.500 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[21\] 22 COMB LC6_B34 2 " "Info: 22: + IC(0.000 ns) + CELL(0.100 ns) = 3.500 ns; Loc. = LC6_B34; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[21\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[20] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[21] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 3.600 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[22\] 23 COMB LC7_B34 2 " "Info: 23: + IC(0.000 ns) + CELL(0.100 ns) = 3.600 ns; Loc. = LC7_B34; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[22\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[21] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[22] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 3.700 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[23\] 24 COMB LC8_B34 2 " "Info: 24: + IC(0.000 ns) + CELL(0.100 ns) = 3.700 ns; Loc. = LC8_B34; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[23\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[22] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[23] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.900 ns) 4.900 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[24\] 25 COMB LC1_B36 2 " "Info: 25: + IC(0.300 ns) + CELL(0.900 ns) = 4.900 ns; Loc. = LC1_B36; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[24\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[23] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[24] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.800 ns) 6.100 ns Equal11~314 26 COMB LC3_B35 1 " "Info: 26: + IC(0.400 ns) + CELL(0.800 ns) = 6.100 ns; Loc. = LC3_B35; Fanout = 1; COMB Node = 'Equal11~314'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[24] Equal11~314 } "NODE_NAME" } } { "test.v" "" { Text "D:/pROJECT/test.v" 468 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 7.000 ns Equal11~316 27 COMB LC5_B35 1 " "Info: 27: + IC(0.100 ns) + CELL(0.800 ns) = 7.000 ns; Loc. = LC5_B35; Fanout = 1; COMB Node = 'Equal11~316'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Equal11~314 Equal11~316 } "NODE_NAME" } } { "test.v" "" { Text "D:/pROJECT/test.v" 468 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 8.100 ns Equal11~317 28 COMB LC6_B35 1 " "Info: 28: + IC(0.100 ns) + CELL(1.000 ns) = 8.100 ns; Loc. = LC6_B35; Fanout = 1; COMB Node = 'Equal11~317'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { Equal11~316 Equal11~317 } "NODE_NAME" } } { "test.v" "" { Text "D:/pROJECT/test.v" 468 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 9.000 ns Equal11~323 29 COMB LC1_B35 8 " "Info: 29: + IC(0.100 ns) + CELL(0.800 ns) = 9.000 ns; Loc. = LC1_B35; Fanout = 8; COMB Node = 'Equal11~323'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Equal11~317 Equal11~323 } "NODE_NAME" } } { "test.v" "" { Text "D:/pROJECT/test.v" 468 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 11.900 ns C~1587 30 COMB LC5_B3 1 " "Info: 30: + IC(1.800 ns) + CELL(1.100 ns) = 11.900 ns; Loc. = LC5_B3; Fanout = 1; COMB Node = 'C~1587'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Equal11~323 C~1587 } "NODE_NAME" } } { "test.v" "" { Text "D:/pROJECT/test.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.100 ns) 13.100 ns C~1583 31 COMB LC8_B3 3 " "Info: 31: + IC(0.100 ns) + CELL(1.100 ns) = 13.100 ns; Loc. = LC8_B3; Fanout = 3; COMB Node = 'C~1583'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { C~1587 C~1583 } "NODE_NAME" } } { "test.v" "" { Text "D:/pROJECT/test.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.600 ns) 14.200 ns C\[3\]~reg0 32 REG LC6_B1 3 " "Info: 32: + IC(0.500 ns) + CELL(0.600 ns) = 14.200 ns; Loc. = LC6_B1; Fanout = 3; REG Node = 'C\[3\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { C~1583 C[3]~reg0 } "NODE_NAME" } } { "test.v" "" { Text "D:/pROJECT/test.v" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.700 ns ( 68.31 % ) " "Info: Total cell delay = 9.700 ns ( 68.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.500 ns ( 31.69 % ) " "Info: Total interconnect delay = 4.500 ns ( 31.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.200 ns" { x[1] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[1] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[2] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[3] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[4] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[5] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[6] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[7] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[8] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[9] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[10] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[11] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[12] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[13] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[14] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[15] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[16] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[17] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[18] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[19] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[20] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[21] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[22] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[23] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[24] Equal11~314 Equal11~316 Equal11~317 Equal11~323 C~1587 C~1583 C[3]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.200 ns" { x[1] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[1] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[2] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[3] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[4] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[5] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[6] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[7] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[8] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[9] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[10] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[11] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[12] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[13] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[14] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[15] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[16] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[17] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[18] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[19] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[20] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[21] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[22] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[23] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[24] {} Equal11~314 {} Equal11~316 {} Equal11~317 {} Equal11~323 {} C~1587 {} C~1583 {} C[3]~reg0 {} } { 0.000ns 0.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.300ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.300ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.300ns 0.400ns 0.100ns 0.100ns 0.100ns 1.800ns 0.100ns 0.500ns } { 0.000ns 0.400ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.900ns 0.800ns 0.800ns 1.000ns 0.800ns 1.100ns 1.100ns 0.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.500 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 41 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 41; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "test.v" "" { Text "D:/pROJECT/test.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns C\[3\]~reg0 2 REG LC6_B1 3 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC6_B1; Fanout = 3; REG Node = 'C\[3\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clk C[3]~reg0 } "NODE_NAME" } } { "test.v" "" { Text "D:/pROJECT/test.v" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk C[3]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} C[3]~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.500 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 41 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 41; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "test.v" "" { Text "D:/pROJECT/test.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns x\[1\] 2 REG LC4_B29 2 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC4_B29; Fanout = 2; REG Node = 'x\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clk x[1] } "NODE_NAME" } } { "test.v" "" { Text "D:/pROJECT/test.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk x[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} x[1] {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk C[3]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} C[3]~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk x[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} x[1] {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "test.v" "" { Text "D:/pROJECT/test.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.400 ns + " "Info: + Micro setup delay of destination is 0.400 ns" {  } { { "test.v" "" { Text "D:/pROJECT/test.v" 36 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.200 ns" { x[1] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[1] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[2] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[3] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[4] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[5] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[6] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[7] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[8] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[9] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[10] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[11] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[12] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[13] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[14] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[15] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[16] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[17] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[18] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[19] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[20] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[21] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[22] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[23] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[24] Equal11~314 Equal11~316 Equal11~317 Equal11~323 C~1587 C~1583 C[3]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.200 ns" { x[1] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[1] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[2] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[3] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[4] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[5] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[6] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[7] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[8] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[9] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[10] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[11] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[12] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[13] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[14] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[15] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[16] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[17] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[18] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[19] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[20] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[21] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[22] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[23] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[24] {} Equal11~314 {} Equal11~316 {} Equal11~317 {} Equal11~323 {} C~1587 {} C~1583 {} C[3]~reg0 {} } { 0.000ns 0.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.300ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.300ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.300ns 0.400ns 0.100ns 0.100ns 0.100ns 1.800ns 0.100ns 0.500ns } { 0.000ns 0.400ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 0.900ns 0.800ns 0.800ns 1.000ns 0.800ns 1.100ns 1.100ns 0.600ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk C[3]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} C[3]~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk x[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} x[1] {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "ZF~reg0 B\[1\] clk 14.100 ns register " "Info: tsu for register \"ZF~reg0\" (data pin = \"B\[1\]\", clock pin = \"clk\") is 14.100 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.200 ns + Longest pin register " "Info: + Longest pin to register delay is 15.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns B\[1\] 1 PIN PIN_68 5 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_68; Fanout = 5; PIN Node = 'B\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "test.v" "" { Text "D:/pROJECT/test.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 5.600 ns LessThan0~316 2 COMB LC1_B17 1 " "Info: 2: + IC(1.700 ns) + CELL(1.100 ns) = 5.600 ns; Loc. = LC1_B17; Fanout = 1; COMB Node = 'LessThan0~316'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { B[1] LessThan0~316 } "NODE_NAME" } } { "test.v" "" { Text "D:/pROJECT/test.v" 443 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(1.100 ns) 7.500 ns LessThan0~318 3 COMB LC4_B12 5 " "Info: 3: + IC(0.800 ns) + CELL(1.100 ns) = 7.500 ns; Loc. = LC4_B12; Fanout = 5; COMB Node = 'LessThan0~318'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { LessThan0~316 LessThan0~318 } "NODE_NAME" } } { "test.v" "" { Text "D:/pROJECT/test.v" 443 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(1.000 ns) 9.300 ns C~1572 4 COMB LC2_B9 3 " "Info: 4: + IC(0.800 ns) + CELL(1.000 ns) = 9.300 ns; Loc. = LC2_B9; Fanout = 3; COMB Node = 'C~1572'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { LessThan0~318 C~1572 } "NODE_NAME" } } { "test.v" "" { Text "D:/pROJECT/test.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.700 ns) 10.900 ns C~1615 5 COMB LC3_B11 1 " "Info: 5: + IC(0.900 ns) + CELL(0.700 ns) = 10.900 ns; Loc. = LC3_B11; Fanout = 1; COMB Node = 'C~1615'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { C~1572 C~1615 } "NODE_NAME" } } { "test.v" "" { Text "D:/pROJECT/test.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 11.500 ns C~1617 6 COMB LC4_B11 1 " "Info: 6: + IC(0.000 ns) + CELL(0.600 ns) = 11.500 ns; Loc. = LC4_B11; Fanout = 1; COMB Node = 'C~1617'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { C~1615 C~1617 } "NODE_NAME" } } { "test.v" "" { Text "D:/pROJECT/test.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 12.500 ns C~1582 7 COMB LC5_B11 4 " "Info: 7: + IC(0.000 ns) + CELL(1.000 ns) = 12.500 ns; Loc. = LC5_B11; Fanout = 4; COMB Node = 'C~1582'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { C~1617 C~1582 } "NODE_NAME" } } { "test.v" "" { Text "D:/pROJECT/test.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.000 ns) 14.100 ns ZF~804 8 COMB LC4_B7 1 " "Info: 8: + IC(0.600 ns) + CELL(1.000 ns) = 14.100 ns; Loc. = LC4_B7; Fanout = 1; COMB Node = 'ZF~804'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { C~1582 ZF~804 } "NODE_NAME" } } { "test.v" "" { Text "D:/pROJECT/test.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.600 ns) 15.200 ns ZF~reg0 9 REG LC2_B2 1 " "Info: 9: + IC(0.500 ns) + CELL(0.600 ns) = 15.200 ns; Loc. = LC2_B2; Fanout = 1; REG Node = 'ZF~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { ZF~804 ZF~reg0 } "NODE_NAME" } } { "test.v" "" { Text "D:/pROJECT/test.v" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.900 ns ( 65.13 % ) " "Info: Total cell delay = 9.900 ns ( 65.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.300 ns ( 34.87 % ) " "Info: Total interconnect delay = 5.300 ns ( 34.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.200 ns" { B[1] LessThan0~316 LessThan0~318 C~1572 C~1615 C~1617 C~1582 ZF~804 ZF~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.200 ns" { B[1] {} B[1]~out {} LessThan0~316 {} LessThan0~318 {} C~1572 {} C~1615 {} C~1617 {} C~1582 {} ZF~804 {} ZF~reg0 {} } { 0.000ns 0.000ns 1.700ns 0.800ns 0.800ns 0.900ns 0.000ns 0.000ns 0.600ns 0.500ns } { 0.000ns 2.800ns 1.100ns 1.100ns 1.000ns 0.700ns 0.600ns 1.000ns 1.000ns 0.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.400 ns + " "Info: + Micro setup delay of destination is 0.400 ns" {  } { { "test.v" "" { Text "D:/pROJECT/test.v" 36 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.500 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 41 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 41; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "test.v" "" { Text "D:/pROJECT/test.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns ZF~reg0 2 REG LC2_B2 1 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC2_B2; Fanout = 1; REG Node = 'ZF~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clk ZF~reg0 } "NODE_NAME" } } { "test.v" "" { Text "D:/pROJECT/test.v" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk ZF~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} ZF~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.200 ns" { B[1] LessThan0~316 LessThan0~318 C~1572 C~1615 C~1617 C~1582 ZF~804 ZF~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.200 ns" { B[1] {} B[1]~out {} LessThan0~316 {} LessThan0~318 {} C~1572 {} C~1615 {} C~1617 {} C~1582 {} ZF~804 {} ZF~reg0 {} } { 0.000ns 0.000ns 1.700ns 0.800ns 0.800ns 0.900ns 0.000ns 0.000ns 0.600ns 0.500ns } { 0.000ns 2.800ns 1.100ns 1.100ns 1.000ns 0.700ns 0.600ns 1.000ns 1.000ns 0.600ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk ZF~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} ZF~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk C\[2\] C\[2\]~reg0 7.200 ns register " "Info: tco from clock \"clk\" to destination pin \"C\[2\]\" through register \"C\[2\]~reg0\" is 7.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.500 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 41 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 41; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "test.v" "" { Text "D:/pROJECT/test.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns C\[2\]~reg0 2 REG LC6_B7 3 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC6_B7; Fanout = 3; REG Node = 'C\[2\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clk C[2]~reg0 } "NODE_NAME" } } { "test.v" "" { Text "D:/pROJECT/test.v" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk C[2]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} C[2]~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "test.v" "" { Text "D:/pROJECT/test.v" 36 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.400 ns + Longest register pin " "Info: + Longest register to pin delay is 5.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C\[2\]~reg0 1 REG LC6_B7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_B7; Fanout = 3; REG Node = 'C\[2\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[2]~reg0 } "NODE_NAME" } } { "test.v" "" { Text "D:/pROJECT/test.v" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(3.800 ns) 5.400 ns C\[2\] 2 PIN PIN_10 0 " "Info: 2: + IC(1.600 ns) + CELL(3.800 ns) = 5.400 ns; Loc. = PIN_10; Fanout = 0; PIN Node = 'C\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { C[2]~reg0 C[2] } "NODE_NAME" } } { "test.v" "" { Text "D:/pROJECT/test.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.800 ns ( 70.37 % ) " "Info: Total cell delay = 3.800 ns ( 70.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 29.63 % ) " "Info: Total interconnect delay = 1.600 ns ( 29.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { C[2]~reg0 C[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.400 ns" { C[2]~reg0 {} C[2] {} } { 0.000ns 1.600ns } { 0.000ns 3.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk C[2]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} C[2]~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { C[2]~reg0 C[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.400 ns" { C[2]~reg0 {} C[2] {} } { 0.000ns 1.600ns } { 0.000ns 3.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "x\[18\] opcode\[2\] clk -0.900 ns register " "Info: th for register \"x\[18\]\" (data pin = \"opcode\[2\]\", clock pin = \"clk\") is -0.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.500 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 41 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 41; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "test.v" "" { Text "D:/pROJECT/test.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns x\[18\] 2 REG LC5_B33 3 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC5_B33; Fanout = 3; REG Node = 'x\[18\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clk x[18] } "NODE_NAME" } } { "test.v" "" { Text "D:/pROJECT/test.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk x[18] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} x[18] {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.700 ns + " "Info: + Micro hold delay of destination is 0.700 ns" {  } { { "test.v" "" { Text "D:/pROJECT/test.v" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.100 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns opcode\[2\] 1 PIN PIN_124 37 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_124; Fanout = 37; PIN Node = 'opcode\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { opcode[2] } "NODE_NAME" } } { "test.v" "" { Text "D:/pROJECT/test.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.800 ns) 2.400 ns x~6652 2 COMB LC2_B33 1 " "Info: 2: + IC(0.300 ns) + CELL(0.800 ns) = 2.400 ns; Loc. = LC2_B33; Fanout = 1; COMB Node = 'x~6652'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { opcode[2] x~6652 } "NODE_NAME" } } { "test.v" "" { Text "D:/pROJECT/test.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.600 ns) 3.100 ns x\[18\] 3 REG LC5_B33 3 " "Info: 3: + IC(0.100 ns) + CELL(0.600 ns) = 3.100 ns; Loc. = LC5_B33; Fanout = 3; REG Node = 'x\[18\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { x~6652 x[18] } "NODE_NAME" } } { "test.v" "" { Text "D:/pROJECT/test.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.700 ns ( 87.10 % ) " "Info: Total cell delay = 2.700 ns ( 87.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 12.90 % ) " "Info: Total interconnect delay = 0.400 ns ( 12.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { opcode[2] x~6652 x[18] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { opcode[2] {} opcode[2]~out {} x~6652 {} x[18] {} } { 0.000ns 0.000ns 0.300ns 0.100ns } { 0.000ns 1.300ns 0.800ns 0.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk x[18] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} x[18] {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { opcode[2] x~6652 x[18] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { opcode[2] {} opcode[2]~out {} x~6652 {} x[18] {} } { 0.000ns 0.000ns 0.300ns 0.100ns } { 0.000ns 1.300ns 0.800ns 0.600ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 19 21:31:29 2022 " "Info: Processing ended: Mon Dec 19 21:31:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
