# Reading pref.tcl
# do BuscaMinas_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4 {C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:08:02 on Oct 16,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4" C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/matriz.sv 
# -- Compiling module matriz
# 
# Top level modules:
# 	matriz
# End time: 16:08:02 on Oct 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4 {C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscarYAsignar.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:08:02 on Oct 16,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4" C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscarYAsignar.sv 
# -- Compiling module BuscarYAsignar
# ** Warning: C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscarYAsignar.sv(2): (vlog-13314) Defaulting port 'numerosABuscar' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscarYAsignar.sv(5): (vlog-13314) Defaulting port 'matrizPrincipal' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	BuscarYAsignar
# End time: 16:08:02 on Oct 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv -work work +incdir+C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4 {C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:08:03 on Oct 16,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4" C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv 
# -- Compiling module BuscaMinas
# 
# Top level modules:
# 	BuscaMinas
# End time: 16:08:03 on Oct 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4 {C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/listaRandom.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:08:03 on Oct 16,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4" C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/listaRandom.sv 
# -- Compiling module listaRandom
# 
# Top level modules:
# 	listaRandom
# End time: 16:08:03 on Oct 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4 {C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:08:03 on Oct 16,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4" C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas_tb.sv 
# -- Compiling module BuscaMinas_tb
# 
# Top level modules:
# 	BuscaMinas_tb
# End time: 16:08:03 on Oct 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  BuscaMinas_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" BuscaMinas_tb 
# Start time: 16:08:03 on Oct 16,2023
# Loading sv_std.std
# Loading work.BuscaMinas_tb
# Loading work.BuscaMinas
# Loading work.matriz
# Loading work.listaRandom
# Loading work.BuscarYAsignar
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'random'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /BuscaMinas_tb/uut/random File: C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv Line: 21
# ** Warning: (vsim-3722) C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas.sv(21): [TFMPC] - Missing connection for port 'randomValue'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Matriz: 000000000  [          0][          0]
# Matriz: 000000000  [          0][          1]
# Matriz: 000000000  [          0][          2]
# Matriz: 000000000  [          0][          3]
# Matriz: 000000000  [          0][          4]
# Matriz: 000000000  [          0][          5]
# Matriz: 000000000  [          0][          6]
# Matriz: 000000000  [          0][          7]
# Matriz: 000000000  [          1][          0]
# Matriz: 000000000  [          1][          1]
# Matriz: 000000000  [          1][          2]
# Matriz: 000000000  [          1][          3]
# Matriz: 000000000  [          1][          4]
# Matriz: 000000000  [          1][          5]
# Matriz: 000000000  [          1][          6]
# Matriz: 000000000  [          1][          7]
# Matriz: 000000000  [          2][          0]
# Matriz: 000000000  [          2][          1]
# Matriz: 000000000  [          2][          2]
# Matriz: 000000000  [          2][          3]
# Matriz: 000000000  [          2][          4]
# Matriz: 000000000  [          2][          5]
# Matriz: 000000000  [          2][          6]
# Matriz: 000000000  [          2][          7]
# Matriz: 000000000  [          3][          0]
# Matriz: 000000000  [          3][          1]
# Matriz: 000000000  [          3][          2]
# Matriz: 000000000  [          3][          3]
# Matriz: 000000000  [          3][          4]
# Matriz: 000000000  [          3][          5]
# Matriz: 000000000  [          3][          6]
# Matriz: 000000000  [          3][          7]
# Matriz: 000000000  [          4][          0]
# Matriz: 000000000  [          4][          1]
# Matriz: 000000000  [          4][          2]
# Matriz: 000000000  [          4][          3]
# Matriz: 000000000  [          4][          4]
# Matriz: 000000000  [          4][          5]
# Matriz: 000000000  [          4][          6]
# Matriz: 000000000  [          4][          7]
# Matriz: 000000000  [          5][          0]
# Matriz: 000000000  [          5][          1]
# Matriz: 000000000  [          5][          2]
# Matriz: 000000000  [          5][          3]
# Matriz: 000000000  [          5][          4]
# Matriz: 000000000  [          5][          5]
# Matriz: 000000000  [          5][          6]
# Matriz: 000000000  [          5][          7]
# Matriz: 000000000  [          6][          0]
# Matriz: 000000000  [          6][          1]
# Matriz: 000000000  [          6][          2]
# Matriz: 000000000  [          6][          3]
# Matriz: 000000000  [          6][          4]
# Matriz: 000000000  [          6][          5]
# Matriz: 000000000  [          6][          6]
# Matriz: 000000000  [          6][          7]
# Matriz: 000000000  [          7][          0]
# Matriz: 000000000  [          7][          1]
# Matriz: 000000000  [          7][          2]
# Matriz: 000000000  [          7][          3]
# Matriz: 000000000  [          7][          4]
# Matriz: 000000000  [          7][          5]
# Matriz: 000000000  [          7][          6]
# Matriz: 000000000  [          7][          7]
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# lista   x 
# ** Note: $finish    : C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas_tb.sv(36)
#    Time: 1010 ps  Iteration: 0  Instance: /BuscaMinas_tb
# 1
# Break in Module BuscaMinas_tb at C:/Users/Naheem/Documents/TEC/GitHub/njohnson_jmarschatz_gconejo_digital_design_lab_2023/Lab#4/BuscaMinas_tb.sv line 36
# End time: 17:07:25 on Oct 16,2023, Elapsed time: 0:59:22
# Errors: 0, Warnings: 2
