# Compile of adder.vhd was successful.
# Compile of adder_N.vhd was successful.
# Compile of addSub_N - Copy.vhd was successful.
# Compile of andg2.vhd was successful.
# Compile of invg.vhd was successful.
# Compile of mux2t1.vhd was successful.
# Compile of mux2t1_N.vhd was successful.
# Compile of onesComp_N.vhd was successful.
# Compile of org2.vhd was successful.
# Compile of tb_addSub_N.vhd was successful with warnings.
# Compile of xorg2.vhd was successful.
# 11 compiles, 0 failed with no errors.
vsim -gui work.tb_addsub_n -voptargs=+acc
# vsim -gui work.tb_addsub_n -voptargs="+acc" 
# Start time: 19:32:12 on Sep 07,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): U:/cpre381/Lab1/AddSub/addSub_N - Copy.vhd(71): (vopt-1550) Port 'i_D0' of component 'work.addSub_N(structural).mux2t1_N' and port 'i_D0' of entity 'work.mux2t1_N' have different sizes:  ([32,16]).
#         Region: /tb_addSub_N/DUT0/MUX2to1
# ** Error (suppressible): U:/cpre381/Lab1/AddSub/addSub_N - Copy.vhd(72): (vopt-1550) Port 'i_D1' of component 'work.addSub_N(structural).mux2t1_N' and port 'i_D1' of entity 'work.mux2t1_N' have different sizes:  ([32,16]).
#         Region: /tb_addSub_N/DUT0/MUX2to1
# ** Error (suppressible): U:/cpre381/Lab1/AddSub/addSub_N - Copy.vhd(73): (vopt-1550) Port 'o_O' of component 'work.addSub_N(structural).mux2t1_N' and port 'o_O' of entity 'work.mux2t1_N' have different sizes:  ([32,16]).
#         Region: /tb_addSub_N/DUT0/MUX2to1
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=1.
# Error loading design
# End time: 19:32:15 on Sep 07,2025, Elapsed time: 0:00:03
# Errors: 3, Warnings: 6
# Compile of mux2t1_N.vhd was successful.
vsim -gui -voptargs=+acc work.tb_addsub_n
# vsim -gui -voptargs="+acc" work.tb_addsub_n 
# Start time: 19:36:03 on Sep 07,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_addsub_n(mixed)#1
# Loading work.addsub_n(structural)#1
# Loading work.onescomp_n(structural)#1
# Loading work.invg(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading ieee.numeric_std(body)
# Loading work.mux2t1(structure)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.adder_n(structural)#1
# Loading work.adder(structure)#1
# Loading work.xorg2(dataflow)#1
add wave -position insertpoint  \
sim:/tb_addsub_n/s_inAdd_Sub \
sim:/tb_addsub_n/s_iA \
sim:/tb_addsub_n/s_iB \
sim:/tb_addsub_n/s_oS \
sim:/tb_addsub_n/s_oCout
run 200
quit -sim
# End time: 19:46:46 on Sep 07,2025, Elapsed time: 0:10:43
# Errors: 0, Warnings: 3
# Load canceled
# Compile of tb_addSub_N.vhd was successful with warnings.
vsim -gui -voptargs=+acc work.tb_addsub_n
# vsim -gui -voptargs="+acc" work.tb_addsub_n 
# Start time: 19:47:29 on Sep 07,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_addsub_n(mixed)#1
# Loading work.addsub_n(structural)#1
# Loading work.onescomp_n(structural)#1
# Loading work.invg(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading ieee.numeric_std(body)
# Loading work.mux2t1(structure)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.adder_n(structural)#1
# Loading work.adder(structure)#1
# Loading work.xorg2(dataflow)#1
add wave -position insertpoint  \
sim:/tb_addsub_n/s_inAdd_Sub \
sim:/tb_addsub_n/s_iA \
sim:/tb_addsub_n/s_iB \
sim:/tb_addsub_n/s_oS \
sim:/tb_addsub_n/s_oCout
run 200
# End time: 20:20:38 on Sep 07,2025, Elapsed time: 0:33:09
# Errors: 0, Warnings: 3
