# Exercise 4 - Finite-state Machine
![alt text](https://github.com/pawelgates/Verilog-Projects/blob/main/Exercise%204%20-%20Finite-state%20Machine/pics/diagram.png)

#### <ins>RTL</ins>:
![alt text](https://github.com/pawelgates/Verilog-Projects/blob/main/Exercise%204%20-%20Finite-state%20Machine/pics/RTL.png)
#### <ins>Modelsim Simulation:</ins>
![alt text](https://github.com/pawelgates/Verilog-Projects/blob/main/Exercise%204%20-%20Finite-state%20Machine/pics/tb.png)
