+incdir+"../rtl/"+"../sim/"

../rtl/adder.sv
../rtl/multiplier.sv
../rtl/operation1.sv


../sim/testbench_operation1.sv

+access+rw