digraph "CFG for '_Z9setRandomP12hiprandStatePii' function" {
	label="CFG for '_Z9setRandomP12hiprandStatePii' function";

	Node0x5c61140 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !5, !invariant.load !6\l  %9 = zext i16 %8 to i32\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %11 = mul i32 %10, %9\l  %12 = add i32 %11, %4\l  %13 = sext i32 %12 to i64\l  %14 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %0, i64 %13, i32 0, i32 0, i32 5, i64 0\l  %15 = load i32, i32 addrspace(1)* %14, align 8, !tbaa !7, !amdgpu.noclobber\l... !6\l  %16 = lshr i32 %15, 2\l  %17 = xor i32 %16, %15\l  %18 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %0, i64 %13, i32 0, i32 0, i32 5, i64 1\l  %19 = load i32, i32 addrspace(1)* %18, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  store i32 %19, i32 addrspace(1)* %14, align 8, !tbaa !7\l  %20 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %0, i64 %13, i32 0, i32 0, i32 5, i64 2\l  %21 = load i32, i32 addrspace(1)* %20, align 8, !tbaa !7, !amdgpu.noclobber\l... !6\l  store i32 %21, i32 addrspace(1)* %18, align 4, !tbaa !7\l  %22 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %0, i64 %13, i32 0, i32 0, i32 5, i64 3\l  %23 = load i32, i32 addrspace(1)* %22, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  store i32 %23, i32 addrspace(1)* %20, align 8, !tbaa !7\l  %24 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %0, i64 %13, i32 0, i32 0, i32 5, i64 4\l  %25 = load i32, i32 addrspace(1)* %24, align 8, !tbaa !7, !amdgpu.noclobber\l... !6\l  store i32 %25, i32 addrspace(1)* %22, align 4, !tbaa !7\l  %26 = shl i32 %25, 4\l  %27 = shl i32 %17, 1\l  %28 = xor i32 %27, %26\l  %29 = xor i32 %28, %17\l  %30 = xor i32 %29, %25\l  store i32 %30, i32 addrspace(1)* %24, align 8, !tbaa !7\l  %31 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %0, i64 %13, i32 0, i32 0, i32 0\l  %32 = load i32, i32 addrspace(1)* %31, align 8, !tbaa !11, !amdgpu.noclobber\l... !6\l  %33 = add i32 %32, 362437\l  store i32 %33, i32 addrspace(1)* %31, align 8, !tbaa !11\l  %34 = add i32 %33, %30\l  %35 = urem i32 %34, %2\l  %36 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %13\l  store i32 %35, i32 addrspace(1)* %36, align 4, !tbaa !7\l  ret void\l}"];
}
