Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: prac3_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "prac3_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "prac3_top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : prac3_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "\\vboxsvr\vmsf\ssee_prac3_rl_2022\ipcore_dir\dcm_100m_5m.vhd" into library work
Parsing entity <dcm_100m_5m>.
Parsing architecture <xilinx> of entity <dcm_100m_5m>.
Parsing VHDL file "\\vboxsvr\vmsf\ssee_prac3_rl_2022\ipcore_dir\cont_16bits.vhd" into library work
Parsing entity <cont_16bits>.
Parsing architecture <cont_16bits_a> of entity <cont_16bits>.
Parsing VHDL file "\\vboxsvr\vmsf\ssee_prac3_rl_2022\ipcore_dir\cont_3b.vhd" into library work
Parsing entity <cont_3b>.
Parsing architecture <cont_3b_a> of entity <cont_3b>.
Parsing VHDL file "\\vboxsvr\vmsf\ssee_prac3_rl_2022\ipcore_dir\multip_8x8u.vhd" into library work
Parsing entity <multip_8x8u>.
Parsing architecture <multip_8x8u_a> of entity <multip_8x8u>.
Parsing VHDL file "\\vboxsvr\vmsf\ssee_prac3_rl_2022\ipcore_dir\sumres16bu.vhd" into library work
Parsing entity <sumres16bu>.
Parsing architecture <sumres16bu_a> of entity <sumres16bu>.
Parsing VHDL file "\\vboxsvr\vmsf\ssee_prac3_rl_2022\ipcore_dir\sumres_16bs.vhd" into library work
Parsing entity <sumres_16bs>.
Parsing architecture <sumres_16bs_a> of entity <sumres_16bs>.
Parsing VHDL file "\\vboxsvr\vmsf\ssee_prac3_rl_2022\ipcore_dir\microblaze_prac3.vhd" into library work
Parsing VHDL file "\\vboxsvr\vmsf\ssee_prac3_rl_2022\regdesp8b_lsb.vhf" into library work
Parsing entity <M2_1_HXILINX_regdesp8b_lsb>.
Parsing architecture <M2_1_HXILINX_regdesp8b_lsb_V> of entity <m2_1_hxilinx_regdesp8b_lsb>.
Parsing entity <regdesp8b_lsb>.
Parsing architecture <BEHAVIORAL> of entity <regdesp8b_lsb>.
Parsing VHDL file "\\vboxsvr\vmsf\ssee_prac3_rl_2022\regdesp8b.vhf" into library work
Parsing entity <M2_1_HXILINX_regdesp8b>.
Parsing architecture <M2_1_HXILINX_regdesp8b_V> of entity <m2_1_hxilinx_regdesp8b>.
Parsing entity <regdesp8b>.
Parsing architecture <BEHAVIORAL> of entity <regdesp8b>.
Parsing VHDL file "\\vboxsvr\vmsf\ssee_prac3_rl_2022\ctrl_multip_cpmpl.vhd" into library work
Parsing entity <ctrl_multip_compl>.
Parsing architecture <ctrl_multip_compl_arch> of entity <ctrl_multip_compl>.
Parsing VHDL file "\\vboxsvr\vmsf\ssee_prac3_rl_2022\cont_anillo_ce.vhf" into library work
Parsing entity <cont_anillo_ce>.
Parsing architecture <BEHAVIORAL> of entity <cont_anillo_ce>.
Parsing VHDL file "\\vboxsvr\vmsf\ssee_prac3_rl_2022\control_bin_bcd.vhd" into library work
Parsing entity <control_bin_bcd>.
Parsing architecture <control_bin_bcd_arch> of entity <control_bin_bcd>.
Parsing VHDL file "\\vboxsvr\vmsf\ssee_prac3_rl_2022\Bin_A_BCD_decim.vhf" into library work
Parsing entity <M2_1_HXILINX_Bin_A_BCD_decim>.
Parsing architecture <M2_1_HXILINX_Bin_A_BCD_decim_V> of entity <m2_1_hxilinx_bin_a_bcd_decim>.
Parsing entity <Bin_A_BCD_decim>.
Parsing architecture <BEHAVIORAL> of entity <bin_a_bcd_decim>.
Parsing VHDL file "\\vboxsvr\vmsf\ssee_prac3_rl_2022\Bin_A_BCD.vhf" into library work
Parsing entity <COMPM4_HXILINX_Bin_A_BCD>.
Parsing architecture <COMPM4_HXILINX_Bin_A_BCD_V> of entity <compm4_hxilinx_bin_a_bcd>.
Parsing entity <M2_1_HXILINX_Bin_A_BCD>.
Parsing architecture <M2_1_HXILINX_Bin_A_BCD_V> of entity <m2_1_hxilinx_bin_a_bcd>.
Parsing entity <Bin_A_BCD>.
Parsing architecture <BEHAVIORAL> of entity <bin_a_bcd>.
Parsing VHDL file "\\vboxsvr\vmsf\ssee_prac3_rl_2022\bcd_bin_1_decimal.vhd" into library work
Parsing entity <bcd_bin_1_decimal>.
Parsing architecture <Behavioral> of entity <bcd_bin_1_decimal>.
Parsing VHDL file "\\vboxsvr\vmsf\ssee_prac3_rl_2022\teclado_4x4.vhf" into library work
Parsing entity <FD4CE_HXILINX_teclado_4x4>.
Parsing architecture <Behavioral> of entity <fd4ce_hxilinx_teclado_4x4>.
Parsing entity <cont_anillo_ce_MUSER_teclado_4x4>.
Parsing architecture <BEHAVIORAL> of entity <cont_anillo_ce_muser_teclado_4x4>.
Parsing entity <teclado_4x4>.
Parsing architecture <BEHAVIORAL> of entity <teclado_4x4>.
Parsing VHDL file "\\vboxsvr\vmsf\ssee_prac3_rl_2022\sincroniza.vhf" into library work
Parsing entity <sincroniza>.
Parsing architecture <BEHAVIORAL> of entity <sincroniza>.
Parsing VHDL file "\\vboxsvr\vmsf\ssee_prac3_rl_2022\reg_desp_8b_4_cifras.vhf" into library work
Parsing entity <reg_desp_8b_4_cifras>.
Parsing architecture <BEHAVIORAL> of entity <reg_desp_8b_4_cifras>.
Parsing VHDL file "\\vboxsvr\vmsf\ssee_prac3_rl_2022\reg_desp_2_cifras.vhf" into library work
Parsing entity <reg_desp_2_cifras>.
Parsing architecture <BEHAVIORAL> of entity <reg_desp_2_cifras>.
Parsing VHDL file "\\vboxsvr\vmsf\ssee_prac3_rl_2022\mux_ES_7seg.vhf" into library work
Parsing entity <M2_1E_HXILINX_mux_ES_7seg>.
Parsing architecture <M2_1E_HXILINX_mux_ES_7seg_V> of entity <m2_1e_hxilinx_mux_es_7seg>.
Parsing entity <M4_1E_HXILINX_mux_ES_7seg>.
Parsing architecture <M4_1E_HXILINX_mux_ES_7seg_V> of entity <m4_1e_hxilinx_mux_es_7seg>.
Parsing entity <M2_1_HXILINX_mux_ES_7seg>.
Parsing architecture <M2_1_HXILINX_mux_ES_7seg_V> of entity <m2_1_hxilinx_mux_es_7seg>.
Parsing entity <mux_ES_7seg>.
Parsing architecture <BEHAVIORAL> of entity <mux_es_7seg>.
Parsing VHDL file "\\vboxsvr\vmsf\ssee_prac3_rl_2022\multip_complejo_serie.vhf" into library work
Parsing entity <FD16RE_HXILINX_multip_complejo_serie>.
Parsing architecture <Behavioral> of entity <fd16re_hxilinx_multip_complejo_serie>.
Parsing entity <M2_1_HXILINX_multip_complejo_serie>.
Parsing architecture <M2_1_HXILINX_multip_complejo_serie_V> of entity <m2_1_hxilinx_multip_complejo_serie>.
Parsing entity <multip_complejo_serie>.
Parsing architecture <BEHAVIORAL> of entity <multip_complejo_serie>.
Parsing VHDL file "\\vboxsvr\vmsf\ssee_prac3_rl_2022\detector.vhf" into library work
Parsing entity <detector>.
Parsing architecture <BEHAVIORAL> of entity <detector>.
Parsing VHDL file "\\vboxsvr\vmsf\ssee_prac3_rl_2022\ctrl_entz_sal.vhd" into library work
Parsing entity <ctrl_entz_sal>.
Parsing architecture <ctrl_entz_sal_arch> of entity <ctrl_entz_sal>.
Parsing VHDL file "\\vboxsvr\vmsf\ssee_prac3_rl_2022\ctrl_datos_micro.vhd" into library work
Parsing entity <ctrl_datos_micro>.
Parsing architecture <ctrl_datos_micro_arch> of entity <ctrl_datos_micro>.
Parsing VHDL file "\\vboxsvr\vmsf\ssee_prac3_rl_2022\Conversor_Bin_BCD_decim.vhf" into library work
Parsing entity <COMPM4_HXILINX_Conversor_Bin_BCD_decim>.
Parsing architecture <COMPM4_HXILINX_Conversor_Bin_BCD_decim_V> of entity <compm4_hxilinx_conversor_bin_bcd_decim>.
Parsing entity <FD4RE_HXILINX_Conversor_Bin_BCD_decim>.
Parsing architecture <Behavioral> of entity <fd4re_hxilinx_conversor_bin_bcd_decim>.
Parsing entity <M2_1_HXILINX_Conversor_Bin_BCD_decim>.
Parsing architecture <M2_1_HXILINX_Conversor_Bin_BCD_decim_V> of entity <m2_1_hxilinx_conversor_bin_bcd_decim>.
Parsing entity <Bin_A_BCD_decim_MUSER_Conversor_Bin_BCD_decim>.
Parsing architecture <BEHAVIORAL> of entity <bin_a_bcd_decim_muser_conversor_bin_bcd_decim>.
Parsing entity <regdesp8b_lsb_MUSER_Conversor_Bin_BCD_decim>.
Parsing architecture <BEHAVIORAL> of entity <regdesp8b_lsb_muser_conversor_bin_bcd_decim>.
Parsing entity <Bin_A_BCD_MUSER_Conversor_Bin_BCD_decim>.
Parsing architecture <BEHAVIORAL> of entity <bin_a_bcd_muser_conversor_bin_bcd_decim>.
Parsing entity <regdesp8b_MUSER_Conversor_Bin_BCD_decim>.
Parsing architecture <BEHAVIORAL> of entity <regdesp8b_muser_conversor_bin_bcd_decim>.
Parsing entity <Conversor_Bin_BCD_decim>.
Parsing architecture <BEHAVIORAL> of entity <conversor_bin_bcd_decim>.
Parsing VHDL file "\\vboxsvr\vmsf\ssee_prac3_rl_2022\Conversor_BCD_Bin_1decim.vhf" into library work
Parsing entity <Conversor_BCD_Bin_1decim>.
Parsing architecture <BEHAVIORAL> of entity <conversor_bcd_bin_1decim>.
Parsing VHDL file "\\vboxsvr\vmsf\ssee_prac3_rl_2022\Comp_Num_Letra.vhf" into library work
Parsing entity <COMPM4_HXILINX_Comp_Num_Letra>.
Parsing architecture <COMPM4_HXILINX_Comp_Num_Letra_V> of entity <compm4_hxilinx_comp_num_letra>.
Parsing entity <FD4RE_HXILINX_Comp_Num_Letra>.
Parsing architecture <Behavioral> of entity <fd4re_hxilinx_comp_num_letra>.
Parsing entity <COMP4_HXILINX_Comp_Num_Letra>.
Parsing architecture <COMP4_HXILINX_Comp_Num_Letra_V> of entity <comp4_hxilinx_comp_num_letra>.
Parsing entity <Comp_Num_Letra>.
Parsing architecture <BEHAVIORAL> of entity <comp_num_letra>.
Parsing VHDL file "\\vboxsvr\vmsf\ssee_prac3_rl_2022\complemento_a_dos.vhf" into library work
Parsing entity <complemento_a_dos>.
Parsing architecture <BEHAVIORAL> of entity <complemento_a_dos>.
Parsing VHDL file "\\vboxsvr\vmsf\ssee_prac3_rl_2022\codif_tecla.vhf" into library work
Parsing entity <OR8_HXILINX_codif_tecla>.
Parsing architecture <OR8_HXILINX_codif_tecla_V> of entity <or8_hxilinx_codif_tecla>.
Parsing entity <FD4CE_HXILINX_codif_tecla>.
Parsing architecture <Behavioral> of entity <fd4ce_hxilinx_codif_tecla>.
Parsing entity <nivel_a_pulso_MUSER_codif_tecla>.
Parsing architecture <BEHAVIORAL> of entity <nivel_a_pulso_muser_codif_tecla>.
Parsing entity <codif_tecla>.
Parsing architecture <BEHAVIORAL> of entity <codif_tecla>.
Parsing VHDL file "\\vboxsvr\vmsf\ssee_prac3_rl_2022\bcd_7seg_neg.vhd" into library work
Parsing entity <bcd_7seg_neg>.
Parsing architecture <Behavioral> of entity <bcd_7seg_neg>.
Parsing VHDL file "\\vboxsvr\vmsf\ssee_prac3_rl_2022\teclado_hexa_completo.vhf" into library work
Parsing entity <OR8_HXILINX_teclado_hexa_completo>.
Parsing architecture <OR8_HXILINX_teclado_hexa_completo_V> of entity <or8_hxilinx_teclado_hexa_completo>.
Parsing entity <FD4CE_HXILINX_teclado_hexa_completo>.
Parsing architecture <Behavioral> of entity <fd4ce_hxilinx_teclado_hexa_completo>.
Parsing entity <cont_anillo_ce_MUSER_teclado_hexa_completo>.
Parsing architecture <BEHAVIORAL> of entity <cont_anillo_ce_muser_teclado_hexa_completo>.
Parsing entity <teclado_4x4_MUSER_teclado_hexa_completo>.
Parsing architecture <BEHAVIORAL> of entity <teclado_4x4_muser_teclado_hexa_completo>.
Parsing entity <detector_MUSER_teclado_hexa_completo>.
Parsing architecture <BEHAVIORAL> of entity <detector_muser_teclado_hexa_completo>.
Parsing entity <nivel_a_pulso_MUSER_teclado_hexa_completo>.
Parsing architecture <BEHAVIORAL> of entity <nivel_a_pulso_muser_teclado_hexa_completo>.
Parsing entity <codif_tecla_MUSER_teclado_hexa_completo>.
Parsing architecture <BEHAVIORAL> of entity <codif_tecla_muser_teclado_hexa_completo>.
Parsing entity <teclado_hexa_completo>.
Parsing architecture <BEHAVIORAL> of entity <teclado_hexa_completo>.
Parsing VHDL file "\\vboxsvr\vmsf\ssee_prac3_rl_2022\sinc_entrada.vhf" into library work
Parsing entity <sincroniza_MUSER_sinc_entrada>.
Parsing architecture <BEHAVIORAL> of entity <sincroniza_muser_sinc_entrada>.
Parsing entity <nivel_a_pulso_MUSER_sinc_entrada>.
Parsing architecture <BEHAVIORAL> of entity <nivel_a_pulso_muser_sinc_entrada>.
Parsing entity <sinc_entrada>.
Parsing architecture <BEHAVIORAL> of entity <sinc_entrada>.
Parsing VHDL file "\\vboxsvr\vmsf\ssee_prac3_rl_2022\Remote_Lab.vhd" into library work
Parsing entity <Remote_Lab>.
Parsing architecture <Behavioral> of entity <remote_lab>.
Parsing entity <Modulo>.
Parsing architecture <Behavioral> of entity <modulo>.
Parsing entity <Division>.
Parsing architecture <Behavioral> of entity <division>.
Parsing entity <Genera_Tono>.
Parsing architecture <behavioral> of entity <genera_tono>.
Parsing VHDL file "\\vboxsvr\vmsf\ssee_prac3_rl_2022\displays_7seg_nexys3_RemLab.vhf" into library work
Parsing entity <displays_7seg_nexys3_RemLab>.
Parsing architecture <BEHAVIORAL> of entity <displays_7seg_nexys3_remlab>.
Parsing VHDL file "\\vboxsvr\vmsf\ssee_prac3_rl_2022\bloque_calculo.vhf" into library work
Parsing entity <COMPM4_HXILINX_bloque_calculo>.
Parsing architecture <COMPM4_HXILINX_bloque_calculo_V> of entity <compm4_hxilinx_bloque_calculo>.
Parsing entity <FD4RE_HXILINX_bloque_calculo>.
Parsing architecture <Behavioral> of entity <fd4re_hxilinx_bloque_calculo>.
Parsing entity <M2_1E_HXILINX_bloque_calculo>.
Parsing architecture <M2_1E_HXILINX_bloque_calculo_V> of entity <m2_1e_hxilinx_bloque_calculo>.
Parsing entity <COMP4_HXILINX_bloque_calculo>.
Parsing architecture <COMP4_HXILINX_bloque_calculo_V> of entity <comp4_hxilinx_bloque_calculo>.
Parsing entity <M4_1E_HXILINX_bloque_calculo>.
Parsing architecture <M4_1E_HXILINX_bloque_calculo_V> of entity <m4_1e_hxilinx_bloque_calculo>.
Parsing entity <FD16RE_HXILINX_bloque_calculo>.
Parsing architecture <Behavioral> of entity <fd16re_hxilinx_bloque_calculo>.
Parsing entity <M2_1_HXILINX_bloque_calculo>.
Parsing architecture <M2_1_HXILINX_bloque_calculo_V> of entity <m2_1_hxilinx_bloque_calculo>.
Parsing entity <complemento_a_dos_MUSER_bloque_calculo>.
Parsing architecture <BEHAVIORAL> of entity <complemento_a_dos_muser_bloque_calculo>.
Parsing entity <mux_ES_7seg_MUSER_bloque_calculo>.
Parsing architecture <BEHAVIORAL> of entity <mux_es_7seg_muser_bloque_calculo>.
Parsing entity <Bin_A_BCD_decim_MUSER_bloque_calculo>.
Parsing architecture <BEHAVIORAL> of entity <bin_a_bcd_decim_muser_bloque_calculo>.
Parsing entity <regdesp8b_lsb_MUSER_bloque_calculo>.
Parsing architecture <BEHAVIORAL> of entity <regdesp8b_lsb_muser_bloque_calculo>.
Parsing entity <Bin_A_BCD_MUSER_bloque_calculo>.
Parsing architecture <BEHAVIORAL> of entity <bin_a_bcd_muser_bloque_calculo>.
Parsing entity <regdesp8b_MUSER_bloque_calculo>.
Parsing architecture <BEHAVIORAL> of entity <regdesp8b_muser_bloque_calculo>.
Parsing entity <Conversor_Bin_BCD_decim_MUSER_bloque_calculo>.
Parsing architecture <BEHAVIORAL> of entity <conversor_bin_bcd_decim_muser_bloque_calculo>.
Parsing entity <Conversor_BCD_Bin_1decim_MUSER_bloque_calculo>.
Parsing architecture <BEHAVIORAL> of entity <conversor_bcd_bin_1decim_muser_bloque_calculo>.
Parsing entity <reg_desp_8b_4_cifras_MUSER_bloque_calculo>.
Parsing architecture <BEHAVIORAL> of entity <reg_desp_8b_4_cifras_muser_bloque_calculo>.
Parsing entity <reg_desp_2_cifras_MUSER_bloque_calculo>.
Parsing architecture <BEHAVIORAL> of entity <reg_desp_2_cifras_muser_bloque_calculo>.
Parsing entity <multip_complejo_serie_MUSER_bloque_calculo>.
Parsing architecture <BEHAVIORAL> of entity <multip_complejo_serie_muser_bloque_calculo>.
Parsing entity <Comp_Num_Letra_MUSER_bloque_calculo>.
Parsing architecture <BEHAVIORAL> of entity <comp_num_letra_muser_bloque_calculo>.
Parsing entity <bloque_calculo>.
Parsing architecture <BEHAVIORAL> of entity <bloque_calculo>.
Parsing VHDL file "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" into library work
Parsing entity <COMPM4_HXILINX_prac3_top>.
Parsing architecture <COMPM4_HXILINX_prac3_top_V> of entity <compm4_hxilinx_prac3_top>.
Parsing entity <FD4RE_HXILINX_prac3_top>.
Parsing architecture <Behavioral> of entity <fd4re_hxilinx_prac3_top>.
Parsing entity <M2_1E_HXILINX_prac3_top>.
Parsing architecture <M2_1E_HXILINX_prac3_top_V> of entity <m2_1e_hxilinx_prac3_top>.
Parsing entity <IFD4_HXILINX_prac3_top>.
Parsing architecture <Behavioral> of entity <ifd4_hxilinx_prac3_top>.
Parsing entity <IFD8_HXILINX_prac3_top>.
Parsing architecture <Behavioral> of entity <ifd8_hxilinx_prac3_top>.
Parsing entity <COMP4_HXILINX_prac3_top>.
Parsing architecture <COMP4_HXILINX_prac3_top_V> of entity <comp4_hxilinx_prac3_top>.
Parsing entity <OFD8_HXILINX_prac3_top>.
Parsing architecture <Behavioral> of entity <ofd8_hxilinx_prac3_top>.
Parsing entity <OR8_HXILINX_prac3_top>.
Parsing architecture <OR8_HXILINX_prac3_top_V> of entity <or8_hxilinx_prac3_top>.
Parsing entity <FD4CE_HXILINX_prac3_top>.
Parsing architecture <Behavioral> of entity <fd4ce_hxilinx_prac3_top>.
Parsing entity <M4_1E_HXILINX_prac3_top>.
Parsing architecture <M4_1E_HXILINX_prac3_top_V> of entity <m4_1e_hxilinx_prac3_top>.
Parsing entity <FD16RE_HXILINX_prac3_top>.
Parsing architecture <Behavioral> of entity <fd16re_hxilinx_prac3_top>.
Parsing entity <OFD_HXILINX_prac3_top>.
Parsing architecture <Behavioral> of entity <ofd_hxilinx_prac3_top>.
Parsing entity <M2_1_HXILINX_prac3_top>.
Parsing architecture <M2_1_HXILINX_prac3_top_V> of entity <m2_1_hxilinx_prac3_top>.
Parsing entity <IFD_HXILINX_prac3_top>.
Parsing architecture <Behavioral> of entity <ifd_hxilinx_prac3_top>.
Parsing entity <complemento_a_dos_MUSER_prac3_top>.
Parsing architecture <BEHAVIORAL> of entity <complemento_a_dos_muser_prac3_top>.
Parsing entity <mux_ES_7seg_MUSER_prac3_top>.
Parsing architecture <BEHAVIORAL> of entity <mux_es_7seg_muser_prac3_top>.
Parsing entity <Bin_A_BCD_decim_MUSER_prac3_top>.
Parsing architecture <BEHAVIORAL> of entity <bin_a_bcd_decim_muser_prac3_top>.
Parsing entity <regdesp8b_lsb_MUSER_prac3_top>.
Parsing architecture <BEHAVIORAL> of entity <regdesp8b_lsb_muser_prac3_top>.
Parsing entity <Bin_A_BCD_MUSER_prac3_top>.
Parsing architecture <BEHAVIORAL> of entity <bin_a_bcd_muser_prac3_top>.
Parsing entity <regdesp8b_MUSER_prac3_top>.
Parsing architecture <BEHAVIORAL> of entity <regdesp8b_muser_prac3_top>.
Parsing entity <Conversor_Bin_BCD_decim_MUSER_prac3_top>.
Parsing architecture <BEHAVIORAL> of entity <conversor_bin_bcd_decim_muser_prac3_top>.
Parsing entity <Conversor_BCD_Bin_1decim_MUSER_prac3_top>.
Parsing architecture <BEHAVIORAL> of entity <conversor_bcd_bin_1decim_muser_prac3_top>.
Parsing entity <reg_desp_8b_4_cifras_MUSER_prac3_top>.
Parsing architecture <BEHAVIORAL> of entity <reg_desp_8b_4_cifras_muser_prac3_top>.
Parsing entity <reg_desp_2_cifras_MUSER_prac3_top>.
Parsing architecture <BEHAVIORAL> of entity <reg_desp_2_cifras_muser_prac3_top>.
Parsing entity <multip_complejo_serie_MUSER_prac3_top>.
Parsing architecture <BEHAVIORAL> of entity <multip_complejo_serie_muser_prac3_top>.
Parsing entity <Comp_Num_Letra_MUSER_prac3_top>.
Parsing architecture <BEHAVIORAL> of entity <comp_num_letra_muser_prac3_top>.
Parsing entity <bloque_calculo_MUSER_prac3_top>.
Parsing architecture <BEHAVIORAL> of entity <bloque_calculo_muser_prac3_top>.
Parsing entity <displays_7seg_nexys3_RemLab_MUSER_prac3_top>.
Parsing architecture <BEHAVIORAL> of entity <displays_7seg_nexys3_remlab_muser_prac3_top>.
Parsing entity <sincroniza_MUSER_prac3_top>.
Parsing architecture <BEHAVIORAL> of entity <sincroniza_muser_prac3_top>.
Parsing entity <nivel_a_pulso_MUSER_prac3_top>.
Parsing architecture <BEHAVIORAL> of entity <nivel_a_pulso_muser_prac3_top>.
Parsing entity <sinc_entrada_MUSER_prac3_top>.
Parsing architecture <BEHAVIORAL> of entity <sinc_entrada_muser_prac3_top>.
Parsing entity <cont_anillo_ce_MUSER_prac3_top>.
Parsing architecture <BEHAVIORAL> of entity <cont_anillo_ce_muser_prac3_top>.
Parsing entity <teclado_4x4_MUSER_prac3_top>.
Parsing architecture <BEHAVIORAL> of entity <teclado_4x4_muser_prac3_top>.
Parsing entity <detector_MUSER_prac3_top>.
Parsing architecture <BEHAVIORAL> of entity <detector_muser_prac3_top>.
Parsing entity <codif_tecla_MUSER_prac3_top>.
Parsing architecture <BEHAVIORAL> of entity <codif_tecla_muser_prac3_top>.
Parsing entity <teclado_hexa_completo_MUSER_prac3_top>.
Parsing architecture <BEHAVIORAL> of entity <teclado_hexa_completo_muser_prac3_top>.
Parsing entity <prac3_top>.
Parsing architecture <BEHAVIORAL> of entity <prac3_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <prac3_top> (architecture <BEHAVIORAL>) from library <work>.
WARNING:HDLCompiler:89 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" Line 4497: <microblaze_prac3> remains a black-box since it has no binding entity.

Elaborating entity <teclado_hexa_completo_MUSER_prac3_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <teclado_4x4_MUSER_prac3_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <FD4CE_HXILINX_prac3_top> (architecture <Behavioral>) from library <work>.

Elaborating entity <cont_anillo_ce_MUSER_prac3_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <cont_3b> (architecture <cont_3b_a>) from library <work>.

Elaborating entity <detector_MUSER_prac3_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <codif_tecla_MUSER_prac3_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <OR8_HXILINX_prac3_top> (architecture <OR8_HXILINX_prac3_top_V>) from library <work>.

Elaborating entity <nivel_a_pulso_MUSER_prac3_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <OFD8_HXILINX_prac3_top> (architecture <Behavioral>) from library <work>.

Elaborating entity <OFD_HXILINX_prac3_top> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <IFD4_HXILINX_prac3_top> (architecture <Behavioral>) from library <work>.

Elaborating entity <IFD_HXILINX_prac3_top> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <dcm_100m_5m> (architecture <xilinx>) from library <work>.

Elaborating entity <cont_16bits> (architecture <cont_16bits_a>) from library <work>.

Elaborating entity <IFD8_HXILINX_prac3_top> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" Line 5047: Assignment to boton_der ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" Line 5048: Assignment to boton_aba ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" Line 5049: Assignment to boton_izq ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" Line 5050: Assignment to boton_arr ignored, since the identifier is never used

Elaborating entity <Remote_Lab> (architecture <Behavioral>) from library <work>.

Elaborating entity <Modulo> (architecture <Behavioral>) from library <work>.

Elaborating entity <Division> (architecture <Behavioral>) from library <work>.

Elaborating entity <Genera_Tono> (architecture <behavioral>) from library <work>.

Elaborating entity <sinc_entrada_MUSER_prac3_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <sincroniza_MUSER_prac3_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <bloque_calculo_MUSER_prac3_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Comp_Num_Letra_MUSER_prac3_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <COMPM4_HXILINX_prac3_top> (architecture <COMPM4_HXILINX_prac3_top_V>) from library <work>.

Elaborating entity <FD4RE_HXILINX_prac3_top> (architecture <Behavioral>) from library <work>.

Elaborating entity <COMP4_HXILINX_prac3_top> (architecture <COMP4_HXILINX_prac3_top_V>) from library <work>.

Elaborating entity <multip_complejo_serie_MUSER_prac3_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <M2_1_HXILINX_prac3_top> (architecture <M2_1_HXILINX_prac3_top_V>) from library <work>.
INFO:HDLCompiler:679 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" Line 474. Case statement is complete. others clause is never selected

Elaborating entity <ctrl_multip_compl> (architecture <ctrl_multip_compl_arch>) from library <work>.
INFO:HDLCompiler:679 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\ctrl_multip_cpmpl.vhd" Line 135. Case statement is complete. others clause is never selected

Elaborating entity <multip_8x8u> (architecture <multip_8x8u_a>) from library <work>.

Elaborating entity <FD16RE_HXILINX_prac3_top> (architecture <Behavioral>) from library <work>.

Elaborating entity <sumres16bu> (architecture <sumres16bu_a>) from library <work>.

Elaborating entity <mux_ES_7seg_MUSER_prac3_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <M4_1E_HXILINX_prac3_top> (architecture <M4_1E_HXILINX_prac3_top_V>) from library <work>.
INFO:HDLCompiler:679 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" Line 375. Case statement is complete. others clause is never selected

Elaborating entity <M2_1E_HXILINX_prac3_top> (architecture <M2_1E_HXILINX_prac3_top_V>) from library <work>.
INFO:HDLCompiler:679 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" Line 131. Case statement is complete. others clause is never selected

Elaborating entity <ctrl_entz_sal> (architecture <ctrl_entz_sal_arch>) from library <work>.
INFO:HDLCompiler:679 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\ctrl_entz_sal.vhd" Line 83. Case statement is complete. others clause is never selected

Elaborating entity <Conversor_BCD_Bin_1decim_MUSER_prac3_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <bcd_bin_1_decimal> (architecture <Behavioral>) from library <work>.

Elaborating entity <reg_desp_2_cifras_MUSER_prac3_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <reg_desp_8b_4_cifras_MUSER_prac3_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Conversor_Bin_BCD_decim_MUSER_prac3_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Bin_A_BCD_MUSER_prac3_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <regdesp8b_MUSER_prac3_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <control_bin_bcd> (architecture <control_bin_bcd_arch>) from library <work>.
INFO:HDLCompiler:679 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\control_bin_bcd.vhd" Line 113. Case statement is complete. others clause is never selected

Elaborating entity <regdesp8b_lsb_MUSER_prac3_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Bin_A_BCD_decim_MUSER_prac3_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <complemento_a_dos_MUSER_prac3_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <sumres_16bs> (architecture <sumres_16bs_a>) from library <work>.

Elaborating entity <ctrl_datos_micro> (architecture <ctrl_datos_micro_arch>) from library <work>.

Elaborating entity <displays_7seg_nexys3_RemLab_MUSER_prac3_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <bcd_7seg_neg> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:634 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" Line 4495: Net <XLXI_138_CLK_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" Line 4496: Net <XLXI_138_KEYCLEARB_openSignal> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <prac3_top>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf".
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_30>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_30>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_30>.
    Set property "HU_SET = XLXI_35_91" for instance <XLXI_35>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_114_1>.
    Set property "SLEW = SLOW" for instance <XLXI_114_1>.
    Set property "DRIVE = 12" for instance <XLXI_114_1>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_114_2>.
    Set property "SLEW = SLOW" for instance <XLXI_114_2>.
    Set property "DRIVE = 12" for instance <XLXI_114_2>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_114_3>.
    Set property "SLEW = SLOW" for instance <XLXI_114_3>.
    Set property "DRIVE = 12" for instance <XLXI_114_3>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_114_4>.
    Set property "SLEW = SLOW" for instance <XLXI_114_4>.
    Set property "DRIVE = 12" for instance <XLXI_114_4>.
    Set property "INIT = 0" for instance <XLXI_142>.
    Set property "SRTYPE = SYNC" for instance <XLXI_142>.
    Set property "DDR_ALIGNMENT = NONE" for instance <XLXI_142>.
    Set property "HU_SET = XLXI_165_90" for instance <XLXI_165>.
    Set property "HU_SET = XLXI_180_92" for instance <XLXI_180>.
    Set property "HU_SET = XLXI_279_1_85" for instance <XLXI_279_1>.
    Set property "HU_SET = XLXI_279_2_84" for instance <XLXI_279_2>.
    Set property "HU_SET = XLXI_279_3_83" for instance <XLXI_279_3>.
    Set property "HU_SET = XLXI_279_4_82" for instance <XLXI_279_4>.
    Set property "HU_SET = XLXI_288_1_89" for instance <XLXI_288_1>.
    Set property "HU_SET = XLXI_288_2_88" for instance <XLXI_288_2>.
    Set property "HU_SET = XLXI_288_3_87" for instance <XLXI_288_3>.
    Set property "HU_SET = XLXI_288_4_86" for instance <XLXI_288_4>.
    Set property "HU_SET = XLXI_387_93" for instance <XLXI_387>.
    Set property "HU_SET = XLXI_882_94" for instance <XLXI_882>.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 4745: Output port <fit1_toggle> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 4745: Output port <fit1_interrupt> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 4762: Output port <codigo_tecla> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 4762: Output port <tecla> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 4762: Output port <tecla_pulsada> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 4841: Output port <CFGCLK> of the instance <XLXI_138> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 4841: Output port <CFGMCLK> of the instance <XLXI_138> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 4841: Output port <EOS> of the instance <XLXI_138> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 4953: Output port <G> of the instance <XLXI_708_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 4956: Output port <G> of the instance <XLXI_708_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 4959: Output port <G> of the instance <XLXI_708_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 4962: Output port <G> of the instance <XLXI_708_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 5004: Output port <P> of the instance <XLXI_860_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 5007: Output port <P> of the instance <XLXI_860_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 5010: Output port <P> of the instance <XLXI_860_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 5013: Output port <P> of the instance <XLXI_860_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 5016: Output port <P> of the instance <XLXI_860_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 5019: Output port <P> of the instance <XLXI_860_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 5022: Output port <P> of the instance <XLXI_860_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 5025: Output port <P> of the instance <XLXI_860_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 5060: Output port <P> of the instance <XLXI_866> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 5088: Output port <multip_bcd_nueva> of the instance <XLXI_872> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 5106: Output port <anodo> of the instance <XLXI_874> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <XLXI_138_CLK_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_138_KEYCLEARB_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <prac3_top> synthesized.

Synthesizing Unit <teclado_hexa_completo_MUSER_prac3_top>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf".
    Summary:
	no macro.
Unit <teclado_hexa_completo_MUSER_prac3_top> synthesized.

Synthesizing Unit <teclado_4x4_MUSER_prac3_top>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf".
    Set property "HU_SET = XLXI_1_71" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_9_72" for instance <XLXI_9>.
    Set property "HU_SET = XLXI_12_73" for instance <XLXI_12>.
    Set property "HU_SET = XLXI_15_74" for instance <XLXI_15>.
    Summary:
	no macro.
Unit <teclado_4x4_MUSER_prac3_top> synthesized.

Synthesizing Unit <FD4CE_HXILINX_prac3_top>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf".
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q0>.
    Found 1-bit register for signal <Q3>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <FD4CE_HXILINX_prac3_top> synthesized.

Synthesizing Unit <cont_anillo_ce_MUSER_prac3_top>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf".
    Summary:
	no macro.
Unit <cont_anillo_ce_MUSER_prac3_top> synthesized.

Synthesizing Unit <detector_MUSER_prac3_top>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf".
    Summary:
	no macro.
Unit <detector_MUSER_prac3_top> synthesized.

Synthesizing Unit <codif_tecla_MUSER_prac3_top>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf".
    Set property "HU_SET = XLXI_1_76" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_3_77" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_78" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_5_79" for instance <XLXI_5>.
    Set property "HU_SET = XLXI_10_75" for instance <XLXI_10>.
    Set property "HU_SET = XLXI_13_80" for instance <XLXI_13>.
    Set property "HU_SET = XLXI_14_81" for instance <XLXI_14>.
    Summary:
	no macro.
Unit <codif_tecla_MUSER_prac3_top> synthesized.

Synthesizing Unit <OR8_HXILINX_prac3_top>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf".
    Summary:
	no macro.
Unit <OR8_HXILINX_prac3_top> synthesized.

Synthesizing Unit <nivel_a_pulso_MUSER_prac3_top>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf".
    Summary:
	no macro.
Unit <nivel_a_pulso_MUSER_prac3_top> synthesized.

Synthesizing Unit <OFD8_HXILINX_prac3_top>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf".
    Set property "IOB = TRUE" for signal <Q>.
    Found 8-bit register for signal <Q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <OFD8_HXILINX_prac3_top> synthesized.

Synthesizing Unit <OFD_HXILINX_prac3_top>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf".
        INIT = '0'
    Set property "IOB = TRUE" for signal <Q>.
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <OFD_HXILINX_prac3_top> synthesized.

Synthesizing Unit <IFD4_HXILINX_prac3_top>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf".
    Set property "IOB = TRUE" for signal <Q0>.
    Set property "IOB = TRUE" for signal <Q1>.
    Set property "IOB = TRUE" for signal <Q2>.
    Set property "IOB = TRUE" for signal <Q3>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q0>.
    Found 1-bit register for signal <Q3>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <IFD4_HXILINX_prac3_top> synthesized.

Synthesizing Unit <IFD_HXILINX_prac3_top>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf".
        INIT = '0'
    Set property "IOB = TRUE" for signal <Q>.
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <IFD_HXILINX_prac3_top> synthesized.

Synthesizing Unit <dcm_100m_5m>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\ipcore_dir\dcm_100m_5m.vhd".
    Summary:
	no macro.
Unit <dcm_100m_5m> synthesized.

Synthesizing Unit <IFD8_HXILINX_prac3_top>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf".
    Set property "IOB = TRUE" for signal <Q>.
    Found 8-bit register for signal <Q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <IFD8_HXILINX_prac3_top> synthesized.

Synthesizing Unit <Remote_Lab>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\Remote_Lab.vhd".
    Found 8-bit register for signal <regEppAdr>.
    Found 8-bit register for signal <regsw>.
    Found 8-bit register for signal <regbtn>.
    Found 17-bit register for signal <cnt>.
    Found 17-bit adder for signal <cnt[16]_GND_28_o_add_9_OUT> created at line 173.
    Found 4x4-bit Read Only RAM for signal <an>
    Found 8-bit 4-to-1 multiplexer for signal <seg_int> created at line 179.
    Found 8-bit 12-to-1 multiplexer for signal <_n0115> created at line 203.
    Found 1-bit tristate buffer for signal <EppDB<7>> created at line 200
    Found 1-bit tristate buffer for signal <EppDB<6>> created at line 200
    Found 1-bit tristate buffer for signal <EppDB<5>> created at line 200
    Found 1-bit tristate buffer for signal <EppDB<4>> created at line 200
    Found 1-bit tristate buffer for signal <EppDB<3>> created at line 200
    Found 1-bit tristate buffer for signal <EppDB<2>> created at line 200
    Found 1-bit tristate buffer for signal <EppDB<1>> created at line 200
    Found 1-bit tristate buffer for signal <EppDB<0>> created at line 200
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <Remote_Lab> synthesized.

Synthesizing Unit <Modulo>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\Remote_Lab.vhd".
    Found 1-bit register for signal <led_reg1>.
    Found 1-bit register for signal <led_reg2>.
    Found 1-bit register for signal <guardaDivision>.
    Found 22-bit register for signal <tiempo_on>.
    Found 22-bit register for signal <periodo>.
    Found 4-bit register for signal <tono>.
    Found 22-bit register for signal <counter>.
    Found 22-bit adder for signal <counter[21]_GND_29_o_add_0_OUT> created at line 293.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  73 D-type flip-flop(s).
Unit <Modulo> synthesized.

Synthesizing Unit <Division>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\Remote_Lab.vhd".
    Summary:
	inferred  36 Multiplexer(s).
Unit <Division> synthesized.

Synthesizing Unit <Genera_Tono>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\Remote_Lab.vhd".
WARNING:Xst:647 - Input <Periodo<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Genera_Tono> synthesized.

Synthesizing Unit <sinc_entrada_MUSER_prac3_top>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf".
    Summary:
	no macro.
Unit <sinc_entrada_MUSER_prac3_top> synthesized.

Synthesizing Unit <sincroniza_MUSER_prac3_top>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf".
    Summary:
	no macro.
Unit <sincroniza_MUSER_prac3_top> synthesized.

Synthesizing Unit <bloque_calculo_MUSER_prac3_top>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf".
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 3138: Output port <letra_b> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 3149: Output port <G> of the instance <XLXI_41_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 3152: Output port <G> of the instance <XLXI_41_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 3155: Output port <G> of the instance <XLXI_41_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 3158: Output port <G> of the instance <XLXI_41_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 3161: Output port <G> of the instance <XLXI_41_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 3164: Output port <G> of the instance <XLXI_41_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 3167: Output port <G> of the instance <XLXI_41_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 3170: Output port <G> of the instance <XLXI_41_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 3173: Output port <G> of the instance <XLXI_41_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 3176: Output port <G> of the instance <XLXI_41_9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 3179: Output port <G> of the instance <XLXI_41_10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 3182: Output port <G> of the instance <XLXI_41_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 3185: Output port <G> of the instance <XLXI_41_12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 3188: Output port <G> of the instance <XLXI_41_13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 3191: Output port <G> of the instance <XLXI_41_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 3194: Output port <G> of the instance <XLXI_41_15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 3245: Output port <dato_ok> of the instance <XLXI_64> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 3265: Output port <cent> of the instance <XLXI_83> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 3265: Output port <diezmilesimas> of the instance <XLXI_83> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 3265: Output port <milesimas> of the instance <XLXI_83> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 3280: Output port <cent> of the instance <XLXI_84> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 3280: Output port <diezmilesimas> of the instance <XLXI_84> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 3280: Output port <milesimas> of the instance <XLXI_84> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 3280: Output port <dato_nuevo> of the instance <XLXI_84> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <bloque_calculo_MUSER_prac3_top> synthesized.

Synthesizing Unit <Comp_Num_Letra_MUSER_prac3_top>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf".
    Set property "HU_SET = XLXI_4_67" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_14_68" for instance <XLXI_14>.
    Set property "HU_SET = XLXI_24_66" for instance <XLXI_24>.
    Set property "HU_SET = XLXI_35_69" for instance <XLXI_35>.
    Set property "HU_SET = XLXI_43_70" for instance <XLXI_43>.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 2850: Output port <GT> of the instance <XLXI_4> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Comp_Num_Letra_MUSER_prac3_top> synthesized.

Synthesizing Unit <COMPM4_HXILINX_prac3_top>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf".
    Found 4-bit comparator greater for signal <GT> created at line 53
    Found 4-bit comparator greater for signal <LT> created at line 54
    Summary:
	inferred   2 Comparator(s).
Unit <COMPM4_HXILINX_prac3_top> synthesized.

Synthesizing Unit <FD4RE_HXILINX_prac3_top>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf".
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q0>.
    Found 1-bit register for signal <Q3>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <FD4RE_HXILINX_prac3_top> synthesized.

Synthesizing Unit <COMP4_HXILINX_prac3_top>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf".
    Summary:
Unit <COMP4_HXILINX_prac3_top> synthesized.

Synthesizing Unit <multip_complejo_serie_MUSER_prac3_top>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf".
    Set property "HU_SET = XLXI_6_0_55" for instance <XLXI_6_0>.
    Set property "HU_SET = XLXI_6_1_54" for instance <XLXI_6_1>.
    Set property "HU_SET = XLXI_6_2_53" for instance <XLXI_6_2>.
    Set property "HU_SET = XLXI_6_3_52" for instance <XLXI_6_3>.
    Set property "HU_SET = XLXI_6_4_51" for instance <XLXI_6_4>.
    Set property "HU_SET = XLXI_6_5_50" for instance <XLXI_6_5>.
    Set property "HU_SET = XLXI_6_6_49" for instance <XLXI_6_6>.
    Set property "HU_SET = XLXI_6_7_48" for instance <XLXI_6_7>.
    Set property "HU_SET = XLXI_9_0_63" for instance <XLXI_9_0>.
    Set property "HU_SET = XLXI_9_1_62" for instance <XLXI_9_1>.
    Set property "HU_SET = XLXI_9_2_61" for instance <XLXI_9_2>.
    Set property "HU_SET = XLXI_9_3_60" for instance <XLXI_9_3>.
    Set property "HU_SET = XLXI_9_4_59" for instance <XLXI_9_4>.
    Set property "HU_SET = XLXI_9_5_58" for instance <XLXI_9_5>.
    Set property "HU_SET = XLXI_9_6_57" for instance <XLXI_9_6>.
    Set property "HU_SET = XLXI_9_7_56" for instance <XLXI_9_7>.
    Set property "HU_SET = XLXI_32_65" for instance <XLXI_32>.
    Set property "HU_SET = XLXI_33_64" for instance <XLXI_33>.
    Summary:
	no macro.
Unit <multip_complejo_serie_MUSER_prac3_top> synthesized.

Synthesizing Unit <M2_1_HXILINX_prac3_top>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <M2_1_HXILINX_prac3_top> synthesized.

Synthesizing Unit <ctrl_multip_compl>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\ctrl_multip_cpmpl.vhd".
    Found 3-bit register for signal <Sreg0_machine.contador>.
    Found 3-bit register for signal <Sreg0>.
    Found 1-bit register for signal <selector_multip1>.
    Found 1-bit register for signal <selector_multip2>.
    Found 1-bit register for signal <ce_multip>.
    Found 1-bit register for signal <sum_resZ>.
    Found 1-bit register for signal <ce_sum_res>.
    Found 1-bit register for signal <ce_carga_salida>.
    Found 1-bit register for signal <multip_ok>.
    Found finite state machine <FSM_0> for signal <Sreg0>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 10                                             |
    | Clock              | ck (rising_edge)                               |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | s1                                             |
    | Power Up State     | s1                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <Sreg0_machine.contador[2]_GND_49_o_add_3_OUT> created at line 95.
    Found 3-bit comparator greater for signal <GND_49_o_Sreg0_machine.contador[2]_LessThan_5_o> created at line 96
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ctrl_multip_compl> synthesized.

Synthesizing Unit <FD16RE_HXILINX_prac3_top>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf".
    Found 16-bit register for signal <Q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <FD16RE_HXILINX_prac3_top> synthesized.

Synthesizing Unit <mux_ES_7seg_MUSER_prac3_top>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf".
    Set property "HU_SET = XLXI_173_0" for instance <XLXI_173>.
    Set property "HU_SET = XLXI_187_0_16" for instance <XLXI_187_0>.
    Set property "HU_SET = XLXI_187_1_15" for instance <XLXI_187_1>.
    Set property "HU_SET = XLXI_187_2_14" for instance <XLXI_187_2>.
    Set property "HU_SET = XLXI_187_3_13" for instance <XLXI_187_3>.
    Set property "HU_SET = XLXI_189_0_4" for instance <XLXI_189_0>.
    Set property "HU_SET = XLXI_189_1_3" for instance <XLXI_189_1>.
    Set property "HU_SET = XLXI_189_2_2" for instance <XLXI_189_2>.
    Set property "HU_SET = XLXI_189_3_1" for instance <XLXI_189_3>.
    Set property "HU_SET = XLXI_190_0_8" for instance <XLXI_190_0>.
    Set property "HU_SET = XLXI_190_1_7" for instance <XLXI_190_1>.
    Set property "HU_SET = XLXI_190_2_6" for instance <XLXI_190_2>.
    Set property "HU_SET = XLXI_190_3_5" for instance <XLXI_190_3>.
    Set property "HU_SET = XLXI_191_0_12" for instance <XLXI_191_0>.
    Set property "HU_SET = XLXI_191_1_11" for instance <XLXI_191_1>.
    Set property "HU_SET = XLXI_191_2_10" for instance <XLXI_191_2>.
    Set property "HU_SET = XLXI_191_3_9" for instance <XLXI_191_3>.
    Summary:
	no macro.
Unit <mux_ES_7seg_MUSER_prac3_top> synthesized.

Synthesizing Unit <M4_1E_HXILINX_prac3_top>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf".
    Found 1-bit 4-to-1 multiplexer for signal <S1_D3_Mux_0_o> created at line 370.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M4_1E_HXILINX_prac3_top> synthesized.

Synthesizing Unit <M2_1E_HXILINX_prac3_top>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf".
    Summary:
	inferred   2 Multiplexer(s).
Unit <M2_1E_HXILINX_prac3_top> synthesized.

Synthesizing Unit <ctrl_entz_sal>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\ctrl_entz_sal.vhd".
    Found 1-bit register for signal <entZ_sal>.
    Found 1-bit register for signal <Sreg0>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <ctrl_entz_sal> synthesized.

Synthesizing Unit <Conversor_BCD_Bin_1decim_MUSER_prac3_top>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf".
    Summary:
	no macro.
Unit <Conversor_BCD_Bin_1decim_MUSER_prac3_top> synthesized.

Synthesizing Unit <bcd_bin_1_decimal>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\bcd_bin_1_decimal.vhd".
    Found 16x4-bit Read Only RAM for signal <bin_decim>
    Summary:
	inferred   1 RAM(s).
Unit <bcd_bin_1_decimal> synthesized.

Synthesizing Unit <reg_desp_2_cifras_MUSER_prac3_top>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf".
    Summary:
	no macro.
Unit <reg_desp_2_cifras_MUSER_prac3_top> synthesized.

Synthesizing Unit <reg_desp_8b_4_cifras_MUSER_prac3_top>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf".
    Summary:
	no macro.
Unit <reg_desp_8b_4_cifras_MUSER_prac3_top> synthesized.

Synthesizing Unit <Conversor_Bin_BCD_decim_MUSER_prac3_top>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf".
    Set property "HU_SET = XLXI_31_43" for instance <XLXI_31>.
    Set property "HU_SET = XLXI_35_41" for instance <XLXI_35>.
    Set property "HU_SET = XLXI_37_42" for instance <XLXI_37>.
    Set property "HU_SET = XLXI_84_44" for instance <XLXI_84>.
    Set property "HU_SET = XLXI_85_45" for instance <XLXI_85>.
    Set property "HU_SET = XLXI_86_46" for instance <XLXI_86>.
    Set property "HU_SET = XLXI_103_47" for instance <XLXI_103>.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 1804: Output port <mod_out> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 1959: Output port <mod_out> of the instance <XLXI_95> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Conversor_Bin_BCD_decim_MUSER_prac3_top> synthesized.

Synthesizing Unit <Bin_A_BCD_MUSER_prac3_top>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf".
    Set property "HU_SET = XLXI_12_31" for instance <XLXI_12>.
    Set property "HU_SET = XLXI_13_29" for instance <XLXI_13>.
    Set property "HU_SET = XLXI_30_30" for instance <XLXI_30>.
    Set property "HU_SET = XLXI_53_32" for instance <XLXI_53>.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 1457: Output port <LT> of the instance <XLXI_53> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Bin_A_BCD_MUSER_prac3_top> synthesized.

Synthesizing Unit <regdesp8b_MUSER_prac3_top>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf".
    Set property "HU_SET = XLXI_2_0_40" for instance <XLXI_2_0>.
    Set property "HU_SET = XLXI_2_1_39" for instance <XLXI_2_1>.
    Set property "HU_SET = XLXI_2_2_38" for instance <XLXI_2_2>.
    Set property "HU_SET = XLXI_2_3_37" for instance <XLXI_2_3>.
    Set property "HU_SET = XLXI_2_4_36" for instance <XLXI_2_4>.
    Set property "HU_SET = XLXI_2_5_35" for instance <XLXI_2_5>.
    Set property "HU_SET = XLXI_2_6_34" for instance <XLXI_2_6>.
    Set property "HU_SET = XLXI_2_7_33" for instance <XLXI_2_7>.
    Summary:
	no macro.
Unit <regdesp8b_MUSER_prac3_top> synthesized.

Synthesizing Unit <control_bin_bcd>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\control_bin_bcd.vhd".
    Found 4-bit register for signal <Sreg0_machine.contador>.
    Found 3-bit register for signal <Sreg0>.
    Found 1-bit register for signal <initZ>.
    Found 1-bit register for signal <load>.
    Found 1-bit register for signal <dato_nuevo>.
    Found 1-bit register for signal <ce_reg_salida>.
    Found finite state machine <FSM_1> for signal <Sreg0>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | CK (rising_edge)                               |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | s1                                             |
    | Power Up State     | s1                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <Sreg0_machine.contador[3]_GND_64_o_add_3_OUT> created at line 90.
    Found 4-bit comparator greater for signal <Sreg0_machine.contador[3]_PWR_52_o_LessThan_3_o> created at line 86
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <control_bin_bcd> synthesized.

Synthesizing Unit <regdesp8b_lsb_MUSER_prac3_top>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf".
    Set property "HU_SET = XLXI_2_0_28" for instance <XLXI_2_0>.
    Set property "HU_SET = XLXI_2_1_27" for instance <XLXI_2_1>.
    Set property "HU_SET = XLXI_2_2_26" for instance <XLXI_2_2>.
    Set property "HU_SET = XLXI_2_3_25" for instance <XLXI_2_3>.
    Set property "HU_SET = XLXI_2_4_24" for instance <XLXI_2_4>.
    Set property "HU_SET = XLXI_2_5_23" for instance <XLXI_2_5>.
    Set property "HU_SET = XLXI_2_6_22" for instance <XLXI_2_6>.
    Set property "HU_SET = XLXI_2_7_21" for instance <XLXI_2_7>.
    Summary:
	no macro.
Unit <regdesp8b_lsb_MUSER_prac3_top> synthesized.

Synthesizing Unit <Bin_A_BCD_decim_MUSER_prac3_top>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf".
    Set property "HU_SET = XLXI_12_19" for instance <XLXI_12>.
    Set property "HU_SET = XLXI_13_17" for instance <XLXI_13>.
    Set property "HU_SET = XLXI_30_18" for instance <XLXI_30>.
    Set property "HU_SET = XLXI_58_20" for instance <XLXI_58>.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 1073: Output port <P> of the instance <XLXI_55> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Bin_A_BCD_decim_MUSER_prac3_top> synthesized.

Synthesizing Unit <complemento_a_dos_MUSER_prac3_top>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf".
    Summary:
	no macro.
Unit <complemento_a_dos_MUSER_prac3_top> synthesized.

Synthesizing Unit <ctrl_datos_micro>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\ctrl_datos_micro.vhd".
    Found 1-bit register for signal <actualiza>.
    Found 1-bit register for signal <Sreg0>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <ctrl_datos_micro> synthesized.

Synthesizing Unit <displays_7seg_nexys3_RemLab_MUSER_prac3_top>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf".
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 3433: Output port <O> of the instance <XLXI_26> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vboxsvr\vmsf\ssee_prac3_rl_2022\prac3_top.vhf" line 3438: Output port <O> of the instance <XLXI_27> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <displays_7seg_nexys3_RemLab_MUSER_prac3_top> synthesized.

Synthesizing Unit <bcd_7seg_neg>.
    Related source file is "\\vboxsvr\vmsf\ssee_prac3_rl_2022\bcd_7seg_neg.vhd".
    Found 16x7-bit Read Only RAM for signal <SEGMENTO_NEG>
    Summary:
	inferred   1 RAM(s).
Unit <bcd_7seg_neg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x4-bit single-port Read Only RAM                    : 1
 16x7-bit single-port Read Only RAM                    : 4
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 12
 17-bit adder                                          : 1
 22-bit adder                                          : 8
 3-bit adder                                           : 1
 4-bit adder                                           : 2
# Registers                                            : 179
 1-bit register                                        : 136
 16-bit register                                       : 2
 17-bit register                                       : 1
 22-bit register                                       : 24
 3-bit register                                        : 1
 4-bit register                                        : 10
 8-bit register                                        : 5
# Comparators                                          : 17
 3-bit comparator greater                              : 1
 4-bit comparator greater                              : 16
# Multiplexers                                         : 430
 1-bit 2-to-1 multiplexer                              : 128
 1-bit 4-to-1 multiplexer                              : 8
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 290
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# FSMs                                                 : 3
# Xors                                                 : 12
 1-bit xor2                                            : 12

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/microblaze_prac3.ngc>.
Reading core <ipcore_dir/cont_16bits.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/multip_8x8u.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/sumres16bu.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/sumres_16bs.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/cont_3b.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <microblaze_prac3> for timing and area information for instance <mcs_0>.
Loading core <cont_16bits> for timing and area information for instance <XLXI_309>.
Loading core <multip_8x8u> for timing and area information for instance <XLXI_31>.
Loading core <sumres16bu> for timing and area information for instance <XLXI_34>.
Loading core <sumres_16bs> for timing and area information for instance <XLXI_3>.
Loading core <cont_3b> for timing and area information for instance <XLXI_3>.
WARNING:Xst:1290 - Hierarchical block <XLXI_180> is unconnected in block <prac3_top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_37> is unconnected in block <XLXI_83>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_85> is unconnected in block <XLXI_83>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_103> is unconnected in block <XLXI_83>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_37> is unconnected in block <XLXI_84>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_85> is unconnected in block <XLXI_84>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_103> is unconnected in block <XLXI_84>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_10> is unconnected in block <XLXI_39>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_1> is unconnected in block <XLXI_39>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_3> is unconnected in block <XLXI_39>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_4> is unconnected in block <XLXI_39>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_5> is unconnected in block <XLXI_39>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <Sreg0> in Unit <XLXI_61> is equivalent to the following FF/Latch, which will be removed : <entZ_sal> 
INFO:Xst:2261 - The FF/Latch <Sreg0> in Unit <XLXI_102> is equivalent to the following FF/Latch, which will be removed : <actualiza> 
WARNING:Xst:2677 - Node <Q_1> of sequential type is unconnected in block <XLXI_387>.
WARNING:Xst:2677 - Node <Q_2> of sequential type is unconnected in block <XLXI_387>.
WARNING:Xst:2677 - Node <Q_3> of sequential type is unconnected in block <XLXI_387>.
WARNING:Xst:2677 - Node <Q_4> of sequential type is unconnected in block <XLXI_387>.
WARNING:Xst:2677 - Node <Q_5> of sequential type is unconnected in block <XLXI_387>.
WARNING:Xst:2677 - Node <Q_6> of sequential type is unconnected in block <XLXI_387>.
WARNING:Xst:2677 - Node <Q_7> of sequential type is unconnected in block <XLXI_387>.

Synthesizing (advanced) Unit <Modulo>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <Modulo> synthesized (advanced).

Synthesizing (advanced) Unit <Remote_Lab>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_an> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <an>            |          |
    -----------------------------------------------------------------------
Unit <Remote_Lab> synthesized (advanced).

Synthesizing (advanced) Unit <bcd_7seg_neg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_SEGMENTO_NEG> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <BCD>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <SEGMENTO_NEG>  |          |
    -----------------------------------------------------------------------
Unit <bcd_7seg_neg> synthesized (advanced).

Synthesizing (advanced) Unit <bcd_bin_1_decimal>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_bin_decim> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bcd_decim>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <bin_decim>     |          |
    -----------------------------------------------------------------------
Unit <bcd_bin_1_decimal> synthesized (advanced).

Synthesizing (advanced) Unit <control_bin_bcd>.
The following registers are absorbed into counter <Sreg0_machine.contador>: 1 register on signal <Sreg0_machine.contador>.
Unit <control_bin_bcd> synthesized (advanced).

Synthesizing (advanced) Unit <ctrl_multip_compl>.
The following registers are absorbed into counter <Sreg0_machine.contador>: 1 register on signal <Sreg0_machine.contador>.
Unit <ctrl_multip_compl> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x4-bit single-port distributed Read Only RAM        : 1
 16x7-bit single-port distributed Read Only RAM        : 4
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 12
 17-bit up counter                                     : 1
 22-bit up counter                                     : 8
 3-bit up counter                                      : 1
 4-bit up counter                                      : 2
# Registers                                            : 781
 Flip-Flops                                            : 781
# Comparators                                          : 17
 3-bit comparator greater                              : 1
 4-bit comparator greater                              : 16
# Multiplexers                                         : 334
 1-bit 12-to-1 multiplexer                             : 8
 1-bit 2-to-1 multiplexer                              : 28
 1-bit 4-to-1 multiplexer                              : 8
 4-bit 2-to-1 multiplexer                              : 288
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 3
# Xors                                                 : 12
 1-bit xor2                                            : 12

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <entZ_sal> in Unit <ctrl_entz_sal> is equivalent to the following FF/Latch, which will be removed : <Sreg0> 
INFO:Xst:2261 - The FF/Latch <actualiza> in Unit <ctrl_datos_micro> is equivalent to the following FF/Latch, which will be removed : <Sreg0> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_872/XLXI_42/XLXI_30/FSM_0> on signal <Sreg0[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 s1    | 000
 s2    | 001
 s3    | 010
 s4    | 011
 s5    | 100
 s6    | 101
 s7    | 110
 s8    | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_872/XLXI_83/XLXI_46/FSM_1> on signal <Sreg0[1:3]> with user encoding.
Optimizing FSM <XLXI_872/XLXI_84/XLXI_46/FSM_1> on signal <Sreg0[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 s1    | 000
 s2    | 001
 s3    | 010
 s4    | 011
 s5    | 100
 s6    | 101
-------------------
WARNING:Xst:2973 - All outputs of instance <XLXI_180> of block <IFD4_HXILINX_prac3_top> are unconnected in block <prac3_top>. Underlying logic will be removed.

Optimizing unit <IFD8_HXILINX_prac3_top> ...

Optimizing unit <IFD_HXILINX_prac3_top> ...

Optimizing unit <Comp_Num_Letra_MUSER_prac3_top> ...

Optimizing unit <FD4RE_HXILINX_prac3_top> ...

Optimizing unit <multip_complejo_serie_MUSER_prac3_top> ...

Optimizing unit <FD16RE_HXILINX_prac3_top> ...

Optimizing unit <mux_ES_7seg_MUSER_prac3_top> ...

Optimizing unit <reg_desp_2_cifras_MUSER_prac3_top> ...

Optimizing unit <reg_desp_8b_4_cifras_MUSER_prac3_top> ...

Optimizing unit <Conversor_Bin_BCD_decim_MUSER_prac3_top> ...

Optimizing unit <regdesp8b_lsb_MUSER_prac3_top> ...

Optimizing unit <regdesp8b_MUSER_prac3_top> ...

Optimizing unit <Bin_A_BCD_MUSER_prac3_top> ...

Optimizing unit <Bin_A_BCD_decim_MUSER_prac3_top> ...

Optimizing unit <teclado_4x4_MUSER_prac3_top> ...

Optimizing unit <FD4CE_HXILINX_prac3_top> ...

Optimizing unit <codif_tecla_MUSER_prac3_top> ...

Optimizing unit <OFD8_HXILINX_prac3_top> ...

Optimizing unit <OFD_HXILINX_prac3_top> ...

Optimizing unit <prac3_top> ...

Optimizing unit <Modulo> ...

Optimizing unit <Division> ...

Optimizing unit <bloque_calculo_MUSER_prac3_top> ...

Optimizing unit <COMPM4_HXILINX_prac3_top> ...

Optimizing unit <COMP4_HXILINX_prac3_top> ...

Optimizing unit <ctrl_multip_compl> ...

Optimizing unit <M2_1_HXILINX_prac3_top> ...

Optimizing unit <M4_1E_HXILINX_prac3_top> ...

Optimizing unit <M2_1E_HXILINX_prac3_top> ...

Optimizing unit <Conversor_BCD_Bin_1decim_MUSER_prac3_top> ...

Optimizing unit <control_bin_bcd> ...

Optimizing unit <OR8_HXILINX_prac3_top> ...

Optimizing unit <displays_7seg_nexys3_RemLab_MUSER_prac3_top> ...
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_13> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_14> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_15> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_16> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_17> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_18> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_19> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_20> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_21> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_865/U5/led_reg1> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_0> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_1> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_2> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_3> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_4> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_5> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_6> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_7> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_16> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_17> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_18> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_19> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_20> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_21> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_0> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_1> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_2> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_3> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_4> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_5> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_6> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_7> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_8> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_9> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_10> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_11> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/periodo_12> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_5> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_6> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_7> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_8> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_9> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_10> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_11> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_12> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_13> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_14> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_15> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_16> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_17> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_18> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_19> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_20> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_21> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_865/U6/led_reg1> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_0> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_8> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_9> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_10> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_11> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_12> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_13> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_14> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_15> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_16> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_17> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_18> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_19> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_20> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/tiempo_on_21> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_0> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_1> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_2> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_3> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U5/periodo_4> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_5> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_6> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_7> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_8> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_9> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_10> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_11> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_12> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_13> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_14> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_15> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_16> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_17> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_18> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_19> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_20> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_21> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_0> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <q_tmp> has a constant value of 0 in block <XLXI_165>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <q_tmp> has a constant value of 0 in block <XLXI_288_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <q_tmp> has a constant value of 0 in block <XLXI_288_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <q_tmp> has a constant value of 0 in block <XLXI_288_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <q_tmp> has a constant value of 0 in block <XLXI_288_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_865/U2/led_reg1> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_0> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_1> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_2> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_3> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/tiempo_on_4> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_20> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_21> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_865/U4/led_reg1> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_0> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_1> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_2> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_3> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_4> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_5> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_6> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_7> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_8> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_9> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_10> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_11> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_12> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_13> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_14> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U4/tiempo_on_15> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_1> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_2> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_3> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_4> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_5> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_6> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_7> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_8> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_9> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_10> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_11> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_12> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_13> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_14> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_15> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_16> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_17> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_18> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U2/periodo_19> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_11> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_12> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_13> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_14> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_15> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_16> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_17> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_18> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_19> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_20> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_21> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_865/U8/led_reg1> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_0> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_1> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_2> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_3> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_4> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_5> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_14> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_15> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_16> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_17> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_18> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_19> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_20> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_21> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_0> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_1> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_2> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_3> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_4> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_5> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_6> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_7> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_8> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_9> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/periodo_10> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_3> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_4> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_5> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_6> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_7> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_8> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_9> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_10> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_11> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_12> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_13> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_14> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_15> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_16> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_17> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_18> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_19> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_20> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_21> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_6> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_7> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_8> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_9> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_10> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_11> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_12> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_13> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_14> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_15> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_16> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_17> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_18> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_19> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_20> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/tiempo_on_21> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_0> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_1> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U8/periodo_2> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_21> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_0> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_1> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_2> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_3> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_4> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_5> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_6> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_7> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_8> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_9> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_10> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_11> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_12> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_13> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_14> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_15> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_16> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_17> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_1> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_2> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_3> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_4> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_5> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_6> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_7> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_8> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_9> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_10> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_11> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_12> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_13> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_14> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_15> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_16> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_17> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_18> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_19> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/tiempo_on_20> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_11> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_10> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_865/U7/led_reg1> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_21> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_0> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_20> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_12> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_1> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_13> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_2> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_3> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_19> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U6/periodo_18> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_4> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_5> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_6> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_7> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_8> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_865/U7/tiempo_on_9> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U7/led_reg2> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U2/led_reg2> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U5/led_reg2> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U4/led_reg2> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U6/led_reg2> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U8/led_reg2> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U5/guardaDivision> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U4/guardaDivision> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U6/guardaDivision> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U8/guardaDivision> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U2/guardaDivision> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U7/guardaDivision> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U8/tono_3> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U8/tono_2> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U8/tono_1> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U8/tono_0> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U5/tono_3> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U5/tono_2> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U5/tono_1> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U5/tono_0> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U6/tono_3> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U4/tono_0> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U4/tono_1> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U4/tono_2> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U4/tono_3> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U6/tono_2> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U6/tono_1> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U6/tono_0> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U2/tono_3> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U2/tono_2> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U2/tono_1> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U2/tono_0> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U7/tono_0> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U7/tono_3> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U7/tono_2> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_865/U7/tono_1> (without init value) has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Q_1> of sequential type is unconnected in block <XLXI_387>.
WARNING:Xst:2677 - Node <Q_2> of sequential type is unconnected in block <XLXI_387>.
WARNING:Xst:2677 - Node <Q_3> of sequential type is unconnected in block <XLXI_387>.
WARNING:Xst:2677 - Node <Q_4> of sequential type is unconnected in block <XLXI_387>.
WARNING:Xst:2677 - Node <Q_5> of sequential type is unconnected in block <XLXI_387>.
WARNING:Xst:2677 - Node <Q_6> of sequential type is unconnected in block <XLXI_387>.
WARNING:Xst:2677 - Node <Q_7> of sequential type is unconnected in block <XLXI_387>.
WARNING:Xst:1290 - Hierarchical block <XLXI_872/XLXI_84/XLXI_37> is unconnected in block <prac3_top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_872/XLXI_84/XLXI_85> is unconnected in block <prac3_top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_872/XLXI_84/XLXI_103> is unconnected in block <prac3_top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_872/XLXI_83/XLXI_37> is unconnected in block <prac3_top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_872/XLXI_83/XLXI_85> is unconnected in block <prac3_top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_872/XLXI_83/XLXI_103> is unconnected in block <prac3_top>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <XLXI_872/XLXI_84/XLXI_46/dato_nuevo> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:1290 - Hierarchical block <XLXI_1/XLXI_39/XLXI_10> is unconnected in block <prac3_top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_1/XLXI_39/XLXI_5> is unconnected in block <prac3_top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_1/XLXI_39/XLXI_4> is unconnected in block <prac3_top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_1/XLXI_39/XLXI_3> is unconnected in block <prac3_top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_1/XLXI_39/XLXI_1> is unconnected in block <prac3_top>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_21> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_20> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_19> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_18> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_17> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_16> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_15> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_14> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_13> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_12> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_11> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_10> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_9> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_8> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_7> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_6> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_5> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_4> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_3> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_2> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_1> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U8/counter_0> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_21> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_20> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_19> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_18> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_17> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_16> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_15> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_14> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_13> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_12> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_11> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_10> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_9> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_8> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_7> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_6> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_5> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_4> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_3> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_2> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_1> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U7/counter_0> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_21> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_20> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_19> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_18> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_17> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_16> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_15> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_14> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_13> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_12> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_11> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_10> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_9> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_8> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_7> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_6> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_5> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_4> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_3> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_2> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_1> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U6/counter_0> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_21> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_20> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_19> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_18> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_17> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_16> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_15> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_14> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_13> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_12> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_11> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_10> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_9> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_8> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_7> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_6> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_5> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_4> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_3> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_2> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_1> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U5/counter_0> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_21> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_20> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_19> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_18> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_17> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_16> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_15> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_14> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_13> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_12> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_11> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_10> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_9> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_8> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_7> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_6> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_5> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_4> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_3> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_2> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_1> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U4/counter_0> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_21> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_20> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_19> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_18> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_17> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_16> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_15> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_14> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_13> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_12> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_11> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_10> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_9> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_8> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_7> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_6> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_5> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_4> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_3> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_2> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_1> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:2677 - Node <XLXI_865/U2/counter_0> of sequential type is unconnected in block <prac3_top>.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_60/XLXI_178_3> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_60/XLXI_178_0> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_60/XLXI_178_3> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_60/XLXI_178_0> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_60/XLXI_178_3> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_60/XLXI_178_0> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <XLXI_872/XLXI_83/XLXI_46/initZ> in Unit <prac3_top> is equivalent to the following FF/Latch, which will be removed : <XLXI_872/XLXI_84/XLXI_46/initZ> 
INFO:Xst:2261 - The FF/Latch <XLXI_872/XLXI_83/XLXI_46/load> in Unit <prac3_top> is equivalent to the following FF/Latch, which will be removed : <XLXI_872/XLXI_84/XLXI_46/load> 
INFO:Xst:2261 - The FF/Latch <XLXI_872/XLXI_83/XLXI_46/Sreg0_FSM_FFd1> in Unit <prac3_top> is equivalent to the following FF/Latch, which will be removed : <XLXI_872/XLXI_84/XLXI_46/Sreg0_FSM_FFd1> 
INFO:Xst:2261 - The FF/Latch <XLXI_872/XLXI_83/XLXI_46/Sreg0_FSM_FFd2> in Unit <prac3_top> is equivalent to the following FF/Latch, which will be removed : <XLXI_872/XLXI_84/XLXI_46/Sreg0_FSM_FFd2> 
INFO:Xst:2261 - The FF/Latch <XLXI_872/XLXI_83/XLXI_46/Sreg0_FSM_FFd3> in Unit <prac3_top> is equivalent to the following FF/Latch, which will be removed : <XLXI_872/XLXI_84/XLXI_46/Sreg0_FSM_FFd3> 
INFO:Xst:2261 - The FF/Latch <XLXI_872/XLXI_83/XLXI_46/Sreg0_machine.contador_0> in Unit <prac3_top> is equivalent to the following FF/Latch, which will be removed : <XLXI_872/XLXI_84/XLXI_46/Sreg0_machine.contador_0> 
INFO:Xst:2261 - The FF/Latch <XLXI_872/XLXI_83/XLXI_46/Sreg0_machine.contador_1> in Unit <prac3_top> is equivalent to the following FF/Latch, which will be removed : <XLXI_872/XLXI_84/XLXI_46/Sreg0_machine.contador_1> 
INFO:Xst:2261 - The FF/Latch <XLXI_872/XLXI_83/XLXI_46/Sreg0_machine.contador_2> in Unit <prac3_top> is equivalent to the following FF/Latch, which will be removed : <XLXI_872/XLXI_84/XLXI_46/Sreg0_machine.contador_2> 
INFO:Xst:2261 - The FF/Latch <XLXI_872/XLXI_83/XLXI_46/Sreg0_machine.contador_3> in Unit <prac3_top> is equivalent to the following FF/Latch, which will be removed : <XLXI_872/XLXI_84/XLXI_46/Sreg0_machine.contador_3> 

Mapping all equations...
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_60/XLXI_178_3> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_60/XLXI_178_0> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_60/XLXI_178_3> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_60/XLXI_178_0> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_60/XLXI_178_3> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_60/XLXI_178_0> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_60/XLXI_178_3> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_60/XLXI_178_0> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_60/XLXI_178_3> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_60/XLXI_178_0> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <XLXI_872/XLXI_83/XLXI_46/ce_reg_salida> in Unit <prac3_top> is equivalent to the following FF/Latch, which will be removed : <XLXI_872/XLXI_84/XLXI_46/ce_reg_salida> 
Found area constraint ratio of 100 (+ 5) on block prac3_top, actual ratio is 13.
INFO:Xst:2260 - The FF/Latch <U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1> in Unit <mcs_0> is equivalent to the following FF/Latch : <U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/ilmb/POR_FF_I> in Unit <mcs_0> is equivalent to the following FF/Latch : <U0/dlmb/POR_FF_I> 
INFO:Xst:2260 - The FF/Latch <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i> in Unit <mcs_0> is equivalent to the following 29 FFs/Latches : <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i> 
INFO:Xst:2260 - The FF/Latch <U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_2> in Unit <mcs_0> is equivalent to the following FF/Latch : <U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1> in Unit <mcs_0> is equivalent to the following FF/Latch : <U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/ilmb/POR_FF_I> in Unit <mcs_0> is equivalent to the following FF/Latch : <U0/dlmb/POR_FF_I> 
INFO:Xst:2260 - The FF/Latch <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i> in Unit <mcs_0> is equivalent to the following 29 FFs/Latches : <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i> 
INFO:Xst:2260 - The FF/Latch <U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_2> in Unit <mcs_0> is equivalent to the following FF/Latch : <U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_2_1> 
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_60/XLXI_178_3> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_60/XLXI_178_0> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_60/XLXI_178_3> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_60/XLXI_178_0> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_60/XLXI_178_3> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_60/XLXI_178_0> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_60/XLXI_178_3> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_60/XLXI_178_0> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 491
 Flip-Flops                                            : 491

=========================================================================
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_60/XLXI_178_3> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_60/XLXI_178_0> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_60/XLXI_178_3> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_60/XLXI_178_0> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_60/XLXI_178_3> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_872/XLXI_60/XLXI_178_0> has a constant value of 0 in block <prac3_top>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : prac3_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1753
#      AND2                        : 13
#      AND2B1                      : 10
#      AND3                        : 1
#      AND3B1                      : 3
#      AND5B3                      : 4
#      BUF                         : 22
#      GND                         : 11
#      INV                         : 92
#      LUT1                        : 76
#      LUT2                        : 73
#      LUT3                        : 214
#      LUT4                        : 285
#      LUT5                        : 95
#      LUT6                        : 305
#      LUT6_2                      : 90
#      MULT_AND                    : 3
#      MUXCY                       : 105
#      MUXCY_L                     : 75
#      MUXF5                       : 66
#      MUXF6                       : 1
#      MUXF7                       : 22
#      OR2                         : 5
#      VCC                         : 5
#      XNOR2                       : 6
#      XOR2                        : 8
#      XORCY                       : 163
# FlipFlops/Latches                : 1070
#      FD                          : 214
#      FDC                         : 19
#      FDCE                        : 23
#      FDE                         : 273
#      FDR                         : 237
#      FDRE                        : 273
#      FDS                         : 9
#      FDSE                        : 21
#      ODDR2                       : 1
# RAMS                             : 80
#      RAM32X1D                    : 64
#      RAMB16BWER                  : 16
# Shift Registers                  : 57
#      SRL16E                      : 57
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 59
#      IBUF                        : 10
#      IBUFG                       : 1
#      IOBUF                       : 8
#      OBUF                        : 36
#      OBUFT                       : 4
# DCMs                             : 1
#      DCM_SP                      : 1
# Logical                          : 10
#      NAND2                       : 10
# DSPs                             : 1
#      DSP48A1                     : 1
# Others                           : 1
#      STARTUP_SPARTAN6            : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1065  out of  18224     5%  
 Number of Slice LUTs:                 1415  out of   9112    15%  
    Number used as Logic:              1230  out of   9112    13%  
    Number used as Memory:              185  out of   2176     8%  
       Number used as RAM:              128
       Number used as SRL:               57

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2079
   Number with an unused Flip Flop:    1014  out of   2079    48%  
   Number with an unused LUT:           664  out of   2079    31%  
   Number of fully used LUT-FF pairs:   401  out of   2079    19%  
   Number of unique control sets:       105

IO Utilization: 
 Number of IOs:                          70
 Number of bonded IOBs:                  59  out of    232    25%  
    IOB Flip Flops/Latches:               5

Specific Feature Utilization:
 Number of Block RAM/FIFO:               16  out of     32    50%  
    Number using Block RAM only:         16
 Number of BUFG/BUFGCTRLs:                7  out of     16    43%  
 Number of DSP48A1s:                      1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
ck_100MHz_pad                      | DCM_SP:CLK2X           | 1129  |
XLXI_309/blk00000001/Q<13>         | BUFG                   | 33    |
XLXI_309/blk00000001/Q<7>          | BUFG                   | 7     |
EppDSTB                            | IBUF+BUFG              | 16    |
EppASTB                            | IBUF+BUFG              | 8     |
ck_100MHz_pad                      | DCM_SP:CLKFX           | 16    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 15.700ns (Maximum Frequency: 63.694MHz)
   Minimum input arrival time before clock: 3.990ns
   Maximum output required time after clock: 8.047ns
   Maximum combinational path delay: 5.749ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ck_100MHz_pad'
  Clock period: 15.700ns (frequency: 63.694MHz)
  Total number of paths / destination ports: 137990 / 3517
-------------------------------------------------------------------------
Delay:               7.850ns (Levels of Logic = 9)
  Source:            XLXI_865/U1/periodo_4 (FF)
  Destination:       XLXI_865/U1/tono_3 (FF)
  Source Clock:      ck_100MHz_pad rising 2.0X
  Destination Clock: ck_100MHz_pad rising 2.0X

  Data Path: XLXI_865/U1/periodo_4 to XLXI_865/U1/tono_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             10   0.447   1.085  XLXI_865/U1/periodo_4 (XLXI_865/U1/periodo_4)
     LUT6:I3->O            1   0.205   0.580  XLXI_865/U1/U1/Mmux_p1112_SW0 (N68)
     LUT6:I5->O            1   0.205   0.580  XLXI_865/U1/U1/Mmux_p1112 (XLXI_865/U1/U1/Mmux_p1111)
     LUT5:I4->O            1   0.205   0.580  XLXI_865/U1/U1/Mmux_p1113_SW0 (N84)
     LUT6:I5->O            1   0.205   0.580  XLXI_865/U1/U1/Mmux_p1113 (XLXI_865/U1/U1/Mmux_p1112)
     LUT6:I5->O            2   0.205   0.864  XLXI_865/U1/U1/Mmux_p1115_SW0 (N80)
     LUT6:I2->O            1   0.203   0.000  XLXI_865/U1/U1/Mmux_p1115_F (N100)
     MUXF7:I0->O           4   0.131   0.684  XLXI_865/U1/U1/Mmux_p1115 (XLXI_865/U1/U1/p<1>)
     LUT6:I5->O            1   0.205   0.580  XLXI_865/U1/U1/U1/Tono<3>1 (XLXI_865/U1/div<3>)
     LUT5:I4->O            1   0.205   0.000  XLXI_865/U1/tono_3_glue_set (XLXI_865/U1/tono_3_glue_set)
     FDR:D                     0.102          XLXI_865/U1/tono_3
    ----------------------------------------
    Total                      7.850ns (2.318ns logic, 5.532ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_309/blk00000001/Q<13>'
  Clock period: 5.257ns (frequency: 190.235MHz)
  Total number of paths / destination ports: 187 / 49
-------------------------------------------------------------------------
Delay:               5.257ns (Levels of Logic = 6)
  Source:            XLXI_1/XLXI_1/XLXI_9/Q3 (FF)
  Destination:       XLXI_1/XLXI_39/XLXI_12 (FF)
  Source Clock:      XLXI_309/blk00000001/Q<13> rising
  Destination Clock: XLXI_309/blk00000001/Q<13> rising

  Data Path: XLXI_1/XLXI_1/XLXI_9/Q3 to XLXI_1/XLXI_39/XLXI_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.447   0.808  Q3 (Q3)
     end scope: 'XLXI_1/XLXI_1/XLXI_9:Q3'
     begin scope: 'XLXI_1/XLXI_39/XLXI_14:I2'
     LUT3:I0->O            1   0.205   0.580  O_SW0 (N01)
     LUT6:I5->O            1   0.205   0.944  O (O)
     end scope: 'XLXI_1/XLXI_39/XLXI_14:O'
     OR2:I0->O             2   0.203   0.961  XLXI_1/XLXI_39/XLXI_15 (XLXI_1/XLXI_39/tecla_pulsada_nivel)
     AND2B1:I1->O          1   0.223   0.579  XLXI_1/XLXI_39/XLXI_41/XLXI_2 (XLXI_1/XLXI_39/ce_tecla_pulsada)
     FD:D                      0.102          XLXI_1/XLXI_39/XLXI_12
    ----------------------------------------
    Total                      5.257ns (1.385ns logic, 3.872ns route)
                                       (26.3% logic, 73.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_309/blk00000001/Q<7>'
  Clock period: 1.199ns (frequency: 833.854MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               1.199ns (Levels of Logic = 0)
  Source:            XLXI_874/XLXI_32 (FF)
  Destination:       XLXI_874/XLXI_7 (FF)
  Source Clock:      XLXI_309/blk00000001/Q<7> rising
  Destination Clock: XLXI_309/blk00000001/Q<7> rising

  Data Path: XLXI_874/XLXI_32 to XLXI_874/XLXI_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             3   0.447   0.650  XLXI_874/XLXI_32 (XLXI_874/anodo_DUMMY<3>)
     FD:D                      0.102          XLXI_874/XLXI_7
    ----------------------------------------
    Total                      1.199ns (0.549ns logic, 0.650ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'EppDSTB'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.990ns (Levels of Logic = 3)
  Source:            EppWRITE (PAD)
  Destination:       XLXI_865/regbtn_7 (FF)
  Destination Clock: EppDSTB rising

  Data Path: EppWRITE to XLXI_865/regbtn_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.617  EppWRITE_IBUF (EppWRITE_IBUF)
     LUT4:I3->O            2   0.205   0.617  XLXI_865/_n0129_inv_SW0 (N2)
     LUT6:I5->O            8   0.205   0.802  XLXI_865/_n0129_inv (XLXI_865/_n0129_inv)
     FDE:CE                    0.322          XLXI_865/regbtn_0
    ----------------------------------------
    Total                      3.990ns (1.954ns logic, 2.036ns route)
                                       (49.0% logic, 51.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'EppASTB'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.370ns (Levels of Logic = 2)
  Source:            EppWRITE (PAD)
  Destination:       XLXI_865/regEppAdr_7 (FF)
  Destination Clock: EppASTB rising

  Data Path: EppWRITE to XLXI_865/regEppAdr_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  EppWRITE_IBUF (EppWRITE_IBUF)
     INV:I->O             16   0.206   1.004  XLXI_865/EppWRITE_inv1_INV_0 (XLXI_865/EppWRITE_inv)
     FDE:CE                    0.322          XLXI_865/regEppAdr_0
    ----------------------------------------
    Total                      3.370ns (1.750ns logic, 1.620ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_309/blk00000001/Q<7>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 2)
  Source:            sw_pad<0> (PAD)
  Destination:       XLXI_387/Q_0 (FF)
  Destination Clock: XLXI_309/blk00000001/Q<7> rising

  Data Path: sw_pad<0> to XLXI_387/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  sw_pad_0_IBUF (sw_pad_0_IBUF)
     begin scope: 'XLXI_387:D<0>'
     FD:D                      0.102          Q_0
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_309/blk00000001/Q<13>'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 2)
  Source:            col_pad<4> (PAD)
  Destination:       XLXI_279_4/q_tmp (FF)
  Destination Clock: XLXI_309/blk00000001/Q<13> rising

  Data Path: col_pad<4> to XLXI_279_4/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  col_pad_4_IBUF (col_pad_4_IBUF)
     begin scope: 'XLXI_279_4:D'
     FD:D                      0.102          q_tmp
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ck_100MHz_pad'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              3.787ns (Levels of Logic = 2)
  Source:            reset_pad (PAD)
  Destination:       XLXI_872/XLXI_42/XLXI_30/Sreg0_FSM_FFd1 (FF)
  Destination Clock: ck_100MHz_pad rising 2.0X

  Data Path: reset_pad to XLXI_872/XLXI_42/XLXI_30/Sreg0_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.684  XLXI_30 (reset_i)
     LUT2:I0->O           29   0.203   1.249  XLXI_865/btnInternal<0>1 (n0024<0>)
     FDC:CLR                   0.430          XLXI_872/XLXI_42/XLXI_30/Sreg0_FSM_FFd3
    ----------------------------------------
    Total                      3.787ns (1.855ns logic, 1.932ns route)
                                       (49.0% logic, 51.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ck_100MHz_pad'
  Total number of paths / destination ports: 268 / 23
-------------------------------------------------------------------------
Offset:              8.047ns (Levels of Logic = 5)
  Source:            XLXI_872/XLXI_60/XLXI_153_1 (FF)
  Destination:       DB<6> (PAD)
  Source Clock:      ck_100MHz_pad rising 2.0X

  Data Path: XLXI_872/XLXI_60/XLXI_153_1 to DB<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   1.021  XLXI_872/XLXI_60/XLXI_153_1 (cent_bcd<1>)
     LUT4:I0->O            1   0.203   0.579  XLXI_874/XLXI_38/Mram_SEGMENTO_NEG1 (XLXI_874/XLXI_38/Mram_SEGMENTO_NEG)
     INV:I->O              2   0.568   0.864  XLXI_874/XLXI_51_0 (seg2<0>)
     LUT5:I1->O            1   0.203   0.808  XLXI_865/Mmux_busEppInternal1_SW0 (N18)
     LUT6:I3->O            1   0.205   0.579  XLXI_865/Mmux_busEppInternal1 (XLXI_865/busEppInternal<0>)
     IOBUF:I->IO               2.571          DB_0_IOBUF (DB<0>)
    ----------------------------------------
    Total                      8.047ns (4.197ns logic, 3.850ns route)
                                       (52.2% logic, 47.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_309/blk00000001/Q<7>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.138ns (Levels of Logic = 5)
  Source:            XLXI_387/Q_0 (FF)
  Destination:       led_pad<0> (PAD)
  Source Clock:      XLXI_309/blk00000001/Q<7> rising

  Data Path: XLXI_387/Q_0 to led_pad<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.684  Q_0 (Q_0)
     end scope: 'XLXI_387:Q<0>'
     LUT2:I0->O           17   0.203   1.256  XLXI_865/swInternal<0>1 (sw<0>)
     begin scope: 'XLXI_882:S0'
     LUT3:I0->O            7   0.205   0.773  Mmux_O11 (O)
     end scope: 'XLXI_882:O'
     OBUF:I->O                 2.571          led_pad_0_OBUF (led_pad<0>)
    ----------------------------------------
    Total                      6.138ns (3.426ns logic, 2.712ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'EppDSTB'
  Total number of paths / destination ports: 19 / 11
-------------------------------------------------------------------------
Offset:              6.074ns (Levels of Logic = 4)
  Source:            XLXI_865/regsw_0 (FF)
  Destination:       led_pad<0> (PAD)
  Source Clock:      EppDSTB rising

  Data Path: XLXI_865/regsw_0 to led_pad<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.617  XLXI_865/regsw_0 (XLXI_865/regsw_0)
     LUT2:I1->O           17   0.205   1.256  XLXI_865/swInternal<0>1 (sw<0>)
     begin scope: 'XLXI_882:S0'
     LUT3:I0->O            7   0.205   0.773  Mmux_O11 (O)
     end scope: 'XLXI_882:O'
     OBUF:I->O                 2.571          led_pad_0_OBUF (led_pad<0>)
    ----------------------------------------
    Total                      6.074ns (3.428ns logic, 2.646ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'EppASTB'
  Total number of paths / destination ports: 109 / 8
-------------------------------------------------------------------------
Offset:              6.403ns (Levels of Logic = 4)
  Source:            XLXI_865/regEppAdr_0 (FF)
  Destination:       DB<3> (PAD)
  Source Clock:      EppASTB rising

  Data Path: XLXI_865/regEppAdr_0 to DB<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             27   0.447   1.585  XLXI_865/regEppAdr_0 (XLXI_865/regEppAdr_0)
     LUT6:I0->O            1   0.203   0.000  XLXI_865/mux_7 (XLXI_865/mux_7)
     MUXF7:I0->O           1   0.131   0.684  XLXI_865/mux_5_f7 (XLXI_865/mux_5_f7)
     LUT6:I4->O            1   0.203   0.579  XLXI_865/Mmux_busEppInternal1 (XLXI_865/busEppInternal<0>)
     IOBUF:I->IO               2.571          DB_0_IOBUF (DB<0>)
    ----------------------------------------
    Total                      6.403ns (3.555ns logic, 2.848ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_309/blk00000001/Q<13>'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.909ns (Levels of Logic = 2)
  Source:            XLXI_1/XLXI_1/XLXI_2/XLXI_3 (FF)
  Destination:       fila_pad<4> (PAD)
  Source Clock:      XLXI_309/blk00000001/Q<13> rising

  Data Path: XLXI_1/XLXI_1/XLXI_2/XLXI_3 to fila_pad<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.447   0.744  XLXI_1/XLXI_1/XLXI_2/XLXI_3 (fila<4>)
     INV:I->O              1   0.568   0.579  XLXI_118_4 (XLXN_407<4>)
     OBUFT:T->O                2.571          XLXI_114_4 (fila_pad<4>)
    ----------------------------------------
    Total                      4.909ns (3.586ns logic, 1.323ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 20 / 11
-------------------------------------------------------------------------
Delay:               5.749ns (Levels of Logic = 3)
  Source:            EppASTB (PAD)
  Destination:       DB<7> (PAD)

  Data Path: EppASTB to DB<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   1.174  EppASTB_IBUF (EppASTB_IBUF)
     LUT6:I1->O            1   0.203   0.579  XLXI_865/Mmux_busEppInternal2 (XLXI_865/busEppInternal<1>)
     IOBUF:I->IO               2.571          DB_1_IOBUF (DB<1>)
    ----------------------------------------
    Total                      5.749ns (3.996ns logic, 1.753ns route)
                                       (69.5% logic, 30.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock EppDSTB
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
EppASTB        |    3.494|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_309/blk00000001/Q<13>
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
XLXI_309/blk00000001/Q<13>|    5.257|         |         |         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_309/blk00000001/Q<7>
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
XLXI_309/blk00000001/Q<7>|    1.199|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ck_100MHz_pad
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
EppDSTB                  |    5.163|         |         |         |
XLXI_309/blk00000001/Q<7>|    5.228|         |         |         |
ck_100MHz_pad            |    7.850|         |         |         |
-------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 15.31 secs
 
--> 

Total memory usage is 4510316 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  530 (   0 filtered)
Number of infos    :   80 (   0 filtered)

