/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire [8:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  reg [6:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [12:0] celloutsig_0_32z;
  wire [12:0] celloutsig_0_33z;
  wire [6:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [2:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [22:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [4:0] celloutsig_0_41z;
  reg [5:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [6:0] celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire [9:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  reg [8:0] celloutsig_0_56z;
  wire [3:0] celloutsig_0_57z;
  wire [20:0] celloutsig_0_59z;
  wire [2:0] celloutsig_0_5z;
  wire [10:0] celloutsig_0_60z;
  wire celloutsig_0_63z;
  wire [5:0] celloutsig_0_69z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_79z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_84z;
  wire [10:0] celloutsig_0_85z;
  wire [9:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_53z = ~(celloutsig_0_28z & celloutsig_0_1z);
  assign celloutsig_0_84z = ~(celloutsig_0_28z & celloutsig_0_0z[3]);
  assign celloutsig_1_13z = ~(celloutsig_1_11z[5] & celloutsig_1_9z);
  assign celloutsig_1_18z = ~(celloutsig_1_1z[6] & celloutsig_1_13z);
  assign celloutsig_0_27z = ~(celloutsig_0_15z & celloutsig_0_13z);
  assign celloutsig_0_4z = !(in_data[80] ? celloutsig_0_1z : celloutsig_0_0z[1]);
  assign celloutsig_1_2z = !(celloutsig_1_0z ? in_data[168] : celloutsig_1_1z[5]);
  assign celloutsig_0_23z = ~(celloutsig_0_1z | celloutsig_0_20z);
  assign celloutsig_0_35z = ~celloutsig_0_11z[6];
  assign celloutsig_0_47z = ~celloutsig_0_6z[1];
  assign celloutsig_1_9z = ~celloutsig_1_0z;
  assign celloutsig_0_13z = ~celloutsig_0_10z;
  assign celloutsig_0_48z = celloutsig_0_33z[10] | ~(celloutsig_0_33z[10]);
  assign celloutsig_0_63z = celloutsig_0_55z | ~(celloutsig_0_27z);
  assign celloutsig_0_79z = celloutsig_0_28z | ~(celloutsig_0_51z);
  assign celloutsig_1_5z = celloutsig_1_4z[2] | ~(celloutsig_1_4z[5]);
  assign celloutsig_0_15z = celloutsig_0_10z | ~(celloutsig_0_12z[0]);
  assign celloutsig_0_20z = celloutsig_0_15z | ~(celloutsig_0_9z);
  assign celloutsig_0_40z = celloutsig_0_4z ^ celloutsig_0_36z;
  assign celloutsig_0_22z = in_data[63] ^ celloutsig_0_3z[15];
  assign celloutsig_0_1z = ~(in_data[91] ^ celloutsig_0_0z[2]);
  assign celloutsig_0_7z = { in_data[64:62], celloutsig_0_4z } & celloutsig_0_6z[6:3];
  assign celloutsig_1_7z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z } & celloutsig_1_4z[4:2];
  assign celloutsig_0_55z = { in_data[4], celloutsig_0_15z, celloutsig_0_43z, celloutsig_0_29z } == { celloutsig_0_8z[6:5], celloutsig_0_13z, celloutsig_0_48z };
  assign celloutsig_0_2z = celloutsig_0_0z[3:1] == { in_data[62:61], celloutsig_0_1z };
  assign celloutsig_0_28z = { celloutsig_0_12z[1:0], celloutsig_0_13z, celloutsig_0_15z } == celloutsig_0_26z[4:1];
  assign celloutsig_0_31z = celloutsig_0_4z == celloutsig_0_29z;
  assign celloutsig_1_15z = { celloutsig_1_11z, celloutsig_1_2z } === in_data[177:170];
  assign celloutsig_0_51z = { celloutsig_0_30z[3:0], celloutsig_0_35z, celloutsig_0_10z, celloutsig_0_10z } || { celloutsig_0_11z[6:1], celloutsig_0_31z };
  assign celloutsig_1_19z = { celloutsig_1_1z[7:6], celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_10z } || { celloutsig_1_1z[5:2], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_0_29z = { celloutsig_0_12z[1:0], celloutsig_0_28z } || celloutsig_0_0z[2:0];
  assign celloutsig_1_0z = in_data[178] & ~(in_data[98]);
  assign celloutsig_0_10z = celloutsig_0_6z[5] & ~(celloutsig_0_7z[2]);
  assign celloutsig_0_57z = { celloutsig_0_56z[2], celloutsig_0_5z } % { 1'h1, celloutsig_0_0z[2:0] };
  assign celloutsig_0_60z = { celloutsig_0_57z, celloutsig_0_40z, celloutsig_0_51z, celloutsig_0_53z, celloutsig_0_48z, celloutsig_0_35z, celloutsig_0_35z, celloutsig_0_49z } % { 1'h1, celloutsig_0_59z[10:3], celloutsig_0_36z, celloutsig_0_47z };
  assign celloutsig_0_6z = in_data[39:33] % { 1'h1, celloutsig_0_3z[4:0], celloutsig_0_2z };
  assign celloutsig_0_8z = celloutsig_0_3z[16:7] % { 1'h1, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_4z = in_data[117:111] % { 1'h1, in_data[188:185], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_12z = celloutsig_0_5z % { 1'h1, celloutsig_0_11z[5:4] };
  assign celloutsig_0_25z = celloutsig_0_3z[13:8] % { 1'h1, celloutsig_0_24z, celloutsig_0_7z };
  assign celloutsig_0_33z = { celloutsig_0_3z[12:2], celloutsig_0_4z, celloutsig_0_24z } % { 1'h1, celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_29z, celloutsig_0_29z, celloutsig_0_15z, celloutsig_0_21z };
  assign celloutsig_0_34z = { celloutsig_0_11z[6:4], celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_27z, celloutsig_0_9z } % { 1'h1, celloutsig_0_30z[5:0] };
  assign celloutsig_0_3z = in_data[30:8] * in_data[65:43];
  assign celloutsig_0_41z = { celloutsig_0_5z[1:0], celloutsig_0_38z } * { in_data[72:69], celloutsig_0_24z };
  assign celloutsig_1_8z = celloutsig_1_1z[2:0] * { celloutsig_1_1z[5:4], celloutsig_1_3z };
  assign celloutsig_1_11z = { celloutsig_1_4z[5:3], celloutsig_1_0z, celloutsig_1_7z } * { in_data[153], celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_0_85z = celloutsig_0_22z ? { celloutsig_0_60z[9:0], celloutsig_0_63z } : { celloutsig_0_69z[4:2], celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_79z, celloutsig_0_2z, celloutsig_0_57z };
  assign celloutsig_0_54z = ~ { celloutsig_0_25z[1:0], celloutsig_0_39z, celloutsig_0_34z };
  assign celloutsig_0_5z = ~ celloutsig_0_0z[2:0];
  assign celloutsig_0_69z = ~ { in_data[92], celloutsig_0_41z };
  assign celloutsig_0_0z = in_data[8:5] | in_data[7:4];
  assign celloutsig_0_26z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_22z } | { celloutsig_0_0z[2:0], celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_4z };
  assign celloutsig_0_49z = | { celloutsig_0_32z, celloutsig_0_29z, celloutsig_0_23z };
  assign celloutsig_0_9z = | { celloutsig_0_3z[15:11], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_24z = | celloutsig_0_11z[6:2];
  assign celloutsig_0_36z = ~^ { celloutsig_0_25z[4:2], celloutsig_0_22z };
  assign celloutsig_0_39z = ~^ { celloutsig_0_3z[8:1], celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_43z = ~^ { in_data[55:50], celloutsig_0_38z, celloutsig_0_22z };
  assign celloutsig_0_21z = ~^ { celloutsig_0_3z[19:3], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_12z };
  assign celloutsig_0_38z = celloutsig_0_12z <<< { celloutsig_0_5z[2], celloutsig_0_10z, celloutsig_0_16z };
  assign celloutsig_0_59z = { celloutsig_0_54z[9:5], celloutsig_0_26z, celloutsig_0_44z } <<< { in_data[78:66], celloutsig_0_30z, celloutsig_0_35z };
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z } <<< celloutsig_1_4z[5:3];
  assign celloutsig_0_11z = celloutsig_0_8z[8:1] <<< { celloutsig_0_3z[6:2], celloutsig_0_5z };
  assign celloutsig_0_44z = { celloutsig_0_0z[2:0], celloutsig_0_29z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_9z } >>> { celloutsig_0_42z, celloutsig_0_23z };
  assign celloutsig_0_32z = { celloutsig_0_30z[4:0], celloutsig_0_13z, celloutsig_0_30z } >>> { celloutsig_0_8z[5:0], celloutsig_0_6z };
  assign celloutsig_1_3z = ~((celloutsig_1_0z & celloutsig_1_0z) | celloutsig_1_2z);
  assign celloutsig_0_16z = ~((celloutsig_0_12z[1] & celloutsig_0_13z) | celloutsig_0_7z[3]);
  always_latch
    if (clkin_data[64]) celloutsig_0_42z = 6'h00;
    else if (celloutsig_1_18z) celloutsig_0_42z = celloutsig_0_8z[7:2];
  always_latch
    if (clkin_data[32]) celloutsig_0_56z = 9'h000;
    else if (celloutsig_1_18z) celloutsig_0_56z = celloutsig_0_33z[11:3];
  always_latch
    if (!clkin_data[96]) celloutsig_1_1z = 10'h000;
    else if (!clkin_data[0]) celloutsig_1_1z = in_data[135:126];
  always_latch
    if (clkin_data[32]) celloutsig_0_30z = 7'h00;
    else if (!celloutsig_1_18z) celloutsig_0_30z = { celloutsig_0_11z[6:4], celloutsig_0_12z, celloutsig_0_9z };
  assign { out_data[128], out_data[96], out_data[32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_84z, celloutsig_0_85z };
endmodule
