digraph "0_linux_a8b0ca17b80e92faab46ee7179ba9e99ccb61233_2@API" {
"1000179" [label="(Call,armpmu_event_update(event, hwc, idx, 1))"];
"1000151" [label="(Call,*event = cpuc->events[idx])"];
"1000173" [label="(Call,hwc = &event->hw)"];
"1000169" [label="(Call,xscale1_pmnc_counter_has_overflowed(pmnc, idx))"];
"1000121" [label="(Call,pmnc & XSCALE1_OVERFLOWED_MASK)"];
"1000116" [label="(Call,pmnc & ~XSCALE_PMU_ENABLE)"];
"1000112" [label="(Call,pmnc = xscale1pmu_read_pmnc())"];
"1000161" [label="(Call,test_bit(idx, cpuc->active_mask))"];
"1000142" [label="(Call,idx <= armpmu->num_events)"];
"1000139" [label="(Call,idx = 0)"];
"1000147" [label="(Call,++idx)"];
"1000206" [label="(Call,armpmu->disable(hwc, idx))"];
"1000195" [label="(Call,armpmu_event_set_period(event, hwc, idx))"];
"1000179" [label="(Call,armpmu_event_update(event, hwc, idx, 1))"];
"1000160" [label="(Call,!test_bit(idx, cpuc->active_mask))"];
"1000168" [label="(Call,!xscale1_pmnc_counter_has_overflowed(pmnc, idx))"];
"1000194" [label="(Call,!armpmu_event_set_period(event, hwc, idx))"];
"1000201" [label="(Call,perf_event_overflow(event, &data, regs))"];
"1000209" [label="(Call,irq_work_run())"];
"1000173" [label="(Call,hwc = &event->hw)"];
"1000116" [label="(Call,pmnc & ~XSCALE_PMU_ENABLE)"];
"1000143" [label="(Identifier,idx)"];
"1000161" [label="(Call,test_bit(idx, cpuc->active_mask))"];
"1000194" [label="(Call,!armpmu_event_set_period(event, hwc, idx))"];
"1000114" [label="(Call,xscale1pmu_read_pmnc())"];
"1000168" [label="(Call,!xscale1_pmnc_counter_has_overflowed(pmnc, idx))"];
"1000141" [label="(Literal,0)"];
"1000200" [label="(ControlStructure,if (perf_event_overflow(event, &data, regs)))"];
"1000186" [label="(Identifier,data)"];
"1000118" [label="(Identifier,~XSCALE_PMU_ENABLE)"];
"1000123" [label="(Identifier,XSCALE1_OVERFLOWED_MASK)"];
"1000195" [label="(Call,armpmu_event_set_period(event, hwc, idx))"];
"1000203" [label="(Call,&data)"];
"1000152" [label="(Identifier,event)"];
"1000166" [label="(ControlStructure,continue;)"];
"1000115" [label="(Call,xscale1pmu_write_pmnc(pmnc & ~XSCALE_PMU_ENABLE))"];
"1000182" [label="(Identifier,idx)"];
"1000174" [label="(Identifier,hwc)"];
"1000159" [label="(ControlStructure,if (!test_bit(idx, cpuc->active_mask)))"];
"1000198" [label="(Identifier,idx)"];
"1000120" [label="(Call,!(pmnc & XSCALE1_OVERFLOWED_MASK))"];
"1000142" [label="(Call,idx <= armpmu->num_events)"];
"1000140" [label="(Identifier,idx)"];
"1000162" [label="(Identifier,idx)"];
"1000219" [label="(MethodReturn,RET)"];
"1000129" [label="(Call,perf_sample_data_init(&data, 0))"];
"1000171" [label="(Identifier,idx)"];
"1000138" [label="(ControlStructure,for (idx = 0; idx <= armpmu->num_events; ++idx))"];
"1000183" [label="(Literal,1)"];
"1000197" [label="(Identifier,hwc)"];
"1000126" [label="(Call,regs = get_irq_regs())"];
"1000144" [label="(Call,armpmu->num_events)"];
"1000205" [label="(Identifier,regs)"];
"1000207" [label="(Identifier,hwc)"];
"1000201" [label="(Call,perf_event_overflow(event, &data, regs))"];
"1000199" [label="(ControlStructure,continue;)"];
"1000117" [label="(Identifier,pmnc)"];
"1000170" [label="(Identifier,pmnc)"];
"1000121" [label="(Call,pmnc & XSCALE1_OVERFLOWED_MASK)"];
"1000112" [label="(Call,pmnc = xscale1pmu_read_pmnc())"];
"1000106" [label="(Block,)"];
"1000139" [label="(Call,idx = 0)"];
"1000175" [label="(Call,&event->hw)"];
"1000206" [label="(Call,armpmu->disable(hwc, idx))"];
"1000196" [label="(Identifier,event)"];
"1000148" [label="(Identifier,idx)"];
"1000180" [label="(Identifier,event)"];
"1000149" [label="(Block,)"];
"1000153" [label="(Call,cpuc->events[idx])"];
"1000113" [label="(Identifier,pmnc)"];
"1000163" [label="(Call,cpuc->active_mask)"];
"1000122" [label="(Identifier,pmnc)"];
"1000208" [label="(Identifier,idx)"];
"1000172" [label="(ControlStructure,continue;)"];
"1000147" [label="(Call,++idx)"];
"1000179" [label="(Call,armpmu_event_update(event, hwc, idx, 1))"];
"1000160" [label="(Call,!test_bit(idx, cpuc->active_mask))"];
"1000181" [label="(Identifier,hwc)"];
"1000193" [label="(ControlStructure,if (!armpmu_event_set_period(event, hwc, idx)))"];
"1000167" [label="(ControlStructure,if (!xscale1_pmnc_counter_has_overflowed(pmnc, idx)))"];
"1000202" [label="(Identifier,event)"];
"1000151" [label="(Call,*event = cpuc->events[idx])"];
"1000169" [label="(Call,xscale1_pmnc_counter_has_overflowed(pmnc, idx))"];
"1000179" -> "1000149"  [label="AST: "];
"1000179" -> "1000183"  [label="CFG: "];
"1000180" -> "1000179"  [label="AST: "];
"1000181" -> "1000179"  [label="AST: "];
"1000182" -> "1000179"  [label="AST: "];
"1000183" -> "1000179"  [label="AST: "];
"1000186" -> "1000179"  [label="CFG: "];
"1000179" -> "1000219"  [label="DDG: armpmu_event_update(event, hwc, idx, 1)"];
"1000151" -> "1000179"  [label="DDG: event"];
"1000173" -> "1000179"  [label="DDG: hwc"];
"1000169" -> "1000179"  [label="DDG: idx"];
"1000179" -> "1000195"  [label="DDG: event"];
"1000179" -> "1000195"  [label="DDG: hwc"];
"1000179" -> "1000195"  [label="DDG: idx"];
"1000151" -> "1000149"  [label="AST: "];
"1000151" -> "1000153"  [label="CFG: "];
"1000152" -> "1000151"  [label="AST: "];
"1000153" -> "1000151"  [label="AST: "];
"1000162" -> "1000151"  [label="CFG: "];
"1000151" -> "1000219"  [label="DDG: event"];
"1000151" -> "1000219"  [label="DDG: cpuc->events[idx]"];
"1000173" -> "1000149"  [label="AST: "];
"1000173" -> "1000175"  [label="CFG: "];
"1000174" -> "1000173"  [label="AST: "];
"1000175" -> "1000173"  [label="AST: "];
"1000180" -> "1000173"  [label="CFG: "];
"1000173" -> "1000219"  [label="DDG: &event->hw"];
"1000169" -> "1000168"  [label="AST: "];
"1000169" -> "1000171"  [label="CFG: "];
"1000170" -> "1000169"  [label="AST: "];
"1000171" -> "1000169"  [label="AST: "];
"1000168" -> "1000169"  [label="CFG: "];
"1000169" -> "1000147"  [label="DDG: idx"];
"1000169" -> "1000168"  [label="DDG: pmnc"];
"1000169" -> "1000168"  [label="DDG: idx"];
"1000121" -> "1000169"  [label="DDG: pmnc"];
"1000161" -> "1000169"  [label="DDG: idx"];
"1000121" -> "1000120"  [label="AST: "];
"1000121" -> "1000123"  [label="CFG: "];
"1000122" -> "1000121"  [label="AST: "];
"1000123" -> "1000121"  [label="AST: "];
"1000120" -> "1000121"  [label="CFG: "];
"1000121" -> "1000219"  [label="DDG: XSCALE1_OVERFLOWED_MASK"];
"1000121" -> "1000219"  [label="DDG: pmnc"];
"1000121" -> "1000120"  [label="DDG: pmnc"];
"1000121" -> "1000120"  [label="DDG: XSCALE1_OVERFLOWED_MASK"];
"1000116" -> "1000121"  [label="DDG: pmnc"];
"1000116" -> "1000115"  [label="AST: "];
"1000116" -> "1000118"  [label="CFG: "];
"1000117" -> "1000116"  [label="AST: "];
"1000118" -> "1000116"  [label="AST: "];
"1000115" -> "1000116"  [label="CFG: "];
"1000116" -> "1000219"  [label="DDG: ~XSCALE_PMU_ENABLE"];
"1000116" -> "1000115"  [label="DDG: pmnc"];
"1000116" -> "1000115"  [label="DDG: ~XSCALE_PMU_ENABLE"];
"1000112" -> "1000116"  [label="DDG: pmnc"];
"1000112" -> "1000106"  [label="AST: "];
"1000112" -> "1000114"  [label="CFG: "];
"1000113" -> "1000112"  [label="AST: "];
"1000114" -> "1000112"  [label="AST: "];
"1000117" -> "1000112"  [label="CFG: "];
"1000112" -> "1000219"  [label="DDG: xscale1pmu_read_pmnc()"];
"1000161" -> "1000160"  [label="AST: "];
"1000161" -> "1000163"  [label="CFG: "];
"1000162" -> "1000161"  [label="AST: "];
"1000163" -> "1000161"  [label="AST: "];
"1000160" -> "1000161"  [label="CFG: "];
"1000161" -> "1000219"  [label="DDG: cpuc->active_mask"];
"1000161" -> "1000147"  [label="DDG: idx"];
"1000161" -> "1000160"  [label="DDG: idx"];
"1000161" -> "1000160"  [label="DDG: cpuc->active_mask"];
"1000142" -> "1000161"  [label="DDG: idx"];
"1000142" -> "1000138"  [label="AST: "];
"1000142" -> "1000144"  [label="CFG: "];
"1000143" -> "1000142"  [label="AST: "];
"1000144" -> "1000142"  [label="AST: "];
"1000152" -> "1000142"  [label="CFG: "];
"1000209" -> "1000142"  [label="CFG: "];
"1000142" -> "1000219"  [label="DDG: idx <= armpmu->num_events"];
"1000142" -> "1000219"  [label="DDG: armpmu->num_events"];
"1000142" -> "1000219"  [label="DDG: idx"];
"1000139" -> "1000142"  [label="DDG: idx"];
"1000147" -> "1000142"  [label="DDG: idx"];
"1000139" -> "1000138"  [label="AST: "];
"1000139" -> "1000141"  [label="CFG: "];
"1000140" -> "1000139"  [label="AST: "];
"1000141" -> "1000139"  [label="AST: "];
"1000143" -> "1000139"  [label="CFG: "];
"1000147" -> "1000138"  [label="AST: "];
"1000147" -> "1000148"  [label="CFG: "];
"1000148" -> "1000147"  [label="AST: "];
"1000143" -> "1000147"  [label="CFG: "];
"1000206" -> "1000147"  [label="DDG: idx"];
"1000195" -> "1000147"  [label="DDG: idx"];
"1000206" -> "1000200"  [label="AST: "];
"1000206" -> "1000208"  [label="CFG: "];
"1000207" -> "1000206"  [label="AST: "];
"1000208" -> "1000206"  [label="AST: "];
"1000148" -> "1000206"  [label="CFG: "];
"1000206" -> "1000219"  [label="DDG: armpmu->disable(hwc, idx)"];
"1000206" -> "1000219"  [label="DDG: hwc"];
"1000195" -> "1000206"  [label="DDG: hwc"];
"1000195" -> "1000206"  [label="DDG: idx"];
"1000195" -> "1000194"  [label="AST: "];
"1000195" -> "1000198"  [label="CFG: "];
"1000196" -> "1000195"  [label="AST: "];
"1000197" -> "1000195"  [label="AST: "];
"1000198" -> "1000195"  [label="AST: "];
"1000194" -> "1000195"  [label="CFG: "];
"1000195" -> "1000219"  [label="DDG: hwc"];
"1000195" -> "1000219"  [label="DDG: event"];
"1000195" -> "1000194"  [label="DDG: event"];
"1000195" -> "1000194"  [label="DDG: hwc"];
"1000195" -> "1000194"  [label="DDG: idx"];
"1000195" -> "1000201"  [label="DDG: event"];
"1000160" -> "1000159"  [label="AST: "];
"1000166" -> "1000160"  [label="CFG: "];
"1000170" -> "1000160"  [label="CFG: "];
"1000160" -> "1000219"  [label="DDG: !test_bit(idx, cpuc->active_mask)"];
"1000160" -> "1000219"  [label="DDG: test_bit(idx, cpuc->active_mask)"];
"1000168" -> "1000167"  [label="AST: "];
"1000172" -> "1000168"  [label="CFG: "];
"1000174" -> "1000168"  [label="CFG: "];
"1000168" -> "1000219"  [label="DDG: xscale1_pmnc_counter_has_overflowed(pmnc, idx)"];
"1000168" -> "1000219"  [label="DDG: !xscale1_pmnc_counter_has_overflowed(pmnc, idx)"];
"1000194" -> "1000193"  [label="AST: "];
"1000199" -> "1000194"  [label="CFG: "];
"1000202" -> "1000194"  [label="CFG: "];
"1000194" -> "1000219"  [label="DDG: !armpmu_event_set_period(event, hwc, idx)"];
"1000194" -> "1000219"  [label="DDG: armpmu_event_set_period(event, hwc, idx)"];
"1000201" -> "1000200"  [label="AST: "];
"1000201" -> "1000205"  [label="CFG: "];
"1000202" -> "1000201"  [label="AST: "];
"1000203" -> "1000201"  [label="AST: "];
"1000205" -> "1000201"  [label="AST: "];
"1000207" -> "1000201"  [label="CFG: "];
"1000148" -> "1000201"  [label="CFG: "];
"1000201" -> "1000219"  [label="DDG: regs"];
"1000201" -> "1000219"  [label="DDG: event"];
"1000201" -> "1000219"  [label="DDG: perf_event_overflow(event, &data, regs)"];
"1000201" -> "1000219"  [label="DDG: &data"];
"1000129" -> "1000201"  [label="DDG: &data"];
"1000126" -> "1000201"  [label="DDG: regs"];
}
