Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan  8 23:39:41 2020
| Host         : DESKTOP-BO07EV6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    63 |
|    Minimum number of control sets                        |    63 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   324 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    63 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |    43 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             185 |           65 |
| No           | No                    | Yes                    |             223 |           80 |
| No           | Yes                   | No                     |              32 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             418 |          305 |
| Yes          | Yes                   | No                     |              10 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+-----------------------------------------------+----------------------------------+------------------+----------------+
|          Clock Signal          |                 Enable Signal                 |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+--------------------------------+-----------------------------------------------+----------------------------------+------------------+----------------+
|  pg0/next_pos_reg[1]_i_2_n_0   |                                               |                                  |                1 |              2 |
|  clk_wiz_0_inst/out_BUFG[0]    |                                               | rst_IBUF                         |                2 |              2 |
|  Pmod0/clock_Div/CLK           |                                               | rst_IBUF                         |                1 |              3 |
|  Pmod0/clock_Div/CLK           |                                               |                                  |                1 |              4 |
|  clk_IBUF_BUFG                 | Pmod0/control/FSM_sequential_state[3]_i_1_n_0 | rst_IBUF                         |                2 |              4 |
|  sp0/sc/Q[1]                   |                                               | rst_IBUF                         |                2 |              5 |
|  pg0/cd0/out[0]                |                                               | rst_IBUF                         |                1 |              7 |
|  clk_div16                     | ds0/op0/E[0]                                  | rst_IBUF                         |                4 |              7 |
|  seven_seg/clk_divider_reg[15] |                                               | rst_IBUF                         |                4 |              7 |
|  clk_div16                     | ds0/op0/signal_single_pulse_reg_0[0]          | rst_IBUF                         |                6 |              7 |
|  clk_22_BUFG                   | pg0/pos_reg[1]_rep__3_7[0]                    | rst_IBUF                         |                7 |             10 |
|  clk_wiz_0_inst/out_BUFG[0]    |                                               |                                  |                4 |             10 |
|  clk_wiz_0_inst/out_BUFG[0]    |                                               | vga_inst/pixel_cnt[9]_i_1_n_0    |                4 |             10 |
|  clk_wiz_0_inst/out_BUFG[0]    | vga_inst/line_cnt                             | vga_inst/line_cnt[9]_i_1_n_0     |                4 |             10 |
|  clk_22_BUFG                   | pg0/pos_reg[0]_9[0]                           | rst_IBUF                         |                8 |             10 |
|  clk_22_BUFG                   | pixel_gen_inst/block_v[9]_i_1_n_0             | rst_IBUF                         |                7 |             10 |
|  clk_22_BUFG                   | pixel_gen_inst/block_h6[9]_i_1_n_0            | rst_IBUF                         |                8 |             10 |
|  clk_22_BUFG                   | pixel_gen_inst/block_h8[9]_i_1_n_0            | rst_IBUF                         |                7 |             10 |
|  clk_22_BUFG                   | pixel_gen_inst/block_h9[9]_i_1_n_0            | rst_IBUF                         |                8 |             10 |
|  clk_22_BUFG                   | pixel_gen_inst/block_h[9]_i_1_n_0             | rst_IBUF                         |                8 |             10 |
|  clk_22_BUFG                   | pixel_gen_inst/block_v10[9]_i_1_n_0           | rst_IBUF                         |                6 |             10 |
|  clk_22_BUFG                   | pixel_gen_inst/block_v11[9]_i_1_n_0           | rst_IBUF                         |                5 |             10 |
|  clk_22_BUFG                   | pixel_gen_inst/block_v12[9]_i_1_n_0           | rst_IBUF                         |                6 |             10 |
|  clk_22_BUFG                   | pixel_gen_inst/block_v13[9]_i_1_n_0           | rst_IBUF                         |                8 |             10 |
|  clk_22_BUFG                   | pixel_gen_inst/block_v15[9]_i_1_n_0           | rst_IBUF                         |                5 |             10 |
|  clk_22_BUFG                   | pixel_gen_inst/block_v16[9]_i_1_n_0           | rst_IBUF                         |                7 |             10 |
|  clk_22_BUFG                   | pixel_gen_inst/block_v17[9]_i_1_n_0           | rst_IBUF                         |                7 |             10 |
|  clk_22_BUFG                   | pixel_gen_inst/block_v19[9]_i_1_n_0           | rst_IBUF                         |                8 |             10 |
|  clk_22_BUFG                   | pixel_gen_inst/block_v2[9]_i_1_n_0            | rst_IBUF                         |                8 |             10 |
|  clk_22_BUFG                   | pixel_gen_inst/block_v3[9]_i_1_n_0            | rst_IBUF                         |                5 |             10 |
|  clk_22_BUFG                   | pixel_gen_inst/block_v4[9]_i_1_n_0            | rst_IBUF                         |                9 |             10 |
|  clk_22_BUFG                   | pixel_gen_inst/block_v5[9]_i_1_n_0            | rst_IBUF                         |                6 |             10 |
|  clk_22_BUFG                   | pixel_gen_inst/block_v6[9]_i_1_n_0            | rst_IBUF                         |                8 |             10 |
|  clk_22_BUFG                   | pixel_gen_inst/block_v7[9]_i_1_n_0            | rst_IBUF                         |                7 |             10 |
|  clk_22_BUFG                   | pixel_gen_inst/block_v8[9]_i_1_n_0            | rst_IBUF                         |                6 |             10 |
|  clk_22_BUFG                   | pixel_gen_inst/block_v9[9]_i_1_n_0            | rst_IBUF                         |                6 |             10 |
|  clk_22_BUFG                   | pixel_gen_inst/block_h15[9]_i_1_n_0           | rst_IBUF                         |                6 |             10 |
|  clk_22_BUFG                   | pixel_gen_inst/block_h16[9]_i_1_n_0           | rst_IBUF                         |                9 |             10 |
|  clk_22_BUFG                   | pixel_gen_inst/block_h19[9]_i_1_n_0           | rst_IBUF                         |                7 |             10 |
|  clk_22_BUFG                   | pixel_gen_inst/block_h2[9]_i_1_n_0            | rst_IBUF                         |                8 |             10 |
|  clk_22_BUFG                   | pixel_gen_inst/block_h4[9]_i_1_n_0            | rst_IBUF                         |                8 |             10 |
|  clk_22_BUFG                   | pixel_gen_inst/block_h5[9]_i_1_n_0            | rst_IBUF                         |                6 |             10 |
|  clk_22_BUFG                   | pg0/pos_reg[1]_1[0]                           | rst_IBUF                         |                8 |             10 |
|  clk_22_BUFG                   | pg0/pos_reg[1]_rep_3[0]                       | rst_IBUF                         |               10 |             10 |
|  clk_22_BUFG                   | pg0/pos_reg[1]_rep_5[0]                       | rst_IBUF                         |                7 |             10 |
|  clk_22_BUFG                   | pg0/pos_reg[1]_0[0]                           | rst_IBUF                         |                7 |             10 |
|  clk_22_BUFG                   | pg0/pos_reg[1]_rep_2[0]                       | rst_IBUF                         |               10 |             10 |
|  clk_22_BUFG                   | pg0/E[0]                                      | rst_IBUF                         |                8 |             10 |
|  clk_22_BUFG                   | pg0/pos_reg[1]_rep__3_3[0]                    | rst_IBUF                         |                8 |             10 |
|  clk_22_BUFG                   | pg0/pos_reg[1]_rep__3_2[0]                    | rst_IBUF                         |                7 |             10 |
|  clk_22_BUFG                   | pg0/pos_reg[1]_rep__3_4[0]                    | rst_IBUF                         |                7 |             10 |
|  clk_22_BUFG                   | pg0/pos_reg[1]_rep__3_9[0]                    | rst_IBUF                         |                8 |             10 |
|  clk_22_BUFG                   | pg0/pos_reg[1]_rep__3_8[0]                    | rst_IBUF                         |                9 |             10 |
|  pg0/cd0/out[0]                |                                               |                                  |                3 |             12 |
|  ds0/E[0]                      |                                               |                                  |                4 |             12 |
|  clk_div16                     |                                               | rst_IBUF                         |                9 |             13 |
|  sp0/clock_22/CLK              |                                               | rst_IBUF                         |                3 |             13 |
|  clk_div16                     |                                               |                                  |                6 |             18 |
|  clk_IBUF_BUFG                 |                                               | Pmod0/se/count/count[19]_i_1_n_0 |                6 |             20 |
|  sp0/playerCtrl_00/E[0]        |                                               |                                  |               18 |             23 |
|  led0/cd0/out[0]               |                                               | rst_IBUF                         |                9 |             25 |
|  clk_IBUF_BUFG                 |                                               |                                  |               28 |            104 |
|  clk_IBUF_BUFG                 |                                               | rst_IBUF                         |               51 |            150 |
+--------------------------------+-----------------------------------------------+----------------------------------+------------------+----------------+


