$date
	Thu Dec  5 14:01:13 2024
$end
$version
	ModelSim Version 10.7c
$end
$timescale
	1ns
$end

$scope module proc_hier_pbench $end
$var wire 1 ! PC [15] $end
$var wire 1 " PC [14] $end
$var wire 1 # PC [13] $end
$var wire 1 $ PC [12] $end
$var wire 1 % PC [11] $end
$var wire 1 & PC [10] $end
$var wire 1 ' PC [9] $end
$var wire 1 ( PC [8] $end
$var wire 1 ) PC [7] $end
$var wire 1 * PC [6] $end
$var wire 1 + PC [5] $end
$var wire 1 , PC [4] $end
$var wire 1 - PC [3] $end
$var wire 1 . PC [2] $end
$var wire 1 / PC [1] $end
$var wire 1 0 PC [0] $end
$var wire 1 1 Inst [15] $end
$var wire 1 2 Inst [14] $end
$var wire 1 3 Inst [13] $end
$var wire 1 4 Inst [12] $end
$var wire 1 5 Inst [11] $end
$var wire 1 6 Inst [10] $end
$var wire 1 7 Inst [9] $end
$var wire 1 8 Inst [8] $end
$var wire 1 9 Inst [7] $end
$var wire 1 : Inst [6] $end
$var wire 1 ; Inst [5] $end
$var wire 1 < Inst [4] $end
$var wire 1 = Inst [3] $end
$var wire 1 > Inst [2] $end
$var wire 1 ? Inst [1] $end
$var wire 1 @ Inst [0] $end
$var wire 1 A RegWrite $end
$var wire 1 B WriteRegister [2] $end
$var wire 1 C WriteRegister [1] $end
$var wire 1 D WriteRegister [0] $end
$var wire 1 E WriteData [15] $end
$var wire 1 F WriteData [14] $end
$var wire 1 G WriteData [13] $end
$var wire 1 H WriteData [12] $end
$var wire 1 I WriteData [11] $end
$var wire 1 J WriteData [10] $end
$var wire 1 K WriteData [9] $end
$var wire 1 L WriteData [8] $end
$var wire 1 M WriteData [7] $end
$var wire 1 N WriteData [6] $end
$var wire 1 O WriteData [5] $end
$var wire 1 P WriteData [4] $end
$var wire 1 Q WriteData [3] $end
$var wire 1 R WriteData [2] $end
$var wire 1 S WriteData [1] $end
$var wire 1 T WriteData [0] $end
$var wire 1 U MemWrite $end
$var wire 1 V MemRead $end
$var wire 1 W MemAddress [15] $end
$var wire 1 X MemAddress [14] $end
$var wire 1 Y MemAddress [13] $end
$var wire 1 Z MemAddress [12] $end
$var wire 1 [ MemAddress [11] $end
$var wire 1 \ MemAddress [10] $end
$var wire 1 ] MemAddress [9] $end
$var wire 1 ^ MemAddress [8] $end
$var wire 1 _ MemAddress [7] $end
$var wire 1 ` MemAddress [6] $end
$var wire 1 a MemAddress [5] $end
$var wire 1 b MemAddress [4] $end
$var wire 1 c MemAddress [3] $end
$var wire 1 d MemAddress [2] $end
$var wire 1 e MemAddress [1] $end
$var wire 1 f MemAddress [0] $end
$var wire 1 g MemDataIn [15] $end
$var wire 1 h MemDataIn [14] $end
$var wire 1 i MemDataIn [13] $end
$var wire 1 j MemDataIn [12] $end
$var wire 1 k MemDataIn [11] $end
$var wire 1 l MemDataIn [10] $end
$var wire 1 m MemDataIn [9] $end
$var wire 1 n MemDataIn [8] $end
$var wire 1 o MemDataIn [7] $end
$var wire 1 p MemDataIn [6] $end
$var wire 1 q MemDataIn [5] $end
$var wire 1 r MemDataIn [4] $end
$var wire 1 s MemDataIn [3] $end
$var wire 1 t MemDataIn [2] $end
$var wire 1 u MemDataIn [1] $end
$var wire 1 v MemDataIn [0] $end
$var wire 1 w MemDataOut [15] $end
$var wire 1 x MemDataOut [14] $end
$var wire 1 y MemDataOut [13] $end
$var wire 1 z MemDataOut [12] $end
$var wire 1 { MemDataOut [11] $end
$var wire 1 | MemDataOut [10] $end
$var wire 1 } MemDataOut [9] $end
$var wire 1 ~ MemDataOut [8] $end
$var wire 1 !! MemDataOut [7] $end
$var wire 1 "! MemDataOut [6] $end
$var wire 1 #! MemDataOut [5] $end
$var wire 1 $! MemDataOut [4] $end
$var wire 1 %! MemDataOut [3] $end
$var wire 1 &! MemDataOut [2] $end
$var wire 1 '! MemDataOut [1] $end
$var wire 1 (! MemDataOut [0] $end
$var wire 1 )! DCacheHit $end
$var wire 1 *! ICacheHit $end
$var wire 1 +! DCacheReq $end
$var wire 1 ,! ICacheReq $end
$var wire 1 -! Halt $end
$var integer 32 .! inst_count $end
$var integer 32 /! trace_file $end
$var integer 32 0! sim_log_file $end
$var integer 32 1! DCacheHit_count $end
$var integer 32 2! ICacheHit_count $end
$var integer 32 3! DCacheReq_count $end
$var integer 32 4! ICacheReq_count $end
$var wire 1 5! Done_DM $end

$scope module DUT $end
$var wire 1 6! clk $end
$var wire 1 7! err $end
$var wire 1 8! rst $end

$scope module c0 $end
$var reg 1 9! clk $end
$var reg 1 :! rst $end
$var wire 1 7! err $end
$var integer 32 ;! cycle_count $end
$upscope $end

$scope module p0 $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 7! err $end
$var wire 1 <! PC [15] $end
$var wire 1 =! PC [14] $end
$var wire 1 >! PC [13] $end
$var wire 1 ?! PC [12] $end
$var wire 1 @! PC [11] $end
$var wire 1 A! PC [10] $end
$var wire 1 B! PC [9] $end
$var wire 1 C! PC [8] $end
$var wire 1 D! PC [7] $end
$var wire 1 E! PC [6] $end
$var wire 1 F! PC [5] $end
$var wire 1 G! PC [4] $end
$var wire 1 H! PC [3] $end
$var wire 1 I! PC [2] $end
$var wire 1 J! PC [1] $end
$var wire 1 K! PC [0] $end
$var wire 1 L! instr [15] $end
$var wire 1 M! instr [14] $end
$var wire 1 N! instr [13] $end
$var wire 1 O! instr [12] $end
$var wire 1 P! instr [11] $end
$var wire 1 Q! instr [10] $end
$var wire 1 R! instr [9] $end
$var wire 1 S! instr [8] $end
$var wire 1 T! instr [7] $end
$var wire 1 U! instr [6] $end
$var wire 1 V! instr [5] $end
$var wire 1 W! instr [4] $end
$var wire 1 X! instr [3] $end
$var wire 1 Y! instr [2] $end
$var wire 1 Z! instr [1] $end
$var wire 1 [! instr [0] $end
$var wire 1 \! PC_f [15] $end
$var wire 1 ]! PC_f [14] $end
$var wire 1 ^! PC_f [13] $end
$var wire 1 _! PC_f [12] $end
$var wire 1 `! PC_f [11] $end
$var wire 1 a! PC_f [10] $end
$var wire 1 b! PC_f [9] $end
$var wire 1 c! PC_f [8] $end
$var wire 1 d! PC_f [7] $end
$var wire 1 e! PC_f [6] $end
$var wire 1 f! PC_f [5] $end
$var wire 1 g! PC_f [4] $end
$var wire 1 h! PC_f [3] $end
$var wire 1 i! PC_f [2] $end
$var wire 1 j! PC_f [1] $end
$var wire 1 k! PC_f [0] $end
$var wire 1 l! PC_d [15] $end
$var wire 1 m! PC_d [14] $end
$var wire 1 n! PC_d [13] $end
$var wire 1 o! PC_d [12] $end
$var wire 1 p! PC_d [11] $end
$var wire 1 q! PC_d [10] $end
$var wire 1 r! PC_d [9] $end
$var wire 1 s! PC_d [8] $end
$var wire 1 t! PC_d [7] $end
$var wire 1 u! PC_d [6] $end
$var wire 1 v! PC_d [5] $end
$var wire 1 w! PC_d [4] $end
$var wire 1 x! PC_d [3] $end
$var wire 1 y! PC_d [2] $end
$var wire 1 z! PC_d [1] $end
$var wire 1 {! PC_d [0] $end
$var wire 1 |! PC_Jump [15] $end
$var wire 1 }! PC_Jump [14] $end
$var wire 1 ~! PC_Jump [13] $end
$var wire 1 !" PC_Jump [12] $end
$var wire 1 "" PC_Jump [11] $end
$var wire 1 #" PC_Jump [10] $end
$var wire 1 $" PC_Jump [9] $end
$var wire 1 %" PC_Jump [8] $end
$var wire 1 &" PC_Jump [7] $end
$var wire 1 '" PC_Jump [6] $end
$var wire 1 (" PC_Jump [5] $end
$var wire 1 )" PC_Jump [4] $end
$var wire 1 *" PC_Jump [3] $end
$var wire 1 +" PC_Jump [2] $end
$var wire 1 ," PC_Jump [1] $end
$var wire 1 -" PC_Jump [0] $end
$var wire 1 ." WB [15] $end
$var wire 1 /" WB [14] $end
$var wire 1 0" WB [13] $end
$var wire 1 1" WB [12] $end
$var wire 1 2" WB [11] $end
$var wire 1 3" WB [10] $end
$var wire 1 4" WB [9] $end
$var wire 1 5" WB [8] $end
$var wire 1 6" WB [7] $end
$var wire 1 7" WB [6] $end
$var wire 1 8" WB [5] $end
$var wire 1 9" WB [4] $end
$var wire 1 :" WB [3] $end
$var wire 1 ;" WB [2] $end
$var wire 1 <" WB [1] $end
$var wire 1 =" WB [0] $end
$var wire 1 >" RSData [15] $end
$var wire 1 ?" RSData [14] $end
$var wire 1 @" RSData [13] $end
$var wire 1 A" RSData [12] $end
$var wire 1 B" RSData [11] $end
$var wire 1 C" RSData [10] $end
$var wire 1 D" RSData [9] $end
$var wire 1 E" RSData [8] $end
$var wire 1 F" RSData [7] $end
$var wire 1 G" RSData [6] $end
$var wire 1 H" RSData [5] $end
$var wire 1 I" RSData [4] $end
$var wire 1 J" RSData [3] $end
$var wire 1 K" RSData [2] $end
$var wire 1 L" RSData [1] $end
$var wire 1 M" RSData [0] $end
$var wire 1 N" RTData [15] $end
$var wire 1 O" RTData [14] $end
$var wire 1 P" RTData [13] $end
$var wire 1 Q" RTData [12] $end
$var wire 1 R" RTData [11] $end
$var wire 1 S" RTData [10] $end
$var wire 1 T" RTData [9] $end
$var wire 1 U" RTData [8] $end
$var wire 1 V" RTData [7] $end
$var wire 1 W" RTData [6] $end
$var wire 1 X" RTData [5] $end
$var wire 1 Y" RTData [4] $end
$var wire 1 Z" RTData [3] $end
$var wire 1 [" RTData [2] $end
$var wire 1 \" RTData [1] $end
$var wire 1 ]" RTData [0] $end
$var wire 1 ^" ALU [15] $end
$var wire 1 _" ALU [14] $end
$var wire 1 `" ALU [13] $end
$var wire 1 a" ALU [12] $end
$var wire 1 b" ALU [11] $end
$var wire 1 c" ALU [10] $end
$var wire 1 d" ALU [9] $end
$var wire 1 e" ALU [8] $end
$var wire 1 f" ALU [7] $end
$var wire 1 g" ALU [6] $end
$var wire 1 h" ALU [5] $end
$var wire 1 i" ALU [4] $end
$var wire 1 j" ALU [3] $end
$var wire 1 k" ALU [2] $end
$var wire 1 l" ALU [1] $end
$var wire 1 m" ALU [0] $end
$var wire 1 n" readData [15] $end
$var wire 1 o" readData [14] $end
$var wire 1 p" readData [13] $end
$var wire 1 q" readData [12] $end
$var wire 1 r" readData [11] $end
$var wire 1 s" readData [10] $end
$var wire 1 t" readData [9] $end
$var wire 1 u" readData [8] $end
$var wire 1 v" readData [7] $end
$var wire 1 w" readData [6] $end
$var wire 1 x" readData [5] $end
$var wire 1 y" readData [4] $end
$var wire 1 z" readData [3] $end
$var wire 1 {" readData [2] $end
$var wire 1 |" readData [1] $end
$var wire 1 }" readData [0] $end
$var wire 1 ~" Imm5 [15] $end
$var wire 1 !# Imm5 [14] $end
$var wire 1 "# Imm5 [13] $end
$var wire 1 ## Imm5 [12] $end
$var wire 1 $# Imm5 [11] $end
$var wire 1 %# Imm5 [10] $end
$var wire 1 &# Imm5 [9] $end
$var wire 1 '# Imm5 [8] $end
$var wire 1 (# Imm5 [7] $end
$var wire 1 )# Imm5 [6] $end
$var wire 1 *# Imm5 [5] $end
$var wire 1 +# Imm5 [4] $end
$var wire 1 ,# Imm5 [3] $end
$var wire 1 -# Imm5 [2] $end
$var wire 1 .# Imm5 [1] $end
$var wire 1 /# Imm5 [0] $end
$var wire 1 0# Imm8 [15] $end
$var wire 1 1# Imm8 [14] $end
$var wire 1 2# Imm8 [13] $end
$var wire 1 3# Imm8 [12] $end
$var wire 1 4# Imm8 [11] $end
$var wire 1 5# Imm8 [10] $end
$var wire 1 6# Imm8 [9] $end
$var wire 1 7# Imm8 [8] $end
$var wire 1 8# Imm8 [7] $end
$var wire 1 9# Imm8 [6] $end
$var wire 1 :# Imm8 [5] $end
$var wire 1 ;# Imm8 [4] $end
$var wire 1 <# Imm8 [3] $end
$var wire 1 =# Imm8 [2] $end
$var wire 1 ># Imm8 [1] $end
$var wire 1 ?# Imm8 [0] $end
$var wire 1 @# sImm8 [15] $end
$var wire 1 A# sImm8 [14] $end
$var wire 1 B# sImm8 [13] $end
$var wire 1 C# sImm8 [12] $end
$var wire 1 D# sImm8 [11] $end
$var wire 1 E# sImm8 [10] $end
$var wire 1 F# sImm8 [9] $end
$var wire 1 G# sImm8 [8] $end
$var wire 1 H# sImm8 [7] $end
$var wire 1 I# sImm8 [6] $end
$var wire 1 J# sImm8 [5] $end
$var wire 1 K# sImm8 [4] $end
$var wire 1 L# sImm8 [3] $end
$var wire 1 M# sImm8 [2] $end
$var wire 1 N# sImm8 [1] $end
$var wire 1 O# sImm8 [0] $end
$var wire 1 P# sImm11 [15] $end
$var wire 1 Q# sImm11 [14] $end
$var wire 1 R# sImm11 [13] $end
$var wire 1 S# sImm11 [12] $end
$var wire 1 T# sImm11 [11] $end
$var wire 1 U# sImm11 [10] $end
$var wire 1 V# sImm11 [9] $end
$var wire 1 W# sImm11 [8] $end
$var wire 1 X# sImm11 [7] $end
$var wire 1 Y# sImm11 [6] $end
$var wire 1 Z# sImm11 [5] $end
$var wire 1 [# sImm11 [4] $end
$var wire 1 \# sImm11 [3] $end
$var wire 1 ]# sImm11 [2] $end
$var wire 1 ^# sImm11 [1] $end
$var wire 1 _# sImm11 [0] $end
$var wire 1 `# HaltSig $end
$var wire 1 a# ZeroExt $end
$var wire 1 b# ImmSrc $end
$var wire 1 c# invA $end
$var wire 1 d# invB $end
$var wire 1 e# ALUSign $end
$var wire 1 f# Cin $end
$var wire 1 g# ALUJmp $end
$var wire 1 h# MemWrt $end
$var wire 1 i# MemRead $end
$var wire 1 j# BT $end
$var wire 1 k# instr_ddd $end
$var wire 1 l# RegSrc [1] $end
$var wire 1 m# RegSrc [0] $end
$var wire 1 n# BSrc [1] $end
$var wire 1 o# BSrc [0] $end
$var wire 1 p# RegDst [1] $end
$var wire 1 q# RegDst [0] $end
$var wire 1 r# Oper [3] $end
$var wire 1 s# Oper [2] $end
$var wire 1 t# Oper [1] $end
$var wire 1 u# Oper [0] $end
$var wire 1 v# BranchTaken [3] $end
$var wire 1 w# BranchTaken [2] $end
$var wire 1 x# BranchTaken [1] $end
$var wire 1 y# BranchTaken [0] $end
$var wire 1 z# RD [2] $end
$var wire 1 {# RD [1] $end
$var wire 1 |# RD [0] $end
$var wire 1 }# ID_Rt [2] $end
$var wire 1 ~# ID_Rt [1] $end
$var wire 1 !$ ID_Rt [0] $end
$var wire 1 "$ ID_Rs [2] $end
$var wire 1 #$ ID_Rs [1] $end
$var wire 1 $$ ID_Rs [0] $end
$var wire 1 %$ IDEX_Rs [2] $end
$var wire 1 &$ IDEX_Rs [1] $end
$var wire 1 '$ IDEX_Rs [0] $end
$var wire 1 ($ IDEX_Rt [2] $end
$var wire 1 )$ IDEX_Rt [1] $end
$var wire 1 *$ IDEX_Rt [0] $end
$var wire 1 +$ ID_PC [15] $end
$var wire 1 ,$ ID_PC [14] $end
$var wire 1 -$ ID_PC [13] $end
$var wire 1 .$ ID_PC [12] $end
$var wire 1 /$ ID_PC [11] $end
$var wire 1 0$ ID_PC [10] $end
$var wire 1 1$ ID_PC [9] $end
$var wire 1 2$ ID_PC [8] $end
$var wire 1 3$ ID_PC [7] $end
$var wire 1 4$ ID_PC [6] $end
$var wire 1 5$ ID_PC [5] $end
$var wire 1 6$ ID_PC [4] $end
$var wire 1 7$ ID_PC [3] $end
$var wire 1 8$ ID_PC [2] $end
$var wire 1 9$ ID_PC [1] $end
$var wire 1 :$ ID_PC [0] $end
$var wire 1 ;$ ID_instr [15] $end
$var wire 1 <$ ID_instr [14] $end
$var wire 1 =$ ID_instr [13] $end
$var wire 1 >$ ID_instr [12] $end
$var wire 1 ?$ ID_instr [11] $end
$var wire 1 @$ ID_instr [10] $end
$var wire 1 A$ ID_instr [9] $end
$var wire 1 B$ ID_instr [8] $end
$var wire 1 C$ ID_instr [7] $end
$var wire 1 D$ ID_instr [6] $end
$var wire 1 E$ ID_instr [5] $end
$var wire 1 F$ ID_instr [4] $end
$var wire 1 G$ ID_instr [3] $end
$var wire 1 H$ ID_instr [2] $end
$var wire 1 I$ ID_instr [1] $end
$var wire 1 J$ ID_instr [0] $end
$var wire 1 K$ NOP $end
$var wire 1 L$ NOP_mech $end
$var wire 1 M$ NOP_Jump $end
$var wire 1 N$ valid $end
$var wire 1 O$ IFID_instr_comb [15] $end
$var wire 1 P$ IFID_instr_comb [14] $end
$var wire 1 Q$ IFID_instr_comb [13] $end
$var wire 1 R$ IFID_instr_comb [12] $end
$var wire 1 S$ IFID_instr_comb [11] $end
$var wire 1 T$ IFID_instr_comb [10] $end
$var wire 1 U$ IFID_instr_comb [9] $end
$var wire 1 V$ IFID_instr_comb [8] $end
$var wire 1 W$ IFID_instr_comb [7] $end
$var wire 1 X$ IFID_instr_comb [6] $end
$var wire 1 Y$ IFID_instr_comb [5] $end
$var wire 1 Z$ IFID_instr_comb [4] $end
$var wire 1 [$ IFID_instr_comb [3] $end
$var wire 1 \$ IFID_instr_comb [2] $end
$var wire 1 ]$ IFID_instr_comb [1] $end
$var wire 1 ^$ IFID_instr_comb [0] $end
$var wire 1 _$ IDEX_HaltSig $end
$var wire 1 `$ IDEX_MemRead $end
$var wire 1 a$ IDEX_ImmSrc $end
$var wire 1 b$ IDEX_HaltSig_comb $end
$var wire 1 c$ IDEX_ALUSign $end
$var wire 1 d$ IDEX_ALUJmp $end
$var wire 1 e$ IDEX_MemWrt $end
$var wire 1 f$ IDEX_err $end
$var wire 1 g$ IDEX_RegWrt $end
$var wire 1 h$ IDEX_RegSrc [1] $end
$var wire 1 i$ IDEX_RegSrc [0] $end
$var wire 1 j$ IDEX_BSrc [1] $end
$var wire 1 k$ IDEX_BSrc [0] $end
$var wire 1 l$ B_Sel [1] $end
$var wire 1 m$ B_Sel [0] $end
$var wire 1 n$ A_Sel [1] $end
$var wire 1 o$ A_Sel [0] $end
$var wire 1 p$ IDEX_BranchTaken [3] $end
$var wire 1 q$ IDEX_BranchTaken [2] $end
$var wire 1 r$ IDEX_BranchTaken [1] $end
$var wire 1 s$ IDEX_BranchTaken [0] $end
$var wire 1 t$ IDEX_Oper [3] $end
$var wire 1 u$ IDEX_Oper [2] $end
$var wire 1 v$ IDEX_Oper [1] $end
$var wire 1 w$ IDEX_Oper [0] $end
$var wire 1 x$ IDEX_RSData [15] $end
$var wire 1 y$ IDEX_RSData [14] $end
$var wire 1 z$ IDEX_RSData [13] $end
$var wire 1 {$ IDEX_RSData [12] $end
$var wire 1 |$ IDEX_RSData [11] $end
$var wire 1 }$ IDEX_RSData [10] $end
$var wire 1 ~$ IDEX_RSData [9] $end
$var wire 1 !% IDEX_RSData [8] $end
$var wire 1 "% IDEX_RSData [7] $end
$var wire 1 #% IDEX_RSData [6] $end
$var wire 1 $% IDEX_RSData [5] $end
$var wire 1 %% IDEX_RSData [4] $end
$var wire 1 &% IDEX_RSData [3] $end
$var wire 1 '% IDEX_RSData [2] $end
$var wire 1 (% IDEX_RSData [1] $end
$var wire 1 )% IDEX_RSData [0] $end
$var wire 1 *% IDEX_RTData [15] $end
$var wire 1 +% IDEX_RTData [14] $end
$var wire 1 ,% IDEX_RTData [13] $end
$var wire 1 -% IDEX_RTData [12] $end
$var wire 1 .% IDEX_RTData [11] $end
$var wire 1 /% IDEX_RTData [10] $end
$var wire 1 0% IDEX_RTData [9] $end
$var wire 1 1% IDEX_RTData [8] $end
$var wire 1 2% IDEX_RTData [7] $end
$var wire 1 3% IDEX_RTData [6] $end
$var wire 1 4% IDEX_RTData [5] $end
$var wire 1 5% IDEX_RTData [4] $end
$var wire 1 6% IDEX_RTData [3] $end
$var wire 1 7% IDEX_RTData [2] $end
$var wire 1 8% IDEX_RTData [1] $end
$var wire 1 9% IDEX_RTData [0] $end
$var wire 1 :% IDEX_Imm5 [15] $end
$var wire 1 ;% IDEX_Imm5 [14] $end
$var wire 1 <% IDEX_Imm5 [13] $end
$var wire 1 =% IDEX_Imm5 [12] $end
$var wire 1 >% IDEX_Imm5 [11] $end
$var wire 1 ?% IDEX_Imm5 [10] $end
$var wire 1 @% IDEX_Imm5 [9] $end
$var wire 1 A% IDEX_Imm5 [8] $end
$var wire 1 B% IDEX_Imm5 [7] $end
$var wire 1 C% IDEX_Imm5 [6] $end
$var wire 1 D% IDEX_Imm5 [5] $end
$var wire 1 E% IDEX_Imm5 [4] $end
$var wire 1 F% IDEX_Imm5 [3] $end
$var wire 1 G% IDEX_Imm5 [2] $end
$var wire 1 H% IDEX_Imm5 [1] $end
$var wire 1 I% IDEX_Imm5 [0] $end
$var wire 1 J% IDEX_Imm8 [15] $end
$var wire 1 K% IDEX_Imm8 [14] $end
$var wire 1 L% IDEX_Imm8 [13] $end
$var wire 1 M% IDEX_Imm8 [12] $end
$var wire 1 N% IDEX_Imm8 [11] $end
$var wire 1 O% IDEX_Imm8 [10] $end
$var wire 1 P% IDEX_Imm8 [9] $end
$var wire 1 Q% IDEX_Imm8 [8] $end
$var wire 1 R% IDEX_Imm8 [7] $end
$var wire 1 S% IDEX_Imm8 [6] $end
$var wire 1 T% IDEX_Imm8 [5] $end
$var wire 1 U% IDEX_Imm8 [4] $end
$var wire 1 V% IDEX_Imm8 [3] $end
$var wire 1 W% IDEX_Imm8 [2] $end
$var wire 1 X% IDEX_Imm8 [1] $end
$var wire 1 Y% IDEX_Imm8 [0] $end
$var wire 1 Z% IDEX_sImm8 [15] $end
$var wire 1 [% IDEX_sImm8 [14] $end
$var wire 1 \% IDEX_sImm8 [13] $end
$var wire 1 ]% IDEX_sImm8 [12] $end
$var wire 1 ^% IDEX_sImm8 [11] $end
$var wire 1 _% IDEX_sImm8 [10] $end
$var wire 1 `% IDEX_sImm8 [9] $end
$var wire 1 a% IDEX_sImm8 [8] $end
$var wire 1 b% IDEX_sImm8 [7] $end
$var wire 1 c% IDEX_sImm8 [6] $end
$var wire 1 d% IDEX_sImm8 [5] $end
$var wire 1 e% IDEX_sImm8 [4] $end
$var wire 1 f% IDEX_sImm8 [3] $end
$var wire 1 g% IDEX_sImm8 [2] $end
$var wire 1 h% IDEX_sImm8 [1] $end
$var wire 1 i% IDEX_sImm8 [0] $end
$var wire 1 j% IDEX_sImm11 [15] $end
$var wire 1 k% IDEX_sImm11 [14] $end
$var wire 1 l% IDEX_sImm11 [13] $end
$var wire 1 m% IDEX_sImm11 [12] $end
$var wire 1 n% IDEX_sImm11 [11] $end
$var wire 1 o% IDEX_sImm11 [10] $end
$var wire 1 p% IDEX_sImm11 [9] $end
$var wire 1 q% IDEX_sImm11 [8] $end
$var wire 1 r% IDEX_sImm11 [7] $end
$var wire 1 s% IDEX_sImm11 [6] $end
$var wire 1 t% IDEX_sImm11 [5] $end
$var wire 1 u% IDEX_sImm11 [4] $end
$var wire 1 v% IDEX_sImm11 [3] $end
$var wire 1 w% IDEX_sImm11 [2] $end
$var wire 1 x% IDEX_sImm11 [1] $end
$var wire 1 y% IDEX_sImm11 [0] $end
$var wire 1 z% IDEX_PC_Next [15] $end
$var wire 1 {% IDEX_PC_Next [14] $end
$var wire 1 |% IDEX_PC_Next [13] $end
$var wire 1 }% IDEX_PC_Next [12] $end
$var wire 1 ~% IDEX_PC_Next [11] $end
$var wire 1 !& IDEX_PC_Next [10] $end
$var wire 1 "& IDEX_PC_Next [9] $end
$var wire 1 #& IDEX_PC_Next [8] $end
$var wire 1 $& IDEX_PC_Next [7] $end
$var wire 1 %& IDEX_PC_Next [6] $end
$var wire 1 && IDEX_PC_Next [5] $end
$var wire 1 '& IDEX_PC_Next [4] $end
$var wire 1 (& IDEX_PC_Next [3] $end
$var wire 1 )& IDEX_PC_Next [2] $end
$var wire 1 *& IDEX_PC_Next [1] $end
$var wire 1 +& IDEX_PC_Next [0] $end
$var wire 1 ,& IDEX_invA $end
$var wire 1 -& IDEX_invB $end
$var wire 1 .& IDEX_Cin $end
$var wire 1 /& IDEX_NOP $end
$var wire 1 0& IDEX_RD [2] $end
$var wire 1 1& IDEX_RD [1] $end
$var wire 1 2& IDEX_RD [0] $end
$var wire 1 3& BrchCnd $end
$var wire 1 4& NOP_Branch $end
$var wire 1 5& EX_ALU [15] $end
$var wire 1 6& EX_ALU [14] $end
$var wire 1 7& EX_ALU [13] $end
$var wire 1 8& EX_ALU [12] $end
$var wire 1 9& EX_ALU [11] $end
$var wire 1 :& EX_ALU [10] $end
$var wire 1 ;& EX_ALU [9] $end
$var wire 1 <& EX_ALU [8] $end
$var wire 1 =& EX_ALU [7] $end
$var wire 1 >& EX_ALU [6] $end
$var wire 1 ?& EX_ALU [5] $end
$var wire 1 @& EX_ALU [4] $end
$var wire 1 A& EX_ALU [3] $end
$var wire 1 B& EX_ALU [2] $end
$var wire 1 C& EX_ALU [1] $end
$var wire 1 D& EX_ALU [0] $end
$var wire 1 E& EXDM_ALU [15] $end
$var wire 1 F& EXDM_ALU [14] $end
$var wire 1 G& EXDM_ALU [13] $end
$var wire 1 H& EXDM_ALU [12] $end
$var wire 1 I& EXDM_ALU [11] $end
$var wire 1 J& EXDM_ALU [10] $end
$var wire 1 K& EXDM_ALU [9] $end
$var wire 1 L& EXDM_ALU [8] $end
$var wire 1 M& EXDM_ALU [7] $end
$var wire 1 N& EXDM_ALU [6] $end
$var wire 1 O& EXDM_ALU [5] $end
$var wire 1 P& EXDM_ALU [4] $end
$var wire 1 Q& EXDM_ALU [3] $end
$var wire 1 R& EXDM_ALU [2] $end
$var wire 1 S& EXDM_ALU [1] $end
$var wire 1 T& EXDM_ALU [0] $end
$var wire 1 U& EXDM_RTData [15] $end
$var wire 1 V& EXDM_RTData [14] $end
$var wire 1 W& EXDM_RTData [13] $end
$var wire 1 X& EXDM_RTData [12] $end
$var wire 1 Y& EXDM_RTData [11] $end
$var wire 1 Z& EXDM_RTData [10] $end
$var wire 1 [& EXDM_RTData [9] $end
$var wire 1 \& EXDM_RTData [8] $end
$var wire 1 ]& EXDM_RTData [7] $end
$var wire 1 ^& EXDM_RTData [6] $end
$var wire 1 _& EXDM_RTData [5] $end
$var wire 1 `& EXDM_RTData [4] $end
$var wire 1 a& EXDM_RTData [3] $end
$var wire 1 b& EXDM_RTData [2] $end
$var wire 1 c& EXDM_RTData [1] $end
$var wire 1 d& EXDM_RTData [0] $end
$var wire 1 e& EXDM_PC [15] $end
$var wire 1 f& EXDM_PC [14] $end
$var wire 1 g& EXDM_PC [13] $end
$var wire 1 h& EXDM_PC [12] $end
$var wire 1 i& EXDM_PC [11] $end
$var wire 1 j& EXDM_PC [10] $end
$var wire 1 k& EXDM_PC [9] $end
$var wire 1 l& EXDM_PC [8] $end
$var wire 1 m& EXDM_PC [7] $end
$var wire 1 n& EXDM_PC [6] $end
$var wire 1 o& EXDM_PC [5] $end
$var wire 1 p& EXDM_PC [4] $end
$var wire 1 q& EXDM_PC [3] $end
$var wire 1 r& EXDM_PC [2] $end
$var wire 1 s& EXDM_PC [1] $end
$var wire 1 t& EXDM_PC [0] $end
$var wire 1 u& EXDM_MemWrt $end
$var wire 1 v& EXDM_MemRead $end
$var wire 1 w& EXDM_HaltSig $end
$var wire 1 x& DMWB_ALU [15] $end
$var wire 1 y& DMWB_ALU [14] $end
$var wire 1 z& DMWB_ALU [13] $end
$var wire 1 {& DMWB_ALU [12] $end
$var wire 1 |& DMWB_ALU [11] $end
$var wire 1 }& DMWB_ALU [10] $end
$var wire 1 ~& DMWB_ALU [9] $end
$var wire 1 !' DMWB_ALU [8] $end
$var wire 1 "' DMWB_ALU [7] $end
$var wire 1 #' DMWB_ALU [6] $end
$var wire 1 $' DMWB_ALU [5] $end
$var wire 1 %' DMWB_ALU [4] $end
$var wire 1 &' DMWB_ALU [3] $end
$var wire 1 '' DMWB_ALU [2] $end
$var wire 1 (' DMWB_ALU [1] $end
$var wire 1 )' DMWB_ALU [0] $end
$var wire 1 *' DMWB_PC [15] $end
$var wire 1 +' DMWB_PC [14] $end
$var wire 1 ,' DMWB_PC [13] $end
$var wire 1 -' DMWB_PC [12] $end
$var wire 1 .' DMWB_PC [11] $end
$var wire 1 /' DMWB_PC [10] $end
$var wire 1 0' DMWB_PC [9] $end
$var wire 1 1' DMWB_PC [8] $end
$var wire 1 2' DMWB_PC [7] $end
$var wire 1 3' DMWB_PC [6] $end
$var wire 1 4' DMWB_PC [5] $end
$var wire 1 5' DMWB_PC [4] $end
$var wire 1 6' DMWB_PC [3] $end
$var wire 1 7' DMWB_PC [2] $end
$var wire 1 8' DMWB_PC [1] $end
$var wire 1 9' DMWB_PC [0] $end
$var wire 1 :' DMWB_readData [15] $end
$var wire 1 ;' DMWB_readData [14] $end
$var wire 1 <' DMWB_readData [13] $end
$var wire 1 =' DMWB_readData [12] $end
$var wire 1 >' DMWB_readData [11] $end
$var wire 1 ?' DMWB_readData [10] $end
$var wire 1 @' DMWB_readData [9] $end
$var wire 1 A' DMWB_readData [8] $end
$var wire 1 B' DMWB_readData [7] $end
$var wire 1 C' DMWB_readData [6] $end
$var wire 1 D' DMWB_readData [5] $end
$var wire 1 E' DMWB_readData [4] $end
$var wire 1 F' DMWB_readData [3] $end
$var wire 1 G' DMWB_readData [2] $end
$var wire 1 H' DMWB_readData [1] $end
$var wire 1 I' DMWB_readData [0] $end
$var wire 1 J' DMWB_RD_Data [15] $end
$var wire 1 K' DMWB_RD_Data [14] $end
$var wire 1 L' DMWB_RD_Data [13] $end
$var wire 1 M' DMWB_RD_Data [12] $end
$var wire 1 N' DMWB_RD_Data [11] $end
$var wire 1 O' DMWB_RD_Data [10] $end
$var wire 1 P' DMWB_RD_Data [9] $end
$var wire 1 Q' DMWB_RD_Data [8] $end
$var wire 1 R' DMWB_RD_Data [7] $end
$var wire 1 S' DMWB_RD_Data [6] $end
$var wire 1 T' DMWB_RD_Data [5] $end
$var wire 1 U' DMWB_RD_Data [4] $end
$var wire 1 V' DMWB_RD_Data [3] $end
$var wire 1 W' DMWB_RD_Data [2] $end
$var wire 1 X' DMWB_RD_Data [1] $end
$var wire 1 Y' DMWB_RD_Data [0] $end
$var wire 1 Z' EXDM_RD_Data [15] $end
$var wire 1 [' EXDM_RD_Data [14] $end
$var wire 1 \' EXDM_RD_Data [13] $end
$var wire 1 ]' EXDM_RD_Data [12] $end
$var wire 1 ^' EXDM_RD_Data [11] $end
$var wire 1 _' EXDM_RD_Data [10] $end
$var wire 1 `' EXDM_RD_Data [9] $end
$var wire 1 a' EXDM_RD_Data [8] $end
$var wire 1 b' EXDM_RD_Data [7] $end
$var wire 1 c' EXDM_RD_Data [6] $end
$var wire 1 d' EXDM_RD_Data [5] $end
$var wire 1 e' EXDM_RD_Data [4] $end
$var wire 1 f' EXDM_RD_Data [3] $end
$var wire 1 g' EXDM_RD_Data [2] $end
$var wire 1 h' EXDM_RD_Data [1] $end
$var wire 1 i' EXDM_RD_Data [0] $end
$var wire 1 j' ALU_RTData [15] $end
$var wire 1 k' ALU_RTData [14] $end
$var wire 1 l' ALU_RTData [13] $end
$var wire 1 m' ALU_RTData [12] $end
$var wire 1 n' ALU_RTData [11] $end
$var wire 1 o' ALU_RTData [10] $end
$var wire 1 p' ALU_RTData [9] $end
$var wire 1 q' ALU_RTData [8] $end
$var wire 1 r' ALU_RTData [7] $end
$var wire 1 s' ALU_RTData [6] $end
$var wire 1 t' ALU_RTData [5] $end
$var wire 1 u' ALU_RTData [4] $end
$var wire 1 v' ALU_RTData [3] $end
$var wire 1 w' ALU_RTData [2] $end
$var wire 1 x' ALU_RTData [1] $end
$var wire 1 y' ALU_RTData [0] $end
$var wire 1 z' IF_err $end
$var wire 1 {' ID_err $end
$var wire 1 |' IDF_err $end
$var wire 1 }' EX_err $end
$var wire 1 ~' ID_reg_err $end
$var wire 1 !( DM_err $end
$var wire 1 "( FDM_err $end
$var wire 1 #( FWB_err $end
$var wire 1 $( DMWB_err $end
$var wire 1 %( WB_err $end
$var wire 1 &( Stall_DM $end
$var wire 1 '( Done_DM $end
$var wire 1 (( EX_RegWrt $end
$var wire 1 )( ID_RegWrt $end
$var wire 1 *( EXDM_RegWrt $end
$var wire 1 +( DMWB_RegWrt $end
$var wire 1 ,( EXDM_RD [2] $end
$var wire 1 -( EXDM_RD [1] $end
$var wire 1 .( EXDM_RD [0] $end
$var wire 1 /( DMWB_RD [2] $end
$var wire 1 0( DMWB_RD [1] $end
$var wire 1 1( DMWB_RD [0] $end
$var wire 1 2( fetch_stall $end
$var wire 1 3( EXDM_RegSrc [1] $end
$var wire 1 4( EXDM_RegSrc [0] $end
$var wire 1 5( DMWB_RegSrc [1] $end
$var wire 1 6( DMWB_RegSrc [0] $end
$var wire 1 7( CacheHit $end
$var wire 1 8( takeRs_EXDM $end
$var wire 1 9( takeRt_EXDM $end
$var wire 1 :( takeRs_DMWB $end
$var wire 1 ;( takeRt_DMWB $end
$var wire 1 <( takeRs_EXDM_ff $end
$var wire 1 =( takeRt_EXDM_ff $end
$var wire 1 >( takeRs_DMWB_ff $end
$var wire 1 ?( takeRt_DMWB_ff $end
$var wire 1 @( Done_DM_ff $end
$var wire 1 A( expectedTaken $end
$var wire 1 B( IDEX_expectedTaken $end
$var wire 1 C( IFID_expectedTaken $end
$var wire 1 D( actualTaken $end
$var wire 1 E( misprediction $end

$scope module done_ff $end
$var wire 1 @( q $end
$var wire 1 '( d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 F( state $end
$upscope $end

$scope module Rs_EXDM_ff $end
$var wire 1 <( q $end
$var wire 1 G( d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 H( state $end
$upscope $end

$scope module Rs_DMWB_ff $end
$var wire 1 >( q $end
$var wire 1 I( d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 J( state $end
$upscope $end

$scope module Rt_EXDM_ff $end
$var wire 1 =( q $end
$var wire 1 K( d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 L( state $end
$upscope $end

$scope module Rt_DMWB_ff $end
$var wire 1 ?( q $end
$var wire 1 M( d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 N( state $end
$upscope $end

$scope module fetch0 $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 |! PC_B [15] $end
$var wire 1 }! PC_B [14] $end
$var wire 1 ~! PC_B [13] $end
$var wire 1 !" PC_B [12] $end
$var wire 1 "" PC_B [11] $end
$var wire 1 #" PC_B [10] $end
$var wire 1 $" PC_B [9] $end
$var wire 1 %" PC_B [8] $end
$var wire 1 &" PC_B [7] $end
$var wire 1 '" PC_B [6] $end
$var wire 1 (" PC_B [5] $end
$var wire 1 )" PC_B [4] $end
$var wire 1 *" PC_B [3] $end
$var wire 1 +" PC_B [2] $end
$var wire 1 ," PC_B [1] $end
$var wire 1 -" PC_B [0] $end
$var wire 1 O$ IFID_instr [15] $end
$var wire 1 P$ IFID_instr [14] $end
$var wire 1 Q$ IFID_instr [13] $end
$var wire 1 R$ IFID_instr [12] $end
$var wire 1 S$ IFID_instr [11] $end
$var wire 1 T$ IFID_instr [10] $end
$var wire 1 U$ IFID_instr [9] $end
$var wire 1 V$ IFID_instr [8] $end
$var wire 1 W$ IFID_instr [7] $end
$var wire 1 X$ IFID_instr [6] $end
$var wire 1 Y$ IFID_instr [5] $end
$var wire 1 Z$ IFID_instr [4] $end
$var wire 1 [$ IFID_instr [3] $end
$var wire 1 \$ IFID_instr [2] $end
$var wire 1 ]$ IFID_instr [1] $end
$var wire 1 ^$ IFID_instr [0] $end
$var wire 1 `# HaltSig $end
$var wire 1 L$ NOP $end
$var wire 1 O( branch $end
$var wire 1 4& NOP_Branch $end
$var wire 1 D( actualTaken $end
$var wire 1 p$ IDEX_BranchTaken [3] $end
$var wire 1 q$ IDEX_BranchTaken [2] $end
$var wire 1 r$ IDEX_BranchTaken [1] $end
$var wire 1 s$ IDEX_BranchTaken [0] $end
$var wire 1 E( misprediction $end
$var wire 1 L! instr [15] $end
$var wire 1 M! instr [14] $end
$var wire 1 N! instr [13] $end
$var wire 1 O! instr [12] $end
$var wire 1 P! instr [11] $end
$var wire 1 Q! instr [10] $end
$var wire 1 R! instr [9] $end
$var wire 1 S! instr [8] $end
$var wire 1 T! instr [7] $end
$var wire 1 U! instr [6] $end
$var wire 1 V! instr [5] $end
$var wire 1 W! instr [4] $end
$var wire 1 X! instr [3] $end
$var wire 1 Y! instr [2] $end
$var wire 1 Z! instr [1] $end
$var wire 1 [! instr [0] $end
$var wire 1 \! PC_Next [15] $end
$var wire 1 ]! PC_Next [14] $end
$var wire 1 ^! PC_Next [13] $end
$var wire 1 _! PC_Next [12] $end
$var wire 1 `! PC_Next [11] $end
$var wire 1 a! PC_Next [10] $end
$var wire 1 b! PC_Next [9] $end
$var wire 1 c! PC_Next [8] $end
$var wire 1 d! PC_Next [7] $end
$var wire 1 e! PC_Next [6] $end
$var wire 1 f! PC_Next [5] $end
$var wire 1 g! PC_Next [4] $end
$var wire 1 h! PC_Next [3] $end
$var wire 1 i! PC_Next [2] $end
$var wire 1 j! PC_Next [1] $end
$var wire 1 k! PC_Next [0] $end
$var wire 1 <! PC_curr [15] $end
$var wire 1 =! PC_curr [14] $end
$var wire 1 >! PC_curr [13] $end
$var wire 1 ?! PC_curr [12] $end
$var wire 1 @! PC_curr [11] $end
$var wire 1 A! PC_curr [10] $end
$var wire 1 B! PC_curr [9] $end
$var wire 1 C! PC_curr [8] $end
$var wire 1 D! PC_curr [7] $end
$var wire 1 E! PC_curr [6] $end
$var wire 1 F! PC_curr [5] $end
$var wire 1 G! PC_curr [4] $end
$var wire 1 H! PC_curr [3] $end
$var wire 1 I! PC_curr [2] $end
$var wire 1 J! PC_curr [1] $end
$var wire 1 K! PC_curr [0] $end
$var wire 1 z' err $end
$var wire 1 k# instr_ddd $end
$var wire 1 A( expectedTaken $end
$var wire 1 2( fetch_stall $end
$var wire 1 P( PC [15] $end
$var wire 1 Q( PC [14] $end
$var wire 1 R( PC [13] $end
$var wire 1 S( PC [12] $end
$var wire 1 T( PC [11] $end
$var wire 1 U( PC [10] $end
$var wire 1 V( PC [9] $end
$var wire 1 W( PC [8] $end
$var wire 1 X( PC [7] $end
$var wire 1 Y( PC [6] $end
$var wire 1 Z( PC [5] $end
$var wire 1 [( PC [4] $end
$var wire 1 \( PC [3] $end
$var wire 1 ]( PC [2] $end
$var wire 1 ^( PC [1] $end
$var wire 1 _( PC [0] $end
$var wire 1 `( PC_regs [15] $end
$var wire 1 a( PC_regs [14] $end
$var wire 1 b( PC_regs [13] $end
$var wire 1 c( PC_regs [12] $end
$var wire 1 d( PC_regs [11] $end
$var wire 1 e( PC_regs [10] $end
$var wire 1 f( PC_regs [9] $end
$var wire 1 g( PC_regs [8] $end
$var wire 1 h( PC_regs [7] $end
$var wire 1 i( PC_regs [6] $end
$var wire 1 j( PC_regs [5] $end
$var wire 1 k( PC_regs [4] $end
$var wire 1 l( PC_regs [3] $end
$var wire 1 m( PC_regs [2] $end
$var wire 1 n( PC_regs [1] $end
$var wire 1 o( PC_regs [0] $end
$var wire 1 p( PC_Sum [15] $end
$var wire 1 q( PC_Sum [14] $end
$var wire 1 r( PC_Sum [13] $end
$var wire 1 s( PC_Sum [12] $end
$var wire 1 t( PC_Sum [11] $end
$var wire 1 u( PC_Sum [10] $end
$var wire 1 v( PC_Sum [9] $end
$var wire 1 w( PC_Sum [8] $end
$var wire 1 x( PC_Sum [7] $end
$var wire 1 y( PC_Sum [6] $end
$var wire 1 z( PC_Sum [5] $end
$var wire 1 {( PC_Sum [4] $end
$var wire 1 |( PC_Sum [3] $end
$var wire 1 }( PC_Sum [2] $end
$var wire 1 ~( PC_Sum [1] $end
$var wire 1 !) PC_Sum [0] $end
$var wire 1 ") instr_memm [15] $end
$var wire 1 #) instr_memm [14] $end
$var wire 1 $) instr_memm [13] $end
$var wire 1 %) instr_memm [12] $end
$var wire 1 &) instr_memm [11] $end
$var wire 1 ') instr_memm [10] $end
$var wire 1 () instr_memm [9] $end
$var wire 1 )) instr_memm [8] $end
$var wire 1 *) instr_memm [7] $end
$var wire 1 +) instr_memm [6] $end
$var wire 1 ,) instr_memm [5] $end
$var wire 1 -) instr_memm [4] $end
$var wire 1 .) instr_memm [3] $end
$var wire 1 /) instr_memm [2] $end
$var wire 1 0) instr_memm [1] $end
$var wire 1 1) instr_memm [0] $end
$var wire 1 2) instr_ff [15] $end
$var wire 1 3) instr_ff [14] $end
$var wire 1 4) instr_ff [13] $end
$var wire 1 5) instr_ff [12] $end
$var wire 1 6) instr_ff [11] $end
$var wire 1 7) instr_ff [10] $end
$var wire 1 8) instr_ff [9] $end
$var wire 1 9) instr_ff [8] $end
$var wire 1 :) instr_ff [7] $end
$var wire 1 ;) instr_ff [6] $end
$var wire 1 <) instr_ff [5] $end
$var wire 1 =) instr_ff [4] $end
$var wire 1 >) instr_ff [3] $end
$var wire 1 ?) instr_ff [2] $end
$var wire 1 @) instr_ff [1] $end
$var wire 1 A) instr_ff [0] $end
$var wire 1 B) Stall $end
$var wire 1 C) Done $end
$var wire 1 D) PC_expected [15] $end
$var wire 1 E) PC_expected [14] $end
$var wire 1 F) PC_expected [13] $end
$var wire 1 G) PC_expected [12] $end
$var wire 1 H) PC_expected [11] $end
$var wire 1 I) PC_expected [10] $end
$var wire 1 J) PC_expected [9] $end
$var wire 1 K) PC_expected [8] $end
$var wire 1 L) PC_expected [7] $end
$var wire 1 M) PC_expected [6] $end
$var wire 1 N) PC_expected [5] $end
$var wire 1 O) PC_expected [4] $end
$var wire 1 P) PC_expected [3] $end
$var wire 1 Q) PC_expected [2] $end
$var wire 1 R) PC_expected [1] $end
$var wire 1 S) PC_expected [0] $end
$var wire 1 T) CacheHit $end

$scope module pc_reg $end
$var parameter 32 U) BIT_WIDTH $end
$var parameter 32 V) BIT_SIZE $end
$var parameter 32 W) REG_NUMS $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 X) we $end
$var wire 1 \! w [15] $end
$var wire 1 ]! w [14] $end
$var wire 1 ^! w [13] $end
$var wire 1 _! w [12] $end
$var wire 1 `! w [11] $end
$var wire 1 a! w [10] $end
$var wire 1 b! w [9] $end
$var wire 1 c! w [8] $end
$var wire 1 d! w [7] $end
$var wire 1 e! w [6] $end
$var wire 1 f! w [5] $end
$var wire 1 g! w [4] $end
$var wire 1 h! w [3] $end
$var wire 1 i! w [2] $end
$var wire 1 j! w [1] $end
$var wire 1 k! w [0] $end
$var wire 1 P( r [15] $end
$var wire 1 Q( r [14] $end
$var wire 1 R( r [13] $end
$var wire 1 S( r [12] $end
$var wire 1 T( r [11] $end
$var wire 1 U( r [10] $end
$var wire 1 V( r [9] $end
$var wire 1 W( r [8] $end
$var wire 1 X( r [7] $end
$var wire 1 Y( r [6] $end
$var wire 1 Z( r [5] $end
$var wire 1 [( r [4] $end
$var wire 1 \( r [3] $end
$var wire 1 ]( r [2] $end
$var wire 1 ^( r [1] $end
$var wire 1 _( r [0] $end

$scope module dff01[15] $end
$var wire 1 P( q $end
$var wire 1 Y) d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 Z) state $end
$upscope $end

$scope module dff01[14] $end
$var wire 1 Q( q $end
$var wire 1 [) d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 \) state $end
$upscope $end

$scope module dff01[13] $end
$var wire 1 R( q $end
$var wire 1 ]) d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ^) state $end
$upscope $end

$scope module dff01[12] $end
$var wire 1 S( q $end
$var wire 1 _) d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 `) state $end
$upscope $end

$scope module dff01[11] $end
$var wire 1 T( q $end
$var wire 1 a) d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 b) state $end
$upscope $end

$scope module dff01[10] $end
$var wire 1 U( q $end
$var wire 1 c) d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 d) state $end
$upscope $end

$scope module dff01[9] $end
$var wire 1 V( q $end
$var wire 1 e) d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 f) state $end
$upscope $end

$scope module dff01[8] $end
$var wire 1 W( q $end
$var wire 1 g) d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 h) state $end
$upscope $end

$scope module dff01[7] $end
$var wire 1 X( q $end
$var wire 1 i) d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 j) state $end
$upscope $end

$scope module dff01[6] $end
$var wire 1 Y( q $end
$var wire 1 k) d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 l) state $end
$upscope $end

$scope module dff01[5] $end
$var wire 1 Z( q $end
$var wire 1 m) d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 n) state $end
$upscope $end

$scope module dff01[4] $end
$var wire 1 [( q $end
$var wire 1 o) d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 p) state $end
$upscope $end

$scope module dff01[3] $end
$var wire 1 \( q $end
$var wire 1 q) d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 r) state $end
$upscope $end

$scope module dff01[2] $end
$var wire 1 ]( q $end
$var wire 1 s) d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 t) state $end
$upscope $end

$scope module dff01[1] $end
$var wire 1 ^( q $end
$var wire 1 u) d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 v) state $end
$upscope $end

$scope module dff01[0] $end
$var wire 1 _( q $end
$var wire 1 w) d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 x) state $end
$upscope $end
$upscope $end

$scope module instr_mem $end
$var parameter 32 y) memtype $end
$var wire 1 <! Addr [15] $end
$var wire 1 =! Addr [14] $end
$var wire 1 >! Addr [13] $end
$var wire 1 ?! Addr [12] $end
$var wire 1 @! Addr [11] $end
$var wire 1 A! Addr [10] $end
$var wire 1 B! Addr [9] $end
$var wire 1 C! Addr [8] $end
$var wire 1 D! Addr [7] $end
$var wire 1 E! Addr [6] $end
$var wire 1 F! Addr [5] $end
$var wire 1 G! Addr [4] $end
$var wire 1 H! Addr [3] $end
$var wire 1 I! Addr [2] $end
$var wire 1 J! Addr [1] $end
$var wire 1 K! Addr [0] $end
$var wire 1 z) DataIn [15] $end
$var wire 1 {) DataIn [14] $end
$var wire 1 |) DataIn [13] $end
$var wire 1 }) DataIn [12] $end
$var wire 1 ~) DataIn [11] $end
$var wire 1 !* DataIn [10] $end
$var wire 1 "* DataIn [9] $end
$var wire 1 #* DataIn [8] $end
$var wire 1 $* DataIn [7] $end
$var wire 1 %* DataIn [6] $end
$var wire 1 &* DataIn [5] $end
$var wire 1 '* DataIn [4] $end
$var wire 1 (* DataIn [3] $end
$var wire 1 )* DataIn [2] $end
$var wire 1 ** DataIn [1] $end
$var wire 1 +* DataIn [0] $end
$var wire 1 ,* Rd $end
$var wire 1 -* Wr $end
$var wire 1 `# createdump $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 L! DataOut [15] $end
$var wire 1 M! DataOut [14] $end
$var wire 1 N! DataOut [13] $end
$var wire 1 O! DataOut [12] $end
$var wire 1 P! DataOut [11] $end
$var wire 1 Q! DataOut [10] $end
$var wire 1 R! DataOut [9] $end
$var wire 1 S! DataOut [8] $end
$var wire 1 T! DataOut [7] $end
$var wire 1 U! DataOut [6] $end
$var wire 1 V! DataOut [5] $end
$var wire 1 W! DataOut [4] $end
$var wire 1 X! DataOut [3] $end
$var wire 1 Y! DataOut [2] $end
$var wire 1 Z! DataOut [1] $end
$var wire 1 [! DataOut [0] $end
$var wire 1 C) Done $end
$var wire 1 B) Stall $end
$var wire 1 T) CacheHit $end
$var wire 1 .* err $end
$var wire 1 /* comp $end
$var wire 1 0* write $end
$var wire 1 1* write_0 $end
$var wire 1 2* write_1 $end
$var wire 1 3* hit $end
$var wire 1 4* dirty $end
$var wire 1 5* valid $end
$var wire 1 6* valid_out $end
$var wire 1 7* valid_out_0 $end
$var wire 1 8* valid_out_1 $end
$var wire 1 9* valid_in $end
$var wire 1 :* hit_0 $end
$var wire 1 ;* dirty_0 $end
$var wire 1 <* valid_0 $end
$var wire 1 =* hit_1 $end
$var wire 1 >* dirty_1 $end
$var wire 1 ?* valid_1 $end
$var wire 1 @* busy [3] $end
$var wire 1 A* busy [2] $end
$var wire 1 B* busy [1] $end
$var wire 1 C* busy [0] $end
$var wire 1 D* tag_out [4] $end
$var wire 1 E* tag_out [3] $end
$var wire 1 F* tag_out [2] $end
$var wire 1 G* tag_out [1] $end
$var wire 1 H* tag_out [0] $end
$var wire 1 I* tag_out_0 [4] $end
$var wire 1 J* tag_out_0 [3] $end
$var wire 1 K* tag_out_0 [2] $end
$var wire 1 L* tag_out_0 [1] $end
$var wire 1 M* tag_out_0 [0] $end
$var wire 1 N* tag_out_1 [4] $end
$var wire 1 O* tag_out_1 [3] $end
$var wire 1 P* tag_out_1 [2] $end
$var wire 1 Q* tag_out_1 [1] $end
$var wire 1 R* tag_out_1 [0] $end
$var wire 1 S* err_mem $end
$var wire 1 T* err_cache_0 $end
$var wire 1 U* err_cache_1 $end
$var wire 1 V* data_out_cache_0 [15] $end
$var wire 1 W* data_out_cache_0 [14] $end
$var wire 1 X* data_out_cache_0 [13] $end
$var wire 1 Y* data_out_cache_0 [12] $end
$var wire 1 Z* data_out_cache_0 [11] $end
$var wire 1 [* data_out_cache_0 [10] $end
$var wire 1 \* data_out_cache_0 [9] $end
$var wire 1 ]* data_out_cache_0 [8] $end
$var wire 1 ^* data_out_cache_0 [7] $end
$var wire 1 _* data_out_cache_0 [6] $end
$var wire 1 `* data_out_cache_0 [5] $end
$var wire 1 a* data_out_cache_0 [4] $end
$var wire 1 b* data_out_cache_0 [3] $end
$var wire 1 c* data_out_cache_0 [2] $end
$var wire 1 d* data_out_cache_0 [1] $end
$var wire 1 e* data_out_cache_0 [0] $end
$var wire 1 f* data_out_cache_1 [15] $end
$var wire 1 g* data_out_cache_1 [14] $end
$var wire 1 h* data_out_cache_1 [13] $end
$var wire 1 i* data_out_cache_1 [12] $end
$var wire 1 j* data_out_cache_1 [11] $end
$var wire 1 k* data_out_cache_1 [10] $end
$var wire 1 l* data_out_cache_1 [9] $end
$var wire 1 m* data_out_cache_1 [8] $end
$var wire 1 n* data_out_cache_1 [7] $end
$var wire 1 o* data_out_cache_1 [6] $end
$var wire 1 p* data_out_cache_1 [5] $end
$var wire 1 q* data_out_cache_1 [4] $end
$var wire 1 r* data_out_cache_1 [3] $end
$var wire 1 s* data_out_cache_1 [2] $end
$var wire 1 t* data_out_cache_1 [1] $end
$var wire 1 u* data_out_cache_1 [0] $end
$var wire 1 v* data_out_mem [15] $end
$var wire 1 w* data_out_mem [14] $end
$var wire 1 x* data_out_mem [13] $end
$var wire 1 y* data_out_mem [12] $end
$var wire 1 z* data_out_mem [11] $end
$var wire 1 {* data_out_mem [10] $end
$var wire 1 |* data_out_mem [9] $end
$var wire 1 }* data_out_mem [8] $end
$var wire 1 ~* data_out_mem [7] $end
$var wire 1 !+ data_out_mem [6] $end
$var wire 1 "+ data_out_mem [5] $end
$var wire 1 #+ data_out_mem [4] $end
$var wire 1 $+ data_out_mem [3] $end
$var wire 1 %+ data_out_mem [2] $end
$var wire 1 &+ data_out_mem [1] $end
$var wire 1 '+ data_out_mem [0] $end
$var wire 1 (+ mem_addr [15] $end
$var wire 1 )+ mem_addr [14] $end
$var wire 1 *+ mem_addr [13] $end
$var wire 1 ++ mem_addr [12] $end
$var wire 1 ,+ mem_addr [11] $end
$var wire 1 -+ mem_addr [10] $end
$var wire 1 .+ mem_addr [9] $end
$var wire 1 /+ mem_addr [8] $end
$var wire 1 0+ mem_addr [7] $end
$var wire 1 1+ mem_addr [6] $end
$var wire 1 2+ mem_addr [5] $end
$var wire 1 3+ mem_addr [4] $end
$var wire 1 4+ mem_addr [3] $end
$var wire 1 5+ mem_addr [2] $end
$var wire 1 6+ mem_addr [1] $end
$var wire 1 7+ mem_addr [0] $end
$var wire 1 8+ write_mem $end
$var wire 1 9+ read_mem $end
$var wire 1 :+ offset_out [2] $end
$var wire 1 ;+ offset_out [1] $end
$var wire 1 <+ offset_out [0] $end
$var wire 1 =+ cache_in $end
$var wire 1 >+ mem_in $end
$var wire 1 ?+ mem_stall $end
$var wire 1 @+ tag_in [4] $end
$var wire 1 A+ tag_in [3] $end
$var wire 1 B+ tag_in [2] $end
$var wire 1 C+ tag_in [1] $end
$var wire 1 D+ tag_in [0] $end
$var wire 1 E+ index_in [7] $end
$var wire 1 F+ index_in [6] $end
$var wire 1 G+ index_in [5] $end
$var wire 1 H+ index_in [4] $end
$var wire 1 I+ index_in [3] $end
$var wire 1 J+ index_in [2] $end
$var wire 1 K+ index_in [1] $end
$var wire 1 L+ index_in [0] $end
$var wire 1 M+ offset_in [2] $end
$var wire 1 N+ offset_in [1] $end
$var wire 1 O+ offset_in [0] $end
$var wire 1 P+ victimway $end
$var wire 1 Q+ evict $end
$var wire 1 R+ cache_sel $end
$var wire 1 S+ CacheHit_0 $end
$var wire 1 T+ CacheHit_1 $end

$scope module c0 $end
$var parameter 32 U+ cache_id $end
$var wire 1 V+ enable $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 `# createdump $end
$var wire 1 <! tag_in [4] $end
$var wire 1 =! tag_in [3] $end
$var wire 1 >! tag_in [2] $end
$var wire 1 ?! tag_in [1] $end
$var wire 1 @! tag_in [0] $end
$var wire 1 A! index [7] $end
$var wire 1 B! index [6] $end
$var wire 1 C! index [5] $end
$var wire 1 D! index [4] $end
$var wire 1 E! index [3] $end
$var wire 1 F! index [2] $end
$var wire 1 G! index [1] $end
$var wire 1 H! index [0] $end
$var wire 1 :+ offset [2] $end
$var wire 1 ;+ offset [1] $end
$var wire 1 <+ offset [0] $end
$var wire 1 W+ data_in [15] $end
$var wire 1 X+ data_in [14] $end
$var wire 1 Y+ data_in [13] $end
$var wire 1 Z+ data_in [12] $end
$var wire 1 [+ data_in [11] $end
$var wire 1 \+ data_in [10] $end
$var wire 1 ]+ data_in [9] $end
$var wire 1 ^+ data_in [8] $end
$var wire 1 _+ data_in [7] $end
$var wire 1 `+ data_in [6] $end
$var wire 1 a+ data_in [5] $end
$var wire 1 b+ data_in [4] $end
$var wire 1 c+ data_in [3] $end
$var wire 1 d+ data_in [2] $end
$var wire 1 e+ data_in [1] $end
$var wire 1 f+ data_in [0] $end
$var wire 1 /* comp $end
$var wire 1 1* write $end
$var wire 1 7* valid_in $end
$var wire 1 I* tag_out [4] $end
$var wire 1 J* tag_out [3] $end
$var wire 1 K* tag_out [2] $end
$var wire 1 L* tag_out [1] $end
$var wire 1 M* tag_out [0] $end
$var wire 1 V* data_out [15] $end
$var wire 1 W* data_out [14] $end
$var wire 1 X* data_out [13] $end
$var wire 1 Y* data_out [12] $end
$var wire 1 Z* data_out [11] $end
$var wire 1 [* data_out [10] $end
$var wire 1 \* data_out [9] $end
$var wire 1 ]* data_out [8] $end
$var wire 1 ^* data_out [7] $end
$var wire 1 _* data_out [6] $end
$var wire 1 `* data_out [5] $end
$var wire 1 a* data_out [4] $end
$var wire 1 b* data_out [3] $end
$var wire 1 c* data_out [2] $end
$var wire 1 d* data_out [1] $end
$var wire 1 e* data_out [0] $end
$var wire 1 :* hit $end
$var wire 1 ;* dirty $end
$var wire 1 <* valid $end
$var wire 1 T* err $end
$var wire 1 g+ ram0_id [4] $end
$var wire 1 h+ ram0_id [3] $end
$var wire 1 i+ ram0_id [2] $end
$var wire 1 j+ ram0_id [1] $end
$var wire 1 k+ ram0_id [0] $end
$var wire 1 l+ ram1_id [4] $end
$var wire 1 m+ ram1_id [3] $end
$var wire 1 n+ ram1_id [2] $end
$var wire 1 o+ ram1_id [1] $end
$var wire 1 p+ ram1_id [0] $end
$var wire 1 q+ ram2_id [4] $end
$var wire 1 r+ ram2_id [3] $end
$var wire 1 s+ ram2_id [2] $end
$var wire 1 t+ ram2_id [1] $end
$var wire 1 u+ ram2_id [0] $end
$var wire 1 v+ ram3_id [4] $end
$var wire 1 w+ ram3_id [3] $end
$var wire 1 x+ ram3_id [2] $end
$var wire 1 y+ ram3_id [1] $end
$var wire 1 z+ ram3_id [0] $end
$var wire 1 {+ ram4_id [4] $end
$var wire 1 |+ ram4_id [3] $end
$var wire 1 }+ ram4_id [2] $end
$var wire 1 ~+ ram4_id [1] $end
$var wire 1 !, ram4_id [0] $end
$var wire 1 ", ram5_id [4] $end
$var wire 1 #, ram5_id [3] $end
$var wire 1 $, ram5_id [2] $end
$var wire 1 %, ram5_id [1] $end
$var wire 1 &, ram5_id [0] $end
$var wire 1 ', w0 [15] $end
$var wire 1 (, w0 [14] $end
$var wire 1 ), w0 [13] $end
$var wire 1 *, w0 [12] $end
$var wire 1 +, w0 [11] $end
$var wire 1 ,, w0 [10] $end
$var wire 1 -, w0 [9] $end
$var wire 1 ., w0 [8] $end
$var wire 1 /, w0 [7] $end
$var wire 1 0, w0 [6] $end
$var wire 1 1, w0 [5] $end
$var wire 1 2, w0 [4] $end
$var wire 1 3, w0 [3] $end
$var wire 1 4, w0 [2] $end
$var wire 1 5, w0 [1] $end
$var wire 1 6, w0 [0] $end
$var wire 1 7, w1 [15] $end
$var wire 1 8, w1 [14] $end
$var wire 1 9, w1 [13] $end
$var wire 1 :, w1 [12] $end
$var wire 1 ;, w1 [11] $end
$var wire 1 <, w1 [10] $end
$var wire 1 =, w1 [9] $end
$var wire 1 >, w1 [8] $end
$var wire 1 ?, w1 [7] $end
$var wire 1 @, w1 [6] $end
$var wire 1 A, w1 [5] $end
$var wire 1 B, w1 [4] $end
$var wire 1 C, w1 [3] $end
$var wire 1 D, w1 [2] $end
$var wire 1 E, w1 [1] $end
$var wire 1 F, w1 [0] $end
$var wire 1 G, w2 [15] $end
$var wire 1 H, w2 [14] $end
$var wire 1 I, w2 [13] $end
$var wire 1 J, w2 [12] $end
$var wire 1 K, w2 [11] $end
$var wire 1 L, w2 [10] $end
$var wire 1 M, w2 [9] $end
$var wire 1 N, w2 [8] $end
$var wire 1 O, w2 [7] $end
$var wire 1 P, w2 [6] $end
$var wire 1 Q, w2 [5] $end
$var wire 1 R, w2 [4] $end
$var wire 1 S, w2 [3] $end
$var wire 1 T, w2 [2] $end
$var wire 1 U, w2 [1] $end
$var wire 1 V, w2 [0] $end
$var wire 1 W, w3 [15] $end
$var wire 1 X, w3 [14] $end
$var wire 1 Y, w3 [13] $end
$var wire 1 Z, w3 [12] $end
$var wire 1 [, w3 [11] $end
$var wire 1 \, w3 [10] $end
$var wire 1 ], w3 [9] $end
$var wire 1 ^, w3 [8] $end
$var wire 1 _, w3 [7] $end
$var wire 1 `, w3 [6] $end
$var wire 1 a, w3 [5] $end
$var wire 1 b, w3 [4] $end
$var wire 1 c, w3 [3] $end
$var wire 1 d, w3 [2] $end
$var wire 1 e, w3 [1] $end
$var wire 1 f, w3 [0] $end
$var wire 1 g, go $end
$var wire 1 h, match $end
$var wire 1 i, wr_word0 $end
$var wire 1 j, wr_word1 $end
$var wire 1 k, wr_word2 $end
$var wire 1 l, wr_word3 $end
$var wire 1 m, wr_dirty $end
$var wire 1 n, wr_tag $end
$var wire 1 o, wr_valid $end
$var wire 1 p, dirty_in $end
$var wire 1 q, dirtybit $end
$var wire 1 r, validbit $end

$scope module mem_w0 $end
$var parameter 32 s, Size $end
$var wire 1 ', data_out [15] $end
$var wire 1 (, data_out [14] $end
$var wire 1 ), data_out [13] $end
$var wire 1 *, data_out [12] $end
$var wire 1 +, data_out [11] $end
$var wire 1 ,, data_out [10] $end
$var wire 1 -, data_out [9] $end
$var wire 1 ., data_out [8] $end
$var wire 1 /, data_out [7] $end
$var wire 1 0, data_out [6] $end
$var wire 1 1, data_out [5] $end
$var wire 1 2, data_out [4] $end
$var wire 1 3, data_out [3] $end
$var wire 1 4, data_out [2] $end
$var wire 1 5, data_out [1] $end
$var wire 1 6, data_out [0] $end
$var wire 1 A! addr [7] $end
$var wire 1 B! addr [6] $end
$var wire 1 C! addr [5] $end
$var wire 1 D! addr [4] $end
$var wire 1 E! addr [3] $end
$var wire 1 F! addr [2] $end
$var wire 1 G! addr [1] $end
$var wire 1 H! addr [0] $end
$var wire 1 W+ data_in [15] $end
$var wire 1 X+ data_in [14] $end
$var wire 1 Y+ data_in [13] $end
$var wire 1 Z+ data_in [12] $end
$var wire 1 [+ data_in [11] $end
$var wire 1 \+ data_in [10] $end
$var wire 1 ]+ data_in [9] $end
$var wire 1 ^+ data_in [8] $end
$var wire 1 _+ data_in [7] $end
$var wire 1 `+ data_in [6] $end
$var wire 1 a+ data_in [5] $end
$var wire 1 b+ data_in [4] $end
$var wire 1 c+ data_in [3] $end
$var wire 1 d+ data_in [2] $end
$var wire 1 e+ data_in [1] $end
$var wire 1 f+ data_in [0] $end
$var wire 1 i, write $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 `# createdump $end
$var wire 1 g+ file_id [4] $end
$var wire 1 h+ file_id [3] $end
$var wire 1 i+ file_id [2] $end
$var wire 1 j+ file_id [1] $end
$var wire 1 k+ file_id [0] $end
$var integer 32 t, mcd $end
$var integer 32 u, i $end
$upscope $end

$scope module mem_w1 $end
$var parameter 32 v, Size $end
$var wire 1 7, data_out [15] $end
$var wire 1 8, data_out [14] $end
$var wire 1 9, data_out [13] $end
$var wire 1 :, data_out [12] $end
$var wire 1 ;, data_out [11] $end
$var wire 1 <, data_out [10] $end
$var wire 1 =, data_out [9] $end
$var wire 1 >, data_out [8] $end
$var wire 1 ?, data_out [7] $end
$var wire 1 @, data_out [6] $end
$var wire 1 A, data_out [5] $end
$var wire 1 B, data_out [4] $end
$var wire 1 C, data_out [3] $end
$var wire 1 D, data_out [2] $end
$var wire 1 E, data_out [1] $end
$var wire 1 F, data_out [0] $end
$var wire 1 A! addr [7] $end
$var wire 1 B! addr [6] $end
$var wire 1 C! addr [5] $end
$var wire 1 D! addr [4] $end
$var wire 1 E! addr [3] $end
$var wire 1 F! addr [2] $end
$var wire 1 G! addr [1] $end
$var wire 1 H! addr [0] $end
$var wire 1 W+ data_in [15] $end
$var wire 1 X+ data_in [14] $end
$var wire 1 Y+ data_in [13] $end
$var wire 1 Z+ data_in [12] $end
$var wire 1 [+ data_in [11] $end
$var wire 1 \+ data_in [10] $end
$var wire 1 ]+ data_in [9] $end
$var wire 1 ^+ data_in [8] $end
$var wire 1 _+ data_in [7] $end
$var wire 1 `+ data_in [6] $end
$var wire 1 a+ data_in [5] $end
$var wire 1 b+ data_in [4] $end
$var wire 1 c+ data_in [3] $end
$var wire 1 d+ data_in [2] $end
$var wire 1 e+ data_in [1] $end
$var wire 1 f+ data_in [0] $end
$var wire 1 j, write $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 `# createdump $end
$var wire 1 l+ file_id [4] $end
$var wire 1 m+ file_id [3] $end
$var wire 1 n+ file_id [2] $end
$var wire 1 o+ file_id [1] $end
$var wire 1 p+ file_id [0] $end
$var integer 32 w, mcd $end
$var integer 32 x, i $end
$upscope $end

$scope module mem_w2 $end
$var parameter 32 y, Size $end
$var wire 1 G, data_out [15] $end
$var wire 1 H, data_out [14] $end
$var wire 1 I, data_out [13] $end
$var wire 1 J, data_out [12] $end
$var wire 1 K, data_out [11] $end
$var wire 1 L, data_out [10] $end
$var wire 1 M, data_out [9] $end
$var wire 1 N, data_out [8] $end
$var wire 1 O, data_out [7] $end
$var wire 1 P, data_out [6] $end
$var wire 1 Q, data_out [5] $end
$var wire 1 R, data_out [4] $end
$var wire 1 S, data_out [3] $end
$var wire 1 T, data_out [2] $end
$var wire 1 U, data_out [1] $end
$var wire 1 V, data_out [0] $end
$var wire 1 A! addr [7] $end
$var wire 1 B! addr [6] $end
$var wire 1 C! addr [5] $end
$var wire 1 D! addr [4] $end
$var wire 1 E! addr [3] $end
$var wire 1 F! addr [2] $end
$var wire 1 G! addr [1] $end
$var wire 1 H! addr [0] $end
$var wire 1 W+ data_in [15] $end
$var wire 1 X+ data_in [14] $end
$var wire 1 Y+ data_in [13] $end
$var wire 1 Z+ data_in [12] $end
$var wire 1 [+ data_in [11] $end
$var wire 1 \+ data_in [10] $end
$var wire 1 ]+ data_in [9] $end
$var wire 1 ^+ data_in [8] $end
$var wire 1 _+ data_in [7] $end
$var wire 1 `+ data_in [6] $end
$var wire 1 a+ data_in [5] $end
$var wire 1 b+ data_in [4] $end
$var wire 1 c+ data_in [3] $end
$var wire 1 d+ data_in [2] $end
$var wire 1 e+ data_in [1] $end
$var wire 1 f+ data_in [0] $end
$var wire 1 k, write $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 `# createdump $end
$var wire 1 q+ file_id [4] $end
$var wire 1 r+ file_id [3] $end
$var wire 1 s+ file_id [2] $end
$var wire 1 t+ file_id [1] $end
$var wire 1 u+ file_id [0] $end
$var integer 32 z, mcd $end
$var integer 32 {, i $end
$upscope $end

$scope module mem_w3 $end
$var parameter 32 |, Size $end
$var wire 1 W, data_out [15] $end
$var wire 1 X, data_out [14] $end
$var wire 1 Y, data_out [13] $end
$var wire 1 Z, data_out [12] $end
$var wire 1 [, data_out [11] $end
$var wire 1 \, data_out [10] $end
$var wire 1 ], data_out [9] $end
$var wire 1 ^, data_out [8] $end
$var wire 1 _, data_out [7] $end
$var wire 1 `, data_out [6] $end
$var wire 1 a, data_out [5] $end
$var wire 1 b, data_out [4] $end
$var wire 1 c, data_out [3] $end
$var wire 1 d, data_out [2] $end
$var wire 1 e, data_out [1] $end
$var wire 1 f, data_out [0] $end
$var wire 1 A! addr [7] $end
$var wire 1 B! addr [6] $end
$var wire 1 C! addr [5] $end
$var wire 1 D! addr [4] $end
$var wire 1 E! addr [3] $end
$var wire 1 F! addr [2] $end
$var wire 1 G! addr [1] $end
$var wire 1 H! addr [0] $end
$var wire 1 W+ data_in [15] $end
$var wire 1 X+ data_in [14] $end
$var wire 1 Y+ data_in [13] $end
$var wire 1 Z+ data_in [12] $end
$var wire 1 [+ data_in [11] $end
$var wire 1 \+ data_in [10] $end
$var wire 1 ]+ data_in [9] $end
$var wire 1 ^+ data_in [8] $end
$var wire 1 _+ data_in [7] $end
$var wire 1 `+ data_in [6] $end
$var wire 1 a+ data_in [5] $end
$var wire 1 b+ data_in [4] $end
$var wire 1 c+ data_in [3] $end
$var wire 1 d+ data_in [2] $end
$var wire 1 e+ data_in [1] $end
$var wire 1 f+ data_in [0] $end
$var wire 1 l, write $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 `# createdump $end
$var wire 1 v+ file_id [4] $end
$var wire 1 w+ file_id [3] $end
$var wire 1 x+ file_id [2] $end
$var wire 1 y+ file_id [1] $end
$var wire 1 z+ file_id [0] $end
$var integer 32 }, mcd $end
$var integer 32 ~, i $end
$upscope $end

$scope module mem_tg $end
$var parameter 32 !- Size $end
$var wire 1 I* data_out [4] $end
$var wire 1 J* data_out [3] $end
$var wire 1 K* data_out [2] $end
$var wire 1 L* data_out [1] $end
$var wire 1 M* data_out [0] $end
$var wire 1 A! addr [7] $end
$var wire 1 B! addr [6] $end
$var wire 1 C! addr [5] $end
$var wire 1 D! addr [4] $end
$var wire 1 E! addr [3] $end
$var wire 1 F! addr [2] $end
$var wire 1 G! addr [1] $end
$var wire 1 H! addr [0] $end
$var wire 1 <! data_in [4] $end
$var wire 1 =! data_in [3] $end
$var wire 1 >! data_in [2] $end
$var wire 1 ?! data_in [1] $end
$var wire 1 @! data_in [0] $end
$var wire 1 n, write $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 `# createdump $end
$var wire 1 {+ file_id [4] $end
$var wire 1 |+ file_id [3] $end
$var wire 1 }+ file_id [2] $end
$var wire 1 ~+ file_id [1] $end
$var wire 1 !, file_id [0] $end
$var integer 32 "- mcd $end
$var integer 32 #- i $end
$upscope $end

$scope module mem_dr $end
$var parameter 32 $- Size $end
$var wire 1 q, data_out [0] $end
$var wire 1 A! addr [7] $end
$var wire 1 B! addr [6] $end
$var wire 1 C! addr [5] $end
$var wire 1 D! addr [4] $end
$var wire 1 E! addr [3] $end
$var wire 1 F! addr [2] $end
$var wire 1 G! addr [1] $end
$var wire 1 H! addr [0] $end
$var wire 1 p, data_in [0] $end
$var wire 1 m, write $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 `# createdump $end
$var wire 1 ", file_id [4] $end
$var wire 1 #, file_id [3] $end
$var wire 1 $, file_id [2] $end
$var wire 1 %, file_id [1] $end
$var wire 1 &, file_id [0] $end
$var integer 32 %- mcd $end
$var integer 32 &- i $end
$upscope $end

$scope module mem_vl $end
$var wire 1 r, data_out $end
$var wire 1 A! addr [7] $end
$var wire 1 B! addr [6] $end
$var wire 1 C! addr [5] $end
$var wire 1 D! addr [4] $end
$var wire 1 E! addr [3] $end
$var wire 1 F! addr [2] $end
$var wire 1 G! addr [1] $end
$var wire 1 H! addr [0] $end
$var wire 1 7* data_in $end
$var wire 1 o, write $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 `# createdump $end
$var wire 1 g+ file_id [4] $end
$var wire 1 h+ file_id [3] $end
$var wire 1 i+ file_id [2] $end
$var wire 1 j+ file_id [1] $end
$var wire 1 k+ file_id [0] $end
$var integer 32 '- mcd $end
$var integer 32 (- i $end
$upscope $end
$upscope $end

$scope module c1 $end
$var parameter 32 )- cache_id $end
$var wire 1 *- enable $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 `# createdump $end
$var wire 1 <! tag_in [4] $end
$var wire 1 =! tag_in [3] $end
$var wire 1 >! tag_in [2] $end
$var wire 1 ?! tag_in [1] $end
$var wire 1 @! tag_in [0] $end
$var wire 1 A! index [7] $end
$var wire 1 B! index [6] $end
$var wire 1 C! index [5] $end
$var wire 1 D! index [4] $end
$var wire 1 E! index [3] $end
$var wire 1 F! index [2] $end
$var wire 1 G! index [1] $end
$var wire 1 H! index [0] $end
$var wire 1 :+ offset [2] $end
$var wire 1 ;+ offset [1] $end
$var wire 1 <+ offset [0] $end
$var wire 1 +- data_in [15] $end
$var wire 1 ,- data_in [14] $end
$var wire 1 -- data_in [13] $end
$var wire 1 .- data_in [12] $end
$var wire 1 /- data_in [11] $end
$var wire 1 0- data_in [10] $end
$var wire 1 1- data_in [9] $end
$var wire 1 2- data_in [8] $end
$var wire 1 3- data_in [7] $end
$var wire 1 4- data_in [6] $end
$var wire 1 5- data_in [5] $end
$var wire 1 6- data_in [4] $end
$var wire 1 7- data_in [3] $end
$var wire 1 8- data_in [2] $end
$var wire 1 9- data_in [1] $end
$var wire 1 :- data_in [0] $end
$var wire 1 /* comp $end
$var wire 1 2* write $end
$var wire 1 8* valid_in $end
$var wire 1 N* tag_out [4] $end
$var wire 1 O* tag_out [3] $end
$var wire 1 P* tag_out [2] $end
$var wire 1 Q* tag_out [1] $end
$var wire 1 R* tag_out [0] $end
$var wire 1 f* data_out [15] $end
$var wire 1 g* data_out [14] $end
$var wire 1 h* data_out [13] $end
$var wire 1 i* data_out [12] $end
$var wire 1 j* data_out [11] $end
$var wire 1 k* data_out [10] $end
$var wire 1 l* data_out [9] $end
$var wire 1 m* data_out [8] $end
$var wire 1 n* data_out [7] $end
$var wire 1 o* data_out [6] $end
$var wire 1 p* data_out [5] $end
$var wire 1 q* data_out [4] $end
$var wire 1 r* data_out [3] $end
$var wire 1 s* data_out [2] $end
$var wire 1 t* data_out [1] $end
$var wire 1 u* data_out [0] $end
$var wire 1 =* hit $end
$var wire 1 >* dirty $end
$var wire 1 ?* valid $end
$var wire 1 U* err $end
$var wire 1 ;- ram0_id [4] $end
$var wire 1 <- ram0_id [3] $end
$var wire 1 =- ram0_id [2] $end
$var wire 1 >- ram0_id [1] $end
$var wire 1 ?- ram0_id [0] $end
$var wire 1 @- ram1_id [4] $end
$var wire 1 A- ram1_id [3] $end
$var wire 1 B- ram1_id [2] $end
$var wire 1 C- ram1_id [1] $end
$var wire 1 D- ram1_id [0] $end
$var wire 1 E- ram2_id [4] $end
$var wire 1 F- ram2_id [3] $end
$var wire 1 G- ram2_id [2] $end
$var wire 1 H- ram2_id [1] $end
$var wire 1 I- ram2_id [0] $end
$var wire 1 J- ram3_id [4] $end
$var wire 1 K- ram3_id [3] $end
$var wire 1 L- ram3_id [2] $end
$var wire 1 M- ram3_id [1] $end
$var wire 1 N- ram3_id [0] $end
$var wire 1 O- ram4_id [4] $end
$var wire 1 P- ram4_id [3] $end
$var wire 1 Q- ram4_id [2] $end
$var wire 1 R- ram4_id [1] $end
$var wire 1 S- ram4_id [0] $end
$var wire 1 T- ram5_id [4] $end
$var wire 1 U- ram5_id [3] $end
$var wire 1 V- ram5_id [2] $end
$var wire 1 W- ram5_id [1] $end
$var wire 1 X- ram5_id [0] $end
$var wire 1 Y- w0 [15] $end
$var wire 1 Z- w0 [14] $end
$var wire 1 [- w0 [13] $end
$var wire 1 \- w0 [12] $end
$var wire 1 ]- w0 [11] $end
$var wire 1 ^- w0 [10] $end
$var wire 1 _- w0 [9] $end
$var wire 1 `- w0 [8] $end
$var wire 1 a- w0 [7] $end
$var wire 1 b- w0 [6] $end
$var wire 1 c- w0 [5] $end
$var wire 1 d- w0 [4] $end
$var wire 1 e- w0 [3] $end
$var wire 1 f- w0 [2] $end
$var wire 1 g- w0 [1] $end
$var wire 1 h- w0 [0] $end
$var wire 1 i- w1 [15] $end
$var wire 1 j- w1 [14] $end
$var wire 1 k- w1 [13] $end
$var wire 1 l- w1 [12] $end
$var wire 1 m- w1 [11] $end
$var wire 1 n- w1 [10] $end
$var wire 1 o- w1 [9] $end
$var wire 1 p- w1 [8] $end
$var wire 1 q- w1 [7] $end
$var wire 1 r- w1 [6] $end
$var wire 1 s- w1 [5] $end
$var wire 1 t- w1 [4] $end
$var wire 1 u- w1 [3] $end
$var wire 1 v- w1 [2] $end
$var wire 1 w- w1 [1] $end
$var wire 1 x- w1 [0] $end
$var wire 1 y- w2 [15] $end
$var wire 1 z- w2 [14] $end
$var wire 1 {- w2 [13] $end
$var wire 1 |- w2 [12] $end
$var wire 1 }- w2 [11] $end
$var wire 1 ~- w2 [10] $end
$var wire 1 !. w2 [9] $end
$var wire 1 ". w2 [8] $end
$var wire 1 #. w2 [7] $end
$var wire 1 $. w2 [6] $end
$var wire 1 %. w2 [5] $end
$var wire 1 &. w2 [4] $end
$var wire 1 '. w2 [3] $end
$var wire 1 (. w2 [2] $end
$var wire 1 ). w2 [1] $end
$var wire 1 *. w2 [0] $end
$var wire 1 +. w3 [15] $end
$var wire 1 ,. w3 [14] $end
$var wire 1 -. w3 [13] $end
$var wire 1 .. w3 [12] $end
$var wire 1 /. w3 [11] $end
$var wire 1 0. w3 [10] $end
$var wire 1 1. w3 [9] $end
$var wire 1 2. w3 [8] $end
$var wire 1 3. w3 [7] $end
$var wire 1 4. w3 [6] $end
$var wire 1 5. w3 [5] $end
$var wire 1 6. w3 [4] $end
$var wire 1 7. w3 [3] $end
$var wire 1 8. w3 [2] $end
$var wire 1 9. w3 [1] $end
$var wire 1 :. w3 [0] $end
$var wire 1 ;. go $end
$var wire 1 <. match $end
$var wire 1 =. wr_word0 $end
$var wire 1 >. wr_word1 $end
$var wire 1 ?. wr_word2 $end
$var wire 1 @. wr_word3 $end
$var wire 1 A. wr_dirty $end
$var wire 1 B. wr_tag $end
$var wire 1 C. wr_valid $end
$var wire 1 D. dirty_in $end
$var wire 1 E. dirtybit $end
$var wire 1 F. validbit $end

$scope module mem_w0 $end
$var parameter 32 G. Size $end
$var wire 1 Y- data_out [15] $end
$var wire 1 Z- data_out [14] $end
$var wire 1 [- data_out [13] $end
$var wire 1 \- data_out [12] $end
$var wire 1 ]- data_out [11] $end
$var wire 1 ^- data_out [10] $end
$var wire 1 _- data_out [9] $end
$var wire 1 `- data_out [8] $end
$var wire 1 a- data_out [7] $end
$var wire 1 b- data_out [6] $end
$var wire 1 c- data_out [5] $end
$var wire 1 d- data_out [4] $end
$var wire 1 e- data_out [3] $end
$var wire 1 f- data_out [2] $end
$var wire 1 g- data_out [1] $end
$var wire 1 h- data_out [0] $end
$var wire 1 A! addr [7] $end
$var wire 1 B! addr [6] $end
$var wire 1 C! addr [5] $end
$var wire 1 D! addr [4] $end
$var wire 1 E! addr [3] $end
$var wire 1 F! addr [2] $end
$var wire 1 G! addr [1] $end
$var wire 1 H! addr [0] $end
$var wire 1 +- data_in [15] $end
$var wire 1 ,- data_in [14] $end
$var wire 1 -- data_in [13] $end
$var wire 1 .- data_in [12] $end
$var wire 1 /- data_in [11] $end
$var wire 1 0- data_in [10] $end
$var wire 1 1- data_in [9] $end
$var wire 1 2- data_in [8] $end
$var wire 1 3- data_in [7] $end
$var wire 1 4- data_in [6] $end
$var wire 1 5- data_in [5] $end
$var wire 1 6- data_in [4] $end
$var wire 1 7- data_in [3] $end
$var wire 1 8- data_in [2] $end
$var wire 1 9- data_in [1] $end
$var wire 1 :- data_in [0] $end
$var wire 1 =. write $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 `# createdump $end
$var wire 1 ;- file_id [4] $end
$var wire 1 <- file_id [3] $end
$var wire 1 =- file_id [2] $end
$var wire 1 >- file_id [1] $end
$var wire 1 ?- file_id [0] $end
$var integer 32 H. mcd $end
$var integer 32 I. i $end
$upscope $end

$scope module mem_w1 $end
$var parameter 32 J. Size $end
$var wire 1 i- data_out [15] $end
$var wire 1 j- data_out [14] $end
$var wire 1 k- data_out [13] $end
$var wire 1 l- data_out [12] $end
$var wire 1 m- data_out [11] $end
$var wire 1 n- data_out [10] $end
$var wire 1 o- data_out [9] $end
$var wire 1 p- data_out [8] $end
$var wire 1 q- data_out [7] $end
$var wire 1 r- data_out [6] $end
$var wire 1 s- data_out [5] $end
$var wire 1 t- data_out [4] $end
$var wire 1 u- data_out [3] $end
$var wire 1 v- data_out [2] $end
$var wire 1 w- data_out [1] $end
$var wire 1 x- data_out [0] $end
$var wire 1 A! addr [7] $end
$var wire 1 B! addr [6] $end
$var wire 1 C! addr [5] $end
$var wire 1 D! addr [4] $end
$var wire 1 E! addr [3] $end
$var wire 1 F! addr [2] $end
$var wire 1 G! addr [1] $end
$var wire 1 H! addr [0] $end
$var wire 1 +- data_in [15] $end
$var wire 1 ,- data_in [14] $end
$var wire 1 -- data_in [13] $end
$var wire 1 .- data_in [12] $end
$var wire 1 /- data_in [11] $end
$var wire 1 0- data_in [10] $end
$var wire 1 1- data_in [9] $end
$var wire 1 2- data_in [8] $end
$var wire 1 3- data_in [7] $end
$var wire 1 4- data_in [6] $end
$var wire 1 5- data_in [5] $end
$var wire 1 6- data_in [4] $end
$var wire 1 7- data_in [3] $end
$var wire 1 8- data_in [2] $end
$var wire 1 9- data_in [1] $end
$var wire 1 :- data_in [0] $end
$var wire 1 >. write $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 `# createdump $end
$var wire 1 @- file_id [4] $end
$var wire 1 A- file_id [3] $end
$var wire 1 B- file_id [2] $end
$var wire 1 C- file_id [1] $end
$var wire 1 D- file_id [0] $end
$var integer 32 K. mcd $end
$var integer 32 L. i $end
$upscope $end

$scope module mem_w2 $end
$var parameter 32 M. Size $end
$var wire 1 y- data_out [15] $end
$var wire 1 z- data_out [14] $end
$var wire 1 {- data_out [13] $end
$var wire 1 |- data_out [12] $end
$var wire 1 }- data_out [11] $end
$var wire 1 ~- data_out [10] $end
$var wire 1 !. data_out [9] $end
$var wire 1 ". data_out [8] $end
$var wire 1 #. data_out [7] $end
$var wire 1 $. data_out [6] $end
$var wire 1 %. data_out [5] $end
$var wire 1 &. data_out [4] $end
$var wire 1 '. data_out [3] $end
$var wire 1 (. data_out [2] $end
$var wire 1 ). data_out [1] $end
$var wire 1 *. data_out [0] $end
$var wire 1 A! addr [7] $end
$var wire 1 B! addr [6] $end
$var wire 1 C! addr [5] $end
$var wire 1 D! addr [4] $end
$var wire 1 E! addr [3] $end
$var wire 1 F! addr [2] $end
$var wire 1 G! addr [1] $end
$var wire 1 H! addr [0] $end
$var wire 1 +- data_in [15] $end
$var wire 1 ,- data_in [14] $end
$var wire 1 -- data_in [13] $end
$var wire 1 .- data_in [12] $end
$var wire 1 /- data_in [11] $end
$var wire 1 0- data_in [10] $end
$var wire 1 1- data_in [9] $end
$var wire 1 2- data_in [8] $end
$var wire 1 3- data_in [7] $end
$var wire 1 4- data_in [6] $end
$var wire 1 5- data_in [5] $end
$var wire 1 6- data_in [4] $end
$var wire 1 7- data_in [3] $end
$var wire 1 8- data_in [2] $end
$var wire 1 9- data_in [1] $end
$var wire 1 :- data_in [0] $end
$var wire 1 ?. write $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 `# createdump $end
$var wire 1 E- file_id [4] $end
$var wire 1 F- file_id [3] $end
$var wire 1 G- file_id [2] $end
$var wire 1 H- file_id [1] $end
$var wire 1 I- file_id [0] $end
$var integer 32 N. mcd $end
$var integer 32 O. i $end
$upscope $end

$scope module mem_w3 $end
$var parameter 32 P. Size $end
$var wire 1 +. data_out [15] $end
$var wire 1 ,. data_out [14] $end
$var wire 1 -. data_out [13] $end
$var wire 1 .. data_out [12] $end
$var wire 1 /. data_out [11] $end
$var wire 1 0. data_out [10] $end
$var wire 1 1. data_out [9] $end
$var wire 1 2. data_out [8] $end
$var wire 1 3. data_out [7] $end
$var wire 1 4. data_out [6] $end
$var wire 1 5. data_out [5] $end
$var wire 1 6. data_out [4] $end
$var wire 1 7. data_out [3] $end
$var wire 1 8. data_out [2] $end
$var wire 1 9. data_out [1] $end
$var wire 1 :. data_out [0] $end
$var wire 1 A! addr [7] $end
$var wire 1 B! addr [6] $end
$var wire 1 C! addr [5] $end
$var wire 1 D! addr [4] $end
$var wire 1 E! addr [3] $end
$var wire 1 F! addr [2] $end
$var wire 1 G! addr [1] $end
$var wire 1 H! addr [0] $end
$var wire 1 +- data_in [15] $end
$var wire 1 ,- data_in [14] $end
$var wire 1 -- data_in [13] $end
$var wire 1 .- data_in [12] $end
$var wire 1 /- data_in [11] $end
$var wire 1 0- data_in [10] $end
$var wire 1 1- data_in [9] $end
$var wire 1 2- data_in [8] $end
$var wire 1 3- data_in [7] $end
$var wire 1 4- data_in [6] $end
$var wire 1 5- data_in [5] $end
$var wire 1 6- data_in [4] $end
$var wire 1 7- data_in [3] $end
$var wire 1 8- data_in [2] $end
$var wire 1 9- data_in [1] $end
$var wire 1 :- data_in [0] $end
$var wire 1 @. write $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 `# createdump $end
$var wire 1 J- file_id [4] $end
$var wire 1 K- file_id [3] $end
$var wire 1 L- file_id [2] $end
$var wire 1 M- file_id [1] $end
$var wire 1 N- file_id [0] $end
$var integer 32 Q. mcd $end
$var integer 32 R. i $end
$upscope $end

$scope module mem_tg $end
$var parameter 32 S. Size $end
$var wire 1 N* data_out [4] $end
$var wire 1 O* data_out [3] $end
$var wire 1 P* data_out [2] $end
$var wire 1 Q* data_out [1] $end
$var wire 1 R* data_out [0] $end
$var wire 1 A! addr [7] $end
$var wire 1 B! addr [6] $end
$var wire 1 C! addr [5] $end
$var wire 1 D! addr [4] $end
$var wire 1 E! addr [3] $end
$var wire 1 F! addr [2] $end
$var wire 1 G! addr [1] $end
$var wire 1 H! addr [0] $end
$var wire 1 <! data_in [4] $end
$var wire 1 =! data_in [3] $end
$var wire 1 >! data_in [2] $end
$var wire 1 ?! data_in [1] $end
$var wire 1 @! data_in [0] $end
$var wire 1 B. write $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 `# createdump $end
$var wire 1 O- file_id [4] $end
$var wire 1 P- file_id [3] $end
$var wire 1 Q- file_id [2] $end
$var wire 1 R- file_id [1] $end
$var wire 1 S- file_id [0] $end
$var integer 32 T. mcd $end
$var integer 32 U. i $end
$upscope $end

$scope module mem_dr $end
$var parameter 32 V. Size $end
$var wire 1 E. data_out [0] $end
$var wire 1 A! addr [7] $end
$var wire 1 B! addr [6] $end
$var wire 1 C! addr [5] $end
$var wire 1 D! addr [4] $end
$var wire 1 E! addr [3] $end
$var wire 1 F! addr [2] $end
$var wire 1 G! addr [1] $end
$var wire 1 H! addr [0] $end
$var wire 1 D. data_in [0] $end
$var wire 1 A. write $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 `# createdump $end
$var wire 1 T- file_id [4] $end
$var wire 1 U- file_id [3] $end
$var wire 1 V- file_id [2] $end
$var wire 1 W- file_id [1] $end
$var wire 1 X- file_id [0] $end
$var integer 32 W. mcd $end
$var integer 32 X. i $end
$upscope $end

$scope module mem_vl $end
$var wire 1 F. data_out $end
$var wire 1 A! addr [7] $end
$var wire 1 B! addr [6] $end
$var wire 1 C! addr [5] $end
$var wire 1 D! addr [4] $end
$var wire 1 E! addr [3] $end
$var wire 1 F! addr [2] $end
$var wire 1 G! addr [1] $end
$var wire 1 H! addr [0] $end
$var wire 1 8* data_in $end
$var wire 1 C. write $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 `# createdump $end
$var wire 1 ;- file_id [4] $end
$var wire 1 <- file_id [3] $end
$var wire 1 =- file_id [2] $end
$var wire 1 >- file_id [1] $end
$var wire 1 ?- file_id [0] $end
$var integer 32 Y. mcd $end
$var integer 32 Z. i $end
$upscope $end
$upscope $end

$scope module mem $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 `# createdump $end
$var wire 1 (+ addr [15] $end
$var wire 1 )+ addr [14] $end
$var wire 1 *+ addr [13] $end
$var wire 1 ++ addr [12] $end
$var wire 1 ,+ addr [11] $end
$var wire 1 -+ addr [10] $end
$var wire 1 .+ addr [9] $end
$var wire 1 /+ addr [8] $end
$var wire 1 0+ addr [7] $end
$var wire 1 1+ addr [6] $end
$var wire 1 2+ addr [5] $end
$var wire 1 3+ addr [4] $end
$var wire 1 4+ addr [3] $end
$var wire 1 5+ addr [2] $end
$var wire 1 6+ addr [1] $end
$var wire 1 7+ addr [0] $end
$var wire 1 [. data_in [15] $end
$var wire 1 \. data_in [14] $end
$var wire 1 ]. data_in [13] $end
$var wire 1 ^. data_in [12] $end
$var wire 1 _. data_in [11] $end
$var wire 1 `. data_in [10] $end
$var wire 1 a. data_in [9] $end
$var wire 1 b. data_in [8] $end
$var wire 1 c. data_in [7] $end
$var wire 1 d. data_in [6] $end
$var wire 1 e. data_in [5] $end
$var wire 1 f. data_in [4] $end
$var wire 1 g. data_in [3] $end
$var wire 1 h. data_in [2] $end
$var wire 1 i. data_in [1] $end
$var wire 1 j. data_in [0] $end
$var wire 1 8+ wr $end
$var wire 1 9+ rd $end
$var wire 1 v* data_out [15] $end
$var wire 1 w* data_out [14] $end
$var wire 1 x* data_out [13] $end
$var wire 1 y* data_out [12] $end
$var wire 1 z* data_out [11] $end
$var wire 1 {* data_out [10] $end
$var wire 1 |* data_out [9] $end
$var wire 1 }* data_out [8] $end
$var wire 1 ~* data_out [7] $end
$var wire 1 !+ data_out [6] $end
$var wire 1 "+ data_out [5] $end
$var wire 1 #+ data_out [4] $end
$var wire 1 $+ data_out [3] $end
$var wire 1 %+ data_out [2] $end
$var wire 1 &+ data_out [1] $end
$var wire 1 '+ data_out [0] $end
$var wire 1 ?+ stall $end
$var wire 1 @* busy [3] $end
$var wire 1 A* busy [2] $end
$var wire 1 B* busy [1] $end
$var wire 1 C* busy [0] $end
$var wire 1 S* err $end
$var wire 1 k. data0_out [15] $end
$var wire 1 l. data0_out [14] $end
$var wire 1 m. data0_out [13] $end
$var wire 1 n. data0_out [12] $end
$var wire 1 o. data0_out [11] $end
$var wire 1 p. data0_out [10] $end
$var wire 1 q. data0_out [9] $end
$var wire 1 r. data0_out [8] $end
$var wire 1 s. data0_out [7] $end
$var wire 1 t. data0_out [6] $end
$var wire 1 u. data0_out [5] $end
$var wire 1 v. data0_out [4] $end
$var wire 1 w. data0_out [3] $end
$var wire 1 x. data0_out [2] $end
$var wire 1 y. data0_out [1] $end
$var wire 1 z. data0_out [0] $end
$var wire 1 {. data1_out [15] $end
$var wire 1 |. data1_out [14] $end
$var wire 1 }. data1_out [13] $end
$var wire 1 ~. data1_out [12] $end
$var wire 1 !/ data1_out [11] $end
$var wire 1 "/ data1_out [10] $end
$var wire 1 #/ data1_out [9] $end
$var wire 1 $/ data1_out [8] $end
$var wire 1 %/ data1_out [7] $end
$var wire 1 &/ data1_out [6] $end
$var wire 1 '/ data1_out [5] $end
$var wire 1 (/ data1_out [4] $end
$var wire 1 )/ data1_out [3] $end
$var wire 1 */ data1_out [2] $end
$var wire 1 +/ data1_out [1] $end
$var wire 1 ,/ data1_out [0] $end
$var wire 1 -/ data2_out [15] $end
$var wire 1 ./ data2_out [14] $end
$var wire 1 // data2_out [13] $end
$var wire 1 0/ data2_out [12] $end
$var wire 1 1/ data2_out [11] $end
$var wire 1 2/ data2_out [10] $end
$var wire 1 3/ data2_out [9] $end
$var wire 1 4/ data2_out [8] $end
$var wire 1 5/ data2_out [7] $end
$var wire 1 6/ data2_out [6] $end
$var wire 1 7/ data2_out [5] $end
$var wire 1 8/ data2_out [4] $end
$var wire 1 9/ data2_out [3] $end
$var wire 1 :/ data2_out [2] $end
$var wire 1 ;/ data2_out [1] $end
$var wire 1 </ data2_out [0] $end
$var wire 1 =/ data3_out [15] $end
$var wire 1 >/ data3_out [14] $end
$var wire 1 ?/ data3_out [13] $end
$var wire 1 @/ data3_out [12] $end
$var wire 1 A/ data3_out [11] $end
$var wire 1 B/ data3_out [10] $end
$var wire 1 C/ data3_out [9] $end
$var wire 1 D/ data3_out [8] $end
$var wire 1 E/ data3_out [7] $end
$var wire 1 F/ data3_out [6] $end
$var wire 1 G/ data3_out [5] $end
$var wire 1 H/ data3_out [4] $end
$var wire 1 I/ data3_out [3] $end
$var wire 1 J/ data3_out [2] $end
$var wire 1 K/ data3_out [1] $end
$var wire 1 L/ data3_out [0] $end
$var wire 1 M/ err0 $end
$var wire 1 N/ err1 $end
$var wire 1 O/ err2 $end
$var wire 1 P/ err3 $end
$var wire 1 Q/ sel0 $end
$var wire 1 R/ sel1 $end
$var wire 1 S/ sel2 $end
$var wire 1 T/ sel3 $end
$var wire 1 U/ en [3] $end
$var wire 1 V/ en [2] $end
$var wire 1 W/ en [1] $end
$var wire 1 X/ en [0] $end
$var wire 1 Y/ bsy0 [3] $end
$var wire 1 Z/ bsy0 [2] $end
$var wire 1 [/ bsy0 [1] $end
$var wire 1 \/ bsy0 [0] $end
$var wire 1 ]/ bsy1 [3] $end
$var wire 1 ^/ bsy1 [2] $end
$var wire 1 _/ bsy1 [1] $end
$var wire 1 `/ bsy1 [0] $end
$var wire 1 a/ bsy2 [3] $end
$var wire 1 b/ bsy2 [2] $end
$var wire 1 c/ bsy2 [1] $end
$var wire 1 d/ bsy2 [0] $end

$scope module m0 $end
$var wire 1 k. data_out [15] $end
$var wire 1 l. data_out [14] $end
$var wire 1 m. data_out [13] $end
$var wire 1 n. data_out [12] $end
$var wire 1 o. data_out [11] $end
$var wire 1 p. data_out [10] $end
$var wire 1 q. data_out [9] $end
$var wire 1 r. data_out [8] $end
$var wire 1 s. data_out [7] $end
$var wire 1 t. data_out [6] $end
$var wire 1 u. data_out [5] $end
$var wire 1 v. data_out [4] $end
$var wire 1 w. data_out [3] $end
$var wire 1 x. data_out [2] $end
$var wire 1 y. data_out [1] $end
$var wire 1 z. data_out [0] $end
$var wire 1 M/ err $end
$var wire 1 [. data_in [15] $end
$var wire 1 \. data_in [14] $end
$var wire 1 ]. data_in [13] $end
$var wire 1 ^. data_in [12] $end
$var wire 1 _. data_in [11] $end
$var wire 1 `. data_in [10] $end
$var wire 1 a. data_in [9] $end
$var wire 1 b. data_in [8] $end
$var wire 1 c. data_in [7] $end
$var wire 1 d. data_in [6] $end
$var wire 1 e. data_in [5] $end
$var wire 1 f. data_in [4] $end
$var wire 1 g. data_in [3] $end
$var wire 1 h. data_in [2] $end
$var wire 1 i. data_in [1] $end
$var wire 1 j. data_in [0] $end
$var wire 1 (+ addr [12] $end
$var wire 1 )+ addr [11] $end
$var wire 1 *+ addr [10] $end
$var wire 1 ++ addr [9] $end
$var wire 1 ,+ addr [8] $end
$var wire 1 -+ addr [7] $end
$var wire 1 .+ addr [6] $end
$var wire 1 /+ addr [5] $end
$var wire 1 0+ addr [4] $end
$var wire 1 1+ addr [3] $end
$var wire 1 2+ addr [2] $end
$var wire 1 3+ addr [1] $end
$var wire 1 4+ addr [0] $end
$var wire 1 8+ wr $end
$var wire 1 9+ rd $end
$var wire 1 X/ enable $end
$var wire 1 `# create_dump $end
$var wire 1 e/ bank_id [1] $end
$var wire 1 f/ bank_id [0] $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 g/ loaded $end
$var reg 16 h/ largest [15:0] $end
$var wire 1 i/ addr_1c [13] $end
$var wire 1 j/ addr_1c [12] $end
$var wire 1 k/ addr_1c [11] $end
$var wire 1 l/ addr_1c [10] $end
$var wire 1 m/ addr_1c [9] $end
$var wire 1 n/ addr_1c [8] $end
$var wire 1 o/ addr_1c [7] $end
$var wire 1 p/ addr_1c [6] $end
$var wire 1 q/ addr_1c [5] $end
$var wire 1 r/ addr_1c [4] $end
$var wire 1 s/ addr_1c [3] $end
$var wire 1 t/ addr_1c [2] $end
$var wire 1 u/ addr_1c [1] $end
$var wire 1 v/ addr_1c [0] $end
$var wire 1 w/ data_in_1c [15] $end
$var wire 1 x/ data_in_1c [14] $end
$var wire 1 y/ data_in_1c [13] $end
$var wire 1 z/ data_in_1c [12] $end
$var wire 1 {/ data_in_1c [11] $end
$var wire 1 |/ data_in_1c [10] $end
$var wire 1 }/ data_in_1c [9] $end
$var wire 1 ~/ data_in_1c [8] $end
$var wire 1 !0 data_in_1c [7] $end
$var wire 1 "0 data_in_1c [6] $end
$var wire 1 #0 data_in_1c [5] $end
$var wire 1 $0 data_in_1c [4] $end
$var wire 1 %0 data_in_1c [3] $end
$var wire 1 &0 data_in_1c [2] $end
$var wire 1 '0 data_in_1c [1] $end
$var wire 1 (0 data_in_1c [0] $end
$var wire 1 )0 rd0 $end
$var wire 1 *0 rd1 $end
$var wire 1 +0 rd2 $end
$var wire 1 ,0 rd3 $end
$var wire 1 -0 wr0 $end
$var wire 1 .0 wr1 $end
$var wire 1 /0 wr2 $end
$var wire 1 00 wr3 $end
$var wire 1 10 busy $end
$var integer 32 20 mcd $end
$var integer 32 30 largeout $end
$var integer 32 40 i $end
$var wire 1 50 data_out_1c [15] $end
$var wire 1 60 data_out_1c [14] $end
$var wire 1 70 data_out_1c [13] $end
$var wire 1 80 data_out_1c [12] $end
$var wire 1 90 data_out_1c [11] $end
$var wire 1 :0 data_out_1c [10] $end
$var wire 1 ;0 data_out_1c [9] $end
$var wire 1 <0 data_out_1c [8] $end
$var wire 1 =0 data_out_1c [7] $end
$var wire 1 >0 data_out_1c [6] $end
$var wire 1 ?0 data_out_1c [5] $end
$var wire 1 @0 data_out_1c [4] $end
$var wire 1 A0 data_out_1c [3] $end
$var wire 1 B0 data_out_1c [2] $end
$var wire 1 C0 data_out_1c [1] $end
$var wire 1 D0 data_out_1c [0] $end

$scope module ff0 $end
$var wire 1 *0 q $end
$var wire 1 )0 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 E0 state $end
$upscope $end

$scope module ff1 $end
$var wire 1 .0 q $end
$var wire 1 -0 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 F0 state $end
$upscope $end

$scope module ff2 $end
$var wire 1 +0 q $end
$var wire 1 *0 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 G0 state $end
$upscope $end

$scope module ff3 $end
$var wire 1 /0 q $end
$var wire 1 .0 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 H0 state $end
$upscope $end

$scope module ff4 $end
$var wire 1 ,0 q $end
$var wire 1 +0 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 I0 state $end
$upscope $end

$scope module ff5 $end
$var wire 1 00 q $end
$var wire 1 /0 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 J0 state $end
$upscope $end

$scope module reg0[12] $end
$var wire 1 j/ q $end
$var wire 1 (+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 K0 state $end
$upscope $end

$scope module reg0[11] $end
$var wire 1 k/ q $end
$var wire 1 )+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 L0 state $end
$upscope $end

$scope module reg0[10] $end
$var wire 1 l/ q $end
$var wire 1 *+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 M0 state $end
$upscope $end

$scope module reg0[9] $end
$var wire 1 m/ q $end
$var wire 1 ++ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 N0 state $end
$upscope $end

$scope module reg0[8] $end
$var wire 1 n/ q $end
$var wire 1 ,+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 O0 state $end
$upscope $end

$scope module reg0[7] $end
$var wire 1 o/ q $end
$var wire 1 -+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 P0 state $end
$upscope $end

$scope module reg0[6] $end
$var wire 1 p/ q $end
$var wire 1 .+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 Q0 state $end
$upscope $end

$scope module reg0[5] $end
$var wire 1 q/ q $end
$var wire 1 /+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 R0 state $end
$upscope $end

$scope module reg0[4] $end
$var wire 1 r/ q $end
$var wire 1 0+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 S0 state $end
$upscope $end

$scope module reg0[3] $end
$var wire 1 s/ q $end
$var wire 1 1+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 T0 state $end
$upscope $end

$scope module reg0[2] $end
$var wire 1 t/ q $end
$var wire 1 2+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 U0 state $end
$upscope $end

$scope module reg0[1] $end
$var wire 1 u/ q $end
$var wire 1 3+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 V0 state $end
$upscope $end

$scope module reg0[0] $end
$var wire 1 v/ q $end
$var wire 1 4+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 W0 state $end
$upscope $end

$scope module reg1[15] $end
$var wire 1 w/ q $end
$var wire 1 [. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 X0 state $end
$upscope $end

$scope module reg1[14] $end
$var wire 1 x/ q $end
$var wire 1 \. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 Y0 state $end
$upscope $end

$scope module reg1[13] $end
$var wire 1 y/ q $end
$var wire 1 ]. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 Z0 state $end
$upscope $end

$scope module reg1[12] $end
$var wire 1 z/ q $end
$var wire 1 ^. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 [0 state $end
$upscope $end

$scope module reg1[11] $end
$var wire 1 {/ q $end
$var wire 1 _. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 \0 state $end
$upscope $end

$scope module reg1[10] $end
$var wire 1 |/ q $end
$var wire 1 `. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ]0 state $end
$upscope $end

$scope module reg1[9] $end
$var wire 1 }/ q $end
$var wire 1 a. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ^0 state $end
$upscope $end

$scope module reg1[8] $end
$var wire 1 ~/ q $end
$var wire 1 b. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 _0 state $end
$upscope $end

$scope module reg1[7] $end
$var wire 1 !0 q $end
$var wire 1 c. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 `0 state $end
$upscope $end

$scope module reg1[6] $end
$var wire 1 "0 q $end
$var wire 1 d. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 a0 state $end
$upscope $end

$scope module reg1[5] $end
$var wire 1 #0 q $end
$var wire 1 e. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 b0 state $end
$upscope $end

$scope module reg1[4] $end
$var wire 1 $0 q $end
$var wire 1 f. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 c0 state $end
$upscope $end

$scope module reg1[3] $end
$var wire 1 %0 q $end
$var wire 1 g. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 d0 state $end
$upscope $end

$scope module reg1[2] $end
$var wire 1 &0 q $end
$var wire 1 h. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 e0 state $end
$upscope $end

$scope module reg1[1] $end
$var wire 1 '0 q $end
$var wire 1 i. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 f0 state $end
$upscope $end

$scope module reg1[0] $end
$var wire 1 (0 q $end
$var wire 1 j. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 g0 state $end
$upscope $end

$scope module reg2[15] $end
$var wire 1 k. q $end
$var wire 1 50 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 h0 state $end
$upscope $end

$scope module reg2[14] $end
$var wire 1 l. q $end
$var wire 1 60 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 i0 state $end
$upscope $end

$scope module reg2[13] $end
$var wire 1 m. q $end
$var wire 1 70 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 j0 state $end
$upscope $end

$scope module reg2[12] $end
$var wire 1 n. q $end
$var wire 1 80 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 k0 state $end
$upscope $end

$scope module reg2[11] $end
$var wire 1 o. q $end
$var wire 1 90 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 l0 state $end
$upscope $end

$scope module reg2[10] $end
$var wire 1 p. q $end
$var wire 1 :0 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 m0 state $end
$upscope $end

$scope module reg2[9] $end
$var wire 1 q. q $end
$var wire 1 ;0 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 n0 state $end
$upscope $end

$scope module reg2[8] $end
$var wire 1 r. q $end
$var wire 1 <0 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 o0 state $end
$upscope $end

$scope module reg2[7] $end
$var wire 1 s. q $end
$var wire 1 =0 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 p0 state $end
$upscope $end

$scope module reg2[6] $end
$var wire 1 t. q $end
$var wire 1 >0 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 q0 state $end
$upscope $end

$scope module reg2[5] $end
$var wire 1 u. q $end
$var wire 1 ?0 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 r0 state $end
$upscope $end

$scope module reg2[4] $end
$var wire 1 v. q $end
$var wire 1 @0 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 s0 state $end
$upscope $end

$scope module reg2[3] $end
$var wire 1 w. q $end
$var wire 1 A0 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 t0 state $end
$upscope $end

$scope module reg2[2] $end
$var wire 1 x. q $end
$var wire 1 B0 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 u0 state $end
$upscope $end

$scope module reg2[1] $end
$var wire 1 y. q $end
$var wire 1 C0 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 v0 state $end
$upscope $end

$scope module reg2[0] $end
$var wire 1 z. q $end
$var wire 1 D0 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 w0 state $end
$upscope $end
$upscope $end

$scope module m1 $end
$var wire 1 {. data_out [15] $end
$var wire 1 |. data_out [14] $end
$var wire 1 }. data_out [13] $end
$var wire 1 ~. data_out [12] $end
$var wire 1 !/ data_out [11] $end
$var wire 1 "/ data_out [10] $end
$var wire 1 #/ data_out [9] $end
$var wire 1 $/ data_out [8] $end
$var wire 1 %/ data_out [7] $end
$var wire 1 &/ data_out [6] $end
$var wire 1 '/ data_out [5] $end
$var wire 1 (/ data_out [4] $end
$var wire 1 )/ data_out [3] $end
$var wire 1 */ data_out [2] $end
$var wire 1 +/ data_out [1] $end
$var wire 1 ,/ data_out [0] $end
$var wire 1 N/ err $end
$var wire 1 [. data_in [15] $end
$var wire 1 \. data_in [14] $end
$var wire 1 ]. data_in [13] $end
$var wire 1 ^. data_in [12] $end
$var wire 1 _. data_in [11] $end
$var wire 1 `. data_in [10] $end
$var wire 1 a. data_in [9] $end
$var wire 1 b. data_in [8] $end
$var wire 1 c. data_in [7] $end
$var wire 1 d. data_in [6] $end
$var wire 1 e. data_in [5] $end
$var wire 1 f. data_in [4] $end
$var wire 1 g. data_in [3] $end
$var wire 1 h. data_in [2] $end
$var wire 1 i. data_in [1] $end
$var wire 1 j. data_in [0] $end
$var wire 1 (+ addr [12] $end
$var wire 1 )+ addr [11] $end
$var wire 1 *+ addr [10] $end
$var wire 1 ++ addr [9] $end
$var wire 1 ,+ addr [8] $end
$var wire 1 -+ addr [7] $end
$var wire 1 .+ addr [6] $end
$var wire 1 /+ addr [5] $end
$var wire 1 0+ addr [4] $end
$var wire 1 1+ addr [3] $end
$var wire 1 2+ addr [2] $end
$var wire 1 3+ addr [1] $end
$var wire 1 4+ addr [0] $end
$var wire 1 8+ wr $end
$var wire 1 9+ rd $end
$var wire 1 W/ enable $end
$var wire 1 `# create_dump $end
$var wire 1 x0 bank_id [1] $end
$var wire 1 y0 bank_id [0] $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 z0 loaded $end
$var reg 16 {0 largest [15:0] $end
$var wire 1 |0 addr_1c [13] $end
$var wire 1 }0 addr_1c [12] $end
$var wire 1 ~0 addr_1c [11] $end
$var wire 1 !1 addr_1c [10] $end
$var wire 1 "1 addr_1c [9] $end
$var wire 1 #1 addr_1c [8] $end
$var wire 1 $1 addr_1c [7] $end
$var wire 1 %1 addr_1c [6] $end
$var wire 1 &1 addr_1c [5] $end
$var wire 1 '1 addr_1c [4] $end
$var wire 1 (1 addr_1c [3] $end
$var wire 1 )1 addr_1c [2] $end
$var wire 1 *1 addr_1c [1] $end
$var wire 1 +1 addr_1c [0] $end
$var wire 1 ,1 data_in_1c [15] $end
$var wire 1 -1 data_in_1c [14] $end
$var wire 1 .1 data_in_1c [13] $end
$var wire 1 /1 data_in_1c [12] $end
$var wire 1 01 data_in_1c [11] $end
$var wire 1 11 data_in_1c [10] $end
$var wire 1 21 data_in_1c [9] $end
$var wire 1 31 data_in_1c [8] $end
$var wire 1 41 data_in_1c [7] $end
$var wire 1 51 data_in_1c [6] $end
$var wire 1 61 data_in_1c [5] $end
$var wire 1 71 data_in_1c [4] $end
$var wire 1 81 data_in_1c [3] $end
$var wire 1 91 data_in_1c [2] $end
$var wire 1 :1 data_in_1c [1] $end
$var wire 1 ;1 data_in_1c [0] $end
$var wire 1 <1 rd0 $end
$var wire 1 =1 rd1 $end
$var wire 1 >1 rd2 $end
$var wire 1 ?1 rd3 $end
$var wire 1 @1 wr0 $end
$var wire 1 A1 wr1 $end
$var wire 1 B1 wr2 $end
$var wire 1 C1 wr3 $end
$var wire 1 D1 busy $end
$var integer 32 E1 mcd $end
$var integer 32 F1 largeout $end
$var integer 32 G1 i $end
$var wire 1 H1 data_out_1c [15] $end
$var wire 1 I1 data_out_1c [14] $end
$var wire 1 J1 data_out_1c [13] $end
$var wire 1 K1 data_out_1c [12] $end
$var wire 1 L1 data_out_1c [11] $end
$var wire 1 M1 data_out_1c [10] $end
$var wire 1 N1 data_out_1c [9] $end
$var wire 1 O1 data_out_1c [8] $end
$var wire 1 P1 data_out_1c [7] $end
$var wire 1 Q1 data_out_1c [6] $end
$var wire 1 R1 data_out_1c [5] $end
$var wire 1 S1 data_out_1c [4] $end
$var wire 1 T1 data_out_1c [3] $end
$var wire 1 U1 data_out_1c [2] $end
$var wire 1 V1 data_out_1c [1] $end
$var wire 1 W1 data_out_1c [0] $end

$scope module ff0 $end
$var wire 1 =1 q $end
$var wire 1 <1 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 X1 state $end
$upscope $end

$scope module ff1 $end
$var wire 1 A1 q $end
$var wire 1 @1 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 Y1 state $end
$upscope $end

$scope module ff2 $end
$var wire 1 >1 q $end
$var wire 1 =1 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 Z1 state $end
$upscope $end

$scope module ff3 $end
$var wire 1 B1 q $end
$var wire 1 A1 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 [1 state $end
$upscope $end

$scope module ff4 $end
$var wire 1 ?1 q $end
$var wire 1 >1 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 \1 state $end
$upscope $end

$scope module ff5 $end
$var wire 1 C1 q $end
$var wire 1 B1 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ]1 state $end
$upscope $end

$scope module reg0[12] $end
$var wire 1 }0 q $end
$var wire 1 (+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ^1 state $end
$upscope $end

$scope module reg0[11] $end
$var wire 1 ~0 q $end
$var wire 1 )+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 _1 state $end
$upscope $end

$scope module reg0[10] $end
$var wire 1 !1 q $end
$var wire 1 *+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 `1 state $end
$upscope $end

$scope module reg0[9] $end
$var wire 1 "1 q $end
$var wire 1 ++ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 a1 state $end
$upscope $end

$scope module reg0[8] $end
$var wire 1 #1 q $end
$var wire 1 ,+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 b1 state $end
$upscope $end

$scope module reg0[7] $end
$var wire 1 $1 q $end
$var wire 1 -+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 c1 state $end
$upscope $end

$scope module reg0[6] $end
$var wire 1 %1 q $end
$var wire 1 .+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 d1 state $end
$upscope $end

$scope module reg0[5] $end
$var wire 1 &1 q $end
$var wire 1 /+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 e1 state $end
$upscope $end

$scope module reg0[4] $end
$var wire 1 '1 q $end
$var wire 1 0+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 f1 state $end
$upscope $end

$scope module reg0[3] $end
$var wire 1 (1 q $end
$var wire 1 1+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 g1 state $end
$upscope $end

$scope module reg0[2] $end
$var wire 1 )1 q $end
$var wire 1 2+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 h1 state $end
$upscope $end

$scope module reg0[1] $end
$var wire 1 *1 q $end
$var wire 1 3+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 i1 state $end
$upscope $end

$scope module reg0[0] $end
$var wire 1 +1 q $end
$var wire 1 4+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 j1 state $end
$upscope $end

$scope module reg1[15] $end
$var wire 1 ,1 q $end
$var wire 1 [. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 k1 state $end
$upscope $end

$scope module reg1[14] $end
$var wire 1 -1 q $end
$var wire 1 \. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 l1 state $end
$upscope $end

$scope module reg1[13] $end
$var wire 1 .1 q $end
$var wire 1 ]. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 m1 state $end
$upscope $end

$scope module reg1[12] $end
$var wire 1 /1 q $end
$var wire 1 ^. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 n1 state $end
$upscope $end

$scope module reg1[11] $end
$var wire 1 01 q $end
$var wire 1 _. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 o1 state $end
$upscope $end

$scope module reg1[10] $end
$var wire 1 11 q $end
$var wire 1 `. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 p1 state $end
$upscope $end

$scope module reg1[9] $end
$var wire 1 21 q $end
$var wire 1 a. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 q1 state $end
$upscope $end

$scope module reg1[8] $end
$var wire 1 31 q $end
$var wire 1 b. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 r1 state $end
$upscope $end

$scope module reg1[7] $end
$var wire 1 41 q $end
$var wire 1 c. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 s1 state $end
$upscope $end

$scope module reg1[6] $end
$var wire 1 51 q $end
$var wire 1 d. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 t1 state $end
$upscope $end

$scope module reg1[5] $end
$var wire 1 61 q $end
$var wire 1 e. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 u1 state $end
$upscope $end

$scope module reg1[4] $end
$var wire 1 71 q $end
$var wire 1 f. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 v1 state $end
$upscope $end

$scope module reg1[3] $end
$var wire 1 81 q $end
$var wire 1 g. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 w1 state $end
$upscope $end

$scope module reg1[2] $end
$var wire 1 91 q $end
$var wire 1 h. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 x1 state $end
$upscope $end

$scope module reg1[1] $end
$var wire 1 :1 q $end
$var wire 1 i. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 y1 state $end
$upscope $end

$scope module reg1[0] $end
$var wire 1 ;1 q $end
$var wire 1 j. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 z1 state $end
$upscope $end

$scope module reg2[15] $end
$var wire 1 {. q $end
$var wire 1 H1 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 {1 state $end
$upscope $end

$scope module reg2[14] $end
$var wire 1 |. q $end
$var wire 1 I1 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 |1 state $end
$upscope $end

$scope module reg2[13] $end
$var wire 1 }. q $end
$var wire 1 J1 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 }1 state $end
$upscope $end

$scope module reg2[12] $end
$var wire 1 ~. q $end
$var wire 1 K1 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ~1 state $end
$upscope $end

$scope module reg2[11] $end
$var wire 1 !/ q $end
$var wire 1 L1 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 !2 state $end
$upscope $end

$scope module reg2[10] $end
$var wire 1 "/ q $end
$var wire 1 M1 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 "2 state $end
$upscope $end

$scope module reg2[9] $end
$var wire 1 #/ q $end
$var wire 1 N1 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 #2 state $end
$upscope $end

$scope module reg2[8] $end
$var wire 1 $/ q $end
$var wire 1 O1 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 $2 state $end
$upscope $end

$scope module reg2[7] $end
$var wire 1 %/ q $end
$var wire 1 P1 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 %2 state $end
$upscope $end

$scope module reg2[6] $end
$var wire 1 &/ q $end
$var wire 1 Q1 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 &2 state $end
$upscope $end

$scope module reg2[5] $end
$var wire 1 '/ q $end
$var wire 1 R1 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 '2 state $end
$upscope $end

$scope module reg2[4] $end
$var wire 1 (/ q $end
$var wire 1 S1 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 (2 state $end
$upscope $end

$scope module reg2[3] $end
$var wire 1 )/ q $end
$var wire 1 T1 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 )2 state $end
$upscope $end

$scope module reg2[2] $end
$var wire 1 */ q $end
$var wire 1 U1 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 *2 state $end
$upscope $end

$scope module reg2[1] $end
$var wire 1 +/ q $end
$var wire 1 V1 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 +2 state $end
$upscope $end

$scope module reg2[0] $end
$var wire 1 ,/ q $end
$var wire 1 W1 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ,2 state $end
$upscope $end
$upscope $end

$scope module m2 $end
$var wire 1 -/ data_out [15] $end
$var wire 1 ./ data_out [14] $end
$var wire 1 // data_out [13] $end
$var wire 1 0/ data_out [12] $end
$var wire 1 1/ data_out [11] $end
$var wire 1 2/ data_out [10] $end
$var wire 1 3/ data_out [9] $end
$var wire 1 4/ data_out [8] $end
$var wire 1 5/ data_out [7] $end
$var wire 1 6/ data_out [6] $end
$var wire 1 7/ data_out [5] $end
$var wire 1 8/ data_out [4] $end
$var wire 1 9/ data_out [3] $end
$var wire 1 :/ data_out [2] $end
$var wire 1 ;/ data_out [1] $end
$var wire 1 </ data_out [0] $end
$var wire 1 O/ err $end
$var wire 1 [. data_in [15] $end
$var wire 1 \. data_in [14] $end
$var wire 1 ]. data_in [13] $end
$var wire 1 ^. data_in [12] $end
$var wire 1 _. data_in [11] $end
$var wire 1 `. data_in [10] $end
$var wire 1 a. data_in [9] $end
$var wire 1 b. data_in [8] $end
$var wire 1 c. data_in [7] $end
$var wire 1 d. data_in [6] $end
$var wire 1 e. data_in [5] $end
$var wire 1 f. data_in [4] $end
$var wire 1 g. data_in [3] $end
$var wire 1 h. data_in [2] $end
$var wire 1 i. data_in [1] $end
$var wire 1 j. data_in [0] $end
$var wire 1 (+ addr [12] $end
$var wire 1 )+ addr [11] $end
$var wire 1 *+ addr [10] $end
$var wire 1 ++ addr [9] $end
$var wire 1 ,+ addr [8] $end
$var wire 1 -+ addr [7] $end
$var wire 1 .+ addr [6] $end
$var wire 1 /+ addr [5] $end
$var wire 1 0+ addr [4] $end
$var wire 1 1+ addr [3] $end
$var wire 1 2+ addr [2] $end
$var wire 1 3+ addr [1] $end
$var wire 1 4+ addr [0] $end
$var wire 1 8+ wr $end
$var wire 1 9+ rd $end
$var wire 1 V/ enable $end
$var wire 1 `# create_dump $end
$var wire 1 -2 bank_id [1] $end
$var wire 1 .2 bank_id [0] $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 /2 loaded $end
$var reg 16 02 largest [15:0] $end
$var wire 1 12 addr_1c [13] $end
$var wire 1 22 addr_1c [12] $end
$var wire 1 32 addr_1c [11] $end
$var wire 1 42 addr_1c [10] $end
$var wire 1 52 addr_1c [9] $end
$var wire 1 62 addr_1c [8] $end
$var wire 1 72 addr_1c [7] $end
$var wire 1 82 addr_1c [6] $end
$var wire 1 92 addr_1c [5] $end
$var wire 1 :2 addr_1c [4] $end
$var wire 1 ;2 addr_1c [3] $end
$var wire 1 <2 addr_1c [2] $end
$var wire 1 =2 addr_1c [1] $end
$var wire 1 >2 addr_1c [0] $end
$var wire 1 ?2 data_in_1c [15] $end
$var wire 1 @2 data_in_1c [14] $end
$var wire 1 A2 data_in_1c [13] $end
$var wire 1 B2 data_in_1c [12] $end
$var wire 1 C2 data_in_1c [11] $end
$var wire 1 D2 data_in_1c [10] $end
$var wire 1 E2 data_in_1c [9] $end
$var wire 1 F2 data_in_1c [8] $end
$var wire 1 G2 data_in_1c [7] $end
$var wire 1 H2 data_in_1c [6] $end
$var wire 1 I2 data_in_1c [5] $end
$var wire 1 J2 data_in_1c [4] $end
$var wire 1 K2 data_in_1c [3] $end
$var wire 1 L2 data_in_1c [2] $end
$var wire 1 M2 data_in_1c [1] $end
$var wire 1 N2 data_in_1c [0] $end
$var wire 1 O2 rd0 $end
$var wire 1 P2 rd1 $end
$var wire 1 Q2 rd2 $end
$var wire 1 R2 rd3 $end
$var wire 1 S2 wr0 $end
$var wire 1 T2 wr1 $end
$var wire 1 U2 wr2 $end
$var wire 1 V2 wr3 $end
$var wire 1 W2 busy $end
$var integer 32 X2 mcd $end
$var integer 32 Y2 largeout $end
$var integer 32 Z2 i $end
$var wire 1 [2 data_out_1c [15] $end
$var wire 1 \2 data_out_1c [14] $end
$var wire 1 ]2 data_out_1c [13] $end
$var wire 1 ^2 data_out_1c [12] $end
$var wire 1 _2 data_out_1c [11] $end
$var wire 1 `2 data_out_1c [10] $end
$var wire 1 a2 data_out_1c [9] $end
$var wire 1 b2 data_out_1c [8] $end
$var wire 1 c2 data_out_1c [7] $end
$var wire 1 d2 data_out_1c [6] $end
$var wire 1 e2 data_out_1c [5] $end
$var wire 1 f2 data_out_1c [4] $end
$var wire 1 g2 data_out_1c [3] $end
$var wire 1 h2 data_out_1c [2] $end
$var wire 1 i2 data_out_1c [1] $end
$var wire 1 j2 data_out_1c [0] $end

$scope module ff0 $end
$var wire 1 P2 q $end
$var wire 1 O2 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 k2 state $end
$upscope $end

$scope module ff1 $end
$var wire 1 T2 q $end
$var wire 1 S2 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 l2 state $end
$upscope $end

$scope module ff2 $end
$var wire 1 Q2 q $end
$var wire 1 P2 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 m2 state $end
$upscope $end

$scope module ff3 $end
$var wire 1 U2 q $end
$var wire 1 T2 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 n2 state $end
$upscope $end

$scope module ff4 $end
$var wire 1 R2 q $end
$var wire 1 Q2 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 o2 state $end
$upscope $end

$scope module ff5 $end
$var wire 1 V2 q $end
$var wire 1 U2 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 p2 state $end
$upscope $end

$scope module reg0[12] $end
$var wire 1 22 q $end
$var wire 1 (+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 q2 state $end
$upscope $end

$scope module reg0[11] $end
$var wire 1 32 q $end
$var wire 1 )+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 r2 state $end
$upscope $end

$scope module reg0[10] $end
$var wire 1 42 q $end
$var wire 1 *+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 s2 state $end
$upscope $end

$scope module reg0[9] $end
$var wire 1 52 q $end
$var wire 1 ++ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 t2 state $end
$upscope $end

$scope module reg0[8] $end
$var wire 1 62 q $end
$var wire 1 ,+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 u2 state $end
$upscope $end

$scope module reg0[7] $end
$var wire 1 72 q $end
$var wire 1 -+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 v2 state $end
$upscope $end

$scope module reg0[6] $end
$var wire 1 82 q $end
$var wire 1 .+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 w2 state $end
$upscope $end

$scope module reg0[5] $end
$var wire 1 92 q $end
$var wire 1 /+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 x2 state $end
$upscope $end

$scope module reg0[4] $end
$var wire 1 :2 q $end
$var wire 1 0+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 y2 state $end
$upscope $end

$scope module reg0[3] $end
$var wire 1 ;2 q $end
$var wire 1 1+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 z2 state $end
$upscope $end

$scope module reg0[2] $end
$var wire 1 <2 q $end
$var wire 1 2+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 {2 state $end
$upscope $end

$scope module reg0[1] $end
$var wire 1 =2 q $end
$var wire 1 3+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 |2 state $end
$upscope $end

$scope module reg0[0] $end
$var wire 1 >2 q $end
$var wire 1 4+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 }2 state $end
$upscope $end

$scope module reg1[15] $end
$var wire 1 ?2 q $end
$var wire 1 [. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ~2 state $end
$upscope $end

$scope module reg1[14] $end
$var wire 1 @2 q $end
$var wire 1 \. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 !3 state $end
$upscope $end

$scope module reg1[13] $end
$var wire 1 A2 q $end
$var wire 1 ]. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 "3 state $end
$upscope $end

$scope module reg1[12] $end
$var wire 1 B2 q $end
$var wire 1 ^. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 #3 state $end
$upscope $end

$scope module reg1[11] $end
$var wire 1 C2 q $end
$var wire 1 _. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 $3 state $end
$upscope $end

$scope module reg1[10] $end
$var wire 1 D2 q $end
$var wire 1 `. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 %3 state $end
$upscope $end

$scope module reg1[9] $end
$var wire 1 E2 q $end
$var wire 1 a. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 &3 state $end
$upscope $end

$scope module reg1[8] $end
$var wire 1 F2 q $end
$var wire 1 b. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 '3 state $end
$upscope $end

$scope module reg1[7] $end
$var wire 1 G2 q $end
$var wire 1 c. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 (3 state $end
$upscope $end

$scope module reg1[6] $end
$var wire 1 H2 q $end
$var wire 1 d. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 )3 state $end
$upscope $end

$scope module reg1[5] $end
$var wire 1 I2 q $end
$var wire 1 e. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 *3 state $end
$upscope $end

$scope module reg1[4] $end
$var wire 1 J2 q $end
$var wire 1 f. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 +3 state $end
$upscope $end

$scope module reg1[3] $end
$var wire 1 K2 q $end
$var wire 1 g. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ,3 state $end
$upscope $end

$scope module reg1[2] $end
$var wire 1 L2 q $end
$var wire 1 h. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 -3 state $end
$upscope $end

$scope module reg1[1] $end
$var wire 1 M2 q $end
$var wire 1 i. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 .3 state $end
$upscope $end

$scope module reg1[0] $end
$var wire 1 N2 q $end
$var wire 1 j. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 /3 state $end
$upscope $end

$scope module reg2[15] $end
$var wire 1 -/ q $end
$var wire 1 [2 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 03 state $end
$upscope $end

$scope module reg2[14] $end
$var wire 1 ./ q $end
$var wire 1 \2 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 13 state $end
$upscope $end

$scope module reg2[13] $end
$var wire 1 // q $end
$var wire 1 ]2 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 23 state $end
$upscope $end

$scope module reg2[12] $end
$var wire 1 0/ q $end
$var wire 1 ^2 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 33 state $end
$upscope $end

$scope module reg2[11] $end
$var wire 1 1/ q $end
$var wire 1 _2 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 43 state $end
$upscope $end

$scope module reg2[10] $end
$var wire 1 2/ q $end
$var wire 1 `2 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 53 state $end
$upscope $end

$scope module reg2[9] $end
$var wire 1 3/ q $end
$var wire 1 a2 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 63 state $end
$upscope $end

$scope module reg2[8] $end
$var wire 1 4/ q $end
$var wire 1 b2 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 73 state $end
$upscope $end

$scope module reg2[7] $end
$var wire 1 5/ q $end
$var wire 1 c2 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 83 state $end
$upscope $end

$scope module reg2[6] $end
$var wire 1 6/ q $end
$var wire 1 d2 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 93 state $end
$upscope $end

$scope module reg2[5] $end
$var wire 1 7/ q $end
$var wire 1 e2 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 :3 state $end
$upscope $end

$scope module reg2[4] $end
$var wire 1 8/ q $end
$var wire 1 f2 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ;3 state $end
$upscope $end

$scope module reg2[3] $end
$var wire 1 9/ q $end
$var wire 1 g2 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 <3 state $end
$upscope $end

$scope module reg2[2] $end
$var wire 1 :/ q $end
$var wire 1 h2 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 =3 state $end
$upscope $end

$scope module reg2[1] $end
$var wire 1 ;/ q $end
$var wire 1 i2 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 >3 state $end
$upscope $end

$scope module reg2[0] $end
$var wire 1 </ q $end
$var wire 1 j2 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ?3 state $end
$upscope $end
$upscope $end

$scope module m3 $end
$var wire 1 =/ data_out [15] $end
$var wire 1 >/ data_out [14] $end
$var wire 1 ?/ data_out [13] $end
$var wire 1 @/ data_out [12] $end
$var wire 1 A/ data_out [11] $end
$var wire 1 B/ data_out [10] $end
$var wire 1 C/ data_out [9] $end
$var wire 1 D/ data_out [8] $end
$var wire 1 E/ data_out [7] $end
$var wire 1 F/ data_out [6] $end
$var wire 1 G/ data_out [5] $end
$var wire 1 H/ data_out [4] $end
$var wire 1 I/ data_out [3] $end
$var wire 1 J/ data_out [2] $end
$var wire 1 K/ data_out [1] $end
$var wire 1 L/ data_out [0] $end
$var wire 1 P/ err $end
$var wire 1 [. data_in [15] $end
$var wire 1 \. data_in [14] $end
$var wire 1 ]. data_in [13] $end
$var wire 1 ^. data_in [12] $end
$var wire 1 _. data_in [11] $end
$var wire 1 `. data_in [10] $end
$var wire 1 a. data_in [9] $end
$var wire 1 b. data_in [8] $end
$var wire 1 c. data_in [7] $end
$var wire 1 d. data_in [6] $end
$var wire 1 e. data_in [5] $end
$var wire 1 f. data_in [4] $end
$var wire 1 g. data_in [3] $end
$var wire 1 h. data_in [2] $end
$var wire 1 i. data_in [1] $end
$var wire 1 j. data_in [0] $end
$var wire 1 (+ addr [12] $end
$var wire 1 )+ addr [11] $end
$var wire 1 *+ addr [10] $end
$var wire 1 ++ addr [9] $end
$var wire 1 ,+ addr [8] $end
$var wire 1 -+ addr [7] $end
$var wire 1 .+ addr [6] $end
$var wire 1 /+ addr [5] $end
$var wire 1 0+ addr [4] $end
$var wire 1 1+ addr [3] $end
$var wire 1 2+ addr [2] $end
$var wire 1 3+ addr [1] $end
$var wire 1 4+ addr [0] $end
$var wire 1 8+ wr $end
$var wire 1 9+ rd $end
$var wire 1 U/ enable $end
$var wire 1 `# create_dump $end
$var wire 1 @3 bank_id [1] $end
$var wire 1 A3 bank_id [0] $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 B3 loaded $end
$var reg 16 C3 largest [15:0] $end
$var wire 1 D3 addr_1c [13] $end
$var wire 1 E3 addr_1c [12] $end
$var wire 1 F3 addr_1c [11] $end
$var wire 1 G3 addr_1c [10] $end
$var wire 1 H3 addr_1c [9] $end
$var wire 1 I3 addr_1c [8] $end
$var wire 1 J3 addr_1c [7] $end
$var wire 1 K3 addr_1c [6] $end
$var wire 1 L3 addr_1c [5] $end
$var wire 1 M3 addr_1c [4] $end
$var wire 1 N3 addr_1c [3] $end
$var wire 1 O3 addr_1c [2] $end
$var wire 1 P3 addr_1c [1] $end
$var wire 1 Q3 addr_1c [0] $end
$var wire 1 R3 data_in_1c [15] $end
$var wire 1 S3 data_in_1c [14] $end
$var wire 1 T3 data_in_1c [13] $end
$var wire 1 U3 data_in_1c [12] $end
$var wire 1 V3 data_in_1c [11] $end
$var wire 1 W3 data_in_1c [10] $end
$var wire 1 X3 data_in_1c [9] $end
$var wire 1 Y3 data_in_1c [8] $end
$var wire 1 Z3 data_in_1c [7] $end
$var wire 1 [3 data_in_1c [6] $end
$var wire 1 \3 data_in_1c [5] $end
$var wire 1 ]3 data_in_1c [4] $end
$var wire 1 ^3 data_in_1c [3] $end
$var wire 1 _3 data_in_1c [2] $end
$var wire 1 `3 data_in_1c [1] $end
$var wire 1 a3 data_in_1c [0] $end
$var wire 1 b3 rd0 $end
$var wire 1 c3 rd1 $end
$var wire 1 d3 rd2 $end
$var wire 1 e3 rd3 $end
$var wire 1 f3 wr0 $end
$var wire 1 g3 wr1 $end
$var wire 1 h3 wr2 $end
$var wire 1 i3 wr3 $end
$var wire 1 j3 busy $end
$var integer 32 k3 mcd $end
$var integer 32 l3 largeout $end
$var integer 32 m3 i $end
$var wire 1 n3 data_out_1c [15] $end
$var wire 1 o3 data_out_1c [14] $end
$var wire 1 p3 data_out_1c [13] $end
$var wire 1 q3 data_out_1c [12] $end
$var wire 1 r3 data_out_1c [11] $end
$var wire 1 s3 data_out_1c [10] $end
$var wire 1 t3 data_out_1c [9] $end
$var wire 1 u3 data_out_1c [8] $end
$var wire 1 v3 data_out_1c [7] $end
$var wire 1 w3 data_out_1c [6] $end
$var wire 1 x3 data_out_1c [5] $end
$var wire 1 y3 data_out_1c [4] $end
$var wire 1 z3 data_out_1c [3] $end
$var wire 1 {3 data_out_1c [2] $end
$var wire 1 |3 data_out_1c [1] $end
$var wire 1 }3 data_out_1c [0] $end

$scope module ff0 $end
$var wire 1 c3 q $end
$var wire 1 b3 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ~3 state $end
$upscope $end

$scope module ff1 $end
$var wire 1 g3 q $end
$var wire 1 f3 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 !4 state $end
$upscope $end

$scope module ff2 $end
$var wire 1 d3 q $end
$var wire 1 c3 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 "4 state $end
$upscope $end

$scope module ff3 $end
$var wire 1 h3 q $end
$var wire 1 g3 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 #4 state $end
$upscope $end

$scope module ff4 $end
$var wire 1 e3 q $end
$var wire 1 d3 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 $4 state $end
$upscope $end

$scope module ff5 $end
$var wire 1 i3 q $end
$var wire 1 h3 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 %4 state $end
$upscope $end

$scope module reg0[12] $end
$var wire 1 E3 q $end
$var wire 1 (+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 &4 state $end
$upscope $end

$scope module reg0[11] $end
$var wire 1 F3 q $end
$var wire 1 )+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 '4 state $end
$upscope $end

$scope module reg0[10] $end
$var wire 1 G3 q $end
$var wire 1 *+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 (4 state $end
$upscope $end

$scope module reg0[9] $end
$var wire 1 H3 q $end
$var wire 1 ++ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 )4 state $end
$upscope $end

$scope module reg0[8] $end
$var wire 1 I3 q $end
$var wire 1 ,+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 *4 state $end
$upscope $end

$scope module reg0[7] $end
$var wire 1 J3 q $end
$var wire 1 -+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 +4 state $end
$upscope $end

$scope module reg0[6] $end
$var wire 1 K3 q $end
$var wire 1 .+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ,4 state $end
$upscope $end

$scope module reg0[5] $end
$var wire 1 L3 q $end
$var wire 1 /+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 -4 state $end
$upscope $end

$scope module reg0[4] $end
$var wire 1 M3 q $end
$var wire 1 0+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 .4 state $end
$upscope $end

$scope module reg0[3] $end
$var wire 1 N3 q $end
$var wire 1 1+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 /4 state $end
$upscope $end

$scope module reg0[2] $end
$var wire 1 O3 q $end
$var wire 1 2+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 04 state $end
$upscope $end

$scope module reg0[1] $end
$var wire 1 P3 q $end
$var wire 1 3+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 14 state $end
$upscope $end

$scope module reg0[0] $end
$var wire 1 Q3 q $end
$var wire 1 4+ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 24 state $end
$upscope $end

$scope module reg1[15] $end
$var wire 1 R3 q $end
$var wire 1 [. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 34 state $end
$upscope $end

$scope module reg1[14] $end
$var wire 1 S3 q $end
$var wire 1 \. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 44 state $end
$upscope $end

$scope module reg1[13] $end
$var wire 1 T3 q $end
$var wire 1 ]. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 54 state $end
$upscope $end

$scope module reg1[12] $end
$var wire 1 U3 q $end
$var wire 1 ^. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 64 state $end
$upscope $end

$scope module reg1[11] $end
$var wire 1 V3 q $end
$var wire 1 _. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 74 state $end
$upscope $end

$scope module reg1[10] $end
$var wire 1 W3 q $end
$var wire 1 `. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 84 state $end
$upscope $end

$scope module reg1[9] $end
$var wire 1 X3 q $end
$var wire 1 a. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 94 state $end
$upscope $end

$scope module reg1[8] $end
$var wire 1 Y3 q $end
$var wire 1 b. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 :4 state $end
$upscope $end

$scope module reg1[7] $end
$var wire 1 Z3 q $end
$var wire 1 c. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ;4 state $end
$upscope $end

$scope module reg1[6] $end
$var wire 1 [3 q $end
$var wire 1 d. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 <4 state $end
$upscope $end

$scope module reg1[5] $end
$var wire 1 \3 q $end
$var wire 1 e. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 =4 state $end
$upscope $end

$scope module reg1[4] $end
$var wire 1 ]3 q $end
$var wire 1 f. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 >4 state $end
$upscope $end

$scope module reg1[3] $end
$var wire 1 ^3 q $end
$var wire 1 g. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ?4 state $end
$upscope $end

$scope module reg1[2] $end
$var wire 1 _3 q $end
$var wire 1 h. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 @4 state $end
$upscope $end

$scope module reg1[1] $end
$var wire 1 `3 q $end
$var wire 1 i. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 A4 state $end
$upscope $end

$scope module reg1[0] $end
$var wire 1 a3 q $end
$var wire 1 j. d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 B4 state $end
$upscope $end

$scope module reg2[15] $end
$var wire 1 =/ q $end
$var wire 1 n3 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 C4 state $end
$upscope $end

$scope module reg2[14] $end
$var wire 1 >/ q $end
$var wire 1 o3 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 D4 state $end
$upscope $end

$scope module reg2[13] $end
$var wire 1 ?/ q $end
$var wire 1 p3 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 E4 state $end
$upscope $end

$scope module reg2[12] $end
$var wire 1 @/ q $end
$var wire 1 q3 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 F4 state $end
$upscope $end

$scope module reg2[11] $end
$var wire 1 A/ q $end
$var wire 1 r3 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 G4 state $end
$upscope $end

$scope module reg2[10] $end
$var wire 1 B/ q $end
$var wire 1 s3 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 H4 state $end
$upscope $end

$scope module reg2[9] $end
$var wire 1 C/ q $end
$var wire 1 t3 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 I4 state $end
$upscope $end

$scope module reg2[8] $end
$var wire 1 D/ q $end
$var wire 1 u3 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 J4 state $end
$upscope $end

$scope module reg2[7] $end
$var wire 1 E/ q $end
$var wire 1 v3 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 K4 state $end
$upscope $end

$scope module reg2[6] $end
$var wire 1 F/ q $end
$var wire 1 w3 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 L4 state $end
$upscope $end

$scope module reg2[5] $end
$var wire 1 G/ q $end
$var wire 1 x3 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 M4 state $end
$upscope $end

$scope module reg2[4] $end
$var wire 1 H/ q $end
$var wire 1 y3 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 N4 state $end
$upscope $end

$scope module reg2[3] $end
$var wire 1 I/ q $end
$var wire 1 z3 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 O4 state $end
$upscope $end

$scope module reg2[2] $end
$var wire 1 J/ q $end
$var wire 1 {3 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 P4 state $end
$upscope $end

$scope module reg2[1] $end
$var wire 1 K/ q $end
$var wire 1 |3 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 Q4 state $end
$upscope $end

$scope module reg2[0] $end
$var wire 1 L/ q $end
$var wire 1 }3 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 R4 state $end
$upscope $end
$upscope $end

$scope module b0[3] $end
$var wire 1 Y/ q $end
$var wire 1 U/ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 S4 state $end
$upscope $end

$scope module b0[2] $end
$var wire 1 Z/ q $end
$var wire 1 V/ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 T4 state $end
$upscope $end

$scope module b0[1] $end
$var wire 1 [/ q $end
$var wire 1 W/ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 U4 state $end
$upscope $end

$scope module b0[0] $end
$var wire 1 \/ q $end
$var wire 1 X/ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 V4 state $end
$upscope $end

$scope module b1[3] $end
$var wire 1 ]/ q $end
$var wire 1 Y/ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 W4 state $end
$upscope $end

$scope module b1[2] $end
$var wire 1 ^/ q $end
$var wire 1 Z/ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 X4 state $end
$upscope $end

$scope module b1[1] $end
$var wire 1 _/ q $end
$var wire 1 [/ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 Y4 state $end
$upscope $end

$scope module b1[0] $end
$var wire 1 `/ q $end
$var wire 1 \/ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 Z4 state $end
$upscope $end

$scope module b2[3] $end
$var wire 1 a/ q $end
$var wire 1 ]/ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 [4 state $end
$upscope $end

$scope module b2[2] $end
$var wire 1 b/ q $end
$var wire 1 ^/ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 \4 state $end
$upscope $end

$scope module b2[1] $end
$var wire 1 c/ q $end
$var wire 1 _/ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ]4 state $end
$upscope $end

$scope module b2[0] $end
$var wire 1 d/ q $end
$var wire 1 `/ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ^4 state $end
$upscope $end
$upscope $end

$scope module ctrl $end
$var parameter 4 _4 IDLE $end
$var parameter 4 `4 WRITE_BACK_0 $end
$var parameter 4 a4 WRITE_BACK_1 $end
$var parameter 4 b4 WRITE_BACK_2 $end
$var parameter 4 c4 WRITE_BACK_3 $end
$var parameter 4 d4 FILL_CACHE_0 $end
$var parameter 4 e4 FILL_CACHE_1 $end
$var parameter 4 f4 FILL_CACHE_2 $end
$var parameter 4 g4 FILL_CACHE_3 $end
$var parameter 4 h4 FILL_CACHE_4 $end
$var parameter 4 i4 FILL_CACHE_5 $end
$var parameter 4 j4 CWRITE $end
$var parameter 4 k4 DONE $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 `# createdump $end
$var wire 1 ,* Rd $end
$var wire 1 -* Wr $end
$var wire 1 5* valid $end
$var wire 1 4* dirty $end
$var wire 1 3* hit $end
$var wire 1 ?+ mem_stall $end
$var wire 1 <! tag_in [4] $end
$var wire 1 =! tag_in [3] $end
$var wire 1 >! tag_in [2] $end
$var wire 1 ?! tag_in [1] $end
$var wire 1 @! tag_in [0] $end
$var wire 1 A! index_in [7] $end
$var wire 1 B! index_in [6] $end
$var wire 1 C! index_in [5] $end
$var wire 1 D! index_in [4] $end
$var wire 1 E! index_in [3] $end
$var wire 1 F! index_in [2] $end
$var wire 1 G! index_in [1] $end
$var wire 1 H! index_in [0] $end
$var wire 1 I! offset_in [2] $end
$var wire 1 J! offset_in [1] $end
$var wire 1 K! offset_in [0] $end
$var wire 1 D* tag_out [4] $end
$var wire 1 E* tag_out [3] $end
$var wire 1 F* tag_out [2] $end
$var wire 1 G* tag_out [1] $end
$var wire 1 H* tag_out [0] $end
$var reg 3 l4 offset_out [2:0] $end
$var reg 16 m4 mem_addr [15:0] $end
$var wire 1 T) CacheHit $end
$var reg 1 n4 Stall $end
$var reg 1 o4 valid_in $end
$var reg 1 p4 comp $end
$var reg 1 q4 write $end
$var reg 1 r4 write_mem $end
$var reg 1 s4 read_mem $end
$var reg 1 t4 cache_in $end
$var reg 1 u4 mem_in $end
$var reg 1 v4 done $end
$var wire 1 w4 state [3] $end
$var wire 1 x4 state [2] $end
$var wire 1 y4 state [1] $end
$var wire 1 z4 state [0] $end
$var reg 4 {4 next_state [3:0] $end

$scope module state_1[3] $end
$var wire 1 w4 q $end
$var wire 1 |4 d $end
$var wire 1 }4 clk $end
$var wire 1 ~4 rst $end
$var reg 1 !5 state $end
$upscope $end

$scope module state_1[2] $end
$var wire 1 x4 q $end
$var wire 1 "5 d $end
$var wire 1 #5 clk $end
$var wire 1 $5 rst $end
$var reg 1 %5 state $end
$upscope $end

$scope module state_1[1] $end
$var wire 1 y4 q $end
$var wire 1 &5 d $end
$var wire 1 '5 clk $end
$var wire 1 (5 rst $end
$var reg 1 )5 state $end
$upscope $end

$scope module state_1[0] $end
$var wire 1 z4 q $end
$var wire 1 *5 d $end
$var wire 1 +5 clk $end
$var wire 1 ,5 rst $end
$var reg 1 -5 state $end
$upscope $end
$upscope $end

$scope module victimway_ff $end
$var wire 1 P+ q $end
$var wire 1 .5 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 /5 state $end
$upscope $end
$upscope $end

$scope module pc_add2 $end
$var parameter 32 05 N $end
$var wire 1 p( sum [15] $end
$var wire 1 q( sum [14] $end
$var wire 1 r( sum [13] $end
$var wire 1 s( sum [12] $end
$var wire 1 t( sum [11] $end
$var wire 1 u( sum [10] $end
$var wire 1 v( sum [9] $end
$var wire 1 w( sum [8] $end
$var wire 1 x( sum [7] $end
$var wire 1 y( sum [6] $end
$var wire 1 z( sum [5] $end
$var wire 1 {( sum [4] $end
$var wire 1 |( sum [3] $end
$var wire 1 }( sum [2] $end
$var wire 1 ~( sum [1] $end
$var wire 1 !) sum [0] $end
$var wire 1 15 c_out $end
$var wire 1 <! a [15] $end
$var wire 1 =! a [14] $end
$var wire 1 >! a [13] $end
$var wire 1 ?! a [12] $end
$var wire 1 @! a [11] $end
$var wire 1 A! a [10] $end
$var wire 1 B! a [9] $end
$var wire 1 C! a [8] $end
$var wire 1 D! a [7] $end
$var wire 1 E! a [6] $end
$var wire 1 F! a [5] $end
$var wire 1 G! a [4] $end
$var wire 1 H! a [3] $end
$var wire 1 I! a [2] $end
$var wire 1 J! a [1] $end
$var wire 1 K! a [0] $end
$var wire 1 25 b [15] $end
$var wire 1 35 b [14] $end
$var wire 1 45 b [13] $end
$var wire 1 55 b [12] $end
$var wire 1 65 b [11] $end
$var wire 1 75 b [10] $end
$var wire 1 85 b [9] $end
$var wire 1 95 b [8] $end
$var wire 1 :5 b [7] $end
$var wire 1 ;5 b [6] $end
$var wire 1 <5 b [5] $end
$var wire 1 =5 b [4] $end
$var wire 1 >5 b [3] $end
$var wire 1 ?5 b [2] $end
$var wire 1 @5 b [1] $end
$var wire 1 A5 b [0] $end
$var wire 1 B5 c_in $end
$var wire 1 C5 carries [2] $end
$var wire 1 D5 carries [1] $end
$var wire 1 E5 carries [0] $end

$scope module cla[3] $end
$var parameter 32 F5 N $end
$var wire 1 p( sum [3] $end
$var wire 1 q( sum [2] $end
$var wire 1 r( sum [1] $end
$var wire 1 s( sum [0] $end
$var wire 1 15 c_out $end
$var wire 1 <! a [3] $end
$var wire 1 =! a [2] $end
$var wire 1 >! a [1] $end
$var wire 1 ?! a [0] $end
$var wire 1 25 b [3] $end
$var wire 1 35 b [2] $end
$var wire 1 45 b [1] $end
$var wire 1 55 b [0] $end
$var wire 1 C5 c_in $end
$var wire 1 G5 p [3] $end
$var wire 1 H5 p [2] $end
$var wire 1 I5 p [1] $end
$var wire 1 J5 p [0] $end
$var wire 1 K5 ng [3] $end
$var wire 1 L5 ng [2] $end
$var wire 1 M5 ng [1] $end
$var wire 1 N5 ng [0] $end
$var wire 1 O5 carries [4] $end
$var wire 1 P5 carries [3] $end
$var wire 1 Q5 carries [2] $end
$var wire 1 R5 carries [1] $end
$var wire 1 S5 carries [0] $end
$var wire 1 T5 cp [3] $end
$var wire 1 U5 cp [2] $end
$var wire 1 V5 cp [1] $end
$var wire 1 W5 cp [0] $end

$scope module xor_1[3] $end
$var wire 1 G5 out $end
$var wire 1 <! in1 $end
$var wire 1 25 in2 $end
$upscope $end

$scope module xor_1[2] $end
$var wire 1 H5 out $end
$var wire 1 =! in1 $end
$var wire 1 35 in2 $end
$upscope $end

$scope module xor_1[1] $end
$var wire 1 I5 out $end
$var wire 1 >! in1 $end
$var wire 1 45 in2 $end
$upscope $end

$scope module xor_1[0] $end
$var wire 1 J5 out $end
$var wire 1 ?! in1 $end
$var wire 1 55 in2 $end
$upscope $end

$scope module nand_1[3] $end
$var wire 1 K5 out $end
$var wire 1 <! in1 $end
$var wire 1 25 in2 $end
$upscope $end

$scope module nand_1[2] $end
$var wire 1 L5 out $end
$var wire 1 =! in1 $end
$var wire 1 35 in2 $end
$upscope $end

$scope module nand_1[1] $end
$var wire 1 M5 out $end
$var wire 1 >! in1 $end
$var wire 1 45 in2 $end
$upscope $end

$scope module nand_1[0] $end
$var wire 1 N5 out $end
$var wire 1 ?! in1 $end
$var wire 1 55 in2 $end
$upscope $end

$scope module nand_2[3] $end
$var wire 1 T5 out $end
$var wire 1 G5 in1 $end
$var wire 1 P5 in2 $end
$upscope $end

$scope module nand_2[2] $end
$var wire 1 U5 out $end
$var wire 1 H5 in1 $end
$var wire 1 Q5 in2 $end
$upscope $end

$scope module nand_2[1] $end
$var wire 1 V5 out $end
$var wire 1 I5 in1 $end
$var wire 1 R5 in2 $end
$upscope $end

$scope module nand_2[0] $end
$var wire 1 W5 out $end
$var wire 1 J5 in1 $end
$var wire 1 C5 in2 $end
$upscope $end

$scope module nand_3[3] $end
$var wire 1 15 out $end
$var wire 1 T5 in1 $end
$var wire 1 K5 in2 $end
$upscope $end

$scope module nand_3[2] $end
$var wire 1 P5 out $end
$var wire 1 U5 in1 $end
$var wire 1 L5 in2 $end
$upscope $end

$scope module nand_3[1] $end
$var wire 1 Q5 out $end
$var wire 1 V5 in1 $end
$var wire 1 M5 in2 $end
$upscope $end

$scope module nand_3[0] $end
$var wire 1 R5 out $end
$var wire 1 W5 in1 $end
$var wire 1 N5 in2 $end
$upscope $end

$scope module fa[3] $end
$var wire 1 p( s $end
$var wire 1 X5 c_out $end
$var wire 1 <! a $end
$var wire 1 25 b $end
$var wire 1 P5 c_in $end
$var wire 1 Y5 AxorB $end
$var wire 1 Z5 CnandAB $end
$var wire 1 [5 AnandB $end

$scope module xor_1 $end
$var wire 1 Y5 out $end
$var wire 1 <! in1 $end
$var wire 1 25 in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 p( out $end
$var wire 1 Y5 in1 $end
$var wire 1 P5 in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 Z5 out $end
$var wire 1 Y5 in1 $end
$var wire 1 P5 in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 [5 out $end
$var wire 1 <! in1 $end
$var wire 1 25 in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 X5 out $end
$var wire 1 [5 in1 $end
$var wire 1 Z5 in2 $end
$upscope $end
$upscope $end

$scope module fa[2] $end
$var wire 1 q( s $end
$var wire 1 \5 c_out $end
$var wire 1 =! a $end
$var wire 1 35 b $end
$var wire 1 Q5 c_in $end
$var wire 1 ]5 AxorB $end
$var wire 1 ^5 CnandAB $end
$var wire 1 _5 AnandB $end

$scope module xor_1 $end
$var wire 1 ]5 out $end
$var wire 1 =! in1 $end
$var wire 1 35 in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 q( out $end
$var wire 1 ]5 in1 $end
$var wire 1 Q5 in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 ^5 out $end
$var wire 1 ]5 in1 $end
$var wire 1 Q5 in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 _5 out $end
$var wire 1 =! in1 $end
$var wire 1 35 in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 \5 out $end
$var wire 1 _5 in1 $end
$var wire 1 ^5 in2 $end
$upscope $end
$upscope $end

$scope module fa[1] $end
$var wire 1 r( s $end
$var wire 1 `5 c_out $end
$var wire 1 >! a $end
$var wire 1 45 b $end
$var wire 1 R5 c_in $end
$var wire 1 a5 AxorB $end
$var wire 1 b5 CnandAB $end
$var wire 1 c5 AnandB $end

$scope module xor_1 $end
$var wire 1 a5 out $end
$var wire 1 >! in1 $end
$var wire 1 45 in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 r( out $end
$var wire 1 a5 in1 $end
$var wire 1 R5 in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 b5 out $end
$var wire 1 a5 in1 $end
$var wire 1 R5 in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 c5 out $end
$var wire 1 >! in1 $end
$var wire 1 45 in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 `5 out $end
$var wire 1 c5 in1 $end
$var wire 1 b5 in2 $end
$upscope $end
$upscope $end

$scope module fa[0] $end
$var wire 1 s( s $end
$var wire 1 d5 c_out $end
$var wire 1 ?! a $end
$var wire 1 55 b $end
$var wire 1 C5 c_in $end
$var wire 1 e5 AxorB $end
$var wire 1 f5 CnandAB $end
$var wire 1 g5 AnandB $end

$scope module xor_1 $end
$var wire 1 e5 out $end
$var wire 1 ?! in1 $end
$var wire 1 55 in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 s( out $end
$var wire 1 e5 in1 $end
$var wire 1 C5 in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 f5 out $end
$var wire 1 e5 in1 $end
$var wire 1 C5 in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 g5 out $end
$var wire 1 ?! in1 $end
$var wire 1 55 in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 d5 out $end
$var wire 1 g5 in1 $end
$var wire 1 f5 in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla[2] $end
$var parameter 32 h5 N $end
$var wire 1 t( sum [3] $end
$var wire 1 u( sum [2] $end
$var wire 1 v( sum [1] $end
$var wire 1 w( sum [0] $end
$var wire 1 C5 c_out $end
$var wire 1 @! a [3] $end
$var wire 1 A! a [2] $end
$var wire 1 B! a [1] $end
$var wire 1 C! a [0] $end
$var wire 1 65 b [3] $end
$var wire 1 75 b [2] $end
$var wire 1 85 b [1] $end
$var wire 1 95 b [0] $end
$var wire 1 D5 c_in $end
$var wire 1 i5 p [3] $end
$var wire 1 j5 p [2] $end
$var wire 1 k5 p [1] $end
$var wire 1 l5 p [0] $end
$var wire 1 m5 ng [3] $end
$var wire 1 n5 ng [2] $end
$var wire 1 o5 ng [1] $end
$var wire 1 p5 ng [0] $end
$var wire 1 q5 carries [4] $end
$var wire 1 r5 carries [3] $end
$var wire 1 s5 carries [2] $end
$var wire 1 t5 carries [1] $end
$var wire 1 u5 carries [0] $end
$var wire 1 v5 cp [3] $end
$var wire 1 w5 cp [2] $end
$var wire 1 x5 cp [1] $end
$var wire 1 y5 cp [0] $end

$scope module xor_1[3] $end
$var wire 1 i5 out $end
$var wire 1 @! in1 $end
$var wire 1 65 in2 $end
$upscope $end

$scope module xor_1[2] $end
$var wire 1 j5 out $end
$var wire 1 A! in1 $end
$var wire 1 75 in2 $end
$upscope $end

$scope module xor_1[1] $end
$var wire 1 k5 out $end
$var wire 1 B! in1 $end
$var wire 1 85 in2 $end
$upscope $end

$scope module xor_1[0] $end
$var wire 1 l5 out $end
$var wire 1 C! in1 $end
$var wire 1 95 in2 $end
$upscope $end

$scope module nand_1[3] $end
$var wire 1 m5 out $end
$var wire 1 @! in1 $end
$var wire 1 65 in2 $end
$upscope $end

$scope module nand_1[2] $end
$var wire 1 n5 out $end
$var wire 1 A! in1 $end
$var wire 1 75 in2 $end
$upscope $end

$scope module nand_1[1] $end
$var wire 1 o5 out $end
$var wire 1 B! in1 $end
$var wire 1 85 in2 $end
$upscope $end

$scope module nand_1[0] $end
$var wire 1 p5 out $end
$var wire 1 C! in1 $end
$var wire 1 95 in2 $end
$upscope $end

$scope module nand_2[3] $end
$var wire 1 v5 out $end
$var wire 1 i5 in1 $end
$var wire 1 r5 in2 $end
$upscope $end

$scope module nand_2[2] $end
$var wire 1 w5 out $end
$var wire 1 j5 in1 $end
$var wire 1 s5 in2 $end
$upscope $end

$scope module nand_2[1] $end
$var wire 1 x5 out $end
$var wire 1 k5 in1 $end
$var wire 1 t5 in2 $end
$upscope $end

$scope module nand_2[0] $end
$var wire 1 y5 out $end
$var wire 1 l5 in1 $end
$var wire 1 D5 in2 $end
$upscope $end

$scope module nand_3[3] $end
$var wire 1 C5 out $end
$var wire 1 v5 in1 $end
$var wire 1 m5 in2 $end
$upscope $end

$scope module nand_3[2] $end
$var wire 1 r5 out $end
$var wire 1 w5 in1 $end
$var wire 1 n5 in2 $end
$upscope $end

$scope module nand_3[1] $end
$var wire 1 s5 out $end
$var wire 1 x5 in1 $end
$var wire 1 o5 in2 $end
$upscope $end

$scope module nand_3[0] $end
$var wire 1 t5 out $end
$var wire 1 y5 in1 $end
$var wire 1 p5 in2 $end
$upscope $end

$scope module fa[3] $end
$var wire 1 t( s $end
$var wire 1 z5 c_out $end
$var wire 1 @! a $end
$var wire 1 65 b $end
$var wire 1 r5 c_in $end
$var wire 1 {5 AxorB $end
$var wire 1 |5 CnandAB $end
$var wire 1 }5 AnandB $end

$scope module xor_1 $end
$var wire 1 {5 out $end
$var wire 1 @! in1 $end
$var wire 1 65 in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 t( out $end
$var wire 1 {5 in1 $end
$var wire 1 r5 in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 |5 out $end
$var wire 1 {5 in1 $end
$var wire 1 r5 in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 }5 out $end
$var wire 1 @! in1 $end
$var wire 1 65 in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 z5 out $end
$var wire 1 }5 in1 $end
$var wire 1 |5 in2 $end
$upscope $end
$upscope $end

$scope module fa[2] $end
$var wire 1 u( s $end
$var wire 1 ~5 c_out $end
$var wire 1 A! a $end
$var wire 1 75 b $end
$var wire 1 s5 c_in $end
$var wire 1 !6 AxorB $end
$var wire 1 "6 CnandAB $end
$var wire 1 #6 AnandB $end

$scope module xor_1 $end
$var wire 1 !6 out $end
$var wire 1 A! in1 $end
$var wire 1 75 in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 u( out $end
$var wire 1 !6 in1 $end
$var wire 1 s5 in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 "6 out $end
$var wire 1 !6 in1 $end
$var wire 1 s5 in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 #6 out $end
$var wire 1 A! in1 $end
$var wire 1 75 in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 ~5 out $end
$var wire 1 #6 in1 $end
$var wire 1 "6 in2 $end
$upscope $end
$upscope $end

$scope module fa[1] $end
$var wire 1 v( s $end
$var wire 1 $6 c_out $end
$var wire 1 B! a $end
$var wire 1 85 b $end
$var wire 1 t5 c_in $end
$var wire 1 %6 AxorB $end
$var wire 1 &6 CnandAB $end
$var wire 1 '6 AnandB $end

$scope module xor_1 $end
$var wire 1 %6 out $end
$var wire 1 B! in1 $end
$var wire 1 85 in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 v( out $end
$var wire 1 %6 in1 $end
$var wire 1 t5 in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 &6 out $end
$var wire 1 %6 in1 $end
$var wire 1 t5 in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 '6 out $end
$var wire 1 B! in1 $end
$var wire 1 85 in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 $6 out $end
$var wire 1 '6 in1 $end
$var wire 1 &6 in2 $end
$upscope $end
$upscope $end

$scope module fa[0] $end
$var wire 1 w( s $end
$var wire 1 (6 c_out $end
$var wire 1 C! a $end
$var wire 1 95 b $end
$var wire 1 D5 c_in $end
$var wire 1 )6 AxorB $end
$var wire 1 *6 CnandAB $end
$var wire 1 +6 AnandB $end

$scope module xor_1 $end
$var wire 1 )6 out $end
$var wire 1 C! in1 $end
$var wire 1 95 in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 w( out $end
$var wire 1 )6 in1 $end
$var wire 1 D5 in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 *6 out $end
$var wire 1 )6 in1 $end
$var wire 1 D5 in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 +6 out $end
$var wire 1 C! in1 $end
$var wire 1 95 in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 (6 out $end
$var wire 1 +6 in1 $end
$var wire 1 *6 in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla[1] $end
$var parameter 32 ,6 N $end
$var wire 1 x( sum [3] $end
$var wire 1 y( sum [2] $end
$var wire 1 z( sum [1] $end
$var wire 1 {( sum [0] $end
$var wire 1 D5 c_out $end
$var wire 1 D! a [3] $end
$var wire 1 E! a [2] $end
$var wire 1 F! a [1] $end
$var wire 1 G! a [0] $end
$var wire 1 :5 b [3] $end
$var wire 1 ;5 b [2] $end
$var wire 1 <5 b [1] $end
$var wire 1 =5 b [0] $end
$var wire 1 E5 c_in $end
$var wire 1 -6 p [3] $end
$var wire 1 .6 p [2] $end
$var wire 1 /6 p [1] $end
$var wire 1 06 p [0] $end
$var wire 1 16 ng [3] $end
$var wire 1 26 ng [2] $end
$var wire 1 36 ng [1] $end
$var wire 1 46 ng [0] $end
$var wire 1 56 carries [4] $end
$var wire 1 66 carries [3] $end
$var wire 1 76 carries [2] $end
$var wire 1 86 carries [1] $end
$var wire 1 96 carries [0] $end
$var wire 1 :6 cp [3] $end
$var wire 1 ;6 cp [2] $end
$var wire 1 <6 cp [1] $end
$var wire 1 =6 cp [0] $end

$scope module xor_1[3] $end
$var wire 1 -6 out $end
$var wire 1 D! in1 $end
$var wire 1 :5 in2 $end
$upscope $end

$scope module xor_1[2] $end
$var wire 1 .6 out $end
$var wire 1 E! in1 $end
$var wire 1 ;5 in2 $end
$upscope $end

$scope module xor_1[1] $end
$var wire 1 /6 out $end
$var wire 1 F! in1 $end
$var wire 1 <5 in2 $end
$upscope $end

$scope module xor_1[0] $end
$var wire 1 06 out $end
$var wire 1 G! in1 $end
$var wire 1 =5 in2 $end
$upscope $end

$scope module nand_1[3] $end
$var wire 1 16 out $end
$var wire 1 D! in1 $end
$var wire 1 :5 in2 $end
$upscope $end

$scope module nand_1[2] $end
$var wire 1 26 out $end
$var wire 1 E! in1 $end
$var wire 1 ;5 in2 $end
$upscope $end

$scope module nand_1[1] $end
$var wire 1 36 out $end
$var wire 1 F! in1 $end
$var wire 1 <5 in2 $end
$upscope $end

$scope module nand_1[0] $end
$var wire 1 46 out $end
$var wire 1 G! in1 $end
$var wire 1 =5 in2 $end
$upscope $end

$scope module nand_2[3] $end
$var wire 1 :6 out $end
$var wire 1 -6 in1 $end
$var wire 1 66 in2 $end
$upscope $end

$scope module nand_2[2] $end
$var wire 1 ;6 out $end
$var wire 1 .6 in1 $end
$var wire 1 76 in2 $end
$upscope $end

$scope module nand_2[1] $end
$var wire 1 <6 out $end
$var wire 1 /6 in1 $end
$var wire 1 86 in2 $end
$upscope $end

$scope module nand_2[0] $end
$var wire 1 =6 out $end
$var wire 1 06 in1 $end
$var wire 1 E5 in2 $end
$upscope $end

$scope module nand_3[3] $end
$var wire 1 D5 out $end
$var wire 1 :6 in1 $end
$var wire 1 16 in2 $end
$upscope $end

$scope module nand_3[2] $end
$var wire 1 66 out $end
$var wire 1 ;6 in1 $end
$var wire 1 26 in2 $end
$upscope $end

$scope module nand_3[1] $end
$var wire 1 76 out $end
$var wire 1 <6 in1 $end
$var wire 1 36 in2 $end
$upscope $end

$scope module nand_3[0] $end
$var wire 1 86 out $end
$var wire 1 =6 in1 $end
$var wire 1 46 in2 $end
$upscope $end

$scope module fa[3] $end
$var wire 1 x( s $end
$var wire 1 >6 c_out $end
$var wire 1 D! a $end
$var wire 1 :5 b $end
$var wire 1 66 c_in $end
$var wire 1 ?6 AxorB $end
$var wire 1 @6 CnandAB $end
$var wire 1 A6 AnandB $end

$scope module xor_1 $end
$var wire 1 ?6 out $end
$var wire 1 D! in1 $end
$var wire 1 :5 in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 x( out $end
$var wire 1 ?6 in1 $end
$var wire 1 66 in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 @6 out $end
$var wire 1 ?6 in1 $end
$var wire 1 66 in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 A6 out $end
$var wire 1 D! in1 $end
$var wire 1 :5 in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 >6 out $end
$var wire 1 A6 in1 $end
$var wire 1 @6 in2 $end
$upscope $end
$upscope $end

$scope module fa[2] $end
$var wire 1 y( s $end
$var wire 1 B6 c_out $end
$var wire 1 E! a $end
$var wire 1 ;5 b $end
$var wire 1 76 c_in $end
$var wire 1 C6 AxorB $end
$var wire 1 D6 CnandAB $end
$var wire 1 E6 AnandB $end

$scope module xor_1 $end
$var wire 1 C6 out $end
$var wire 1 E! in1 $end
$var wire 1 ;5 in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 y( out $end
$var wire 1 C6 in1 $end
$var wire 1 76 in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 D6 out $end
$var wire 1 C6 in1 $end
$var wire 1 76 in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 E6 out $end
$var wire 1 E! in1 $end
$var wire 1 ;5 in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 B6 out $end
$var wire 1 E6 in1 $end
$var wire 1 D6 in2 $end
$upscope $end
$upscope $end

$scope module fa[1] $end
$var wire 1 z( s $end
$var wire 1 F6 c_out $end
$var wire 1 F! a $end
$var wire 1 <5 b $end
$var wire 1 86 c_in $end
$var wire 1 G6 AxorB $end
$var wire 1 H6 CnandAB $end
$var wire 1 I6 AnandB $end

$scope module xor_1 $end
$var wire 1 G6 out $end
$var wire 1 F! in1 $end
$var wire 1 <5 in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 z( out $end
$var wire 1 G6 in1 $end
$var wire 1 86 in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 H6 out $end
$var wire 1 G6 in1 $end
$var wire 1 86 in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 I6 out $end
$var wire 1 F! in1 $end
$var wire 1 <5 in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 F6 out $end
$var wire 1 I6 in1 $end
$var wire 1 H6 in2 $end
$upscope $end
$upscope $end

$scope module fa[0] $end
$var wire 1 {( s $end
$var wire 1 J6 c_out $end
$var wire 1 G! a $end
$var wire 1 =5 b $end
$var wire 1 E5 c_in $end
$var wire 1 K6 AxorB $end
$var wire 1 L6 CnandAB $end
$var wire 1 M6 AnandB $end

$scope module xor_1 $end
$var wire 1 K6 out $end
$var wire 1 G! in1 $end
$var wire 1 =5 in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 {( out $end
$var wire 1 K6 in1 $end
$var wire 1 E5 in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 L6 out $end
$var wire 1 K6 in1 $end
$var wire 1 E5 in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 M6 out $end
$var wire 1 G! in1 $end
$var wire 1 =5 in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 J6 out $end
$var wire 1 M6 in1 $end
$var wire 1 L6 in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla[0] $end
$var parameter 32 N6 N $end
$var wire 1 |( sum [3] $end
$var wire 1 }( sum [2] $end
$var wire 1 ~( sum [1] $end
$var wire 1 !) sum [0] $end
$var wire 1 E5 c_out $end
$var wire 1 H! a [3] $end
$var wire 1 I! a [2] $end
$var wire 1 J! a [1] $end
$var wire 1 K! a [0] $end
$var wire 1 >5 b [3] $end
$var wire 1 ?5 b [2] $end
$var wire 1 @5 b [1] $end
$var wire 1 A5 b [0] $end
$var wire 1 B5 c_in $end
$var wire 1 O6 p [3] $end
$var wire 1 P6 p [2] $end
$var wire 1 Q6 p [1] $end
$var wire 1 R6 p [0] $end
$var wire 1 S6 ng [3] $end
$var wire 1 T6 ng [2] $end
$var wire 1 U6 ng [1] $end
$var wire 1 V6 ng [0] $end
$var wire 1 W6 carries [4] $end
$var wire 1 X6 carries [3] $end
$var wire 1 Y6 carries [2] $end
$var wire 1 Z6 carries [1] $end
$var wire 1 [6 carries [0] $end
$var wire 1 \6 cp [3] $end
$var wire 1 ]6 cp [2] $end
$var wire 1 ^6 cp [1] $end
$var wire 1 _6 cp [0] $end

$scope module xor_1[3] $end
$var wire 1 O6 out $end
$var wire 1 H! in1 $end
$var wire 1 >5 in2 $end
$upscope $end

$scope module xor_1[2] $end
$var wire 1 P6 out $end
$var wire 1 I! in1 $end
$var wire 1 ?5 in2 $end
$upscope $end

$scope module xor_1[1] $end
$var wire 1 Q6 out $end
$var wire 1 J! in1 $end
$var wire 1 @5 in2 $end
$upscope $end

$scope module xor_1[0] $end
$var wire 1 R6 out $end
$var wire 1 K! in1 $end
$var wire 1 A5 in2 $end
$upscope $end

$scope module nand_1[3] $end
$var wire 1 S6 out $end
$var wire 1 H! in1 $end
$var wire 1 >5 in2 $end
$upscope $end

$scope module nand_1[2] $end
$var wire 1 T6 out $end
$var wire 1 I! in1 $end
$var wire 1 ?5 in2 $end
$upscope $end

$scope module nand_1[1] $end
$var wire 1 U6 out $end
$var wire 1 J! in1 $end
$var wire 1 @5 in2 $end
$upscope $end

$scope module nand_1[0] $end
$var wire 1 V6 out $end
$var wire 1 K! in1 $end
$var wire 1 A5 in2 $end
$upscope $end

$scope module nand_2[3] $end
$var wire 1 \6 out $end
$var wire 1 O6 in1 $end
$var wire 1 X6 in2 $end
$upscope $end

$scope module nand_2[2] $end
$var wire 1 ]6 out $end
$var wire 1 P6 in1 $end
$var wire 1 Y6 in2 $end
$upscope $end

$scope module nand_2[1] $end
$var wire 1 ^6 out $end
$var wire 1 Q6 in1 $end
$var wire 1 Z6 in2 $end
$upscope $end

$scope module nand_2[0] $end
$var wire 1 _6 out $end
$var wire 1 R6 in1 $end
$var wire 1 B5 in2 $end
$upscope $end

$scope module nand_3[3] $end
$var wire 1 E5 out $end
$var wire 1 \6 in1 $end
$var wire 1 S6 in2 $end
$upscope $end

$scope module nand_3[2] $end
$var wire 1 X6 out $end
$var wire 1 ]6 in1 $end
$var wire 1 T6 in2 $end
$upscope $end

$scope module nand_3[1] $end
$var wire 1 Y6 out $end
$var wire 1 ^6 in1 $end
$var wire 1 U6 in2 $end
$upscope $end

$scope module nand_3[0] $end
$var wire 1 Z6 out $end
$var wire 1 _6 in1 $end
$var wire 1 V6 in2 $end
$upscope $end

$scope module fa[3] $end
$var wire 1 |( s $end
$var wire 1 `6 c_out $end
$var wire 1 H! a $end
$var wire 1 >5 b $end
$var wire 1 X6 c_in $end
$var wire 1 a6 AxorB $end
$var wire 1 b6 CnandAB $end
$var wire 1 c6 AnandB $end

$scope module xor_1 $end
$var wire 1 a6 out $end
$var wire 1 H! in1 $end
$var wire 1 >5 in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 |( out $end
$var wire 1 a6 in1 $end
$var wire 1 X6 in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 b6 out $end
$var wire 1 a6 in1 $end
$var wire 1 X6 in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 c6 out $end
$var wire 1 H! in1 $end
$var wire 1 >5 in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 `6 out $end
$var wire 1 c6 in1 $end
$var wire 1 b6 in2 $end
$upscope $end
$upscope $end

$scope module fa[2] $end
$var wire 1 }( s $end
$var wire 1 d6 c_out $end
$var wire 1 I! a $end
$var wire 1 ?5 b $end
$var wire 1 Y6 c_in $end
$var wire 1 e6 AxorB $end
$var wire 1 f6 CnandAB $end
$var wire 1 g6 AnandB $end

$scope module xor_1 $end
$var wire 1 e6 out $end
$var wire 1 I! in1 $end
$var wire 1 ?5 in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 }( out $end
$var wire 1 e6 in1 $end
$var wire 1 Y6 in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 f6 out $end
$var wire 1 e6 in1 $end
$var wire 1 Y6 in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 g6 out $end
$var wire 1 I! in1 $end
$var wire 1 ?5 in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 d6 out $end
$var wire 1 g6 in1 $end
$var wire 1 f6 in2 $end
$upscope $end
$upscope $end

$scope module fa[1] $end
$var wire 1 ~( s $end
$var wire 1 h6 c_out $end
$var wire 1 J! a $end
$var wire 1 @5 b $end
$var wire 1 Z6 c_in $end
$var wire 1 i6 AxorB $end
$var wire 1 j6 CnandAB $end
$var wire 1 k6 AnandB $end

$scope module xor_1 $end
$var wire 1 i6 out $end
$var wire 1 J! in1 $end
$var wire 1 @5 in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 ~( out $end
$var wire 1 i6 in1 $end
$var wire 1 Z6 in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 j6 out $end
$var wire 1 i6 in1 $end
$var wire 1 Z6 in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 k6 out $end
$var wire 1 J! in1 $end
$var wire 1 @5 in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 h6 out $end
$var wire 1 k6 in1 $end
$var wire 1 j6 in2 $end
$upscope $end
$upscope $end

$scope module fa[0] $end
$var wire 1 !) s $end
$var wire 1 l6 c_out $end
$var wire 1 K! a $end
$var wire 1 A5 b $end
$var wire 1 B5 c_in $end
$var wire 1 m6 AxorB $end
$var wire 1 n6 CnandAB $end
$var wire 1 o6 AnandB $end

$scope module xor_1 $end
$var wire 1 m6 out $end
$var wire 1 K! in1 $end
$var wire 1 A5 in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 !) out $end
$var wire 1 m6 in1 $end
$var wire 1 B5 in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 n6 out $end
$var wire 1 m6 in1 $end
$var wire 1 B5 in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 o6 out $end
$var wire 1 K! in1 $end
$var wire 1 A5 in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 l6 out $end
$var wire 1 o6 in1 $end
$var wire 1 n6 in2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module bFSM $end
$var parameter 2 p6 STRONG_NOT_TAKEN $end
$var parameter 2 q6 WEAK_NOT_TAKEN $end
$var parameter 2 r6 WEAK_TAKEN $end
$var parameter 2 s6 STRONG_TAKEN $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 q$ instr_b $end
$var wire 1 D( actualTaken $end
$var reg 1 t6 expectedTaken $end
$var wire 1 u6 state [1] $end
$var wire 1 v6 state [0] $end
$var reg 2 w6 next_state [1:0] $end

$scope module branch_state[1] $end
$var wire 1 u6 q $end
$var wire 1 x6 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 y6 state $end
$upscope $end

$scope module branch_state[0] $end
$var wire 1 v6 q $end
$var wire 1 z6 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 {6 state $end
$upscope $end
$upscope $end

$scope module pc_branch $end
$var parameter 32 |6 N $end
$var wire 1 D) sum [15] $end
$var wire 1 E) sum [14] $end
$var wire 1 F) sum [13] $end
$var wire 1 G) sum [12] $end
$var wire 1 H) sum [11] $end
$var wire 1 I) sum [10] $end
$var wire 1 J) sum [9] $end
$var wire 1 K) sum [8] $end
$var wire 1 L) sum [7] $end
$var wire 1 M) sum [6] $end
$var wire 1 N) sum [5] $end
$var wire 1 O) sum [4] $end
$var wire 1 P) sum [3] $end
$var wire 1 Q) sum [2] $end
$var wire 1 R) sum [1] $end
$var wire 1 S) sum [0] $end
$var wire 1 }6 c_out $end
$var wire 1 p( a [15] $end
$var wire 1 q( a [14] $end
$var wire 1 r( a [13] $end
$var wire 1 s( a [12] $end
$var wire 1 t( a [11] $end
$var wire 1 u( a [10] $end
$var wire 1 v( a [9] $end
$var wire 1 w( a [8] $end
$var wire 1 x( a [7] $end
$var wire 1 y( a [6] $end
$var wire 1 z( a [5] $end
$var wire 1 {( a [4] $end
$var wire 1 |( a [3] $end
$var wire 1 }( a [2] $end
$var wire 1 ~( a [1] $end
$var wire 1 !) a [0] $end
$var wire 1 ~6 b [15] $end
$var wire 1 !7 b [14] $end
$var wire 1 "7 b [13] $end
$var wire 1 #7 b [12] $end
$var wire 1 $7 b [11] $end
$var wire 1 %7 b [10] $end
$var wire 1 &7 b [9] $end
$var wire 1 '7 b [8] $end
$var wire 1 W$ b [7] $end
$var wire 1 X$ b [6] $end
$var wire 1 Y$ b [5] $end
$var wire 1 Z$ b [4] $end
$var wire 1 [$ b [3] $end
$var wire 1 \$ b [2] $end
$var wire 1 ]$ b [1] $end
$var wire 1 ^$ b [0] $end
$var wire 1 (7 c_in $end
$var wire 1 )7 carries [2] $end
$var wire 1 *7 carries [1] $end
$var wire 1 +7 carries [0] $end

$scope module cla[3] $end
$var parameter 32 ,7 N $end
$var wire 1 D) sum [3] $end
$var wire 1 E) sum [2] $end
$var wire 1 F) sum [1] $end
$var wire 1 G) sum [0] $end
$var wire 1 }6 c_out $end
$var wire 1 p( a [3] $end
$var wire 1 q( a [2] $end
$var wire 1 r( a [1] $end
$var wire 1 s( a [0] $end
$var wire 1 ~6 b [3] $end
$var wire 1 !7 b [2] $end
$var wire 1 "7 b [1] $end
$var wire 1 #7 b [0] $end
$var wire 1 )7 c_in $end
$var wire 1 -7 p [3] $end
$var wire 1 .7 p [2] $end
$var wire 1 /7 p [1] $end
$var wire 1 07 p [0] $end
$var wire 1 17 ng [3] $end
$var wire 1 27 ng [2] $end
$var wire 1 37 ng [1] $end
$var wire 1 47 ng [0] $end
$var wire 1 57 carries [4] $end
$var wire 1 67 carries [3] $end
$var wire 1 77 carries [2] $end
$var wire 1 87 carries [1] $end
$var wire 1 97 carries [0] $end
$var wire 1 :7 cp [3] $end
$var wire 1 ;7 cp [2] $end
$var wire 1 <7 cp [1] $end
$var wire 1 =7 cp [0] $end

$scope module xor_1[3] $end
$var wire 1 -7 out $end
$var wire 1 p( in1 $end
$var wire 1 ~6 in2 $end
$upscope $end

$scope module xor_1[2] $end
$var wire 1 .7 out $end
$var wire 1 q( in1 $end
$var wire 1 !7 in2 $end
$upscope $end

$scope module xor_1[1] $end
$var wire 1 /7 out $end
$var wire 1 r( in1 $end
$var wire 1 "7 in2 $end
$upscope $end

$scope module xor_1[0] $end
$var wire 1 07 out $end
$var wire 1 s( in1 $end
$var wire 1 #7 in2 $end
$upscope $end

$scope module nand_1[3] $end
$var wire 1 17 out $end
$var wire 1 p( in1 $end
$var wire 1 ~6 in2 $end
$upscope $end

$scope module nand_1[2] $end
$var wire 1 27 out $end
$var wire 1 q( in1 $end
$var wire 1 !7 in2 $end
$upscope $end

$scope module nand_1[1] $end
$var wire 1 37 out $end
$var wire 1 r( in1 $end
$var wire 1 "7 in2 $end
$upscope $end

$scope module nand_1[0] $end
$var wire 1 47 out $end
$var wire 1 s( in1 $end
$var wire 1 #7 in2 $end
$upscope $end

$scope module nand_2[3] $end
$var wire 1 :7 out $end
$var wire 1 -7 in1 $end
$var wire 1 67 in2 $end
$upscope $end

$scope module nand_2[2] $end
$var wire 1 ;7 out $end
$var wire 1 .7 in1 $end
$var wire 1 77 in2 $end
$upscope $end

$scope module nand_2[1] $end
$var wire 1 <7 out $end
$var wire 1 /7 in1 $end
$var wire 1 87 in2 $end
$upscope $end

$scope module nand_2[0] $end
$var wire 1 =7 out $end
$var wire 1 07 in1 $end
$var wire 1 )7 in2 $end
$upscope $end

$scope module nand_3[3] $end
$var wire 1 }6 out $end
$var wire 1 :7 in1 $end
$var wire 1 17 in2 $end
$upscope $end

$scope module nand_3[2] $end
$var wire 1 67 out $end
$var wire 1 ;7 in1 $end
$var wire 1 27 in2 $end
$upscope $end

$scope module nand_3[1] $end
$var wire 1 77 out $end
$var wire 1 <7 in1 $end
$var wire 1 37 in2 $end
$upscope $end

$scope module nand_3[0] $end
$var wire 1 87 out $end
$var wire 1 =7 in1 $end
$var wire 1 47 in2 $end
$upscope $end

$scope module fa[3] $end
$var wire 1 D) s $end
$var wire 1 >7 c_out $end
$var wire 1 p( a $end
$var wire 1 ~6 b $end
$var wire 1 67 c_in $end
$var wire 1 ?7 AxorB $end
$var wire 1 @7 CnandAB $end
$var wire 1 A7 AnandB $end

$scope module xor_1 $end
$var wire 1 ?7 out $end
$var wire 1 p( in1 $end
$var wire 1 ~6 in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 D) out $end
$var wire 1 ?7 in1 $end
$var wire 1 67 in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 @7 out $end
$var wire 1 ?7 in1 $end
$var wire 1 67 in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 A7 out $end
$var wire 1 p( in1 $end
$var wire 1 ~6 in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 >7 out $end
$var wire 1 A7 in1 $end
$var wire 1 @7 in2 $end
$upscope $end
$upscope $end

$scope module fa[2] $end
$var wire 1 E) s $end
$var wire 1 B7 c_out $end
$var wire 1 q( a $end
$var wire 1 !7 b $end
$var wire 1 77 c_in $end
$var wire 1 C7 AxorB $end
$var wire 1 D7 CnandAB $end
$var wire 1 E7 AnandB $end

$scope module xor_1 $end
$var wire 1 C7 out $end
$var wire 1 q( in1 $end
$var wire 1 !7 in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 E) out $end
$var wire 1 C7 in1 $end
$var wire 1 77 in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 D7 out $end
$var wire 1 C7 in1 $end
$var wire 1 77 in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 E7 out $end
$var wire 1 q( in1 $end
$var wire 1 !7 in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 B7 out $end
$var wire 1 E7 in1 $end
$var wire 1 D7 in2 $end
$upscope $end
$upscope $end

$scope module fa[1] $end
$var wire 1 F) s $end
$var wire 1 F7 c_out $end
$var wire 1 r( a $end
$var wire 1 "7 b $end
$var wire 1 87 c_in $end
$var wire 1 G7 AxorB $end
$var wire 1 H7 CnandAB $end
$var wire 1 I7 AnandB $end

$scope module xor_1 $end
$var wire 1 G7 out $end
$var wire 1 r( in1 $end
$var wire 1 "7 in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 F) out $end
$var wire 1 G7 in1 $end
$var wire 1 87 in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 H7 out $end
$var wire 1 G7 in1 $end
$var wire 1 87 in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 I7 out $end
$var wire 1 r( in1 $end
$var wire 1 "7 in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 F7 out $end
$var wire 1 I7 in1 $end
$var wire 1 H7 in2 $end
$upscope $end
$upscope $end

$scope module fa[0] $end
$var wire 1 G) s $end
$var wire 1 J7 c_out $end
$var wire 1 s( a $end
$var wire 1 #7 b $end
$var wire 1 )7 c_in $end
$var wire 1 K7 AxorB $end
$var wire 1 L7 CnandAB $end
$var wire 1 M7 AnandB $end

$scope module xor_1 $end
$var wire 1 K7 out $end
$var wire 1 s( in1 $end
$var wire 1 #7 in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 G) out $end
$var wire 1 K7 in1 $end
$var wire 1 )7 in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 L7 out $end
$var wire 1 K7 in1 $end
$var wire 1 )7 in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 M7 out $end
$var wire 1 s( in1 $end
$var wire 1 #7 in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 J7 out $end
$var wire 1 M7 in1 $end
$var wire 1 L7 in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla[2] $end
$var parameter 32 N7 N $end
$var wire 1 H) sum [3] $end
$var wire 1 I) sum [2] $end
$var wire 1 J) sum [1] $end
$var wire 1 K) sum [0] $end
$var wire 1 )7 c_out $end
$var wire 1 t( a [3] $end
$var wire 1 u( a [2] $end
$var wire 1 v( a [1] $end
$var wire 1 w( a [0] $end
$var wire 1 $7 b [3] $end
$var wire 1 %7 b [2] $end
$var wire 1 &7 b [1] $end
$var wire 1 '7 b [0] $end
$var wire 1 *7 c_in $end
$var wire 1 O7 p [3] $end
$var wire 1 P7 p [2] $end
$var wire 1 Q7 p [1] $end
$var wire 1 R7 p [0] $end
$var wire 1 S7 ng [3] $end
$var wire 1 T7 ng [2] $end
$var wire 1 U7 ng [1] $end
$var wire 1 V7 ng [0] $end
$var wire 1 W7 carries [4] $end
$var wire 1 X7 carries [3] $end
$var wire 1 Y7 carries [2] $end
$var wire 1 Z7 carries [1] $end
$var wire 1 [7 carries [0] $end
$var wire 1 \7 cp [3] $end
$var wire 1 ]7 cp [2] $end
$var wire 1 ^7 cp [1] $end
$var wire 1 _7 cp [0] $end

$scope module xor_1[3] $end
$var wire 1 O7 out $end
$var wire 1 t( in1 $end
$var wire 1 $7 in2 $end
$upscope $end

$scope module xor_1[2] $end
$var wire 1 P7 out $end
$var wire 1 u( in1 $end
$var wire 1 %7 in2 $end
$upscope $end

$scope module xor_1[1] $end
$var wire 1 Q7 out $end
$var wire 1 v( in1 $end
$var wire 1 &7 in2 $end
$upscope $end

$scope module xor_1[0] $end
$var wire 1 R7 out $end
$var wire 1 w( in1 $end
$var wire 1 '7 in2 $end
$upscope $end

$scope module nand_1[3] $end
$var wire 1 S7 out $end
$var wire 1 t( in1 $end
$var wire 1 $7 in2 $end
$upscope $end

$scope module nand_1[2] $end
$var wire 1 T7 out $end
$var wire 1 u( in1 $end
$var wire 1 %7 in2 $end
$upscope $end

$scope module nand_1[1] $end
$var wire 1 U7 out $end
$var wire 1 v( in1 $end
$var wire 1 &7 in2 $end
$upscope $end

$scope module nand_1[0] $end
$var wire 1 V7 out $end
$var wire 1 w( in1 $end
$var wire 1 '7 in2 $end
$upscope $end

$scope module nand_2[3] $end
$var wire 1 \7 out $end
$var wire 1 O7 in1 $end
$var wire 1 X7 in2 $end
$upscope $end

$scope module nand_2[2] $end
$var wire 1 ]7 out $end
$var wire 1 P7 in1 $end
$var wire 1 Y7 in2 $end
$upscope $end

$scope module nand_2[1] $end
$var wire 1 ^7 out $end
$var wire 1 Q7 in1 $end
$var wire 1 Z7 in2 $end
$upscope $end

$scope module nand_2[0] $end
$var wire 1 _7 out $end
$var wire 1 R7 in1 $end
$var wire 1 *7 in2 $end
$upscope $end

$scope module nand_3[3] $end
$var wire 1 )7 out $end
$var wire 1 \7 in1 $end
$var wire 1 S7 in2 $end
$upscope $end

$scope module nand_3[2] $end
$var wire 1 X7 out $end
$var wire 1 ]7 in1 $end
$var wire 1 T7 in2 $end
$upscope $end

$scope module nand_3[1] $end
$var wire 1 Y7 out $end
$var wire 1 ^7 in1 $end
$var wire 1 U7 in2 $end
$upscope $end

$scope module nand_3[0] $end
$var wire 1 Z7 out $end
$var wire 1 _7 in1 $end
$var wire 1 V7 in2 $end
$upscope $end

$scope module fa[3] $end
$var wire 1 H) s $end
$var wire 1 `7 c_out $end
$var wire 1 t( a $end
$var wire 1 $7 b $end
$var wire 1 X7 c_in $end
$var wire 1 a7 AxorB $end
$var wire 1 b7 CnandAB $end
$var wire 1 c7 AnandB $end

$scope module xor_1 $end
$var wire 1 a7 out $end
$var wire 1 t( in1 $end
$var wire 1 $7 in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 H) out $end
$var wire 1 a7 in1 $end
$var wire 1 X7 in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 b7 out $end
$var wire 1 a7 in1 $end
$var wire 1 X7 in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 c7 out $end
$var wire 1 t( in1 $end
$var wire 1 $7 in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 `7 out $end
$var wire 1 c7 in1 $end
$var wire 1 b7 in2 $end
$upscope $end
$upscope $end

$scope module fa[2] $end
$var wire 1 I) s $end
$var wire 1 d7 c_out $end
$var wire 1 u( a $end
$var wire 1 %7 b $end
$var wire 1 Y7 c_in $end
$var wire 1 e7 AxorB $end
$var wire 1 f7 CnandAB $end
$var wire 1 g7 AnandB $end

$scope module xor_1 $end
$var wire 1 e7 out $end
$var wire 1 u( in1 $end
$var wire 1 %7 in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 I) out $end
$var wire 1 e7 in1 $end
$var wire 1 Y7 in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 f7 out $end
$var wire 1 e7 in1 $end
$var wire 1 Y7 in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 g7 out $end
$var wire 1 u( in1 $end
$var wire 1 %7 in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 d7 out $end
$var wire 1 g7 in1 $end
$var wire 1 f7 in2 $end
$upscope $end
$upscope $end

$scope module fa[1] $end
$var wire 1 J) s $end
$var wire 1 h7 c_out $end
$var wire 1 v( a $end
$var wire 1 &7 b $end
$var wire 1 Z7 c_in $end
$var wire 1 i7 AxorB $end
$var wire 1 j7 CnandAB $end
$var wire 1 k7 AnandB $end

$scope module xor_1 $end
$var wire 1 i7 out $end
$var wire 1 v( in1 $end
$var wire 1 &7 in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 J) out $end
$var wire 1 i7 in1 $end
$var wire 1 Z7 in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 j7 out $end
$var wire 1 i7 in1 $end
$var wire 1 Z7 in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 k7 out $end
$var wire 1 v( in1 $end
$var wire 1 &7 in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 h7 out $end
$var wire 1 k7 in1 $end
$var wire 1 j7 in2 $end
$upscope $end
$upscope $end

$scope module fa[0] $end
$var wire 1 K) s $end
$var wire 1 l7 c_out $end
$var wire 1 w( a $end
$var wire 1 '7 b $end
$var wire 1 *7 c_in $end
$var wire 1 m7 AxorB $end
$var wire 1 n7 CnandAB $end
$var wire 1 o7 AnandB $end

$scope module xor_1 $end
$var wire 1 m7 out $end
$var wire 1 w( in1 $end
$var wire 1 '7 in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 K) out $end
$var wire 1 m7 in1 $end
$var wire 1 *7 in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 n7 out $end
$var wire 1 m7 in1 $end
$var wire 1 *7 in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 o7 out $end
$var wire 1 w( in1 $end
$var wire 1 '7 in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 l7 out $end
$var wire 1 o7 in1 $end
$var wire 1 n7 in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla[1] $end
$var parameter 32 p7 N $end
$var wire 1 L) sum [3] $end
$var wire 1 M) sum [2] $end
$var wire 1 N) sum [1] $end
$var wire 1 O) sum [0] $end
$var wire 1 *7 c_out $end
$var wire 1 x( a [3] $end
$var wire 1 y( a [2] $end
$var wire 1 z( a [1] $end
$var wire 1 {( a [0] $end
$var wire 1 W$ b [3] $end
$var wire 1 X$ b [2] $end
$var wire 1 Y$ b [1] $end
$var wire 1 Z$ b [0] $end
$var wire 1 +7 c_in $end
$var wire 1 q7 p [3] $end
$var wire 1 r7 p [2] $end
$var wire 1 s7 p [1] $end
$var wire 1 t7 p [0] $end
$var wire 1 u7 ng [3] $end
$var wire 1 v7 ng [2] $end
$var wire 1 w7 ng [1] $end
$var wire 1 x7 ng [0] $end
$var wire 1 y7 carries [4] $end
$var wire 1 z7 carries [3] $end
$var wire 1 {7 carries [2] $end
$var wire 1 |7 carries [1] $end
$var wire 1 }7 carries [0] $end
$var wire 1 ~7 cp [3] $end
$var wire 1 !8 cp [2] $end
$var wire 1 "8 cp [1] $end
$var wire 1 #8 cp [0] $end

$scope module xor_1[3] $end
$var wire 1 q7 out $end
$var wire 1 x( in1 $end
$var wire 1 W$ in2 $end
$upscope $end

$scope module xor_1[2] $end
$var wire 1 r7 out $end
$var wire 1 y( in1 $end
$var wire 1 X$ in2 $end
$upscope $end

$scope module xor_1[1] $end
$var wire 1 s7 out $end
$var wire 1 z( in1 $end
$var wire 1 Y$ in2 $end
$upscope $end

$scope module xor_1[0] $end
$var wire 1 t7 out $end
$var wire 1 {( in1 $end
$var wire 1 Z$ in2 $end
$upscope $end

$scope module nand_1[3] $end
$var wire 1 u7 out $end
$var wire 1 x( in1 $end
$var wire 1 W$ in2 $end
$upscope $end

$scope module nand_1[2] $end
$var wire 1 v7 out $end
$var wire 1 y( in1 $end
$var wire 1 X$ in2 $end
$upscope $end

$scope module nand_1[1] $end
$var wire 1 w7 out $end
$var wire 1 z( in1 $end
$var wire 1 Y$ in2 $end
$upscope $end

$scope module nand_1[0] $end
$var wire 1 x7 out $end
$var wire 1 {( in1 $end
$var wire 1 Z$ in2 $end
$upscope $end

$scope module nand_2[3] $end
$var wire 1 ~7 out $end
$var wire 1 q7 in1 $end
$var wire 1 z7 in2 $end
$upscope $end

$scope module nand_2[2] $end
$var wire 1 !8 out $end
$var wire 1 r7 in1 $end
$var wire 1 {7 in2 $end
$upscope $end

$scope module nand_2[1] $end
$var wire 1 "8 out $end
$var wire 1 s7 in1 $end
$var wire 1 |7 in2 $end
$upscope $end

$scope module nand_2[0] $end
$var wire 1 #8 out $end
$var wire 1 t7 in1 $end
$var wire 1 +7 in2 $end
$upscope $end

$scope module nand_3[3] $end
$var wire 1 *7 out $end
$var wire 1 ~7 in1 $end
$var wire 1 u7 in2 $end
$upscope $end

$scope module nand_3[2] $end
$var wire 1 z7 out $end
$var wire 1 !8 in1 $end
$var wire 1 v7 in2 $end
$upscope $end

$scope module nand_3[1] $end
$var wire 1 {7 out $end
$var wire 1 "8 in1 $end
$var wire 1 w7 in2 $end
$upscope $end

$scope module nand_3[0] $end
$var wire 1 |7 out $end
$var wire 1 #8 in1 $end
$var wire 1 x7 in2 $end
$upscope $end

$scope module fa[3] $end
$var wire 1 L) s $end
$var wire 1 $8 c_out $end
$var wire 1 x( a $end
$var wire 1 W$ b $end
$var wire 1 z7 c_in $end
$var wire 1 %8 AxorB $end
$var wire 1 &8 CnandAB $end
$var wire 1 '8 AnandB $end

$scope module xor_1 $end
$var wire 1 %8 out $end
$var wire 1 x( in1 $end
$var wire 1 W$ in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 L) out $end
$var wire 1 %8 in1 $end
$var wire 1 z7 in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 &8 out $end
$var wire 1 %8 in1 $end
$var wire 1 z7 in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 '8 out $end
$var wire 1 x( in1 $end
$var wire 1 W$ in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 $8 out $end
$var wire 1 '8 in1 $end
$var wire 1 &8 in2 $end
$upscope $end
$upscope $end

$scope module fa[2] $end
$var wire 1 M) s $end
$var wire 1 (8 c_out $end
$var wire 1 y( a $end
$var wire 1 X$ b $end
$var wire 1 {7 c_in $end
$var wire 1 )8 AxorB $end
$var wire 1 *8 CnandAB $end
$var wire 1 +8 AnandB $end

$scope module xor_1 $end
$var wire 1 )8 out $end
$var wire 1 y( in1 $end
$var wire 1 X$ in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 M) out $end
$var wire 1 )8 in1 $end
$var wire 1 {7 in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 *8 out $end
$var wire 1 )8 in1 $end
$var wire 1 {7 in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 +8 out $end
$var wire 1 y( in1 $end
$var wire 1 X$ in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 (8 out $end
$var wire 1 +8 in1 $end
$var wire 1 *8 in2 $end
$upscope $end
$upscope $end

$scope module fa[1] $end
$var wire 1 N) s $end
$var wire 1 ,8 c_out $end
$var wire 1 z( a $end
$var wire 1 Y$ b $end
$var wire 1 |7 c_in $end
$var wire 1 -8 AxorB $end
$var wire 1 .8 CnandAB $end
$var wire 1 /8 AnandB $end

$scope module xor_1 $end
$var wire 1 -8 out $end
$var wire 1 z( in1 $end
$var wire 1 Y$ in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 N) out $end
$var wire 1 -8 in1 $end
$var wire 1 |7 in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 .8 out $end
$var wire 1 -8 in1 $end
$var wire 1 |7 in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 /8 out $end
$var wire 1 z( in1 $end
$var wire 1 Y$ in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 ,8 out $end
$var wire 1 /8 in1 $end
$var wire 1 .8 in2 $end
$upscope $end
$upscope $end

$scope module fa[0] $end
$var wire 1 O) s $end
$var wire 1 08 c_out $end
$var wire 1 {( a $end
$var wire 1 Z$ b $end
$var wire 1 +7 c_in $end
$var wire 1 18 AxorB $end
$var wire 1 28 CnandAB $end
$var wire 1 38 AnandB $end

$scope module xor_1 $end
$var wire 1 18 out $end
$var wire 1 {( in1 $end
$var wire 1 Z$ in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 O) out $end
$var wire 1 18 in1 $end
$var wire 1 +7 in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 28 out $end
$var wire 1 18 in1 $end
$var wire 1 +7 in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 38 out $end
$var wire 1 {( in1 $end
$var wire 1 Z$ in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 08 out $end
$var wire 1 38 in1 $end
$var wire 1 28 in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla[0] $end
$var parameter 32 48 N $end
$var wire 1 P) sum [3] $end
$var wire 1 Q) sum [2] $end
$var wire 1 R) sum [1] $end
$var wire 1 S) sum [0] $end
$var wire 1 +7 c_out $end
$var wire 1 |( a [3] $end
$var wire 1 }( a [2] $end
$var wire 1 ~( a [1] $end
$var wire 1 !) a [0] $end
$var wire 1 [$ b [3] $end
$var wire 1 \$ b [2] $end
$var wire 1 ]$ b [1] $end
$var wire 1 ^$ b [0] $end
$var wire 1 (7 c_in $end
$var wire 1 58 p [3] $end
$var wire 1 68 p [2] $end
$var wire 1 78 p [1] $end
$var wire 1 88 p [0] $end
$var wire 1 98 ng [3] $end
$var wire 1 :8 ng [2] $end
$var wire 1 ;8 ng [1] $end
$var wire 1 <8 ng [0] $end
$var wire 1 =8 carries [4] $end
$var wire 1 >8 carries [3] $end
$var wire 1 ?8 carries [2] $end
$var wire 1 @8 carries [1] $end
$var wire 1 A8 carries [0] $end
$var wire 1 B8 cp [3] $end
$var wire 1 C8 cp [2] $end
$var wire 1 D8 cp [1] $end
$var wire 1 E8 cp [0] $end

$scope module xor_1[3] $end
$var wire 1 58 out $end
$var wire 1 |( in1 $end
$var wire 1 [$ in2 $end
$upscope $end

$scope module xor_1[2] $end
$var wire 1 68 out $end
$var wire 1 }( in1 $end
$var wire 1 \$ in2 $end
$upscope $end

$scope module xor_1[1] $end
$var wire 1 78 out $end
$var wire 1 ~( in1 $end
$var wire 1 ]$ in2 $end
$upscope $end

$scope module xor_1[0] $end
$var wire 1 88 out $end
$var wire 1 !) in1 $end
$var wire 1 ^$ in2 $end
$upscope $end

$scope module nand_1[3] $end
$var wire 1 98 out $end
$var wire 1 |( in1 $end
$var wire 1 [$ in2 $end
$upscope $end

$scope module nand_1[2] $end
$var wire 1 :8 out $end
$var wire 1 }( in1 $end
$var wire 1 \$ in2 $end
$upscope $end

$scope module nand_1[1] $end
$var wire 1 ;8 out $end
$var wire 1 ~( in1 $end
$var wire 1 ]$ in2 $end
$upscope $end

$scope module nand_1[0] $end
$var wire 1 <8 out $end
$var wire 1 !) in1 $end
$var wire 1 ^$ in2 $end
$upscope $end

$scope module nand_2[3] $end
$var wire 1 B8 out $end
$var wire 1 58 in1 $end
$var wire 1 >8 in2 $end
$upscope $end

$scope module nand_2[2] $end
$var wire 1 C8 out $end
$var wire 1 68 in1 $end
$var wire 1 ?8 in2 $end
$upscope $end

$scope module nand_2[1] $end
$var wire 1 D8 out $end
$var wire 1 78 in1 $end
$var wire 1 @8 in2 $end
$upscope $end

$scope module nand_2[0] $end
$var wire 1 E8 out $end
$var wire 1 88 in1 $end
$var wire 1 (7 in2 $end
$upscope $end

$scope module nand_3[3] $end
$var wire 1 +7 out $end
$var wire 1 B8 in1 $end
$var wire 1 98 in2 $end
$upscope $end

$scope module nand_3[2] $end
$var wire 1 >8 out $end
$var wire 1 C8 in1 $end
$var wire 1 :8 in2 $end
$upscope $end

$scope module nand_3[1] $end
$var wire 1 ?8 out $end
$var wire 1 D8 in1 $end
$var wire 1 ;8 in2 $end
$upscope $end

$scope module nand_3[0] $end
$var wire 1 @8 out $end
$var wire 1 E8 in1 $end
$var wire 1 <8 in2 $end
$upscope $end

$scope module fa[3] $end
$var wire 1 P) s $end
$var wire 1 F8 c_out $end
$var wire 1 |( a $end
$var wire 1 [$ b $end
$var wire 1 >8 c_in $end
$var wire 1 G8 AxorB $end
$var wire 1 H8 CnandAB $end
$var wire 1 I8 AnandB $end

$scope module xor_1 $end
$var wire 1 G8 out $end
$var wire 1 |( in1 $end
$var wire 1 [$ in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 P) out $end
$var wire 1 G8 in1 $end
$var wire 1 >8 in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 H8 out $end
$var wire 1 G8 in1 $end
$var wire 1 >8 in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 I8 out $end
$var wire 1 |( in1 $end
$var wire 1 [$ in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 F8 out $end
$var wire 1 I8 in1 $end
$var wire 1 H8 in2 $end
$upscope $end
$upscope $end

$scope module fa[2] $end
$var wire 1 Q) s $end
$var wire 1 J8 c_out $end
$var wire 1 }( a $end
$var wire 1 \$ b $end
$var wire 1 ?8 c_in $end
$var wire 1 K8 AxorB $end
$var wire 1 L8 CnandAB $end
$var wire 1 M8 AnandB $end

$scope module xor_1 $end
$var wire 1 K8 out $end
$var wire 1 }( in1 $end
$var wire 1 \$ in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 Q) out $end
$var wire 1 K8 in1 $end
$var wire 1 ?8 in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 L8 out $end
$var wire 1 K8 in1 $end
$var wire 1 ?8 in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 M8 out $end
$var wire 1 }( in1 $end
$var wire 1 \$ in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 J8 out $end
$var wire 1 M8 in1 $end
$var wire 1 L8 in2 $end
$upscope $end
$upscope $end

$scope module fa[1] $end
$var wire 1 R) s $end
$var wire 1 N8 c_out $end
$var wire 1 ~( a $end
$var wire 1 ]$ b $end
$var wire 1 @8 c_in $end
$var wire 1 O8 AxorB $end
$var wire 1 P8 CnandAB $end
$var wire 1 Q8 AnandB $end

$scope module xor_1 $end
$var wire 1 O8 out $end
$var wire 1 ~( in1 $end
$var wire 1 ]$ in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 R) out $end
$var wire 1 O8 in1 $end
$var wire 1 @8 in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 P8 out $end
$var wire 1 O8 in1 $end
$var wire 1 @8 in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 Q8 out $end
$var wire 1 ~( in1 $end
$var wire 1 ]$ in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 N8 out $end
$var wire 1 Q8 in1 $end
$var wire 1 P8 in2 $end
$upscope $end
$upscope $end

$scope module fa[0] $end
$var wire 1 S) s $end
$var wire 1 R8 c_out $end
$var wire 1 !) a $end
$var wire 1 ^$ b $end
$var wire 1 (7 c_in $end
$var wire 1 S8 AxorB $end
$var wire 1 T8 CnandAB $end
$var wire 1 U8 AnandB $end

$scope module xor_1 $end
$var wire 1 S8 out $end
$var wire 1 !) in1 $end
$var wire 1 ^$ in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 S) out $end
$var wire 1 S8 in1 $end
$var wire 1 (7 in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 T8 out $end
$var wire 1 S8 in1 $end
$var wire 1 (7 in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 U8 out $end
$var wire 1 !) in1 $end
$var wire 1 ^$ in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 R8 out $end
$var wire 1 U8 in1 $end
$var wire 1 T8 in2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module IFID $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 L$ NOP_mech $end
$var wire 1 L! IF_instr [15] $end
$var wire 1 M! IF_instr [14] $end
$var wire 1 N! IF_instr [13] $end
$var wire 1 O! IF_instr [12] $end
$var wire 1 P! IF_instr [11] $end
$var wire 1 Q! IF_instr [10] $end
$var wire 1 R! IF_instr [9] $end
$var wire 1 S! IF_instr [8] $end
$var wire 1 T! IF_instr [7] $end
$var wire 1 U! IF_instr [6] $end
$var wire 1 V! IF_instr [5] $end
$var wire 1 W! IF_instr [4] $end
$var wire 1 X! IF_instr [3] $end
$var wire 1 Y! IF_instr [2] $end
$var wire 1 Z! IF_instr [1] $end
$var wire 1 [! IF_instr [0] $end
$var wire 1 2( fetch_stall $end
$var wire 1 V8 BT $end
$var wire 1 \! IF_PC_Next [15] $end
$var wire 1 ]! IF_PC_Next [14] $end
$var wire 1 ^! IF_PC_Next [13] $end
$var wire 1 _! IF_PC_Next [12] $end
$var wire 1 `! IF_PC_Next [11] $end
$var wire 1 a! IF_PC_Next [10] $end
$var wire 1 b! IF_PC_Next [9] $end
$var wire 1 c! IF_PC_Next [8] $end
$var wire 1 d! IF_PC_Next [7] $end
$var wire 1 e! IF_PC_Next [6] $end
$var wire 1 f! IF_PC_Next [5] $end
$var wire 1 g! IF_PC_Next [4] $end
$var wire 1 h! IF_PC_Next [3] $end
$var wire 1 i! IF_PC_Next [2] $end
$var wire 1 j! IF_PC_Next [1] $end
$var wire 1 k! IF_PC_Next [0] $end
$var wire 1 ;$ IFID_instr [15] $end
$var wire 1 <$ IFID_instr [14] $end
$var wire 1 =$ IFID_instr [13] $end
$var wire 1 >$ IFID_instr [12] $end
$var wire 1 ?$ IFID_instr [11] $end
$var wire 1 @$ IFID_instr [10] $end
$var wire 1 A$ IFID_instr [9] $end
$var wire 1 B$ IFID_instr [8] $end
$var wire 1 C$ IFID_instr [7] $end
$var wire 1 D$ IFID_instr [6] $end
$var wire 1 E$ IFID_instr [5] $end
$var wire 1 F$ IFID_instr [4] $end
$var wire 1 G$ IFID_instr [3] $end
$var wire 1 H$ IFID_instr [2] $end
$var wire 1 I$ IFID_instr [1] $end
$var wire 1 J$ IFID_instr [0] $end
$var wire 1 +$ IFID_PC_Next [15] $end
$var wire 1 ,$ IFID_PC_Next [14] $end
$var wire 1 -$ IFID_PC_Next [13] $end
$var wire 1 .$ IFID_PC_Next [12] $end
$var wire 1 /$ IFID_PC_Next [11] $end
$var wire 1 0$ IFID_PC_Next [10] $end
$var wire 1 1$ IFID_PC_Next [9] $end
$var wire 1 2$ IFID_PC_Next [8] $end
$var wire 1 3$ IFID_PC_Next [7] $end
$var wire 1 4$ IFID_PC_Next [6] $end
$var wire 1 5$ IFID_PC_Next [5] $end
$var wire 1 6$ IFID_PC_Next [4] $end
$var wire 1 7$ IFID_PC_Next [3] $end
$var wire 1 8$ IFID_PC_Next [2] $end
$var wire 1 9$ IFID_PC_Next [1] $end
$var wire 1 :$ IFID_PC_Next [0] $end
$var wire 1 4& NOP_Branch $end
$var wire 1 W8 nHaltSig $end
$var wire 1 C( IFID_expectedTaken $end
$var wire 1 A( IF_expectedTaken $end
$var wire 1 z' IF_err $end
$var wire 1 E( misprediction $end
$var wire 1 |' IFID_err $end
$var wire 1 O$ IFID_instr_comb [15] $end
$var wire 1 P$ IFID_instr_comb [14] $end
$var wire 1 Q$ IFID_instr_comb [13] $end
$var wire 1 R$ IFID_instr_comb [12] $end
$var wire 1 S$ IFID_instr_comb [11] $end
$var wire 1 T$ IFID_instr_comb [10] $end
$var wire 1 U$ IFID_instr_comb [9] $end
$var wire 1 V$ IFID_instr_comb [8] $end
$var wire 1 W$ IFID_instr_comb [7] $end
$var wire 1 X$ IFID_instr_comb [6] $end
$var wire 1 Y$ IFID_instr_comb [5] $end
$var wire 1 Z$ IFID_instr_comb [4] $end
$var wire 1 [$ IFID_instr_comb [3] $end
$var wire 1 \$ IFID_instr_comb [2] $end
$var wire 1 ]$ IFID_instr_comb [1] $end
$var wire 1 ^$ IFID_instr_comb [0] $end
$var wire 1 X8 IFID_instr_branch [15] $end
$var wire 1 Y8 IFID_instr_branch [14] $end
$var wire 1 Z8 IFID_instr_branch [13] $end
$var wire 1 [8 IFID_instr_branch [12] $end
$var wire 1 \8 IFID_instr_branch [11] $end
$var wire 1 ]8 IFID_instr_branch [10] $end
$var wire 1 ^8 IFID_instr_branch [9] $end
$var wire 1 _8 IFID_instr_branch [8] $end
$var wire 1 `8 IFID_instr_branch [7] $end
$var wire 1 a8 IFID_instr_branch [6] $end
$var wire 1 b8 IFID_instr_branch [5] $end
$var wire 1 c8 IFID_instr_branch [4] $end
$var wire 1 d8 IFID_instr_branch [3] $end
$var wire 1 e8 IFID_instr_branch [2] $end
$var wire 1 f8 IFID_instr_branch [1] $end
$var wire 1 g8 IFID_instr_branch [0] $end

$scope module dff_f_pc $end
$var parameter 32 h8 BIT_WIDTH $end
$var parameter 32 i8 BIT_SIZE $end
$var parameter 32 j8 REG_NUMS $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 k8 we $end
$var wire 1 \! w [15] $end
$var wire 1 ]! w [14] $end
$var wire 1 ^! w [13] $end
$var wire 1 _! w [12] $end
$var wire 1 `! w [11] $end
$var wire 1 a! w [10] $end
$var wire 1 b! w [9] $end
$var wire 1 c! w [8] $end
$var wire 1 d! w [7] $end
$var wire 1 e! w [6] $end
$var wire 1 f! w [5] $end
$var wire 1 g! w [4] $end
$var wire 1 h! w [3] $end
$var wire 1 i! w [2] $end
$var wire 1 j! w [1] $end
$var wire 1 k! w [0] $end
$var wire 1 +$ r [15] $end
$var wire 1 ,$ r [14] $end
$var wire 1 -$ r [13] $end
$var wire 1 .$ r [12] $end
$var wire 1 /$ r [11] $end
$var wire 1 0$ r [10] $end
$var wire 1 1$ r [9] $end
$var wire 1 2$ r [8] $end
$var wire 1 3$ r [7] $end
$var wire 1 4$ r [6] $end
$var wire 1 5$ r [5] $end
$var wire 1 6$ r [4] $end
$var wire 1 7$ r [3] $end
$var wire 1 8$ r [2] $end
$var wire 1 9$ r [1] $end
$var wire 1 :$ r [0] $end

$scope module dff01[15] $end
$var wire 1 +$ q $end
$var wire 1 l8 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 m8 state $end
$upscope $end

$scope module dff01[14] $end
$var wire 1 ,$ q $end
$var wire 1 n8 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 o8 state $end
$upscope $end

$scope module dff01[13] $end
$var wire 1 -$ q $end
$var wire 1 p8 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 q8 state $end
$upscope $end

$scope module dff01[12] $end
$var wire 1 .$ q $end
$var wire 1 r8 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 s8 state $end
$upscope $end

$scope module dff01[11] $end
$var wire 1 /$ q $end
$var wire 1 t8 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 u8 state $end
$upscope $end

$scope module dff01[10] $end
$var wire 1 0$ q $end
$var wire 1 v8 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 w8 state $end
$upscope $end

$scope module dff01[9] $end
$var wire 1 1$ q $end
$var wire 1 x8 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 y8 state $end
$upscope $end

$scope module dff01[8] $end
$var wire 1 2$ q $end
$var wire 1 z8 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 {8 state $end
$upscope $end

$scope module dff01[7] $end
$var wire 1 3$ q $end
$var wire 1 |8 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 }8 state $end
$upscope $end

$scope module dff01[6] $end
$var wire 1 4$ q $end
$var wire 1 ~8 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 !9 state $end
$upscope $end

$scope module dff01[5] $end
$var wire 1 5$ q $end
$var wire 1 "9 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 #9 state $end
$upscope $end

$scope module dff01[4] $end
$var wire 1 6$ q $end
$var wire 1 $9 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 %9 state $end
$upscope $end

$scope module dff01[3] $end
$var wire 1 7$ q $end
$var wire 1 &9 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 '9 state $end
$upscope $end

$scope module dff01[2] $end
$var wire 1 8$ q $end
$var wire 1 (9 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 )9 state $end
$upscope $end

$scope module dff01[1] $end
$var wire 1 9$ q $end
$var wire 1 *9 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 +9 state $end
$upscope $end

$scope module dff01[0] $end
$var wire 1 :$ q $end
$var wire 1 ,9 d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 -9 state $end
$upscope $end
$upscope $end

$scope module dff_f_instr $end
$var parameter 32 .9 BIT_WIDTH $end
$var parameter 32 /9 BIT_SIZE $end
$var parameter 32 09 REG_NUMS $end
$var wire 1 6! clk $end
$var wire 1 19 rst $end
$var wire 1 29 we $end
$var wire 1 39 w [15] $end
$var wire 1 49 w [14] $end
$var wire 1 59 w [13] $end
$var wire 1 69 w [12] $end
$var wire 1 79 w [11] $end
$var wire 1 89 w [10] $end
$var wire 1 99 w [9] $end
$var wire 1 :9 w [8] $end
$var wire 1 ;9 w [7] $end
$var wire 1 <9 w [6] $end
$var wire 1 =9 w [5] $end
$var wire 1 >9 w [4] $end
$var wire 1 ?9 w [3] $end
$var wire 1 @9 w [2] $end
$var wire 1 A9 w [1] $end
$var wire 1 B9 w [0] $end
$var wire 1 ;$ r [15] $end
$var wire 1 <$ r [14] $end
$var wire 1 =$ r [13] $end
$var wire 1 >$ r [12] $end
$var wire 1 ?$ r [11] $end
$var wire 1 @$ r [10] $end
$var wire 1 A$ r [9] $end
$var wire 1 B$ r [8] $end
$var wire 1 C$ r [7] $end
$var wire 1 D$ r [6] $end
$var wire 1 E$ r [5] $end
$var wire 1 F$ r [4] $end
$var wire 1 G$ r [3] $end
$var wire 1 H$ r [2] $end
$var wire 1 I$ r [1] $end
$var wire 1 J$ r [0] $end

$scope module dff01[15] $end
$var wire 1 ;$ q $end
$var wire 1 C9 d $end
$var wire 1 6! clk $end
$var wire 1 19 rst $end
$var reg 1 D9 state $end
$upscope $end

$scope module dff01[14] $end
$var wire 1 <$ q $end
$var wire 1 E9 d $end
$var wire 1 6! clk $end
$var wire 1 19 rst $end
$var reg 1 F9 state $end
$upscope $end

$scope module dff01[13] $end
$var wire 1 =$ q $end
$var wire 1 G9 d $end
$var wire 1 6! clk $end
$var wire 1 19 rst $end
$var reg 1 H9 state $end
$upscope $end

$scope module dff01[12] $end
$var wire 1 >$ q $end
$var wire 1 I9 d $end
$var wire 1 6! clk $end
$var wire 1 19 rst $end
$var reg 1 J9 state $end
$upscope $end

$scope module dff01[11] $end
$var wire 1 ?$ q $end
$var wire 1 K9 d $end
$var wire 1 6! clk $end
$var wire 1 19 rst $end
$var reg 1 L9 state $end
$upscope $end

$scope module dff01[10] $end
$var wire 1 @$ q $end
$var wire 1 M9 d $end
$var wire 1 6! clk $end
$var wire 1 19 rst $end
$var reg 1 N9 state $end
$upscope $end

$scope module dff01[9] $end
$var wire 1 A$ q $end
$var wire 1 O9 d $end
$var wire 1 6! clk $end
$var wire 1 19 rst $end
$var reg 1 P9 state $end
$upscope $end

$scope module dff01[8] $end
$var wire 1 B$ q $end
$var wire 1 Q9 d $end
$var wire 1 6! clk $end
$var wire 1 19 rst $end
$var reg 1 R9 state $end
$upscope $end

$scope module dff01[7] $end
$var wire 1 C$ q $end
$var wire 1 S9 d $end
$var wire 1 6! clk $end
$var wire 1 19 rst $end
$var reg 1 T9 state $end
$upscope $end

$scope module dff01[6] $end
$var wire 1 D$ q $end
$var wire 1 U9 d $end
$var wire 1 6! clk $end
$var wire 1 19 rst $end
$var reg 1 V9 state $end
$upscope $end

$scope module dff01[5] $end
$var wire 1 E$ q $end
$var wire 1 W9 d $end
$var wire 1 6! clk $end
$var wire 1 19 rst $end
$var reg 1 X9 state $end
$upscope $end

$scope module dff01[4] $end
$var wire 1 F$ q $end
$var wire 1 Y9 d $end
$var wire 1 6! clk $end
$var wire 1 19 rst $end
$var reg 1 Z9 state $end
$upscope $end

$scope module dff01[3] $end
$var wire 1 G$ q $end
$var wire 1 [9 d $end
$var wire 1 6! clk $end
$var wire 1 19 rst $end
$var reg 1 \9 state $end
$upscope $end

$scope module dff01[2] $end
$var wire 1 H$ q $end
$var wire 1 ]9 d $end
$var wire 1 6! clk $end
$var wire 1 19 rst $end
$var reg 1 ^9 state $end
$upscope $end

$scope module dff01[1] $end
$var wire 1 I$ q $end
$var wire 1 _9 d $end
$var wire 1 6! clk $end
$var wire 1 19 rst $end
$var reg 1 `9 state $end
$upscope $end

$scope module dff01[0] $end
$var wire 1 J$ q $end
$var wire 1 a9 d $end
$var wire 1 6! clk $end
$var wire 1 19 rst $end
$var reg 1 b9 state $end
$upscope $end
$upscope $end

$scope module dff_IFID_err $end
$var wire 1 |' q $end
$var wire 1 z' d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 c9 state $end
$upscope $end

$scope module dff_IFID_expectedTaken $end
$var wire 1 C( q $end
$var wire 1 A( d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 d9 state $end
$upscope $end
$upscope $end

$scope module stall $end
$var wire 1 L$ NOP_reg $end
$var wire 1 @$ RSData [2] $end
$var wire 1 A$ RSData [1] $end
$var wire 1 B$ RSData [0] $end
$var wire 1 C$ RTData [2] $end
$var wire 1 D$ RTData [1] $end
$var wire 1 E$ RTData [0] $end
$var wire 1 0& RD_ff [2] $end
$var wire 1 1& RD_ff [1] $end
$var wire 1 2& RD_ff [0] $end
$var wire 1 ,( RD_2ff [2] $end
$var wire 1 -( RD_2ff [1] $end
$var wire 1 .( RD_2ff [0] $end
$var wire 1 h$ IDEX_RegSrc [1] $end
$var wire 1 i$ IDEX_RegSrc [0] $end
$var wire 1 g$ IDEX_RegWrt $end
$var wire 1 *( EXDM_RegWrt $end
$var wire 1 *( RegWrt_2ff $end
$var wire 1 g$ RegWrt_ff $end
$var wire 1 :( takeRs_DMWB $end
$var wire 1 ;( takeRt_DMWB $end
$var wire 1 8( takeRs_EXDM $end
$var wire 1 9( takeRt_EXDM $end
$var wire 1 '( Done_DM $end
$var wire 1 e9 Rs_EXDM $end
$var wire 1 f9 Rs_DMWB $end
$var wire 1 g9 Rt_EXDM $end
$var wire 1 h9 Rt_DMWB $end
$upscope $end

$scope module decode0 $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 ;$ instr [15] $end
$var wire 1 <$ instr [14] $end
$var wire 1 =$ instr [13] $end
$var wire 1 >$ instr [12] $end
$var wire 1 ?$ instr [11] $end
$var wire 1 @$ instr [10] $end
$var wire 1 A$ instr [9] $end
$var wire 1 B$ instr [8] $end
$var wire 1 C$ instr [7] $end
$var wire 1 D$ instr [6] $end
$var wire 1 E$ instr [5] $end
$var wire 1 F$ instr [4] $end
$var wire 1 G$ instr [3] $end
$var wire 1 H$ instr [2] $end
$var wire 1 I$ instr [1] $end
$var wire 1 J$ instr [0] $end
$var wire 1 O$ instr_comb [15] $end
$var wire 1 P$ instr_comb [14] $end
$var wire 1 Q$ instr_comb [13] $end
$var wire 1 R$ instr_comb [12] $end
$var wire 1 S$ instr_comb [11] $end
$var wire 1 T$ instr_comb [10] $end
$var wire 1 U$ instr_comb [9] $end
$var wire 1 V$ instr_comb [8] $end
$var wire 1 W$ instr_comb [7] $end
$var wire 1 X$ instr_comb [6] $end
$var wire 1 Y$ instr_comb [5] $end
$var wire 1 Z$ instr_comb [4] $end
$var wire 1 [$ instr_comb [3] $end
$var wire 1 \$ instr_comb [2] $end
$var wire 1 ]$ instr_comb [1] $end
$var wire 1 ^$ instr_comb [0] $end
$var wire 1 B( expectedTaken $end
$var wire 1 ." WB [15] $end
$var wire 1 /" WB [14] $end
$var wire 1 0" WB [13] $end
$var wire 1 1" WB [12] $end
$var wire 1 2" WB [11] $end
$var wire 1 3" WB [10] $end
$var wire 1 4" WB [9] $end
$var wire 1 5" WB [8] $end
$var wire 1 6" WB [7] $end
$var wire 1 7" WB [6] $end
$var wire 1 8" WB [5] $end
$var wire 1 9" WB [4] $end
$var wire 1 :" WB [3] $end
$var wire 1 ;" WB [2] $end
$var wire 1 <" WB [1] $end
$var wire 1 =" WB [0] $end
$var wire 1 +$ PC [15] $end
$var wire 1 ,$ PC [14] $end
$var wire 1 -$ PC [13] $end
$var wire 1 .$ PC [12] $end
$var wire 1 /$ PC [11] $end
$var wire 1 0$ PC [10] $end
$var wire 1 1$ PC [9] $end
$var wire 1 2$ PC [8] $end
$var wire 1 3$ PC [7] $end
$var wire 1 4$ PC [6] $end
$var wire 1 5$ PC [5] $end
$var wire 1 6$ PC [4] $end
$var wire 1 7$ PC [3] $end
$var wire 1 8$ PC [2] $end
$var wire 1 9$ PC [1] $end
$var wire 1 :$ PC [0] $end
$var wire 1 L$ NOP_mech $end
$var wire 1 |' IDF_err $end
$var wire 1 '( Done_DM $end
$var wire 1 @( Done_DM_ff $end
$var wire 1 /( DMWB_RD [2] $end
$var wire 1 0( DMWB_RD [1] $end
$var wire 1 1( DMWB_RD [0] $end
$var wire 1 3& BrchCnd $end
$var wire 1 p$ IDEX_BranchTaken [3] $end
$var wire 1 q$ IDEX_BranchTaken [2] $end
$var wire 1 r$ IDEX_BranchTaken [1] $end
$var wire 1 s$ IDEX_BranchTaken [0] $end
$var wire 1 `# nHaltSig $end
$var wire 1 i# MemRead $end
$var wire 1 b# ImmSrc $end
$var wire 1 i9 nHaltSig_comb $end
$var wire 1 e# ALUSign $end
$var wire 1 g# ALUJmp $end
$var wire 1 h# MemWrt $end
$var wire 1 {' err $end
$var wire 1 )( RegWrt $end
$var wire 1 N$ valid $end
$var wire 1 l# RegSrc [1] $end
$var wire 1 m# RegSrc [0] $end
$var wire 1 n# BSrc [1] $end
$var wire 1 o# BSrc [0] $end
$var wire 1 v# BranchTaken [3] $end
$var wire 1 w# BranchTaken [2] $end
$var wire 1 x# BranchTaken [1] $end
$var wire 1 y# BranchTaken [0] $end
$var wire 1 r# Oper [3] $end
$var wire 1 s# Oper [2] $end
$var wire 1 t# Oper [1] $end
$var wire 1 u# Oper [0] $end
$var wire 1 >" RSData [15] $end
$var wire 1 ?" RSData [14] $end
$var wire 1 @" RSData [13] $end
$var wire 1 A" RSData [12] $end
$var wire 1 B" RSData [11] $end
$var wire 1 C" RSData [10] $end
$var wire 1 D" RSData [9] $end
$var wire 1 E" RSData [8] $end
$var wire 1 F" RSData [7] $end
$var wire 1 G" RSData [6] $end
$var wire 1 H" RSData [5] $end
$var wire 1 I" RSData [4] $end
$var wire 1 J" RSData [3] $end
$var wire 1 K" RSData [2] $end
$var wire 1 L" RSData [1] $end
$var wire 1 M" RSData [0] $end
$var wire 1 "$ Rs [2] $end
$var wire 1 #$ Rs [1] $end
$var wire 1 $$ Rs [0] $end
$var wire 1 }# Rt [2] $end
$var wire 1 ~# Rt [1] $end
$var wire 1 !$ Rt [0] $end
$var wire 1 N" RTData [15] $end
$var wire 1 O" RTData [14] $end
$var wire 1 P" RTData [13] $end
$var wire 1 Q" RTData [12] $end
$var wire 1 R" RTData [11] $end
$var wire 1 S" RTData [10] $end
$var wire 1 T" RTData [9] $end
$var wire 1 U" RTData [8] $end
$var wire 1 V" RTData [7] $end
$var wire 1 W" RTData [6] $end
$var wire 1 X" RTData [5] $end
$var wire 1 Y" RTData [4] $end
$var wire 1 Z" RTData [3] $end
$var wire 1 [" RTData [2] $end
$var wire 1 \" RTData [1] $end
$var wire 1 ]" RTData [0] $end
$var wire 1 ~" Imm5 [15] $end
$var wire 1 !# Imm5 [14] $end
$var wire 1 "# Imm5 [13] $end
$var wire 1 ## Imm5 [12] $end
$var wire 1 $# Imm5 [11] $end
$var wire 1 %# Imm5 [10] $end
$var wire 1 &# Imm5 [9] $end
$var wire 1 '# Imm5 [8] $end
$var wire 1 (# Imm5 [7] $end
$var wire 1 )# Imm5 [6] $end
$var wire 1 *# Imm5 [5] $end
$var wire 1 +# Imm5 [4] $end
$var wire 1 ,# Imm5 [3] $end
$var wire 1 -# Imm5 [2] $end
$var wire 1 .# Imm5 [1] $end
$var wire 1 /# Imm5 [0] $end
$var wire 1 0# Imm8 [15] $end
$var wire 1 1# Imm8 [14] $end
$var wire 1 2# Imm8 [13] $end
$var wire 1 3# Imm8 [12] $end
$var wire 1 4# Imm8 [11] $end
$var wire 1 5# Imm8 [10] $end
$var wire 1 6# Imm8 [9] $end
$var wire 1 7# Imm8 [8] $end
$var wire 1 8# Imm8 [7] $end
$var wire 1 9# Imm8 [6] $end
$var wire 1 :# Imm8 [5] $end
$var wire 1 ;# Imm8 [4] $end
$var wire 1 <# Imm8 [3] $end
$var wire 1 =# Imm8 [2] $end
$var wire 1 ># Imm8 [1] $end
$var wire 1 ?# Imm8 [0] $end
$var wire 1 @# sImm8 [15] $end
$var wire 1 A# sImm8 [14] $end
$var wire 1 B# sImm8 [13] $end
$var wire 1 C# sImm8 [12] $end
$var wire 1 D# sImm8 [11] $end
$var wire 1 E# sImm8 [10] $end
$var wire 1 F# sImm8 [9] $end
$var wire 1 G# sImm8 [8] $end
$var wire 1 H# sImm8 [7] $end
$var wire 1 I# sImm8 [6] $end
$var wire 1 J# sImm8 [5] $end
$var wire 1 K# sImm8 [4] $end
$var wire 1 L# sImm8 [3] $end
$var wire 1 M# sImm8 [2] $end
$var wire 1 N# sImm8 [1] $end
$var wire 1 O# sImm8 [0] $end
$var wire 1 P# sImm11 [15] $end
$var wire 1 Q# sImm11 [14] $end
$var wire 1 R# sImm11 [13] $end
$var wire 1 S# sImm11 [12] $end
$var wire 1 T# sImm11 [11] $end
$var wire 1 U# sImm11 [10] $end
$var wire 1 V# sImm11 [9] $end
$var wire 1 W# sImm11 [8] $end
$var wire 1 X# sImm11 [7] $end
$var wire 1 Y# sImm11 [6] $end
$var wire 1 Z# sImm11 [5] $end
$var wire 1 [# sImm11 [4] $end
$var wire 1 \# sImm11 [3] $end
$var wire 1 ]# sImm11 [2] $end
$var wire 1 ^# sImm11 [1] $end
$var wire 1 _# sImm11 [0] $end
$var wire 1 l! PC_Next [15] $end
$var wire 1 m! PC_Next [14] $end
$var wire 1 n! PC_Next [13] $end
$var wire 1 o! PC_Next [12] $end
$var wire 1 p! PC_Next [11] $end
$var wire 1 q! PC_Next [10] $end
$var wire 1 r! PC_Next [9] $end
$var wire 1 s! PC_Next [8] $end
$var wire 1 t! PC_Next [7] $end
$var wire 1 u! PC_Next [6] $end
$var wire 1 v! PC_Next [5] $end
$var wire 1 w! PC_Next [4] $end
$var wire 1 x! PC_Next [3] $end
$var wire 1 y! PC_Next [2] $end
$var wire 1 z! PC_Next [1] $end
$var wire 1 {! PC_Next [0] $end
$var wire 1 c# invA $end
$var wire 1 d# invB $end
$var wire 1 f# Cin $end
$var wire 1 D( actualTaken $end
$var wire 1 E( misprediction $end
$var wire 1 z# RD [2] $end
$var wire 1 {# RD [1] $end
$var wire 1 |# RD [0] $end
$var wire 1 K$ NOP $end
$var wire 1 +( DMWB_RegWrt $end
$var wire 1 4& NOP_Branch $end
$var wire 1 j9 ZeroExt $end
$var wire 1 k9 RegWrt_nflopped $end
$var wire 1 l9 ALUOpr [5] $end
$var wire 1 m9 ALUOpr [4] $end
$var wire 1 n9 ALUOpr [3] $end
$var wire 1 o9 ALUOpr [2] $end
$var wire 1 p9 ALUOpr [1] $end
$var wire 1 q9 ALUOpr [0] $end
$var wire 1 r9 RegDst [1] $end
$var wire 1 s9 RegDst [0] $end
$var wire 1 t9 RD_nflopped [2] $end
$var wire 1 u9 RD_nflopped [1] $end
$var wire 1 v9 RD_nflopped [0] $end
$var wire 1 w9 MemRead_nflopped $end
$var wire 1 x9 ImmSrc_nflopped $end
$var wire 1 y9 ALUSign_nflopped $end
$var wire 1 z9 ALUJmp_nflopped $end
$var wire 1 {9 MemWrt_nflopped $end
$var wire 1 |9 nHaltSig_nflopped $end
$var wire 1 }9 reg_err $end
$var wire 1 ~9 control_err $end
$var wire 1 !: RegWrt_control $end
$var wire 1 ": MemWrt_control $end
$var wire 1 #: nHaltSig_control $end
$var wire 1 $: ALUJmp_control $end
$var wire 1 %: MemRead_control $end
$var wire 1 &: BranchTaken_control [3] $end
$var wire 1 ': BranchTaken_control [2] $end
$var wire 1 (: BranchTaken_control [1] $end
$var wire 1 ): BranchTaken_control [0] $end
$var wire 1 *: rst_ff $end

$scope module dff_rst $end
$var wire 1 *: q $end
$var wire 1 8! d $end
$var wire 1 6! clk $end
$var wire 1 +: rst $end
$var reg 1 ,: state $end
$upscope $end

$scope module regFile0 $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 @$ read1RegSel [2] $end
$var wire 1 A$ read1RegSel [1] $end
$var wire 1 B$ read1RegSel [0] $end
$var wire 1 C$ read2RegSel [2] $end
$var wire 1 D$ read2RegSel [1] $end
$var wire 1 E$ read2RegSel [0] $end
$var wire 1 /( writeRegSel [2] $end
$var wire 1 0( writeRegSel [1] $end
$var wire 1 1( writeRegSel [0] $end
$var wire 1 ." writeData [15] $end
$var wire 1 /" writeData [14] $end
$var wire 1 0" writeData [13] $end
$var wire 1 1" writeData [12] $end
$var wire 1 2" writeData [11] $end
$var wire 1 3" writeData [10] $end
$var wire 1 4" writeData [9] $end
$var wire 1 5" writeData [8] $end
$var wire 1 6" writeData [7] $end
$var wire 1 7" writeData [6] $end
$var wire 1 8" writeData [5] $end
$var wire 1 9" writeData [4] $end
$var wire 1 :" writeData [3] $end
$var wire 1 ;" writeData [2] $end
$var wire 1 <" writeData [1] $end
$var wire 1 =" writeData [0] $end
$var wire 1 +( writeEn $end
$var wire 1 >" read1Data [15] $end
$var wire 1 ?" read1Data [14] $end
$var wire 1 @" read1Data [13] $end
$var wire 1 A" read1Data [12] $end
$var wire 1 B" read1Data [11] $end
$var wire 1 C" read1Data [10] $end
$var wire 1 D" read1Data [9] $end
$var wire 1 E" read1Data [8] $end
$var wire 1 F" read1Data [7] $end
$var wire 1 G" read1Data [6] $end
$var wire 1 H" read1Data [5] $end
$var wire 1 I" read1Data [4] $end
$var wire 1 J" read1Data [3] $end
$var wire 1 K" read1Data [2] $end
$var wire 1 L" read1Data [1] $end
$var wire 1 M" read1Data [0] $end
$var wire 1 N" read2Data [15] $end
$var wire 1 O" read2Data [14] $end
$var wire 1 P" read2Data [13] $end
$var wire 1 Q" read2Data [12] $end
$var wire 1 R" read2Data [11] $end
$var wire 1 S" read2Data [10] $end
$var wire 1 T" read2Data [9] $end
$var wire 1 U" read2Data [8] $end
$var wire 1 V" read2Data [7] $end
$var wire 1 W" read2Data [6] $end
$var wire 1 X" read2Data [5] $end
$var wire 1 Y" read2Data [4] $end
$var wire 1 Z" read2Data [3] $end
$var wire 1 [" read2Data [2] $end
$var wire 1 \" read2Data [1] $end
$var wire 1 ]" read2Data [0] $end
$var wire 1 }9 err $end
$var wire 1 -: internal_read1Data [15] $end
$var wire 1 .: internal_read1Data [14] $end
$var wire 1 /: internal_read1Data [13] $end
$var wire 1 0: internal_read1Data [12] $end
$var wire 1 1: internal_read1Data [11] $end
$var wire 1 2: internal_read1Data [10] $end
$var wire 1 3: internal_read1Data [9] $end
$var wire 1 4: internal_read1Data [8] $end
$var wire 1 5: internal_read1Data [7] $end
$var wire 1 6: internal_read1Data [6] $end
$var wire 1 7: internal_read1Data [5] $end
$var wire 1 8: internal_read1Data [4] $end
$var wire 1 9: internal_read1Data [3] $end
$var wire 1 :: internal_read1Data [2] $end
$var wire 1 ;: internal_read1Data [1] $end
$var wire 1 <: internal_read1Data [0] $end
$var wire 1 =: internal_read2Data [15] $end
$var wire 1 >: internal_read2Data [14] $end
$var wire 1 ?: internal_read2Data [13] $end
$var wire 1 @: internal_read2Data [12] $end
$var wire 1 A: internal_read2Data [11] $end
$var wire 1 B: internal_read2Data [10] $end
$var wire 1 C: internal_read2Data [9] $end
$var wire 1 D: internal_read2Data [8] $end
$var wire 1 E: internal_read2Data [7] $end
$var wire 1 F: internal_read2Data [6] $end
$var wire 1 G: internal_read2Data [5] $end
$var wire 1 H: internal_read2Data [4] $end
$var wire 1 I: internal_read2Data [3] $end
$var wire 1 J: internal_read2Data [2] $end
$var wire 1 K: internal_read2Data [1] $end
$var wire 1 L: internal_read2Data [0] $end

$scope module rf $end
$var parameter 32 M: BIT_WIDTH $end
$var parameter 32 N: BIT_SIZE $end
$var parameter 32 O: REG_NUMS $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 @$ read1RegSel [2] $end
$var wire 1 A$ read1RegSel [1] $end
$var wire 1 B$ read1RegSel [0] $end
$var wire 1 C$ read2RegSel [2] $end
$var wire 1 D$ read2RegSel [1] $end
$var wire 1 E$ read2RegSel [0] $end
$var wire 1 /( writeRegSel [2] $end
$var wire 1 0( writeRegSel [1] $end
$var wire 1 1( writeRegSel [0] $end
$var wire 1 ." writeData [15] $end
$var wire 1 /" writeData [14] $end
$var wire 1 0" writeData [13] $end
$var wire 1 1" writeData [12] $end
$var wire 1 2" writeData [11] $end
$var wire 1 3" writeData [10] $end
$var wire 1 4" writeData [9] $end
$var wire 1 5" writeData [8] $end
$var wire 1 6" writeData [7] $end
$var wire 1 7" writeData [6] $end
$var wire 1 8" writeData [5] $end
$var wire 1 9" writeData [4] $end
$var wire 1 :" writeData [3] $end
$var wire 1 ;" writeData [2] $end
$var wire 1 <" writeData [1] $end
$var wire 1 =" writeData [0] $end
$var wire 1 +( writeEn $end
$var wire 1 -: read1Data [15] $end
$var wire 1 .: read1Data [14] $end
$var wire 1 /: read1Data [13] $end
$var wire 1 0: read1Data [12] $end
$var wire 1 1: read1Data [11] $end
$var wire 1 2: read1Data [10] $end
$var wire 1 3: read1Data [9] $end
$var wire 1 4: read1Data [8] $end
$var wire 1 5: read1Data [7] $end
$var wire 1 6: read1Data [6] $end
$var wire 1 7: read1Data [5] $end
$var wire 1 8: read1Data [4] $end
$var wire 1 9: read1Data [3] $end
$var wire 1 :: read1Data [2] $end
$var wire 1 ;: read1Data [1] $end
$var wire 1 <: read1Data [0] $end
$var wire 1 =: read2Data [15] $end
$var wire 1 >: read2Data [14] $end
$var wire 1 ?: read2Data [13] $end
$var wire 1 @: read2Data [12] $end
$var wire 1 A: read2Data [11] $end
$var wire 1 B: read2Data [10] $end
$var wire 1 C: read2Data [9] $end
$var wire 1 D: read2Data [8] $end
$var wire 1 E: read2Data [7] $end
$var wire 1 F: read2Data [6] $end
$var wire 1 G: read2Data [5] $end
$var wire 1 H: read2Data [4] $end
$var wire 1 I: read2Data [3] $end
$var wire 1 J: read2Data [2] $end
$var wire 1 K: read2Data [1] $end
$var wire 1 L: read2Data [0] $end
$var wire 1 }9 err $end
$var wire 1 P: r0 [15] $end
$var wire 1 Q: r0 [14] $end
$var wire 1 R: r0 [13] $end
$var wire 1 S: r0 [12] $end
$var wire 1 T: r0 [11] $end
$var wire 1 U: r0 [10] $end
$var wire 1 V: r0 [9] $end
$var wire 1 W: r0 [8] $end
$var wire 1 X: r0 [7] $end
$var wire 1 Y: r0 [6] $end
$var wire 1 Z: r0 [5] $end
$var wire 1 [: r0 [4] $end
$var wire 1 \: r0 [3] $end
$var wire 1 ]: r0 [2] $end
$var wire 1 ^: r0 [1] $end
$var wire 1 _: r0 [0] $end
$var wire 1 `: r1 [15] $end
$var wire 1 a: r1 [14] $end
$var wire 1 b: r1 [13] $end
$var wire 1 c: r1 [12] $end
$var wire 1 d: r1 [11] $end
$var wire 1 e: r1 [10] $end
$var wire 1 f: r1 [9] $end
$var wire 1 g: r1 [8] $end
$var wire 1 h: r1 [7] $end
$var wire 1 i: r1 [6] $end
$var wire 1 j: r1 [5] $end
$var wire 1 k: r1 [4] $end
$var wire 1 l: r1 [3] $end
$var wire 1 m: r1 [2] $end
$var wire 1 n: r1 [1] $end
$var wire 1 o: r1 [0] $end
$var wire 1 p: r2 [15] $end
$var wire 1 q: r2 [14] $end
$var wire 1 r: r2 [13] $end
$var wire 1 s: r2 [12] $end
$var wire 1 t: r2 [11] $end
$var wire 1 u: r2 [10] $end
$var wire 1 v: r2 [9] $end
$var wire 1 w: r2 [8] $end
$var wire 1 x: r2 [7] $end
$var wire 1 y: r2 [6] $end
$var wire 1 z: r2 [5] $end
$var wire 1 {: r2 [4] $end
$var wire 1 |: r2 [3] $end
$var wire 1 }: r2 [2] $end
$var wire 1 ~: r2 [1] $end
$var wire 1 !; r2 [0] $end
$var wire 1 "; r3 [15] $end
$var wire 1 #; r3 [14] $end
$var wire 1 $; r3 [13] $end
$var wire 1 %; r3 [12] $end
$var wire 1 &; r3 [11] $end
$var wire 1 '; r3 [10] $end
$var wire 1 (; r3 [9] $end
$var wire 1 ); r3 [8] $end
$var wire 1 *; r3 [7] $end
$var wire 1 +; r3 [6] $end
$var wire 1 ,; r3 [5] $end
$var wire 1 -; r3 [4] $end
$var wire 1 .; r3 [3] $end
$var wire 1 /; r3 [2] $end
$var wire 1 0; r3 [1] $end
$var wire 1 1; r3 [0] $end
$var wire 1 2; r4 [15] $end
$var wire 1 3; r4 [14] $end
$var wire 1 4; r4 [13] $end
$var wire 1 5; r4 [12] $end
$var wire 1 6; r4 [11] $end
$var wire 1 7; r4 [10] $end
$var wire 1 8; r4 [9] $end
$var wire 1 9; r4 [8] $end
$var wire 1 :; r4 [7] $end
$var wire 1 ;; r4 [6] $end
$var wire 1 <; r4 [5] $end
$var wire 1 =; r4 [4] $end
$var wire 1 >; r4 [3] $end
$var wire 1 ?; r4 [2] $end
$var wire 1 @; r4 [1] $end
$var wire 1 A; r4 [0] $end
$var wire 1 B; r5 [15] $end
$var wire 1 C; r5 [14] $end
$var wire 1 D; r5 [13] $end
$var wire 1 E; r5 [12] $end
$var wire 1 F; r5 [11] $end
$var wire 1 G; r5 [10] $end
$var wire 1 H; r5 [9] $end
$var wire 1 I; r5 [8] $end
$var wire 1 J; r5 [7] $end
$var wire 1 K; r5 [6] $end
$var wire 1 L; r5 [5] $end
$var wire 1 M; r5 [4] $end
$var wire 1 N; r5 [3] $end
$var wire 1 O; r5 [2] $end
$var wire 1 P; r5 [1] $end
$var wire 1 Q; r5 [0] $end
$var wire 1 R; r6 [15] $end
$var wire 1 S; r6 [14] $end
$var wire 1 T; r6 [13] $end
$var wire 1 U; r6 [12] $end
$var wire 1 V; r6 [11] $end
$var wire 1 W; r6 [10] $end
$var wire 1 X; r6 [9] $end
$var wire 1 Y; r6 [8] $end
$var wire 1 Z; r6 [7] $end
$var wire 1 [; r6 [6] $end
$var wire 1 \; r6 [5] $end
$var wire 1 ]; r6 [4] $end
$var wire 1 ^; r6 [3] $end
$var wire 1 _; r6 [2] $end
$var wire 1 `; r6 [1] $end
$var wire 1 a; r6 [0] $end
$var wire 1 b; r7 [15] $end
$var wire 1 c; r7 [14] $end
$var wire 1 d; r7 [13] $end
$var wire 1 e; r7 [12] $end
$var wire 1 f; r7 [11] $end
$var wire 1 g; r7 [10] $end
$var wire 1 h; r7 [9] $end
$var wire 1 i; r7 [8] $end
$var wire 1 j; r7 [7] $end
$var wire 1 k; r7 [6] $end
$var wire 1 l; r7 [5] $end
$var wire 1 m; r7 [4] $end
$var wire 1 n; r7 [3] $end
$var wire 1 o; r7 [2] $end
$var wire 1 p; r7 [1] $end
$var wire 1 q; r7 [0] $end
$var wire 1 r; we [15] $end
$var wire 1 s; we [14] $end
$var wire 1 t; we [13] $end
$var wire 1 u; we [12] $end
$var wire 1 v; we [11] $end
$var wire 1 w; we [10] $end
$var wire 1 x; we [9] $end
$var wire 1 y; we [8] $end
$var wire 1 z; we [7] $end
$var wire 1 {; we [6] $end
$var wire 1 |; we [5] $end
$var wire 1 }; we [4] $end
$var wire 1 ~; we [3] $end
$var wire 1 !< we [2] $end
$var wire 1 "< we [1] $end
$var wire 1 #< we [0] $end

$scope module s1 $end
$var parameter 32 $< OPERAND_WIDTH $end
$var parameter 32 %< SHAMT_WIDTH $end
$var parameter 32 &< NUM_OPERATIONS $end
$var wire 1 '< In [15] $end
$var wire 1 (< In [14] $end
$var wire 1 )< In [13] $end
$var wire 1 *< In [12] $end
$var wire 1 +< In [11] $end
$var wire 1 ,< In [10] $end
$var wire 1 -< In [9] $end
$var wire 1 .< In [8] $end
$var wire 1 /< In [7] $end
$var wire 1 0< In [6] $end
$var wire 1 1< In [5] $end
$var wire 1 2< In [4] $end
$var wire 1 3< In [3] $end
$var wire 1 4< In [2] $end
$var wire 1 5< In [1] $end
$var wire 1 +( In [0] $end
$var wire 1 6< ShAmt [3] $end
$var wire 1 /( ShAmt [2] $end
$var wire 1 0( ShAmt [1] $end
$var wire 1 1( ShAmt [0] $end
$var wire 1 7< Oper [1] $end
$var wire 1 8< Oper [0] $end
$var wire 1 r; Out [15] $end
$var wire 1 s; Out [14] $end
$var wire 1 t; Out [13] $end
$var wire 1 u; Out [12] $end
$var wire 1 v; Out [11] $end
$var wire 1 w; Out [10] $end
$var wire 1 x; Out [9] $end
$var wire 1 y; Out [8] $end
$var wire 1 z; Out [7] $end
$var wire 1 {; Out [6] $end
$var wire 1 |; Out [5] $end
$var wire 1 }; Out [4] $end
$var wire 1 ~; Out [3] $end
$var wire 1 !< Out [2] $end
$var wire 1 "< Out [1] $end
$var wire 1 #< Out [0] $end
$var wire 1 9< s0 [15] $end
$var wire 1 :< s0 [14] $end
$var wire 1 ;< s0 [13] $end
$var wire 1 << s0 [12] $end
$var wire 1 =< s0 [11] $end
$var wire 1 >< s0 [10] $end
$var wire 1 ?< s0 [9] $end
$var wire 1 @< s0 [8] $end
$var wire 1 A< s0 [7] $end
$var wire 1 B< s0 [6] $end
$var wire 1 C< s0 [5] $end
$var wire 1 D< s0 [4] $end
$var wire 1 E< s0 [3] $end
$var wire 1 F< s0 [2] $end
$var wire 1 G< s0 [1] $end
$var wire 1 H< s0 [0] $end
$var wire 1 I< s1 [15] $end
$var wire 1 J< s1 [14] $end
$var wire 1 K< s1 [13] $end
$var wire 1 L< s1 [12] $end
$var wire 1 M< s1 [11] $end
$var wire 1 N< s1 [10] $end
$var wire 1 O< s1 [9] $end
$var wire 1 P< s1 [8] $end
$var wire 1 Q< s1 [7] $end
$var wire 1 R< s1 [6] $end
$var wire 1 S< s1 [5] $end
$var wire 1 T< s1 [4] $end
$var wire 1 U< s1 [3] $end
$var wire 1 V< s1 [2] $end
$var wire 1 W< s1 [1] $end
$var wire 1 X< s1 [0] $end
$var wire 1 Y< s2 [15] $end
$var wire 1 Z< s2 [14] $end
$var wire 1 [< s2 [13] $end
$var wire 1 \< s2 [12] $end
$var wire 1 ]< s2 [11] $end
$var wire 1 ^< s2 [10] $end
$var wire 1 _< s2 [9] $end
$var wire 1 `< s2 [8] $end
$var wire 1 a< s2 [7] $end
$var wire 1 b< s2 [6] $end
$var wire 1 c< s2 [5] $end
$var wire 1 d< s2 [4] $end
$var wire 1 e< s2 [3] $end
$var wire 1 f< s2 [2] $end
$var wire 1 g< s2 [1] $end
$var wire 1 h< s2 [0] $end
$var wire 1 i< s3 [15] $end
$var wire 1 j< s3 [14] $end
$var wire 1 k< s3 [13] $end
$var wire 1 l< s3 [12] $end
$var wire 1 m< s3 [11] $end
$var wire 1 n< s3 [10] $end
$var wire 1 o< s3 [9] $end
$var wire 1 p< s3 [8] $end
$var wire 1 q< s3 [7] $end
$var wire 1 r< s3 [6] $end
$var wire 1 s< s3 [5] $end
$var wire 1 t< s3 [4] $end
$var wire 1 u< s3 [3] $end
$var wire 1 v< s3 [2] $end
$var wire 1 w< s3 [1] $end
$var wire 1 x< s3 [0] $end
$var wire 1 y< temp_out_sh0 [15] $end
$var wire 1 z< temp_out_sh0 [14] $end
$var wire 1 {< temp_out_sh0 [13] $end
$var wire 1 |< temp_out_sh0 [12] $end
$var wire 1 }< temp_out_sh0 [11] $end
$var wire 1 ~< temp_out_sh0 [10] $end
$var wire 1 != temp_out_sh0 [9] $end
$var wire 1 "= temp_out_sh0 [8] $end
$var wire 1 #= temp_out_sh0 [7] $end
$var wire 1 $= temp_out_sh0 [6] $end
$var wire 1 %= temp_out_sh0 [5] $end
$var wire 1 &= temp_out_sh0 [4] $end
$var wire 1 '= temp_out_sh0 [3] $end
$var wire 1 (= temp_out_sh0 [2] $end
$var wire 1 )= temp_out_sh0 [1] $end
$var wire 1 *= temp_out_sh0 [0] $end
$var wire 1 += temp_out_sh1 [15] $end
$var wire 1 ,= temp_out_sh1 [14] $end
$var wire 1 -= temp_out_sh1 [13] $end
$var wire 1 .= temp_out_sh1 [12] $end
$var wire 1 /= temp_out_sh1 [11] $end
$var wire 1 0= temp_out_sh1 [10] $end
$var wire 1 1= temp_out_sh1 [9] $end
$var wire 1 2= temp_out_sh1 [8] $end
$var wire 1 3= temp_out_sh1 [7] $end
$var wire 1 4= temp_out_sh1 [6] $end
$var wire 1 5= temp_out_sh1 [5] $end
$var wire 1 6= temp_out_sh1 [4] $end
$var wire 1 7= temp_out_sh1 [3] $end
$var wire 1 8= temp_out_sh1 [2] $end
$var wire 1 9= temp_out_sh1 [1] $end
$var wire 1 := temp_out_sh1 [0] $end
$var wire 1 ;= temp_out_sh2 [15] $end
$var wire 1 <= temp_out_sh2 [14] $end
$var wire 1 == temp_out_sh2 [13] $end
$var wire 1 >= temp_out_sh2 [12] $end
$var wire 1 ?= temp_out_sh2 [11] $end
$var wire 1 @= temp_out_sh2 [10] $end
$var wire 1 A= temp_out_sh2 [9] $end
$var wire 1 B= temp_out_sh2 [8] $end
$var wire 1 C= temp_out_sh2 [7] $end
$var wire 1 D= temp_out_sh2 [6] $end
$var wire 1 E= temp_out_sh2 [5] $end
$var wire 1 F= temp_out_sh2 [4] $end
$var wire 1 G= temp_out_sh2 [3] $end
$var wire 1 H= temp_out_sh2 [2] $end
$var wire 1 I= temp_out_sh2 [1] $end
$var wire 1 J= temp_out_sh2 [0] $end
$var wire 1 K= temp_out_sh3 [15] $end
$var wire 1 L= temp_out_sh3 [14] $end
$var wire 1 M= temp_out_sh3 [13] $end
$var wire 1 N= temp_out_sh3 [12] $end
$var wire 1 O= temp_out_sh3 [11] $end
$var wire 1 P= temp_out_sh3 [10] $end
$var wire 1 Q= temp_out_sh3 [9] $end
$var wire 1 R= temp_out_sh3 [8] $end
$var wire 1 S= temp_out_sh3 [7] $end
$var wire 1 T= temp_out_sh3 [6] $end
$var wire 1 U= temp_out_sh3 [5] $end
$var wire 1 V= temp_out_sh3 [4] $end
$var wire 1 W= temp_out_sh3 [3] $end
$var wire 1 X= temp_out_sh3 [2] $end
$var wire 1 Y= temp_out_sh3 [1] $end
$var wire 1 Z= temp_out_sh3 [0] $end

$scope module bs0 $end
$var wire 1 '< in [15] $end
$var wire 1 (< in [14] $end
$var wire 1 )< in [13] $end
$var wire 1 *< in [12] $end
$var wire 1 +< in [11] $end
$var wire 1 ,< in [10] $end
$var wire 1 -< in [9] $end
$var wire 1 .< in [8] $end
$var wire 1 /< in [7] $end
$var wire 1 0< in [6] $end
$var wire 1 1< in [5] $end
$var wire 1 2< in [4] $end
$var wire 1 3< in [3] $end
$var wire 1 4< in [2] $end
$var wire 1 5< in [1] $end
$var wire 1 +( in [0] $end
$var wire 1 7< oper [1] $end
$var wire 1 8< oper [0] $end
$var wire 1 y< out [15] $end
$var wire 1 z< out [14] $end
$var wire 1 {< out [13] $end
$var wire 1 |< out [12] $end
$var wire 1 }< out [11] $end
$var wire 1 ~< out [10] $end
$var wire 1 != out [9] $end
$var wire 1 "= out [8] $end
$var wire 1 #= out [7] $end
$var wire 1 $= out [6] $end
$var wire 1 %= out [5] $end
$var wire 1 &= out [4] $end
$var wire 1 '= out [3] $end
$var wire 1 (= out [2] $end
$var wire 1 )= out [1] $end
$var wire 1 *= out [0] $end
$upscope $end

$scope module bs1 $end
$var wire 1 9< in [15] $end
$var wire 1 :< in [14] $end
$var wire 1 ;< in [13] $end
$var wire 1 << in [12] $end
$var wire 1 =< in [11] $end
$var wire 1 >< in [10] $end
$var wire 1 ?< in [9] $end
$var wire 1 @< in [8] $end
$var wire 1 A< in [7] $end
$var wire 1 B< in [6] $end
$var wire 1 C< in [5] $end
$var wire 1 D< in [4] $end
$var wire 1 E< in [3] $end
$var wire 1 F< in [2] $end
$var wire 1 G< in [1] $end
$var wire 1 H< in [0] $end
$var wire 1 7< oper [1] $end
$var wire 1 8< oper [0] $end
$var wire 1 += out [15] $end
$var wire 1 ,= out [14] $end
$var wire 1 -= out [13] $end
$var wire 1 .= out [12] $end
$var wire 1 /= out [11] $end
$var wire 1 0= out [10] $end
$var wire 1 1= out [9] $end
$var wire 1 2= out [8] $end
$var wire 1 3= out [7] $end
$var wire 1 4= out [6] $end
$var wire 1 5= out [5] $end
$var wire 1 6= out [4] $end
$var wire 1 7= out [3] $end
$var wire 1 8= out [2] $end
$var wire 1 9= out [1] $end
$var wire 1 := out [0] $end
$upscope $end

$scope module bs2 $end
$var wire 1 I< in [15] $end
$var wire 1 J< in [14] $end
$var wire 1 K< in [13] $end
$var wire 1 L< in [12] $end
$var wire 1 M< in [11] $end
$var wire 1 N< in [10] $end
$var wire 1 O< in [9] $end
$var wire 1 P< in [8] $end
$var wire 1 Q< in [7] $end
$var wire 1 R< in [6] $end
$var wire 1 S< in [5] $end
$var wire 1 T< in [4] $end
$var wire 1 U< in [3] $end
$var wire 1 V< in [2] $end
$var wire 1 W< in [1] $end
$var wire 1 X< in [0] $end
$var wire 1 7< oper [1] $end
$var wire 1 8< oper [0] $end
$var wire 1 ;= out [15] $end
$var wire 1 <= out [14] $end
$var wire 1 == out [13] $end
$var wire 1 >= out [12] $end
$var wire 1 ?= out [11] $end
$var wire 1 @= out [10] $end
$var wire 1 A= out [9] $end
$var wire 1 B= out [8] $end
$var wire 1 C= out [7] $end
$var wire 1 D= out [6] $end
$var wire 1 E= out [5] $end
$var wire 1 F= out [4] $end
$var wire 1 G= out [3] $end
$var wire 1 H= out [2] $end
$var wire 1 I= out [1] $end
$var wire 1 J= out [0] $end
$upscope $end

$scope module bs3 $end
$var wire 1 Y< in [15] $end
$var wire 1 Z< in [14] $end
$var wire 1 [< in [13] $end
$var wire 1 \< in [12] $end
$var wire 1 ]< in [11] $end
$var wire 1 ^< in [10] $end
$var wire 1 _< in [9] $end
$var wire 1 `< in [8] $end
$var wire 1 a< in [7] $end
$var wire 1 b< in [6] $end
$var wire 1 c< in [5] $end
$var wire 1 d< in [4] $end
$var wire 1 e< in [3] $end
$var wire 1 f< in [2] $end
$var wire 1 g< in [1] $end
$var wire 1 h< in [0] $end
$var wire 1 7< oper [1] $end
$var wire 1 8< oper [0] $end
$var wire 1 K= out [15] $end
$var wire 1 L= out [14] $end
$var wire 1 M= out [13] $end
$var wire 1 N= out [12] $end
$var wire 1 O= out [11] $end
$var wire 1 P= out [10] $end
$var wire 1 Q= out [9] $end
$var wire 1 R= out [8] $end
$var wire 1 S= out [7] $end
$var wire 1 T= out [6] $end
$var wire 1 U= out [5] $end
$var wire 1 V= out [4] $end
$var wire 1 W= out [3] $end
$var wire 1 X= out [2] $end
$var wire 1 Y= out [1] $end
$var wire 1 Z= out [0] $end
$upscope $end
$upscope $end

$scope module registers[7] $end
$var parameter 32 [= BIT_WIDTH $end
$var parameter 32 \= BIT_SIZE $end
$var parameter 32 ]= REG_NUMS $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 z; we $end
$var wire 1 ." w [15] $end
$var wire 1 /" w [14] $end
$var wire 1 0" w [13] $end
$var wire 1 1" w [12] $end
$var wire 1 2" w [11] $end
$var wire 1 3" w [10] $end
$var wire 1 4" w [9] $end
$var wire 1 5" w [8] $end
$var wire 1 6" w [7] $end
$var wire 1 7" w [6] $end
$var wire 1 8" w [5] $end
$var wire 1 9" w [4] $end
$var wire 1 :" w [3] $end
$var wire 1 ;" w [2] $end
$var wire 1 <" w [1] $end
$var wire 1 =" w [0] $end
$var wire 1 b; r [15] $end
$var wire 1 c; r [14] $end
$var wire 1 d; r [13] $end
$var wire 1 e; r [12] $end
$var wire 1 f; r [11] $end
$var wire 1 g; r [10] $end
$var wire 1 h; r [9] $end
$var wire 1 i; r [8] $end
$var wire 1 j; r [7] $end
$var wire 1 k; r [6] $end
$var wire 1 l; r [5] $end
$var wire 1 m; r [4] $end
$var wire 1 n; r [3] $end
$var wire 1 o; r [2] $end
$var wire 1 p; r [1] $end
$var wire 1 q; r [0] $end

$scope module dff01[15] $end
$var wire 1 b; q $end
$var wire 1 ^= d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 _= state $end
$upscope $end

$scope module dff01[14] $end
$var wire 1 c; q $end
$var wire 1 `= d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 a= state $end
$upscope $end

$scope module dff01[13] $end
$var wire 1 d; q $end
$var wire 1 b= d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 c= state $end
$upscope $end

$scope module dff01[12] $end
$var wire 1 e; q $end
$var wire 1 d= d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 e= state $end
$upscope $end

$scope module dff01[11] $end
$var wire 1 f; q $end
$var wire 1 f= d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 g= state $end
$upscope $end

$scope module dff01[10] $end
$var wire 1 g; q $end
$var wire 1 h= d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 i= state $end
$upscope $end

$scope module dff01[9] $end
$var wire 1 h; q $end
$var wire 1 j= d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 k= state $end
$upscope $end

$scope module dff01[8] $end
$var wire 1 i; q $end
$var wire 1 l= d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 m= state $end
$upscope $end

$scope module dff01[7] $end
$var wire 1 j; q $end
$var wire 1 n= d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 o= state $end
$upscope $end

$scope module dff01[6] $end
$var wire 1 k; q $end
$var wire 1 p= d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 q= state $end
$upscope $end

$scope module dff01[5] $end
$var wire 1 l; q $end
$var wire 1 r= d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 s= state $end
$upscope $end

$scope module dff01[4] $end
$var wire 1 m; q $end
$var wire 1 t= d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 u= state $end
$upscope $end

$scope module dff01[3] $end
$var wire 1 n; q $end
$var wire 1 v= d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 w= state $end
$upscope $end

$scope module dff01[2] $end
$var wire 1 o; q $end
$var wire 1 x= d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 y= state $end
$upscope $end

$scope module dff01[1] $end
$var wire 1 p; q $end
$var wire 1 z= d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 {= state $end
$upscope $end

$scope module dff01[0] $end
$var wire 1 q; q $end
$var wire 1 |= d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 }= state $end
$upscope $end
$upscope $end

$scope module registers[6] $end
$var parameter 32 ~= BIT_WIDTH $end
$var parameter 32 !> BIT_SIZE $end
$var parameter 32 "> REG_NUMS $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 {; we $end
$var wire 1 ." w [15] $end
$var wire 1 /" w [14] $end
$var wire 1 0" w [13] $end
$var wire 1 1" w [12] $end
$var wire 1 2" w [11] $end
$var wire 1 3" w [10] $end
$var wire 1 4" w [9] $end
$var wire 1 5" w [8] $end
$var wire 1 6" w [7] $end
$var wire 1 7" w [6] $end
$var wire 1 8" w [5] $end
$var wire 1 9" w [4] $end
$var wire 1 :" w [3] $end
$var wire 1 ;" w [2] $end
$var wire 1 <" w [1] $end
$var wire 1 =" w [0] $end
$var wire 1 R; r [15] $end
$var wire 1 S; r [14] $end
$var wire 1 T; r [13] $end
$var wire 1 U; r [12] $end
$var wire 1 V; r [11] $end
$var wire 1 W; r [10] $end
$var wire 1 X; r [9] $end
$var wire 1 Y; r [8] $end
$var wire 1 Z; r [7] $end
$var wire 1 [; r [6] $end
$var wire 1 \; r [5] $end
$var wire 1 ]; r [4] $end
$var wire 1 ^; r [3] $end
$var wire 1 _; r [2] $end
$var wire 1 `; r [1] $end
$var wire 1 a; r [0] $end

$scope module dff01[15] $end
$var wire 1 R; q $end
$var wire 1 #> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 $> state $end
$upscope $end

$scope module dff01[14] $end
$var wire 1 S; q $end
$var wire 1 %> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 &> state $end
$upscope $end

$scope module dff01[13] $end
$var wire 1 T; q $end
$var wire 1 '> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 (> state $end
$upscope $end

$scope module dff01[12] $end
$var wire 1 U; q $end
$var wire 1 )> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 *> state $end
$upscope $end

$scope module dff01[11] $end
$var wire 1 V; q $end
$var wire 1 +> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ,> state $end
$upscope $end

$scope module dff01[10] $end
$var wire 1 W; q $end
$var wire 1 -> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 .> state $end
$upscope $end

$scope module dff01[9] $end
$var wire 1 X; q $end
$var wire 1 /> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 0> state $end
$upscope $end

$scope module dff01[8] $end
$var wire 1 Y; q $end
$var wire 1 1> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 2> state $end
$upscope $end

$scope module dff01[7] $end
$var wire 1 Z; q $end
$var wire 1 3> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 4> state $end
$upscope $end

$scope module dff01[6] $end
$var wire 1 [; q $end
$var wire 1 5> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 6> state $end
$upscope $end

$scope module dff01[5] $end
$var wire 1 \; q $end
$var wire 1 7> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 8> state $end
$upscope $end

$scope module dff01[4] $end
$var wire 1 ]; q $end
$var wire 1 9> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 :> state $end
$upscope $end

$scope module dff01[3] $end
$var wire 1 ^; q $end
$var wire 1 ;> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 <> state $end
$upscope $end

$scope module dff01[2] $end
$var wire 1 _; q $end
$var wire 1 => d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 >> state $end
$upscope $end

$scope module dff01[1] $end
$var wire 1 `; q $end
$var wire 1 ?> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 @> state $end
$upscope $end

$scope module dff01[0] $end
$var wire 1 a; q $end
$var wire 1 A> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 B> state $end
$upscope $end
$upscope $end

$scope module registers[5] $end
$var parameter 32 C> BIT_WIDTH $end
$var parameter 32 D> BIT_SIZE $end
$var parameter 32 E> REG_NUMS $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 |; we $end
$var wire 1 ." w [15] $end
$var wire 1 /" w [14] $end
$var wire 1 0" w [13] $end
$var wire 1 1" w [12] $end
$var wire 1 2" w [11] $end
$var wire 1 3" w [10] $end
$var wire 1 4" w [9] $end
$var wire 1 5" w [8] $end
$var wire 1 6" w [7] $end
$var wire 1 7" w [6] $end
$var wire 1 8" w [5] $end
$var wire 1 9" w [4] $end
$var wire 1 :" w [3] $end
$var wire 1 ;" w [2] $end
$var wire 1 <" w [1] $end
$var wire 1 =" w [0] $end
$var wire 1 B; r [15] $end
$var wire 1 C; r [14] $end
$var wire 1 D; r [13] $end
$var wire 1 E; r [12] $end
$var wire 1 F; r [11] $end
$var wire 1 G; r [10] $end
$var wire 1 H; r [9] $end
$var wire 1 I; r [8] $end
$var wire 1 J; r [7] $end
$var wire 1 K; r [6] $end
$var wire 1 L; r [5] $end
$var wire 1 M; r [4] $end
$var wire 1 N; r [3] $end
$var wire 1 O; r [2] $end
$var wire 1 P; r [1] $end
$var wire 1 Q; r [0] $end

$scope module dff01[15] $end
$var wire 1 B; q $end
$var wire 1 F> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 G> state $end
$upscope $end

$scope module dff01[14] $end
$var wire 1 C; q $end
$var wire 1 H> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 I> state $end
$upscope $end

$scope module dff01[13] $end
$var wire 1 D; q $end
$var wire 1 J> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 K> state $end
$upscope $end

$scope module dff01[12] $end
$var wire 1 E; q $end
$var wire 1 L> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 M> state $end
$upscope $end

$scope module dff01[11] $end
$var wire 1 F; q $end
$var wire 1 N> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 O> state $end
$upscope $end

$scope module dff01[10] $end
$var wire 1 G; q $end
$var wire 1 P> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 Q> state $end
$upscope $end

$scope module dff01[9] $end
$var wire 1 H; q $end
$var wire 1 R> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 S> state $end
$upscope $end

$scope module dff01[8] $end
$var wire 1 I; q $end
$var wire 1 T> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 U> state $end
$upscope $end

$scope module dff01[7] $end
$var wire 1 J; q $end
$var wire 1 V> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 W> state $end
$upscope $end

$scope module dff01[6] $end
$var wire 1 K; q $end
$var wire 1 X> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 Y> state $end
$upscope $end

$scope module dff01[5] $end
$var wire 1 L; q $end
$var wire 1 Z> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 [> state $end
$upscope $end

$scope module dff01[4] $end
$var wire 1 M; q $end
$var wire 1 \> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ]> state $end
$upscope $end

$scope module dff01[3] $end
$var wire 1 N; q $end
$var wire 1 ^> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 _> state $end
$upscope $end

$scope module dff01[2] $end
$var wire 1 O; q $end
$var wire 1 `> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 a> state $end
$upscope $end

$scope module dff01[1] $end
$var wire 1 P; q $end
$var wire 1 b> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 c> state $end
$upscope $end

$scope module dff01[0] $end
$var wire 1 Q; q $end
$var wire 1 d> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 e> state $end
$upscope $end
$upscope $end

$scope module registers[4] $end
$var parameter 32 f> BIT_WIDTH $end
$var parameter 32 g> BIT_SIZE $end
$var parameter 32 h> REG_NUMS $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 }; we $end
$var wire 1 ." w [15] $end
$var wire 1 /" w [14] $end
$var wire 1 0" w [13] $end
$var wire 1 1" w [12] $end
$var wire 1 2" w [11] $end
$var wire 1 3" w [10] $end
$var wire 1 4" w [9] $end
$var wire 1 5" w [8] $end
$var wire 1 6" w [7] $end
$var wire 1 7" w [6] $end
$var wire 1 8" w [5] $end
$var wire 1 9" w [4] $end
$var wire 1 :" w [3] $end
$var wire 1 ;" w [2] $end
$var wire 1 <" w [1] $end
$var wire 1 =" w [0] $end
$var wire 1 2; r [15] $end
$var wire 1 3; r [14] $end
$var wire 1 4; r [13] $end
$var wire 1 5; r [12] $end
$var wire 1 6; r [11] $end
$var wire 1 7; r [10] $end
$var wire 1 8; r [9] $end
$var wire 1 9; r [8] $end
$var wire 1 :; r [7] $end
$var wire 1 ;; r [6] $end
$var wire 1 <; r [5] $end
$var wire 1 =; r [4] $end
$var wire 1 >; r [3] $end
$var wire 1 ?; r [2] $end
$var wire 1 @; r [1] $end
$var wire 1 A; r [0] $end

$scope module dff01[15] $end
$var wire 1 2; q $end
$var wire 1 i> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 j> state $end
$upscope $end

$scope module dff01[14] $end
$var wire 1 3; q $end
$var wire 1 k> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 l> state $end
$upscope $end

$scope module dff01[13] $end
$var wire 1 4; q $end
$var wire 1 m> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 n> state $end
$upscope $end

$scope module dff01[12] $end
$var wire 1 5; q $end
$var wire 1 o> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 p> state $end
$upscope $end

$scope module dff01[11] $end
$var wire 1 6; q $end
$var wire 1 q> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 r> state $end
$upscope $end

$scope module dff01[10] $end
$var wire 1 7; q $end
$var wire 1 s> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 t> state $end
$upscope $end

$scope module dff01[9] $end
$var wire 1 8; q $end
$var wire 1 u> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 v> state $end
$upscope $end

$scope module dff01[8] $end
$var wire 1 9; q $end
$var wire 1 w> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 x> state $end
$upscope $end

$scope module dff01[7] $end
$var wire 1 :; q $end
$var wire 1 y> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 z> state $end
$upscope $end

$scope module dff01[6] $end
$var wire 1 ;; q $end
$var wire 1 {> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 |> state $end
$upscope $end

$scope module dff01[5] $end
$var wire 1 <; q $end
$var wire 1 }> d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ~> state $end
$upscope $end

$scope module dff01[4] $end
$var wire 1 =; q $end
$var wire 1 !? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 "? state $end
$upscope $end

$scope module dff01[3] $end
$var wire 1 >; q $end
$var wire 1 #? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 $? state $end
$upscope $end

$scope module dff01[2] $end
$var wire 1 ?; q $end
$var wire 1 %? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 &? state $end
$upscope $end

$scope module dff01[1] $end
$var wire 1 @; q $end
$var wire 1 '? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 (? state $end
$upscope $end

$scope module dff01[0] $end
$var wire 1 A; q $end
$var wire 1 )? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 *? state $end
$upscope $end
$upscope $end

$scope module registers[3] $end
$var parameter 32 +? BIT_WIDTH $end
$var parameter 32 ,? BIT_SIZE $end
$var parameter 32 -? REG_NUMS $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 ~; we $end
$var wire 1 ." w [15] $end
$var wire 1 /" w [14] $end
$var wire 1 0" w [13] $end
$var wire 1 1" w [12] $end
$var wire 1 2" w [11] $end
$var wire 1 3" w [10] $end
$var wire 1 4" w [9] $end
$var wire 1 5" w [8] $end
$var wire 1 6" w [7] $end
$var wire 1 7" w [6] $end
$var wire 1 8" w [5] $end
$var wire 1 9" w [4] $end
$var wire 1 :" w [3] $end
$var wire 1 ;" w [2] $end
$var wire 1 <" w [1] $end
$var wire 1 =" w [0] $end
$var wire 1 "; r [15] $end
$var wire 1 #; r [14] $end
$var wire 1 $; r [13] $end
$var wire 1 %; r [12] $end
$var wire 1 &; r [11] $end
$var wire 1 '; r [10] $end
$var wire 1 (; r [9] $end
$var wire 1 ); r [8] $end
$var wire 1 *; r [7] $end
$var wire 1 +; r [6] $end
$var wire 1 ,; r [5] $end
$var wire 1 -; r [4] $end
$var wire 1 .; r [3] $end
$var wire 1 /; r [2] $end
$var wire 1 0; r [1] $end
$var wire 1 1; r [0] $end

$scope module dff01[15] $end
$var wire 1 "; q $end
$var wire 1 .? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 /? state $end
$upscope $end

$scope module dff01[14] $end
$var wire 1 #; q $end
$var wire 1 0? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 1? state $end
$upscope $end

$scope module dff01[13] $end
$var wire 1 $; q $end
$var wire 1 2? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 3? state $end
$upscope $end

$scope module dff01[12] $end
$var wire 1 %; q $end
$var wire 1 4? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 5? state $end
$upscope $end

$scope module dff01[11] $end
$var wire 1 &; q $end
$var wire 1 6? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 7? state $end
$upscope $end

$scope module dff01[10] $end
$var wire 1 '; q $end
$var wire 1 8? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 9? state $end
$upscope $end

$scope module dff01[9] $end
$var wire 1 (; q $end
$var wire 1 :? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ;? state $end
$upscope $end

$scope module dff01[8] $end
$var wire 1 ); q $end
$var wire 1 <? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 =? state $end
$upscope $end

$scope module dff01[7] $end
$var wire 1 *; q $end
$var wire 1 >? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ?? state $end
$upscope $end

$scope module dff01[6] $end
$var wire 1 +; q $end
$var wire 1 @? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 A? state $end
$upscope $end

$scope module dff01[5] $end
$var wire 1 ,; q $end
$var wire 1 B? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 C? state $end
$upscope $end

$scope module dff01[4] $end
$var wire 1 -; q $end
$var wire 1 D? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 E? state $end
$upscope $end

$scope module dff01[3] $end
$var wire 1 .; q $end
$var wire 1 F? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 G? state $end
$upscope $end

$scope module dff01[2] $end
$var wire 1 /; q $end
$var wire 1 H? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 I? state $end
$upscope $end

$scope module dff01[1] $end
$var wire 1 0; q $end
$var wire 1 J? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 K? state $end
$upscope $end

$scope module dff01[0] $end
$var wire 1 1; q $end
$var wire 1 L? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 M? state $end
$upscope $end
$upscope $end

$scope module registers[2] $end
$var parameter 32 N? BIT_WIDTH $end
$var parameter 32 O? BIT_SIZE $end
$var parameter 32 P? REG_NUMS $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 !< we $end
$var wire 1 ." w [15] $end
$var wire 1 /" w [14] $end
$var wire 1 0" w [13] $end
$var wire 1 1" w [12] $end
$var wire 1 2" w [11] $end
$var wire 1 3" w [10] $end
$var wire 1 4" w [9] $end
$var wire 1 5" w [8] $end
$var wire 1 6" w [7] $end
$var wire 1 7" w [6] $end
$var wire 1 8" w [5] $end
$var wire 1 9" w [4] $end
$var wire 1 :" w [3] $end
$var wire 1 ;" w [2] $end
$var wire 1 <" w [1] $end
$var wire 1 =" w [0] $end
$var wire 1 p: r [15] $end
$var wire 1 q: r [14] $end
$var wire 1 r: r [13] $end
$var wire 1 s: r [12] $end
$var wire 1 t: r [11] $end
$var wire 1 u: r [10] $end
$var wire 1 v: r [9] $end
$var wire 1 w: r [8] $end
$var wire 1 x: r [7] $end
$var wire 1 y: r [6] $end
$var wire 1 z: r [5] $end
$var wire 1 {: r [4] $end
$var wire 1 |: r [3] $end
$var wire 1 }: r [2] $end
$var wire 1 ~: r [1] $end
$var wire 1 !; r [0] $end

$scope module dff01[15] $end
$var wire 1 p: q $end
$var wire 1 Q? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 R? state $end
$upscope $end

$scope module dff01[14] $end
$var wire 1 q: q $end
$var wire 1 S? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 T? state $end
$upscope $end

$scope module dff01[13] $end
$var wire 1 r: q $end
$var wire 1 U? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 V? state $end
$upscope $end

$scope module dff01[12] $end
$var wire 1 s: q $end
$var wire 1 W? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 X? state $end
$upscope $end

$scope module dff01[11] $end
$var wire 1 t: q $end
$var wire 1 Y? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 Z? state $end
$upscope $end

$scope module dff01[10] $end
$var wire 1 u: q $end
$var wire 1 [? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 \? state $end
$upscope $end

$scope module dff01[9] $end
$var wire 1 v: q $end
$var wire 1 ]? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ^? state $end
$upscope $end

$scope module dff01[8] $end
$var wire 1 w: q $end
$var wire 1 _? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 `? state $end
$upscope $end

$scope module dff01[7] $end
$var wire 1 x: q $end
$var wire 1 a? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 b? state $end
$upscope $end

$scope module dff01[6] $end
$var wire 1 y: q $end
$var wire 1 c? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 d? state $end
$upscope $end

$scope module dff01[5] $end
$var wire 1 z: q $end
$var wire 1 e? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 f? state $end
$upscope $end

$scope module dff01[4] $end
$var wire 1 {: q $end
$var wire 1 g? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 h? state $end
$upscope $end

$scope module dff01[3] $end
$var wire 1 |: q $end
$var wire 1 i? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 j? state $end
$upscope $end

$scope module dff01[2] $end
$var wire 1 }: q $end
$var wire 1 k? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 l? state $end
$upscope $end

$scope module dff01[1] $end
$var wire 1 ~: q $end
$var wire 1 m? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 n? state $end
$upscope $end

$scope module dff01[0] $end
$var wire 1 !; q $end
$var wire 1 o? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 p? state $end
$upscope $end
$upscope $end

$scope module registers[1] $end
$var parameter 32 q? BIT_WIDTH $end
$var parameter 32 r? BIT_SIZE $end
$var parameter 32 s? REG_NUMS $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 "< we $end
$var wire 1 ." w [15] $end
$var wire 1 /" w [14] $end
$var wire 1 0" w [13] $end
$var wire 1 1" w [12] $end
$var wire 1 2" w [11] $end
$var wire 1 3" w [10] $end
$var wire 1 4" w [9] $end
$var wire 1 5" w [8] $end
$var wire 1 6" w [7] $end
$var wire 1 7" w [6] $end
$var wire 1 8" w [5] $end
$var wire 1 9" w [4] $end
$var wire 1 :" w [3] $end
$var wire 1 ;" w [2] $end
$var wire 1 <" w [1] $end
$var wire 1 =" w [0] $end
$var wire 1 `: r [15] $end
$var wire 1 a: r [14] $end
$var wire 1 b: r [13] $end
$var wire 1 c: r [12] $end
$var wire 1 d: r [11] $end
$var wire 1 e: r [10] $end
$var wire 1 f: r [9] $end
$var wire 1 g: r [8] $end
$var wire 1 h: r [7] $end
$var wire 1 i: r [6] $end
$var wire 1 j: r [5] $end
$var wire 1 k: r [4] $end
$var wire 1 l: r [3] $end
$var wire 1 m: r [2] $end
$var wire 1 n: r [1] $end
$var wire 1 o: r [0] $end

$scope module dff01[15] $end
$var wire 1 `: q $end
$var wire 1 t? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 u? state $end
$upscope $end

$scope module dff01[14] $end
$var wire 1 a: q $end
$var wire 1 v? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 w? state $end
$upscope $end

$scope module dff01[13] $end
$var wire 1 b: q $end
$var wire 1 x? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 y? state $end
$upscope $end

$scope module dff01[12] $end
$var wire 1 c: q $end
$var wire 1 z? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 {? state $end
$upscope $end

$scope module dff01[11] $end
$var wire 1 d: q $end
$var wire 1 |? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 }? state $end
$upscope $end

$scope module dff01[10] $end
$var wire 1 e: q $end
$var wire 1 ~? d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 !@ state $end
$upscope $end

$scope module dff01[9] $end
$var wire 1 f: q $end
$var wire 1 "@ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 #@ state $end
$upscope $end

$scope module dff01[8] $end
$var wire 1 g: q $end
$var wire 1 $@ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 %@ state $end
$upscope $end

$scope module dff01[7] $end
$var wire 1 h: q $end
$var wire 1 &@ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 '@ state $end
$upscope $end

$scope module dff01[6] $end
$var wire 1 i: q $end
$var wire 1 (@ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 )@ state $end
$upscope $end

$scope module dff01[5] $end
$var wire 1 j: q $end
$var wire 1 *@ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 +@ state $end
$upscope $end

$scope module dff01[4] $end
$var wire 1 k: q $end
$var wire 1 ,@ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 -@ state $end
$upscope $end

$scope module dff01[3] $end
$var wire 1 l: q $end
$var wire 1 .@ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 /@ state $end
$upscope $end

$scope module dff01[2] $end
$var wire 1 m: q $end
$var wire 1 0@ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 1@ state $end
$upscope $end

$scope module dff01[1] $end
$var wire 1 n: q $end
$var wire 1 2@ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 3@ state $end
$upscope $end

$scope module dff01[0] $end
$var wire 1 o: q $end
$var wire 1 4@ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 5@ state $end
$upscope $end
$upscope $end

$scope module registers[0] $end
$var parameter 32 6@ BIT_WIDTH $end
$var parameter 32 7@ BIT_SIZE $end
$var parameter 32 8@ REG_NUMS $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 #< we $end
$var wire 1 ." w [15] $end
$var wire 1 /" w [14] $end
$var wire 1 0" w [13] $end
$var wire 1 1" w [12] $end
$var wire 1 2" w [11] $end
$var wire 1 3" w [10] $end
$var wire 1 4" w [9] $end
$var wire 1 5" w [8] $end
$var wire 1 6" w [7] $end
$var wire 1 7" w [6] $end
$var wire 1 8" w [5] $end
$var wire 1 9" w [4] $end
$var wire 1 :" w [3] $end
$var wire 1 ;" w [2] $end
$var wire 1 <" w [1] $end
$var wire 1 =" w [0] $end
$var wire 1 P: r [15] $end
$var wire 1 Q: r [14] $end
$var wire 1 R: r [13] $end
$var wire 1 S: r [12] $end
$var wire 1 T: r [11] $end
$var wire 1 U: r [10] $end
$var wire 1 V: r [9] $end
$var wire 1 W: r [8] $end
$var wire 1 X: r [7] $end
$var wire 1 Y: r [6] $end
$var wire 1 Z: r [5] $end
$var wire 1 [: r [4] $end
$var wire 1 \: r [3] $end
$var wire 1 ]: r [2] $end
$var wire 1 ^: r [1] $end
$var wire 1 _: r [0] $end

$scope module dff01[15] $end
$var wire 1 P: q $end
$var wire 1 9@ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 :@ state $end
$upscope $end

$scope module dff01[14] $end
$var wire 1 Q: q $end
$var wire 1 ;@ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 <@ state $end
$upscope $end

$scope module dff01[13] $end
$var wire 1 R: q $end
$var wire 1 =@ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 >@ state $end
$upscope $end

$scope module dff01[12] $end
$var wire 1 S: q $end
$var wire 1 ?@ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 @@ state $end
$upscope $end

$scope module dff01[11] $end
$var wire 1 T: q $end
$var wire 1 A@ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 B@ state $end
$upscope $end

$scope module dff01[10] $end
$var wire 1 U: q $end
$var wire 1 C@ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 D@ state $end
$upscope $end

$scope module dff01[9] $end
$var wire 1 V: q $end
$var wire 1 E@ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 F@ state $end
$upscope $end

$scope module dff01[8] $end
$var wire 1 W: q $end
$var wire 1 G@ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 H@ state $end
$upscope $end

$scope module dff01[7] $end
$var wire 1 X: q $end
$var wire 1 I@ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 J@ state $end
$upscope $end

$scope module dff01[6] $end
$var wire 1 Y: q $end
$var wire 1 K@ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 L@ state $end
$upscope $end

$scope module dff01[5] $end
$var wire 1 Z: q $end
$var wire 1 M@ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 N@ state $end
$upscope $end

$scope module dff01[4] $end
$var wire 1 [: q $end
$var wire 1 O@ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 P@ state $end
$upscope $end

$scope module dff01[3] $end
$var wire 1 \: q $end
$var wire 1 Q@ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 R@ state $end
$upscope $end

$scope module dff01[2] $end
$var wire 1 ]: q $end
$var wire 1 S@ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 T@ state $end
$upscope $end

$scope module dff01[1] $end
$var wire 1 ^: q $end
$var wire 1 U@ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 V@ state $end
$upscope $end

$scope module dff01[0] $end
$var wire 1 _: q $end
$var wire 1 W@ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 X@ state $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module aluc $end
$var wire 1 I$ instr [1] $end
$var wire 1 J$ instr [0] $end
$var wire 1 l9 aluoper [5] $end
$var wire 1 m9 aluoper [4] $end
$var wire 1 n9 aluoper [3] $end
$var wire 1 o9 aluoper [2] $end
$var wire 1 p9 aluoper [1] $end
$var wire 1 q9 aluoper [0] $end
$var reg 1 Y@ invA $end
$var reg 1 Z@ invB $end
$var reg 1 [@ Cin $end
$var reg 4 \@ op [3:0] $end
$upscope $end

$scope module control0 $end
$var wire 1 ]@ instr [15] $end
$var wire 1 ^@ instr [14] $end
$var wire 1 _@ instr [13] $end
$var wire 1 `@ instr [12] $end
$var wire 1 a@ instr [11] $end
$var wire 1 b@ instr [10] $end
$var wire 1 c@ instr [9] $end
$var wire 1 d@ instr [8] $end
$var wire 1 e@ instr [7] $end
$var wire 1 f@ instr [6] $end
$var wire 1 g@ instr [5] $end
$var wire 1 h@ instr [4] $end
$var wire 1 i@ instr [3] $end
$var wire 1 j@ instr [2] $end
$var wire 1 k@ instr [1] $end
$var wire 1 l@ instr [0] $end
$var reg 1 m@ nHaltSig $end
$var reg 1 n@ RegWrt $end
$var reg 1 o@ ZeroExt $end
$var reg 1 p@ MemRead $end
$var reg 1 q@ ImmSrc $end
$var reg 1 r@ ALUSign $end
$var reg 1 s@ ALUJmp $end
$var reg 1 t@ MemWrt $end
$var reg 1 u@ err $end
$var reg 6 v@ ALUOpr [5:0] $end
$var reg 2 w@ RegSrc [1:0] $end
$var reg 2 x@ BSrc [1:0] $end
$var reg 2 y@ RegDst [1:0] $end
$var reg 4 z@ BranchTaken [3:0] $end
$var reg 1 {@ NOP $end
$var wire 1 |@ funct $end
$upscope $end
$upscope $end

$scope module IDEX $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 `# ID_nHaltSig $end
$var wire 1 i# ID_MemRead $end
$var wire 1 }@ Done_DM $end
$var wire 1 b# ID_ImmSrc $end
$var wire 1 ~@ ID_nHaltSig_comb $end
$var wire 1 "$ ID_Rs [2] $end
$var wire 1 #$ ID_Rs [1] $end
$var wire 1 $$ ID_Rs [0] $end
$var wire 1 }# ID_Rt [2] $end
$var wire 1 ~# ID_Rt [1] $end
$var wire 1 !$ ID_Rt [0] $end
$var wire 1 e# ID_ALUSign $end
$var wire 1 g# ID_ALUJmp $end
$var wire 1 h# ID_MemWrt $end
$var wire 1 {' ID_err $end
$var wire 1 )( ID_RegWrt $end
$var wire 1 N$ valid $end
$var wire 1 l# ID_RegSrc [1] $end
$var wire 1 m# ID_RegSrc [0] $end
$var wire 1 n# ID_BSrc [1] $end
$var wire 1 o# ID_BSrc [0] $end
$var wire 1 v# ID_BranchTaken [3] $end
$var wire 1 w# ID_BranchTaken [2] $end
$var wire 1 x# ID_BranchTaken [1] $end
$var wire 1 y# ID_BranchTaken [0] $end
$var wire 1 r# ID_Oper [3] $end
$var wire 1 s# ID_Oper [2] $end
$var wire 1 t# ID_Oper [1] $end
$var wire 1 u# ID_Oper [0] $end
$var wire 1 >" ID_RSData [15] $end
$var wire 1 ?" ID_RSData [14] $end
$var wire 1 @" ID_RSData [13] $end
$var wire 1 A" ID_RSData [12] $end
$var wire 1 B" ID_RSData [11] $end
$var wire 1 C" ID_RSData [10] $end
$var wire 1 D" ID_RSData [9] $end
$var wire 1 E" ID_RSData [8] $end
$var wire 1 F" ID_RSData [7] $end
$var wire 1 G" ID_RSData [6] $end
$var wire 1 H" ID_RSData [5] $end
$var wire 1 I" ID_RSData [4] $end
$var wire 1 J" ID_RSData [3] $end
$var wire 1 K" ID_RSData [2] $end
$var wire 1 L" ID_RSData [1] $end
$var wire 1 M" ID_RSData [0] $end
$var wire 1 N" ID_RTData [15] $end
$var wire 1 O" ID_RTData [14] $end
$var wire 1 P" ID_RTData [13] $end
$var wire 1 Q" ID_RTData [12] $end
$var wire 1 R" ID_RTData [11] $end
$var wire 1 S" ID_RTData [10] $end
$var wire 1 T" ID_RTData [9] $end
$var wire 1 U" ID_RTData [8] $end
$var wire 1 V" ID_RTData [7] $end
$var wire 1 W" ID_RTData [6] $end
$var wire 1 X" ID_RTData [5] $end
$var wire 1 Y" ID_RTData [4] $end
$var wire 1 Z" ID_RTData [3] $end
$var wire 1 [" ID_RTData [2] $end
$var wire 1 \" ID_RTData [1] $end
$var wire 1 ]" ID_RTData [0] $end
$var wire 1 ~" ID_Imm5 [15] $end
$var wire 1 !# ID_Imm5 [14] $end
$var wire 1 "# ID_Imm5 [13] $end
$var wire 1 ## ID_Imm5 [12] $end
$var wire 1 $# ID_Imm5 [11] $end
$var wire 1 %# ID_Imm5 [10] $end
$var wire 1 &# ID_Imm5 [9] $end
$var wire 1 '# ID_Imm5 [8] $end
$var wire 1 (# ID_Imm5 [7] $end
$var wire 1 )# ID_Imm5 [6] $end
$var wire 1 *# ID_Imm5 [5] $end
$var wire 1 +# ID_Imm5 [4] $end
$var wire 1 ,# ID_Imm5 [3] $end
$var wire 1 -# ID_Imm5 [2] $end
$var wire 1 .# ID_Imm5 [1] $end
$var wire 1 /# ID_Imm5 [0] $end
$var wire 1 0# ID_Imm8 [15] $end
$var wire 1 1# ID_Imm8 [14] $end
$var wire 1 2# ID_Imm8 [13] $end
$var wire 1 3# ID_Imm8 [12] $end
$var wire 1 4# ID_Imm8 [11] $end
$var wire 1 5# ID_Imm8 [10] $end
$var wire 1 6# ID_Imm8 [9] $end
$var wire 1 7# ID_Imm8 [8] $end
$var wire 1 8# ID_Imm8 [7] $end
$var wire 1 9# ID_Imm8 [6] $end
$var wire 1 :# ID_Imm8 [5] $end
$var wire 1 ;# ID_Imm8 [4] $end
$var wire 1 <# ID_Imm8 [3] $end
$var wire 1 =# ID_Imm8 [2] $end
$var wire 1 ># ID_Imm8 [1] $end
$var wire 1 ?# ID_Imm8 [0] $end
$var wire 1 @# ID_sImm8 [15] $end
$var wire 1 A# ID_sImm8 [14] $end
$var wire 1 B# ID_sImm8 [13] $end
$var wire 1 C# ID_sImm8 [12] $end
$var wire 1 D# ID_sImm8 [11] $end
$var wire 1 E# ID_sImm8 [10] $end
$var wire 1 F# ID_sImm8 [9] $end
$var wire 1 G# ID_sImm8 [8] $end
$var wire 1 H# ID_sImm8 [7] $end
$var wire 1 I# ID_sImm8 [6] $end
$var wire 1 J# ID_sImm8 [5] $end
$var wire 1 K# ID_sImm8 [4] $end
$var wire 1 L# ID_sImm8 [3] $end
$var wire 1 M# ID_sImm8 [2] $end
$var wire 1 N# ID_sImm8 [1] $end
$var wire 1 O# ID_sImm8 [0] $end
$var wire 1 P# ID_sImm11 [15] $end
$var wire 1 Q# ID_sImm11 [14] $end
$var wire 1 R# ID_sImm11 [13] $end
$var wire 1 S# ID_sImm11 [12] $end
$var wire 1 T# ID_sImm11 [11] $end
$var wire 1 U# ID_sImm11 [10] $end
$var wire 1 V# ID_sImm11 [9] $end
$var wire 1 W# ID_sImm11 [8] $end
$var wire 1 X# ID_sImm11 [7] $end
$var wire 1 Y# ID_sImm11 [6] $end
$var wire 1 Z# ID_sImm11 [5] $end
$var wire 1 [# ID_sImm11 [4] $end
$var wire 1 \# ID_sImm11 [3] $end
$var wire 1 ]# ID_sImm11 [2] $end
$var wire 1 ^# ID_sImm11 [1] $end
$var wire 1 _# ID_sImm11 [0] $end
$var wire 1 +$ ID_PC_Next [15] $end
$var wire 1 ,$ ID_PC_Next [14] $end
$var wire 1 -$ ID_PC_Next [13] $end
$var wire 1 .$ ID_PC_Next [12] $end
$var wire 1 /$ ID_PC_Next [11] $end
$var wire 1 0$ ID_PC_Next [10] $end
$var wire 1 1$ ID_PC_Next [9] $end
$var wire 1 2$ ID_PC_Next [8] $end
$var wire 1 3$ ID_PC_Next [7] $end
$var wire 1 4$ ID_PC_Next [6] $end
$var wire 1 5$ ID_PC_Next [5] $end
$var wire 1 6$ ID_PC_Next [4] $end
$var wire 1 7$ ID_PC_Next [3] $end
$var wire 1 8$ ID_PC_Next [2] $end
$var wire 1 9$ ID_PC_Next [1] $end
$var wire 1 :$ ID_PC_Next [0] $end
$var wire 1 z# ID_RD [2] $end
$var wire 1 {# ID_RD [1] $end
$var wire 1 |# ID_RD [0] $end
$var wire 1 c# ID_invA $end
$var wire 1 d# ID_invB $end
$var wire 1 f# ID_Cin $end
$var wire 1 L$ ID_NOP $end
$var wire 1 C( ID_expectedTaken $end
$var wire 1 _$ IDEX_nHaltSig $end
$var wire 1 `$ IDEX_MemRead $end
$var wire 1 a$ IDEX_ImmSrc $end
$var wire 1 !A IDEX_nHaltSig_comb $end
$var wire 1 c$ IDEX_ALUSign $end
$var wire 1 d$ IDEX_ALUJmp $end
$var wire 1 e$ IDEX_MemWrt $end
$var wire 1 0& IDEX_RD [2] $end
$var wire 1 1& IDEX_RD [1] $end
$var wire 1 2& IDEX_RD [0] $end
$var wire 1 %$ IDEX_Rs [2] $end
$var wire 1 &$ IDEX_Rs [1] $end
$var wire 1 '$ IDEX_Rs [0] $end
$var wire 1 ($ IDEX_Rt [2] $end
$var wire 1 )$ IDEX_Rt [1] $end
$var wire 1 *$ IDEX_Rt [0] $end
$var wire 1 }' IDEX_err $end
$var wire 1 g$ IDEX_RegWrt $end
$var wire 1 h$ IDEX_RegSrc [1] $end
$var wire 1 i$ IDEX_RegSrc [0] $end
$var wire 1 j$ IDEX_BSrc [1] $end
$var wire 1 k$ IDEX_BSrc [0] $end
$var wire 1 p$ IDEX_BranchTaken [3] $end
$var wire 1 q$ IDEX_BranchTaken [2] $end
$var wire 1 r$ IDEX_BranchTaken [1] $end
$var wire 1 s$ IDEX_BranchTaken [0] $end
$var wire 1 t$ IDEX_Oper [3] $end
$var wire 1 u$ IDEX_Oper [2] $end
$var wire 1 v$ IDEX_Oper [1] $end
$var wire 1 w$ IDEX_Oper [0] $end
$var wire 1 x$ IDEX_RSData [15] $end
$var wire 1 y$ IDEX_RSData [14] $end
$var wire 1 z$ IDEX_RSData [13] $end
$var wire 1 {$ IDEX_RSData [12] $end
$var wire 1 |$ IDEX_RSData [11] $end
$var wire 1 }$ IDEX_RSData [10] $end
$var wire 1 ~$ IDEX_RSData [9] $end
$var wire 1 !% IDEX_RSData [8] $end
$var wire 1 "% IDEX_RSData [7] $end
$var wire 1 #% IDEX_RSData [6] $end
$var wire 1 $% IDEX_RSData [5] $end
$var wire 1 %% IDEX_RSData [4] $end
$var wire 1 &% IDEX_RSData [3] $end
$var wire 1 '% IDEX_RSData [2] $end
$var wire 1 (% IDEX_RSData [1] $end
$var wire 1 )% IDEX_RSData [0] $end
$var wire 1 *% IDEX_RTData [15] $end
$var wire 1 +% IDEX_RTData [14] $end
$var wire 1 ,% IDEX_RTData [13] $end
$var wire 1 -% IDEX_RTData [12] $end
$var wire 1 .% IDEX_RTData [11] $end
$var wire 1 /% IDEX_RTData [10] $end
$var wire 1 0% IDEX_RTData [9] $end
$var wire 1 1% IDEX_RTData [8] $end
$var wire 1 2% IDEX_RTData [7] $end
$var wire 1 3% IDEX_RTData [6] $end
$var wire 1 4% IDEX_RTData [5] $end
$var wire 1 5% IDEX_RTData [4] $end
$var wire 1 6% IDEX_RTData [3] $end
$var wire 1 7% IDEX_RTData [2] $end
$var wire 1 8% IDEX_RTData [1] $end
$var wire 1 9% IDEX_RTData [0] $end
$var wire 1 :% IDEX_Imm5 [15] $end
$var wire 1 ;% IDEX_Imm5 [14] $end
$var wire 1 <% IDEX_Imm5 [13] $end
$var wire 1 =% IDEX_Imm5 [12] $end
$var wire 1 >% IDEX_Imm5 [11] $end
$var wire 1 ?% IDEX_Imm5 [10] $end
$var wire 1 @% IDEX_Imm5 [9] $end
$var wire 1 A% IDEX_Imm5 [8] $end
$var wire 1 B% IDEX_Imm5 [7] $end
$var wire 1 C% IDEX_Imm5 [6] $end
$var wire 1 D% IDEX_Imm5 [5] $end
$var wire 1 E% IDEX_Imm5 [4] $end
$var wire 1 F% IDEX_Imm5 [3] $end
$var wire 1 G% IDEX_Imm5 [2] $end
$var wire 1 H% IDEX_Imm5 [1] $end
$var wire 1 I% IDEX_Imm5 [0] $end
$var wire 1 J% IDEX_Imm8 [15] $end
$var wire 1 K% IDEX_Imm8 [14] $end
$var wire 1 L% IDEX_Imm8 [13] $end
$var wire 1 M% IDEX_Imm8 [12] $end
$var wire 1 N% IDEX_Imm8 [11] $end
$var wire 1 O% IDEX_Imm8 [10] $end
$var wire 1 P% IDEX_Imm8 [9] $end
$var wire 1 Q% IDEX_Imm8 [8] $end
$var wire 1 R% IDEX_Imm8 [7] $end
$var wire 1 S% IDEX_Imm8 [6] $end
$var wire 1 T% IDEX_Imm8 [5] $end
$var wire 1 U% IDEX_Imm8 [4] $end
$var wire 1 V% IDEX_Imm8 [3] $end
$var wire 1 W% IDEX_Imm8 [2] $end
$var wire 1 X% IDEX_Imm8 [1] $end
$var wire 1 Y% IDEX_Imm8 [0] $end
$var wire 1 Z% IDEX_sImm8 [15] $end
$var wire 1 [% IDEX_sImm8 [14] $end
$var wire 1 \% IDEX_sImm8 [13] $end
$var wire 1 ]% IDEX_sImm8 [12] $end
$var wire 1 ^% IDEX_sImm8 [11] $end
$var wire 1 _% IDEX_sImm8 [10] $end
$var wire 1 `% IDEX_sImm8 [9] $end
$var wire 1 a% IDEX_sImm8 [8] $end
$var wire 1 b% IDEX_sImm8 [7] $end
$var wire 1 c% IDEX_sImm8 [6] $end
$var wire 1 d% IDEX_sImm8 [5] $end
$var wire 1 e% IDEX_sImm8 [4] $end
$var wire 1 f% IDEX_sImm8 [3] $end
$var wire 1 g% IDEX_sImm8 [2] $end
$var wire 1 h% IDEX_sImm8 [1] $end
$var wire 1 i% IDEX_sImm8 [0] $end
$var wire 1 j% IDEX_sImm11 [15] $end
$var wire 1 k% IDEX_sImm11 [14] $end
$var wire 1 l% IDEX_sImm11 [13] $end
$var wire 1 m% IDEX_sImm11 [12] $end
$var wire 1 n% IDEX_sImm11 [11] $end
$var wire 1 o% IDEX_sImm11 [10] $end
$var wire 1 p% IDEX_sImm11 [9] $end
$var wire 1 q% IDEX_sImm11 [8] $end
$var wire 1 r% IDEX_sImm11 [7] $end
$var wire 1 s% IDEX_sImm11 [6] $end
$var wire 1 t% IDEX_sImm11 [5] $end
$var wire 1 u% IDEX_sImm11 [4] $end
$var wire 1 v% IDEX_sImm11 [3] $end
$var wire 1 w% IDEX_sImm11 [2] $end
$var wire 1 x% IDEX_sImm11 [1] $end
$var wire 1 y% IDEX_sImm11 [0] $end
$var wire 1 z% IDEX_PC_Next [15] $end
$var wire 1 {% IDEX_PC_Next [14] $end
$var wire 1 |% IDEX_PC_Next [13] $end
$var wire 1 }% IDEX_PC_Next [12] $end
$var wire 1 ~% IDEX_PC_Next [11] $end
$var wire 1 !& IDEX_PC_Next [10] $end
$var wire 1 "& IDEX_PC_Next [9] $end
$var wire 1 #& IDEX_PC_Next [8] $end
$var wire 1 $& IDEX_PC_Next [7] $end
$var wire 1 %& IDEX_PC_Next [6] $end
$var wire 1 && IDEX_PC_Next [5] $end
$var wire 1 '& IDEX_PC_Next [4] $end
$var wire 1 (& IDEX_PC_Next [3] $end
$var wire 1 )& IDEX_PC_Next [2] $end
$var wire 1 *& IDEX_PC_Next [1] $end
$var wire 1 +& IDEX_PC_Next [0] $end
$var wire 1 ,& IDEX_invA $end
$var wire 1 -& IDEX_invB $end
$var wire 1 .& IDEX_Cin $end
$var wire 1 /& IDEX_NOP $end
$var wire 1 B( IDEX_expectedTaken $end

$scope module dff_IDEX_ImmSrc $end
$var wire 1 a$ q $end
$var wire 1 "A d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 #A state $end
$upscope $end

$scope module dff_IDEX_ALUSign $end
$var wire 1 c$ q $end
$var wire 1 $A d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 %A state $end
$upscope $end

$scope module dff_IDEX_ALUJmp $end
$var wire 1 d$ q $end
$var wire 1 &A d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 'A state $end
$upscope $end

$scope module dff_IDEX_MemRead $end
$var wire 1 `$ q $end
$var wire 1 (A d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 )A state $end
$upscope $end

$scope module dff_IDEX_MemWrt $end
$var wire 1 e$ q $end
$var wire 1 *A d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 +A state $end
$upscope $end

$scope module dff_IDEX_nHaltSig $end
$var wire 1 _$ q $end
$var wire 1 ,A d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 -A state $end
$upscope $end

$scope module dff_IDEX_d_RSData $end
$var parameter 32 .A BIT_WIDTH $end
$var parameter 32 /A BIT_SIZE $end
$var parameter 32 0A REG_NUMS $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 1A we $end
$var wire 1 2A w [15] $end
$var wire 1 3A w [14] $end
$var wire 1 4A w [13] $end
$var wire 1 5A w [12] $end
$var wire 1 6A w [11] $end
$var wire 1 7A w [10] $end
$var wire 1 8A w [9] $end
$var wire 1 9A w [8] $end
$var wire 1 :A w [7] $end
$var wire 1 ;A w [6] $end
$var wire 1 <A w [5] $end
$var wire 1 =A w [4] $end
$var wire 1 >A w [3] $end
$var wire 1 ?A w [2] $end
$var wire 1 @A w [1] $end
$var wire 1 AA w [0] $end
$var wire 1 x$ r [15] $end
$var wire 1 y$ r [14] $end
$var wire 1 z$ r [13] $end
$var wire 1 {$ r [12] $end
$var wire 1 |$ r [11] $end
$var wire 1 }$ r [10] $end
$var wire 1 ~$ r [9] $end
$var wire 1 !% r [8] $end
$var wire 1 "% r [7] $end
$var wire 1 #% r [6] $end
$var wire 1 $% r [5] $end
$var wire 1 %% r [4] $end
$var wire 1 &% r [3] $end
$var wire 1 '% r [2] $end
$var wire 1 (% r [1] $end
$var wire 1 )% r [0] $end

$scope module dff01[15] $end
$var wire 1 x$ q $end
$var wire 1 BA d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 CA state $end
$upscope $end

$scope module dff01[14] $end
$var wire 1 y$ q $end
$var wire 1 DA d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 EA state $end
$upscope $end

$scope module dff01[13] $end
$var wire 1 z$ q $end
$var wire 1 FA d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 GA state $end
$upscope $end

$scope module dff01[12] $end
$var wire 1 {$ q $end
$var wire 1 HA d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 IA state $end
$upscope $end

$scope module dff01[11] $end
$var wire 1 |$ q $end
$var wire 1 JA d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 KA state $end
$upscope $end

$scope module dff01[10] $end
$var wire 1 }$ q $end
$var wire 1 LA d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 MA state $end
$upscope $end

$scope module dff01[9] $end
$var wire 1 ~$ q $end
$var wire 1 NA d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 OA state $end
$upscope $end

$scope module dff01[8] $end
$var wire 1 !% q $end
$var wire 1 PA d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 QA state $end
$upscope $end

$scope module dff01[7] $end
$var wire 1 "% q $end
$var wire 1 RA d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 SA state $end
$upscope $end

$scope module dff01[6] $end
$var wire 1 #% q $end
$var wire 1 TA d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 UA state $end
$upscope $end

$scope module dff01[5] $end
$var wire 1 $% q $end
$var wire 1 VA d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 WA state $end
$upscope $end

$scope module dff01[4] $end
$var wire 1 %% q $end
$var wire 1 XA d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 YA state $end
$upscope $end

$scope module dff01[3] $end
$var wire 1 &% q $end
$var wire 1 ZA d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 [A state $end
$upscope $end

$scope module dff01[2] $end
$var wire 1 '% q $end
$var wire 1 \A d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ]A state $end
$upscope $end

$scope module dff01[1] $end
$var wire 1 (% q $end
$var wire 1 ^A d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 _A state $end
$upscope $end

$scope module dff01[0] $end
$var wire 1 )% q $end
$var wire 1 `A d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 aA state $end
$upscope $end
$upscope $end

$scope module dff_IDEX_d_RTData $end
$var parameter 32 bA BIT_WIDTH $end
$var parameter 32 cA BIT_SIZE $end
$var parameter 32 dA REG_NUMS $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 eA we $end
$var wire 1 fA w [15] $end
$var wire 1 gA w [14] $end
$var wire 1 hA w [13] $end
$var wire 1 iA w [12] $end
$var wire 1 jA w [11] $end
$var wire 1 kA w [10] $end
$var wire 1 lA w [9] $end
$var wire 1 mA w [8] $end
$var wire 1 nA w [7] $end
$var wire 1 oA w [6] $end
$var wire 1 pA w [5] $end
$var wire 1 qA w [4] $end
$var wire 1 rA w [3] $end
$var wire 1 sA w [2] $end
$var wire 1 tA w [1] $end
$var wire 1 uA w [0] $end
$var wire 1 *% r [15] $end
$var wire 1 +% r [14] $end
$var wire 1 ,% r [13] $end
$var wire 1 -% r [12] $end
$var wire 1 .% r [11] $end
$var wire 1 /% r [10] $end
$var wire 1 0% r [9] $end
$var wire 1 1% r [8] $end
$var wire 1 2% r [7] $end
$var wire 1 3% r [6] $end
$var wire 1 4% r [5] $end
$var wire 1 5% r [4] $end
$var wire 1 6% r [3] $end
$var wire 1 7% r [2] $end
$var wire 1 8% r [1] $end
$var wire 1 9% r [0] $end

$scope module dff01[15] $end
$var wire 1 *% q $end
$var wire 1 vA d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 wA state $end
$upscope $end

$scope module dff01[14] $end
$var wire 1 +% q $end
$var wire 1 xA d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 yA state $end
$upscope $end

$scope module dff01[13] $end
$var wire 1 ,% q $end
$var wire 1 zA d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 {A state $end
$upscope $end

$scope module dff01[12] $end
$var wire 1 -% q $end
$var wire 1 |A d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 }A state $end
$upscope $end

$scope module dff01[11] $end
$var wire 1 .% q $end
$var wire 1 ~A d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 !B state $end
$upscope $end

$scope module dff01[10] $end
$var wire 1 /% q $end
$var wire 1 "B d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 #B state $end
$upscope $end

$scope module dff01[9] $end
$var wire 1 0% q $end
$var wire 1 $B d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 %B state $end
$upscope $end

$scope module dff01[8] $end
$var wire 1 1% q $end
$var wire 1 &B d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 'B state $end
$upscope $end

$scope module dff01[7] $end
$var wire 1 2% q $end
$var wire 1 (B d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 )B state $end
$upscope $end

$scope module dff01[6] $end
$var wire 1 3% q $end
$var wire 1 *B d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 +B state $end
$upscope $end

$scope module dff01[5] $end
$var wire 1 4% q $end
$var wire 1 ,B d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 -B state $end
$upscope $end

$scope module dff01[4] $end
$var wire 1 5% q $end
$var wire 1 .B d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 /B state $end
$upscope $end

$scope module dff01[3] $end
$var wire 1 6% q $end
$var wire 1 0B d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 1B state $end
$upscope $end

$scope module dff01[2] $end
$var wire 1 7% q $end
$var wire 1 2B d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 3B state $end
$upscope $end

$scope module dff01[1] $end
$var wire 1 8% q $end
$var wire 1 4B d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 5B state $end
$upscope $end

$scope module dff01[0] $end
$var wire 1 9% q $end
$var wire 1 6B d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 7B state $end
$upscope $end
$upscope $end

$scope module dff_IDEX_d_Imm5 $end
$var parameter 32 8B BIT_WIDTH $end
$var parameter 32 9B BIT_SIZE $end
$var parameter 32 :B REG_NUMS $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 ;B we $end
$var wire 1 <B w [15] $end
$var wire 1 =B w [14] $end
$var wire 1 >B w [13] $end
$var wire 1 ?B w [12] $end
$var wire 1 @B w [11] $end
$var wire 1 AB w [10] $end
$var wire 1 BB w [9] $end
$var wire 1 CB w [8] $end
$var wire 1 DB w [7] $end
$var wire 1 EB w [6] $end
$var wire 1 FB w [5] $end
$var wire 1 GB w [4] $end
$var wire 1 HB w [3] $end
$var wire 1 IB w [2] $end
$var wire 1 JB w [1] $end
$var wire 1 KB w [0] $end
$var wire 1 :% r [15] $end
$var wire 1 ;% r [14] $end
$var wire 1 <% r [13] $end
$var wire 1 =% r [12] $end
$var wire 1 >% r [11] $end
$var wire 1 ?% r [10] $end
$var wire 1 @% r [9] $end
$var wire 1 A% r [8] $end
$var wire 1 B% r [7] $end
$var wire 1 C% r [6] $end
$var wire 1 D% r [5] $end
$var wire 1 E% r [4] $end
$var wire 1 F% r [3] $end
$var wire 1 G% r [2] $end
$var wire 1 H% r [1] $end
$var wire 1 I% r [0] $end

$scope module dff01[15] $end
$var wire 1 :% q $end
$var wire 1 LB d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 MB state $end
$upscope $end

$scope module dff01[14] $end
$var wire 1 ;% q $end
$var wire 1 NB d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 OB state $end
$upscope $end

$scope module dff01[13] $end
$var wire 1 <% q $end
$var wire 1 PB d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 QB state $end
$upscope $end

$scope module dff01[12] $end
$var wire 1 =% q $end
$var wire 1 RB d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 SB state $end
$upscope $end

$scope module dff01[11] $end
$var wire 1 >% q $end
$var wire 1 TB d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 UB state $end
$upscope $end

$scope module dff01[10] $end
$var wire 1 ?% q $end
$var wire 1 VB d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 WB state $end
$upscope $end

$scope module dff01[9] $end
$var wire 1 @% q $end
$var wire 1 XB d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 YB state $end
$upscope $end

$scope module dff01[8] $end
$var wire 1 A% q $end
$var wire 1 ZB d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 [B state $end
$upscope $end

$scope module dff01[7] $end
$var wire 1 B% q $end
$var wire 1 \B d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ]B state $end
$upscope $end

$scope module dff01[6] $end
$var wire 1 C% q $end
$var wire 1 ^B d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 _B state $end
$upscope $end

$scope module dff01[5] $end
$var wire 1 D% q $end
$var wire 1 `B d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 aB state $end
$upscope $end

$scope module dff01[4] $end
$var wire 1 E% q $end
$var wire 1 bB d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 cB state $end
$upscope $end

$scope module dff01[3] $end
$var wire 1 F% q $end
$var wire 1 dB d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 eB state $end
$upscope $end

$scope module dff01[2] $end
$var wire 1 G% q $end
$var wire 1 fB d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 gB state $end
$upscope $end

$scope module dff01[1] $end
$var wire 1 H% q $end
$var wire 1 hB d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 iB state $end
$upscope $end

$scope module dff01[0] $end
$var wire 1 I% q $end
$var wire 1 jB d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 kB state $end
$upscope $end
$upscope $end

$scope module dff_IDEX_d_Imm8 $end
$var parameter 32 lB BIT_WIDTH $end
$var parameter 32 mB BIT_SIZE $end
$var parameter 32 nB REG_NUMS $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 oB we $end
$var wire 1 pB w [15] $end
$var wire 1 qB w [14] $end
$var wire 1 rB w [13] $end
$var wire 1 sB w [12] $end
$var wire 1 tB w [11] $end
$var wire 1 uB w [10] $end
$var wire 1 vB w [9] $end
$var wire 1 wB w [8] $end
$var wire 1 xB w [7] $end
$var wire 1 yB w [6] $end
$var wire 1 zB w [5] $end
$var wire 1 {B w [4] $end
$var wire 1 |B w [3] $end
$var wire 1 }B w [2] $end
$var wire 1 ~B w [1] $end
$var wire 1 !C w [0] $end
$var wire 1 J% r [15] $end
$var wire 1 K% r [14] $end
$var wire 1 L% r [13] $end
$var wire 1 M% r [12] $end
$var wire 1 N% r [11] $end
$var wire 1 O% r [10] $end
$var wire 1 P% r [9] $end
$var wire 1 Q% r [8] $end
$var wire 1 R% r [7] $end
$var wire 1 S% r [6] $end
$var wire 1 T% r [5] $end
$var wire 1 U% r [4] $end
$var wire 1 V% r [3] $end
$var wire 1 W% r [2] $end
$var wire 1 X% r [1] $end
$var wire 1 Y% r [0] $end

$scope module dff01[15] $end
$var wire 1 J% q $end
$var wire 1 "C d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 #C state $end
$upscope $end

$scope module dff01[14] $end
$var wire 1 K% q $end
$var wire 1 $C d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 %C state $end
$upscope $end

$scope module dff01[13] $end
$var wire 1 L% q $end
$var wire 1 &C d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 'C state $end
$upscope $end

$scope module dff01[12] $end
$var wire 1 M% q $end
$var wire 1 (C d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 )C state $end
$upscope $end

$scope module dff01[11] $end
$var wire 1 N% q $end
$var wire 1 *C d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 +C state $end
$upscope $end

$scope module dff01[10] $end
$var wire 1 O% q $end
$var wire 1 ,C d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 -C state $end
$upscope $end

$scope module dff01[9] $end
$var wire 1 P% q $end
$var wire 1 .C d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 /C state $end
$upscope $end

$scope module dff01[8] $end
$var wire 1 Q% q $end
$var wire 1 0C d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 1C state $end
$upscope $end

$scope module dff01[7] $end
$var wire 1 R% q $end
$var wire 1 2C d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 3C state $end
$upscope $end

$scope module dff01[6] $end
$var wire 1 S% q $end
$var wire 1 4C d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 5C state $end
$upscope $end

$scope module dff01[5] $end
$var wire 1 T% q $end
$var wire 1 6C d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 7C state $end
$upscope $end

$scope module dff01[4] $end
$var wire 1 U% q $end
$var wire 1 8C d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 9C state $end
$upscope $end

$scope module dff01[3] $end
$var wire 1 V% q $end
$var wire 1 :C d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ;C state $end
$upscope $end

$scope module dff01[2] $end
$var wire 1 W% q $end
$var wire 1 <C d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 =C state $end
$upscope $end

$scope module dff01[1] $end
$var wire 1 X% q $end
$var wire 1 >C d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ?C state $end
$upscope $end

$scope module dff01[0] $end
$var wire 1 Y% q $end
$var wire 1 @C d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 AC state $end
$upscope $end
$upscope $end

$scope module dff_IDEX_d_sImm8 $end
$var parameter 32 BC BIT_WIDTH $end
$var parameter 32 CC BIT_SIZE $end
$var parameter 32 DC REG_NUMS $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 EC we $end
$var wire 1 FC w [15] $end
$var wire 1 GC w [14] $end
$var wire 1 HC w [13] $end
$var wire 1 IC w [12] $end
$var wire 1 JC w [11] $end
$var wire 1 KC w [10] $end
$var wire 1 LC w [9] $end
$var wire 1 MC w [8] $end
$var wire 1 NC w [7] $end
$var wire 1 OC w [6] $end
$var wire 1 PC w [5] $end
$var wire 1 QC w [4] $end
$var wire 1 RC w [3] $end
$var wire 1 SC w [2] $end
$var wire 1 TC w [1] $end
$var wire 1 UC w [0] $end
$var wire 1 Z% r [15] $end
$var wire 1 [% r [14] $end
$var wire 1 \% r [13] $end
$var wire 1 ]% r [12] $end
$var wire 1 ^% r [11] $end
$var wire 1 _% r [10] $end
$var wire 1 `% r [9] $end
$var wire 1 a% r [8] $end
$var wire 1 b% r [7] $end
$var wire 1 c% r [6] $end
$var wire 1 d% r [5] $end
$var wire 1 e% r [4] $end
$var wire 1 f% r [3] $end
$var wire 1 g% r [2] $end
$var wire 1 h% r [1] $end
$var wire 1 i% r [0] $end

$scope module dff01[15] $end
$var wire 1 Z% q $end
$var wire 1 VC d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 WC state $end
$upscope $end

$scope module dff01[14] $end
$var wire 1 [% q $end
$var wire 1 XC d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 YC state $end
$upscope $end

$scope module dff01[13] $end
$var wire 1 \% q $end
$var wire 1 ZC d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 [C state $end
$upscope $end

$scope module dff01[12] $end
$var wire 1 ]% q $end
$var wire 1 \C d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ]C state $end
$upscope $end

$scope module dff01[11] $end
$var wire 1 ^% q $end
$var wire 1 ^C d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 _C state $end
$upscope $end

$scope module dff01[10] $end
$var wire 1 _% q $end
$var wire 1 `C d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 aC state $end
$upscope $end

$scope module dff01[9] $end
$var wire 1 `% q $end
$var wire 1 bC d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 cC state $end
$upscope $end

$scope module dff01[8] $end
$var wire 1 a% q $end
$var wire 1 dC d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 eC state $end
$upscope $end

$scope module dff01[7] $end
$var wire 1 b% q $end
$var wire 1 fC d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 gC state $end
$upscope $end

$scope module dff01[6] $end
$var wire 1 c% q $end
$var wire 1 hC d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 iC state $end
$upscope $end

$scope module dff01[5] $end
$var wire 1 d% q $end
$var wire 1 jC d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 kC state $end
$upscope $end

$scope module dff01[4] $end
$var wire 1 e% q $end
$var wire 1 lC d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 mC state $end
$upscope $end

$scope module dff01[3] $end
$var wire 1 f% q $end
$var wire 1 nC d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 oC state $end
$upscope $end

$scope module dff01[2] $end
$var wire 1 g% q $end
$var wire 1 pC d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 qC state $end
$upscope $end

$scope module dff01[1] $end
$var wire 1 h% q $end
$var wire 1 rC d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 sC state $end
$upscope $end

$scope module dff01[0] $end
$var wire 1 i% q $end
$var wire 1 tC d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 uC state $end
$upscope $end
$upscope $end

$scope module dff_IDEX_d_sImm11 $end
$var parameter 32 vC BIT_WIDTH $end
$var parameter 32 wC BIT_SIZE $end
$var parameter 32 xC REG_NUMS $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 yC we $end
$var wire 1 zC w [15] $end
$var wire 1 {C w [14] $end
$var wire 1 |C w [13] $end
$var wire 1 }C w [12] $end
$var wire 1 ~C w [11] $end
$var wire 1 !D w [10] $end
$var wire 1 "D w [9] $end
$var wire 1 #D w [8] $end
$var wire 1 $D w [7] $end
$var wire 1 %D w [6] $end
$var wire 1 &D w [5] $end
$var wire 1 'D w [4] $end
$var wire 1 (D w [3] $end
$var wire 1 )D w [2] $end
$var wire 1 *D w [1] $end
$var wire 1 +D w [0] $end
$var wire 1 j% r [15] $end
$var wire 1 k% r [14] $end
$var wire 1 l% r [13] $end
$var wire 1 m% r [12] $end
$var wire 1 n% r [11] $end
$var wire 1 o% r [10] $end
$var wire 1 p% r [9] $end
$var wire 1 q% r [8] $end
$var wire 1 r% r [7] $end
$var wire 1 s% r [6] $end
$var wire 1 t% r [5] $end
$var wire 1 u% r [4] $end
$var wire 1 v% r [3] $end
$var wire 1 w% r [2] $end
$var wire 1 x% r [1] $end
$var wire 1 y% r [0] $end

$scope module dff01[15] $end
$var wire 1 j% q $end
$var wire 1 ,D d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 -D state $end
$upscope $end

$scope module dff01[14] $end
$var wire 1 k% q $end
$var wire 1 .D d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 /D state $end
$upscope $end

$scope module dff01[13] $end
$var wire 1 l% q $end
$var wire 1 0D d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 1D state $end
$upscope $end

$scope module dff01[12] $end
$var wire 1 m% q $end
$var wire 1 2D d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 3D state $end
$upscope $end

$scope module dff01[11] $end
$var wire 1 n% q $end
$var wire 1 4D d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 5D state $end
$upscope $end

$scope module dff01[10] $end
$var wire 1 o% q $end
$var wire 1 6D d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 7D state $end
$upscope $end

$scope module dff01[9] $end
$var wire 1 p% q $end
$var wire 1 8D d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 9D state $end
$upscope $end

$scope module dff01[8] $end
$var wire 1 q% q $end
$var wire 1 :D d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ;D state $end
$upscope $end

$scope module dff01[7] $end
$var wire 1 r% q $end
$var wire 1 <D d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 =D state $end
$upscope $end

$scope module dff01[6] $end
$var wire 1 s% q $end
$var wire 1 >D d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ?D state $end
$upscope $end

$scope module dff01[5] $end
$var wire 1 t% q $end
$var wire 1 @D d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 AD state $end
$upscope $end

$scope module dff01[4] $end
$var wire 1 u% q $end
$var wire 1 BD d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 CD state $end
$upscope $end

$scope module dff01[3] $end
$var wire 1 v% q $end
$var wire 1 DD d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ED state $end
$upscope $end

$scope module dff01[2] $end
$var wire 1 w% q $end
$var wire 1 FD d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 GD state $end
$upscope $end

$scope module dff01[1] $end
$var wire 1 x% q $end
$var wire 1 HD d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ID state $end
$upscope $end

$scope module dff01[0] $end
$var wire 1 y% q $end
$var wire 1 JD d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 KD state $end
$upscope $end
$upscope $end

$scope module dff_IDEX_d_PC $end
$var parameter 32 LD BIT_WIDTH $end
$var parameter 32 MD BIT_SIZE $end
$var parameter 32 ND REG_NUMS $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 OD we $end
$var wire 1 PD w [15] $end
$var wire 1 QD w [14] $end
$var wire 1 RD w [13] $end
$var wire 1 SD w [12] $end
$var wire 1 TD w [11] $end
$var wire 1 UD w [10] $end
$var wire 1 VD w [9] $end
$var wire 1 WD w [8] $end
$var wire 1 XD w [7] $end
$var wire 1 YD w [6] $end
$var wire 1 ZD w [5] $end
$var wire 1 [D w [4] $end
$var wire 1 \D w [3] $end
$var wire 1 ]D w [2] $end
$var wire 1 ^D w [1] $end
$var wire 1 _D w [0] $end
$var wire 1 z% r [15] $end
$var wire 1 {% r [14] $end
$var wire 1 |% r [13] $end
$var wire 1 }% r [12] $end
$var wire 1 ~% r [11] $end
$var wire 1 !& r [10] $end
$var wire 1 "& r [9] $end
$var wire 1 #& r [8] $end
$var wire 1 $& r [7] $end
$var wire 1 %& r [6] $end
$var wire 1 && r [5] $end
$var wire 1 '& r [4] $end
$var wire 1 (& r [3] $end
$var wire 1 )& r [2] $end
$var wire 1 *& r [1] $end
$var wire 1 +& r [0] $end

$scope module dff01[15] $end
$var wire 1 z% q $end
$var wire 1 `D d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 aD state $end
$upscope $end

$scope module dff01[14] $end
$var wire 1 {% q $end
$var wire 1 bD d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 cD state $end
$upscope $end

$scope module dff01[13] $end
$var wire 1 |% q $end
$var wire 1 dD d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 eD state $end
$upscope $end

$scope module dff01[12] $end
$var wire 1 }% q $end
$var wire 1 fD d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 gD state $end
$upscope $end

$scope module dff01[11] $end
$var wire 1 ~% q $end
$var wire 1 hD d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 iD state $end
$upscope $end

$scope module dff01[10] $end
$var wire 1 !& q $end
$var wire 1 jD d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 kD state $end
$upscope $end

$scope module dff01[9] $end
$var wire 1 "& q $end
$var wire 1 lD d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 mD state $end
$upscope $end

$scope module dff01[8] $end
$var wire 1 #& q $end
$var wire 1 nD d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 oD state $end
$upscope $end

$scope module dff01[7] $end
$var wire 1 $& q $end
$var wire 1 pD d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 qD state $end
$upscope $end

$scope module dff01[6] $end
$var wire 1 %& q $end
$var wire 1 rD d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 sD state $end
$upscope $end

$scope module dff01[5] $end
$var wire 1 && q $end
$var wire 1 tD d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 uD state $end
$upscope $end

$scope module dff01[4] $end
$var wire 1 '& q $end
$var wire 1 vD d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 wD state $end
$upscope $end

$scope module dff01[3] $end
$var wire 1 (& q $end
$var wire 1 xD d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 yD state $end
$upscope $end

$scope module dff01[2] $end
$var wire 1 )& q $end
$var wire 1 zD d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 {D state $end
$upscope $end

$scope module dff01[1] $end
$var wire 1 *& q $end
$var wire 1 |D d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 }D state $end
$upscope $end

$scope module dff01[0] $end
$var wire 1 +& q $end
$var wire 1 ~D d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 !E state $end
$upscope $end
$upscope $end

$scope module dff_IDEX_d_invA $end
$var wire 1 ,& q $end
$var wire 1 "E d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 #E state $end
$upscope $end

$scope module dff_IDEX_d_invB $end
$var wire 1 -& q $end
$var wire 1 $E d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 %E state $end
$upscope $end

$scope module dff_IDEX_d_Cin $end
$var wire 1 .& q $end
$var wire 1 &E d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 'E state $end
$upscope $end

$scope module dff_IDEX_NOP $end
$var wire 1 /& q $end
$var wire 1 (E d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 )E state $end
$upscope $end

$scope module dff_IDEX_err $end
$var wire 1 }' q $end
$var wire 1 *E d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 +E state $end
$upscope $end

$scope module dff_IDEX_RegWrt $end
$var wire 1 g$ q $end
$var wire 1 ,E d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 -E state $end
$upscope $end

$scope module dff_IDEX_expectedTaken $end
$var wire 1 B( q $end
$var wire 1 C( d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 .E state $end
$upscope $end

$scope module dff_IDEX_RegSrc[1] $end
$var wire 1 h$ q $end
$var wire 1 /E d $end
$var wire 1 0E clk $end
$var wire 1 1E rst $end
$var reg 1 2E state $end
$upscope $end

$scope module dff_IDEX_RegSrc[0] $end
$var wire 1 i$ q $end
$var wire 1 3E d $end
$var wire 1 4E clk $end
$var wire 1 5E rst $end
$var reg 1 6E state $end
$upscope $end

$scope module dff_IDEX_BSrc[1] $end
$var wire 1 j$ q $end
$var wire 1 7E d $end
$var wire 1 8E clk $end
$var wire 1 9E rst $end
$var reg 1 :E state $end
$upscope $end

$scope module dff_IDEX_BSrc[0] $end
$var wire 1 k$ q $end
$var wire 1 ;E d $end
$var wire 1 <E clk $end
$var wire 1 =E rst $end
$var reg 1 >E state $end
$upscope $end

$scope module dff_IDEX_rd[2] $end
$var wire 1 0& q $end
$var wire 1 ?E d $end
$var wire 1 @E clk $end
$var wire 1 AE rst $end
$var reg 1 BE state $end
$upscope $end

$scope module dff_IDEX_rd[1] $end
$var wire 1 1& q $end
$var wire 1 CE d $end
$var wire 1 DE clk $end
$var wire 1 EE rst $end
$var reg 1 FE state $end
$upscope $end

$scope module dff_IDEX_rd[0] $end
$var wire 1 2& q $end
$var wire 1 GE d $end
$var wire 1 HE clk $end
$var wire 1 IE rst $end
$var reg 1 JE state $end
$upscope $end

$scope module dff_IDEX_rs[2] $end
$var wire 1 %$ q $end
$var wire 1 KE d $end
$var wire 1 LE clk $end
$var wire 1 ME rst $end
$var reg 1 NE state $end
$upscope $end

$scope module dff_IDEX_rs[1] $end
$var wire 1 &$ q $end
$var wire 1 OE d $end
$var wire 1 PE clk $end
$var wire 1 QE rst $end
$var reg 1 RE state $end
$upscope $end

$scope module dff_IDEX_rs[0] $end
$var wire 1 '$ q $end
$var wire 1 SE d $end
$var wire 1 TE clk $end
$var wire 1 UE rst $end
$var reg 1 VE state $end
$upscope $end

$scope module dff_IDEX_rt[2] $end
$var wire 1 ($ q $end
$var wire 1 WE d $end
$var wire 1 XE clk $end
$var wire 1 YE rst $end
$var reg 1 ZE state $end
$upscope $end

$scope module dff_IDEX_rt[1] $end
$var wire 1 )$ q $end
$var wire 1 [E d $end
$var wire 1 \E clk $end
$var wire 1 ]E rst $end
$var reg 1 ^E state $end
$upscope $end

$scope module dff_IDEX_rt[0] $end
$var wire 1 *$ q $end
$var wire 1 _E d $end
$var wire 1 `E clk $end
$var wire 1 aE rst $end
$var reg 1 bE state $end
$upscope $end

$scope module dff_IDEX_d_oper[3] $end
$var wire 1 t$ q $end
$var wire 1 cE d $end
$var wire 1 dE clk $end
$var wire 1 eE rst $end
$var reg 1 fE state $end
$upscope $end

$scope module dff_IDEX_d_oper[2] $end
$var wire 1 u$ q $end
$var wire 1 gE d $end
$var wire 1 hE clk $end
$var wire 1 iE rst $end
$var reg 1 jE state $end
$upscope $end

$scope module dff_IDEX_d_oper[1] $end
$var wire 1 v$ q $end
$var wire 1 kE d $end
$var wire 1 lE clk $end
$var wire 1 mE rst $end
$var reg 1 nE state $end
$upscope $end

$scope module dff_IDEX_d_oper[0] $end
$var wire 1 w$ q $end
$var wire 1 oE d $end
$var wire 1 pE clk $end
$var wire 1 qE rst $end
$var reg 1 rE state $end
$upscope $end

$scope module dff_IDEX_d_BranchTaken[3] $end
$var wire 1 p$ q $end
$var wire 1 sE d $end
$var wire 1 tE clk $end
$var wire 1 uE rst $end
$var reg 1 vE state $end
$upscope $end

$scope module dff_IDEX_d_BranchTaken[2] $end
$var wire 1 q$ q $end
$var wire 1 wE d $end
$var wire 1 xE clk $end
$var wire 1 yE rst $end
$var reg 1 zE state $end
$upscope $end

$scope module dff_IDEX_d_BranchTaken[1] $end
$var wire 1 r$ q $end
$var wire 1 {E d $end
$var wire 1 |E clk $end
$var wire 1 }E rst $end
$var reg 1 ~E state $end
$upscope $end

$scope module dff_IDEX_d_BranchTaken[0] $end
$var wire 1 s$ q $end
$var wire 1 !F d $end
$var wire 1 "F clk $end
$var wire 1 #F rst $end
$var reg 1 $F state $end
$upscope $end
$upscope $end

$scope module execute0 $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 /& NOP $end
$var wire 1 x$ RSData [15] $end
$var wire 1 y$ RSData [14] $end
$var wire 1 z$ RSData [13] $end
$var wire 1 {$ RSData [12] $end
$var wire 1 |$ RSData [11] $end
$var wire 1 }$ RSData [10] $end
$var wire 1 ~$ RSData [9] $end
$var wire 1 !% RSData [8] $end
$var wire 1 "% RSData [7] $end
$var wire 1 #% RSData [6] $end
$var wire 1 $% RSData [5] $end
$var wire 1 %% RSData [4] $end
$var wire 1 &% RSData [3] $end
$var wire 1 '% RSData [2] $end
$var wire 1 (% RSData [1] $end
$var wire 1 )% RSData [0] $end
$var wire 1 *% RTData [15] $end
$var wire 1 +% RTData [14] $end
$var wire 1 ,% RTData [13] $end
$var wire 1 -% RTData [12] $end
$var wire 1 .% RTData [11] $end
$var wire 1 /% RTData [10] $end
$var wire 1 0% RTData [9] $end
$var wire 1 1% RTData [8] $end
$var wire 1 2% RTData [7] $end
$var wire 1 3% RTData [6] $end
$var wire 1 4% RTData [5] $end
$var wire 1 5% RTData [4] $end
$var wire 1 6% RTData [3] $end
$var wire 1 7% RTData [2] $end
$var wire 1 8% RTData [1] $end
$var wire 1 9% RTData [0] $end
$var wire 1 z% PC [15] $end
$var wire 1 {% PC [14] $end
$var wire 1 |% PC [13] $end
$var wire 1 }% PC [12] $end
$var wire 1 ~% PC [11] $end
$var wire 1 !& PC [10] $end
$var wire 1 "& PC [9] $end
$var wire 1 #& PC [8] $end
$var wire 1 $& PC [7] $end
$var wire 1 %& PC [6] $end
$var wire 1 && PC [5] $end
$var wire 1 '& PC [4] $end
$var wire 1 (& PC [3] $end
$var wire 1 )& PC [2] $end
$var wire 1 *& PC [1] $end
$var wire 1 +& PC [0] $end
$var wire 1 :% Imm5 [15] $end
$var wire 1 ;% Imm5 [14] $end
$var wire 1 <% Imm5 [13] $end
$var wire 1 =% Imm5 [12] $end
$var wire 1 >% Imm5 [11] $end
$var wire 1 ?% Imm5 [10] $end
$var wire 1 @% Imm5 [9] $end
$var wire 1 A% Imm5 [8] $end
$var wire 1 B% Imm5 [7] $end
$var wire 1 C% Imm5 [6] $end
$var wire 1 D% Imm5 [5] $end
$var wire 1 E% Imm5 [4] $end
$var wire 1 F% Imm5 [3] $end
$var wire 1 G% Imm5 [2] $end
$var wire 1 H% Imm5 [1] $end
$var wire 1 I% Imm5 [0] $end
$var wire 1 J% Imm8 [15] $end
$var wire 1 K% Imm8 [14] $end
$var wire 1 L% Imm8 [13] $end
$var wire 1 M% Imm8 [12] $end
$var wire 1 N% Imm8 [11] $end
$var wire 1 O% Imm8 [10] $end
$var wire 1 P% Imm8 [9] $end
$var wire 1 Q% Imm8 [8] $end
$var wire 1 R% Imm8 [7] $end
$var wire 1 S% Imm8 [6] $end
$var wire 1 T% Imm8 [5] $end
$var wire 1 U% Imm8 [4] $end
$var wire 1 V% Imm8 [3] $end
$var wire 1 W% Imm8 [2] $end
$var wire 1 X% Imm8 [1] $end
$var wire 1 Y% Imm8 [0] $end
$var wire 1 Z% sImm8 [15] $end
$var wire 1 [% sImm8 [14] $end
$var wire 1 \% sImm8 [13] $end
$var wire 1 ]% sImm8 [12] $end
$var wire 1 ^% sImm8 [11] $end
$var wire 1 _% sImm8 [10] $end
$var wire 1 `% sImm8 [9] $end
$var wire 1 a% sImm8 [8] $end
$var wire 1 b% sImm8 [7] $end
$var wire 1 c% sImm8 [6] $end
$var wire 1 d% sImm8 [5] $end
$var wire 1 e% sImm8 [4] $end
$var wire 1 f% sImm8 [3] $end
$var wire 1 g% sImm8 [2] $end
$var wire 1 h% sImm8 [1] $end
$var wire 1 i% sImm8 [0] $end
$var wire 1 j% sImm11 [15] $end
$var wire 1 k% sImm11 [14] $end
$var wire 1 l% sImm11 [13] $end
$var wire 1 m% sImm11 [12] $end
$var wire 1 n% sImm11 [11] $end
$var wire 1 o% sImm11 [10] $end
$var wire 1 p% sImm11 [9] $end
$var wire 1 q% sImm11 [8] $end
$var wire 1 r% sImm11 [7] $end
$var wire 1 s% sImm11 [6] $end
$var wire 1 t% sImm11 [5] $end
$var wire 1 u% sImm11 [4] $end
$var wire 1 v% sImm11 [3] $end
$var wire 1 w% sImm11 [2] $end
$var wire 1 x% sImm11 [1] $end
$var wire 1 y% sImm11 [0] $end
$var wire 1 j$ BSrc [1] $end
$var wire 1 k$ BSrc [0] $end
$var wire 1 t$ Oper [3] $end
$var wire 1 u$ Oper [2] $end
$var wire 1 v$ Oper [1] $end
$var wire 1 w$ Oper [0] $end
$var wire 1 n$ A_Sel [1] $end
$var wire 1 o$ A_Sel [0] $end
$var wire 1 l$ B_Sel [1] $end
$var wire 1 m$ B_Sel [0] $end
$var wire 1 Z' EXDM_RD_Data [15] $end
$var wire 1 [' EXDM_RD_Data [14] $end
$var wire 1 \' EXDM_RD_Data [13] $end
$var wire 1 ]' EXDM_RD_Data [12] $end
$var wire 1 ^' EXDM_RD_Data [11] $end
$var wire 1 _' EXDM_RD_Data [10] $end
$var wire 1 `' EXDM_RD_Data [9] $end
$var wire 1 a' EXDM_RD_Data [8] $end
$var wire 1 b' EXDM_RD_Data [7] $end
$var wire 1 c' EXDM_RD_Data [6] $end
$var wire 1 d' EXDM_RD_Data [5] $end
$var wire 1 e' EXDM_RD_Data [4] $end
$var wire 1 f' EXDM_RD_Data [3] $end
$var wire 1 g' EXDM_RD_Data [2] $end
$var wire 1 h' EXDM_RD_Data [1] $end
$var wire 1 i' EXDM_RD_Data [0] $end
$var wire 1 J' DMWB_RD_Data [15] $end
$var wire 1 K' DMWB_RD_Data [14] $end
$var wire 1 L' DMWB_RD_Data [13] $end
$var wire 1 M' DMWB_RD_Data [12] $end
$var wire 1 N' DMWB_RD_Data [11] $end
$var wire 1 O' DMWB_RD_Data [10] $end
$var wire 1 P' DMWB_RD_Data [9] $end
$var wire 1 Q' DMWB_RD_Data [8] $end
$var wire 1 R' DMWB_RD_Data [7] $end
$var wire 1 S' DMWB_RD_Data [6] $end
$var wire 1 T' DMWB_RD_Data [5] $end
$var wire 1 U' DMWB_RD_Data [4] $end
$var wire 1 V' DMWB_RD_Data [3] $end
$var wire 1 W' DMWB_RD_Data [2] $end
$var wire 1 X' DMWB_RD_Data [1] $end
$var wire 1 Y' DMWB_RD_Data [0] $end
$var wire 1 p$ BranchTaken [3] $end
$var wire 1 q$ BranchTaken [2] $end
$var wire 1 r$ BranchTaken [1] $end
$var wire 1 s$ BranchTaken [0] $end
$var wire 1 a$ ImmSrc $end
$var wire 1 d$ ALUJmp $end
$var wire 1 ,& invA $end
$var wire 1 -& invB $end
$var wire 1 c$ ALUSign $end
$var wire 1 .& cin $end
$var wire 1 _$ HaltSig $end
$var wire 1 |! PC_Next [15] $end
$var wire 1 }! PC_Next [14] $end
$var wire 1 ~! PC_Next [13] $end
$var wire 1 !" PC_Next [12] $end
$var wire 1 "" PC_Next [11] $end
$var wire 1 #" PC_Next [10] $end
$var wire 1 $" PC_Next [9] $end
$var wire 1 %" PC_Next [8] $end
$var wire 1 &" PC_Next [7] $end
$var wire 1 '" PC_Next [6] $end
$var wire 1 (" PC_Next [5] $end
$var wire 1 )" PC_Next [4] $end
$var wire 1 *" PC_Next [3] $end
$var wire 1 +" PC_Next [2] $end
$var wire 1 ," PC_Next [1] $end
$var wire 1 -" PC_Next [0] $end
$var wire 1 5& ALU_Out [15] $end
$var wire 1 6& ALU_Out [14] $end
$var wire 1 7& ALU_Out [13] $end
$var wire 1 8& ALU_Out [12] $end
$var wire 1 9& ALU_Out [11] $end
$var wire 1 :& ALU_Out [10] $end
$var wire 1 ;& ALU_Out [9] $end
$var wire 1 <& ALU_Out [8] $end
$var wire 1 =& ALU_Out [7] $end
$var wire 1 >& ALU_Out [6] $end
$var wire 1 ?& ALU_Out [5] $end
$var wire 1 @& ALU_Out [4] $end
$var wire 1 A& ALU_Out [3] $end
$var wire 1 B& ALU_Out [2] $end
$var wire 1 C& ALU_Out [1] $end
$var wire 1 D& ALU_Out [0] $end
$var wire 1 j' ALU_RTData [15] $end
$var wire 1 k' ALU_RTData [14] $end
$var wire 1 l' ALU_RTData [13] $end
$var wire 1 m' ALU_RTData [12] $end
$var wire 1 n' ALU_RTData [11] $end
$var wire 1 o' ALU_RTData [10] $end
$var wire 1 p' ALU_RTData [9] $end
$var wire 1 q' ALU_RTData [8] $end
$var wire 1 r' ALU_RTData [7] $end
$var wire 1 s' ALU_RTData [6] $end
$var wire 1 t' ALU_RTData [5] $end
$var wire 1 u' ALU_RTData [4] $end
$var wire 1 v' ALU_RTData [3] $end
$var wire 1 w' ALU_RTData [2] $end
$var wire 1 x' ALU_RTData [1] $end
$var wire 1 y' ALU_RTData [0] $end
$var wire 1 3& BrchCnd $end
$var wire 1 %F ALUIn [15] $end
$var wire 1 &F ALUIn [14] $end
$var wire 1 'F ALUIn [13] $end
$var wire 1 (F ALUIn [12] $end
$var wire 1 )F ALUIn [11] $end
$var wire 1 *F ALUIn [10] $end
$var wire 1 +F ALUIn [9] $end
$var wire 1 ,F ALUIn [8] $end
$var wire 1 -F ALUIn [7] $end
$var wire 1 .F ALUIn [6] $end
$var wire 1 /F ALUIn [5] $end
$var wire 1 0F ALUIn [4] $end
$var wire 1 1F ALUIn [3] $end
$var wire 1 2F ALUIn [2] $end
$var wire 1 3F ALUIn [1] $end
$var wire 1 4F ALUIn [0] $end
$var wire 1 5F ALU_RSData [15] $end
$var wire 1 6F ALU_RSData [14] $end
$var wire 1 7F ALU_RSData [13] $end
$var wire 1 8F ALU_RSData [12] $end
$var wire 1 9F ALU_RSData [11] $end
$var wire 1 :F ALU_RSData [10] $end
$var wire 1 ;F ALU_RSData [9] $end
$var wire 1 <F ALU_RSData [8] $end
$var wire 1 =F ALU_RSData [7] $end
$var wire 1 >F ALU_RSData [6] $end
$var wire 1 ?F ALU_RSData [5] $end
$var wire 1 @F ALU_RSData [4] $end
$var wire 1 AF ALU_RSData [3] $end
$var wire 1 BF ALU_RSData [2] $end
$var wire 1 CF ALU_RSData [1] $end
$var wire 1 DF ALU_RSData [0] $end
$var wire 1 EF PC_I [15] $end
$var wire 1 FF PC_I [14] $end
$var wire 1 GF PC_I [13] $end
$var wire 1 HF PC_I [12] $end
$var wire 1 IF PC_I [11] $end
$var wire 1 JF PC_I [10] $end
$var wire 1 KF PC_I [9] $end
$var wire 1 LF PC_I [8] $end
$var wire 1 MF PC_I [7] $end
$var wire 1 NF PC_I [6] $end
$var wire 1 OF PC_I [5] $end
$var wire 1 PF PC_I [4] $end
$var wire 1 QF PC_I [3] $end
$var wire 1 RF PC_I [2] $end
$var wire 1 SF PC_I [1] $end
$var wire 1 TF PC_I [0] $end
$var wire 1 UF PC_Branch [15] $end
$var wire 1 VF PC_Branch [14] $end
$var wire 1 WF PC_Branch [13] $end
$var wire 1 XF PC_Branch [12] $end
$var wire 1 YF PC_Branch [11] $end
$var wire 1 ZF PC_Branch [10] $end
$var wire 1 [F PC_Branch [9] $end
$var wire 1 \F PC_Branch [8] $end
$var wire 1 ]F PC_Branch [7] $end
$var wire 1 ^F PC_Branch [6] $end
$var wire 1 _F PC_Branch [5] $end
$var wire 1 `F PC_Branch [4] $end
$var wire 1 aF PC_Branch [3] $end
$var wire 1 bF PC_Branch [2] $end
$var wire 1 cF PC_Branch [1] $end
$var wire 1 dF PC_Branch [0] $end
$var wire 1 eF Branch [15] $end
$var wire 1 fF Branch [14] $end
$var wire 1 gF Branch [13] $end
$var wire 1 hF Branch [12] $end
$var wire 1 iF Branch [11] $end
$var wire 1 jF Branch [10] $end
$var wire 1 kF Branch [9] $end
$var wire 1 lF Branch [8] $end
$var wire 1 mF Branch [7] $end
$var wire 1 nF Branch [6] $end
$var wire 1 oF Branch [5] $end
$var wire 1 pF Branch [4] $end
$var wire 1 qF Branch [3] $end
$var wire 1 rF Branch [2] $end
$var wire 1 sF Branch [1] $end
$var wire 1 tF Branch [0] $end
$var wire 1 uF SF $end
$var wire 1 vF CF $end
$var wire 1 wF OF $end
$var wire 1 xF ZF $end

$scope module pc_adder $end
$var parameter 32 yF N $end
$var wire 1 eF sum [15] $end
$var wire 1 fF sum [14] $end
$var wire 1 gF sum [13] $end
$var wire 1 hF sum [12] $end
$var wire 1 iF sum [11] $end
$var wire 1 jF sum [10] $end
$var wire 1 kF sum [9] $end
$var wire 1 lF sum [8] $end
$var wire 1 mF sum [7] $end
$var wire 1 nF sum [6] $end
$var wire 1 oF sum [5] $end
$var wire 1 pF sum [4] $end
$var wire 1 qF sum [3] $end
$var wire 1 rF sum [2] $end
$var wire 1 sF sum [1] $end
$var wire 1 tF sum [0] $end
$var wire 1 zF c_out $end
$var wire 1 z% a [15] $end
$var wire 1 {% a [14] $end
$var wire 1 |% a [13] $end
$var wire 1 }% a [12] $end
$var wire 1 ~% a [11] $end
$var wire 1 !& a [10] $end
$var wire 1 "& a [9] $end
$var wire 1 #& a [8] $end
$var wire 1 $& a [7] $end
$var wire 1 %& a [6] $end
$var wire 1 && a [5] $end
$var wire 1 '& a [4] $end
$var wire 1 (& a [3] $end
$var wire 1 )& a [2] $end
$var wire 1 *& a [1] $end
$var wire 1 +& a [0] $end
$var wire 1 EF b [15] $end
$var wire 1 FF b [14] $end
$var wire 1 GF b [13] $end
$var wire 1 HF b [12] $end
$var wire 1 IF b [11] $end
$var wire 1 JF b [10] $end
$var wire 1 KF b [9] $end
$var wire 1 LF b [8] $end
$var wire 1 MF b [7] $end
$var wire 1 NF b [6] $end
$var wire 1 OF b [5] $end
$var wire 1 PF b [4] $end
$var wire 1 QF b [3] $end
$var wire 1 RF b [2] $end
$var wire 1 SF b [1] $end
$var wire 1 TF b [0] $end
$var wire 1 {F c_in $end
$var wire 1 |F carries [2] $end
$var wire 1 }F carries [1] $end
$var wire 1 ~F carries [0] $end

$scope module cla[3] $end
$var parameter 32 !G N $end
$var wire 1 eF sum [3] $end
$var wire 1 fF sum [2] $end
$var wire 1 gF sum [1] $end
$var wire 1 hF sum [0] $end
$var wire 1 zF c_out $end
$var wire 1 z% a [3] $end
$var wire 1 {% a [2] $end
$var wire 1 |% a [1] $end
$var wire 1 }% a [0] $end
$var wire 1 EF b [3] $end
$var wire 1 FF b [2] $end
$var wire 1 GF b [1] $end
$var wire 1 HF b [0] $end
$var wire 1 |F c_in $end
$var wire 1 "G p [3] $end
$var wire 1 #G p [2] $end
$var wire 1 $G p [1] $end
$var wire 1 %G p [0] $end
$var wire 1 &G ng [3] $end
$var wire 1 'G ng [2] $end
$var wire 1 (G ng [1] $end
$var wire 1 )G ng [0] $end
$var wire 1 *G carries [4] $end
$var wire 1 +G carries [3] $end
$var wire 1 ,G carries [2] $end
$var wire 1 -G carries [1] $end
$var wire 1 .G carries [0] $end
$var wire 1 /G cp [3] $end
$var wire 1 0G cp [2] $end
$var wire 1 1G cp [1] $end
$var wire 1 2G cp [0] $end

$scope module xor_1[3] $end
$var wire 1 "G out $end
$var wire 1 z% in1 $end
$var wire 1 EF in2 $end
$upscope $end

$scope module xor_1[2] $end
$var wire 1 #G out $end
$var wire 1 {% in1 $end
$var wire 1 FF in2 $end
$upscope $end

$scope module xor_1[1] $end
$var wire 1 $G out $end
$var wire 1 |% in1 $end
$var wire 1 GF in2 $end
$upscope $end

$scope module xor_1[0] $end
$var wire 1 %G out $end
$var wire 1 }% in1 $end
$var wire 1 HF in2 $end
$upscope $end

$scope module nand_1[3] $end
$var wire 1 &G out $end
$var wire 1 z% in1 $end
$var wire 1 EF in2 $end
$upscope $end

$scope module nand_1[2] $end
$var wire 1 'G out $end
$var wire 1 {% in1 $end
$var wire 1 FF in2 $end
$upscope $end

$scope module nand_1[1] $end
$var wire 1 (G out $end
$var wire 1 |% in1 $end
$var wire 1 GF in2 $end
$upscope $end

$scope module nand_1[0] $end
$var wire 1 )G out $end
$var wire 1 }% in1 $end
$var wire 1 HF in2 $end
$upscope $end

$scope module nand_2[3] $end
$var wire 1 /G out $end
$var wire 1 "G in1 $end
$var wire 1 +G in2 $end
$upscope $end

$scope module nand_2[2] $end
$var wire 1 0G out $end
$var wire 1 #G in1 $end
$var wire 1 ,G in2 $end
$upscope $end

$scope module nand_2[1] $end
$var wire 1 1G out $end
$var wire 1 $G in1 $end
$var wire 1 -G in2 $end
$upscope $end

$scope module nand_2[0] $end
$var wire 1 2G out $end
$var wire 1 %G in1 $end
$var wire 1 |F in2 $end
$upscope $end

$scope module nand_3[3] $end
$var wire 1 zF out $end
$var wire 1 /G in1 $end
$var wire 1 &G in2 $end
$upscope $end

$scope module nand_3[2] $end
$var wire 1 +G out $end
$var wire 1 0G in1 $end
$var wire 1 'G in2 $end
$upscope $end

$scope module nand_3[1] $end
$var wire 1 ,G out $end
$var wire 1 1G in1 $end
$var wire 1 (G in2 $end
$upscope $end

$scope module nand_3[0] $end
$var wire 1 -G out $end
$var wire 1 2G in1 $end
$var wire 1 )G in2 $end
$upscope $end

$scope module fa[3] $end
$var wire 1 eF s $end
$var wire 1 3G c_out $end
$var wire 1 z% a $end
$var wire 1 EF b $end
$var wire 1 +G c_in $end
$var wire 1 4G AxorB $end
$var wire 1 5G CnandAB $end
$var wire 1 6G AnandB $end

$scope module xor_1 $end
$var wire 1 4G out $end
$var wire 1 z% in1 $end
$var wire 1 EF in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 eF out $end
$var wire 1 4G in1 $end
$var wire 1 +G in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 5G out $end
$var wire 1 4G in1 $end
$var wire 1 +G in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 6G out $end
$var wire 1 z% in1 $end
$var wire 1 EF in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 3G out $end
$var wire 1 6G in1 $end
$var wire 1 5G in2 $end
$upscope $end
$upscope $end

$scope module fa[2] $end
$var wire 1 fF s $end
$var wire 1 7G c_out $end
$var wire 1 {% a $end
$var wire 1 FF b $end
$var wire 1 ,G c_in $end
$var wire 1 8G AxorB $end
$var wire 1 9G CnandAB $end
$var wire 1 :G AnandB $end

$scope module xor_1 $end
$var wire 1 8G out $end
$var wire 1 {% in1 $end
$var wire 1 FF in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 fF out $end
$var wire 1 8G in1 $end
$var wire 1 ,G in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 9G out $end
$var wire 1 8G in1 $end
$var wire 1 ,G in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 :G out $end
$var wire 1 {% in1 $end
$var wire 1 FF in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 7G out $end
$var wire 1 :G in1 $end
$var wire 1 9G in2 $end
$upscope $end
$upscope $end

$scope module fa[1] $end
$var wire 1 gF s $end
$var wire 1 ;G c_out $end
$var wire 1 |% a $end
$var wire 1 GF b $end
$var wire 1 -G c_in $end
$var wire 1 <G AxorB $end
$var wire 1 =G CnandAB $end
$var wire 1 >G AnandB $end

$scope module xor_1 $end
$var wire 1 <G out $end
$var wire 1 |% in1 $end
$var wire 1 GF in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 gF out $end
$var wire 1 <G in1 $end
$var wire 1 -G in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 =G out $end
$var wire 1 <G in1 $end
$var wire 1 -G in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 >G out $end
$var wire 1 |% in1 $end
$var wire 1 GF in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 ;G out $end
$var wire 1 >G in1 $end
$var wire 1 =G in2 $end
$upscope $end
$upscope $end

$scope module fa[0] $end
$var wire 1 hF s $end
$var wire 1 ?G c_out $end
$var wire 1 }% a $end
$var wire 1 HF b $end
$var wire 1 |F c_in $end
$var wire 1 @G AxorB $end
$var wire 1 AG CnandAB $end
$var wire 1 BG AnandB $end

$scope module xor_1 $end
$var wire 1 @G out $end
$var wire 1 }% in1 $end
$var wire 1 HF in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 hF out $end
$var wire 1 @G in1 $end
$var wire 1 |F in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 AG out $end
$var wire 1 @G in1 $end
$var wire 1 |F in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 BG out $end
$var wire 1 }% in1 $end
$var wire 1 HF in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 ?G out $end
$var wire 1 BG in1 $end
$var wire 1 AG in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla[2] $end
$var parameter 32 CG N $end
$var wire 1 iF sum [3] $end
$var wire 1 jF sum [2] $end
$var wire 1 kF sum [1] $end
$var wire 1 lF sum [0] $end
$var wire 1 |F c_out $end
$var wire 1 ~% a [3] $end
$var wire 1 !& a [2] $end
$var wire 1 "& a [1] $end
$var wire 1 #& a [0] $end
$var wire 1 IF b [3] $end
$var wire 1 JF b [2] $end
$var wire 1 KF b [1] $end
$var wire 1 LF b [0] $end
$var wire 1 }F c_in $end
$var wire 1 DG p [3] $end
$var wire 1 EG p [2] $end
$var wire 1 FG p [1] $end
$var wire 1 GG p [0] $end
$var wire 1 HG ng [3] $end
$var wire 1 IG ng [2] $end
$var wire 1 JG ng [1] $end
$var wire 1 KG ng [0] $end
$var wire 1 LG carries [4] $end
$var wire 1 MG carries [3] $end
$var wire 1 NG carries [2] $end
$var wire 1 OG carries [1] $end
$var wire 1 PG carries [0] $end
$var wire 1 QG cp [3] $end
$var wire 1 RG cp [2] $end
$var wire 1 SG cp [1] $end
$var wire 1 TG cp [0] $end

$scope module xor_1[3] $end
$var wire 1 DG out $end
$var wire 1 ~% in1 $end
$var wire 1 IF in2 $end
$upscope $end

$scope module xor_1[2] $end
$var wire 1 EG out $end
$var wire 1 !& in1 $end
$var wire 1 JF in2 $end
$upscope $end

$scope module xor_1[1] $end
$var wire 1 FG out $end
$var wire 1 "& in1 $end
$var wire 1 KF in2 $end
$upscope $end

$scope module xor_1[0] $end
$var wire 1 GG out $end
$var wire 1 #& in1 $end
$var wire 1 LF in2 $end
$upscope $end

$scope module nand_1[3] $end
$var wire 1 HG out $end
$var wire 1 ~% in1 $end
$var wire 1 IF in2 $end
$upscope $end

$scope module nand_1[2] $end
$var wire 1 IG out $end
$var wire 1 !& in1 $end
$var wire 1 JF in2 $end
$upscope $end

$scope module nand_1[1] $end
$var wire 1 JG out $end
$var wire 1 "& in1 $end
$var wire 1 KF in2 $end
$upscope $end

$scope module nand_1[0] $end
$var wire 1 KG out $end
$var wire 1 #& in1 $end
$var wire 1 LF in2 $end
$upscope $end

$scope module nand_2[3] $end
$var wire 1 QG out $end
$var wire 1 DG in1 $end
$var wire 1 MG in2 $end
$upscope $end

$scope module nand_2[2] $end
$var wire 1 RG out $end
$var wire 1 EG in1 $end
$var wire 1 NG in2 $end
$upscope $end

$scope module nand_2[1] $end
$var wire 1 SG out $end
$var wire 1 FG in1 $end
$var wire 1 OG in2 $end
$upscope $end

$scope module nand_2[0] $end
$var wire 1 TG out $end
$var wire 1 GG in1 $end
$var wire 1 }F in2 $end
$upscope $end

$scope module nand_3[3] $end
$var wire 1 |F out $end
$var wire 1 QG in1 $end
$var wire 1 HG in2 $end
$upscope $end

$scope module nand_3[2] $end
$var wire 1 MG out $end
$var wire 1 RG in1 $end
$var wire 1 IG in2 $end
$upscope $end

$scope module nand_3[1] $end
$var wire 1 NG out $end
$var wire 1 SG in1 $end
$var wire 1 JG in2 $end
$upscope $end

$scope module nand_3[0] $end
$var wire 1 OG out $end
$var wire 1 TG in1 $end
$var wire 1 KG in2 $end
$upscope $end

$scope module fa[3] $end
$var wire 1 iF s $end
$var wire 1 UG c_out $end
$var wire 1 ~% a $end
$var wire 1 IF b $end
$var wire 1 MG c_in $end
$var wire 1 VG AxorB $end
$var wire 1 WG CnandAB $end
$var wire 1 XG AnandB $end

$scope module xor_1 $end
$var wire 1 VG out $end
$var wire 1 ~% in1 $end
$var wire 1 IF in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 iF out $end
$var wire 1 VG in1 $end
$var wire 1 MG in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 WG out $end
$var wire 1 VG in1 $end
$var wire 1 MG in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 XG out $end
$var wire 1 ~% in1 $end
$var wire 1 IF in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 UG out $end
$var wire 1 XG in1 $end
$var wire 1 WG in2 $end
$upscope $end
$upscope $end

$scope module fa[2] $end
$var wire 1 jF s $end
$var wire 1 YG c_out $end
$var wire 1 !& a $end
$var wire 1 JF b $end
$var wire 1 NG c_in $end
$var wire 1 ZG AxorB $end
$var wire 1 [G CnandAB $end
$var wire 1 \G AnandB $end

$scope module xor_1 $end
$var wire 1 ZG out $end
$var wire 1 !& in1 $end
$var wire 1 JF in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 jF out $end
$var wire 1 ZG in1 $end
$var wire 1 NG in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 [G out $end
$var wire 1 ZG in1 $end
$var wire 1 NG in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 \G out $end
$var wire 1 !& in1 $end
$var wire 1 JF in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 YG out $end
$var wire 1 \G in1 $end
$var wire 1 [G in2 $end
$upscope $end
$upscope $end

$scope module fa[1] $end
$var wire 1 kF s $end
$var wire 1 ]G c_out $end
$var wire 1 "& a $end
$var wire 1 KF b $end
$var wire 1 OG c_in $end
$var wire 1 ^G AxorB $end
$var wire 1 _G CnandAB $end
$var wire 1 `G AnandB $end

$scope module xor_1 $end
$var wire 1 ^G out $end
$var wire 1 "& in1 $end
$var wire 1 KF in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 kF out $end
$var wire 1 ^G in1 $end
$var wire 1 OG in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 _G out $end
$var wire 1 ^G in1 $end
$var wire 1 OG in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 `G out $end
$var wire 1 "& in1 $end
$var wire 1 KF in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 ]G out $end
$var wire 1 `G in1 $end
$var wire 1 _G in2 $end
$upscope $end
$upscope $end

$scope module fa[0] $end
$var wire 1 lF s $end
$var wire 1 aG c_out $end
$var wire 1 #& a $end
$var wire 1 LF b $end
$var wire 1 }F c_in $end
$var wire 1 bG AxorB $end
$var wire 1 cG CnandAB $end
$var wire 1 dG AnandB $end

$scope module xor_1 $end
$var wire 1 bG out $end
$var wire 1 #& in1 $end
$var wire 1 LF in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 lF out $end
$var wire 1 bG in1 $end
$var wire 1 }F in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 cG out $end
$var wire 1 bG in1 $end
$var wire 1 }F in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 dG out $end
$var wire 1 #& in1 $end
$var wire 1 LF in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 aG out $end
$var wire 1 dG in1 $end
$var wire 1 cG in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla[1] $end
$var parameter 32 eG N $end
$var wire 1 mF sum [3] $end
$var wire 1 nF sum [2] $end
$var wire 1 oF sum [1] $end
$var wire 1 pF sum [0] $end
$var wire 1 }F c_out $end
$var wire 1 $& a [3] $end
$var wire 1 %& a [2] $end
$var wire 1 && a [1] $end
$var wire 1 '& a [0] $end
$var wire 1 MF b [3] $end
$var wire 1 NF b [2] $end
$var wire 1 OF b [1] $end
$var wire 1 PF b [0] $end
$var wire 1 ~F c_in $end
$var wire 1 fG p [3] $end
$var wire 1 gG p [2] $end
$var wire 1 hG p [1] $end
$var wire 1 iG p [0] $end
$var wire 1 jG ng [3] $end
$var wire 1 kG ng [2] $end
$var wire 1 lG ng [1] $end
$var wire 1 mG ng [0] $end
$var wire 1 nG carries [4] $end
$var wire 1 oG carries [3] $end
$var wire 1 pG carries [2] $end
$var wire 1 qG carries [1] $end
$var wire 1 rG carries [0] $end
$var wire 1 sG cp [3] $end
$var wire 1 tG cp [2] $end
$var wire 1 uG cp [1] $end
$var wire 1 vG cp [0] $end

$scope module xor_1[3] $end
$var wire 1 fG out $end
$var wire 1 $& in1 $end
$var wire 1 MF in2 $end
$upscope $end

$scope module xor_1[2] $end
$var wire 1 gG out $end
$var wire 1 %& in1 $end
$var wire 1 NF in2 $end
$upscope $end

$scope module xor_1[1] $end
$var wire 1 hG out $end
$var wire 1 && in1 $end
$var wire 1 OF in2 $end
$upscope $end

$scope module xor_1[0] $end
$var wire 1 iG out $end
$var wire 1 '& in1 $end
$var wire 1 PF in2 $end
$upscope $end

$scope module nand_1[3] $end
$var wire 1 jG out $end
$var wire 1 $& in1 $end
$var wire 1 MF in2 $end
$upscope $end

$scope module nand_1[2] $end
$var wire 1 kG out $end
$var wire 1 %& in1 $end
$var wire 1 NF in2 $end
$upscope $end

$scope module nand_1[1] $end
$var wire 1 lG out $end
$var wire 1 && in1 $end
$var wire 1 OF in2 $end
$upscope $end

$scope module nand_1[0] $end
$var wire 1 mG out $end
$var wire 1 '& in1 $end
$var wire 1 PF in2 $end
$upscope $end

$scope module nand_2[3] $end
$var wire 1 sG out $end
$var wire 1 fG in1 $end
$var wire 1 oG in2 $end
$upscope $end

$scope module nand_2[2] $end
$var wire 1 tG out $end
$var wire 1 gG in1 $end
$var wire 1 pG in2 $end
$upscope $end

$scope module nand_2[1] $end
$var wire 1 uG out $end
$var wire 1 hG in1 $end
$var wire 1 qG in2 $end
$upscope $end

$scope module nand_2[0] $end
$var wire 1 vG out $end
$var wire 1 iG in1 $end
$var wire 1 ~F in2 $end
$upscope $end

$scope module nand_3[3] $end
$var wire 1 }F out $end
$var wire 1 sG in1 $end
$var wire 1 jG in2 $end
$upscope $end

$scope module nand_3[2] $end
$var wire 1 oG out $end
$var wire 1 tG in1 $end
$var wire 1 kG in2 $end
$upscope $end

$scope module nand_3[1] $end
$var wire 1 pG out $end
$var wire 1 uG in1 $end
$var wire 1 lG in2 $end
$upscope $end

$scope module nand_3[0] $end
$var wire 1 qG out $end
$var wire 1 vG in1 $end
$var wire 1 mG in2 $end
$upscope $end

$scope module fa[3] $end
$var wire 1 mF s $end
$var wire 1 wG c_out $end
$var wire 1 $& a $end
$var wire 1 MF b $end
$var wire 1 oG c_in $end
$var wire 1 xG AxorB $end
$var wire 1 yG CnandAB $end
$var wire 1 zG AnandB $end

$scope module xor_1 $end
$var wire 1 xG out $end
$var wire 1 $& in1 $end
$var wire 1 MF in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 mF out $end
$var wire 1 xG in1 $end
$var wire 1 oG in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 yG out $end
$var wire 1 xG in1 $end
$var wire 1 oG in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 zG out $end
$var wire 1 $& in1 $end
$var wire 1 MF in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 wG out $end
$var wire 1 zG in1 $end
$var wire 1 yG in2 $end
$upscope $end
$upscope $end

$scope module fa[2] $end
$var wire 1 nF s $end
$var wire 1 {G c_out $end
$var wire 1 %& a $end
$var wire 1 NF b $end
$var wire 1 pG c_in $end
$var wire 1 |G AxorB $end
$var wire 1 }G CnandAB $end
$var wire 1 ~G AnandB $end

$scope module xor_1 $end
$var wire 1 |G out $end
$var wire 1 %& in1 $end
$var wire 1 NF in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 nF out $end
$var wire 1 |G in1 $end
$var wire 1 pG in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 }G out $end
$var wire 1 |G in1 $end
$var wire 1 pG in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 ~G out $end
$var wire 1 %& in1 $end
$var wire 1 NF in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 {G out $end
$var wire 1 ~G in1 $end
$var wire 1 }G in2 $end
$upscope $end
$upscope $end

$scope module fa[1] $end
$var wire 1 oF s $end
$var wire 1 !H c_out $end
$var wire 1 && a $end
$var wire 1 OF b $end
$var wire 1 qG c_in $end
$var wire 1 "H AxorB $end
$var wire 1 #H CnandAB $end
$var wire 1 $H AnandB $end

$scope module xor_1 $end
$var wire 1 "H out $end
$var wire 1 && in1 $end
$var wire 1 OF in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 oF out $end
$var wire 1 "H in1 $end
$var wire 1 qG in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 #H out $end
$var wire 1 "H in1 $end
$var wire 1 qG in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 $H out $end
$var wire 1 && in1 $end
$var wire 1 OF in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 !H out $end
$var wire 1 $H in1 $end
$var wire 1 #H in2 $end
$upscope $end
$upscope $end

$scope module fa[0] $end
$var wire 1 pF s $end
$var wire 1 %H c_out $end
$var wire 1 '& a $end
$var wire 1 PF b $end
$var wire 1 ~F c_in $end
$var wire 1 &H AxorB $end
$var wire 1 'H CnandAB $end
$var wire 1 (H AnandB $end

$scope module xor_1 $end
$var wire 1 &H out $end
$var wire 1 '& in1 $end
$var wire 1 PF in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 pF out $end
$var wire 1 &H in1 $end
$var wire 1 ~F in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 'H out $end
$var wire 1 &H in1 $end
$var wire 1 ~F in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 (H out $end
$var wire 1 '& in1 $end
$var wire 1 PF in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 %H out $end
$var wire 1 (H in1 $end
$var wire 1 'H in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla[0] $end
$var parameter 32 )H N $end
$var wire 1 qF sum [3] $end
$var wire 1 rF sum [2] $end
$var wire 1 sF sum [1] $end
$var wire 1 tF sum [0] $end
$var wire 1 ~F c_out $end
$var wire 1 (& a [3] $end
$var wire 1 )& a [2] $end
$var wire 1 *& a [1] $end
$var wire 1 +& a [0] $end
$var wire 1 QF b [3] $end
$var wire 1 RF b [2] $end
$var wire 1 SF b [1] $end
$var wire 1 TF b [0] $end
$var wire 1 {F c_in $end
$var wire 1 *H p [3] $end
$var wire 1 +H p [2] $end
$var wire 1 ,H p [1] $end
$var wire 1 -H p [0] $end
$var wire 1 .H ng [3] $end
$var wire 1 /H ng [2] $end
$var wire 1 0H ng [1] $end
$var wire 1 1H ng [0] $end
$var wire 1 2H carries [4] $end
$var wire 1 3H carries [3] $end
$var wire 1 4H carries [2] $end
$var wire 1 5H carries [1] $end
$var wire 1 6H carries [0] $end
$var wire 1 7H cp [3] $end
$var wire 1 8H cp [2] $end
$var wire 1 9H cp [1] $end
$var wire 1 :H cp [0] $end

$scope module xor_1[3] $end
$var wire 1 *H out $end
$var wire 1 (& in1 $end
$var wire 1 QF in2 $end
$upscope $end

$scope module xor_1[2] $end
$var wire 1 +H out $end
$var wire 1 )& in1 $end
$var wire 1 RF in2 $end
$upscope $end

$scope module xor_1[1] $end
$var wire 1 ,H out $end
$var wire 1 *& in1 $end
$var wire 1 SF in2 $end
$upscope $end

$scope module xor_1[0] $end
$var wire 1 -H out $end
$var wire 1 +& in1 $end
$var wire 1 TF in2 $end
$upscope $end

$scope module nand_1[3] $end
$var wire 1 .H out $end
$var wire 1 (& in1 $end
$var wire 1 QF in2 $end
$upscope $end

$scope module nand_1[2] $end
$var wire 1 /H out $end
$var wire 1 )& in1 $end
$var wire 1 RF in2 $end
$upscope $end

$scope module nand_1[1] $end
$var wire 1 0H out $end
$var wire 1 *& in1 $end
$var wire 1 SF in2 $end
$upscope $end

$scope module nand_1[0] $end
$var wire 1 1H out $end
$var wire 1 +& in1 $end
$var wire 1 TF in2 $end
$upscope $end

$scope module nand_2[3] $end
$var wire 1 7H out $end
$var wire 1 *H in1 $end
$var wire 1 3H in2 $end
$upscope $end

$scope module nand_2[2] $end
$var wire 1 8H out $end
$var wire 1 +H in1 $end
$var wire 1 4H in2 $end
$upscope $end

$scope module nand_2[1] $end
$var wire 1 9H out $end
$var wire 1 ,H in1 $end
$var wire 1 5H in2 $end
$upscope $end

$scope module nand_2[0] $end
$var wire 1 :H out $end
$var wire 1 -H in1 $end
$var wire 1 {F in2 $end
$upscope $end

$scope module nand_3[3] $end
$var wire 1 ~F out $end
$var wire 1 7H in1 $end
$var wire 1 .H in2 $end
$upscope $end

$scope module nand_3[2] $end
$var wire 1 3H out $end
$var wire 1 8H in1 $end
$var wire 1 /H in2 $end
$upscope $end

$scope module nand_3[1] $end
$var wire 1 4H out $end
$var wire 1 9H in1 $end
$var wire 1 0H in2 $end
$upscope $end

$scope module nand_3[0] $end
$var wire 1 5H out $end
$var wire 1 :H in1 $end
$var wire 1 1H in2 $end
$upscope $end

$scope module fa[3] $end
$var wire 1 qF s $end
$var wire 1 ;H c_out $end
$var wire 1 (& a $end
$var wire 1 QF b $end
$var wire 1 3H c_in $end
$var wire 1 <H AxorB $end
$var wire 1 =H CnandAB $end
$var wire 1 >H AnandB $end

$scope module xor_1 $end
$var wire 1 <H out $end
$var wire 1 (& in1 $end
$var wire 1 QF in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 qF out $end
$var wire 1 <H in1 $end
$var wire 1 3H in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 =H out $end
$var wire 1 <H in1 $end
$var wire 1 3H in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 >H out $end
$var wire 1 (& in1 $end
$var wire 1 QF in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 ;H out $end
$var wire 1 >H in1 $end
$var wire 1 =H in2 $end
$upscope $end
$upscope $end

$scope module fa[2] $end
$var wire 1 rF s $end
$var wire 1 ?H c_out $end
$var wire 1 )& a $end
$var wire 1 RF b $end
$var wire 1 4H c_in $end
$var wire 1 @H AxorB $end
$var wire 1 AH CnandAB $end
$var wire 1 BH AnandB $end

$scope module xor_1 $end
$var wire 1 @H out $end
$var wire 1 )& in1 $end
$var wire 1 RF in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 rF out $end
$var wire 1 @H in1 $end
$var wire 1 4H in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 AH out $end
$var wire 1 @H in1 $end
$var wire 1 4H in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 BH out $end
$var wire 1 )& in1 $end
$var wire 1 RF in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 ?H out $end
$var wire 1 BH in1 $end
$var wire 1 AH in2 $end
$upscope $end
$upscope $end

$scope module fa[1] $end
$var wire 1 sF s $end
$var wire 1 CH c_out $end
$var wire 1 *& a $end
$var wire 1 SF b $end
$var wire 1 5H c_in $end
$var wire 1 DH AxorB $end
$var wire 1 EH CnandAB $end
$var wire 1 FH AnandB $end

$scope module xor_1 $end
$var wire 1 DH out $end
$var wire 1 *& in1 $end
$var wire 1 SF in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 sF out $end
$var wire 1 DH in1 $end
$var wire 1 5H in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 EH out $end
$var wire 1 DH in1 $end
$var wire 1 5H in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 FH out $end
$var wire 1 *& in1 $end
$var wire 1 SF in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 CH out $end
$var wire 1 FH in1 $end
$var wire 1 EH in2 $end
$upscope $end
$upscope $end

$scope module fa[0] $end
$var wire 1 tF s $end
$var wire 1 GH c_out $end
$var wire 1 +& a $end
$var wire 1 TF b $end
$var wire 1 {F c_in $end
$var wire 1 HH AxorB $end
$var wire 1 IH CnandAB $end
$var wire 1 JH AnandB $end

$scope module xor_1 $end
$var wire 1 HH out $end
$var wire 1 +& in1 $end
$var wire 1 TF in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 tF out $end
$var wire 1 HH in1 $end
$var wire 1 {F in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 IH out $end
$var wire 1 HH in1 $end
$var wire 1 {F in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 JH out $end
$var wire 1 +& in1 $end
$var wire 1 TF in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 GH out $end
$var wire 1 JH in1 $end
$var wire 1 IH in2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module alu1 $end
$var parameter 32 KH OPERAND_WIDTH $end
$var parameter 32 LH NUM_OPERATIONS $end
$var wire 1 5F InA [15] $end
$var wire 1 6F InA [14] $end
$var wire 1 7F InA [13] $end
$var wire 1 8F InA [12] $end
$var wire 1 9F InA [11] $end
$var wire 1 :F InA [10] $end
$var wire 1 ;F InA [9] $end
$var wire 1 <F InA [8] $end
$var wire 1 =F InA [7] $end
$var wire 1 >F InA [6] $end
$var wire 1 ?F InA [5] $end
$var wire 1 @F InA [4] $end
$var wire 1 AF InA [3] $end
$var wire 1 BF InA [2] $end
$var wire 1 CF InA [1] $end
$var wire 1 DF InA [0] $end
$var wire 1 %F InB [15] $end
$var wire 1 &F InB [14] $end
$var wire 1 'F InB [13] $end
$var wire 1 (F InB [12] $end
$var wire 1 )F InB [11] $end
$var wire 1 *F InB [10] $end
$var wire 1 +F InB [9] $end
$var wire 1 ,F InB [8] $end
$var wire 1 -F InB [7] $end
$var wire 1 .F InB [6] $end
$var wire 1 /F InB [5] $end
$var wire 1 0F InB [4] $end
$var wire 1 1F InB [3] $end
$var wire 1 2F InB [2] $end
$var wire 1 3F InB [1] $end
$var wire 1 4F InB [0] $end
$var wire 1 .& Cin $end
$var wire 1 t$ Oper [3] $end
$var wire 1 u$ Oper [2] $end
$var wire 1 v$ Oper [1] $end
$var wire 1 w$ Oper [0] $end
$var wire 1 ,& invA $end
$var wire 1 -& invB $end
$var wire 1 c$ sign $end
$var reg 16 MH Out [15:0] $end
$var wire 1 wF OF $end
$var wire 1 xF ZF $end
$var wire 1 vF CF $end
$var wire 1 uF SF $end
$var wire 1 NH Cout $end
$var wire 1 OH S [15] $end
$var wire 1 PH S [14] $end
$var wire 1 QH S [13] $end
$var wire 1 RH S [12] $end
$var wire 1 SH S [11] $end
$var wire 1 TH S [10] $end
$var wire 1 UH S [9] $end
$var wire 1 VH S [8] $end
$var wire 1 WH S [7] $end
$var wire 1 XH S [6] $end
$var wire 1 YH S [5] $end
$var wire 1 ZH S [4] $end
$var wire 1 [H S [3] $end
$var wire 1 \H S [2] $end
$var wire 1 ]H S [1] $end
$var wire 1 ^H S [0] $end
$var wire 1 _H ShOut [15] $end
$var wire 1 `H ShOut [14] $end
$var wire 1 aH ShOut [13] $end
$var wire 1 bH ShOut [12] $end
$var wire 1 cH ShOut [11] $end
$var wire 1 dH ShOut [10] $end
$var wire 1 eH ShOut [9] $end
$var wire 1 fH ShOut [8] $end
$var wire 1 gH ShOut [7] $end
$var wire 1 hH ShOut [6] $end
$var wire 1 iH ShOut [5] $end
$var wire 1 jH ShOut [4] $end
$var wire 1 kH ShOut [3] $end
$var wire 1 lH ShOut [2] $end
$var wire 1 mH ShOut [1] $end
$var wire 1 nH ShOut [0] $end
$var wire 1 oH BitOut [15] $end
$var wire 1 pH BitOut [14] $end
$var wire 1 qH BitOut [13] $end
$var wire 1 rH BitOut [12] $end
$var wire 1 sH BitOut [11] $end
$var wire 1 tH BitOut [10] $end
$var wire 1 uH BitOut [9] $end
$var wire 1 vH BitOut [8] $end
$var wire 1 wH BitOut [7] $end
$var wire 1 xH BitOut [6] $end
$var wire 1 yH BitOut [5] $end
$var wire 1 zH BitOut [4] $end
$var wire 1 {H BitOut [3] $end
$var wire 1 |H BitOut [2] $end
$var wire 1 }H BitOut [1] $end
$var wire 1 ~H BitOut [0] $end
$var wire 1 !I A [15] $end
$var wire 1 "I A [14] $end
$var wire 1 #I A [13] $end
$var wire 1 $I A [12] $end
$var wire 1 %I A [11] $end
$var wire 1 &I A [10] $end
$var wire 1 'I A [9] $end
$var wire 1 (I A [8] $end
$var wire 1 )I A [7] $end
$var wire 1 *I A [6] $end
$var wire 1 +I A [5] $end
$var wire 1 ,I A [4] $end
$var wire 1 -I A [3] $end
$var wire 1 .I A [2] $end
$var wire 1 /I A [1] $end
$var wire 1 0I A [0] $end
$var wire 1 1I B [15] $end
$var wire 1 2I B [14] $end
$var wire 1 3I B [13] $end
$var wire 1 4I B [12] $end
$var wire 1 5I B [11] $end
$var wire 1 6I B [10] $end
$var wire 1 7I B [9] $end
$var wire 1 8I B [8] $end
$var wire 1 9I B [7] $end
$var wire 1 :I B [6] $end
$var wire 1 ;I B [5] $end
$var wire 1 <I B [4] $end
$var wire 1 =I B [3] $end
$var wire 1 >I B [2] $end
$var wire 1 ?I B [1] $end
$var wire 1 @I B [0] $end
$var wire 1 AI sA [15] $end
$var wire 1 BI sA [14] $end
$var wire 1 CI sA [13] $end
$var wire 1 DI sA [12] $end
$var wire 1 EI sA [11] $end
$var wire 1 FI sA [10] $end
$var wire 1 GI sA [9] $end
$var wire 1 HI sA [8] $end
$var wire 1 II sA [7] $end
$var wire 1 JI sA [6] $end
$var wire 1 KI sA [5] $end
$var wire 1 LI sA [4] $end
$var wire 1 MI sA [3] $end
$var wire 1 NI sA [2] $end
$var wire 1 OI sA [1] $end
$var wire 1 PI sA [0] $end
$var wire 1 QI sB [15] $end
$var wire 1 RI sB [14] $end
$var wire 1 SI sB [13] $end
$var wire 1 TI sB [12] $end
$var wire 1 UI sB [11] $end
$var wire 1 VI sB [10] $end
$var wire 1 WI sB [9] $end
$var wire 1 XI sB [8] $end
$var wire 1 YI sB [7] $end
$var wire 1 ZI sB [6] $end
$var wire 1 [I sB [5] $end
$var wire 1 \I sB [4] $end
$var wire 1 ]I sB [3] $end
$var wire 1 ^I sB [2] $end
$var wire 1 _I sB [1] $end
$var wire 1 `I sB [0] $end

$scope module cla $end
$var parameter 32 aI N $end
$var wire 1 OH sum [15] $end
$var wire 1 PH sum [14] $end
$var wire 1 QH sum [13] $end
$var wire 1 RH sum [12] $end
$var wire 1 SH sum [11] $end
$var wire 1 TH sum [10] $end
$var wire 1 UH sum [9] $end
$var wire 1 VH sum [8] $end
$var wire 1 WH sum [7] $end
$var wire 1 XH sum [6] $end
$var wire 1 YH sum [5] $end
$var wire 1 ZH sum [4] $end
$var wire 1 [H sum [3] $end
$var wire 1 \H sum [2] $end
$var wire 1 ]H sum [1] $end
$var wire 1 ^H sum [0] $end
$var wire 1 NH c_out $end
$var wire 1 1I a [15] $end
$var wire 1 2I a [14] $end
$var wire 1 3I a [13] $end
$var wire 1 4I a [12] $end
$var wire 1 5I a [11] $end
$var wire 1 6I a [10] $end
$var wire 1 7I a [9] $end
$var wire 1 8I a [8] $end
$var wire 1 9I a [7] $end
$var wire 1 :I a [6] $end
$var wire 1 ;I a [5] $end
$var wire 1 <I a [4] $end
$var wire 1 =I a [3] $end
$var wire 1 >I a [2] $end
$var wire 1 ?I a [1] $end
$var wire 1 @I a [0] $end
$var wire 1 !I b [15] $end
$var wire 1 "I b [14] $end
$var wire 1 #I b [13] $end
$var wire 1 $I b [12] $end
$var wire 1 %I b [11] $end
$var wire 1 &I b [10] $end
$var wire 1 'I b [9] $end
$var wire 1 (I b [8] $end
$var wire 1 )I b [7] $end
$var wire 1 *I b [6] $end
$var wire 1 +I b [5] $end
$var wire 1 ,I b [4] $end
$var wire 1 -I b [3] $end
$var wire 1 .I b [2] $end
$var wire 1 /I b [1] $end
$var wire 1 0I b [0] $end
$var wire 1 .& c_in $end
$var wire 1 bI carries [2] $end
$var wire 1 cI carries [1] $end
$var wire 1 dI carries [0] $end

$scope module cla[3] $end
$var parameter 32 eI N $end
$var wire 1 OH sum [3] $end
$var wire 1 PH sum [2] $end
$var wire 1 QH sum [1] $end
$var wire 1 RH sum [0] $end
$var wire 1 NH c_out $end
$var wire 1 1I a [3] $end
$var wire 1 2I a [2] $end
$var wire 1 3I a [1] $end
$var wire 1 4I a [0] $end
$var wire 1 !I b [3] $end
$var wire 1 "I b [2] $end
$var wire 1 #I b [1] $end
$var wire 1 $I b [0] $end
$var wire 1 bI c_in $end
$var wire 1 fI p [3] $end
$var wire 1 gI p [2] $end
$var wire 1 hI p [1] $end
$var wire 1 iI p [0] $end
$var wire 1 jI ng [3] $end
$var wire 1 kI ng [2] $end
$var wire 1 lI ng [1] $end
$var wire 1 mI ng [0] $end
$var wire 1 nI carries [4] $end
$var wire 1 oI carries [3] $end
$var wire 1 pI carries [2] $end
$var wire 1 qI carries [1] $end
$var wire 1 rI carries [0] $end
$var wire 1 sI cp [3] $end
$var wire 1 tI cp [2] $end
$var wire 1 uI cp [1] $end
$var wire 1 vI cp [0] $end

$scope module xor_1[3] $end
$var wire 1 fI out $end
$var wire 1 1I in1 $end
$var wire 1 !I in2 $end
$upscope $end

$scope module xor_1[2] $end
$var wire 1 gI out $end
$var wire 1 2I in1 $end
$var wire 1 "I in2 $end
$upscope $end

$scope module xor_1[1] $end
$var wire 1 hI out $end
$var wire 1 3I in1 $end
$var wire 1 #I in2 $end
$upscope $end

$scope module xor_1[0] $end
$var wire 1 iI out $end
$var wire 1 4I in1 $end
$var wire 1 $I in2 $end
$upscope $end

$scope module nand_1[3] $end
$var wire 1 jI out $end
$var wire 1 1I in1 $end
$var wire 1 !I in2 $end
$upscope $end

$scope module nand_1[2] $end
$var wire 1 kI out $end
$var wire 1 2I in1 $end
$var wire 1 "I in2 $end
$upscope $end

$scope module nand_1[1] $end
$var wire 1 lI out $end
$var wire 1 3I in1 $end
$var wire 1 #I in2 $end
$upscope $end

$scope module nand_1[0] $end
$var wire 1 mI out $end
$var wire 1 4I in1 $end
$var wire 1 $I in2 $end
$upscope $end

$scope module nand_2[3] $end
$var wire 1 sI out $end
$var wire 1 fI in1 $end
$var wire 1 oI in2 $end
$upscope $end

$scope module nand_2[2] $end
$var wire 1 tI out $end
$var wire 1 gI in1 $end
$var wire 1 pI in2 $end
$upscope $end

$scope module nand_2[1] $end
$var wire 1 uI out $end
$var wire 1 hI in1 $end
$var wire 1 qI in2 $end
$upscope $end

$scope module nand_2[0] $end
$var wire 1 vI out $end
$var wire 1 iI in1 $end
$var wire 1 bI in2 $end
$upscope $end

$scope module nand_3[3] $end
$var wire 1 NH out $end
$var wire 1 sI in1 $end
$var wire 1 jI in2 $end
$upscope $end

$scope module nand_3[2] $end
$var wire 1 oI out $end
$var wire 1 tI in1 $end
$var wire 1 kI in2 $end
$upscope $end

$scope module nand_3[1] $end
$var wire 1 pI out $end
$var wire 1 uI in1 $end
$var wire 1 lI in2 $end
$upscope $end

$scope module nand_3[0] $end
$var wire 1 qI out $end
$var wire 1 vI in1 $end
$var wire 1 mI in2 $end
$upscope $end

$scope module fa[3] $end
$var wire 1 OH s $end
$var wire 1 wI c_out $end
$var wire 1 1I a $end
$var wire 1 !I b $end
$var wire 1 oI c_in $end
$var wire 1 xI AxorB $end
$var wire 1 yI CnandAB $end
$var wire 1 zI AnandB $end

$scope module xor_1 $end
$var wire 1 xI out $end
$var wire 1 1I in1 $end
$var wire 1 !I in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 OH out $end
$var wire 1 xI in1 $end
$var wire 1 oI in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 yI out $end
$var wire 1 xI in1 $end
$var wire 1 oI in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 zI out $end
$var wire 1 1I in1 $end
$var wire 1 !I in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 wI out $end
$var wire 1 zI in1 $end
$var wire 1 yI in2 $end
$upscope $end
$upscope $end

$scope module fa[2] $end
$var wire 1 PH s $end
$var wire 1 {I c_out $end
$var wire 1 2I a $end
$var wire 1 "I b $end
$var wire 1 pI c_in $end
$var wire 1 |I AxorB $end
$var wire 1 }I CnandAB $end
$var wire 1 ~I AnandB $end

$scope module xor_1 $end
$var wire 1 |I out $end
$var wire 1 2I in1 $end
$var wire 1 "I in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 PH out $end
$var wire 1 |I in1 $end
$var wire 1 pI in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 }I out $end
$var wire 1 |I in1 $end
$var wire 1 pI in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 ~I out $end
$var wire 1 2I in1 $end
$var wire 1 "I in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 {I out $end
$var wire 1 ~I in1 $end
$var wire 1 }I in2 $end
$upscope $end
$upscope $end

$scope module fa[1] $end
$var wire 1 QH s $end
$var wire 1 !J c_out $end
$var wire 1 3I a $end
$var wire 1 #I b $end
$var wire 1 qI c_in $end
$var wire 1 "J AxorB $end
$var wire 1 #J CnandAB $end
$var wire 1 $J AnandB $end

$scope module xor_1 $end
$var wire 1 "J out $end
$var wire 1 3I in1 $end
$var wire 1 #I in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 QH out $end
$var wire 1 "J in1 $end
$var wire 1 qI in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 #J out $end
$var wire 1 "J in1 $end
$var wire 1 qI in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 $J out $end
$var wire 1 3I in1 $end
$var wire 1 #I in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 !J out $end
$var wire 1 $J in1 $end
$var wire 1 #J in2 $end
$upscope $end
$upscope $end

$scope module fa[0] $end
$var wire 1 RH s $end
$var wire 1 %J c_out $end
$var wire 1 4I a $end
$var wire 1 $I b $end
$var wire 1 bI c_in $end
$var wire 1 &J AxorB $end
$var wire 1 'J CnandAB $end
$var wire 1 (J AnandB $end

$scope module xor_1 $end
$var wire 1 &J out $end
$var wire 1 4I in1 $end
$var wire 1 $I in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 RH out $end
$var wire 1 &J in1 $end
$var wire 1 bI in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 'J out $end
$var wire 1 &J in1 $end
$var wire 1 bI in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 (J out $end
$var wire 1 4I in1 $end
$var wire 1 $I in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 %J out $end
$var wire 1 (J in1 $end
$var wire 1 'J in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla[2] $end
$var parameter 32 )J N $end
$var wire 1 SH sum [3] $end
$var wire 1 TH sum [2] $end
$var wire 1 UH sum [1] $end
$var wire 1 VH sum [0] $end
$var wire 1 bI c_out $end
$var wire 1 5I a [3] $end
$var wire 1 6I a [2] $end
$var wire 1 7I a [1] $end
$var wire 1 8I a [0] $end
$var wire 1 %I b [3] $end
$var wire 1 &I b [2] $end
$var wire 1 'I b [1] $end
$var wire 1 (I b [0] $end
$var wire 1 cI c_in $end
$var wire 1 *J p [3] $end
$var wire 1 +J p [2] $end
$var wire 1 ,J p [1] $end
$var wire 1 -J p [0] $end
$var wire 1 .J ng [3] $end
$var wire 1 /J ng [2] $end
$var wire 1 0J ng [1] $end
$var wire 1 1J ng [0] $end
$var wire 1 2J carries [4] $end
$var wire 1 3J carries [3] $end
$var wire 1 4J carries [2] $end
$var wire 1 5J carries [1] $end
$var wire 1 6J carries [0] $end
$var wire 1 7J cp [3] $end
$var wire 1 8J cp [2] $end
$var wire 1 9J cp [1] $end
$var wire 1 :J cp [0] $end

$scope module xor_1[3] $end
$var wire 1 *J out $end
$var wire 1 5I in1 $end
$var wire 1 %I in2 $end
$upscope $end

$scope module xor_1[2] $end
$var wire 1 +J out $end
$var wire 1 6I in1 $end
$var wire 1 &I in2 $end
$upscope $end

$scope module xor_1[1] $end
$var wire 1 ,J out $end
$var wire 1 7I in1 $end
$var wire 1 'I in2 $end
$upscope $end

$scope module xor_1[0] $end
$var wire 1 -J out $end
$var wire 1 8I in1 $end
$var wire 1 (I in2 $end
$upscope $end

$scope module nand_1[3] $end
$var wire 1 .J out $end
$var wire 1 5I in1 $end
$var wire 1 %I in2 $end
$upscope $end

$scope module nand_1[2] $end
$var wire 1 /J out $end
$var wire 1 6I in1 $end
$var wire 1 &I in2 $end
$upscope $end

$scope module nand_1[1] $end
$var wire 1 0J out $end
$var wire 1 7I in1 $end
$var wire 1 'I in2 $end
$upscope $end

$scope module nand_1[0] $end
$var wire 1 1J out $end
$var wire 1 8I in1 $end
$var wire 1 (I in2 $end
$upscope $end

$scope module nand_2[3] $end
$var wire 1 7J out $end
$var wire 1 *J in1 $end
$var wire 1 3J in2 $end
$upscope $end

$scope module nand_2[2] $end
$var wire 1 8J out $end
$var wire 1 +J in1 $end
$var wire 1 4J in2 $end
$upscope $end

$scope module nand_2[1] $end
$var wire 1 9J out $end
$var wire 1 ,J in1 $end
$var wire 1 5J in2 $end
$upscope $end

$scope module nand_2[0] $end
$var wire 1 :J out $end
$var wire 1 -J in1 $end
$var wire 1 cI in2 $end
$upscope $end

$scope module nand_3[3] $end
$var wire 1 bI out $end
$var wire 1 7J in1 $end
$var wire 1 .J in2 $end
$upscope $end

$scope module nand_3[2] $end
$var wire 1 3J out $end
$var wire 1 8J in1 $end
$var wire 1 /J in2 $end
$upscope $end

$scope module nand_3[1] $end
$var wire 1 4J out $end
$var wire 1 9J in1 $end
$var wire 1 0J in2 $end
$upscope $end

$scope module nand_3[0] $end
$var wire 1 5J out $end
$var wire 1 :J in1 $end
$var wire 1 1J in2 $end
$upscope $end

$scope module fa[3] $end
$var wire 1 SH s $end
$var wire 1 ;J c_out $end
$var wire 1 5I a $end
$var wire 1 %I b $end
$var wire 1 3J c_in $end
$var wire 1 <J AxorB $end
$var wire 1 =J CnandAB $end
$var wire 1 >J AnandB $end

$scope module xor_1 $end
$var wire 1 <J out $end
$var wire 1 5I in1 $end
$var wire 1 %I in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 SH out $end
$var wire 1 <J in1 $end
$var wire 1 3J in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 =J out $end
$var wire 1 <J in1 $end
$var wire 1 3J in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 >J out $end
$var wire 1 5I in1 $end
$var wire 1 %I in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 ;J out $end
$var wire 1 >J in1 $end
$var wire 1 =J in2 $end
$upscope $end
$upscope $end

$scope module fa[2] $end
$var wire 1 TH s $end
$var wire 1 ?J c_out $end
$var wire 1 6I a $end
$var wire 1 &I b $end
$var wire 1 4J c_in $end
$var wire 1 @J AxorB $end
$var wire 1 AJ CnandAB $end
$var wire 1 BJ AnandB $end

$scope module xor_1 $end
$var wire 1 @J out $end
$var wire 1 6I in1 $end
$var wire 1 &I in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 TH out $end
$var wire 1 @J in1 $end
$var wire 1 4J in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 AJ out $end
$var wire 1 @J in1 $end
$var wire 1 4J in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 BJ out $end
$var wire 1 6I in1 $end
$var wire 1 &I in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 ?J out $end
$var wire 1 BJ in1 $end
$var wire 1 AJ in2 $end
$upscope $end
$upscope $end

$scope module fa[1] $end
$var wire 1 UH s $end
$var wire 1 CJ c_out $end
$var wire 1 7I a $end
$var wire 1 'I b $end
$var wire 1 5J c_in $end
$var wire 1 DJ AxorB $end
$var wire 1 EJ CnandAB $end
$var wire 1 FJ AnandB $end

$scope module xor_1 $end
$var wire 1 DJ out $end
$var wire 1 7I in1 $end
$var wire 1 'I in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 UH out $end
$var wire 1 DJ in1 $end
$var wire 1 5J in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 EJ out $end
$var wire 1 DJ in1 $end
$var wire 1 5J in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 FJ out $end
$var wire 1 7I in1 $end
$var wire 1 'I in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 CJ out $end
$var wire 1 FJ in1 $end
$var wire 1 EJ in2 $end
$upscope $end
$upscope $end

$scope module fa[0] $end
$var wire 1 VH s $end
$var wire 1 GJ c_out $end
$var wire 1 8I a $end
$var wire 1 (I b $end
$var wire 1 cI c_in $end
$var wire 1 HJ AxorB $end
$var wire 1 IJ CnandAB $end
$var wire 1 JJ AnandB $end

$scope module xor_1 $end
$var wire 1 HJ out $end
$var wire 1 8I in1 $end
$var wire 1 (I in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 VH out $end
$var wire 1 HJ in1 $end
$var wire 1 cI in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 IJ out $end
$var wire 1 HJ in1 $end
$var wire 1 cI in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 JJ out $end
$var wire 1 8I in1 $end
$var wire 1 (I in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 GJ out $end
$var wire 1 JJ in1 $end
$var wire 1 IJ in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla[1] $end
$var parameter 32 KJ N $end
$var wire 1 WH sum [3] $end
$var wire 1 XH sum [2] $end
$var wire 1 YH sum [1] $end
$var wire 1 ZH sum [0] $end
$var wire 1 cI c_out $end
$var wire 1 9I a [3] $end
$var wire 1 :I a [2] $end
$var wire 1 ;I a [1] $end
$var wire 1 <I a [0] $end
$var wire 1 )I b [3] $end
$var wire 1 *I b [2] $end
$var wire 1 +I b [1] $end
$var wire 1 ,I b [0] $end
$var wire 1 dI c_in $end
$var wire 1 LJ p [3] $end
$var wire 1 MJ p [2] $end
$var wire 1 NJ p [1] $end
$var wire 1 OJ p [0] $end
$var wire 1 PJ ng [3] $end
$var wire 1 QJ ng [2] $end
$var wire 1 RJ ng [1] $end
$var wire 1 SJ ng [0] $end
$var wire 1 TJ carries [4] $end
$var wire 1 UJ carries [3] $end
$var wire 1 VJ carries [2] $end
$var wire 1 WJ carries [1] $end
$var wire 1 XJ carries [0] $end
$var wire 1 YJ cp [3] $end
$var wire 1 ZJ cp [2] $end
$var wire 1 [J cp [1] $end
$var wire 1 \J cp [0] $end

$scope module xor_1[3] $end
$var wire 1 LJ out $end
$var wire 1 9I in1 $end
$var wire 1 )I in2 $end
$upscope $end

$scope module xor_1[2] $end
$var wire 1 MJ out $end
$var wire 1 :I in1 $end
$var wire 1 *I in2 $end
$upscope $end

$scope module xor_1[1] $end
$var wire 1 NJ out $end
$var wire 1 ;I in1 $end
$var wire 1 +I in2 $end
$upscope $end

$scope module xor_1[0] $end
$var wire 1 OJ out $end
$var wire 1 <I in1 $end
$var wire 1 ,I in2 $end
$upscope $end

$scope module nand_1[3] $end
$var wire 1 PJ out $end
$var wire 1 9I in1 $end
$var wire 1 )I in2 $end
$upscope $end

$scope module nand_1[2] $end
$var wire 1 QJ out $end
$var wire 1 :I in1 $end
$var wire 1 *I in2 $end
$upscope $end

$scope module nand_1[1] $end
$var wire 1 RJ out $end
$var wire 1 ;I in1 $end
$var wire 1 +I in2 $end
$upscope $end

$scope module nand_1[0] $end
$var wire 1 SJ out $end
$var wire 1 <I in1 $end
$var wire 1 ,I in2 $end
$upscope $end

$scope module nand_2[3] $end
$var wire 1 YJ out $end
$var wire 1 LJ in1 $end
$var wire 1 UJ in2 $end
$upscope $end

$scope module nand_2[2] $end
$var wire 1 ZJ out $end
$var wire 1 MJ in1 $end
$var wire 1 VJ in2 $end
$upscope $end

$scope module nand_2[1] $end
$var wire 1 [J out $end
$var wire 1 NJ in1 $end
$var wire 1 WJ in2 $end
$upscope $end

$scope module nand_2[0] $end
$var wire 1 \J out $end
$var wire 1 OJ in1 $end
$var wire 1 dI in2 $end
$upscope $end

$scope module nand_3[3] $end
$var wire 1 cI out $end
$var wire 1 YJ in1 $end
$var wire 1 PJ in2 $end
$upscope $end

$scope module nand_3[2] $end
$var wire 1 UJ out $end
$var wire 1 ZJ in1 $end
$var wire 1 QJ in2 $end
$upscope $end

$scope module nand_3[1] $end
$var wire 1 VJ out $end
$var wire 1 [J in1 $end
$var wire 1 RJ in2 $end
$upscope $end

$scope module nand_3[0] $end
$var wire 1 WJ out $end
$var wire 1 \J in1 $end
$var wire 1 SJ in2 $end
$upscope $end

$scope module fa[3] $end
$var wire 1 WH s $end
$var wire 1 ]J c_out $end
$var wire 1 9I a $end
$var wire 1 )I b $end
$var wire 1 UJ c_in $end
$var wire 1 ^J AxorB $end
$var wire 1 _J CnandAB $end
$var wire 1 `J AnandB $end

$scope module xor_1 $end
$var wire 1 ^J out $end
$var wire 1 9I in1 $end
$var wire 1 )I in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 WH out $end
$var wire 1 ^J in1 $end
$var wire 1 UJ in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 _J out $end
$var wire 1 ^J in1 $end
$var wire 1 UJ in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 `J out $end
$var wire 1 9I in1 $end
$var wire 1 )I in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 ]J out $end
$var wire 1 `J in1 $end
$var wire 1 _J in2 $end
$upscope $end
$upscope $end

$scope module fa[2] $end
$var wire 1 XH s $end
$var wire 1 aJ c_out $end
$var wire 1 :I a $end
$var wire 1 *I b $end
$var wire 1 VJ c_in $end
$var wire 1 bJ AxorB $end
$var wire 1 cJ CnandAB $end
$var wire 1 dJ AnandB $end

$scope module xor_1 $end
$var wire 1 bJ out $end
$var wire 1 :I in1 $end
$var wire 1 *I in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 XH out $end
$var wire 1 bJ in1 $end
$var wire 1 VJ in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 cJ out $end
$var wire 1 bJ in1 $end
$var wire 1 VJ in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 dJ out $end
$var wire 1 :I in1 $end
$var wire 1 *I in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 aJ out $end
$var wire 1 dJ in1 $end
$var wire 1 cJ in2 $end
$upscope $end
$upscope $end

$scope module fa[1] $end
$var wire 1 YH s $end
$var wire 1 eJ c_out $end
$var wire 1 ;I a $end
$var wire 1 +I b $end
$var wire 1 WJ c_in $end
$var wire 1 fJ AxorB $end
$var wire 1 gJ CnandAB $end
$var wire 1 hJ AnandB $end

$scope module xor_1 $end
$var wire 1 fJ out $end
$var wire 1 ;I in1 $end
$var wire 1 +I in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 YH out $end
$var wire 1 fJ in1 $end
$var wire 1 WJ in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 gJ out $end
$var wire 1 fJ in1 $end
$var wire 1 WJ in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 hJ out $end
$var wire 1 ;I in1 $end
$var wire 1 +I in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 eJ out $end
$var wire 1 hJ in1 $end
$var wire 1 gJ in2 $end
$upscope $end
$upscope $end

$scope module fa[0] $end
$var wire 1 ZH s $end
$var wire 1 iJ c_out $end
$var wire 1 <I a $end
$var wire 1 ,I b $end
$var wire 1 dI c_in $end
$var wire 1 jJ AxorB $end
$var wire 1 kJ CnandAB $end
$var wire 1 lJ AnandB $end

$scope module xor_1 $end
$var wire 1 jJ out $end
$var wire 1 <I in1 $end
$var wire 1 ,I in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 ZH out $end
$var wire 1 jJ in1 $end
$var wire 1 dI in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 kJ out $end
$var wire 1 jJ in1 $end
$var wire 1 dI in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 lJ out $end
$var wire 1 <I in1 $end
$var wire 1 ,I in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 iJ out $end
$var wire 1 lJ in1 $end
$var wire 1 kJ in2 $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla[0] $end
$var parameter 32 mJ N $end
$var wire 1 [H sum [3] $end
$var wire 1 \H sum [2] $end
$var wire 1 ]H sum [1] $end
$var wire 1 ^H sum [0] $end
$var wire 1 dI c_out $end
$var wire 1 =I a [3] $end
$var wire 1 >I a [2] $end
$var wire 1 ?I a [1] $end
$var wire 1 @I a [0] $end
$var wire 1 -I b [3] $end
$var wire 1 .I b [2] $end
$var wire 1 /I b [1] $end
$var wire 1 0I b [0] $end
$var wire 1 .& c_in $end
$var wire 1 nJ p [3] $end
$var wire 1 oJ p [2] $end
$var wire 1 pJ p [1] $end
$var wire 1 qJ p [0] $end
$var wire 1 rJ ng [3] $end
$var wire 1 sJ ng [2] $end
$var wire 1 tJ ng [1] $end
$var wire 1 uJ ng [0] $end
$var wire 1 vJ carries [4] $end
$var wire 1 wJ carries [3] $end
$var wire 1 xJ carries [2] $end
$var wire 1 yJ carries [1] $end
$var wire 1 zJ carries [0] $end
$var wire 1 {J cp [3] $end
$var wire 1 |J cp [2] $end
$var wire 1 }J cp [1] $end
$var wire 1 ~J cp [0] $end

$scope module xor_1[3] $end
$var wire 1 nJ out $end
$var wire 1 =I in1 $end
$var wire 1 -I in2 $end
$upscope $end

$scope module xor_1[2] $end
$var wire 1 oJ out $end
$var wire 1 >I in1 $end
$var wire 1 .I in2 $end
$upscope $end

$scope module xor_1[1] $end
$var wire 1 pJ out $end
$var wire 1 ?I in1 $end
$var wire 1 /I in2 $end
$upscope $end

$scope module xor_1[0] $end
$var wire 1 qJ out $end
$var wire 1 @I in1 $end
$var wire 1 0I in2 $end
$upscope $end

$scope module nand_1[3] $end
$var wire 1 rJ out $end
$var wire 1 =I in1 $end
$var wire 1 -I in2 $end
$upscope $end

$scope module nand_1[2] $end
$var wire 1 sJ out $end
$var wire 1 >I in1 $end
$var wire 1 .I in2 $end
$upscope $end

$scope module nand_1[1] $end
$var wire 1 tJ out $end
$var wire 1 ?I in1 $end
$var wire 1 /I in2 $end
$upscope $end

$scope module nand_1[0] $end
$var wire 1 uJ out $end
$var wire 1 @I in1 $end
$var wire 1 0I in2 $end
$upscope $end

$scope module nand_2[3] $end
$var wire 1 {J out $end
$var wire 1 nJ in1 $end
$var wire 1 wJ in2 $end
$upscope $end

$scope module nand_2[2] $end
$var wire 1 |J out $end
$var wire 1 oJ in1 $end
$var wire 1 xJ in2 $end
$upscope $end

$scope module nand_2[1] $end
$var wire 1 }J out $end
$var wire 1 pJ in1 $end
$var wire 1 yJ in2 $end
$upscope $end

$scope module nand_2[0] $end
$var wire 1 ~J out $end
$var wire 1 qJ in1 $end
$var wire 1 .& in2 $end
$upscope $end

$scope module nand_3[3] $end
$var wire 1 dI out $end
$var wire 1 {J in1 $end
$var wire 1 rJ in2 $end
$upscope $end

$scope module nand_3[2] $end
$var wire 1 wJ out $end
$var wire 1 |J in1 $end
$var wire 1 sJ in2 $end
$upscope $end

$scope module nand_3[1] $end
$var wire 1 xJ out $end
$var wire 1 }J in1 $end
$var wire 1 tJ in2 $end
$upscope $end

$scope module nand_3[0] $end
$var wire 1 yJ out $end
$var wire 1 ~J in1 $end
$var wire 1 uJ in2 $end
$upscope $end

$scope module fa[3] $end
$var wire 1 [H s $end
$var wire 1 !K c_out $end
$var wire 1 =I a $end
$var wire 1 -I b $end
$var wire 1 wJ c_in $end
$var wire 1 "K AxorB $end
$var wire 1 #K CnandAB $end
$var wire 1 $K AnandB $end

$scope module xor_1 $end
$var wire 1 "K out $end
$var wire 1 =I in1 $end
$var wire 1 -I in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 [H out $end
$var wire 1 "K in1 $end
$var wire 1 wJ in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 #K out $end
$var wire 1 "K in1 $end
$var wire 1 wJ in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 $K out $end
$var wire 1 =I in1 $end
$var wire 1 -I in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 !K out $end
$var wire 1 $K in1 $end
$var wire 1 #K in2 $end
$upscope $end
$upscope $end

$scope module fa[2] $end
$var wire 1 \H s $end
$var wire 1 %K c_out $end
$var wire 1 >I a $end
$var wire 1 .I b $end
$var wire 1 xJ c_in $end
$var wire 1 &K AxorB $end
$var wire 1 'K CnandAB $end
$var wire 1 (K AnandB $end

$scope module xor_1 $end
$var wire 1 &K out $end
$var wire 1 >I in1 $end
$var wire 1 .I in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 \H out $end
$var wire 1 &K in1 $end
$var wire 1 xJ in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 'K out $end
$var wire 1 &K in1 $end
$var wire 1 xJ in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 (K out $end
$var wire 1 >I in1 $end
$var wire 1 .I in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 %K out $end
$var wire 1 (K in1 $end
$var wire 1 'K in2 $end
$upscope $end
$upscope $end

$scope module fa[1] $end
$var wire 1 ]H s $end
$var wire 1 )K c_out $end
$var wire 1 ?I a $end
$var wire 1 /I b $end
$var wire 1 yJ c_in $end
$var wire 1 *K AxorB $end
$var wire 1 +K CnandAB $end
$var wire 1 ,K AnandB $end

$scope module xor_1 $end
$var wire 1 *K out $end
$var wire 1 ?I in1 $end
$var wire 1 /I in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 ]H out $end
$var wire 1 *K in1 $end
$var wire 1 yJ in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 +K out $end
$var wire 1 *K in1 $end
$var wire 1 yJ in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 ,K out $end
$var wire 1 ?I in1 $end
$var wire 1 /I in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 )K out $end
$var wire 1 ,K in1 $end
$var wire 1 +K in2 $end
$upscope $end
$upscope $end

$scope module fa[0] $end
$var wire 1 ^H s $end
$var wire 1 -K c_out $end
$var wire 1 @I a $end
$var wire 1 0I b $end
$var wire 1 .& c_in $end
$var wire 1 .K AxorB $end
$var wire 1 /K CnandAB $end
$var wire 1 0K AnandB $end

$scope module xor_1 $end
$var wire 1 .K out $end
$var wire 1 @I in1 $end
$var wire 1 0I in2 $end
$upscope $end

$scope module xor_2 $end
$var wire 1 ^H out $end
$var wire 1 .K in1 $end
$var wire 1 .& in2 $end
$upscope $end

$scope module nand_1 $end
$var wire 1 /K out $end
$var wire 1 .K in1 $end
$var wire 1 .& in2 $end
$upscope $end

$scope module nand_2 $end
$var wire 1 0K out $end
$var wire 1 @I in1 $end
$var wire 1 0I in2 $end
$upscope $end

$scope module nand_3 $end
$var wire 1 -K out $end
$var wire 1 0K in1 $end
$var wire 1 /K in2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module shift $end
$var parameter 32 1K OPERAND_WIDTH $end
$var parameter 32 2K SHAMT_WIDTH $end
$var parameter 32 3K NUM_OPERATIONS $end
$var wire 1 !I In [15] $end
$var wire 1 "I In [14] $end
$var wire 1 #I In [13] $end
$var wire 1 $I In [12] $end
$var wire 1 %I In [11] $end
$var wire 1 &I In [10] $end
$var wire 1 'I In [9] $end
$var wire 1 (I In [8] $end
$var wire 1 )I In [7] $end
$var wire 1 *I In [6] $end
$var wire 1 +I In [5] $end
$var wire 1 ,I In [4] $end
$var wire 1 -I In [3] $end
$var wire 1 .I In [2] $end
$var wire 1 /I In [1] $end
$var wire 1 0I In [0] $end
$var wire 1 =I ShAmt [3] $end
$var wire 1 >I ShAmt [2] $end
$var wire 1 ?I ShAmt [1] $end
$var wire 1 @I ShAmt [0] $end
$var wire 1 v$ Oper [1] $end
$var wire 1 w$ Oper [0] $end
$var wire 1 _H Out [15] $end
$var wire 1 `H Out [14] $end
$var wire 1 aH Out [13] $end
$var wire 1 bH Out [12] $end
$var wire 1 cH Out [11] $end
$var wire 1 dH Out [10] $end
$var wire 1 eH Out [9] $end
$var wire 1 fH Out [8] $end
$var wire 1 gH Out [7] $end
$var wire 1 hH Out [6] $end
$var wire 1 iH Out [5] $end
$var wire 1 jH Out [4] $end
$var wire 1 kH Out [3] $end
$var wire 1 lH Out [2] $end
$var wire 1 mH Out [1] $end
$var wire 1 nH Out [0] $end
$var wire 1 4K s0 [15] $end
$var wire 1 5K s0 [14] $end
$var wire 1 6K s0 [13] $end
$var wire 1 7K s0 [12] $end
$var wire 1 8K s0 [11] $end
$var wire 1 9K s0 [10] $end
$var wire 1 :K s0 [9] $end
$var wire 1 ;K s0 [8] $end
$var wire 1 <K s0 [7] $end
$var wire 1 =K s0 [6] $end
$var wire 1 >K s0 [5] $end
$var wire 1 ?K s0 [4] $end
$var wire 1 @K s0 [3] $end
$var wire 1 AK s0 [2] $end
$var wire 1 BK s0 [1] $end
$var wire 1 CK s0 [0] $end
$var wire 1 DK s1 [15] $end
$var wire 1 EK s1 [14] $end
$var wire 1 FK s1 [13] $end
$var wire 1 GK s1 [12] $end
$var wire 1 HK s1 [11] $end
$var wire 1 IK s1 [10] $end
$var wire 1 JK s1 [9] $end
$var wire 1 KK s1 [8] $end
$var wire 1 LK s1 [7] $end
$var wire 1 MK s1 [6] $end
$var wire 1 NK s1 [5] $end
$var wire 1 OK s1 [4] $end
$var wire 1 PK s1 [3] $end
$var wire 1 QK s1 [2] $end
$var wire 1 RK s1 [1] $end
$var wire 1 SK s1 [0] $end
$var wire 1 TK s2 [15] $end
$var wire 1 UK s2 [14] $end
$var wire 1 VK s2 [13] $end
$var wire 1 WK s2 [12] $end
$var wire 1 XK s2 [11] $end
$var wire 1 YK s2 [10] $end
$var wire 1 ZK s2 [9] $end
$var wire 1 [K s2 [8] $end
$var wire 1 \K s2 [7] $end
$var wire 1 ]K s2 [6] $end
$var wire 1 ^K s2 [5] $end
$var wire 1 _K s2 [4] $end
$var wire 1 `K s2 [3] $end
$var wire 1 aK s2 [2] $end
$var wire 1 bK s2 [1] $end
$var wire 1 cK s2 [0] $end
$var wire 1 dK s3 [15] $end
$var wire 1 eK s3 [14] $end
$var wire 1 fK s3 [13] $end
$var wire 1 gK s3 [12] $end
$var wire 1 hK s3 [11] $end
$var wire 1 iK s3 [10] $end
$var wire 1 jK s3 [9] $end
$var wire 1 kK s3 [8] $end
$var wire 1 lK s3 [7] $end
$var wire 1 mK s3 [6] $end
$var wire 1 nK s3 [5] $end
$var wire 1 oK s3 [4] $end
$var wire 1 pK s3 [3] $end
$var wire 1 qK s3 [2] $end
$var wire 1 rK s3 [1] $end
$var wire 1 sK s3 [0] $end
$var wire 1 tK temp_out_sh0 [15] $end
$var wire 1 uK temp_out_sh0 [14] $end
$var wire 1 vK temp_out_sh0 [13] $end
$var wire 1 wK temp_out_sh0 [12] $end
$var wire 1 xK temp_out_sh0 [11] $end
$var wire 1 yK temp_out_sh0 [10] $end
$var wire 1 zK temp_out_sh0 [9] $end
$var wire 1 {K temp_out_sh0 [8] $end
$var wire 1 |K temp_out_sh0 [7] $end
$var wire 1 }K temp_out_sh0 [6] $end
$var wire 1 ~K temp_out_sh0 [5] $end
$var wire 1 !L temp_out_sh0 [4] $end
$var wire 1 "L temp_out_sh0 [3] $end
$var wire 1 #L temp_out_sh0 [2] $end
$var wire 1 $L temp_out_sh0 [1] $end
$var wire 1 %L temp_out_sh0 [0] $end
$var wire 1 &L temp_out_sh1 [15] $end
$var wire 1 'L temp_out_sh1 [14] $end
$var wire 1 (L temp_out_sh1 [13] $end
$var wire 1 )L temp_out_sh1 [12] $end
$var wire 1 *L temp_out_sh1 [11] $end
$var wire 1 +L temp_out_sh1 [10] $end
$var wire 1 ,L temp_out_sh1 [9] $end
$var wire 1 -L temp_out_sh1 [8] $end
$var wire 1 .L temp_out_sh1 [7] $end
$var wire 1 /L temp_out_sh1 [6] $end
$var wire 1 0L temp_out_sh1 [5] $end
$var wire 1 1L temp_out_sh1 [4] $end
$var wire 1 2L temp_out_sh1 [3] $end
$var wire 1 3L temp_out_sh1 [2] $end
$var wire 1 4L temp_out_sh1 [1] $end
$var wire 1 5L temp_out_sh1 [0] $end
$var wire 1 6L temp_out_sh2 [15] $end
$var wire 1 7L temp_out_sh2 [14] $end
$var wire 1 8L temp_out_sh2 [13] $end
$var wire 1 9L temp_out_sh2 [12] $end
$var wire 1 :L temp_out_sh2 [11] $end
$var wire 1 ;L temp_out_sh2 [10] $end
$var wire 1 <L temp_out_sh2 [9] $end
$var wire 1 =L temp_out_sh2 [8] $end
$var wire 1 >L temp_out_sh2 [7] $end
$var wire 1 ?L temp_out_sh2 [6] $end
$var wire 1 @L temp_out_sh2 [5] $end
$var wire 1 AL temp_out_sh2 [4] $end
$var wire 1 BL temp_out_sh2 [3] $end
$var wire 1 CL temp_out_sh2 [2] $end
$var wire 1 DL temp_out_sh2 [1] $end
$var wire 1 EL temp_out_sh2 [0] $end
$var wire 1 FL temp_out_sh3 [15] $end
$var wire 1 GL temp_out_sh3 [14] $end
$var wire 1 HL temp_out_sh3 [13] $end
$var wire 1 IL temp_out_sh3 [12] $end
$var wire 1 JL temp_out_sh3 [11] $end
$var wire 1 KL temp_out_sh3 [10] $end
$var wire 1 LL temp_out_sh3 [9] $end
$var wire 1 ML temp_out_sh3 [8] $end
$var wire 1 NL temp_out_sh3 [7] $end
$var wire 1 OL temp_out_sh3 [6] $end
$var wire 1 PL temp_out_sh3 [5] $end
$var wire 1 QL temp_out_sh3 [4] $end
$var wire 1 RL temp_out_sh3 [3] $end
$var wire 1 SL temp_out_sh3 [2] $end
$var wire 1 TL temp_out_sh3 [1] $end
$var wire 1 UL temp_out_sh3 [0] $end

$scope module bs0 $end
$var wire 1 !I in [15] $end
$var wire 1 "I in [14] $end
$var wire 1 #I in [13] $end
$var wire 1 $I in [12] $end
$var wire 1 %I in [11] $end
$var wire 1 &I in [10] $end
$var wire 1 'I in [9] $end
$var wire 1 (I in [8] $end
$var wire 1 )I in [7] $end
$var wire 1 *I in [6] $end
$var wire 1 +I in [5] $end
$var wire 1 ,I in [4] $end
$var wire 1 -I in [3] $end
$var wire 1 .I in [2] $end
$var wire 1 /I in [1] $end
$var wire 1 0I in [0] $end
$var wire 1 v$ oper [1] $end
$var wire 1 w$ oper [0] $end
$var wire 1 tK out [15] $end
$var wire 1 uK out [14] $end
$var wire 1 vK out [13] $end
$var wire 1 wK out [12] $end
$var wire 1 xK out [11] $end
$var wire 1 yK out [10] $end
$var wire 1 zK out [9] $end
$var wire 1 {K out [8] $end
$var wire 1 |K out [7] $end
$var wire 1 }K out [6] $end
$var wire 1 ~K out [5] $end
$var wire 1 !L out [4] $end
$var wire 1 "L out [3] $end
$var wire 1 #L out [2] $end
$var wire 1 $L out [1] $end
$var wire 1 %L out [0] $end
$upscope $end

$scope module bs1 $end
$var wire 1 4K in [15] $end
$var wire 1 5K in [14] $end
$var wire 1 6K in [13] $end
$var wire 1 7K in [12] $end
$var wire 1 8K in [11] $end
$var wire 1 9K in [10] $end
$var wire 1 :K in [9] $end
$var wire 1 ;K in [8] $end
$var wire 1 <K in [7] $end
$var wire 1 =K in [6] $end
$var wire 1 >K in [5] $end
$var wire 1 ?K in [4] $end
$var wire 1 @K in [3] $end
$var wire 1 AK in [2] $end
$var wire 1 BK in [1] $end
$var wire 1 CK in [0] $end
$var wire 1 v$ oper [1] $end
$var wire 1 w$ oper [0] $end
$var wire 1 &L out [15] $end
$var wire 1 'L out [14] $end
$var wire 1 (L out [13] $end
$var wire 1 )L out [12] $end
$var wire 1 *L out [11] $end
$var wire 1 +L out [10] $end
$var wire 1 ,L out [9] $end
$var wire 1 -L out [8] $end
$var wire 1 .L out [7] $end
$var wire 1 /L out [6] $end
$var wire 1 0L out [5] $end
$var wire 1 1L out [4] $end
$var wire 1 2L out [3] $end
$var wire 1 3L out [2] $end
$var wire 1 4L out [1] $end
$var wire 1 5L out [0] $end
$upscope $end

$scope module bs2 $end
$var wire 1 DK in [15] $end
$var wire 1 EK in [14] $end
$var wire 1 FK in [13] $end
$var wire 1 GK in [12] $end
$var wire 1 HK in [11] $end
$var wire 1 IK in [10] $end
$var wire 1 JK in [9] $end
$var wire 1 KK in [8] $end
$var wire 1 LK in [7] $end
$var wire 1 MK in [6] $end
$var wire 1 NK in [5] $end
$var wire 1 OK in [4] $end
$var wire 1 PK in [3] $end
$var wire 1 QK in [2] $end
$var wire 1 RK in [1] $end
$var wire 1 SK in [0] $end
$var wire 1 v$ oper [1] $end
$var wire 1 w$ oper [0] $end
$var wire 1 6L out [15] $end
$var wire 1 7L out [14] $end
$var wire 1 8L out [13] $end
$var wire 1 9L out [12] $end
$var wire 1 :L out [11] $end
$var wire 1 ;L out [10] $end
$var wire 1 <L out [9] $end
$var wire 1 =L out [8] $end
$var wire 1 >L out [7] $end
$var wire 1 ?L out [6] $end
$var wire 1 @L out [5] $end
$var wire 1 AL out [4] $end
$var wire 1 BL out [3] $end
$var wire 1 CL out [2] $end
$var wire 1 DL out [1] $end
$var wire 1 EL out [0] $end
$upscope $end

$scope module bs3 $end
$var wire 1 TK in [15] $end
$var wire 1 UK in [14] $end
$var wire 1 VK in [13] $end
$var wire 1 WK in [12] $end
$var wire 1 XK in [11] $end
$var wire 1 YK in [10] $end
$var wire 1 ZK in [9] $end
$var wire 1 [K in [8] $end
$var wire 1 \K in [7] $end
$var wire 1 ]K in [6] $end
$var wire 1 ^K in [5] $end
$var wire 1 _K in [4] $end
$var wire 1 `K in [3] $end
$var wire 1 aK in [2] $end
$var wire 1 bK in [1] $end
$var wire 1 cK in [0] $end
$var wire 1 v$ oper [1] $end
$var wire 1 w$ oper [0] $end
$var wire 1 FL out [15] $end
$var wire 1 GL out [14] $end
$var wire 1 HL out [13] $end
$var wire 1 IL out [12] $end
$var wire 1 JL out [11] $end
$var wire 1 KL out [10] $end
$var wire 1 LL out [9] $end
$var wire 1 ML out [8] $end
$var wire 1 NL out [7] $end
$var wire 1 OL out [6] $end
$var wire 1 PL out [5] $end
$var wire 1 QL out [4] $end
$var wire 1 RL out [3] $end
$var wire 1 SL out [2] $end
$var wire 1 TL out [1] $end
$var wire 1 UL out [0] $end
$upscope $end
$upscope $end
$upscope $end

$scope module branch_ctrl $end
$var wire 1 uF SF $end
$var wire 1 xF ZF $end
$var wire 1 wF OF $end
$var wire 1 VL brch_instr [3] $end
$var wire 1 WL brch_instr [2] $end
$var wire 1 XL brch_instr [1] $end
$var wire 1 YL brch_instr [0] $end
$var wire 1 3& BrchCnd $end
$var reg 1 ZL brch_sig $end
$upscope $end
$upscope $end

$scope module fu $end
$var wire 1 E& EXDM_ALU [15] $end
$var wire 1 F& EXDM_ALU [14] $end
$var wire 1 G& EXDM_ALU [13] $end
$var wire 1 H& EXDM_ALU [12] $end
$var wire 1 I& EXDM_ALU [11] $end
$var wire 1 J& EXDM_ALU [10] $end
$var wire 1 K& EXDM_ALU [9] $end
$var wire 1 L& EXDM_ALU [8] $end
$var wire 1 M& EXDM_ALU [7] $end
$var wire 1 N& EXDM_ALU [6] $end
$var wire 1 O& EXDM_ALU [5] $end
$var wire 1 P& EXDM_ALU [4] $end
$var wire 1 Q& EXDM_ALU [3] $end
$var wire 1 R& EXDM_ALU [2] $end
$var wire 1 S& EXDM_ALU [1] $end
$var wire 1 T& EXDM_ALU [0] $end
$var wire 1 e& EXDM_PC [15] $end
$var wire 1 f& EXDM_PC [14] $end
$var wire 1 g& EXDM_PC [13] $end
$var wire 1 h& EXDM_PC [12] $end
$var wire 1 i& EXDM_PC [11] $end
$var wire 1 j& EXDM_PC [10] $end
$var wire 1 k& EXDM_PC [9] $end
$var wire 1 l& EXDM_PC [8] $end
$var wire 1 m& EXDM_PC [7] $end
$var wire 1 n& EXDM_PC [6] $end
$var wire 1 o& EXDM_PC [5] $end
$var wire 1 p& EXDM_PC [4] $end
$var wire 1 q& EXDM_PC [3] $end
$var wire 1 r& EXDM_PC [2] $end
$var wire 1 s& EXDM_PC [1] $end
$var wire 1 t& EXDM_PC [0] $end
$var wire 1 *' DMWB_PC [15] $end
$var wire 1 +' DMWB_PC [14] $end
$var wire 1 ,' DMWB_PC [13] $end
$var wire 1 -' DMWB_PC [12] $end
$var wire 1 .' DMWB_PC [11] $end
$var wire 1 /' DMWB_PC [10] $end
$var wire 1 0' DMWB_PC [9] $end
$var wire 1 1' DMWB_PC [8] $end
$var wire 1 2' DMWB_PC [7] $end
$var wire 1 3' DMWB_PC [6] $end
$var wire 1 4' DMWB_PC [5] $end
$var wire 1 5' DMWB_PC [4] $end
$var wire 1 6' DMWB_PC [3] $end
$var wire 1 7' DMWB_PC [2] $end
$var wire 1 8' DMWB_PC [1] $end
$var wire 1 9' DMWB_PC [0] $end
$var wire 1 x& DMWB_ALU [15] $end
$var wire 1 y& DMWB_ALU [14] $end
$var wire 1 z& DMWB_ALU [13] $end
$var wire 1 {& DMWB_ALU [12] $end
$var wire 1 |& DMWB_ALU [11] $end
$var wire 1 }& DMWB_ALU [10] $end
$var wire 1 ~& DMWB_ALU [9] $end
$var wire 1 !' DMWB_ALU [8] $end
$var wire 1 "' DMWB_ALU [7] $end
$var wire 1 #' DMWB_ALU [6] $end
$var wire 1 $' DMWB_ALU [5] $end
$var wire 1 %' DMWB_ALU [4] $end
$var wire 1 &' DMWB_ALU [3] $end
$var wire 1 '' DMWB_ALU [2] $end
$var wire 1 (' DMWB_ALU [1] $end
$var wire 1 )' DMWB_ALU [0] $end
$var wire 1 :' DMWB_readData [15] $end
$var wire 1 ;' DMWB_readData [14] $end
$var wire 1 <' DMWB_readData [13] $end
$var wire 1 =' DMWB_readData [12] $end
$var wire 1 >' DMWB_readData [11] $end
$var wire 1 ?' DMWB_readData [10] $end
$var wire 1 @' DMWB_readData [9] $end
$var wire 1 A' DMWB_readData [8] $end
$var wire 1 B' DMWB_readData [7] $end
$var wire 1 C' DMWB_readData [6] $end
$var wire 1 D' DMWB_readData [5] $end
$var wire 1 E' DMWB_readData [4] $end
$var wire 1 F' DMWB_readData [3] $end
$var wire 1 G' DMWB_readData [2] $end
$var wire 1 H' DMWB_readData [1] $end
$var wire 1 I' DMWB_readData [0] $end
$var wire 1 5( DMWB_RegSrc [1] $end
$var wire 1 6( DMWB_RegSrc [0] $end
$var wire 1 3( EXDM_RegSrc [1] $end
$var wire 1 4( EXDM_RegSrc [0] $end
$var wire 1 U& EXDM_RTData [15] $end
$var wire 1 V& EXDM_RTData [14] $end
$var wire 1 W& EXDM_RTData [13] $end
$var wire 1 X& EXDM_RTData [12] $end
$var wire 1 Y& EXDM_RTData [11] $end
$var wire 1 Z& EXDM_RTData [10] $end
$var wire 1 [& EXDM_RTData [9] $end
$var wire 1 \& EXDM_RTData [8] $end
$var wire 1 ]& EXDM_RTData [7] $end
$var wire 1 ^& EXDM_RTData [6] $end
$var wire 1 _& EXDM_RTData [5] $end
$var wire 1 `& EXDM_RTData [4] $end
$var wire 1 a& EXDM_RTData [3] $end
$var wire 1 b& EXDM_RTData [2] $end
$var wire 1 c& EXDM_RTData [1] $end
$var wire 1 d& EXDM_RTData [0] $end
$var wire 1 <( takeRs_EXDM $end
$var wire 1 =( takeRt_EXDM $end
$var wire 1 >( takeRs_DMWB $end
$var wire 1 ?( takeRt_DMWB $end
$var wire 1 n$ A_Sel [1] $end
$var wire 1 o$ A_Sel [0] $end
$var wire 1 l$ B_Sel [1] $end
$var wire 1 m$ B_Sel [0] $end
$var wire 1 Z' EXDM_RD_Data [15] $end
$var wire 1 [' EXDM_RD_Data [14] $end
$var wire 1 \' EXDM_RD_Data [13] $end
$var wire 1 ]' EXDM_RD_Data [12] $end
$var wire 1 ^' EXDM_RD_Data [11] $end
$var wire 1 _' EXDM_RD_Data [10] $end
$var wire 1 `' EXDM_RD_Data [9] $end
$var wire 1 a' EXDM_RD_Data [8] $end
$var wire 1 b' EXDM_RD_Data [7] $end
$var wire 1 c' EXDM_RD_Data [6] $end
$var wire 1 d' EXDM_RD_Data [5] $end
$var wire 1 e' EXDM_RD_Data [4] $end
$var wire 1 f' EXDM_RD_Data [3] $end
$var wire 1 g' EXDM_RD_Data [2] $end
$var wire 1 h' EXDM_RD_Data [1] $end
$var wire 1 i' EXDM_RD_Data [0] $end
$var wire 1 J' DMWB_RD_Data [15] $end
$var wire 1 K' DMWB_RD_Data [14] $end
$var wire 1 L' DMWB_RD_Data [13] $end
$var wire 1 M' DMWB_RD_Data [12] $end
$var wire 1 N' DMWB_RD_Data [11] $end
$var wire 1 O' DMWB_RD_Data [10] $end
$var wire 1 P' DMWB_RD_Data [9] $end
$var wire 1 Q' DMWB_RD_Data [8] $end
$var wire 1 R' DMWB_RD_Data [7] $end
$var wire 1 S' DMWB_RD_Data [6] $end
$var wire 1 T' DMWB_RD_Data [5] $end
$var wire 1 U' DMWB_RD_Data [4] $end
$var wire 1 V' DMWB_RD_Data [3] $end
$var wire 1 W' DMWB_RD_Data [2] $end
$var wire 1 X' DMWB_RD_Data [1] $end
$var wire 1 Y' DMWB_RD_Data [0] $end
$upscope $end

$scope module EXDM $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 j' EX_RTData [15] $end
$var wire 1 k' EX_RTData [14] $end
$var wire 1 l' EX_RTData [13] $end
$var wire 1 m' EX_RTData [12] $end
$var wire 1 n' EX_RTData [11] $end
$var wire 1 o' EX_RTData [10] $end
$var wire 1 p' EX_RTData [9] $end
$var wire 1 q' EX_RTData [8] $end
$var wire 1 r' EX_RTData [7] $end
$var wire 1 s' EX_RTData [6] $end
$var wire 1 t' EX_RTData [5] $end
$var wire 1 u' EX_RTData [4] $end
$var wire 1 v' EX_RTData [3] $end
$var wire 1 w' EX_RTData [2] $end
$var wire 1 x' EX_RTData [1] $end
$var wire 1 y' EX_RTData [0] $end
$var wire 1 z% EX_PC [15] $end
$var wire 1 {% EX_PC [14] $end
$var wire 1 |% EX_PC [13] $end
$var wire 1 }% EX_PC [12] $end
$var wire 1 ~% EX_PC [11] $end
$var wire 1 !& EX_PC [10] $end
$var wire 1 "& EX_PC [9] $end
$var wire 1 #& EX_PC [8] $end
$var wire 1 $& EX_PC [7] $end
$var wire 1 %& EX_PC [6] $end
$var wire 1 && EX_PC [5] $end
$var wire 1 '& EX_PC [4] $end
$var wire 1 (& EX_PC [3] $end
$var wire 1 )& EX_PC [2] $end
$var wire 1 *& EX_PC [1] $end
$var wire 1 +& EX_PC [0] $end
$var wire 1 5& EX_ALU [15] $end
$var wire 1 6& EX_ALU [14] $end
$var wire 1 7& EX_ALU [13] $end
$var wire 1 8& EX_ALU [12] $end
$var wire 1 9& EX_ALU [11] $end
$var wire 1 :& EX_ALU [10] $end
$var wire 1 ;& EX_ALU [9] $end
$var wire 1 <& EX_ALU [8] $end
$var wire 1 =& EX_ALU [7] $end
$var wire 1 >& EX_ALU [6] $end
$var wire 1 ?& EX_ALU [5] $end
$var wire 1 @& EX_ALU [4] $end
$var wire 1 A& EX_ALU [3] $end
$var wire 1 B& EX_ALU [2] $end
$var wire 1 C& EX_ALU [1] $end
$var wire 1 D& EX_ALU [0] $end
$var wire 1 e$ EX_MemWrt $end
$var wire 1 `$ EX_MemRead $end
$var wire 1 _$ EX_nHaltSig $end
$var wire 1 g$ EX_RegWrt $end
$var wire 1 0& EX_RD [2] $end
$var wire 1 1& EX_RD [1] $end
$var wire 1 2& EX_RD [0] $end
$var wire 1 h$ EX_RegSrc [1] $end
$var wire 1 i$ EX_RegSrc [0] $end
$var wire 1 }' EX_err $end
$var wire 1 '( Done_DM $end
$var wire 1 "( EXDM_err $end
$var wire 1 U& EXDM_RTData [15] $end
$var wire 1 V& EXDM_RTData [14] $end
$var wire 1 W& EXDM_RTData [13] $end
$var wire 1 X& EXDM_RTData [12] $end
$var wire 1 Y& EXDM_RTData [11] $end
$var wire 1 Z& EXDM_RTData [10] $end
$var wire 1 [& EXDM_RTData [9] $end
$var wire 1 \& EXDM_RTData [8] $end
$var wire 1 ]& EXDM_RTData [7] $end
$var wire 1 ^& EXDM_RTData [6] $end
$var wire 1 _& EXDM_RTData [5] $end
$var wire 1 `& EXDM_RTData [4] $end
$var wire 1 a& EXDM_RTData [3] $end
$var wire 1 b& EXDM_RTData [2] $end
$var wire 1 c& EXDM_RTData [1] $end
$var wire 1 d& EXDM_RTData [0] $end
$var wire 1 e& EXDM_PC [15] $end
$var wire 1 f& EXDM_PC [14] $end
$var wire 1 g& EXDM_PC [13] $end
$var wire 1 h& EXDM_PC [12] $end
$var wire 1 i& EXDM_PC [11] $end
$var wire 1 j& EXDM_PC [10] $end
$var wire 1 k& EXDM_PC [9] $end
$var wire 1 l& EXDM_PC [8] $end
$var wire 1 m& EXDM_PC [7] $end
$var wire 1 n& EXDM_PC [6] $end
$var wire 1 o& EXDM_PC [5] $end
$var wire 1 p& EXDM_PC [4] $end
$var wire 1 q& EXDM_PC [3] $end
$var wire 1 r& EXDM_PC [2] $end
$var wire 1 s& EXDM_PC [1] $end
$var wire 1 t& EXDM_PC [0] $end
$var wire 1 E& EXDM_ALU [15] $end
$var wire 1 F& EXDM_ALU [14] $end
$var wire 1 G& EXDM_ALU [13] $end
$var wire 1 H& EXDM_ALU [12] $end
$var wire 1 I& EXDM_ALU [11] $end
$var wire 1 J& EXDM_ALU [10] $end
$var wire 1 K& EXDM_ALU [9] $end
$var wire 1 L& EXDM_ALU [8] $end
$var wire 1 M& EXDM_ALU [7] $end
$var wire 1 N& EXDM_ALU [6] $end
$var wire 1 O& EXDM_ALU [5] $end
$var wire 1 P& EXDM_ALU [4] $end
$var wire 1 Q& EXDM_ALU [3] $end
$var wire 1 R& EXDM_ALU [2] $end
$var wire 1 S& EXDM_ALU [1] $end
$var wire 1 T& EXDM_ALU [0] $end
$var wire 1 ,( EXDM_RD [2] $end
$var wire 1 -( EXDM_RD [1] $end
$var wire 1 .( EXDM_RD [0] $end
$var wire 1 u& EXDM_MemWrt $end
$var wire 1 v& EXDM_MemRead $end
$var wire 1 *( EXDM_RegWrt $end
$var wire 1 w& EXDM_HaltSig $end
$var wire 1 3( EXDM_RegSrc [1] $end
$var wire 1 4( EXDM_RegSrc [0] $end

$scope module rtdata_dff $end
$var parameter 32 [L BIT_WIDTH $end
$var parameter 32 \L BIT_SIZE $end
$var parameter 32 ]L REG_NUMS $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 '( we $end
$var wire 1 j' w [15] $end
$var wire 1 k' w [14] $end
$var wire 1 l' w [13] $end
$var wire 1 m' w [12] $end
$var wire 1 n' w [11] $end
$var wire 1 o' w [10] $end
$var wire 1 p' w [9] $end
$var wire 1 q' w [8] $end
$var wire 1 r' w [7] $end
$var wire 1 s' w [6] $end
$var wire 1 t' w [5] $end
$var wire 1 u' w [4] $end
$var wire 1 v' w [3] $end
$var wire 1 w' w [2] $end
$var wire 1 x' w [1] $end
$var wire 1 y' w [0] $end
$var wire 1 U& r [15] $end
$var wire 1 V& r [14] $end
$var wire 1 W& r [13] $end
$var wire 1 X& r [12] $end
$var wire 1 Y& r [11] $end
$var wire 1 Z& r [10] $end
$var wire 1 [& r [9] $end
$var wire 1 \& r [8] $end
$var wire 1 ]& r [7] $end
$var wire 1 ^& r [6] $end
$var wire 1 _& r [5] $end
$var wire 1 `& r [4] $end
$var wire 1 a& r [3] $end
$var wire 1 b& r [2] $end
$var wire 1 c& r [1] $end
$var wire 1 d& r [0] $end

$scope module dff01[15] $end
$var wire 1 U& q $end
$var wire 1 ^L d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 _L state $end
$upscope $end

$scope module dff01[14] $end
$var wire 1 V& q $end
$var wire 1 `L d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 aL state $end
$upscope $end

$scope module dff01[13] $end
$var wire 1 W& q $end
$var wire 1 bL d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 cL state $end
$upscope $end

$scope module dff01[12] $end
$var wire 1 X& q $end
$var wire 1 dL d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 eL state $end
$upscope $end

$scope module dff01[11] $end
$var wire 1 Y& q $end
$var wire 1 fL d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 gL state $end
$upscope $end

$scope module dff01[10] $end
$var wire 1 Z& q $end
$var wire 1 hL d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 iL state $end
$upscope $end

$scope module dff01[9] $end
$var wire 1 [& q $end
$var wire 1 jL d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 kL state $end
$upscope $end

$scope module dff01[8] $end
$var wire 1 \& q $end
$var wire 1 lL d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 mL state $end
$upscope $end

$scope module dff01[7] $end
$var wire 1 ]& q $end
$var wire 1 nL d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 oL state $end
$upscope $end

$scope module dff01[6] $end
$var wire 1 ^& q $end
$var wire 1 pL d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 qL state $end
$upscope $end

$scope module dff01[5] $end
$var wire 1 _& q $end
$var wire 1 rL d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 sL state $end
$upscope $end

$scope module dff01[4] $end
$var wire 1 `& q $end
$var wire 1 tL d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 uL state $end
$upscope $end

$scope module dff01[3] $end
$var wire 1 a& q $end
$var wire 1 vL d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 wL state $end
$upscope $end

$scope module dff01[2] $end
$var wire 1 b& q $end
$var wire 1 xL d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 yL state $end
$upscope $end

$scope module dff01[1] $end
$var wire 1 c& q $end
$var wire 1 zL d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 {L state $end
$upscope $end

$scope module dff01[0] $end
$var wire 1 d& q $end
$var wire 1 |L d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 }L state $end
$upscope $end
$upscope $end

$scope module dff_d_PC2 $end
$var parameter 32 ~L BIT_WIDTH $end
$var parameter 32 !M BIT_SIZE $end
$var parameter 32 "M REG_NUMS $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 '( we $end
$var wire 1 z% w [15] $end
$var wire 1 {% w [14] $end
$var wire 1 |% w [13] $end
$var wire 1 }% w [12] $end
$var wire 1 ~% w [11] $end
$var wire 1 !& w [10] $end
$var wire 1 "& w [9] $end
$var wire 1 #& w [8] $end
$var wire 1 $& w [7] $end
$var wire 1 %& w [6] $end
$var wire 1 && w [5] $end
$var wire 1 '& w [4] $end
$var wire 1 (& w [3] $end
$var wire 1 )& w [2] $end
$var wire 1 *& w [1] $end
$var wire 1 +& w [0] $end
$var wire 1 e& r [15] $end
$var wire 1 f& r [14] $end
$var wire 1 g& r [13] $end
$var wire 1 h& r [12] $end
$var wire 1 i& r [11] $end
$var wire 1 j& r [10] $end
$var wire 1 k& r [9] $end
$var wire 1 l& r [8] $end
$var wire 1 m& r [7] $end
$var wire 1 n& r [6] $end
$var wire 1 o& r [5] $end
$var wire 1 p& r [4] $end
$var wire 1 q& r [3] $end
$var wire 1 r& r [2] $end
$var wire 1 s& r [1] $end
$var wire 1 t& r [0] $end

$scope module dff01[15] $end
$var wire 1 e& q $end
$var wire 1 #M d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 $M state $end
$upscope $end

$scope module dff01[14] $end
$var wire 1 f& q $end
$var wire 1 %M d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 &M state $end
$upscope $end

$scope module dff01[13] $end
$var wire 1 g& q $end
$var wire 1 'M d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 (M state $end
$upscope $end

$scope module dff01[12] $end
$var wire 1 h& q $end
$var wire 1 )M d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 *M state $end
$upscope $end

$scope module dff01[11] $end
$var wire 1 i& q $end
$var wire 1 +M d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ,M state $end
$upscope $end

$scope module dff01[10] $end
$var wire 1 j& q $end
$var wire 1 -M d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 .M state $end
$upscope $end

$scope module dff01[9] $end
$var wire 1 k& q $end
$var wire 1 /M d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 0M state $end
$upscope $end

$scope module dff01[8] $end
$var wire 1 l& q $end
$var wire 1 1M d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 2M state $end
$upscope $end

$scope module dff01[7] $end
$var wire 1 m& q $end
$var wire 1 3M d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 4M state $end
$upscope $end

$scope module dff01[6] $end
$var wire 1 n& q $end
$var wire 1 5M d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 6M state $end
$upscope $end

$scope module dff01[5] $end
$var wire 1 o& q $end
$var wire 1 7M d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 8M state $end
$upscope $end

$scope module dff01[4] $end
$var wire 1 p& q $end
$var wire 1 9M d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 :M state $end
$upscope $end

$scope module dff01[3] $end
$var wire 1 q& q $end
$var wire 1 ;M d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 <M state $end
$upscope $end

$scope module dff01[2] $end
$var wire 1 r& q $end
$var wire 1 =M d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 >M state $end
$upscope $end

$scope module dff01[1] $end
$var wire 1 s& q $end
$var wire 1 ?M d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 @M state $end
$upscope $end

$scope module dff01[0] $end
$var wire 1 t& q $end
$var wire 1 AM d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 BM state $end
$upscope $end
$upscope $end

$scope module MemWrt_2dff $end
$var wire 1 u& q $end
$var wire 1 CM d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 DM state $end
$upscope $end

$scope module MemRead_2dff $end
$var wire 1 v& q $end
$var wire 1 EM d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 FM state $end
$upscope $end

$scope module nHaltSig_2dff $end
$var wire 1 w& q $end
$var wire 1 GM d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 HM state $end
$upscope $end

$scope module dff_e_ALU $end
$var parameter 32 IM BIT_WIDTH $end
$var parameter 32 JM BIT_SIZE $end
$var parameter 32 KM REG_NUMS $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 '( we $end
$var wire 1 5& w [15] $end
$var wire 1 6& w [14] $end
$var wire 1 7& w [13] $end
$var wire 1 8& w [12] $end
$var wire 1 9& w [11] $end
$var wire 1 :& w [10] $end
$var wire 1 ;& w [9] $end
$var wire 1 <& w [8] $end
$var wire 1 =& w [7] $end
$var wire 1 >& w [6] $end
$var wire 1 ?& w [5] $end
$var wire 1 @& w [4] $end
$var wire 1 A& w [3] $end
$var wire 1 B& w [2] $end
$var wire 1 C& w [1] $end
$var wire 1 D& w [0] $end
$var wire 1 E& r [15] $end
$var wire 1 F& r [14] $end
$var wire 1 G& r [13] $end
$var wire 1 H& r [12] $end
$var wire 1 I& r [11] $end
$var wire 1 J& r [10] $end
$var wire 1 K& r [9] $end
$var wire 1 L& r [8] $end
$var wire 1 M& r [7] $end
$var wire 1 N& r [6] $end
$var wire 1 O& r [5] $end
$var wire 1 P& r [4] $end
$var wire 1 Q& r [3] $end
$var wire 1 R& r [2] $end
$var wire 1 S& r [1] $end
$var wire 1 T& r [0] $end

$scope module dff01[15] $end
$var wire 1 E& q $end
$var wire 1 LM d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 MM state $end
$upscope $end

$scope module dff01[14] $end
$var wire 1 F& q $end
$var wire 1 NM d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 OM state $end
$upscope $end

$scope module dff01[13] $end
$var wire 1 G& q $end
$var wire 1 PM d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 QM state $end
$upscope $end

$scope module dff01[12] $end
$var wire 1 H& q $end
$var wire 1 RM d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 SM state $end
$upscope $end

$scope module dff01[11] $end
$var wire 1 I& q $end
$var wire 1 TM d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 UM state $end
$upscope $end

$scope module dff01[10] $end
$var wire 1 J& q $end
$var wire 1 VM d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 WM state $end
$upscope $end

$scope module dff01[9] $end
$var wire 1 K& q $end
$var wire 1 XM d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 YM state $end
$upscope $end

$scope module dff01[8] $end
$var wire 1 L& q $end
$var wire 1 ZM d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 [M state $end
$upscope $end

$scope module dff01[7] $end
$var wire 1 M& q $end
$var wire 1 \M d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ]M state $end
$upscope $end

$scope module dff01[6] $end
$var wire 1 N& q $end
$var wire 1 ^M d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 _M state $end
$upscope $end

$scope module dff01[5] $end
$var wire 1 O& q $end
$var wire 1 `M d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 aM state $end
$upscope $end

$scope module dff01[4] $end
$var wire 1 P& q $end
$var wire 1 bM d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 cM state $end
$upscope $end

$scope module dff01[3] $end
$var wire 1 Q& q $end
$var wire 1 dM d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 eM state $end
$upscope $end

$scope module dff01[2] $end
$var wire 1 R& q $end
$var wire 1 fM d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 gM state $end
$upscope $end

$scope module dff01[1] $end
$var wire 1 S& q $end
$var wire 1 hM d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 iM state $end
$upscope $end

$scope module dff01[0] $end
$var wire 1 T& q $end
$var wire 1 jM d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 kM state $end
$upscope $end
$upscope $end

$scope module dff_EXDM_err $end
$var wire 1 "( q $end
$var wire 1 }' d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 lM state $end
$upscope $end

$scope module dff_EXDM_RegWrt $end
$var wire 1 *( q $end
$var wire 1 mM d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 nM state $end
$upscope $end

$scope module dff_EXDM_RegSrc[1] $end
$var wire 1 3( q $end
$var wire 1 oM d $end
$var wire 1 pM clk $end
$var wire 1 qM rst $end
$var reg 1 rM state $end
$upscope $end

$scope module dff_EXDM_RegSrc[0] $end
$var wire 1 4( q $end
$var wire 1 sM d $end
$var wire 1 tM clk $end
$var wire 1 uM rst $end
$var reg 1 vM state $end
$upscope $end

$scope module dff_EXDM_Rd[2] $end
$var wire 1 ,( q $end
$var wire 1 wM d $end
$var wire 1 xM clk $end
$var wire 1 yM rst $end
$var reg 1 zM state $end
$upscope $end

$scope module dff_EXDM_Rd[1] $end
$var wire 1 -( q $end
$var wire 1 {M d $end
$var wire 1 |M clk $end
$var wire 1 }M rst $end
$var reg 1 ~M state $end
$upscope $end

$scope module dff_EXDM_Rd[0] $end
$var wire 1 .( q $end
$var wire 1 !N d $end
$var wire 1 "N clk $end
$var wire 1 #N rst $end
$var reg 1 $N state $end
$upscope $end
$upscope $end

$scope module memory0 $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 E& ALU [15] $end
$var wire 1 F& ALU [14] $end
$var wire 1 G& ALU [13] $end
$var wire 1 H& ALU [12] $end
$var wire 1 I& ALU [11] $end
$var wire 1 J& ALU [10] $end
$var wire 1 K& ALU [9] $end
$var wire 1 L& ALU [8] $end
$var wire 1 M& ALU [7] $end
$var wire 1 N& ALU [6] $end
$var wire 1 O& ALU [5] $end
$var wire 1 P& ALU [4] $end
$var wire 1 Q& ALU [3] $end
$var wire 1 R& ALU [2] $end
$var wire 1 S& ALU [1] $end
$var wire 1 T& ALU [0] $end
$var wire 1 U& writeData [15] $end
$var wire 1 V& writeData [14] $end
$var wire 1 W& writeData [13] $end
$var wire 1 X& writeData [12] $end
$var wire 1 Y& writeData [11] $end
$var wire 1 Z& writeData [10] $end
$var wire 1 [& writeData [9] $end
$var wire 1 \& writeData [8] $end
$var wire 1 ]& writeData [7] $end
$var wire 1 ^& writeData [6] $end
$var wire 1 _& writeData [5] $end
$var wire 1 `& writeData [4] $end
$var wire 1 a& writeData [3] $end
$var wire 1 b& writeData [2] $end
$var wire 1 c& writeData [1] $end
$var wire 1 d& writeData [0] $end
$var wire 1 v& readEn $end
$var wire 1 u& MemWrt $end
$var wire 1 w& HaltSig $end
$var wire 1 !( err $end
$var wire 1 n" readData [15] $end
$var wire 1 o" readData [14] $end
$var wire 1 p" readData [13] $end
$var wire 1 q" readData [12] $end
$var wire 1 r" readData [11] $end
$var wire 1 s" readData [10] $end
$var wire 1 t" readData [9] $end
$var wire 1 u" readData [8] $end
$var wire 1 v" readData [7] $end
$var wire 1 w" readData [6] $end
$var wire 1 x" readData [5] $end
$var wire 1 y" readData [4] $end
$var wire 1 z" readData [3] $end
$var wire 1 {" readData [2] $end
$var wire 1 |" readData [1] $end
$var wire 1 }" readData [0] $end
$var wire 1 '( Done_DM $end
$var wire 1 &( Stall_DM $end
$var wire 1 7( CacheHit $end
$var wire 1 %N done_mem $end

$scope module data_mem $end
$var parameter 32 &N memtype $end
$var wire 1 E& Addr [15] $end
$var wire 1 F& Addr [14] $end
$var wire 1 G& Addr [13] $end
$var wire 1 H& Addr [12] $end
$var wire 1 I& Addr [11] $end
$var wire 1 J& Addr [10] $end
$var wire 1 K& Addr [9] $end
$var wire 1 L& Addr [8] $end
$var wire 1 M& Addr [7] $end
$var wire 1 N& Addr [6] $end
$var wire 1 O& Addr [5] $end
$var wire 1 P& Addr [4] $end
$var wire 1 Q& Addr [3] $end
$var wire 1 R& Addr [2] $end
$var wire 1 S& Addr [1] $end
$var wire 1 T& Addr [0] $end
$var wire 1 U& DataIn [15] $end
$var wire 1 V& DataIn [14] $end
$var wire 1 W& DataIn [13] $end
$var wire 1 X& DataIn [12] $end
$var wire 1 Y& DataIn [11] $end
$var wire 1 Z& DataIn [10] $end
$var wire 1 [& DataIn [9] $end
$var wire 1 \& DataIn [8] $end
$var wire 1 ]& DataIn [7] $end
$var wire 1 ^& DataIn [6] $end
$var wire 1 _& DataIn [5] $end
$var wire 1 `& DataIn [4] $end
$var wire 1 a& DataIn [3] $end
$var wire 1 b& DataIn [2] $end
$var wire 1 c& DataIn [1] $end
$var wire 1 d& DataIn [0] $end
$var wire 1 v& Rd $end
$var wire 1 u& Wr $end
$var wire 1 w& createdump $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 n" DataOut [15] $end
$var wire 1 o" DataOut [14] $end
$var wire 1 p" DataOut [13] $end
$var wire 1 q" DataOut [12] $end
$var wire 1 r" DataOut [11] $end
$var wire 1 s" DataOut [10] $end
$var wire 1 t" DataOut [9] $end
$var wire 1 u" DataOut [8] $end
$var wire 1 v" DataOut [7] $end
$var wire 1 w" DataOut [6] $end
$var wire 1 x" DataOut [5] $end
$var wire 1 y" DataOut [4] $end
$var wire 1 z" DataOut [3] $end
$var wire 1 {" DataOut [2] $end
$var wire 1 |" DataOut [1] $end
$var wire 1 }" DataOut [0] $end
$var wire 1 %N Done $end
$var wire 1 &( Stall $end
$var wire 1 7( CacheHit $end
$var wire 1 'N err $end
$var wire 1 (N comp $end
$var wire 1 )N write $end
$var wire 1 *N write_0 $end
$var wire 1 +N write_1 $end
$var wire 1 ,N hit $end
$var wire 1 -N dirty $end
$var wire 1 .N valid $end
$var wire 1 /N valid_out $end
$var wire 1 0N valid_out_0 $end
$var wire 1 1N valid_out_1 $end
$var wire 1 2N valid_in $end
$var wire 1 3N hit_0 $end
$var wire 1 4N dirty_0 $end
$var wire 1 5N valid_0 $end
$var wire 1 6N hit_1 $end
$var wire 1 7N dirty_1 $end
$var wire 1 8N valid_1 $end
$var wire 1 9N busy [3] $end
$var wire 1 :N busy [2] $end
$var wire 1 ;N busy [1] $end
$var wire 1 <N busy [0] $end
$var wire 1 =N tag_out [4] $end
$var wire 1 >N tag_out [3] $end
$var wire 1 ?N tag_out [2] $end
$var wire 1 @N tag_out [1] $end
$var wire 1 AN tag_out [0] $end
$var wire 1 BN tag_out_0 [4] $end
$var wire 1 CN tag_out_0 [3] $end
$var wire 1 DN tag_out_0 [2] $end
$var wire 1 EN tag_out_0 [1] $end
$var wire 1 FN tag_out_0 [0] $end
$var wire 1 GN tag_out_1 [4] $end
$var wire 1 HN tag_out_1 [3] $end
$var wire 1 IN tag_out_1 [2] $end
$var wire 1 JN tag_out_1 [1] $end
$var wire 1 KN tag_out_1 [0] $end
$var wire 1 LN err_mem $end
$var wire 1 MN err_cache_0 $end
$var wire 1 NN err_cache_1 $end
$var wire 1 ON data_out_cache_0 [15] $end
$var wire 1 PN data_out_cache_0 [14] $end
$var wire 1 QN data_out_cache_0 [13] $end
$var wire 1 RN data_out_cache_0 [12] $end
$var wire 1 SN data_out_cache_0 [11] $end
$var wire 1 TN data_out_cache_0 [10] $end
$var wire 1 UN data_out_cache_0 [9] $end
$var wire 1 VN data_out_cache_0 [8] $end
$var wire 1 WN data_out_cache_0 [7] $end
$var wire 1 XN data_out_cache_0 [6] $end
$var wire 1 YN data_out_cache_0 [5] $end
$var wire 1 ZN data_out_cache_0 [4] $end
$var wire 1 [N data_out_cache_0 [3] $end
$var wire 1 \N data_out_cache_0 [2] $end
$var wire 1 ]N data_out_cache_0 [1] $end
$var wire 1 ^N data_out_cache_0 [0] $end
$var wire 1 _N data_out_cache_1 [15] $end
$var wire 1 `N data_out_cache_1 [14] $end
$var wire 1 aN data_out_cache_1 [13] $end
$var wire 1 bN data_out_cache_1 [12] $end
$var wire 1 cN data_out_cache_1 [11] $end
$var wire 1 dN data_out_cache_1 [10] $end
$var wire 1 eN data_out_cache_1 [9] $end
$var wire 1 fN data_out_cache_1 [8] $end
$var wire 1 gN data_out_cache_1 [7] $end
$var wire 1 hN data_out_cache_1 [6] $end
$var wire 1 iN data_out_cache_1 [5] $end
$var wire 1 jN data_out_cache_1 [4] $end
$var wire 1 kN data_out_cache_1 [3] $end
$var wire 1 lN data_out_cache_1 [2] $end
$var wire 1 mN data_out_cache_1 [1] $end
$var wire 1 nN data_out_cache_1 [0] $end
$var wire 1 oN data_out_mem [15] $end
$var wire 1 pN data_out_mem [14] $end
$var wire 1 qN data_out_mem [13] $end
$var wire 1 rN data_out_mem [12] $end
$var wire 1 sN data_out_mem [11] $end
$var wire 1 tN data_out_mem [10] $end
$var wire 1 uN data_out_mem [9] $end
$var wire 1 vN data_out_mem [8] $end
$var wire 1 wN data_out_mem [7] $end
$var wire 1 xN data_out_mem [6] $end
$var wire 1 yN data_out_mem [5] $end
$var wire 1 zN data_out_mem [4] $end
$var wire 1 {N data_out_mem [3] $end
$var wire 1 |N data_out_mem [2] $end
$var wire 1 }N data_out_mem [1] $end
$var wire 1 ~N data_out_mem [0] $end
$var wire 1 !O mem_addr [15] $end
$var wire 1 "O mem_addr [14] $end
$var wire 1 #O mem_addr [13] $end
$var wire 1 $O mem_addr [12] $end
$var wire 1 %O mem_addr [11] $end
$var wire 1 &O mem_addr [10] $end
$var wire 1 'O mem_addr [9] $end
$var wire 1 (O mem_addr [8] $end
$var wire 1 )O mem_addr [7] $end
$var wire 1 *O mem_addr [6] $end
$var wire 1 +O mem_addr [5] $end
$var wire 1 ,O mem_addr [4] $end
$var wire 1 -O mem_addr [3] $end
$var wire 1 .O mem_addr [2] $end
$var wire 1 /O mem_addr [1] $end
$var wire 1 0O mem_addr [0] $end
$var wire 1 1O write_mem $end
$var wire 1 2O read_mem $end
$var wire 1 3O offset_out [2] $end
$var wire 1 4O offset_out [1] $end
$var wire 1 5O offset_out [0] $end
$var wire 1 6O cache_in $end
$var wire 1 7O mem_in $end
$var wire 1 8O mem_stall $end
$var wire 1 9O tag_in [4] $end
$var wire 1 :O tag_in [3] $end
$var wire 1 ;O tag_in [2] $end
$var wire 1 <O tag_in [1] $end
$var wire 1 =O tag_in [0] $end
$var wire 1 >O index_in [7] $end
$var wire 1 ?O index_in [6] $end
$var wire 1 @O index_in [5] $end
$var wire 1 AO index_in [4] $end
$var wire 1 BO index_in [3] $end
$var wire 1 CO index_in [2] $end
$var wire 1 DO index_in [1] $end
$var wire 1 EO index_in [0] $end
$var wire 1 FO offset_in [2] $end
$var wire 1 GO offset_in [1] $end
$var wire 1 HO offset_in [0] $end
$var wire 1 IO victimway $end
$var wire 1 JO evict $end
$var wire 1 KO cache_sel $end
$var wire 1 LO CacheHit_0 $end
$var wire 1 MO CacheHit_1 $end

$scope module c0 $end
$var parameter 32 NO cache_id $end
$var wire 1 OO enable $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 w& createdump $end
$var wire 1 E& tag_in [4] $end
$var wire 1 F& tag_in [3] $end
$var wire 1 G& tag_in [2] $end
$var wire 1 H& tag_in [1] $end
$var wire 1 I& tag_in [0] $end
$var wire 1 J& index [7] $end
$var wire 1 K& index [6] $end
$var wire 1 L& index [5] $end
$var wire 1 M& index [4] $end
$var wire 1 N& index [3] $end
$var wire 1 O& index [2] $end
$var wire 1 P& index [1] $end
$var wire 1 Q& index [0] $end
$var wire 1 3O offset [2] $end
$var wire 1 4O offset [1] $end
$var wire 1 5O offset [0] $end
$var wire 1 PO data_in [15] $end
$var wire 1 QO data_in [14] $end
$var wire 1 RO data_in [13] $end
$var wire 1 SO data_in [12] $end
$var wire 1 TO data_in [11] $end
$var wire 1 UO data_in [10] $end
$var wire 1 VO data_in [9] $end
$var wire 1 WO data_in [8] $end
$var wire 1 XO data_in [7] $end
$var wire 1 YO data_in [6] $end
$var wire 1 ZO data_in [5] $end
$var wire 1 [O data_in [4] $end
$var wire 1 \O data_in [3] $end
$var wire 1 ]O data_in [2] $end
$var wire 1 ^O data_in [1] $end
$var wire 1 _O data_in [0] $end
$var wire 1 (N comp $end
$var wire 1 *N write $end
$var wire 1 0N valid_in $end
$var wire 1 BN tag_out [4] $end
$var wire 1 CN tag_out [3] $end
$var wire 1 DN tag_out [2] $end
$var wire 1 EN tag_out [1] $end
$var wire 1 FN tag_out [0] $end
$var wire 1 ON data_out [15] $end
$var wire 1 PN data_out [14] $end
$var wire 1 QN data_out [13] $end
$var wire 1 RN data_out [12] $end
$var wire 1 SN data_out [11] $end
$var wire 1 TN data_out [10] $end
$var wire 1 UN data_out [9] $end
$var wire 1 VN data_out [8] $end
$var wire 1 WN data_out [7] $end
$var wire 1 XN data_out [6] $end
$var wire 1 YN data_out [5] $end
$var wire 1 ZN data_out [4] $end
$var wire 1 [N data_out [3] $end
$var wire 1 \N data_out [2] $end
$var wire 1 ]N data_out [1] $end
$var wire 1 ^N data_out [0] $end
$var wire 1 3N hit $end
$var wire 1 4N dirty $end
$var wire 1 5N valid $end
$var wire 1 MN err $end
$var wire 1 `O ram0_id [4] $end
$var wire 1 aO ram0_id [3] $end
$var wire 1 bO ram0_id [2] $end
$var wire 1 cO ram0_id [1] $end
$var wire 1 dO ram0_id [0] $end
$var wire 1 eO ram1_id [4] $end
$var wire 1 fO ram1_id [3] $end
$var wire 1 gO ram1_id [2] $end
$var wire 1 hO ram1_id [1] $end
$var wire 1 iO ram1_id [0] $end
$var wire 1 jO ram2_id [4] $end
$var wire 1 kO ram2_id [3] $end
$var wire 1 lO ram2_id [2] $end
$var wire 1 mO ram2_id [1] $end
$var wire 1 nO ram2_id [0] $end
$var wire 1 oO ram3_id [4] $end
$var wire 1 pO ram3_id [3] $end
$var wire 1 qO ram3_id [2] $end
$var wire 1 rO ram3_id [1] $end
$var wire 1 sO ram3_id [0] $end
$var wire 1 tO ram4_id [4] $end
$var wire 1 uO ram4_id [3] $end
$var wire 1 vO ram4_id [2] $end
$var wire 1 wO ram4_id [1] $end
$var wire 1 xO ram4_id [0] $end
$var wire 1 yO ram5_id [4] $end
$var wire 1 zO ram5_id [3] $end
$var wire 1 {O ram5_id [2] $end
$var wire 1 |O ram5_id [1] $end
$var wire 1 }O ram5_id [0] $end
$var wire 1 ~O w0 [15] $end
$var wire 1 !P w0 [14] $end
$var wire 1 "P w0 [13] $end
$var wire 1 #P w0 [12] $end
$var wire 1 $P w0 [11] $end
$var wire 1 %P w0 [10] $end
$var wire 1 &P w0 [9] $end
$var wire 1 'P w0 [8] $end
$var wire 1 (P w0 [7] $end
$var wire 1 )P w0 [6] $end
$var wire 1 *P w0 [5] $end
$var wire 1 +P w0 [4] $end
$var wire 1 ,P w0 [3] $end
$var wire 1 -P w0 [2] $end
$var wire 1 .P w0 [1] $end
$var wire 1 /P w0 [0] $end
$var wire 1 0P w1 [15] $end
$var wire 1 1P w1 [14] $end
$var wire 1 2P w1 [13] $end
$var wire 1 3P w1 [12] $end
$var wire 1 4P w1 [11] $end
$var wire 1 5P w1 [10] $end
$var wire 1 6P w1 [9] $end
$var wire 1 7P w1 [8] $end
$var wire 1 8P w1 [7] $end
$var wire 1 9P w1 [6] $end
$var wire 1 :P w1 [5] $end
$var wire 1 ;P w1 [4] $end
$var wire 1 <P w1 [3] $end
$var wire 1 =P w1 [2] $end
$var wire 1 >P w1 [1] $end
$var wire 1 ?P w1 [0] $end
$var wire 1 @P w2 [15] $end
$var wire 1 AP w2 [14] $end
$var wire 1 BP w2 [13] $end
$var wire 1 CP w2 [12] $end
$var wire 1 DP w2 [11] $end
$var wire 1 EP w2 [10] $end
$var wire 1 FP w2 [9] $end
$var wire 1 GP w2 [8] $end
$var wire 1 HP w2 [7] $end
$var wire 1 IP w2 [6] $end
$var wire 1 JP w2 [5] $end
$var wire 1 KP w2 [4] $end
$var wire 1 LP w2 [3] $end
$var wire 1 MP w2 [2] $end
$var wire 1 NP w2 [1] $end
$var wire 1 OP w2 [0] $end
$var wire 1 PP w3 [15] $end
$var wire 1 QP w3 [14] $end
$var wire 1 RP w3 [13] $end
$var wire 1 SP w3 [12] $end
$var wire 1 TP w3 [11] $end
$var wire 1 UP w3 [10] $end
$var wire 1 VP w3 [9] $end
$var wire 1 WP w3 [8] $end
$var wire 1 XP w3 [7] $end
$var wire 1 YP w3 [6] $end
$var wire 1 ZP w3 [5] $end
$var wire 1 [P w3 [4] $end
$var wire 1 \P w3 [3] $end
$var wire 1 ]P w3 [2] $end
$var wire 1 ^P w3 [1] $end
$var wire 1 _P w3 [0] $end
$var wire 1 `P go $end
$var wire 1 aP match $end
$var wire 1 bP wr_word0 $end
$var wire 1 cP wr_word1 $end
$var wire 1 dP wr_word2 $end
$var wire 1 eP wr_word3 $end
$var wire 1 fP wr_dirty $end
$var wire 1 gP wr_tag $end
$var wire 1 hP wr_valid $end
$var wire 1 iP dirty_in $end
$var wire 1 jP dirtybit $end
$var wire 1 kP validbit $end

$scope module mem_w0 $end
$var parameter 32 lP Size $end
$var wire 1 ~O data_out [15] $end
$var wire 1 !P data_out [14] $end
$var wire 1 "P data_out [13] $end
$var wire 1 #P data_out [12] $end
$var wire 1 $P data_out [11] $end
$var wire 1 %P data_out [10] $end
$var wire 1 &P data_out [9] $end
$var wire 1 'P data_out [8] $end
$var wire 1 (P data_out [7] $end
$var wire 1 )P data_out [6] $end
$var wire 1 *P data_out [5] $end
$var wire 1 +P data_out [4] $end
$var wire 1 ,P data_out [3] $end
$var wire 1 -P data_out [2] $end
$var wire 1 .P data_out [1] $end
$var wire 1 /P data_out [0] $end
$var wire 1 J& addr [7] $end
$var wire 1 K& addr [6] $end
$var wire 1 L& addr [5] $end
$var wire 1 M& addr [4] $end
$var wire 1 N& addr [3] $end
$var wire 1 O& addr [2] $end
$var wire 1 P& addr [1] $end
$var wire 1 Q& addr [0] $end
$var wire 1 PO data_in [15] $end
$var wire 1 QO data_in [14] $end
$var wire 1 RO data_in [13] $end
$var wire 1 SO data_in [12] $end
$var wire 1 TO data_in [11] $end
$var wire 1 UO data_in [10] $end
$var wire 1 VO data_in [9] $end
$var wire 1 WO data_in [8] $end
$var wire 1 XO data_in [7] $end
$var wire 1 YO data_in [6] $end
$var wire 1 ZO data_in [5] $end
$var wire 1 [O data_in [4] $end
$var wire 1 \O data_in [3] $end
$var wire 1 ]O data_in [2] $end
$var wire 1 ^O data_in [1] $end
$var wire 1 _O data_in [0] $end
$var wire 1 bP write $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 w& createdump $end
$var wire 1 `O file_id [4] $end
$var wire 1 aO file_id [3] $end
$var wire 1 bO file_id [2] $end
$var wire 1 cO file_id [1] $end
$var wire 1 dO file_id [0] $end
$var integer 32 mP mcd $end
$var integer 32 nP i $end
$upscope $end

$scope module mem_w1 $end
$var parameter 32 oP Size $end
$var wire 1 0P data_out [15] $end
$var wire 1 1P data_out [14] $end
$var wire 1 2P data_out [13] $end
$var wire 1 3P data_out [12] $end
$var wire 1 4P data_out [11] $end
$var wire 1 5P data_out [10] $end
$var wire 1 6P data_out [9] $end
$var wire 1 7P data_out [8] $end
$var wire 1 8P data_out [7] $end
$var wire 1 9P data_out [6] $end
$var wire 1 :P data_out [5] $end
$var wire 1 ;P data_out [4] $end
$var wire 1 <P data_out [3] $end
$var wire 1 =P data_out [2] $end
$var wire 1 >P data_out [1] $end
$var wire 1 ?P data_out [0] $end
$var wire 1 J& addr [7] $end
$var wire 1 K& addr [6] $end
$var wire 1 L& addr [5] $end
$var wire 1 M& addr [4] $end
$var wire 1 N& addr [3] $end
$var wire 1 O& addr [2] $end
$var wire 1 P& addr [1] $end
$var wire 1 Q& addr [0] $end
$var wire 1 PO data_in [15] $end
$var wire 1 QO data_in [14] $end
$var wire 1 RO data_in [13] $end
$var wire 1 SO data_in [12] $end
$var wire 1 TO data_in [11] $end
$var wire 1 UO data_in [10] $end
$var wire 1 VO data_in [9] $end
$var wire 1 WO data_in [8] $end
$var wire 1 XO data_in [7] $end
$var wire 1 YO data_in [6] $end
$var wire 1 ZO data_in [5] $end
$var wire 1 [O data_in [4] $end
$var wire 1 \O data_in [3] $end
$var wire 1 ]O data_in [2] $end
$var wire 1 ^O data_in [1] $end
$var wire 1 _O data_in [0] $end
$var wire 1 cP write $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 w& createdump $end
$var wire 1 eO file_id [4] $end
$var wire 1 fO file_id [3] $end
$var wire 1 gO file_id [2] $end
$var wire 1 hO file_id [1] $end
$var wire 1 iO file_id [0] $end
$var integer 32 pP mcd $end
$var integer 32 qP i $end
$upscope $end

$scope module mem_w2 $end
$var parameter 32 rP Size $end
$var wire 1 @P data_out [15] $end
$var wire 1 AP data_out [14] $end
$var wire 1 BP data_out [13] $end
$var wire 1 CP data_out [12] $end
$var wire 1 DP data_out [11] $end
$var wire 1 EP data_out [10] $end
$var wire 1 FP data_out [9] $end
$var wire 1 GP data_out [8] $end
$var wire 1 HP data_out [7] $end
$var wire 1 IP data_out [6] $end
$var wire 1 JP data_out [5] $end
$var wire 1 KP data_out [4] $end
$var wire 1 LP data_out [3] $end
$var wire 1 MP data_out [2] $end
$var wire 1 NP data_out [1] $end
$var wire 1 OP data_out [0] $end
$var wire 1 J& addr [7] $end
$var wire 1 K& addr [6] $end
$var wire 1 L& addr [5] $end
$var wire 1 M& addr [4] $end
$var wire 1 N& addr [3] $end
$var wire 1 O& addr [2] $end
$var wire 1 P& addr [1] $end
$var wire 1 Q& addr [0] $end
$var wire 1 PO data_in [15] $end
$var wire 1 QO data_in [14] $end
$var wire 1 RO data_in [13] $end
$var wire 1 SO data_in [12] $end
$var wire 1 TO data_in [11] $end
$var wire 1 UO data_in [10] $end
$var wire 1 VO data_in [9] $end
$var wire 1 WO data_in [8] $end
$var wire 1 XO data_in [7] $end
$var wire 1 YO data_in [6] $end
$var wire 1 ZO data_in [5] $end
$var wire 1 [O data_in [4] $end
$var wire 1 \O data_in [3] $end
$var wire 1 ]O data_in [2] $end
$var wire 1 ^O data_in [1] $end
$var wire 1 _O data_in [0] $end
$var wire 1 dP write $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 w& createdump $end
$var wire 1 jO file_id [4] $end
$var wire 1 kO file_id [3] $end
$var wire 1 lO file_id [2] $end
$var wire 1 mO file_id [1] $end
$var wire 1 nO file_id [0] $end
$var integer 32 sP mcd $end
$var integer 32 tP i $end
$upscope $end

$scope module mem_w3 $end
$var parameter 32 uP Size $end
$var wire 1 PP data_out [15] $end
$var wire 1 QP data_out [14] $end
$var wire 1 RP data_out [13] $end
$var wire 1 SP data_out [12] $end
$var wire 1 TP data_out [11] $end
$var wire 1 UP data_out [10] $end
$var wire 1 VP data_out [9] $end
$var wire 1 WP data_out [8] $end
$var wire 1 XP data_out [7] $end
$var wire 1 YP data_out [6] $end
$var wire 1 ZP data_out [5] $end
$var wire 1 [P data_out [4] $end
$var wire 1 \P data_out [3] $end
$var wire 1 ]P data_out [2] $end
$var wire 1 ^P data_out [1] $end
$var wire 1 _P data_out [0] $end
$var wire 1 J& addr [7] $end
$var wire 1 K& addr [6] $end
$var wire 1 L& addr [5] $end
$var wire 1 M& addr [4] $end
$var wire 1 N& addr [3] $end
$var wire 1 O& addr [2] $end
$var wire 1 P& addr [1] $end
$var wire 1 Q& addr [0] $end
$var wire 1 PO data_in [15] $end
$var wire 1 QO data_in [14] $end
$var wire 1 RO data_in [13] $end
$var wire 1 SO data_in [12] $end
$var wire 1 TO data_in [11] $end
$var wire 1 UO data_in [10] $end
$var wire 1 VO data_in [9] $end
$var wire 1 WO data_in [8] $end
$var wire 1 XO data_in [7] $end
$var wire 1 YO data_in [6] $end
$var wire 1 ZO data_in [5] $end
$var wire 1 [O data_in [4] $end
$var wire 1 \O data_in [3] $end
$var wire 1 ]O data_in [2] $end
$var wire 1 ^O data_in [1] $end
$var wire 1 _O data_in [0] $end
$var wire 1 eP write $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 w& createdump $end
$var wire 1 oO file_id [4] $end
$var wire 1 pO file_id [3] $end
$var wire 1 qO file_id [2] $end
$var wire 1 rO file_id [1] $end
$var wire 1 sO file_id [0] $end
$var integer 32 vP mcd $end
$var integer 32 wP i $end
$upscope $end

$scope module mem_tg $end
$var parameter 32 xP Size $end
$var wire 1 BN data_out [4] $end
$var wire 1 CN data_out [3] $end
$var wire 1 DN data_out [2] $end
$var wire 1 EN data_out [1] $end
$var wire 1 FN data_out [0] $end
$var wire 1 J& addr [7] $end
$var wire 1 K& addr [6] $end
$var wire 1 L& addr [5] $end
$var wire 1 M& addr [4] $end
$var wire 1 N& addr [3] $end
$var wire 1 O& addr [2] $end
$var wire 1 P& addr [1] $end
$var wire 1 Q& addr [0] $end
$var wire 1 E& data_in [4] $end
$var wire 1 F& data_in [3] $end
$var wire 1 G& data_in [2] $end
$var wire 1 H& data_in [1] $end
$var wire 1 I& data_in [0] $end
$var wire 1 gP write $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 w& createdump $end
$var wire 1 tO file_id [4] $end
$var wire 1 uO file_id [3] $end
$var wire 1 vO file_id [2] $end
$var wire 1 wO file_id [1] $end
$var wire 1 xO file_id [0] $end
$var integer 32 yP mcd $end
$var integer 32 zP i $end
$upscope $end

$scope module mem_dr $end
$var parameter 32 {P Size $end
$var wire 1 jP data_out [0] $end
$var wire 1 J& addr [7] $end
$var wire 1 K& addr [6] $end
$var wire 1 L& addr [5] $end
$var wire 1 M& addr [4] $end
$var wire 1 N& addr [3] $end
$var wire 1 O& addr [2] $end
$var wire 1 P& addr [1] $end
$var wire 1 Q& addr [0] $end
$var wire 1 iP data_in [0] $end
$var wire 1 fP write $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 w& createdump $end
$var wire 1 yO file_id [4] $end
$var wire 1 zO file_id [3] $end
$var wire 1 {O file_id [2] $end
$var wire 1 |O file_id [1] $end
$var wire 1 }O file_id [0] $end
$var integer 32 |P mcd $end
$var integer 32 }P i $end
$upscope $end

$scope module mem_vl $end
$var wire 1 kP data_out $end
$var wire 1 J& addr [7] $end
$var wire 1 K& addr [6] $end
$var wire 1 L& addr [5] $end
$var wire 1 M& addr [4] $end
$var wire 1 N& addr [3] $end
$var wire 1 O& addr [2] $end
$var wire 1 P& addr [1] $end
$var wire 1 Q& addr [0] $end
$var wire 1 0N data_in $end
$var wire 1 hP write $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 w& createdump $end
$var wire 1 `O file_id [4] $end
$var wire 1 aO file_id [3] $end
$var wire 1 bO file_id [2] $end
$var wire 1 cO file_id [1] $end
$var wire 1 dO file_id [0] $end
$var integer 32 ~P mcd $end
$var integer 32 !Q i $end
$upscope $end
$upscope $end

$scope module c1 $end
$var parameter 32 "Q cache_id $end
$var wire 1 #Q enable $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 w& createdump $end
$var wire 1 E& tag_in [4] $end
$var wire 1 F& tag_in [3] $end
$var wire 1 G& tag_in [2] $end
$var wire 1 H& tag_in [1] $end
$var wire 1 I& tag_in [0] $end
$var wire 1 J& index [7] $end
$var wire 1 K& index [6] $end
$var wire 1 L& index [5] $end
$var wire 1 M& index [4] $end
$var wire 1 N& index [3] $end
$var wire 1 O& index [2] $end
$var wire 1 P& index [1] $end
$var wire 1 Q& index [0] $end
$var wire 1 3O offset [2] $end
$var wire 1 4O offset [1] $end
$var wire 1 5O offset [0] $end
$var wire 1 $Q data_in [15] $end
$var wire 1 %Q data_in [14] $end
$var wire 1 &Q data_in [13] $end
$var wire 1 'Q data_in [12] $end
$var wire 1 (Q data_in [11] $end
$var wire 1 )Q data_in [10] $end
$var wire 1 *Q data_in [9] $end
$var wire 1 +Q data_in [8] $end
$var wire 1 ,Q data_in [7] $end
$var wire 1 -Q data_in [6] $end
$var wire 1 .Q data_in [5] $end
$var wire 1 /Q data_in [4] $end
$var wire 1 0Q data_in [3] $end
$var wire 1 1Q data_in [2] $end
$var wire 1 2Q data_in [1] $end
$var wire 1 3Q data_in [0] $end
$var wire 1 (N comp $end
$var wire 1 +N write $end
$var wire 1 1N valid_in $end
$var wire 1 GN tag_out [4] $end
$var wire 1 HN tag_out [3] $end
$var wire 1 IN tag_out [2] $end
$var wire 1 JN tag_out [1] $end
$var wire 1 KN tag_out [0] $end
$var wire 1 _N data_out [15] $end
$var wire 1 `N data_out [14] $end
$var wire 1 aN data_out [13] $end
$var wire 1 bN data_out [12] $end
$var wire 1 cN data_out [11] $end
$var wire 1 dN data_out [10] $end
$var wire 1 eN data_out [9] $end
$var wire 1 fN data_out [8] $end
$var wire 1 gN data_out [7] $end
$var wire 1 hN data_out [6] $end
$var wire 1 iN data_out [5] $end
$var wire 1 jN data_out [4] $end
$var wire 1 kN data_out [3] $end
$var wire 1 lN data_out [2] $end
$var wire 1 mN data_out [1] $end
$var wire 1 nN data_out [0] $end
$var wire 1 6N hit $end
$var wire 1 7N dirty $end
$var wire 1 8N valid $end
$var wire 1 NN err $end
$var wire 1 4Q ram0_id [4] $end
$var wire 1 5Q ram0_id [3] $end
$var wire 1 6Q ram0_id [2] $end
$var wire 1 7Q ram0_id [1] $end
$var wire 1 8Q ram0_id [0] $end
$var wire 1 9Q ram1_id [4] $end
$var wire 1 :Q ram1_id [3] $end
$var wire 1 ;Q ram1_id [2] $end
$var wire 1 <Q ram1_id [1] $end
$var wire 1 =Q ram1_id [0] $end
$var wire 1 >Q ram2_id [4] $end
$var wire 1 ?Q ram2_id [3] $end
$var wire 1 @Q ram2_id [2] $end
$var wire 1 AQ ram2_id [1] $end
$var wire 1 BQ ram2_id [0] $end
$var wire 1 CQ ram3_id [4] $end
$var wire 1 DQ ram3_id [3] $end
$var wire 1 EQ ram3_id [2] $end
$var wire 1 FQ ram3_id [1] $end
$var wire 1 GQ ram3_id [0] $end
$var wire 1 HQ ram4_id [4] $end
$var wire 1 IQ ram4_id [3] $end
$var wire 1 JQ ram4_id [2] $end
$var wire 1 KQ ram4_id [1] $end
$var wire 1 LQ ram4_id [0] $end
$var wire 1 MQ ram5_id [4] $end
$var wire 1 NQ ram5_id [3] $end
$var wire 1 OQ ram5_id [2] $end
$var wire 1 PQ ram5_id [1] $end
$var wire 1 QQ ram5_id [0] $end
$var wire 1 RQ w0 [15] $end
$var wire 1 SQ w0 [14] $end
$var wire 1 TQ w0 [13] $end
$var wire 1 UQ w0 [12] $end
$var wire 1 VQ w0 [11] $end
$var wire 1 WQ w0 [10] $end
$var wire 1 XQ w0 [9] $end
$var wire 1 YQ w0 [8] $end
$var wire 1 ZQ w0 [7] $end
$var wire 1 [Q w0 [6] $end
$var wire 1 \Q w0 [5] $end
$var wire 1 ]Q w0 [4] $end
$var wire 1 ^Q w0 [3] $end
$var wire 1 _Q w0 [2] $end
$var wire 1 `Q w0 [1] $end
$var wire 1 aQ w0 [0] $end
$var wire 1 bQ w1 [15] $end
$var wire 1 cQ w1 [14] $end
$var wire 1 dQ w1 [13] $end
$var wire 1 eQ w1 [12] $end
$var wire 1 fQ w1 [11] $end
$var wire 1 gQ w1 [10] $end
$var wire 1 hQ w1 [9] $end
$var wire 1 iQ w1 [8] $end
$var wire 1 jQ w1 [7] $end
$var wire 1 kQ w1 [6] $end
$var wire 1 lQ w1 [5] $end
$var wire 1 mQ w1 [4] $end
$var wire 1 nQ w1 [3] $end
$var wire 1 oQ w1 [2] $end
$var wire 1 pQ w1 [1] $end
$var wire 1 qQ w1 [0] $end
$var wire 1 rQ w2 [15] $end
$var wire 1 sQ w2 [14] $end
$var wire 1 tQ w2 [13] $end
$var wire 1 uQ w2 [12] $end
$var wire 1 vQ w2 [11] $end
$var wire 1 wQ w2 [10] $end
$var wire 1 xQ w2 [9] $end
$var wire 1 yQ w2 [8] $end
$var wire 1 zQ w2 [7] $end
$var wire 1 {Q w2 [6] $end
$var wire 1 |Q w2 [5] $end
$var wire 1 }Q w2 [4] $end
$var wire 1 ~Q w2 [3] $end
$var wire 1 !R w2 [2] $end
$var wire 1 "R w2 [1] $end
$var wire 1 #R w2 [0] $end
$var wire 1 $R w3 [15] $end
$var wire 1 %R w3 [14] $end
$var wire 1 &R w3 [13] $end
$var wire 1 'R w3 [12] $end
$var wire 1 (R w3 [11] $end
$var wire 1 )R w3 [10] $end
$var wire 1 *R w3 [9] $end
$var wire 1 +R w3 [8] $end
$var wire 1 ,R w3 [7] $end
$var wire 1 -R w3 [6] $end
$var wire 1 .R w3 [5] $end
$var wire 1 /R w3 [4] $end
$var wire 1 0R w3 [3] $end
$var wire 1 1R w3 [2] $end
$var wire 1 2R w3 [1] $end
$var wire 1 3R w3 [0] $end
$var wire 1 4R go $end
$var wire 1 5R match $end
$var wire 1 6R wr_word0 $end
$var wire 1 7R wr_word1 $end
$var wire 1 8R wr_word2 $end
$var wire 1 9R wr_word3 $end
$var wire 1 :R wr_dirty $end
$var wire 1 ;R wr_tag $end
$var wire 1 <R wr_valid $end
$var wire 1 =R dirty_in $end
$var wire 1 >R dirtybit $end
$var wire 1 ?R validbit $end

$scope module mem_w0 $end
$var parameter 32 @R Size $end
$var wire 1 RQ data_out [15] $end
$var wire 1 SQ data_out [14] $end
$var wire 1 TQ data_out [13] $end
$var wire 1 UQ data_out [12] $end
$var wire 1 VQ data_out [11] $end
$var wire 1 WQ data_out [10] $end
$var wire 1 XQ data_out [9] $end
$var wire 1 YQ data_out [8] $end
$var wire 1 ZQ data_out [7] $end
$var wire 1 [Q data_out [6] $end
$var wire 1 \Q data_out [5] $end
$var wire 1 ]Q data_out [4] $end
$var wire 1 ^Q data_out [3] $end
$var wire 1 _Q data_out [2] $end
$var wire 1 `Q data_out [1] $end
$var wire 1 aQ data_out [0] $end
$var wire 1 J& addr [7] $end
$var wire 1 K& addr [6] $end
$var wire 1 L& addr [5] $end
$var wire 1 M& addr [4] $end
$var wire 1 N& addr [3] $end
$var wire 1 O& addr [2] $end
$var wire 1 P& addr [1] $end
$var wire 1 Q& addr [0] $end
$var wire 1 $Q data_in [15] $end
$var wire 1 %Q data_in [14] $end
$var wire 1 &Q data_in [13] $end
$var wire 1 'Q data_in [12] $end
$var wire 1 (Q data_in [11] $end
$var wire 1 )Q data_in [10] $end
$var wire 1 *Q data_in [9] $end
$var wire 1 +Q data_in [8] $end
$var wire 1 ,Q data_in [7] $end
$var wire 1 -Q data_in [6] $end
$var wire 1 .Q data_in [5] $end
$var wire 1 /Q data_in [4] $end
$var wire 1 0Q data_in [3] $end
$var wire 1 1Q data_in [2] $end
$var wire 1 2Q data_in [1] $end
$var wire 1 3Q data_in [0] $end
$var wire 1 6R write $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 w& createdump $end
$var wire 1 4Q file_id [4] $end
$var wire 1 5Q file_id [3] $end
$var wire 1 6Q file_id [2] $end
$var wire 1 7Q file_id [1] $end
$var wire 1 8Q file_id [0] $end
$var integer 32 AR mcd $end
$var integer 32 BR i $end
$upscope $end

$scope module mem_w1 $end
$var parameter 32 CR Size $end
$var wire 1 bQ data_out [15] $end
$var wire 1 cQ data_out [14] $end
$var wire 1 dQ data_out [13] $end
$var wire 1 eQ data_out [12] $end
$var wire 1 fQ data_out [11] $end
$var wire 1 gQ data_out [10] $end
$var wire 1 hQ data_out [9] $end
$var wire 1 iQ data_out [8] $end
$var wire 1 jQ data_out [7] $end
$var wire 1 kQ data_out [6] $end
$var wire 1 lQ data_out [5] $end
$var wire 1 mQ data_out [4] $end
$var wire 1 nQ data_out [3] $end
$var wire 1 oQ data_out [2] $end
$var wire 1 pQ data_out [1] $end
$var wire 1 qQ data_out [0] $end
$var wire 1 J& addr [7] $end
$var wire 1 K& addr [6] $end
$var wire 1 L& addr [5] $end
$var wire 1 M& addr [4] $end
$var wire 1 N& addr [3] $end
$var wire 1 O& addr [2] $end
$var wire 1 P& addr [1] $end
$var wire 1 Q& addr [0] $end
$var wire 1 $Q data_in [15] $end
$var wire 1 %Q data_in [14] $end
$var wire 1 &Q data_in [13] $end
$var wire 1 'Q data_in [12] $end
$var wire 1 (Q data_in [11] $end
$var wire 1 )Q data_in [10] $end
$var wire 1 *Q data_in [9] $end
$var wire 1 +Q data_in [8] $end
$var wire 1 ,Q data_in [7] $end
$var wire 1 -Q data_in [6] $end
$var wire 1 .Q data_in [5] $end
$var wire 1 /Q data_in [4] $end
$var wire 1 0Q data_in [3] $end
$var wire 1 1Q data_in [2] $end
$var wire 1 2Q data_in [1] $end
$var wire 1 3Q data_in [0] $end
$var wire 1 7R write $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 w& createdump $end
$var wire 1 9Q file_id [4] $end
$var wire 1 :Q file_id [3] $end
$var wire 1 ;Q file_id [2] $end
$var wire 1 <Q file_id [1] $end
$var wire 1 =Q file_id [0] $end
$var integer 32 DR mcd $end
$var integer 32 ER i $end
$upscope $end

$scope module mem_w2 $end
$var parameter 32 FR Size $end
$var wire 1 rQ data_out [15] $end
$var wire 1 sQ data_out [14] $end
$var wire 1 tQ data_out [13] $end
$var wire 1 uQ data_out [12] $end
$var wire 1 vQ data_out [11] $end
$var wire 1 wQ data_out [10] $end
$var wire 1 xQ data_out [9] $end
$var wire 1 yQ data_out [8] $end
$var wire 1 zQ data_out [7] $end
$var wire 1 {Q data_out [6] $end
$var wire 1 |Q data_out [5] $end
$var wire 1 }Q data_out [4] $end
$var wire 1 ~Q data_out [3] $end
$var wire 1 !R data_out [2] $end
$var wire 1 "R data_out [1] $end
$var wire 1 #R data_out [0] $end
$var wire 1 J& addr [7] $end
$var wire 1 K& addr [6] $end
$var wire 1 L& addr [5] $end
$var wire 1 M& addr [4] $end
$var wire 1 N& addr [3] $end
$var wire 1 O& addr [2] $end
$var wire 1 P& addr [1] $end
$var wire 1 Q& addr [0] $end
$var wire 1 $Q data_in [15] $end
$var wire 1 %Q data_in [14] $end
$var wire 1 &Q data_in [13] $end
$var wire 1 'Q data_in [12] $end
$var wire 1 (Q data_in [11] $end
$var wire 1 )Q data_in [10] $end
$var wire 1 *Q data_in [9] $end
$var wire 1 +Q data_in [8] $end
$var wire 1 ,Q data_in [7] $end
$var wire 1 -Q data_in [6] $end
$var wire 1 .Q data_in [5] $end
$var wire 1 /Q data_in [4] $end
$var wire 1 0Q data_in [3] $end
$var wire 1 1Q data_in [2] $end
$var wire 1 2Q data_in [1] $end
$var wire 1 3Q data_in [0] $end
$var wire 1 8R write $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 w& createdump $end
$var wire 1 >Q file_id [4] $end
$var wire 1 ?Q file_id [3] $end
$var wire 1 @Q file_id [2] $end
$var wire 1 AQ file_id [1] $end
$var wire 1 BQ file_id [0] $end
$var integer 32 GR mcd $end
$var integer 32 HR i $end
$upscope $end

$scope module mem_w3 $end
$var parameter 32 IR Size $end
$var wire 1 $R data_out [15] $end
$var wire 1 %R data_out [14] $end
$var wire 1 &R data_out [13] $end
$var wire 1 'R data_out [12] $end
$var wire 1 (R data_out [11] $end
$var wire 1 )R data_out [10] $end
$var wire 1 *R data_out [9] $end
$var wire 1 +R data_out [8] $end
$var wire 1 ,R data_out [7] $end
$var wire 1 -R data_out [6] $end
$var wire 1 .R data_out [5] $end
$var wire 1 /R data_out [4] $end
$var wire 1 0R data_out [3] $end
$var wire 1 1R data_out [2] $end
$var wire 1 2R data_out [1] $end
$var wire 1 3R data_out [0] $end
$var wire 1 J& addr [7] $end
$var wire 1 K& addr [6] $end
$var wire 1 L& addr [5] $end
$var wire 1 M& addr [4] $end
$var wire 1 N& addr [3] $end
$var wire 1 O& addr [2] $end
$var wire 1 P& addr [1] $end
$var wire 1 Q& addr [0] $end
$var wire 1 $Q data_in [15] $end
$var wire 1 %Q data_in [14] $end
$var wire 1 &Q data_in [13] $end
$var wire 1 'Q data_in [12] $end
$var wire 1 (Q data_in [11] $end
$var wire 1 )Q data_in [10] $end
$var wire 1 *Q data_in [9] $end
$var wire 1 +Q data_in [8] $end
$var wire 1 ,Q data_in [7] $end
$var wire 1 -Q data_in [6] $end
$var wire 1 .Q data_in [5] $end
$var wire 1 /Q data_in [4] $end
$var wire 1 0Q data_in [3] $end
$var wire 1 1Q data_in [2] $end
$var wire 1 2Q data_in [1] $end
$var wire 1 3Q data_in [0] $end
$var wire 1 9R write $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 w& createdump $end
$var wire 1 CQ file_id [4] $end
$var wire 1 DQ file_id [3] $end
$var wire 1 EQ file_id [2] $end
$var wire 1 FQ file_id [1] $end
$var wire 1 GQ file_id [0] $end
$var integer 32 JR mcd $end
$var integer 32 KR i $end
$upscope $end

$scope module mem_tg $end
$var parameter 32 LR Size $end
$var wire 1 GN data_out [4] $end
$var wire 1 HN data_out [3] $end
$var wire 1 IN data_out [2] $end
$var wire 1 JN data_out [1] $end
$var wire 1 KN data_out [0] $end
$var wire 1 J& addr [7] $end
$var wire 1 K& addr [6] $end
$var wire 1 L& addr [5] $end
$var wire 1 M& addr [4] $end
$var wire 1 N& addr [3] $end
$var wire 1 O& addr [2] $end
$var wire 1 P& addr [1] $end
$var wire 1 Q& addr [0] $end
$var wire 1 E& data_in [4] $end
$var wire 1 F& data_in [3] $end
$var wire 1 G& data_in [2] $end
$var wire 1 H& data_in [1] $end
$var wire 1 I& data_in [0] $end
$var wire 1 ;R write $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 w& createdump $end
$var wire 1 HQ file_id [4] $end
$var wire 1 IQ file_id [3] $end
$var wire 1 JQ file_id [2] $end
$var wire 1 KQ file_id [1] $end
$var wire 1 LQ file_id [0] $end
$var integer 32 MR mcd $end
$var integer 32 NR i $end
$upscope $end

$scope module mem_dr $end
$var parameter 32 OR Size $end
$var wire 1 >R data_out [0] $end
$var wire 1 J& addr [7] $end
$var wire 1 K& addr [6] $end
$var wire 1 L& addr [5] $end
$var wire 1 M& addr [4] $end
$var wire 1 N& addr [3] $end
$var wire 1 O& addr [2] $end
$var wire 1 P& addr [1] $end
$var wire 1 Q& addr [0] $end
$var wire 1 =R data_in [0] $end
$var wire 1 :R write $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 w& createdump $end
$var wire 1 MQ file_id [4] $end
$var wire 1 NQ file_id [3] $end
$var wire 1 OQ file_id [2] $end
$var wire 1 PQ file_id [1] $end
$var wire 1 QQ file_id [0] $end
$var integer 32 PR mcd $end
$var integer 32 QR i $end
$upscope $end

$scope module mem_vl $end
$var wire 1 ?R data_out $end
$var wire 1 J& addr [7] $end
$var wire 1 K& addr [6] $end
$var wire 1 L& addr [5] $end
$var wire 1 M& addr [4] $end
$var wire 1 N& addr [3] $end
$var wire 1 O& addr [2] $end
$var wire 1 P& addr [1] $end
$var wire 1 Q& addr [0] $end
$var wire 1 1N data_in $end
$var wire 1 <R write $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 w& createdump $end
$var wire 1 4Q file_id [4] $end
$var wire 1 5Q file_id [3] $end
$var wire 1 6Q file_id [2] $end
$var wire 1 7Q file_id [1] $end
$var wire 1 8Q file_id [0] $end
$var integer 32 RR mcd $end
$var integer 32 SR i $end
$upscope $end
$upscope $end

$scope module mem $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 w& createdump $end
$var wire 1 !O addr [15] $end
$var wire 1 "O addr [14] $end
$var wire 1 #O addr [13] $end
$var wire 1 $O addr [12] $end
$var wire 1 %O addr [11] $end
$var wire 1 &O addr [10] $end
$var wire 1 'O addr [9] $end
$var wire 1 (O addr [8] $end
$var wire 1 )O addr [7] $end
$var wire 1 *O addr [6] $end
$var wire 1 +O addr [5] $end
$var wire 1 ,O addr [4] $end
$var wire 1 -O addr [3] $end
$var wire 1 .O addr [2] $end
$var wire 1 /O addr [1] $end
$var wire 1 0O addr [0] $end
$var wire 1 TR data_in [15] $end
$var wire 1 UR data_in [14] $end
$var wire 1 VR data_in [13] $end
$var wire 1 WR data_in [12] $end
$var wire 1 XR data_in [11] $end
$var wire 1 YR data_in [10] $end
$var wire 1 ZR data_in [9] $end
$var wire 1 [R data_in [8] $end
$var wire 1 \R data_in [7] $end
$var wire 1 ]R data_in [6] $end
$var wire 1 ^R data_in [5] $end
$var wire 1 _R data_in [4] $end
$var wire 1 `R data_in [3] $end
$var wire 1 aR data_in [2] $end
$var wire 1 bR data_in [1] $end
$var wire 1 cR data_in [0] $end
$var wire 1 1O wr $end
$var wire 1 2O rd $end
$var wire 1 oN data_out [15] $end
$var wire 1 pN data_out [14] $end
$var wire 1 qN data_out [13] $end
$var wire 1 rN data_out [12] $end
$var wire 1 sN data_out [11] $end
$var wire 1 tN data_out [10] $end
$var wire 1 uN data_out [9] $end
$var wire 1 vN data_out [8] $end
$var wire 1 wN data_out [7] $end
$var wire 1 xN data_out [6] $end
$var wire 1 yN data_out [5] $end
$var wire 1 zN data_out [4] $end
$var wire 1 {N data_out [3] $end
$var wire 1 |N data_out [2] $end
$var wire 1 }N data_out [1] $end
$var wire 1 ~N data_out [0] $end
$var wire 1 8O stall $end
$var wire 1 9N busy [3] $end
$var wire 1 :N busy [2] $end
$var wire 1 ;N busy [1] $end
$var wire 1 <N busy [0] $end
$var wire 1 LN err $end
$var wire 1 dR data0_out [15] $end
$var wire 1 eR data0_out [14] $end
$var wire 1 fR data0_out [13] $end
$var wire 1 gR data0_out [12] $end
$var wire 1 hR data0_out [11] $end
$var wire 1 iR data0_out [10] $end
$var wire 1 jR data0_out [9] $end
$var wire 1 kR data0_out [8] $end
$var wire 1 lR data0_out [7] $end
$var wire 1 mR data0_out [6] $end
$var wire 1 nR data0_out [5] $end
$var wire 1 oR data0_out [4] $end
$var wire 1 pR data0_out [3] $end
$var wire 1 qR data0_out [2] $end
$var wire 1 rR data0_out [1] $end
$var wire 1 sR data0_out [0] $end
$var wire 1 tR data1_out [15] $end
$var wire 1 uR data1_out [14] $end
$var wire 1 vR data1_out [13] $end
$var wire 1 wR data1_out [12] $end
$var wire 1 xR data1_out [11] $end
$var wire 1 yR data1_out [10] $end
$var wire 1 zR data1_out [9] $end
$var wire 1 {R data1_out [8] $end
$var wire 1 |R data1_out [7] $end
$var wire 1 }R data1_out [6] $end
$var wire 1 ~R data1_out [5] $end
$var wire 1 !S data1_out [4] $end
$var wire 1 "S data1_out [3] $end
$var wire 1 #S data1_out [2] $end
$var wire 1 $S data1_out [1] $end
$var wire 1 %S data1_out [0] $end
$var wire 1 &S data2_out [15] $end
$var wire 1 'S data2_out [14] $end
$var wire 1 (S data2_out [13] $end
$var wire 1 )S data2_out [12] $end
$var wire 1 *S data2_out [11] $end
$var wire 1 +S data2_out [10] $end
$var wire 1 ,S data2_out [9] $end
$var wire 1 -S data2_out [8] $end
$var wire 1 .S data2_out [7] $end
$var wire 1 /S data2_out [6] $end
$var wire 1 0S data2_out [5] $end
$var wire 1 1S data2_out [4] $end
$var wire 1 2S data2_out [3] $end
$var wire 1 3S data2_out [2] $end
$var wire 1 4S data2_out [1] $end
$var wire 1 5S data2_out [0] $end
$var wire 1 6S data3_out [15] $end
$var wire 1 7S data3_out [14] $end
$var wire 1 8S data3_out [13] $end
$var wire 1 9S data3_out [12] $end
$var wire 1 :S data3_out [11] $end
$var wire 1 ;S data3_out [10] $end
$var wire 1 <S data3_out [9] $end
$var wire 1 =S data3_out [8] $end
$var wire 1 >S data3_out [7] $end
$var wire 1 ?S data3_out [6] $end
$var wire 1 @S data3_out [5] $end
$var wire 1 AS data3_out [4] $end
$var wire 1 BS data3_out [3] $end
$var wire 1 CS data3_out [2] $end
$var wire 1 DS data3_out [1] $end
$var wire 1 ES data3_out [0] $end
$var wire 1 FS err0 $end
$var wire 1 GS err1 $end
$var wire 1 HS err2 $end
$var wire 1 IS err3 $end
$var wire 1 JS sel0 $end
$var wire 1 KS sel1 $end
$var wire 1 LS sel2 $end
$var wire 1 MS sel3 $end
$var wire 1 NS en [3] $end
$var wire 1 OS en [2] $end
$var wire 1 PS en [1] $end
$var wire 1 QS en [0] $end
$var wire 1 RS bsy0 [3] $end
$var wire 1 SS bsy0 [2] $end
$var wire 1 TS bsy0 [1] $end
$var wire 1 US bsy0 [0] $end
$var wire 1 VS bsy1 [3] $end
$var wire 1 WS bsy1 [2] $end
$var wire 1 XS bsy1 [1] $end
$var wire 1 YS bsy1 [0] $end
$var wire 1 ZS bsy2 [3] $end
$var wire 1 [S bsy2 [2] $end
$var wire 1 \S bsy2 [1] $end
$var wire 1 ]S bsy2 [0] $end

$scope module m0 $end
$var wire 1 dR data_out [15] $end
$var wire 1 eR data_out [14] $end
$var wire 1 fR data_out [13] $end
$var wire 1 gR data_out [12] $end
$var wire 1 hR data_out [11] $end
$var wire 1 iR data_out [10] $end
$var wire 1 jR data_out [9] $end
$var wire 1 kR data_out [8] $end
$var wire 1 lR data_out [7] $end
$var wire 1 mR data_out [6] $end
$var wire 1 nR data_out [5] $end
$var wire 1 oR data_out [4] $end
$var wire 1 pR data_out [3] $end
$var wire 1 qR data_out [2] $end
$var wire 1 rR data_out [1] $end
$var wire 1 sR data_out [0] $end
$var wire 1 FS err $end
$var wire 1 TR data_in [15] $end
$var wire 1 UR data_in [14] $end
$var wire 1 VR data_in [13] $end
$var wire 1 WR data_in [12] $end
$var wire 1 XR data_in [11] $end
$var wire 1 YR data_in [10] $end
$var wire 1 ZR data_in [9] $end
$var wire 1 [R data_in [8] $end
$var wire 1 \R data_in [7] $end
$var wire 1 ]R data_in [6] $end
$var wire 1 ^R data_in [5] $end
$var wire 1 _R data_in [4] $end
$var wire 1 `R data_in [3] $end
$var wire 1 aR data_in [2] $end
$var wire 1 bR data_in [1] $end
$var wire 1 cR data_in [0] $end
$var wire 1 !O addr [12] $end
$var wire 1 "O addr [11] $end
$var wire 1 #O addr [10] $end
$var wire 1 $O addr [9] $end
$var wire 1 %O addr [8] $end
$var wire 1 &O addr [7] $end
$var wire 1 'O addr [6] $end
$var wire 1 (O addr [5] $end
$var wire 1 )O addr [4] $end
$var wire 1 *O addr [3] $end
$var wire 1 +O addr [2] $end
$var wire 1 ,O addr [1] $end
$var wire 1 -O addr [0] $end
$var wire 1 1O wr $end
$var wire 1 2O rd $end
$var wire 1 QS enable $end
$var wire 1 w& create_dump $end
$var wire 1 ^S bank_id [1] $end
$var wire 1 _S bank_id [0] $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 `S loaded $end
$var reg 16 aS largest [15:0] $end
$var wire 1 bS addr_1c [13] $end
$var wire 1 cS addr_1c [12] $end
$var wire 1 dS addr_1c [11] $end
$var wire 1 eS addr_1c [10] $end
$var wire 1 fS addr_1c [9] $end
$var wire 1 gS addr_1c [8] $end
$var wire 1 hS addr_1c [7] $end
$var wire 1 iS addr_1c [6] $end
$var wire 1 jS addr_1c [5] $end
$var wire 1 kS addr_1c [4] $end
$var wire 1 lS addr_1c [3] $end
$var wire 1 mS addr_1c [2] $end
$var wire 1 nS addr_1c [1] $end
$var wire 1 oS addr_1c [0] $end
$var wire 1 pS data_in_1c [15] $end
$var wire 1 qS data_in_1c [14] $end
$var wire 1 rS data_in_1c [13] $end
$var wire 1 sS data_in_1c [12] $end
$var wire 1 tS data_in_1c [11] $end
$var wire 1 uS data_in_1c [10] $end
$var wire 1 vS data_in_1c [9] $end
$var wire 1 wS data_in_1c [8] $end
$var wire 1 xS data_in_1c [7] $end
$var wire 1 yS data_in_1c [6] $end
$var wire 1 zS data_in_1c [5] $end
$var wire 1 {S data_in_1c [4] $end
$var wire 1 |S data_in_1c [3] $end
$var wire 1 }S data_in_1c [2] $end
$var wire 1 ~S data_in_1c [1] $end
$var wire 1 !T data_in_1c [0] $end
$var wire 1 "T rd0 $end
$var wire 1 #T rd1 $end
$var wire 1 $T rd2 $end
$var wire 1 %T rd3 $end
$var wire 1 &T wr0 $end
$var wire 1 'T wr1 $end
$var wire 1 (T wr2 $end
$var wire 1 )T wr3 $end
$var wire 1 *T busy $end
$var integer 32 +T mcd $end
$var integer 32 ,T largeout $end
$var integer 32 -T i $end
$var wire 1 .T data_out_1c [15] $end
$var wire 1 /T data_out_1c [14] $end
$var wire 1 0T data_out_1c [13] $end
$var wire 1 1T data_out_1c [12] $end
$var wire 1 2T data_out_1c [11] $end
$var wire 1 3T data_out_1c [10] $end
$var wire 1 4T data_out_1c [9] $end
$var wire 1 5T data_out_1c [8] $end
$var wire 1 6T data_out_1c [7] $end
$var wire 1 7T data_out_1c [6] $end
$var wire 1 8T data_out_1c [5] $end
$var wire 1 9T data_out_1c [4] $end
$var wire 1 :T data_out_1c [3] $end
$var wire 1 ;T data_out_1c [2] $end
$var wire 1 <T data_out_1c [1] $end
$var wire 1 =T data_out_1c [0] $end

$scope module ff0 $end
$var wire 1 #T q $end
$var wire 1 "T d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 >T state $end
$upscope $end

$scope module ff1 $end
$var wire 1 'T q $end
$var wire 1 &T d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ?T state $end
$upscope $end

$scope module ff2 $end
$var wire 1 $T q $end
$var wire 1 #T d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 @T state $end
$upscope $end

$scope module ff3 $end
$var wire 1 (T q $end
$var wire 1 'T d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 AT state $end
$upscope $end

$scope module ff4 $end
$var wire 1 %T q $end
$var wire 1 $T d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 BT state $end
$upscope $end

$scope module ff5 $end
$var wire 1 )T q $end
$var wire 1 (T d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 CT state $end
$upscope $end

$scope module reg0[12] $end
$var wire 1 cS q $end
$var wire 1 !O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 DT state $end
$upscope $end

$scope module reg0[11] $end
$var wire 1 dS q $end
$var wire 1 "O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ET state $end
$upscope $end

$scope module reg0[10] $end
$var wire 1 eS q $end
$var wire 1 #O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 FT state $end
$upscope $end

$scope module reg0[9] $end
$var wire 1 fS q $end
$var wire 1 $O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 GT state $end
$upscope $end

$scope module reg0[8] $end
$var wire 1 gS q $end
$var wire 1 %O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 HT state $end
$upscope $end

$scope module reg0[7] $end
$var wire 1 hS q $end
$var wire 1 &O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 IT state $end
$upscope $end

$scope module reg0[6] $end
$var wire 1 iS q $end
$var wire 1 'O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 JT state $end
$upscope $end

$scope module reg0[5] $end
$var wire 1 jS q $end
$var wire 1 (O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 KT state $end
$upscope $end

$scope module reg0[4] $end
$var wire 1 kS q $end
$var wire 1 )O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 LT state $end
$upscope $end

$scope module reg0[3] $end
$var wire 1 lS q $end
$var wire 1 *O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 MT state $end
$upscope $end

$scope module reg0[2] $end
$var wire 1 mS q $end
$var wire 1 +O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 NT state $end
$upscope $end

$scope module reg0[1] $end
$var wire 1 nS q $end
$var wire 1 ,O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 OT state $end
$upscope $end

$scope module reg0[0] $end
$var wire 1 oS q $end
$var wire 1 -O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 PT state $end
$upscope $end

$scope module reg1[15] $end
$var wire 1 pS q $end
$var wire 1 TR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 QT state $end
$upscope $end

$scope module reg1[14] $end
$var wire 1 qS q $end
$var wire 1 UR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 RT state $end
$upscope $end

$scope module reg1[13] $end
$var wire 1 rS q $end
$var wire 1 VR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ST state $end
$upscope $end

$scope module reg1[12] $end
$var wire 1 sS q $end
$var wire 1 WR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 TT state $end
$upscope $end

$scope module reg1[11] $end
$var wire 1 tS q $end
$var wire 1 XR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 UT state $end
$upscope $end

$scope module reg1[10] $end
$var wire 1 uS q $end
$var wire 1 YR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 VT state $end
$upscope $end

$scope module reg1[9] $end
$var wire 1 vS q $end
$var wire 1 ZR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 WT state $end
$upscope $end

$scope module reg1[8] $end
$var wire 1 wS q $end
$var wire 1 [R d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 XT state $end
$upscope $end

$scope module reg1[7] $end
$var wire 1 xS q $end
$var wire 1 \R d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 YT state $end
$upscope $end

$scope module reg1[6] $end
$var wire 1 yS q $end
$var wire 1 ]R d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ZT state $end
$upscope $end

$scope module reg1[5] $end
$var wire 1 zS q $end
$var wire 1 ^R d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 [T state $end
$upscope $end

$scope module reg1[4] $end
$var wire 1 {S q $end
$var wire 1 _R d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 \T state $end
$upscope $end

$scope module reg1[3] $end
$var wire 1 |S q $end
$var wire 1 `R d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ]T state $end
$upscope $end

$scope module reg1[2] $end
$var wire 1 }S q $end
$var wire 1 aR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ^T state $end
$upscope $end

$scope module reg1[1] $end
$var wire 1 ~S q $end
$var wire 1 bR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 _T state $end
$upscope $end

$scope module reg1[0] $end
$var wire 1 !T q $end
$var wire 1 cR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 `T state $end
$upscope $end

$scope module reg2[15] $end
$var wire 1 dR q $end
$var wire 1 .T d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 aT state $end
$upscope $end

$scope module reg2[14] $end
$var wire 1 eR q $end
$var wire 1 /T d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 bT state $end
$upscope $end

$scope module reg2[13] $end
$var wire 1 fR q $end
$var wire 1 0T d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 cT state $end
$upscope $end

$scope module reg2[12] $end
$var wire 1 gR q $end
$var wire 1 1T d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 dT state $end
$upscope $end

$scope module reg2[11] $end
$var wire 1 hR q $end
$var wire 1 2T d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 eT state $end
$upscope $end

$scope module reg2[10] $end
$var wire 1 iR q $end
$var wire 1 3T d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 fT state $end
$upscope $end

$scope module reg2[9] $end
$var wire 1 jR q $end
$var wire 1 4T d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 gT state $end
$upscope $end

$scope module reg2[8] $end
$var wire 1 kR q $end
$var wire 1 5T d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 hT state $end
$upscope $end

$scope module reg2[7] $end
$var wire 1 lR q $end
$var wire 1 6T d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 iT state $end
$upscope $end

$scope module reg2[6] $end
$var wire 1 mR q $end
$var wire 1 7T d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 jT state $end
$upscope $end

$scope module reg2[5] $end
$var wire 1 nR q $end
$var wire 1 8T d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 kT state $end
$upscope $end

$scope module reg2[4] $end
$var wire 1 oR q $end
$var wire 1 9T d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 lT state $end
$upscope $end

$scope module reg2[3] $end
$var wire 1 pR q $end
$var wire 1 :T d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 mT state $end
$upscope $end

$scope module reg2[2] $end
$var wire 1 qR q $end
$var wire 1 ;T d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 nT state $end
$upscope $end

$scope module reg2[1] $end
$var wire 1 rR q $end
$var wire 1 <T d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 oT state $end
$upscope $end

$scope module reg2[0] $end
$var wire 1 sR q $end
$var wire 1 =T d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 pT state $end
$upscope $end
$upscope $end

$scope module m1 $end
$var wire 1 tR data_out [15] $end
$var wire 1 uR data_out [14] $end
$var wire 1 vR data_out [13] $end
$var wire 1 wR data_out [12] $end
$var wire 1 xR data_out [11] $end
$var wire 1 yR data_out [10] $end
$var wire 1 zR data_out [9] $end
$var wire 1 {R data_out [8] $end
$var wire 1 |R data_out [7] $end
$var wire 1 }R data_out [6] $end
$var wire 1 ~R data_out [5] $end
$var wire 1 !S data_out [4] $end
$var wire 1 "S data_out [3] $end
$var wire 1 #S data_out [2] $end
$var wire 1 $S data_out [1] $end
$var wire 1 %S data_out [0] $end
$var wire 1 GS err $end
$var wire 1 TR data_in [15] $end
$var wire 1 UR data_in [14] $end
$var wire 1 VR data_in [13] $end
$var wire 1 WR data_in [12] $end
$var wire 1 XR data_in [11] $end
$var wire 1 YR data_in [10] $end
$var wire 1 ZR data_in [9] $end
$var wire 1 [R data_in [8] $end
$var wire 1 \R data_in [7] $end
$var wire 1 ]R data_in [6] $end
$var wire 1 ^R data_in [5] $end
$var wire 1 _R data_in [4] $end
$var wire 1 `R data_in [3] $end
$var wire 1 aR data_in [2] $end
$var wire 1 bR data_in [1] $end
$var wire 1 cR data_in [0] $end
$var wire 1 !O addr [12] $end
$var wire 1 "O addr [11] $end
$var wire 1 #O addr [10] $end
$var wire 1 $O addr [9] $end
$var wire 1 %O addr [8] $end
$var wire 1 &O addr [7] $end
$var wire 1 'O addr [6] $end
$var wire 1 (O addr [5] $end
$var wire 1 )O addr [4] $end
$var wire 1 *O addr [3] $end
$var wire 1 +O addr [2] $end
$var wire 1 ,O addr [1] $end
$var wire 1 -O addr [0] $end
$var wire 1 1O wr $end
$var wire 1 2O rd $end
$var wire 1 PS enable $end
$var wire 1 w& create_dump $end
$var wire 1 qT bank_id [1] $end
$var wire 1 rT bank_id [0] $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 sT loaded $end
$var reg 16 tT largest [15:0] $end
$var wire 1 uT addr_1c [13] $end
$var wire 1 vT addr_1c [12] $end
$var wire 1 wT addr_1c [11] $end
$var wire 1 xT addr_1c [10] $end
$var wire 1 yT addr_1c [9] $end
$var wire 1 zT addr_1c [8] $end
$var wire 1 {T addr_1c [7] $end
$var wire 1 |T addr_1c [6] $end
$var wire 1 }T addr_1c [5] $end
$var wire 1 ~T addr_1c [4] $end
$var wire 1 !U addr_1c [3] $end
$var wire 1 "U addr_1c [2] $end
$var wire 1 #U addr_1c [1] $end
$var wire 1 $U addr_1c [0] $end
$var wire 1 %U data_in_1c [15] $end
$var wire 1 &U data_in_1c [14] $end
$var wire 1 'U data_in_1c [13] $end
$var wire 1 (U data_in_1c [12] $end
$var wire 1 )U data_in_1c [11] $end
$var wire 1 *U data_in_1c [10] $end
$var wire 1 +U data_in_1c [9] $end
$var wire 1 ,U data_in_1c [8] $end
$var wire 1 -U data_in_1c [7] $end
$var wire 1 .U data_in_1c [6] $end
$var wire 1 /U data_in_1c [5] $end
$var wire 1 0U data_in_1c [4] $end
$var wire 1 1U data_in_1c [3] $end
$var wire 1 2U data_in_1c [2] $end
$var wire 1 3U data_in_1c [1] $end
$var wire 1 4U data_in_1c [0] $end
$var wire 1 5U rd0 $end
$var wire 1 6U rd1 $end
$var wire 1 7U rd2 $end
$var wire 1 8U rd3 $end
$var wire 1 9U wr0 $end
$var wire 1 :U wr1 $end
$var wire 1 ;U wr2 $end
$var wire 1 <U wr3 $end
$var wire 1 =U busy $end
$var integer 32 >U mcd $end
$var integer 32 ?U largeout $end
$var integer 32 @U i $end
$var wire 1 AU data_out_1c [15] $end
$var wire 1 BU data_out_1c [14] $end
$var wire 1 CU data_out_1c [13] $end
$var wire 1 DU data_out_1c [12] $end
$var wire 1 EU data_out_1c [11] $end
$var wire 1 FU data_out_1c [10] $end
$var wire 1 GU data_out_1c [9] $end
$var wire 1 HU data_out_1c [8] $end
$var wire 1 IU data_out_1c [7] $end
$var wire 1 JU data_out_1c [6] $end
$var wire 1 KU data_out_1c [5] $end
$var wire 1 LU data_out_1c [4] $end
$var wire 1 MU data_out_1c [3] $end
$var wire 1 NU data_out_1c [2] $end
$var wire 1 OU data_out_1c [1] $end
$var wire 1 PU data_out_1c [0] $end

$scope module ff0 $end
$var wire 1 6U q $end
$var wire 1 5U d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 QU state $end
$upscope $end

$scope module ff1 $end
$var wire 1 :U q $end
$var wire 1 9U d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 RU state $end
$upscope $end

$scope module ff2 $end
$var wire 1 7U q $end
$var wire 1 6U d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 SU state $end
$upscope $end

$scope module ff3 $end
$var wire 1 ;U q $end
$var wire 1 :U d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 TU state $end
$upscope $end

$scope module ff4 $end
$var wire 1 8U q $end
$var wire 1 7U d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 UU state $end
$upscope $end

$scope module ff5 $end
$var wire 1 <U q $end
$var wire 1 ;U d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 VU state $end
$upscope $end

$scope module reg0[12] $end
$var wire 1 vT q $end
$var wire 1 !O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 WU state $end
$upscope $end

$scope module reg0[11] $end
$var wire 1 wT q $end
$var wire 1 "O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 XU state $end
$upscope $end

$scope module reg0[10] $end
$var wire 1 xT q $end
$var wire 1 #O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 YU state $end
$upscope $end

$scope module reg0[9] $end
$var wire 1 yT q $end
$var wire 1 $O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ZU state $end
$upscope $end

$scope module reg0[8] $end
$var wire 1 zT q $end
$var wire 1 %O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 [U state $end
$upscope $end

$scope module reg0[7] $end
$var wire 1 {T q $end
$var wire 1 &O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 \U state $end
$upscope $end

$scope module reg0[6] $end
$var wire 1 |T q $end
$var wire 1 'O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ]U state $end
$upscope $end

$scope module reg0[5] $end
$var wire 1 }T q $end
$var wire 1 (O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ^U state $end
$upscope $end

$scope module reg0[4] $end
$var wire 1 ~T q $end
$var wire 1 )O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 _U state $end
$upscope $end

$scope module reg0[3] $end
$var wire 1 !U q $end
$var wire 1 *O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 `U state $end
$upscope $end

$scope module reg0[2] $end
$var wire 1 "U q $end
$var wire 1 +O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 aU state $end
$upscope $end

$scope module reg0[1] $end
$var wire 1 #U q $end
$var wire 1 ,O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 bU state $end
$upscope $end

$scope module reg0[0] $end
$var wire 1 $U q $end
$var wire 1 -O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 cU state $end
$upscope $end

$scope module reg1[15] $end
$var wire 1 %U q $end
$var wire 1 TR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 dU state $end
$upscope $end

$scope module reg1[14] $end
$var wire 1 &U q $end
$var wire 1 UR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 eU state $end
$upscope $end

$scope module reg1[13] $end
$var wire 1 'U q $end
$var wire 1 VR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 fU state $end
$upscope $end

$scope module reg1[12] $end
$var wire 1 (U q $end
$var wire 1 WR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 gU state $end
$upscope $end

$scope module reg1[11] $end
$var wire 1 )U q $end
$var wire 1 XR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 hU state $end
$upscope $end

$scope module reg1[10] $end
$var wire 1 *U q $end
$var wire 1 YR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 iU state $end
$upscope $end

$scope module reg1[9] $end
$var wire 1 +U q $end
$var wire 1 ZR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 jU state $end
$upscope $end

$scope module reg1[8] $end
$var wire 1 ,U q $end
$var wire 1 [R d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 kU state $end
$upscope $end

$scope module reg1[7] $end
$var wire 1 -U q $end
$var wire 1 \R d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 lU state $end
$upscope $end

$scope module reg1[6] $end
$var wire 1 .U q $end
$var wire 1 ]R d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 mU state $end
$upscope $end

$scope module reg1[5] $end
$var wire 1 /U q $end
$var wire 1 ^R d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 nU state $end
$upscope $end

$scope module reg1[4] $end
$var wire 1 0U q $end
$var wire 1 _R d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 oU state $end
$upscope $end

$scope module reg1[3] $end
$var wire 1 1U q $end
$var wire 1 `R d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 pU state $end
$upscope $end

$scope module reg1[2] $end
$var wire 1 2U q $end
$var wire 1 aR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 qU state $end
$upscope $end

$scope module reg1[1] $end
$var wire 1 3U q $end
$var wire 1 bR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 rU state $end
$upscope $end

$scope module reg1[0] $end
$var wire 1 4U q $end
$var wire 1 cR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 sU state $end
$upscope $end

$scope module reg2[15] $end
$var wire 1 tR q $end
$var wire 1 AU d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 tU state $end
$upscope $end

$scope module reg2[14] $end
$var wire 1 uR q $end
$var wire 1 BU d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 uU state $end
$upscope $end

$scope module reg2[13] $end
$var wire 1 vR q $end
$var wire 1 CU d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 vU state $end
$upscope $end

$scope module reg2[12] $end
$var wire 1 wR q $end
$var wire 1 DU d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 wU state $end
$upscope $end

$scope module reg2[11] $end
$var wire 1 xR q $end
$var wire 1 EU d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 xU state $end
$upscope $end

$scope module reg2[10] $end
$var wire 1 yR q $end
$var wire 1 FU d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 yU state $end
$upscope $end

$scope module reg2[9] $end
$var wire 1 zR q $end
$var wire 1 GU d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 zU state $end
$upscope $end

$scope module reg2[8] $end
$var wire 1 {R q $end
$var wire 1 HU d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 {U state $end
$upscope $end

$scope module reg2[7] $end
$var wire 1 |R q $end
$var wire 1 IU d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 |U state $end
$upscope $end

$scope module reg2[6] $end
$var wire 1 }R q $end
$var wire 1 JU d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 }U state $end
$upscope $end

$scope module reg2[5] $end
$var wire 1 ~R q $end
$var wire 1 KU d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ~U state $end
$upscope $end

$scope module reg2[4] $end
$var wire 1 !S q $end
$var wire 1 LU d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 !V state $end
$upscope $end

$scope module reg2[3] $end
$var wire 1 "S q $end
$var wire 1 MU d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 "V state $end
$upscope $end

$scope module reg2[2] $end
$var wire 1 #S q $end
$var wire 1 NU d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 #V state $end
$upscope $end

$scope module reg2[1] $end
$var wire 1 $S q $end
$var wire 1 OU d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 $V state $end
$upscope $end

$scope module reg2[0] $end
$var wire 1 %S q $end
$var wire 1 PU d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 %V state $end
$upscope $end
$upscope $end

$scope module m2 $end
$var wire 1 &S data_out [15] $end
$var wire 1 'S data_out [14] $end
$var wire 1 (S data_out [13] $end
$var wire 1 )S data_out [12] $end
$var wire 1 *S data_out [11] $end
$var wire 1 +S data_out [10] $end
$var wire 1 ,S data_out [9] $end
$var wire 1 -S data_out [8] $end
$var wire 1 .S data_out [7] $end
$var wire 1 /S data_out [6] $end
$var wire 1 0S data_out [5] $end
$var wire 1 1S data_out [4] $end
$var wire 1 2S data_out [3] $end
$var wire 1 3S data_out [2] $end
$var wire 1 4S data_out [1] $end
$var wire 1 5S data_out [0] $end
$var wire 1 HS err $end
$var wire 1 TR data_in [15] $end
$var wire 1 UR data_in [14] $end
$var wire 1 VR data_in [13] $end
$var wire 1 WR data_in [12] $end
$var wire 1 XR data_in [11] $end
$var wire 1 YR data_in [10] $end
$var wire 1 ZR data_in [9] $end
$var wire 1 [R data_in [8] $end
$var wire 1 \R data_in [7] $end
$var wire 1 ]R data_in [6] $end
$var wire 1 ^R data_in [5] $end
$var wire 1 _R data_in [4] $end
$var wire 1 `R data_in [3] $end
$var wire 1 aR data_in [2] $end
$var wire 1 bR data_in [1] $end
$var wire 1 cR data_in [0] $end
$var wire 1 !O addr [12] $end
$var wire 1 "O addr [11] $end
$var wire 1 #O addr [10] $end
$var wire 1 $O addr [9] $end
$var wire 1 %O addr [8] $end
$var wire 1 &O addr [7] $end
$var wire 1 'O addr [6] $end
$var wire 1 (O addr [5] $end
$var wire 1 )O addr [4] $end
$var wire 1 *O addr [3] $end
$var wire 1 +O addr [2] $end
$var wire 1 ,O addr [1] $end
$var wire 1 -O addr [0] $end
$var wire 1 1O wr $end
$var wire 1 2O rd $end
$var wire 1 OS enable $end
$var wire 1 w& create_dump $end
$var wire 1 &V bank_id [1] $end
$var wire 1 'V bank_id [0] $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 (V loaded $end
$var reg 16 )V largest [15:0] $end
$var wire 1 *V addr_1c [13] $end
$var wire 1 +V addr_1c [12] $end
$var wire 1 ,V addr_1c [11] $end
$var wire 1 -V addr_1c [10] $end
$var wire 1 .V addr_1c [9] $end
$var wire 1 /V addr_1c [8] $end
$var wire 1 0V addr_1c [7] $end
$var wire 1 1V addr_1c [6] $end
$var wire 1 2V addr_1c [5] $end
$var wire 1 3V addr_1c [4] $end
$var wire 1 4V addr_1c [3] $end
$var wire 1 5V addr_1c [2] $end
$var wire 1 6V addr_1c [1] $end
$var wire 1 7V addr_1c [0] $end
$var wire 1 8V data_in_1c [15] $end
$var wire 1 9V data_in_1c [14] $end
$var wire 1 :V data_in_1c [13] $end
$var wire 1 ;V data_in_1c [12] $end
$var wire 1 <V data_in_1c [11] $end
$var wire 1 =V data_in_1c [10] $end
$var wire 1 >V data_in_1c [9] $end
$var wire 1 ?V data_in_1c [8] $end
$var wire 1 @V data_in_1c [7] $end
$var wire 1 AV data_in_1c [6] $end
$var wire 1 BV data_in_1c [5] $end
$var wire 1 CV data_in_1c [4] $end
$var wire 1 DV data_in_1c [3] $end
$var wire 1 EV data_in_1c [2] $end
$var wire 1 FV data_in_1c [1] $end
$var wire 1 GV data_in_1c [0] $end
$var wire 1 HV rd0 $end
$var wire 1 IV rd1 $end
$var wire 1 JV rd2 $end
$var wire 1 KV rd3 $end
$var wire 1 LV wr0 $end
$var wire 1 MV wr1 $end
$var wire 1 NV wr2 $end
$var wire 1 OV wr3 $end
$var wire 1 PV busy $end
$var integer 32 QV mcd $end
$var integer 32 RV largeout $end
$var integer 32 SV i $end
$var wire 1 TV data_out_1c [15] $end
$var wire 1 UV data_out_1c [14] $end
$var wire 1 VV data_out_1c [13] $end
$var wire 1 WV data_out_1c [12] $end
$var wire 1 XV data_out_1c [11] $end
$var wire 1 YV data_out_1c [10] $end
$var wire 1 ZV data_out_1c [9] $end
$var wire 1 [V data_out_1c [8] $end
$var wire 1 \V data_out_1c [7] $end
$var wire 1 ]V data_out_1c [6] $end
$var wire 1 ^V data_out_1c [5] $end
$var wire 1 _V data_out_1c [4] $end
$var wire 1 `V data_out_1c [3] $end
$var wire 1 aV data_out_1c [2] $end
$var wire 1 bV data_out_1c [1] $end
$var wire 1 cV data_out_1c [0] $end

$scope module ff0 $end
$var wire 1 IV q $end
$var wire 1 HV d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 dV state $end
$upscope $end

$scope module ff1 $end
$var wire 1 MV q $end
$var wire 1 LV d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 eV state $end
$upscope $end

$scope module ff2 $end
$var wire 1 JV q $end
$var wire 1 IV d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 fV state $end
$upscope $end

$scope module ff3 $end
$var wire 1 NV q $end
$var wire 1 MV d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 gV state $end
$upscope $end

$scope module ff4 $end
$var wire 1 KV q $end
$var wire 1 JV d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 hV state $end
$upscope $end

$scope module ff5 $end
$var wire 1 OV q $end
$var wire 1 NV d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 iV state $end
$upscope $end

$scope module reg0[12] $end
$var wire 1 +V q $end
$var wire 1 !O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 jV state $end
$upscope $end

$scope module reg0[11] $end
$var wire 1 ,V q $end
$var wire 1 "O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 kV state $end
$upscope $end

$scope module reg0[10] $end
$var wire 1 -V q $end
$var wire 1 #O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 lV state $end
$upscope $end

$scope module reg0[9] $end
$var wire 1 .V q $end
$var wire 1 $O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 mV state $end
$upscope $end

$scope module reg0[8] $end
$var wire 1 /V q $end
$var wire 1 %O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 nV state $end
$upscope $end

$scope module reg0[7] $end
$var wire 1 0V q $end
$var wire 1 &O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 oV state $end
$upscope $end

$scope module reg0[6] $end
$var wire 1 1V q $end
$var wire 1 'O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 pV state $end
$upscope $end

$scope module reg0[5] $end
$var wire 1 2V q $end
$var wire 1 (O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 qV state $end
$upscope $end

$scope module reg0[4] $end
$var wire 1 3V q $end
$var wire 1 )O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 rV state $end
$upscope $end

$scope module reg0[3] $end
$var wire 1 4V q $end
$var wire 1 *O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 sV state $end
$upscope $end

$scope module reg0[2] $end
$var wire 1 5V q $end
$var wire 1 +O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 tV state $end
$upscope $end

$scope module reg0[1] $end
$var wire 1 6V q $end
$var wire 1 ,O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 uV state $end
$upscope $end

$scope module reg0[0] $end
$var wire 1 7V q $end
$var wire 1 -O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 vV state $end
$upscope $end

$scope module reg1[15] $end
$var wire 1 8V q $end
$var wire 1 TR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 wV state $end
$upscope $end

$scope module reg1[14] $end
$var wire 1 9V q $end
$var wire 1 UR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 xV state $end
$upscope $end

$scope module reg1[13] $end
$var wire 1 :V q $end
$var wire 1 VR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 yV state $end
$upscope $end

$scope module reg1[12] $end
$var wire 1 ;V q $end
$var wire 1 WR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 zV state $end
$upscope $end

$scope module reg1[11] $end
$var wire 1 <V q $end
$var wire 1 XR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 {V state $end
$upscope $end

$scope module reg1[10] $end
$var wire 1 =V q $end
$var wire 1 YR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 |V state $end
$upscope $end

$scope module reg1[9] $end
$var wire 1 >V q $end
$var wire 1 ZR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 }V state $end
$upscope $end

$scope module reg1[8] $end
$var wire 1 ?V q $end
$var wire 1 [R d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ~V state $end
$upscope $end

$scope module reg1[7] $end
$var wire 1 @V q $end
$var wire 1 \R d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 !W state $end
$upscope $end

$scope module reg1[6] $end
$var wire 1 AV q $end
$var wire 1 ]R d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 "W state $end
$upscope $end

$scope module reg1[5] $end
$var wire 1 BV q $end
$var wire 1 ^R d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 #W state $end
$upscope $end

$scope module reg1[4] $end
$var wire 1 CV q $end
$var wire 1 _R d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 $W state $end
$upscope $end

$scope module reg1[3] $end
$var wire 1 DV q $end
$var wire 1 `R d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 %W state $end
$upscope $end

$scope module reg1[2] $end
$var wire 1 EV q $end
$var wire 1 aR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 &W state $end
$upscope $end

$scope module reg1[1] $end
$var wire 1 FV q $end
$var wire 1 bR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 'W state $end
$upscope $end

$scope module reg1[0] $end
$var wire 1 GV q $end
$var wire 1 cR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 (W state $end
$upscope $end

$scope module reg2[15] $end
$var wire 1 &S q $end
$var wire 1 TV d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 )W state $end
$upscope $end

$scope module reg2[14] $end
$var wire 1 'S q $end
$var wire 1 UV d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 *W state $end
$upscope $end

$scope module reg2[13] $end
$var wire 1 (S q $end
$var wire 1 VV d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 +W state $end
$upscope $end

$scope module reg2[12] $end
$var wire 1 )S q $end
$var wire 1 WV d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ,W state $end
$upscope $end

$scope module reg2[11] $end
$var wire 1 *S q $end
$var wire 1 XV d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 -W state $end
$upscope $end

$scope module reg2[10] $end
$var wire 1 +S q $end
$var wire 1 YV d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 .W state $end
$upscope $end

$scope module reg2[9] $end
$var wire 1 ,S q $end
$var wire 1 ZV d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 /W state $end
$upscope $end

$scope module reg2[8] $end
$var wire 1 -S q $end
$var wire 1 [V d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 0W state $end
$upscope $end

$scope module reg2[7] $end
$var wire 1 .S q $end
$var wire 1 \V d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 1W state $end
$upscope $end

$scope module reg2[6] $end
$var wire 1 /S q $end
$var wire 1 ]V d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 2W state $end
$upscope $end

$scope module reg2[5] $end
$var wire 1 0S q $end
$var wire 1 ^V d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 3W state $end
$upscope $end

$scope module reg2[4] $end
$var wire 1 1S q $end
$var wire 1 _V d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 4W state $end
$upscope $end

$scope module reg2[3] $end
$var wire 1 2S q $end
$var wire 1 `V d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 5W state $end
$upscope $end

$scope module reg2[2] $end
$var wire 1 3S q $end
$var wire 1 aV d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 6W state $end
$upscope $end

$scope module reg2[1] $end
$var wire 1 4S q $end
$var wire 1 bV d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 7W state $end
$upscope $end

$scope module reg2[0] $end
$var wire 1 5S q $end
$var wire 1 cV d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 8W state $end
$upscope $end
$upscope $end

$scope module m3 $end
$var wire 1 6S data_out [15] $end
$var wire 1 7S data_out [14] $end
$var wire 1 8S data_out [13] $end
$var wire 1 9S data_out [12] $end
$var wire 1 :S data_out [11] $end
$var wire 1 ;S data_out [10] $end
$var wire 1 <S data_out [9] $end
$var wire 1 =S data_out [8] $end
$var wire 1 >S data_out [7] $end
$var wire 1 ?S data_out [6] $end
$var wire 1 @S data_out [5] $end
$var wire 1 AS data_out [4] $end
$var wire 1 BS data_out [3] $end
$var wire 1 CS data_out [2] $end
$var wire 1 DS data_out [1] $end
$var wire 1 ES data_out [0] $end
$var wire 1 IS err $end
$var wire 1 TR data_in [15] $end
$var wire 1 UR data_in [14] $end
$var wire 1 VR data_in [13] $end
$var wire 1 WR data_in [12] $end
$var wire 1 XR data_in [11] $end
$var wire 1 YR data_in [10] $end
$var wire 1 ZR data_in [9] $end
$var wire 1 [R data_in [8] $end
$var wire 1 \R data_in [7] $end
$var wire 1 ]R data_in [6] $end
$var wire 1 ^R data_in [5] $end
$var wire 1 _R data_in [4] $end
$var wire 1 `R data_in [3] $end
$var wire 1 aR data_in [2] $end
$var wire 1 bR data_in [1] $end
$var wire 1 cR data_in [0] $end
$var wire 1 !O addr [12] $end
$var wire 1 "O addr [11] $end
$var wire 1 #O addr [10] $end
$var wire 1 $O addr [9] $end
$var wire 1 %O addr [8] $end
$var wire 1 &O addr [7] $end
$var wire 1 'O addr [6] $end
$var wire 1 (O addr [5] $end
$var wire 1 )O addr [4] $end
$var wire 1 *O addr [3] $end
$var wire 1 +O addr [2] $end
$var wire 1 ,O addr [1] $end
$var wire 1 -O addr [0] $end
$var wire 1 1O wr $end
$var wire 1 2O rd $end
$var wire 1 NS enable $end
$var wire 1 w& create_dump $end
$var wire 1 9W bank_id [1] $end
$var wire 1 :W bank_id [0] $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ;W loaded $end
$var reg 16 <W largest [15:0] $end
$var wire 1 =W addr_1c [13] $end
$var wire 1 >W addr_1c [12] $end
$var wire 1 ?W addr_1c [11] $end
$var wire 1 @W addr_1c [10] $end
$var wire 1 AW addr_1c [9] $end
$var wire 1 BW addr_1c [8] $end
$var wire 1 CW addr_1c [7] $end
$var wire 1 DW addr_1c [6] $end
$var wire 1 EW addr_1c [5] $end
$var wire 1 FW addr_1c [4] $end
$var wire 1 GW addr_1c [3] $end
$var wire 1 HW addr_1c [2] $end
$var wire 1 IW addr_1c [1] $end
$var wire 1 JW addr_1c [0] $end
$var wire 1 KW data_in_1c [15] $end
$var wire 1 LW data_in_1c [14] $end
$var wire 1 MW data_in_1c [13] $end
$var wire 1 NW data_in_1c [12] $end
$var wire 1 OW data_in_1c [11] $end
$var wire 1 PW data_in_1c [10] $end
$var wire 1 QW data_in_1c [9] $end
$var wire 1 RW data_in_1c [8] $end
$var wire 1 SW data_in_1c [7] $end
$var wire 1 TW data_in_1c [6] $end
$var wire 1 UW data_in_1c [5] $end
$var wire 1 VW data_in_1c [4] $end
$var wire 1 WW data_in_1c [3] $end
$var wire 1 XW data_in_1c [2] $end
$var wire 1 YW data_in_1c [1] $end
$var wire 1 ZW data_in_1c [0] $end
$var wire 1 [W rd0 $end
$var wire 1 \W rd1 $end
$var wire 1 ]W rd2 $end
$var wire 1 ^W rd3 $end
$var wire 1 _W wr0 $end
$var wire 1 `W wr1 $end
$var wire 1 aW wr2 $end
$var wire 1 bW wr3 $end
$var wire 1 cW busy $end
$var integer 32 dW mcd $end
$var integer 32 eW largeout $end
$var integer 32 fW i $end
$var wire 1 gW data_out_1c [15] $end
$var wire 1 hW data_out_1c [14] $end
$var wire 1 iW data_out_1c [13] $end
$var wire 1 jW data_out_1c [12] $end
$var wire 1 kW data_out_1c [11] $end
$var wire 1 lW data_out_1c [10] $end
$var wire 1 mW data_out_1c [9] $end
$var wire 1 nW data_out_1c [8] $end
$var wire 1 oW data_out_1c [7] $end
$var wire 1 pW data_out_1c [6] $end
$var wire 1 qW data_out_1c [5] $end
$var wire 1 rW data_out_1c [4] $end
$var wire 1 sW data_out_1c [3] $end
$var wire 1 tW data_out_1c [2] $end
$var wire 1 uW data_out_1c [1] $end
$var wire 1 vW data_out_1c [0] $end

$scope module ff0 $end
$var wire 1 \W q $end
$var wire 1 [W d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 wW state $end
$upscope $end

$scope module ff1 $end
$var wire 1 `W q $end
$var wire 1 _W d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 xW state $end
$upscope $end

$scope module ff2 $end
$var wire 1 ]W q $end
$var wire 1 \W d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 yW state $end
$upscope $end

$scope module ff3 $end
$var wire 1 aW q $end
$var wire 1 `W d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 zW state $end
$upscope $end

$scope module ff4 $end
$var wire 1 ^W q $end
$var wire 1 ]W d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 {W state $end
$upscope $end

$scope module ff5 $end
$var wire 1 bW q $end
$var wire 1 aW d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 |W state $end
$upscope $end

$scope module reg0[12] $end
$var wire 1 >W q $end
$var wire 1 !O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 }W state $end
$upscope $end

$scope module reg0[11] $end
$var wire 1 ?W q $end
$var wire 1 "O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ~W state $end
$upscope $end

$scope module reg0[10] $end
$var wire 1 @W q $end
$var wire 1 #O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 !X state $end
$upscope $end

$scope module reg0[9] $end
$var wire 1 AW q $end
$var wire 1 $O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 "X state $end
$upscope $end

$scope module reg0[8] $end
$var wire 1 BW q $end
$var wire 1 %O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 #X state $end
$upscope $end

$scope module reg0[7] $end
$var wire 1 CW q $end
$var wire 1 &O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 $X state $end
$upscope $end

$scope module reg0[6] $end
$var wire 1 DW q $end
$var wire 1 'O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 %X state $end
$upscope $end

$scope module reg0[5] $end
$var wire 1 EW q $end
$var wire 1 (O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 &X state $end
$upscope $end

$scope module reg0[4] $end
$var wire 1 FW q $end
$var wire 1 )O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 'X state $end
$upscope $end

$scope module reg0[3] $end
$var wire 1 GW q $end
$var wire 1 *O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 (X state $end
$upscope $end

$scope module reg0[2] $end
$var wire 1 HW q $end
$var wire 1 +O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 )X state $end
$upscope $end

$scope module reg0[1] $end
$var wire 1 IW q $end
$var wire 1 ,O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 *X state $end
$upscope $end

$scope module reg0[0] $end
$var wire 1 JW q $end
$var wire 1 -O d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 +X state $end
$upscope $end

$scope module reg1[15] $end
$var wire 1 KW q $end
$var wire 1 TR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ,X state $end
$upscope $end

$scope module reg1[14] $end
$var wire 1 LW q $end
$var wire 1 UR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 -X state $end
$upscope $end

$scope module reg1[13] $end
$var wire 1 MW q $end
$var wire 1 VR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 .X state $end
$upscope $end

$scope module reg1[12] $end
$var wire 1 NW q $end
$var wire 1 WR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 /X state $end
$upscope $end

$scope module reg1[11] $end
$var wire 1 OW q $end
$var wire 1 XR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 0X state $end
$upscope $end

$scope module reg1[10] $end
$var wire 1 PW q $end
$var wire 1 YR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 1X state $end
$upscope $end

$scope module reg1[9] $end
$var wire 1 QW q $end
$var wire 1 ZR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 2X state $end
$upscope $end

$scope module reg1[8] $end
$var wire 1 RW q $end
$var wire 1 [R d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 3X state $end
$upscope $end

$scope module reg1[7] $end
$var wire 1 SW q $end
$var wire 1 \R d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 4X state $end
$upscope $end

$scope module reg1[6] $end
$var wire 1 TW q $end
$var wire 1 ]R d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 5X state $end
$upscope $end

$scope module reg1[5] $end
$var wire 1 UW q $end
$var wire 1 ^R d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 6X state $end
$upscope $end

$scope module reg1[4] $end
$var wire 1 VW q $end
$var wire 1 _R d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 7X state $end
$upscope $end

$scope module reg1[3] $end
$var wire 1 WW q $end
$var wire 1 `R d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 8X state $end
$upscope $end

$scope module reg1[2] $end
$var wire 1 XW q $end
$var wire 1 aR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 9X state $end
$upscope $end

$scope module reg1[1] $end
$var wire 1 YW q $end
$var wire 1 bR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 :X state $end
$upscope $end

$scope module reg1[0] $end
$var wire 1 ZW q $end
$var wire 1 cR d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ;X state $end
$upscope $end

$scope module reg2[15] $end
$var wire 1 6S q $end
$var wire 1 gW d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 <X state $end
$upscope $end

$scope module reg2[14] $end
$var wire 1 7S q $end
$var wire 1 hW d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 =X state $end
$upscope $end

$scope module reg2[13] $end
$var wire 1 8S q $end
$var wire 1 iW d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 >X state $end
$upscope $end

$scope module reg2[12] $end
$var wire 1 9S q $end
$var wire 1 jW d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ?X state $end
$upscope $end

$scope module reg2[11] $end
$var wire 1 :S q $end
$var wire 1 kW d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 @X state $end
$upscope $end

$scope module reg2[10] $end
$var wire 1 ;S q $end
$var wire 1 lW d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 AX state $end
$upscope $end

$scope module reg2[9] $end
$var wire 1 <S q $end
$var wire 1 mW d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 BX state $end
$upscope $end

$scope module reg2[8] $end
$var wire 1 =S q $end
$var wire 1 nW d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 CX state $end
$upscope $end

$scope module reg2[7] $end
$var wire 1 >S q $end
$var wire 1 oW d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 DX state $end
$upscope $end

$scope module reg2[6] $end
$var wire 1 ?S q $end
$var wire 1 pW d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 EX state $end
$upscope $end

$scope module reg2[5] $end
$var wire 1 @S q $end
$var wire 1 qW d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 FX state $end
$upscope $end

$scope module reg2[4] $end
$var wire 1 AS q $end
$var wire 1 rW d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 GX state $end
$upscope $end

$scope module reg2[3] $end
$var wire 1 BS q $end
$var wire 1 sW d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 HX state $end
$upscope $end

$scope module reg2[2] $end
$var wire 1 CS q $end
$var wire 1 tW d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 IX state $end
$upscope $end

$scope module reg2[1] $end
$var wire 1 DS q $end
$var wire 1 uW d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 JX state $end
$upscope $end

$scope module reg2[0] $end
$var wire 1 ES q $end
$var wire 1 vW d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 KX state $end
$upscope $end
$upscope $end

$scope module b0[3] $end
$var wire 1 RS q $end
$var wire 1 NS d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 LX state $end
$upscope $end

$scope module b0[2] $end
$var wire 1 SS q $end
$var wire 1 OS d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 MX state $end
$upscope $end

$scope module b0[1] $end
$var wire 1 TS q $end
$var wire 1 PS d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 NX state $end
$upscope $end

$scope module b0[0] $end
$var wire 1 US q $end
$var wire 1 QS d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 OX state $end
$upscope $end

$scope module b1[3] $end
$var wire 1 VS q $end
$var wire 1 RS d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 PX state $end
$upscope $end

$scope module b1[2] $end
$var wire 1 WS q $end
$var wire 1 SS d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 QX state $end
$upscope $end

$scope module b1[1] $end
$var wire 1 XS q $end
$var wire 1 TS d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 RX state $end
$upscope $end

$scope module b1[0] $end
$var wire 1 YS q $end
$var wire 1 US d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 SX state $end
$upscope $end

$scope module b2[3] $end
$var wire 1 ZS q $end
$var wire 1 VS d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 TX state $end
$upscope $end

$scope module b2[2] $end
$var wire 1 [S q $end
$var wire 1 WS d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 UX state $end
$upscope $end

$scope module b2[1] $end
$var wire 1 \S q $end
$var wire 1 XS d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 VX state $end
$upscope $end

$scope module b2[0] $end
$var wire 1 ]S q $end
$var wire 1 YS d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 WX state $end
$upscope $end
$upscope $end

$scope module ctrl $end
$var parameter 4 XX IDLE $end
$var parameter 4 YX WRITE_BACK_0 $end
$var parameter 4 ZX WRITE_BACK_1 $end
$var parameter 4 [X WRITE_BACK_2 $end
$var parameter 4 \X WRITE_BACK_3 $end
$var parameter 4 ]X FILL_CACHE_0 $end
$var parameter 4 ^X FILL_CACHE_1 $end
$var parameter 4 _X FILL_CACHE_2 $end
$var parameter 4 `X FILL_CACHE_3 $end
$var parameter 4 aX FILL_CACHE_4 $end
$var parameter 4 bX FILL_CACHE_5 $end
$var parameter 4 cX CWRITE $end
$var parameter 4 dX DONE $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 w& createdump $end
$var wire 1 v& Rd $end
$var wire 1 u& Wr $end
$var wire 1 .N valid $end
$var wire 1 -N dirty $end
$var wire 1 ,N hit $end
$var wire 1 8O mem_stall $end
$var wire 1 E& tag_in [4] $end
$var wire 1 F& tag_in [3] $end
$var wire 1 G& tag_in [2] $end
$var wire 1 H& tag_in [1] $end
$var wire 1 I& tag_in [0] $end
$var wire 1 J& index_in [7] $end
$var wire 1 K& index_in [6] $end
$var wire 1 L& index_in [5] $end
$var wire 1 M& index_in [4] $end
$var wire 1 N& index_in [3] $end
$var wire 1 O& index_in [2] $end
$var wire 1 P& index_in [1] $end
$var wire 1 Q& index_in [0] $end
$var wire 1 R& offset_in [2] $end
$var wire 1 S& offset_in [1] $end
$var wire 1 T& offset_in [0] $end
$var wire 1 =N tag_out [4] $end
$var wire 1 >N tag_out [3] $end
$var wire 1 ?N tag_out [2] $end
$var wire 1 @N tag_out [1] $end
$var wire 1 AN tag_out [0] $end
$var reg 3 eX offset_out [2:0] $end
$var reg 16 fX mem_addr [15:0] $end
$var wire 1 7( CacheHit $end
$var reg 1 gX Stall $end
$var reg 1 hX valid_in $end
$var reg 1 iX comp $end
$var reg 1 jX write $end
$var reg 1 kX write_mem $end
$var reg 1 lX read_mem $end
$var reg 1 mX cache_in $end
$var reg 1 nX mem_in $end
$var reg 1 oX done $end
$var wire 1 pX state [3] $end
$var wire 1 qX state [2] $end
$var wire 1 rX state [1] $end
$var wire 1 sX state [0] $end
$var reg 4 tX next_state [3:0] $end

$scope module state_1[3] $end
$var wire 1 pX q $end
$var wire 1 uX d $end
$var wire 1 vX clk $end
$var wire 1 wX rst $end
$var reg 1 xX state $end
$upscope $end

$scope module state_1[2] $end
$var wire 1 qX q $end
$var wire 1 yX d $end
$var wire 1 zX clk $end
$var wire 1 {X rst $end
$var reg 1 |X state $end
$upscope $end

$scope module state_1[1] $end
$var wire 1 rX q $end
$var wire 1 }X d $end
$var wire 1 ~X clk $end
$var wire 1 !Y rst $end
$var reg 1 "Y state $end
$upscope $end

$scope module state_1[0] $end
$var wire 1 sX q $end
$var wire 1 #Y d $end
$var wire 1 $Y clk $end
$var wire 1 %Y rst $end
$var reg 1 &Y state $end
$upscope $end
$upscope $end

$scope module victimway_ff $end
$var wire 1 IO q $end
$var wire 1 'Y d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 (Y state $end
$upscope $end
$upscope $end
$upscope $end

$scope module DMWB $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 E& MEM_ALU [15] $end
$var wire 1 F& MEM_ALU [14] $end
$var wire 1 G& MEM_ALU [13] $end
$var wire 1 H& MEM_ALU [12] $end
$var wire 1 I& MEM_ALU [11] $end
$var wire 1 J& MEM_ALU [10] $end
$var wire 1 K& MEM_ALU [9] $end
$var wire 1 L& MEM_ALU [8] $end
$var wire 1 M& MEM_ALU [7] $end
$var wire 1 N& MEM_ALU [6] $end
$var wire 1 O& MEM_ALU [5] $end
$var wire 1 P& MEM_ALU [4] $end
$var wire 1 Q& MEM_ALU [3] $end
$var wire 1 R& MEM_ALU [2] $end
$var wire 1 S& MEM_ALU [1] $end
$var wire 1 T& MEM_ALU [0] $end
$var wire 1 e& MEM_PC [15] $end
$var wire 1 f& MEM_PC [14] $end
$var wire 1 g& MEM_PC [13] $end
$var wire 1 h& MEM_PC [12] $end
$var wire 1 i& MEM_PC [11] $end
$var wire 1 j& MEM_PC [10] $end
$var wire 1 k& MEM_PC [9] $end
$var wire 1 l& MEM_PC [8] $end
$var wire 1 m& MEM_PC [7] $end
$var wire 1 n& MEM_PC [6] $end
$var wire 1 o& MEM_PC [5] $end
$var wire 1 p& MEM_PC [4] $end
$var wire 1 q& MEM_PC [3] $end
$var wire 1 r& MEM_PC [2] $end
$var wire 1 s& MEM_PC [1] $end
$var wire 1 t& MEM_PC [0] $end
$var wire 1 n" MEM_readData [15] $end
$var wire 1 o" MEM_readData [14] $end
$var wire 1 p" MEM_readData [13] $end
$var wire 1 q" MEM_readData [12] $end
$var wire 1 r" MEM_readData [11] $end
$var wire 1 s" MEM_readData [10] $end
$var wire 1 t" MEM_readData [9] $end
$var wire 1 u" MEM_readData [8] $end
$var wire 1 v" MEM_readData [7] $end
$var wire 1 w" MEM_readData [6] $end
$var wire 1 x" MEM_readData [5] $end
$var wire 1 y" MEM_readData [4] $end
$var wire 1 z" MEM_readData [3] $end
$var wire 1 {" MEM_readData [2] $end
$var wire 1 |" MEM_readData [1] $end
$var wire 1 }" MEM_readData [0] $end
$var wire 1 "( FMEM_err $end
$var wire 1 !( MMEM_err $end
$var wire 1 *( MEM_RegWrt $end
$var wire 1 ,( MEM_RD [2] $end
$var wire 1 -( MEM_RD [1] $end
$var wire 1 .( MEM_RD [0] $end
$var wire 1 3( MEM_RegSrc [1] $end
$var wire 1 4( MEM_RegSrc [0] $end
$var wire 1 '( Done_DM $end
$var wire 1 #( FWB_err $end
$var wire 1 $( DMWB_err $end
$var wire 1 x& DMWB_ALU [15] $end
$var wire 1 y& DMWB_ALU [14] $end
$var wire 1 z& DMWB_ALU [13] $end
$var wire 1 {& DMWB_ALU [12] $end
$var wire 1 |& DMWB_ALU [11] $end
$var wire 1 }& DMWB_ALU [10] $end
$var wire 1 ~& DMWB_ALU [9] $end
$var wire 1 !' DMWB_ALU [8] $end
$var wire 1 "' DMWB_ALU [7] $end
$var wire 1 #' DMWB_ALU [6] $end
$var wire 1 $' DMWB_ALU [5] $end
$var wire 1 %' DMWB_ALU [4] $end
$var wire 1 &' DMWB_ALU [3] $end
$var wire 1 '' DMWB_ALU [2] $end
$var wire 1 (' DMWB_ALU [1] $end
$var wire 1 )' DMWB_ALU [0] $end
$var wire 1 *' DMWB_PC [15] $end
$var wire 1 +' DMWB_PC [14] $end
$var wire 1 ,' DMWB_PC [13] $end
$var wire 1 -' DMWB_PC [12] $end
$var wire 1 .' DMWB_PC [11] $end
$var wire 1 /' DMWB_PC [10] $end
$var wire 1 0' DMWB_PC [9] $end
$var wire 1 1' DMWB_PC [8] $end
$var wire 1 2' DMWB_PC [7] $end
$var wire 1 3' DMWB_PC [6] $end
$var wire 1 4' DMWB_PC [5] $end
$var wire 1 5' DMWB_PC [4] $end
$var wire 1 6' DMWB_PC [3] $end
$var wire 1 7' DMWB_PC [2] $end
$var wire 1 8' DMWB_PC [1] $end
$var wire 1 9' DMWB_PC [0] $end
$var wire 1 +( DMWB_RegWrt $end
$var wire 1 :' DMWB_readData [15] $end
$var wire 1 ;' DMWB_readData [14] $end
$var wire 1 <' DMWB_readData [13] $end
$var wire 1 =' DMWB_readData [12] $end
$var wire 1 >' DMWB_readData [11] $end
$var wire 1 ?' DMWB_readData [10] $end
$var wire 1 @' DMWB_readData [9] $end
$var wire 1 A' DMWB_readData [8] $end
$var wire 1 B' DMWB_readData [7] $end
$var wire 1 C' DMWB_readData [6] $end
$var wire 1 D' DMWB_readData [5] $end
$var wire 1 E' DMWB_readData [4] $end
$var wire 1 F' DMWB_readData [3] $end
$var wire 1 G' DMWB_readData [2] $end
$var wire 1 H' DMWB_readData [1] $end
$var wire 1 I' DMWB_readData [0] $end
$var wire 1 /( DMWB_RD [2] $end
$var wire 1 0( DMWB_RD [1] $end
$var wire 1 1( DMWB_RD [0] $end
$var wire 1 5( DMWB_RegSrc [1] $end
$var wire 1 6( DMWB_RegSrc [0] $end

$scope module dff_d_PC2 $end
$var parameter 32 )Y BIT_WIDTH $end
$var parameter 32 *Y BIT_SIZE $end
$var parameter 32 +Y REG_NUMS $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 ,Y we $end
$var wire 1 e& w [15] $end
$var wire 1 f& w [14] $end
$var wire 1 g& w [13] $end
$var wire 1 h& w [12] $end
$var wire 1 i& w [11] $end
$var wire 1 j& w [10] $end
$var wire 1 k& w [9] $end
$var wire 1 l& w [8] $end
$var wire 1 m& w [7] $end
$var wire 1 n& w [6] $end
$var wire 1 o& w [5] $end
$var wire 1 p& w [4] $end
$var wire 1 q& w [3] $end
$var wire 1 r& w [2] $end
$var wire 1 s& w [1] $end
$var wire 1 t& w [0] $end
$var wire 1 *' r [15] $end
$var wire 1 +' r [14] $end
$var wire 1 ,' r [13] $end
$var wire 1 -' r [12] $end
$var wire 1 .' r [11] $end
$var wire 1 /' r [10] $end
$var wire 1 0' r [9] $end
$var wire 1 1' r [8] $end
$var wire 1 2' r [7] $end
$var wire 1 3' r [6] $end
$var wire 1 4' r [5] $end
$var wire 1 5' r [4] $end
$var wire 1 6' r [3] $end
$var wire 1 7' r [2] $end
$var wire 1 8' r [1] $end
$var wire 1 9' r [0] $end

$scope module dff01[15] $end
$var wire 1 *' q $end
$var wire 1 -Y d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 .Y state $end
$upscope $end

$scope module dff01[14] $end
$var wire 1 +' q $end
$var wire 1 /Y d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 0Y state $end
$upscope $end

$scope module dff01[13] $end
$var wire 1 ,' q $end
$var wire 1 1Y d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 2Y state $end
$upscope $end

$scope module dff01[12] $end
$var wire 1 -' q $end
$var wire 1 3Y d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 4Y state $end
$upscope $end

$scope module dff01[11] $end
$var wire 1 .' q $end
$var wire 1 5Y d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 6Y state $end
$upscope $end

$scope module dff01[10] $end
$var wire 1 /' q $end
$var wire 1 7Y d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 8Y state $end
$upscope $end

$scope module dff01[9] $end
$var wire 1 0' q $end
$var wire 1 9Y d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 :Y state $end
$upscope $end

$scope module dff01[8] $end
$var wire 1 1' q $end
$var wire 1 ;Y d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 <Y state $end
$upscope $end

$scope module dff01[7] $end
$var wire 1 2' q $end
$var wire 1 =Y d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 >Y state $end
$upscope $end

$scope module dff01[6] $end
$var wire 1 3' q $end
$var wire 1 ?Y d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 @Y state $end
$upscope $end

$scope module dff01[5] $end
$var wire 1 4' q $end
$var wire 1 AY d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 BY state $end
$upscope $end

$scope module dff01[4] $end
$var wire 1 5' q $end
$var wire 1 CY d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 DY state $end
$upscope $end

$scope module dff01[3] $end
$var wire 1 6' q $end
$var wire 1 EY d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 FY state $end
$upscope $end

$scope module dff01[2] $end
$var wire 1 7' q $end
$var wire 1 GY d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 HY state $end
$upscope $end

$scope module dff01[1] $end
$var wire 1 8' q $end
$var wire 1 IY d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 JY state $end
$upscope $end

$scope module dff01[0] $end
$var wire 1 9' q $end
$var wire 1 KY d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 LY state $end
$upscope $end
$upscope $end

$scope module dff_e_ALU2 $end
$var parameter 32 MY BIT_WIDTH $end
$var parameter 32 NY BIT_SIZE $end
$var parameter 32 OY REG_NUMS $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 PY we $end
$var wire 1 QY w [15] $end
$var wire 1 RY w [14] $end
$var wire 1 SY w [13] $end
$var wire 1 TY w [12] $end
$var wire 1 UY w [11] $end
$var wire 1 VY w [10] $end
$var wire 1 WY w [9] $end
$var wire 1 XY w [8] $end
$var wire 1 YY w [7] $end
$var wire 1 ZY w [6] $end
$var wire 1 [Y w [5] $end
$var wire 1 \Y w [4] $end
$var wire 1 ]Y w [3] $end
$var wire 1 ^Y w [2] $end
$var wire 1 _Y w [1] $end
$var wire 1 `Y w [0] $end
$var wire 1 x& r [15] $end
$var wire 1 y& r [14] $end
$var wire 1 z& r [13] $end
$var wire 1 {& r [12] $end
$var wire 1 |& r [11] $end
$var wire 1 }& r [10] $end
$var wire 1 ~& r [9] $end
$var wire 1 !' r [8] $end
$var wire 1 "' r [7] $end
$var wire 1 #' r [6] $end
$var wire 1 $' r [5] $end
$var wire 1 %' r [4] $end
$var wire 1 &' r [3] $end
$var wire 1 '' r [2] $end
$var wire 1 (' r [1] $end
$var wire 1 )' r [0] $end

$scope module dff01[15] $end
$var wire 1 x& q $end
$var wire 1 aY d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 bY state $end
$upscope $end

$scope module dff01[14] $end
$var wire 1 y& q $end
$var wire 1 cY d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 dY state $end
$upscope $end

$scope module dff01[13] $end
$var wire 1 z& q $end
$var wire 1 eY d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 fY state $end
$upscope $end

$scope module dff01[12] $end
$var wire 1 {& q $end
$var wire 1 gY d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 hY state $end
$upscope $end

$scope module dff01[11] $end
$var wire 1 |& q $end
$var wire 1 iY d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 jY state $end
$upscope $end

$scope module dff01[10] $end
$var wire 1 }& q $end
$var wire 1 kY d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 lY state $end
$upscope $end

$scope module dff01[9] $end
$var wire 1 ~& q $end
$var wire 1 mY d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 nY state $end
$upscope $end

$scope module dff01[8] $end
$var wire 1 !' q $end
$var wire 1 oY d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 pY state $end
$upscope $end

$scope module dff01[7] $end
$var wire 1 "' q $end
$var wire 1 qY d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 rY state $end
$upscope $end

$scope module dff01[6] $end
$var wire 1 #' q $end
$var wire 1 sY d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 tY state $end
$upscope $end

$scope module dff01[5] $end
$var wire 1 $' q $end
$var wire 1 uY d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 vY state $end
$upscope $end

$scope module dff01[4] $end
$var wire 1 %' q $end
$var wire 1 wY d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 xY state $end
$upscope $end

$scope module dff01[3] $end
$var wire 1 &' q $end
$var wire 1 yY d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 zY state $end
$upscope $end

$scope module dff01[2] $end
$var wire 1 '' q $end
$var wire 1 {Y d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 |Y state $end
$upscope $end

$scope module dff01[1] $end
$var wire 1 (' q $end
$var wire 1 }Y d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ~Y state $end
$upscope $end

$scope module dff01[0] $end
$var wire 1 )' q $end
$var wire 1 !Z d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 "Z state $end
$upscope $end
$upscope $end

$scope module dff_memory $end
$var parameter 32 #Z BIT_WIDTH $end
$var parameter 32 $Z BIT_SIZE $end
$var parameter 32 %Z REG_NUMS $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var wire 1 &Z we $end
$var wire 1 n" w [15] $end
$var wire 1 o" w [14] $end
$var wire 1 p" w [13] $end
$var wire 1 q" w [12] $end
$var wire 1 r" w [11] $end
$var wire 1 s" w [10] $end
$var wire 1 t" w [9] $end
$var wire 1 u" w [8] $end
$var wire 1 v" w [7] $end
$var wire 1 w" w [6] $end
$var wire 1 x" w [5] $end
$var wire 1 y" w [4] $end
$var wire 1 z" w [3] $end
$var wire 1 {" w [2] $end
$var wire 1 |" w [1] $end
$var wire 1 }" w [0] $end
$var wire 1 :' r [15] $end
$var wire 1 ;' r [14] $end
$var wire 1 <' r [13] $end
$var wire 1 =' r [12] $end
$var wire 1 >' r [11] $end
$var wire 1 ?' r [10] $end
$var wire 1 @' r [9] $end
$var wire 1 A' r [8] $end
$var wire 1 B' r [7] $end
$var wire 1 C' r [6] $end
$var wire 1 D' r [5] $end
$var wire 1 E' r [4] $end
$var wire 1 F' r [3] $end
$var wire 1 G' r [2] $end
$var wire 1 H' r [1] $end
$var wire 1 I' r [0] $end

$scope module dff01[15] $end
$var wire 1 :' q $end
$var wire 1 'Z d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 (Z state $end
$upscope $end

$scope module dff01[14] $end
$var wire 1 ;' q $end
$var wire 1 )Z d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 *Z state $end
$upscope $end

$scope module dff01[13] $end
$var wire 1 <' q $end
$var wire 1 +Z d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 ,Z state $end
$upscope $end

$scope module dff01[12] $end
$var wire 1 =' q $end
$var wire 1 -Z d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 .Z state $end
$upscope $end

$scope module dff01[11] $end
$var wire 1 >' q $end
$var wire 1 /Z d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 0Z state $end
$upscope $end

$scope module dff01[10] $end
$var wire 1 ?' q $end
$var wire 1 1Z d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 2Z state $end
$upscope $end

$scope module dff01[9] $end
$var wire 1 @' q $end
$var wire 1 3Z d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 4Z state $end
$upscope $end

$scope module dff01[8] $end
$var wire 1 A' q $end
$var wire 1 5Z d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 6Z state $end
$upscope $end

$scope module dff01[7] $end
$var wire 1 B' q $end
$var wire 1 7Z d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 8Z state $end
$upscope $end

$scope module dff01[6] $end
$var wire 1 C' q $end
$var wire 1 9Z d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 :Z state $end
$upscope $end

$scope module dff01[5] $end
$var wire 1 D' q $end
$var wire 1 ;Z d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 <Z state $end
$upscope $end

$scope module dff01[4] $end
$var wire 1 E' q $end
$var wire 1 =Z d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 >Z state $end
$upscope $end

$scope module dff01[3] $end
$var wire 1 F' q $end
$var wire 1 ?Z d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 @Z state $end
$upscope $end

$scope module dff01[2] $end
$var wire 1 G' q $end
$var wire 1 AZ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 BZ state $end
$upscope $end

$scope module dff01[1] $end
$var wire 1 H' q $end
$var wire 1 CZ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 DZ state $end
$upscope $end

$scope module dff01[0] $end
$var wire 1 I' q $end
$var wire 1 EZ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 FZ state $end
$upscope $end
$upscope $end

$scope module dff_FWB_err $end
$var wire 1 #( q $end
$var wire 1 "( d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 GZ state $end
$upscope $end

$scope module dff_DMWB_err $end
$var wire 1 $( q $end
$var wire 1 !( d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 HZ state $end
$upscope $end

$scope module dff_DMWB_RegWrt $end
$var wire 1 +( q $end
$var wire 1 IZ d $end
$var wire 1 6! clk $end
$var wire 1 8! rst $end
$var reg 1 JZ state $end
$upscope $end

$scope module dff_DMWB_RD[2] $end
$var wire 1 /( q $end
$var wire 1 KZ d $end
$var wire 1 LZ clk $end
$var wire 1 MZ rst $end
$var reg 1 NZ state $end
$upscope $end

$scope module dff_DMWB_RD[1] $end
$var wire 1 0( q $end
$var wire 1 OZ d $end
$var wire 1 PZ clk $end
$var wire 1 QZ rst $end
$var reg 1 RZ state $end
$upscope $end

$scope module dff_DMWB_RD[0] $end
$var wire 1 1( q $end
$var wire 1 SZ d $end
$var wire 1 TZ clk $end
$var wire 1 UZ rst $end
$var reg 1 VZ state $end
$upscope $end

$scope module dff_DMWVB_RegSrc[1] $end
$var wire 1 5( q $end
$var wire 1 WZ d $end
$var wire 1 XZ clk $end
$var wire 1 YZ rst $end
$var reg 1 ZZ state $end
$upscope $end

$scope module dff_DMWVB_RegSrc[0] $end
$var wire 1 6( q $end
$var wire 1 [Z d $end
$var wire 1 \Z clk $end
$var wire 1 ]Z rst $end
$var reg 1 ^Z state $end
$upscope $end
$upscope $end

$scope module wb0 $end
$var wire 1 :' MemIn [15] $end
$var wire 1 ;' MemIn [14] $end
$var wire 1 <' MemIn [13] $end
$var wire 1 =' MemIn [12] $end
$var wire 1 >' MemIn [11] $end
$var wire 1 ?' MemIn [10] $end
$var wire 1 @' MemIn [9] $end
$var wire 1 A' MemIn [8] $end
$var wire 1 B' MemIn [7] $end
$var wire 1 C' MemIn [6] $end
$var wire 1 D' MemIn [5] $end
$var wire 1 E' MemIn [4] $end
$var wire 1 F' MemIn [3] $end
$var wire 1 G' MemIn [2] $end
$var wire 1 H' MemIn [1] $end
$var wire 1 I' MemIn [0] $end
$var wire 1 *' PcIn [15] $end
$var wire 1 +' PcIn [14] $end
$var wire 1 ,' PcIn [13] $end
$var wire 1 -' PcIn [12] $end
$var wire 1 .' PcIn [11] $end
$var wire 1 /' PcIn [10] $end
$var wire 1 0' PcIn [9] $end
$var wire 1 1' PcIn [8] $end
$var wire 1 2' PcIn [7] $end
$var wire 1 3' PcIn [6] $end
$var wire 1 4' PcIn [5] $end
$var wire 1 5' PcIn [4] $end
$var wire 1 6' PcIn [3] $end
$var wire 1 7' PcIn [2] $end
$var wire 1 8' PcIn [1] $end
$var wire 1 9' PcIn [0] $end
$var wire 1 x& ALUIn [15] $end
$var wire 1 y& ALUIn [14] $end
$var wire 1 z& ALUIn [13] $end
$var wire 1 {& ALUIn [12] $end
$var wire 1 |& ALUIn [11] $end
$var wire 1 }& ALUIn [10] $end
$var wire 1 ~& ALUIn [9] $end
$var wire 1 !' ALUIn [8] $end
$var wire 1 "' ALUIn [7] $end
$var wire 1 #' ALUIn [6] $end
$var wire 1 $' ALUIn [5] $end
$var wire 1 %' ALUIn [4] $end
$var wire 1 &' ALUIn [3] $end
$var wire 1 '' ALUIn [2] $end
$var wire 1 (' ALUIn [1] $end
$var wire 1 )' ALUIn [0] $end
$var wire 1 5( RegSrc [1] $end
$var wire 1 6( RegSrc [0] $end
$var wire 1 #( FWB_err $end
$var wire 1 $( DMWB_err $end
$var wire 1 %( WB_err $end
$var wire 1 ." WB [15] $end
$var wire 1 /" WB [14] $end
$var wire 1 0" WB [13] $end
$var wire 1 1" WB [12] $end
$var wire 1 2" WB [11] $end
$var wire 1 3" WB [10] $end
$var wire 1 4" WB [9] $end
$var wire 1 5" WB [8] $end
$var wire 1 6" WB [7] $end
$var wire 1 7" WB [6] $end
$var wire 1 8" WB [5] $end
$var wire 1 9" WB [4] $end
$var wire 1 :" WB [3] $end
$var wire 1 ;" WB [2] $end
$var wire 1 <" WB [1] $end
$var wire 1 =" WB [0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1g/
b1 h/
0E0
0F0
0W0
0V0
0U0
0T0
0S0
0R0
0Q0
0P0
0O0
0N0
0M0
0L0
0K0
0g0
0f0
0e0
0d0
0c0
0b0
0a0
0`0
0_0
0^0
0]0
0\0
0[0
0Z0
0Y0
0X0
0w0
0v0
0u0
0t0
0s0
0r0
0q0
0p0
0o0
0n0
0m0
0l0
0k0
0j0
0i0
0h0
0G0
0H0
0I0
0J0
1z0
b1 {0
0X1
0Y1
0j1
0i1
0h1
0g1
0f1
0e1
0d1
0c1
0b1
0a1
0`1
0_1
0^1
0z1
0y1
0x1
0w1
0v1
0u1
0t1
0s1
0r1
0q1
0p1
0o1
0n1
0m1
0l1
0k1
0,2
0+2
0*2
0)2
0(2
0'2
0&2
0%2
0$2
0#2
0"2
0!2
0~1
0}1
0|1
0{1
0Z1
0[1
0\1
0]1
1/2
b1 02
0k2
0l2
0}2
0|2
0{2
0z2
0y2
0x2
0w2
0v2
0u2
0t2
0s2
0r2
0q2
0/3
0.3
0-3
0,3
0+3
0*3
0)3
0(3
0'3
0&3
0%3
0$3
0#3
0"3
0!3
0~2
0?3
0>3
0=3
0<3
0;3
0:3
093
083
073
063
053
043
033
023
013
003
0m2
0n2
0o2
0p2
1B3
b1 C3
0~3
0!4
024
014
004
0/4
0.4
0-4
0,4
0+4
0*4
0)4
0(4
0'4
0&4
0B4
0A4
0@4
0?4
0>4
0=4
0<4
0;4
0:4
094
084
074
064
054
044
034
0R4
0Q4
0P4
0O4
0N4
0M4
0L4
0K4
0J4
0I4
0H4
0G4
0F4
0E4
0D4
0C4
0"4
0#4
0$4
0%4
0V4
0U4
0T4
0S4
0Z4
0Y4
0X4
0W4
0^4
0]4
0\4
0[4
bx l4
b0 m4
1n4
0o4
0p4
0q4
0r4
0s4
0t4
0u4
0v4
b0 {4
0-5
0)5
0%5
0!5
0/5
xt6
bx w6
0{6
0y6
0-9
0+9
0)9
0'9
0%9
0#9
0!9
0}8
0{8
0y8
0w8
0u8
0s8
0q8
0o8
0m8
0b9
0`9
0^9
0\9
0Z9
0X9
0V9
0T9
0R9
0P9
0N9
1L9
0J9
0H9
0F9
0D9
0c9
0d9
1,:
0X@
0V@
0T@
0R@
0P@
0N@
0L@
0J@
0H@
0F@
0D@
0B@
0@@
0>@
0<@
0:@
05@
03@
01@
0/@
0-@
0+@
0)@
0'@
0%@
19!
1:!
0F(
0H(
0J(
0L(
0N(
0x)
0v)
0t)
0r)
0p)
0n)
0l)
0j)
0h)
0f)
0d)
0b)
0`)
0^)
0\)
0Z)
0#@
0!@
0}?
0{?
0y?
0w?
0u?
0p?
0n?
0l?
0j?
0h?
0f?
0d?
0b?
0`?
0^?
0\?
0Z?
0X?
0V?
0T?
0R?
0M?
0K?
0I?
0G?
0E?
0C?
0A?
0??
0=?
0;?
09?
07?
05?
03?
01?
0/?
0*?
0(?
0&?
0$?
0"?
0~>
0|>
0z>
0x>
0v>
0t>
0r>
0p>
0n>
0l>
0j>
0e>
0c>
0a>
0_>
0]>
0[>
0Y>
0W>
0U>
0S>
0Q>
0O>
0M>
0K>
0I>
0G>
0B>
0@>
0>>
0<>
0:>
08>
06>
04>
02>
00>
0.>
0,>
0*>
0(>
0&>
0$>
0}=
0{=
0y=
0w=
0u=
0s=
0q=
0o=
0m=
0k=
0i=
0g=
0e=
0c=
0a=
0_=
xY@
xZ@
x[@
bx \@
xm@
xn@
xo@
xp@
xq@
xr@
xs@
xt@
xu@
bx v@
bx w@
bx x@
bx y@
bx z@
x{@
06E
02E
0>E
0:E
0#A
0%A
0'A
0)A
0+A
0JE
0FE
0BE
0VE
0RE
0NE
0bE
0^E
0ZE
0-A
0rE
0nE
0jE
0fE
0aA
0_A
0]A
0[A
0YA
0WA
0UA
0SA
0QA
0OA
0MA
0KA
0IA
0GA
0EA
0CA
07B
05B
03B
01B
0/B
0-B
0+B
0)B
0'B
0%B
0#B
0!B
0}A
0{A
0yA
0wA
0kB
0iB
0gB
0eB
0cB
0aB
0_B
0]B
0[B
0YB
0WB
0UB
0SB
0QB
0OB
0MB
0AC
0?C
0=C
0;C
09C
07C
05C
03C
01C
0/C
0-C
0+C
0)C
0'C
0%C
0#C
0uC
0sC
0qC
0oC
0mC
0kC
0iC
0gC
0eC
0cC
0aC
0_C
0]C
0[C
0YC
0WC
0KD
0ID
0GD
0ED
0CD
0AD
0?D
0=D
0;D
09D
07D
05D
03D
01D
0/D
0-D
0!E
0}D
0{D
0yD
0wD
0uD
0sD
0qD
0oD
0mD
0kD
0iD
0gD
0eD
0cD
0aD
0#E
0%E
0'E
0$F
0~E
0zE
0vE
0)E
0+E
0-E
0.E
bx MH
xZL
0}L
0{L
0yL
0wL
0uL
0sL
0qL
0oL
0mL
0kL
0iL
0gL
0eL
0cL
0aL
0_L
0vM
0rM
0BM
0@M
0>M
0<M
0:M
08M
06M
04M
02M
00M
0.M
0,M
0*M
0(M
0&M
0$M
0DM
0FM
0HM
0$N
0~M
0zM
0kM
0iM
0gM
0eM
0cM
0aM
0_M
0]M
0[M
0YM
0WM
0UM
0SM
0QM
0OM
0MM
0lM
0nM
1`S
b1 aS
0>T
0?T
0PT
0OT
0NT
0MT
0LT
0KT
0JT
0IT
0HT
0GT
0FT
0ET
0DT
0`T
0_T
0^T
0]T
0\T
0[T
0ZT
0YT
0XT
0WT
0VT
0UT
0TT
0ST
0RT
0QT
0pT
0oT
0nT
0mT
0lT
0kT
0jT
0iT
0hT
0gT
0fT
0eT
0dT
0cT
0bT
0aT
0@T
0AT
0BT
0CT
1sT
b1 tT
0QU
0RU
0cU
0bU
0aU
0`U
0_U
0^U
0]U
0\U
0[U
0ZU
0YU
0XU
0WU
0sU
0rU
0qU
0pU
0oU
0nU
0mU
0lU
0kU
0jU
0iU
0hU
0gU
0fU
0eU
0dU
0%V
0$V
0#V
0"V
0!V
0~U
0}U
0|U
0{U
0zU
0yU
0xU
0wU
0vU
0uU
0tU
0SU
0TU
0UU
0VU
1(V
b1 )V
0dV
0eV
0vV
0uV
0tV
0sV
0rV
0qV
0pV
0oV
0nV
0mV
0lV
0kV
0jV
0(W
0'W
0&W
0%W
0$W
0#W
0"W
0!W
0~V
0}V
0|V
0{V
0zV
0yV
0xV
0wV
08W
07W
06W
05W
04W
03W
02W
01W
00W
0/W
0.W
0-W
0,W
0+W
0*W
0)W
0fV
0gV
0hV
0iV
1;W
b1 <W
0wW
0xW
0+X
0*X
0)X
0(X
0'X
0&X
0%X
0$X
0#X
0"X
0!X
0~W
0}W
0;X
0:X
09X
08X
07X
06X
05X
04X
03X
02X
01X
00X
0/X
0.X
0-X
0,X
0KX
0JX
0IX
0HX
0GX
0FX
0EX
0DX
0CX
0BX
0AX
0@X
0?X
0>X
0=X
0<X
0yW
0zW
0{W
0|W
0OX
0NX
0MX
0LX
0SX
0RX
0QX
0PX
0WX
0VX
0UX
0TX
bx eX
b0 fX
1gX
0hX
0iX
0jX
0kX
0lX
0mX
0nX
0oX
b0 tX
0&Y
0"Y
0|X
0xX
0(Y
0LY
0JY
0HY
0FY
0DY
0BY
0@Y
0>Y
0<Y
0:Y
08Y
06Y
04Y
02Y
00Y
0.Y
0"Z
0~Y
0|Y
0zY
0xY
0vY
0tY
0rY
0pY
0nY
0lY
0jY
0hY
0fY
0dY
0bY
0FZ
0DZ
0BZ
0@Z
0>Z
0<Z
0:Z
08Z
06Z
04Z
02Z
00Z
0.Z
0,Z
0*Z
0(Z
0GZ
0HZ
0JZ
0VZ
0RZ
0NZ
0^Z
0ZZ
b10000 U)
b11 V)
b1000 W)
b0 y)
b0 U+
b10000 s,
b10000 v,
b10000 y,
b10000 |,
b101 !-
b1 $-
b10 )-
b10000 G.
b10000 J.
b10000 M.
b10000 P.
b101 S.
b1 V.
b0 _4
b1 `4
b10 a4
b11 b4
b100 c4
b101 d4
b110 e4
b111 f4
b1000 g4
b1001 h4
b1010 i4
b1011 j4
b1100 k4
b10000 05
b0 p6
b1 q6
b10 r6
b11 s6
b10000 |6
b10000 h8
b11 i8
b1000 j8
b10000 .9
b11 /9
b1000 09
b10000 M:
b11 N:
b1000 O:
b10000 $<
b100 %<
b10 &<
b10000 .A
b11 /A
b1000 0A
b10000 bA
b11 cA
b1000 dA
b10000 8B
b11 9B
b1000 :B
b10000 lB
b11 mB
b1000 nB
b10000 BC
b11 CC
b1000 DC
b10000 vC
b11 wC
b1000 xC
b10000 LD
b11 MD
b1000 ND
b10000 yF
b10000 KH
b100 LH
b10000 aI
b10000 1K
b100 2K
b10 3K
b10000 [L
b11 \L
b1000 ]L
b10000 ~L
b11 !M
b1000 "M
b10000 IM
b11 JM
b1000 KM
b1 &N
b1 NO
b10000 lP
b10000 oP
b10000 rP
b10000 uP
b101 xP
b1 {P
b11 "Q
b10000 @R
b10000 CR
b10000 FR
b10000 IR
b101 LR
b1 OR
b0 XX
b1 YX
b10 ZX
b11 [X
b100 \X
b101 ]X
b110 ^X
b111 _X
b1000 `X
b1001 aX
b1010 bX
b1011 cX
b1100 dX
b10000 )Y
b11 *Y
b1000 +Y
b10000 MY
b11 NY
b1000 OY
b10000 #Z
b11 $Z
b1000 %Z
b100 F5
b100 h5
b100 ,6
b100 N6
b100 ,7
b100 N7
b100 p7
b100 48
b10000 [=
b11 \=
b1000 ]=
b10000 ~=
b11 !>
b1000 ">
b10000 C>
b11 D>
b1000 E>
b10000 f>
b11 g>
b1000 h>
b10000 +?
b11 ,?
b1000 -?
b10000 N?
b11 O?
b1000 P?
b10000 q?
b11 r?
b1000 s?
b10000 6@
b11 7@
b1000 8@
b100 !G
b100 CG
b100 eG
b100 )H
b100 eI
b100 )J
b100 KJ
b100 mJ
bx W.
b100000000 X.
bx Y.
b100000000 Z.
bx 20
bx 30
b100000000000001 40
bx E1
bx F1
b100000000000001 G1
bx X2
bx Y2
b100000000000001 Z2
bx k3
bx l3
b100000000000001 m3
b0 .!
b10 /!
b100 0!
b0 1!
b0 2!
b0 3!
b0 4!
b1 ;!
bx t,
b100000000 u,
bx w,
b100000000 x,
bx z,
b100000000 {,
bx },
b100000000 ~,
bx "-
b100000000 #-
bx %-
b100000000 &-
bx '-
b100000000 (-
bx H.
b100000000 I.
bx K.
b100000000 L.
bx N.
b100000000 O.
bx Q.
b100000000 R.
bx T.
b100000000 U.
bx mP
b100000000 nP
bx pP
b100000000 qP
bx sP
b100000000 tP
bx vP
b100000000 wP
bx yP
b100000000 zP
bx |P
b100000000 }P
bx ~P
b100000000 !Q
bx AR
b100000000 BR
bx DR
b100000000 ER
bx GR
b100000000 HR
bx JR
b100000000 KR
bx MR
b100000000 NR
bx PR
b100000000 QR
bx RR
b100000000 SR
bx +T
bx ,T
b100000000000001 -T
bx >U
bx ?U
b100000000000001 @U
bx QV
bx RV
b100000000000001 SV
bx dW
bx eW
b100000000000001 fW
0?-
0>-
0=-
0<-
1;-
1D-
0C-
0B-
0A-
1@-
0I-
1H-
0G-
0F-
1E-
1N-
1M-
0L-
0K-
1J-
0S-
0R-
1Q-
0P-
1O-
1X-
0W-
1V-
0U-
1T-
0h-
0g-
0f-
0e-
0d-
0c-
0b-
0a-
0`-
0_-
0^-
0]-
0\-
0[-
0Z-
0Y-
0x-
0w-
0v-
0u-
0t-
0s-
0r-
0q-
0p-
0o-
0n-
0m-
0l-
0k-
0j-
0i-
0*.
0).
0(.
0'.
0&.
0%.
0$.
0#.
0".
0!.
0~-
0}-
0|-
0{-
0z-
0y-
0:.
09.
08.
07.
06.
05.
04.
03.
02.
01.
00.
0/.
0..
0-.
0,.
0+.
0;.
x<.
0=.
0>.
0?.
0@.
0A.
0B.
0C.
0D.
0E.
0F.
xz.
xy.
xx.
xw.
xv.
xu.
xt.
xs.
xr.
xq.
xp.
xo.
xn.
xm.
xl.
xk.
x,/
x+/
x*/
x)/
x(/
x'/
x&/
x%/
x$/
x#/
x"/
x!/
x~.
x}.
x|.
x{.
x</
x;/
x:/
x9/
x8/
x7/
x6/
x5/
x4/
x3/
x2/
x1/
x0/
x//
x./
x-/
xL/
xK/
xJ/
xI/
xH/
xG/
xF/
xE/
xD/
xC/
xB/
xA/
x@/
x?/
x>/
x=/
0M/
0N/
0O/
0P/
1Q/
0R/
0S/
0T/
0X/
0W/
0V/
0U/
xv/
xu/
xt/
xs/
xr/
xq/
xp/
xo/
xn/
xm/
xl/
xk/
xj/
0i/
x(0
x'0
x&0
x%0
x$0
x#0
x"0
x!0
x~/
x}/
x|/
x{/
xz/
xy/
xx/
xw/
0)0
x*0
x+0
x,0
0-0
x.0
x/0
x00
x10
xD0
xC0
xB0
xA0
x@0
x?0
x>0
x=0
x<0
x;0
x:0
x90
x80
x70
x60
x50
x+1
x*1
x)1
x(1
x'1
x&1
x%1
x$1
x#1
x"1
x!1
x~0
x}0
0|0
x;1
x:1
x91
x81
x71
x61
x51
x41
x31
x21
x11
x01
x/1
x.1
x-1
x,1
0<1
x=1
x>1
x?1
0@1
xA1
xB1
xC1
xD1
xW1
xV1
xU1
xT1
xS1
xR1
xQ1
xP1
xO1
xN1
xM1
xL1
xK1
xJ1
xI1
xH1
x>2
x=2
x<2
x;2
x:2
x92
x82
x72
x62
x52
x42
x32
x22
012
xN2
xM2
xL2
xK2
xJ2
xI2
xH2
xG2
xF2
xE2
xD2
xC2
xB2
xA2
x@2
x?2
0O2
xP2
xQ2
xR2
0S2
xT2
xU2
xV2
xW2
xj2
xi2
xh2
xg2
xf2
xe2
xd2
xc2
xb2
xa2
x`2
x_2
x^2
x]2
x\2
x[2
xQ3
xP3
xO3
xN3
xM3
xL3
xK3
xJ3
xI3
xH3
xG3
xF3
xE3
0D3
xa3
x`3
x_3
x^3
x]3
x\3
x[3
xZ3
xY3
xX3
xW3
xV3
xU3
xT3
xS3
xR3
0b3
xc3
xd3
xe3
0f3
xg3
xh3
xi3
xj3
x}3
x|3
x{3
xz3
xy3
xx3
xw3
xv3
xu3
xt3
xs3
xr3
xq3
xp3
xo3
xn3
x\/
x[/
xZ/
xY/
x`/
x_/
x^/
x]/
xd/
xc/
xb/
xa/
xz4
xy4
xx4
xw4
xE5
xD5
xC5
xR6
xQ6
xP6
xO6
1V6
xU6
1T6
1S6
z[6
0Z6
xY6
xX6
zW6
1_6
1^6
x]6
x\6
xm6
1n6
1o6
xi6
1j6
xk6
xe6
xf6
1g6
xa6
xb6
1c6
x06
x/6
x.6
x-6
146
136
126
116
z96
x86
x76
x66
z56
x=6
x<6
x;6
x:6
xK6
xL6
1M6
xG6
xH6
1I6
xC6
xD6
1E6
x?6
x@6
1A6
xl5
xk5
xj5
xi5
1p5
1o5
1n5
1m5
zu5
xt5
xs5
xr5
zq5
xy5
xx5
xw5
xv5
x)6
x*6
1+6
x%6
x&6
1'6
x!6
x"6
1#6
x{5
x|5
1}5
xJ5
xI5
xH5
xG5
1N5
1M5
1L5
1K5
zS5
xR5
xQ5
xP5
zO5
xW5
xV5
xU5
xT5
xe5
xf5
1g5
xa5
xb5
1c5
x]5
x^5
1_5
xY5
xZ5
1[5
xv6
xu6
x+7
x*7
x)7
x88
x78
x68
x58
x<8
x;8
x:8
x98
zA8
x@8
x?8
x>8
z=8
1E8
xD8
xC8
xB8
xS8
1T8
xU8
xO8
xP8
xQ8
xK8
xL8
xM8
xG8
xH8
xI8
xt7
xs7
xr7
xq7
xx7
xw7
xv7
xu7
z}7
x|7
x{7
xz7
zy7
x#8
x"8
x!8
x~7
x18
x28
x38
x-8
x.8
x/8
x)8
x*8
x+8
x%8
x&8
x'8
xR7
xQ7
xP7
xO7
xV7
xU7
xT7
xS7
z[7
xZ7
xY7
xX7
zW7
x_7
x^7
x]7
x\7
xm7
xn7
xo7
xi7
xj7
xk7
xe7
xf7
xg7
xa7
xb7
xc7
x07
x/7
x.7
x-7
x47
x37
x27
x17
z97
x87
x77
x67
z57
x=7
x<7
x;7
x:7
xK7
xL7
xM7
xG7
xH7
xI7
xC7
xD7
xE7
x?7
x@7
xA7
1g8
1f8
1e8
1d8
0c8
0b8
0a8
0`8
0_8
0^8
0]8
1\8
0[8
0Z8
0Y8
0X8
xe9
xf9
xg9
xh9
xj9
zk9
xq9
xp9
xo9
xn9
xm9
xl9
xs9
xr9
zv9
zu9
zt9
zw9
zx9
zy9
zz9
z{9
z|9
x}9
x~9
x!:
x":
z#:
x$:
x%:
x):
x(:
x':
x&:
x*:
x<:
x;:
x::
x9:
x8:
x7:
x6:
x5:
x4:
x3:
x2:
x1:
x0:
x/:
x.:
x-:
xL:
xK:
xJ:
xI:
xH:
xG:
xF:
xE:
xD:
xC:
xB:
xA:
x@:
x?:
x>:
x=:
x_:
x^:
x]:
x\:
x[:
xZ:
xY:
xX:
xW:
xV:
xU:
xT:
xS:
xR:
xQ:
xP:
xo:
xn:
xm:
xl:
xk:
xj:
xi:
xh:
xg:
xf:
xe:
xd:
xc:
xb:
xa:
x`:
x!;
x~:
x}:
x|:
x{:
xz:
xy:
xx:
xw:
xv:
xu:
xt:
xs:
xr:
xq:
xp:
x1;
x0;
x/;
x.;
x-;
x,;
x+;
x*;
x);
x(;
x';
x&;
x%;
x$;
x#;
x";
xA;
x@;
x?;
x>;
x=;
x<;
x;;
x:;
x9;
x8;
x7;
x6;
x5;
x4;
x3;
x2;
xQ;
xP;
xO;
xN;
xM;
xL;
xK;
xJ;
xI;
xH;
xG;
xF;
xE;
xD;
xC;
xB;
xa;
x`;
x_;
x^;
x];
x\;
x[;
xZ;
xY;
xX;
xW;
xV;
xU;
xT;
xS;
xR;
xq;
xp;
xo;
xn;
xm;
xl;
xk;
xj;
xi;
xh;
xg;
xf;
xe;
xd;
xc;
xb;
x#<
x"<
x!<
x~;
x};
x|;
x{;
xz;
0y;
0x;
0w;
0v;
0u;
0t;
0s;
0r;
xH<
xG<
0F<
0E<
0D<
0C<
0B<
0A<
0@<
0?<
0><
0=<
0<<
0;<
0:<
09<
xX<
xW<
xV<
xU<
0T<
0S<
0R<
0Q<
0P<
0O<
0N<
0M<
0L<
0K<
0J<
0I<
xh<
xg<
xf<
xe<
xd<
xc<
xb<
xa<
0`<
0_<
0^<
0]<
0\<
0[<
0Z<
0Y<
xx<
xw<
xv<
xu<
xt<
xs<
xr<
xq<
0p<
0o<
0n<
0m<
0l<
0k<
0j<
0i<
0*=
x)=
0(=
0'=
0&=
0%=
0$=
0#=
0"=
0!=
0~<
0}<
0|<
0{<
0z<
0y<
0:=
09=
x8=
x7=
06=
05=
04=
03=
02=
01=
00=
0/=
0.=
0-=
0,=
0+=
0J=
0I=
0H=
0G=
xF=
xE=
xD=
xC=
0B=
0A=
0@=
0?=
0>=
0==
0<=
0;=
0Z=
0Y=
0X=
0W=
0V=
0U=
0T=
0S=
xR=
xQ=
xP=
xO=
xN=
xM=
xL=
xK=
x|@
x4F
x3F
x2F
x1F
x0F
x/F
x.F
x-F
x,F
x+F
x*F
x)F
x(F
x'F
x&F
x%F
xDF
xCF
xBF
xAF
x@F
x?F
x>F
x=F
x<F
x;F
x:F
x9F
x8F
x7F
x6F
x5F
xTF
xSF
xRF
xQF
xPF
xOF
xNF
xMF
xLF
xKF
xJF
xIF
xHF
xGF
xFF
xEF
xdF
xcF
xbF
xaF
x`F
x_F
x^F
x]F
x\F
x[F
xZF
xYF
xXF
xWF
xVF
xUF
xtF
xsF
xrF
xqF
xpF
xoF
xnF
xmF
xlF
xkF
xjF
xiF
xhF
xgF
xfF
xeF
xuF
xvF
xwF
xxF
x~F
x}F
x|F
x-H
x,H
x+H
x*H
x1H
x0H
x/H
x.H
z6H
x5H
x4H
x3H
z2H
1:H
x9H
x8H
x7H
xHH
1IH
xJH
xDH
xEH
xFH
x@H
xAH
xBH
x<H
x=H
x>H
xiG
xhG
xgG
xfG
xmG
xlG
xkG
xjG
zrG
xqG
xpG
xoG
znG
xvG
xuG
xtG
xsG
x&H
x'H
x(H
x"H
x#H
x$H
x|G
x}G
x~G
xxG
xyG
xzG
xGG
xFG
xEG
xDG
xKG
xJG
xIG
xHG
zPG
xOG
xNG
xMG
zLG
xTG
xSG
xRG
xQG
xbG
xcG
xdG
x^G
x_G
x`G
xZG
x[G
x\G
xVG
xWG
xXG
x%G
x$G
x#G
x"G
x)G
x(G
x'G
x&G
z.G
x-G
x,G
x+G
z*G
x2G
x1G
x0G
x/G
x@G
xAG
xBG
x<G
x=G
x>G
x8G
x9G
x:G
x4G
x5G
x6G
xNH
x^H
x]H
x\H
x[H
xZH
xYH
xXH
xWH
xVH
xUH
xTH
xSH
xRH
xQH
xPH
xOH
xnH
xmH
xlH
xkH
xjH
xiH
xhH
xgH
xfH
xeH
xdH
xcH
xbH
xaH
x`H
x_H
x~H
x}H
x|H
x{H
xzH
xyH
xxH
xwH
xvH
xuH
xtH
xsH
xrH
xqH
xpH
xoH
x0I
x/I
x.I
x-I
x,I
x+I
x*I
x)I
x(I
x'I
x&I
x%I
x$I
x#I
x"I
x!I
x@I
x?I
x>I
x=I
x<I
x;I
x:I
x9I
x8I
x7I
x6I
x5I
x4I
x3I
x2I
x1I
zPI
zOI
zNI
zMI
zLI
zKI
zJI
zII
zHI
zGI
zFI
zEI
zDI
zCI
zBI
zAI
z`I
z_I
z^I
z]I
z\I
z[I
zZI
zYI
zXI
zWI
zVI
zUI
zTI
zSI
zRI
zQI
xdI
xcI
xbI
xqJ
xpJ
xoJ
xnJ
xuJ
xtJ
xsJ
xrJ
zzJ
xyJ
xxJ
xwJ
zvJ
x~J
x}J
x|J
x{J
x.K
x/K
x0K
x*K
x+K
x,K
x&K
x'K
x(K
x"K
x#K
x$K
xOJ
xNJ
xMJ
xLJ
xSJ
xRJ
xQJ
xPJ
zXJ
xWJ
xVJ
xUJ
zTJ
x\J
x[J
xZJ
xYJ
xjJ
xkJ
xlJ
xfJ
xgJ
xhJ
xbJ
xcJ
xdJ
x^J
x_J
x`J
x-J
x,J
x+J
x*J
x1J
x0J
x/J
x.J
z6J
x5J
x4J
x3J
z2J
x:J
x9J
x8J
x7J
xHJ
xIJ
xJJ
xDJ
xEJ
xFJ
x@J
xAJ
xBJ
x<J
x=J
x>J
xiI
xhI
xgI
xfI
xmI
xlI
xkI
xjI
zrI
xqI
xpI
xoI
znI
xvI
xuI
xtI
xsI
x&J
x'J
x(J
x"J
x#J
x$J
x|I
x}I
x~I
xxI
xyI
xzI
xCK
xBK
xAK
x@K
x?K
x>K
x=K
x<K
x;K
x:K
x9K
x8K
x7K
x6K
x5K
x4K
xSK
xRK
xQK
xPK
xOK
xNK
xMK
xLK
xKK
xJK
xIK
xHK
xGK
xFK
xEK
xDK
xcK
xbK
xaK
x`K
x_K
x^K
x]K
x\K
x[K
xZK
xYK
xXK
xWK
xVK
xUK
xTK
xsK
xrK
xqK
xpK
xoK
xnK
xmK
xlK
xkK
xjK
xiK
xhK
xgK
xfK
xeK
xdK
x%L
x$L
x#L
x"L
x!L
x~K
x}K
x|K
x{K
xzK
xyK
xxK
xwK
xvK
xuK
xtK
x5L
x4L
x3L
x2L
x1L
x0L
x/L
x.L
x-L
x,L
x+L
x*L
x)L
x(L
x'L
x&L
xEL
xDL
xCL
xBL
xAL
x@L
x?L
x>L
x=L
x<L
x;L
x:L
x9L
x8L
x7L
x6L
xUL
xTL
xSL
xRL
xQL
xPL
xOL
xNL
xML
xLL
xKL
xJL
xIL
xHL
xGL
xFL
0%N
0(N
0)N
0*N
0+N
0,N
0-N
0.N
z/N
00N
01N
02N
03N
04N
05N
06N
07N
08N
x<N
x;N
x:N
x9N
0AN
0@N
0?N
0>N
0=N
0FN
0EN
0DN
0CN
0BN
0KN
0JN
0IN
0HN
0GN
0LN
xMN
xNN
0^N
0]N
0\N
0[N
0ZN
0YN
0XN
0WN
0VN
0UN
0TN
0SN
0RN
0QN
0PN
0ON
0nN
0mN
0lN
0kN
0jN
0iN
0hN
0gN
0fN
0eN
0dN
0cN
0bN
0aN
0`N
0_N
x~N
x}N
x|N
x{N
xzN
xyN
xxN
xwN
xvN
xuN
xtN
xsN
xrN
xqN
xpN
xoN
00O
0/O
0.O
0-O
0,O
0+O
0*O
0)O
0(O
0'O
0&O
0%O
0$O
0#O
0"O
0!O
01O
02O
x5O
x4O
x3O
06O
07O
08O
z=O
z<O
z;O
z:O
z9O
zEO
zDO
zCO
zBO
zAO
z@O
z?O
z>O
zHO
zGO
zFO
xIO
0JO
0KO
0LO
0MO
0dO
0cO
0bO
1aO
0`O
1iO
0hO
0gO
1fO
0eO
0nO
1mO
0lO
1kO
0jO
1sO
1rO
0qO
1pO
0oO
0xO
0wO
1vO
1uO
0tO
1}O
0|O
1{O
1zO
0yO
0/P
0.P
0-P
0,P
0+P
0*P
0)P
0(P
0'P
0&P
0%P
0$P
0#P
0"P
0!P
0~O
0?P
0>P
0=P
0<P
0;P
0:P
09P
08P
07P
06P
05P
04P
03P
02P
01P
00P
0OP
0NP
0MP
0LP
0KP
0JP
0IP
0HP
0GP
0FP
0EP
0DP
0CP
0BP
0AP
0@P
0_P
0^P
0]P
0\P
0[P
0ZP
0YP
0XP
0WP
0VP
0UP
0TP
0SP
0RP
0QP
0PP
0`P
xaP
0bP
0cP
0dP
0eP
0fP
0gP
0hP
0iP
0jP
0kP
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
xA
xD
xC
xB
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xU
xV
xf
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0)!
0*!
x+!
x,!
x-!
16!
x7!
18!
xK!
xJ!
xI!
xH!
xG!
xF!
xE!
xD!
xC!
xB!
xA!
x@!
x?!
x>!
x=!
x<!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
xk!
xj!
xi!
xh!
xg!
xf!
xe!
xd!
xc!
xb!
xa!
x`!
x_!
x^!
x]!
x\!
z{!
zz!
zy!
zx!
zw!
zv!
zu!
zt!
zs!
zr!
zq!
zp!
zo!
zn!
zm!
zl!
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~!
x}!
x|!
x="
x<"
x;"
x:"
x9"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
x0"
x/"
x."
xM"
xL"
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
xD"
xC"
xB"
xA"
x@"
x?"
x>"
x]"
x\"
x["
xZ"
xY"
xX"
xW"
xV"
xU"
xT"
xS"
xR"
xQ"
xP"
xO"
xN"
zm"
zl"
zk"
zj"
zi"
zh"
zg"
zf"
ze"
zd"
zc"
zb"
za"
z`"
z_"
z^"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
x/#
x.#
x-#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
x%#
x$#
x##
x"#
x!#
x~"
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
x1#
x0#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x_#
x^#
x]#
x\#
x[#
xZ#
xY#
xX#
xW#
xV#
xU#
xT#
xS#
xR#
xQ#
xP#
x`#
za#
xb#
xc#
xd#
xe#
xf#
xg#
xh#
xi#
zj#
xk#
xm#
xl#
xo#
xn#
zq#
zp#
xu#
xt#
xs#
xr#
xy#
xx#
xw#
xv#
x|#
x{#
xz#
x!$
x~#
x}#
x$$
x#$
x"$
x'$
x&$
x%$
x*$
x)$
x($
x:$
x9$
x8$
x7$
x6$
x5$
x4$
x3$
x2$
x1$
x0$
x/$
x.$
x-$
x,$
x+$
xJ$
xI$
xH$
xG$
xF$
xE$
xD$
xC$
xB$
xA$
x@$
x?$
x>$
x=$
x<$
x;$
xK$
xL$
zM$
xN$
x^$
x]$
x\$
x[$
xZ$
xY$
xX$
xW$
xV$
xU$
xT$
xS$
xR$
xQ$
xP$
xO$
x_$
x`$
xa$
zb$
xc$
xd$
xe$
zf$
xg$
xi$
xh$
xk$
xj$
xm$
xl$
xo$
xn$
xs$
xr$
xq$
xp$
xw$
xv$
xu$
xt$
x)%
x(%
x'%
x&%
x%%
x$%
x#%
x"%
x!%
x~$
x}$
x|$
x{$
xz$
xy$
xx$
x9%
x8%
x7%
x6%
x5%
x4%
x3%
x2%
x1%
x0%
x/%
x.%
x-%
x,%
x+%
x*%
xI%
xH%
xG%
xF%
xE%
xD%
xC%
xB%
xA%
x@%
x?%
x>%
x=%
x<%
x;%
x:%
xY%
xX%
xW%
xV%
xU%
xT%
xS%
xR%
xQ%
xP%
xO%
xN%
xM%
xL%
xK%
xJ%
xi%
xh%
xg%
xf%
xe%
xd%
xc%
xb%
xa%
x`%
x_%
x^%
x]%
x\%
x[%
xZ%
xy%
xx%
xw%
xv%
xu%
xt%
xs%
xr%
xq%
xp%
xo%
xn%
xm%
xl%
xk%
xj%
x+&
x*&
x)&
x(&
x'&
x&&
x%&
x$&
x#&
x"&
x!&
x~%
x}%
x|%
x{%
xz%
x,&
x-&
x.&
x/&
x2&
x1&
x0&
x3&
x4&
xD&
xC&
xB&
xA&
x@&
x?&
x>&
x=&
x<&
x;&
x:&
x9&
x8&
x7&
x6&
x5&
xT&
xS&
xR&
xQ&
xP&
xO&
xN&
xM&
xL&
xK&
xJ&
xI&
xH&
xG&
xF&
xE&
xd&
xc&
xb&
xa&
x`&
x_&
x^&
x]&
x\&
x[&
xZ&
xY&
xX&
xW&
xV&
xU&
xt&
xs&
xr&
xq&
xp&
xo&
xn&
xm&
xl&
xk&
xj&
xi&
xh&
xg&
xf&
xe&
xu&
xv&
xw&
x)'
x('
x''
x&'
x%'
x$'
x#'
x"'
x!'
x~&
x}&
x|&
x{&
xz&
xy&
xx&
x9'
x8'
x7'
x6'
x5'
x4'
x3'
x2'
x1'
x0'
x/'
x.'
x-'
x,'
x+'
x*'
xI'
xH'
xG'
xF'
xE'
xD'
xC'
xB'
xA'
x@'
x?'
x>'
x='
x<'
x;'
x:'
xY'
xX'
xW'
xV'
xU'
xT'
xS'
xR'
xQ'
xP'
xO'
xN'
xM'
xL'
xK'
xJ'
xi'
xh'
xg'
xf'
xe'
xd'
xc'
xb'
xa'
x`'
x_'
x^'
x]'
x\'
x['
xZ'
xy'
xx'
xw'
xv'
xu'
xt'
xs'
xr'
xq'
xp'
xo'
xn'
xm'
xl'
xk'
xj'
zz'
x{'
x|'
x}'
z~'
z!(
x"(
x#(
x$(
x%(
1&(
x'(
z((
x)(
x*(
x+(
x.(
x-(
x,(
x1(
x0(
x/(
12(
x4(
x3(
x6(
x5(
07(
x8(
x9(
x:(
x;(
x<(
x=(
x>(
x?(
x@(
xA(
xB(
xC(
xD(
xE(
x_(
x^(
x](
x\(
x[(
xZ(
xY(
xX(
xW(
xV(
xU(
xT(
xS(
xR(
xQ(
xP(
zo(
zn(
zm(
zl(
zk(
zj(
zi(
zh(
zg(
zf(
ze(
zd(
zc(
zb(
za(
z`(
x!)
x~(
x}(
x|(
x{(
xz(
xy(
xx(
xw(
xv(
xu(
xt(
xs(
xr(
xq(
xp(
z1)
z0)
z/)
z.)
z-)
z,)
z+)
z*)
z))
z()
z')
z&)
z%)
z$)
z#)
z")
zA)
z@)
z?)
z>)
z=)
z<)
z;)
z:)
z9)
z8)
z7)
z6)
z5)
z4)
z3)
z2)
1B)
0C)
xS)
xR)
xQ)
xP)
xO)
xN)
xM)
xL)
xK)
xJ)
xI)
xH)
xG)
xF)
xE)
xD)
0T)
0/*
00*
01*
02*
03*
04*
05*
z6*
07*
08*
09*
0:*
0;*
0<*
0=*
0>*
0?*
xC*
xB*
xA*
x@*
0H*
0G*
0F*
0E*
0D*
0M*
0L*
0K*
0J*
0I*
0R*
0Q*
0P*
0O*
0N*
0S*
xT*
xU*
0e*
0d*
0c*
0b*
0a*
0`*
0_*
0^*
0]*
0\*
0[*
0Z*
0Y*
0X*
0W*
0V*
0u*
0t*
0s*
0r*
0q*
0p*
0o*
0n*
0m*
0l*
0k*
0j*
0i*
0h*
0g*
0f*
x'+
x&+
x%+
x$+
x#+
x"+
x!+
x~*
x}*
x|*
x{*
xz*
xy*
xx*
xw*
xv*
07+
06+
05+
04+
03+
02+
01+
00+
0/+
0.+
0-+
0,+
0++
0*+
0)+
0(+
08+
09+
x<+
x;+
x:+
0=+
0>+
0?+
zD+
zC+
zB+
zA+
z@+
zL+
zK+
zJ+
zI+
zH+
zG+
zF+
zE+
zO+
zN+
zM+
xP+
0Q+
0R+
0S+
0T+
0k+
0j+
0i+
0h+
0g+
1p+
0o+
0n+
0m+
0l+
0u+
1t+
0s+
0r+
0q+
1z+
1y+
0x+
0w+
0v+
0!,
0~+
1}+
0|+
0{+
1&,
0%,
1$,
0#,
0",
06,
05,
04,
03,
02,
01,
00,
0/,
0.,
0-,
0,,
0+,
0*,
0),
0(,
0',
0F,
0E,
0D,
0C,
0B,
0A,
0@,
0?,
0>,
0=,
0<,
0;,
0:,
09,
08,
07,
0V,
0U,
0T,
0S,
0R,
0Q,
0P,
0O,
0N,
0M,
0L,
0K,
0J,
0I,
0H,
0G,
0f,
0e,
0d,
0c,
0b,
0a,
0`,
0_,
0^,
0],
0\,
0[,
0Z,
0Y,
0X,
0W,
0g,
xh,
0i,
0j,
0k,
0l,
0m,
0n,
0o,
0p,
0q,
0r,
08Q
07Q
06Q
15Q
14Q
1=Q
0<Q
0;Q
1:Q
19Q
0BQ
1AQ
0@Q
1?Q
1>Q
1GQ
1FQ
0EQ
1DQ
1CQ
0LQ
0KQ
1JQ
1IQ
1HQ
1QQ
0PQ
1OQ
1NQ
1MQ
0aQ
0`Q
0_Q
0^Q
0]Q
0\Q
0[Q
0ZQ
0YQ
0XQ
0WQ
0VQ
0UQ
0TQ
0SQ
0RQ
0qQ
0pQ
0oQ
0nQ
0mQ
0lQ
0kQ
0jQ
0iQ
0hQ
0gQ
0fQ
0eQ
0dQ
0cQ
0bQ
0#R
0"R
0!R
0~Q
0}Q
0|Q
0{Q
0zQ
0yQ
0xQ
0wQ
0vQ
0uQ
0tQ
0sQ
0rQ
03R
02R
01R
00R
0/R
0.R
0-R
0,R
0+R
0*R
0)R
0(R
0'R
0&R
0%R
0$R
04R
x5R
06R
07R
08R
09R
0:R
0;R
0<R
0=R
0>R
0?R
xsR
xrR
xqR
xpR
xoR
xnR
xmR
xlR
xkR
xjR
xiR
xhR
xgR
xfR
xeR
xdR
x%S
x$S
x#S
x"S
x!S
x~R
x}R
x|R
x{R
xzR
xyR
xxR
xwR
xvR
xuR
xtR
x5S
x4S
x3S
x2S
x1S
x0S
x/S
x.S
x-S
x,S
x+S
x*S
x)S
x(S
x'S
x&S
xES
xDS
xCS
xBS
xAS
x@S
x?S
x>S
x=S
x<S
x;S
x:S
x9S
x8S
x7S
x6S
0FS
0GS
0HS
0IS
1JS
0KS
0LS
0MS
0QS
0PS
0OS
0NS
xoS
xnS
xmS
xlS
xkS
xjS
xiS
xhS
xgS
xfS
xeS
xdS
xcS
0bS
x!T
x~S
x}S
x|S
x{S
xzS
xyS
xxS
xwS
xvS
xuS
xtS
xsS
xrS
xqS
xpS
0"T
x#T
x$T
x%T
0&T
x'T
x(T
x)T
x*T
x=T
x<T
x;T
x:T
x9T
x8T
x7T
x6T
x5T
x4T
x3T
x2T
x1T
x0T
x/T
x.T
x$U
x#U
x"U
x!U
x~T
x}T
x|T
x{T
xzT
xyT
xxT
xwT
xvT
0uT
x4U
x3U
x2U
x1U
x0U
x/U
x.U
x-U
x,U
x+U
x*U
x)U
x(U
x'U
x&U
x%U
05U
x6U
x7U
x8U
09U
x:U
x;U
x<U
x=U
xPU
xOU
xNU
xMU
xLU
xKU
xJU
xIU
xHU
xGU
xFU
xEU
xDU
xCU
xBU
xAU
x7V
x6V
x5V
x4V
x3V
x2V
x1V
x0V
x/V
x.V
x-V
x,V
x+V
0*V
xGV
xFV
xEV
xDV
xCV
xBV
xAV
x@V
x?V
x>V
x=V
x<V
x;V
x:V
x9V
x8V
0HV
xIV
xJV
xKV
0LV
xMV
xNV
xOV
xPV
xcV
xbV
xaV
x`V
x_V
x^V
x]V
x\V
x[V
xZV
xYV
xXV
xWV
xVV
xUV
xTV
xJW
xIW
xHW
xGW
xFW
xEW
xDW
xCW
xBW
xAW
x@W
x?W
x>W
0=W
xZW
xYW
xXW
xWW
xVW
xUW
xTW
xSW
xRW
xQW
xPW
xOW
xNW
xMW
xLW
xKW
0[W
x\W
x]W
x^W
0_W
x`W
xaW
xbW
xcW
xvW
xuW
xtW
xsW
xrW
xqW
xpW
xoW
xnW
xmW
xlW
xkW
xjW
xiW
xhW
xgW
xUS
xTS
xSS
xRS
xYS
xXS
xWS
xVS
x]S
x\S
x[S
xZS
xsX
xrX
xqX
xpX
x5!
x,*
x}@
xW8
xO(
xM(
xK(
xI(
xG(
0(7
x'7
x&7
x%7
x$7
x#7
x"7
x!7
x~6
0B5
0A5
1@5
0?5
0>5
0=5
0<5
0;5
0:5
095
085
075
065
055
045
035
025
0-*
0+*
0**
0)*
0(*
0'*
0&*
0%*
0$*
0#*
0"*
0!*
0~)
0})
0|)
0{)
0z)
1X)
xw)
xu)
xs)
xq)
xo)
xm)
xk)
xi)
xg)
xe)
xc)
xa)
x_)
x])
x[)
xY)
x.*
x.5
0j.
0i.
0h.
0g.
0f.
0e.
0d.
0c.
0b.
0a.
0`.
0_.
0^.
0].
0\.
0[.
0:-
09-
08-
07-
06-
05-
04-
03-
02-
01-
00-
0/-
0.-
0--
0,-
0+-
1*-
0f+
0e+
0d+
0c+
0b+
0a+
0`+
0_+
0^+
0]+
0\+
0[+
0Z+
0Y+
0X+
0W+
1V+
1A3
1@3
0.2
1-2
1y0
0x0
0f/
0e/
1,5
1(5
1$5
1~4
1+5
1'5
1#5
1}4
0*5
0&5
0"5
0|4
x15
0l6
xh6
xd6
x`6
xJ6
xF6
xB6
x>6
x(6
x$6
x~5
xz5
xd5
x`5
x\5
xX5
xz6
xx6
x}6
xR8
xN8
xJ8
xF8
x08
x,8
x(8
x$8
xl7
xh7
xd7
x`7
xJ7
xF7
xB7
x>7
zV8
129
019
0B9
0A9
0@9
0?9
0>9
0=9
0<9
0;9
0:9
099
089
179
069
059
049
039
1k8
x,9
x*9
x(9
x&9
x$9
x"9
x~8
x|8
xz8
xx8
xv8
xt8
xr8
xp8
xn8
xl8
0a9
0_9
0]9
0[9
0Y9
0W9
0U9
0S9
0Q9
0O9
0M9
1K9
0I9
0G9
0E9
0C9
zi9
xl@
xk@
xj@
xi@
xh@
xg@
xf@
xe@
xd@
xc@
xb@
xa@
x`@
x_@
x^@
x]@
0+:
18<
07<
06<
05<
04<
03<
02<
01<
00<
0/<
0.<
0-<
0,<
0+<
0*<
0)<
0(<
0'<
xW@
xU@
xS@
xQ@
xO@
xM@
xK@
xI@
xG@
xE@
xC@
xA@
x?@
x=@
x;@
x9@
x4@
x2@
x0@
x.@
x,@
x*@
x(@
x&@
x$@
x"@
x~?
x|?
xz?
xx?
xv?
xt?
xo?
xm?
xk?
xi?
xg?
xe?
xc?
xa?
x_?
x]?
x[?
xY?
xW?
xU?
xS?
xQ?
xL?
xJ?
xH?
xF?
xD?
xB?
x@?
x>?
x<?
x:?
x8?
x6?
x4?
x2?
x0?
x.?
x)?
x'?
x%?
x#?
x!?
x}>
x{>
xy>
xw>
xu>
xs>
xq>
xo>
xm>
xk>
xi>
xd>
xb>
x`>
x^>
x\>
xZ>
xX>
xV>
xT>
xR>
xP>
xN>
xL>
xJ>
xH>
xF>
xA>
x?>
x=>
x;>
x9>
x7>
x5>
x3>
x1>
x/>
x->
x+>
x)>
x'>
x%>
x#>
x|=
xz=
xx=
xv=
xt=
xr=
xp=
xn=
xl=
xj=
xh=
xf=
xd=
xb=
x`=
x^=
z~@
z!A
x,E
x*E
x(E
1#F
1}E
1yE
1uE
1"F
1|E
1xE
1tE
x!F
x{E
xwE
xsE
x&E
x$E
x"E
1OD
x_D
x^D
x]D
x\D
x[D
xZD
xYD
xXD
xWD
xVD
xUD
xTD
xSD
xRD
xQD
xPD
1yC
x+D
x*D
x)D
x(D
x'D
x&D
x%D
x$D
x#D
x"D
x!D
x~C
x}C
x|C
x{C
xzC
1EC
xUC
xTC
xSC
xRC
xQC
xPC
xOC
xNC
xMC
xLC
xKC
xJC
xIC
xHC
xGC
xFC
1oB
x!C
x~B
x}B
x|B
x{B
xzB
xyB
xxB
xwB
xvB
xuB
xtB
xsB
xrB
xqB
xpB
1;B
xKB
xJB
xIB
xHB
xGB
xFB
xEB
xDB
xCB
xBB
xAB
x@B
x?B
x>B
x=B
x<B
1eA
xuA
xtA
xsA
xrA
xqA
xpA
xoA
xnA
xmA
xlA
xkA
xjA
xiA
xhA
xgA
xfA
11A
xAA
x@A
x?A
x>A
x=A
x<A
x;A
x:A
x9A
x8A
x7A
x6A
x5A
x4A
x3A
x2A
1qE
1mE
1iE
1eE
1pE
1lE
1hE
1dE
xoE
xkE
xgE
xcE
x,A
1aE
1]E
1YE
1`E
1\E
1XE
x_E
x[E
xWE
1UE
1QE
1ME
1TE
1PE
1LE
xSE
xOE
xKE
1IE
1EE
1AE
1HE
1DE
1@E
xGE
xCE
x?E
x*A
x(A
x&A
x$A
x"A
1=E
19E
1<E
18E
x;E
x7E
15E
11E
14E
10E
x3E
x/E
x`A
x^A
x\A
xZA
xXA
xVA
xTA
xRA
xPA
xNA
xLA
xJA
xHA
xFA
xDA
xBA
x6B
x4B
x2B
x0B
x.B
x,B
x*B
x(B
x&B
x$B
x"B
x~A
x|A
xzA
xxA
xvA
xjB
xhB
xfB
xdB
xbB
x`B
x^B
x\B
xZB
xXB
xVB
xTB
xRB
xPB
xNB
xLB
x@C
x>C
x<C
x:C
x8C
x6C
x4C
x2C
x0C
x.C
x,C
x*C
x(C
x&C
x$C
x"C
xtC
xrC
xpC
xnC
xlC
xjC
xhC
xfC
xdC
xbC
x`C
x^C
x\C
xZC
xXC
xVC
xJD
xHD
xFD
xDD
xBD
x@D
x>D
x<D
x:D
x8D
x6D
x4D
x2D
x0D
x.D
x,D
x~D
x|D
xzD
xxD
xvD
xtD
xrD
xpD
xnD
xlD
xjD
xhD
xfD
xdD
xbD
x`D
xYL
xXL
xWL
xVL
0{F
xzF
xGH
xCH
x?H
x;H
x%H
x!H
x{G
xwG
xaG
x]G
xYG
xUG
x?G
x;G
x7G
x3G
x-K
x)K
x%K
x!K
xiJ
xeJ
xaJ
x]J
xGJ
xCJ
x?J
x;J
x%J
x!J
x{I
xwI
xmM
1#N
1}M
1yM
1"N
1|M
1xM
x!N
x{M
xwM
xGM
xEM
xCM
1uM
1qM
1tM
1pM
xsM
xoM
x|L
xzL
xxL
xvL
xtL
xrL
xpL
xnL
xlL
xjL
xhL
xfL
xdL
xbL
x`L
x^L
xAM
x?M
x=M
x;M
x9M
x7M
x5M
x3M
x1M
x/M
x-M
x+M
x)M
x'M
x%M
x#M
xjM
xhM
xfM
xdM
xbM
x`M
x^M
x\M
xZM
xXM
xVM
xTM
xRM
xPM
xNM
xLM
x'N
x'Y
xcR
xbR
xaR
x`R
x_R
x^R
x]R
x\R
x[R
xZR
xYR
xXR
xWR
xVR
xUR
xTR
x3Q
x2Q
x1Q
x0Q
x/Q
x.Q
x-Q
x,Q
x+Q
x*Q
x)Q
x(Q
x'Q
x&Q
x%Q
x$Q
1#Q
x_O
x^O
x]O
x\O
x[O
xZO
xYO
xXO
xWO
xVO
xUO
xTO
xSO
xRO
xQO
xPO
1OO
1:W
19W
0'V
1&V
1rT
0qT
0_S
0^S
1%Y
1!Y
1{X
1wX
1$Y
1~X
1zX
1vX
0#Y
0}X
0yX
0uX
1]Z
1YZ
1\Z
1XZ
x[Z
xWZ
1UZ
1QZ
1MZ
1TZ
1PZ
1LZ
xSZ
xOZ
xKZ
xIZ
1&Z
1PY
x`Y
x_Y
x^Y
x]Y
x\Y
x[Y
xZY
xYY
xXY
xWY
xVY
xUY
xTY
xSY
xRY
xQY
1,Y
xKY
xIY
xGY
xEY
xCY
xAY
x?Y
x=Y
x;Y
x9Y
x7Y
x5Y
x3Y
x1Y
x/Y
x-Y
x!Z
x}Y
x{Y
xyY
xwY
xuY
xsY
xqY
xoY
xmY
xkY
xiY
xgY
xeY
xcY
xaY
0EZ
0CZ
0AZ
0?Z
0=Z
0;Z
09Z
07Z
05Z
03Z
01Z
0/Z
0-Z
0+Z
0)Z
0'Z
$end
#1
0+(
0$(
0#(
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
0IO
0ZS
0[S
0\S
0]S
0VS
0WS
0XS
0YS
0RS
0SS
0TS
0US
0bW
0^W
0aW
0]W
06S
07S
08S
09S
0:S
0;S
0<S
0=S
0>S
0?S
0@S
0AS
0BS
0CS
0DS
0ES
0KW
0LW
0MW
0NW
0OW
0PW
0QW
0RW
0SW
0TW
0UW
0VW
0WW
0XW
0YW
0ZW
0>W
0?W
0@W
0AW
0BW
0CW
0DW
0EW
0FW
0GW
0HW
0IW
0JW
0`W
0\W
0OV
0KV
0NV
0JV
0&S
0'S
0(S
0)S
0*S
0+S
0,S
0-S
0.S
0/S
00S
01S
02S
03S
04S
05S
08V
09V
0:V
0;V
0<V
0=V
0>V
0?V
0@V
0AV
0BV
0CV
0DV
0EV
0FV
0GV
0+V
0,V
0-V
0.V
0/V
00V
01V
02V
03V
04V
05V
06V
07V
0MV
0IV
0<U
08U
0;U
07U
0tR
0uR
0vR
0wR
0xR
0yR
0zR
0{R
0|R
0}R
0~R
0!S
0"S
0#S
0$S
0%S
0%U
0&U
0'U
0(U
0)U
0*U
0+U
0,U
0-U
0.U
0/U
00U
01U
02U
03U
04U
0vT
0wT
0xT
0yT
0zT
0{T
0|T
0}T
0~T
0!U
0"U
0#U
0$U
0:U
06U
0)T
0%T
0(T
0$T
0dR
0eR
0fR
0gR
0hR
0iR
0jR
0kR
0lR
0mR
0nR
0oR
0pR
0qR
0rR
0sR
0pS
0qS
0rS
0sS
0tS
0uS
0vS
0wS
0xS
0yS
0zS
0{S
0|S
0}S
0~S
0!T
0cS
0dS
0eS
0fS
0gS
0hS
0iS
0jS
0kS
0lS
0mS
0nS
0oS
0'T
0#T
0*(
0"(
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0w&
0v&
0u&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
0B(
0g$
0}'
0/&
0.&
0-&
0,&
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0_$
0e$
0`$
0d$
0c$
0a$
0b;
0c;
0d;
0e;
0f;
0g;
0h;
0i;
0j;
0k;
0l;
0m;
0n;
0o;
0p;
0q;
0R;
0S;
0T;
0U;
0V;
0W;
0X;
0Y;
0Z;
0[;
0\;
0];
0^;
0_;
0`;
0a;
0B;
0C;
0D;
0E;
0F;
0G;
0H;
0I;
0J;
0K;
0L;
0M;
0N;
0O;
0P;
0Q;
02;
03;
04;
05;
06;
07;
08;
09;
0:;
0;;
0<;
0=;
0>;
0?;
0@;
0A;
0";
0#;
0$;
0%;
0&;
0';
0(;
0);
0*;
0+;
0,;
0-;
0.;
0/;
00;
01;
0p:
0q:
0r:
0s:
0t:
0u:
0v:
0w:
0x:
0y:
0z:
0{:
0|:
0}:
0~:
0!;
0`:
0a:
0b:
0c:
0d:
0e:
0f:
0g:
0h:
0i:
0j:
0k:
0l:
0m:
0n:
0o:
0P:
0Q:
0R:
0S:
0T:
0U:
0V:
0W:
0X:
0Y:
0Z:
0[:
0\:
0]:
0^:
0_:
1*:
0C(
0|'
0;$
0<$
0=$
0>$
1?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0u6
0v6
0P+
0a/
0b/
0c/
0d/
0]/
0^/
0_/
0`/
0Y/
0Z/
0[/
0\/
0i3
0e3
0h3
0d3
0=/
0>/
0?/
0@/
0A/
0B/
0C/
0D/
0E/
0F/
0G/
0H/
0I/
0J/
0K/
0L/
0R3
0S3
0T3
0U3
0V3
0W3
0X3
0Y3
0Z3
0[3
0\3
0]3
0^3
0_3
0`3
0a3
0E3
0F3
0G3
0H3
0I3
0J3
0K3
0L3
0M3
0N3
0O3
0P3
0Q3
0g3
0c3
0V2
0R2
0U2
0Q2
0-/
0./
0//
00/
01/
02/
03/
04/
05/
06/
07/
08/
09/
0:/
0;/
0</
0?2
0@2
0A2
0B2
0C2
0D2
0E2
0F2
0G2
0H2
0I2
0J2
0K2
0L2
0M2
0N2
022
032
042
052
062
072
082
092
0:2
0;2
0<2
0=2
0>2
0T2
0P2
0C1
0?1
0B1
0>1
0{.
0|.
0}.
0~.
0!/
0"/
0#/
0$/
0%/
0&/
0'/
0(/
0)/
0*/
0+/
0,/
0,1
0-1
0.1
0/1
001
011
021
031
041
051
061
071
081
091
0:1
0;1
0}0
0~0
0!1
0"1
0#1
0$1
0%1
0&1
0'1
0(1
0)1
0*1
0+1
0A1
0=1
000
0,0
0/0
0+0
0k.
0l.
0m.
0n.
0o.
0p.
0q.
0r.
0s.
0t.
0u.
0v.
0w.
0x.
0y.
0z.
0w/
0x/
0y/
0z/
0{/
0|/
0}/
0~/
0!0
0"0
0#0
0$0
0%0
0&0
0'0
0(0
0j/
0k/
0l/
0m/
0n/
0o/
0p/
0q/
0r/
0s/
0t/
0u/
0v/
0.0
0*0
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0?(
0=(
0>(
0<(
0@(
0z4
0y4
0x4
0w4
0s$
0r$
0q$
0p$
0w$
0v$
0u$
0t$
0*$
0)$
0($
0'$
0&$
0%$
02&
01&
00&
0k$
0j$
0i$
0h$
0.(
0-(
0,(
04(
03(
0sX
0rX
0qX
0pX
06(
05(
01(
00(
0/(
0O(
010
0D1
0W2
0j3
0.5
0N$
0EM
0CM
0GM
11H
1JH
10H
1FH
1/H
1BH
1.H
1>H
1mG
1(H
1lG
1$H
1kG
1~G
1jG
1zG
1KG
1dG
1JG
1`G
1IG
1\G
1HG
1XG
1)G
1BG
1(G
1>G
1'G
1:G
1&G
16G
1~J
1/K
0mM
1'(
0IZ
0*T
0=U
0PV
0cW
0'Y
0%(
0}@
0GH
05H
0,A
19H
1EH
0CH
04H
18H
1AH
0?H
03H
17H
1=H
0;H
0~F
1vG
1'H
0%H
0qG
1uG
1#H
0!H
0pG
1tG
1}G
0{G
0oG
1sG
1yG
0wG
0}F
1TG
1cG
0aG
0OG
1SG
1_G
0]G
0NG
1RG
1[G
0YG
0MG
1QG
1WG
0UG
0|F
12G
1AG
0?G
0-G
11G
1=G
0;G
0,G
10G
19G
07G
0+G
1/G
15G
03G
0zF
0A
0h9
0f9
0;(
0:(
15R
1aP
0-!
0+!
0V
0U
0g9
0e9
09(
08(
0d<
0c<
0b<
0a<
0V<
0U<
0D
0C
0B
0[Z
0WZ
0SZ
0OZ
0KZ
0sM
0oM
0!N
0{M
0wM
0o$
0n$
0m$
0l$
0D0
0C0
0B0
0A0
0@0
0?0
0>0
0=0
0<0
0;0
0:0
090
080
070
060
050
0W1
0V1
0U1
0T1
0S1
0R1
0Q1
0P1
0O1
0N1
0M1
0L1
0K1
0J1
0I1
0H1
0j2
0i2
0h2
0g2
0f2
0e2
0d2
0c2
0b2
0a2
0`2
0_2
0^2
0]2
0\2
0[2
0}3
0|3
0{3
0z3
0y3
0x3
0w3
0v3
0u3
0t3
0s3
0r3
0q3
0p3
0o3
0n3
0'+
0&+
0%+
0$+
0#+
0"+
0!+
0~*
0}*
0|*
0{*
0z*
0y*
0x*
0w*
0v*
0C*
0B*
0A*
0@*
0/#
0.#
0-#
0,#
0+#
0*#
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0!$
0~#
0}#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0$$
0#$
0"$
0_#
0^#
0]#
0\#
0[#
0Z#
0Y#
0X#
0W#
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
0Z$
0Y$
0X$
0W$
0V$
0U$
0T$
1S$
0R$
0Q$
0P$
0O$
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
15
04
03
02
01
0<:
0;:
0::
09:
08:
07:
06:
05:
04:
03:
02:
01:
00:
0/:
0.:
0-:
0L:
0K:
0J:
0I:
0H:
0G:
0F:
0E:
0D:
0C:
0B:
0A:
0@:
0?:
0>:
0=:
0TF
0SF
0RF
0QF
0PF
0OF
0NF
0MF
0LF
0KF
0JF
0IF
0HF
0GF
0FF
0EF
0_D
0^D
0]D
0\D
0[D
0ZD
0YD
0XD
0WD
0VD
0UD
0TD
0SD
0RD
0QD
0PD
0cR
0bR
0aR
0`R
0_R
0^R
0]R
0\R
0[R
0ZR
0YR
0XR
0WR
0VR
0UR
0TR
03Q
02Q
01Q
00Q
0/Q
0.Q
0-Q
0,Q
0+Q
0*Q
0)Q
0(Q
0'Q
0&Q
0%Q
0$Q
0_O
0^O
0]O
0\O
0[O
0ZO
0YO
0XO
0WO
0VO
0UO
0TO
0SO
0RO
0QO
0PO
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0AM
0?M
0=M
0;M
09M
07M
05M
03M
01M
0/M
0-M
0+M
0)M
0'M
0%M
0#M
0i'
0h'
0g'
0f'
0e'
0d'
0c'
0b'
0a'
0`'
0_'
0^'
0]'
0\'
0['
0Z'
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0=T
0<T
0;T
0:T
09T
08T
07T
06T
05T
04T
03T
02T
01T
00T
0/T
0.T
0PU
0OU
0NU
0MU
0LU
0KU
0JU
0IU
0HU
0GU
0FU
0EU
0DU
0CU
0BU
0AU
0cV
0bV
0aV
0`V
0_V
0^V
0]V
0\V
0[V
0ZV
0YV
0XV
0WV
0VV
0UV
0TV
0vW
0uW
0tW
0sW
0rW
0qW
0pW
0oW
0nW
0mW
0lW
0kW
0jW
0iW
0hW
0gW
0~N
0}N
0|N
0{N
0zN
0yN
0xN
0wN
0vN
0uN
0tN
0sN
0rN
0qN
0pN
0oN
0<N
0;N
0:N
09N
0KY
0IY
0GY
0EY
0CY
0AY
0?Y
0=Y
0;Y
09Y
07Y
05Y
03Y
01Y
0/Y
0-Y
0`Y
0_Y
0^Y
0]Y
0\Y
0[Y
0ZY
0YY
0XY
0WY
0VY
0UY
0TY
0SY
0RY
0QY
0Y'
0X'
0W'
0V'
0U'
0T'
0S'
0R'
0Q'
0P'
0O'
0N'
0M'
0L'
0K'
0J'
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
00"
0/"
0."
0)=
0H<
0G<
15!
0"G
04G
0#G
08G
0$G
0<G
0%G
0@G
0DG
0VG
0EG
0ZG
0FG
0^G
0GG
0bG
0fG
0xG
0gG
0|G
0hG
0"H
0iG
0&H
0*H
0<H
0+H
0@H
0,H
0DH
0-H
0HH
1u7
1'8
1v7
1+8
1w7
1/8
1x7
138
0G(
0K(
0L$
0I(
0M(
0(E
0tF
0sF
0rF
0qF
0pF
0oF
0nF
0mF
0lF
0kF
0jF
0iF
0hF
0gF
0fF
0eF
0k#
0dF
0cF
0bF
0aF
0`F
0_F
0^F
0]F
0\F
0[F
0ZF
0YF
0XF
0WF
0VF
0UF
1^$
1]$
1\$
1[$
08=
07=
0X<
0W<
0W@
0U@
0S@
0Q@
0O@
0M@
0K@
0I@
0G@
0E@
0C@
0A@
0?@
0=@
0;@
09@
04@
02@
00@
0.@
0,@
0*@
0(@
0&@
0$@
0"@
0~?
0|?
0z?
0x?
0v?
0t?
0o?
0m?
0k?
0i?
0g?
0e?
0c?
0a?
0_?
0]?
0[?
0Y?
0W?
0U?
0S?
0Q?
0L?
0J?
0H?
0F?
0D?
0B?
0@?
0>?
0<?
0:?
08?
06?
04?
02?
00?
0.?
0)?
0'?
0%?
0#?
0!?
0}>
0{>
0y>
0w>
0u>
0s>
0q>
0o>
0m>
0k>
0i>
0d>
0b>
0`>
0^>
0\>
0Z>
0X>
0V>
0T>
0R>
0P>
0N>
0L>
0J>
0H>
0F>
0A>
0?>
0=>
0;>
09>
07>
05>
03>
01>
0/>
0->
0+>
0)>
0'>
0%>
0#>
0|=
0z=
0x=
0v=
0t=
0r=
0p=
0n=
0l=
0j=
0h=
0f=
0d=
0b=
0`=
0^=
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0!Z
0}Y
0{Y
0yY
0wY
0uY
0sY
0qY
0oY
0mY
0kY
0iY
0gY
0eY
0cY
0aY
0~D
0|D
0zD
0xD
0vD
0tD
0rD
0pD
0nD
0lD
0jD
0hD
0fD
0dD
0bD
0`D
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0'7
0&7
0%7
0$7
0#7
0"7
0!7
0~6
0+D
0*D
0)D
0(D
0'D
0&D
0%D
0$D
0#D
0"D
0!D
0~C
0}C
0|C
0{C
0zC
0SE
0OE
0KE
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
06#
05#
04#
03#
02#
01#
00#
0UC
0TC
0SC
0RC
0QC
0PC
0OC
0NC
0MC
0LC
0KC
0JC
0IC
0HC
0GC
0FC
0_E
0[E
0WE
0KB
0JB
0IB
0HB
0GB
0FB
0EB
0DB
0CB
0BB
0AB
0@B
0?B
0>B
0=B
0<B
0y'
0x'
0w'
0v'
0u'
0t'
0s'
0r'
0q'
0p'
0o'
0n'
0m'
0l'
0k'
0j'
0DF
0CF
0BF
0AF
0@F
0?F
0>F
0=F
0<F
0;F
0:F
09F
08F
07F
06F
05F
0D=
0C=
0f<
0e<
0N=
0M=
0L=
0K=
0t<
0s<
0r<
0q<
117
1A7
127
1E7
137
1I7
147
1M7
1S7
1c7
1T7
1g7
1U7
1k7
1V7
1o7
0};
0|;
0{;
0z;
0P=
0O=
0v<
0u<
04F
03F
02F
01F
00F
0/F
0.F
0-F
0,F
0+F
0*F
0)F
0(F
0'F
0&F
0%F
0|L
0zL
0xL
0vL
0tL
0rL
0pL
0nL
0lL
0jL
0hL
0fL
0dL
0bL
0`L
0^L
0jB
0hB
0fB
0dB
0bB
0`B
0^B
0\B
0ZB
0XB
0VB
0TB
0RB
0PB
0NB
0LB
0tC
0rC
0pC
0nC
0lC
0jC
0hC
0fC
0dC
0bC
0`C
0^C
0\C
0ZC
0XC
0VC
0!C
0~B
0}B
0|B
0{B
0zB
0yB
0xB
0wB
0vB
0uB
0tB
0sB
0rB
0qB
0pB
0JD
0HD
0FD
0DD
0BD
0@D
0>D
0<D
0:D
08D
06D
04D
02D
00D
0.D
0,D
0AA
0@A
0?A
0>A
0=A
0<A
0;A
0:A
09A
08A
07A
06A
05A
04A
03A
02A
0uA
0tA
0sA
0rA
0qA
0pA
0oA
0nA
0mA
0lA
0kA
0jA
0iA
0hA
0gA
0fA
0F=
0E=
0h<
0g<
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0R=
0Q=
06B
04B
02B
00B
0.B
0,B
0*B
0(B
0&B
0$B
0"B
0~A
0|A
0zA
0xA
0vA
0`A
0^A
0\A
0ZA
0XA
0VA
0TA
0RA
0PA
0NA
0LA
0JA
0HA
0FA
0DA
0BA
0@C
0>C
0<C
0:C
08C
06C
04C
02C
00C
0.C
0,C
0*C
0(C
0&C
0$C
0"C
0!<
0~;
0x<
0w<
0#<
0"<
0YL
0XL
0WL
0VL
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0l@
0k@
0j@
0i@
0h@
0g@
0f@
0e@
0d@
0c@
0b@
1a@
0`@
0_@
0^@
0]@
00I
0/I
0.I
0-I
0,I
0+I
0*I
0)I
0(I
0'I
0&I
0%I
0$I
0#I
0"I
0!I
0@I
0?I
0>I
0=I
0<I
0;I
0:I
09I
08I
07I
06I
05I
04I
03I
02I
01I
0D(
0E(
0fI
0xI
0gI
0|I
0hI
0"J
0iI
0&J
0*J
0<J
0+J
0@J
0,J
0DJ
0-J
0HJ
0LJ
0^J
0MJ
0bJ
0NJ
0fJ
0OJ
0jJ
0nJ
0"K
0oJ
0&K
0pJ
0*K
0qJ
0.K
1jI
1zI
1kI
1~I
1lI
1$J
1mI
1(J
1.J
1>J
1/J
1BJ
10J
1FJ
11J
1JJ
1PJ
1`J
1QJ
1dJ
1RJ
1hJ
1SJ
1lJ
1rJ
1$K
1sJ
1(K
1tJ
1,K
1uJ
10K
0G5
0Y5
0H5
0]5
0I5
0a5
0J5
0e5
0i5
0{5
0j5
0!6
0k5
0%6
0l5
0)6
0-6
0?6
0.6
0C6
0/6
0G6
006
0K6
0O6
0a6
0P6
0e6
1Q6
1U6
1i6
1k6
0R6
0m6
03&
0!)
0h6
1~(
0Y6
1f6
1]6
1b6
1\6
1L6
1=6
1H6
1<6
1D6
1;6
1@6
1:6
1*6
1y5
1&6
1x5
1"6
1w5
1|5
1v5
1f5
1W5
1b5
1V5
1^5
1U5
1Z5
1T5
0-K
0yJ
0^H
1+K
1}J
1'K
1|J
1#K
1{J
1kJ
1\J
1gJ
1[J
1cJ
1ZJ
1_J
1YJ
1IJ
1:J
1EJ
19J
1AJ
18J
1=J
17J
1'J
1vI
1#J
1uI
1}I
1tI
1yI
1sI
0NH
0wI
0oI
0{I
0pI
0!J
0qI
0%J
0bI
0;J
03J
0?J
04J
0CJ
05J
0GJ
0cI
0]J
0UJ
0aJ
0VJ
0eJ
0WJ
0iJ
0dI
0!K
0wJ
0%K
0xJ
0)K
0]H
015
0X5
0P5
0\5
0Q5
0`5
0R5
0d5
0C5
0z5
0r5
0~5
0s5
0$6
0t5
0(6
0D5
0>6
066
0B6
076
0F6
086
0J6
0E5
0`6
0X6
0d6
0}(
078
0;8
0O8
0Q8
188
1<8
1S8
1U8
0R8
1S)
0@8
1N8
1P8
1?8
1D8
168
1:8
1K8
1M8
0|(
0{(
0z(
0y(
0x(
0w(
0v(
0u(
0t(
0s(
0r(
0q(
0p(
0\H
0[H
0ZH
0YH
0XH
0WH
0VH
0UH
0TH
0SH
0RH
0QH
0PH
0OH
0-7
0?7
0.7
0C7
0/7
0G7
007
0K7
0O7
0a7
0P7
0e7
0Q7
0i7
0R7
0m7
0q7
0%8
0r7
0)8
0s7
0-8
0t7
018
158
198
1G8
1I8
0Q)
0L8
0C8
0R)
1>8
1J8
128
1#8
1.8
1"8
1*8
1!8
1&8
1~7
1n7
1_7
1j7
1^7
1f7
1]7
1b7
1\7
1L7
1=7
1H7
1<7
1D7
1;7
1@7
1:7
0}6
0>7
067
0B7
077
0F7
087
0J7
0)7
0`7
0X7
0d7
0Y7
0h7
0Z7
0l7
0*7
0$8
0z7
0(8
0{7
0,8
0|7
008
0B8
0P)
0H8
1F8
1+7
0N)
0M)
0L)
0K)
0J)
0I)
0H)
0G)
0F)
0E)
0D)
1O)
1<.
1h,
0|@
0%L
0$L
0#L
0"L
0!L
0~K
0}K
0|K
0{K
0zK
0yK
0xK
0wK
0vK
0uK
0tK
0CK
0BK
0AK
0@K
0?K
0>K
0=K
0<K
0;K
0:K
09K
08K
07K
06K
05K
04K
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
0w)
0u)
0s)
0q)
0o)
0m)
0k)
0i)
0g)
0e)
0c)
0a)
0_)
0])
0[)
0Y)
0,9
0*9
0(9
0&9
0$9
0"9
0~8
0|8
0z8
0x8
0v8
0t8
0r8
0p8
0n8
0l8
05L
04L
03L
02L
01L
00L
0/L
0.L
0-L
0,L
0+L
0*L
0)L
0(L
0'L
0&L
0SK
0RK
0QK
0PK
0OK
0NK
0MK
0LK
0KK
0JK
0IK
0HK
0GK
0FK
0EK
0DK
0EL
0DL
0CL
0BL
0AL
0@L
0?L
0>L
0=L
0<L
0;L
0:L
09L
08L
07L
06L
0cK
0bK
0aK
0`K
0_K
0^K
0]K
0\K
0[K
0ZK
0YK
0XK
0WK
0VK
0UK
0TK
0UL
0TL
0SL
0RL
0QL
0PL
0OL
0NL
0ML
0LL
0KL
0JL
0IL
0HL
0GL
0FL
0sK
0rK
0qK
0pK
0oK
0nK
0mK
0lK
0kK
0jK
0iK
0hK
0gK
0fK
0eK
0dK
1xF
0vF
0wF
0uF
0nH
0mH
0lH
0kH
0jH
0iH
0hH
0gH
0fH
0eH
0dH
0cH
0bH
0aH
0`H
0_H
0~H
0}H
0|H
0{H
0zH
0yH
0xH
0wH
0vH
0uH
0tH
0sH
0rH
0qH
0pH
0oH
0m@
0n@
0o@
0q@
0r@
0s@
0t@
0u@
b0 v@
b10 w@
b0 y@
b0 x@
0p@
b0 z@
0{@
1{@
1ZL
b0 MH
b0 l4
0n4
xp4
1t4
b0x0x {4
0t6
b0 w6
0Y@
0Z@
0[@
1Y@
1[@
b0 eX
0gX
1mX
0`#
0!:
0j9
0b#
0e#
0$:
0":
0~9
0%:
1K$
0B)
x/*
1=+
0A(
1c#
0d#
1f#
05O
04O
03O
0z6
0x6
x*5
x"5
0<+
0;+
0:+
0D&
0C&
0B&
0A&
0@&
0?&
0>&
0=&
0<&
0;&
0:&
09&
08&
07&
06&
05&
0):
0(:
0':
0&:
0o#
0n#
0s9
0r9
0m#
1l#
0&(
16O
0T*
0U*
0MN
0NN
1&E
0$E
1"E
xp,
xD.
0i#
0h#
0g#
0$A
0"A
0)(
0W8
0,E
0&A
0*A
0(A
0'N
0.*
03E
1/E
0|#
0{#
0z#
0;E
07E
0y#
0x#
0w#
0v#
0jM
0hM
0fM
0dM
0bM
0`M
0^M
0\M
0ZM
0XM
0VM
0TM
0RM
0PM
0NM
0LM
04&
0!F
0{E
0wE
0sE
0GE
0CE
0?E
0q9
0p9
0o9
0n9
0m9
0l9
1,*
1,!
0p4
0t4
1n4
b0 {4
0n4
1p4
1t4
b101 {4
0Y@
0[@
b0 \@
1/*
0c#
0f#
0u#
0t#
0s#
0r#
1*5
1"5
0&E
0"E
1p,
1D.
0oE
0kE
0gE
0cE
#50
09!
06!
0+5
0'5
0#5
0}4
0"F
0|E
0xE
0tE
0pE
0lE
0hE
0dE
0`E
0\E
0XE
0TE
0PE
0LE
0HE
0DE
0@E
0<E
08E
04E
00E
0"N
0|M
0xM
0tM
0pM
0$Y
0~X
0zX
0vX
0\Z
0XZ
0TZ
0PZ
0LZ
#100
19!
16!
1+5
1'5
1#5
1}4
1"F
1|E
1xE
1tE
1pE
1lE
1hE
1dE
1`E
1\E
1XE
1TE
1PE
1LE
1HE
1DE
1@E
1<E
18E
14E
10E
1"N
1|M
1xM
1tM
1pM
1$Y
1~X
1zX
1vX
1\Z
1XZ
1TZ
1PZ
1LZ
b0 u,
b1 u,
b10 u,
b11 u,
b100 u,
b101 u,
b110 u,
b111 u,
b1000 u,
b1001 u,
b1010 u,
b1011 u,
b1100 u,
b1101 u,
b1110 u,
b1111 u,
b10000 u,
b10001 u,
b10010 u,
b10011 u,
b10100 u,
b10101 u,
b10110 u,
b10111 u,
b11000 u,
b11001 u,
b11010 u,
b11011 u,
b11100 u,
b11101 u,
b11110 u,
b11111 u,
b100000 u,
b100001 u,
b100010 u,
b100011 u,
b100100 u,
b100101 u,
b100110 u,
b100111 u,
b101000 u,
b101001 u,
b101010 u,
b101011 u,
b101100 u,
b101101 u,
b101110 u,
b101111 u,
b110000 u,
b110001 u,
b110010 u,
b110011 u,
b110100 u,
b110101 u,
b110110 u,
b110111 u,
b111000 u,
b111001 u,
b111010 u,
b111011 u,
b111100 u,
b111101 u,
b111110 u,
b111111 u,
b1000000 u,
b1000001 u,
b1000010 u,
b1000011 u,
b1000100 u,
b1000101 u,
b1000110 u,
b1000111 u,
b1001000 u,
b1001001 u,
b1001010 u,
b1001011 u,
b1001100 u,
b1001101 u,
b1001110 u,
b1001111 u,
b1010000 u,
b1010001 u,
b1010010 u,
b1010011 u,
b1010100 u,
b1010101 u,
b1010110 u,
b1010111 u,
b1011000 u,
b1011001 u,
b1011010 u,
b1011011 u,
b1011100 u,
b1011101 u,
b1011110 u,
b1011111 u,
b1100000 u,
b1100001 u,
b1100010 u,
b1100011 u,
b1100100 u,
b1100101 u,
b1100110 u,
b1100111 u,
b1101000 u,
b1101001 u,
b1101010 u,
b1101011 u,
b1101100 u,
b1101101 u,
b1101110 u,
b1101111 u,
b1110000 u,
b1110001 u,
b1110010 u,
b1110011 u,
b1110100 u,
b1110101 u,
b1110110 u,
b1110111 u,
b1111000 u,
b1111001 u,
b1111010 u,
b1111011 u,
b1111100 u,
b1111101 u,
b1111110 u,
b1111111 u,
b10000000 u,
b10000001 u,
b10000010 u,
b10000011 u,
b10000100 u,
b10000101 u,
b10000110 u,
b10000111 u,
b10001000 u,
b10001001 u,
b10001010 u,
b10001011 u,
b10001100 u,
b10001101 u,
b10001110 u,
b10001111 u,
b10010000 u,
b10010001 u,
b10010010 u,
b10010011 u,
b10010100 u,
b10010101 u,
b10010110 u,
b10010111 u,
b10011000 u,
b10011001 u,
b10011010 u,
b10011011 u,
b10011100 u,
b10011101 u,
b10011110 u,
b10011111 u,
b10100000 u,
b10100001 u,
b10100010 u,
b10100011 u,
b10100100 u,
b10100101 u,
b10100110 u,
b10100111 u,
b10101000 u,
b10101001 u,
b10101010 u,
b10101011 u,
b10101100 u,
b10101101 u,
b10101110 u,
b10101111 u,
b10110000 u,
b10110001 u,
b10110010 u,
b10110011 u,
b10110100 u,
b10110101 u,
b10110110 u,
b10110111 u,
b10111000 u,
b10111001 u,
b10111010 u,
b10111011 u,
b10111100 u,
b10111101 u,
b10111110 u,
b10111111 u,
b11000000 u,
b11000001 u,
b11000010 u,
b11000011 u,
b11000100 u,
b11000101 u,
b11000110 u,
b11000111 u,
b11001000 u,
b11001001 u,
b11001010 u,
b11001011 u,
b11001100 u,
b11001101 u,
b11001110 u,
b11001111 u,
b11010000 u,
b11010001 u,
b11010010 u,
b11010011 u,
b11010100 u,
b11010101 u,
b11010110 u,
b11010111 u,
b11011000 u,
b11011001 u,
b11011010 u,
b11011011 u,
b11011100 u,
b11011101 u,
b11011110 u,
b11011111 u,
b11100000 u,
b11100001 u,
b11100010 u,
b11100011 u,
b11100100 u,
b11100101 u,
b11100110 u,
b11100111 u,
b11101000 u,
b11101001 u,
b11101010 u,
b11101011 u,
b11101100 u,
b11101101 u,
b11101110 u,
b11101111 u,
b11110000 u,
b11110001 u,
b11110010 u,
b11110011 u,
b11110100 u,
b11110101 u,
b11110110 u,
b11110111 u,
b11111000 u,
b11111001 u,
b11111010 u,
b11111011 u,
b11111100 u,
b11111101 u,
b11111110 u,
b11111111 u,
b100000000 u,
b0 x,
b1 x,
b10 x,
b11 x,
b100 x,
b101 x,
b110 x,
b111 x,
b1000 x,
b1001 x,
b1010 x,
b1011 x,
b1100 x,
b1101 x,
b1110 x,
b1111 x,
b10000 x,
b10001 x,
b10010 x,
b10011 x,
b10100 x,
b10101 x,
b10110 x,
b10111 x,
b11000 x,
b11001 x,
b11010 x,
b11011 x,
b11100 x,
b11101 x,
b11110 x,
b11111 x,
b100000 x,
b100001 x,
b100010 x,
b100011 x,
b100100 x,
b100101 x,
b100110 x,
b100111 x,
b101000 x,
b101001 x,
b101010 x,
b101011 x,
b101100 x,
b101101 x,
b101110 x,
b101111 x,
b110000 x,
b110001 x,
b110010 x,
b110011 x,
b110100 x,
b110101 x,
b110110 x,
b110111 x,
b111000 x,
b111001 x,
b111010 x,
b111011 x,
b111100 x,
b111101 x,
b111110 x,
b111111 x,
b1000000 x,
b1000001 x,
b1000010 x,
b1000011 x,
b1000100 x,
b1000101 x,
b1000110 x,
b1000111 x,
b1001000 x,
b1001001 x,
b1001010 x,
b1001011 x,
b1001100 x,
b1001101 x,
b1001110 x,
b1001111 x,
b1010000 x,
b1010001 x,
b1010010 x,
b1010011 x,
b1010100 x,
b1010101 x,
b1010110 x,
b1010111 x,
b1011000 x,
b1011001 x,
b1011010 x,
b1011011 x,
b1011100 x,
b1011101 x,
b1011110 x,
b1011111 x,
b1100000 x,
b1100001 x,
b1100010 x,
b1100011 x,
b1100100 x,
b1100101 x,
b1100110 x,
b1100111 x,
b1101000 x,
b1101001 x,
b1101010 x,
b1101011 x,
b1101100 x,
b1101101 x,
b1101110 x,
b1101111 x,
b1110000 x,
b1110001 x,
b1110010 x,
b1110011 x,
b1110100 x,
b1110101 x,
b1110110 x,
b1110111 x,
b1111000 x,
b1111001 x,
b1111010 x,
b1111011 x,
b1111100 x,
b1111101 x,
b1111110 x,
b1111111 x,
b10000000 x,
b10000001 x,
b10000010 x,
b10000011 x,
b10000100 x,
b10000101 x,
b10000110 x,
b10000111 x,
b10001000 x,
b10001001 x,
b10001010 x,
b10001011 x,
b10001100 x,
b10001101 x,
b10001110 x,
b10001111 x,
b10010000 x,
b10010001 x,
b10010010 x,
b10010011 x,
b10010100 x,
b10010101 x,
b10010110 x,
b10010111 x,
b10011000 x,
b10011001 x,
b10011010 x,
b10011011 x,
b10011100 x,
b10011101 x,
b10011110 x,
b10011111 x,
b10100000 x,
b10100001 x,
b10100010 x,
b10100011 x,
b10100100 x,
b10100101 x,
b10100110 x,
b10100111 x,
b10101000 x,
b10101001 x,
b10101010 x,
b10101011 x,
b10101100 x,
b10101101 x,
b10101110 x,
b10101111 x,
b10110000 x,
b10110001 x,
b10110010 x,
b10110011 x,
b10110100 x,
b10110101 x,
b10110110 x,
b10110111 x,
b10111000 x,
b10111001 x,
b10111010 x,
b10111011 x,
b10111100 x,
b10111101 x,
b10111110 x,
b10111111 x,
b11000000 x,
b11000001 x,
b11000010 x,
b11000011 x,
b11000100 x,
b11000101 x,
b11000110 x,
b11000111 x,
b11001000 x,
b11001001 x,
b11001010 x,
b11001011 x,
b11001100 x,
b11001101 x,
b11001110 x,
b11001111 x,
b11010000 x,
b11010001 x,
b11010010 x,
b11010011 x,
b11010100 x,
b11010101 x,
b11010110 x,
b11010111 x,
b11011000 x,
b11011001 x,
b11011010 x,
b11011011 x,
b11011100 x,
b11011101 x,
b11011110 x,
b11011111 x,
b11100000 x,
b11100001 x,
b11100010 x,
b11100011 x,
b11100100 x,
b11100101 x,
b11100110 x,
b11100111 x,
b11101000 x,
b11101001 x,
b11101010 x,
b11101011 x,
b11101100 x,
b11101101 x,
b11101110 x,
b11101111 x,
b11110000 x,
b11110001 x,
b11110010 x,
b11110011 x,
b11110100 x,
b11110101 x,
b11110110 x,
b11110111 x,
b11111000 x,
b11111001 x,
b11111010 x,
b11111011 x,
b11111100 x,
b11111101 x,
b11111110 x,
b11111111 x,
b100000000 x,
b0 {,
b1 {,
b10 {,
b11 {,
b100 {,
b101 {,
b110 {,
b111 {,
b1000 {,
b1001 {,
b1010 {,
b1011 {,
b1100 {,
b1101 {,
b1110 {,
b1111 {,
b10000 {,
b10001 {,
b10010 {,
b10011 {,
b10100 {,
b10101 {,
b10110 {,
b10111 {,
b11000 {,
b11001 {,
b11010 {,
b11011 {,
b11100 {,
b11101 {,
b11110 {,
b11111 {,
b100000 {,
b100001 {,
b100010 {,
b100011 {,
b100100 {,
b100101 {,
b100110 {,
b100111 {,
b101000 {,
b101001 {,
b101010 {,
b101011 {,
b101100 {,
b101101 {,
b101110 {,
b101111 {,
b110000 {,
b110001 {,
b110010 {,
b110011 {,
b110100 {,
b110101 {,
b110110 {,
b110111 {,
b111000 {,
b111001 {,
b111010 {,
b111011 {,
b111100 {,
b111101 {,
b111110 {,
b111111 {,
b1000000 {,
b1000001 {,
b1000010 {,
b1000011 {,
b1000100 {,
b1000101 {,
b1000110 {,
b1000111 {,
b1001000 {,
b1001001 {,
b1001010 {,
b1001011 {,
b1001100 {,
b1001101 {,
b1001110 {,
b1001111 {,
b1010000 {,
b1010001 {,
b1010010 {,
b1010011 {,
b1010100 {,
b1010101 {,
b1010110 {,
b1010111 {,
b1011000 {,
b1011001 {,
b1011010 {,
b1011011 {,
b1011100 {,
b1011101 {,
b1011110 {,
b1011111 {,
b1100000 {,
b1100001 {,
b1100010 {,
b1100011 {,
b1100100 {,
b1100101 {,
b1100110 {,
b1100111 {,
b1101000 {,
b1101001 {,
b1101010 {,
b1101011 {,
b1101100 {,
b1101101 {,
b1101110 {,
b1101111 {,
b1110000 {,
b1110001 {,
b1110010 {,
b1110011 {,
b1110100 {,
b1110101 {,
b1110110 {,
b1110111 {,
b1111000 {,
b1111001 {,
b1111010 {,
b1111011 {,
b1111100 {,
b1111101 {,
b1111110 {,
b1111111 {,
b10000000 {,
b10000001 {,
b10000010 {,
b10000011 {,
b10000100 {,
b10000101 {,
b10000110 {,
b10000111 {,
b10001000 {,
b10001001 {,
b10001010 {,
b10001011 {,
b10001100 {,
b10001101 {,
b10001110 {,
b10001111 {,
b10010000 {,
b10010001 {,
b10010010 {,
b10010011 {,
b10010100 {,
b10010101 {,
b10010110 {,
b10010111 {,
b10011000 {,
b10011001 {,
b10011010 {,
b10011011 {,
b10011100 {,
b10011101 {,
b10011110 {,
b10011111 {,
b10100000 {,
b10100001 {,
b10100010 {,
b10100011 {,
b10100100 {,
b10100101 {,
b10100110 {,
b10100111 {,
b10101000 {,
b10101001 {,
b10101010 {,
b10101011 {,
b10101100 {,
b10101101 {,
b10101110 {,
b10101111 {,
b10110000 {,
b10110001 {,
b10110010 {,
b10110011 {,
b10110100 {,
b10110101 {,
b10110110 {,
b10110111 {,
b10111000 {,
b10111001 {,
b10111010 {,
b10111011 {,
b10111100 {,
b10111101 {,
b10111110 {,
b10111111 {,
b11000000 {,
b11000001 {,
b11000010 {,
b11000011 {,
b11000100 {,
b11000101 {,
b11000110 {,
b11000111 {,
b11001000 {,
b11001001 {,
b11001010 {,
b11001011 {,
b11001100 {,
b11001101 {,
b11001110 {,
b11001111 {,
b11010000 {,
b11010001 {,
b11010010 {,
b11010011 {,
b11010100 {,
b11010101 {,
b11010110 {,
b11010111 {,
b11011000 {,
b11011001 {,
b11011010 {,
b11011011 {,
b11011100 {,
b11011101 {,
b11011110 {,
b11011111 {,
b11100000 {,
b11100001 {,
b11100010 {,
b11100011 {,
b11100100 {,
b11100101 {,
b11100110 {,
b11100111 {,
b11101000 {,
b11101001 {,
b11101010 {,
b11101011 {,
b11101100 {,
b11101101 {,
b11101110 {,
b11101111 {,
b11110000 {,
b11110001 {,
b11110010 {,
b11110011 {,
b11110100 {,
b11110101 {,
b11110110 {,
b11110111 {,
b11111000 {,
b11111001 {,
b11111010 {,
b11111011 {,
b11111100 {,
b11111101 {,
b11111110 {,
b11111111 {,
b100000000 {,
b0 ~,
b1 ~,
b10 ~,
b11 ~,
b100 ~,
b101 ~,
b110 ~,
b111 ~,
b1000 ~,
b1001 ~,
b1010 ~,
b1011 ~,
b1100 ~,
b1101 ~,
b1110 ~,
b1111 ~,
b10000 ~,
b10001 ~,
b10010 ~,
b10011 ~,
b10100 ~,
b10101 ~,
b10110 ~,
b10111 ~,
b11000 ~,
b11001 ~,
b11010 ~,
b11011 ~,
b11100 ~,
b11101 ~,
b11110 ~,
b11111 ~,
b100000 ~,
b100001 ~,
b100010 ~,
b100011 ~,
b100100 ~,
b100101 ~,
b100110 ~,
b100111 ~,
b101000 ~,
b101001 ~,
b101010 ~,
b101011 ~,
b101100 ~,
b101101 ~,
b101110 ~,
b101111 ~,
b110000 ~,
b110001 ~,
b110010 ~,
b110011 ~,
b110100 ~,
b110101 ~,
b110110 ~,
b110111 ~,
b111000 ~,
b111001 ~,
b111010 ~,
b111011 ~,
b111100 ~,
b111101 ~,
b111110 ~,
b111111 ~,
b1000000 ~,
b1000001 ~,
b1000010 ~,
b1000011 ~,
b1000100 ~,
b1000101 ~,
b1000110 ~,
b1000111 ~,
b1001000 ~,
b1001001 ~,
b1001010 ~,
b1001011 ~,
b1001100 ~,
b1001101 ~,
b1001110 ~,
b1001111 ~,
b1010000 ~,
b1010001 ~,
b1010010 ~,
b1010011 ~,
b1010100 ~,
b1010101 ~,
b1010110 ~,
b1010111 ~,
b1011000 ~,
b1011001 ~,
b1011010 ~,
b1011011 ~,
b1011100 ~,
b1011101 ~,
b1011110 ~,
b1011111 ~,
b1100000 ~,
b1100001 ~,
b1100010 ~,
b1100011 ~,
b1100100 ~,
b1100101 ~,
b1100110 ~,
b1100111 ~,
b1101000 ~,
b1101001 ~,
b1101010 ~,
b1101011 ~,
b1101100 ~,
b1101101 ~,
b1101110 ~,
b1101111 ~,
b1110000 ~,
b1110001 ~,
b1110010 ~,
b1110011 ~,
b1110100 ~,
b1110101 ~,
b1110110 ~,
b1110111 ~,
b1111000 ~,
b1111001 ~,
b1111010 ~,
b1111011 ~,
b1111100 ~,
b1111101 ~,
b1111110 ~,
b1111111 ~,
b10000000 ~,
b10000001 ~,
b10000010 ~,
b10000011 ~,
b10000100 ~,
b10000101 ~,
b10000110 ~,
b10000111 ~,
b10001000 ~,
b10001001 ~,
b10001010 ~,
b10001011 ~,
b10001100 ~,
b10001101 ~,
b10001110 ~,
b10001111 ~,
b10010000 ~,
b10010001 ~,
b10010010 ~,
b10010011 ~,
b10010100 ~,
b10010101 ~,
b10010110 ~,
b10010111 ~,
b10011000 ~,
b10011001 ~,
b10011010 ~,
b10011011 ~,
b10011100 ~,
b10011101 ~,
b10011110 ~,
b10011111 ~,
b10100000 ~,
b10100001 ~,
b10100010 ~,
b10100011 ~,
b10100100 ~,
b10100101 ~,
b10100110 ~,
b10100111 ~,
b10101000 ~,
b10101001 ~,
b10101010 ~,
b10101011 ~,
b10101100 ~,
b10101101 ~,
b10101110 ~,
b10101111 ~,
b10110000 ~,
b10110001 ~,
b10110010 ~,
b10110011 ~,
b10110100 ~,
b10110101 ~,
b10110110 ~,
b10110111 ~,
b10111000 ~,
b10111001 ~,
b10111010 ~,
b10111011 ~,
b10111100 ~,
b10111101 ~,
b10111110 ~,
b10111111 ~,
b11000000 ~,
b11000001 ~,
b11000010 ~,
b11000011 ~,
b11000100 ~,
b11000101 ~,
b11000110 ~,
b11000111 ~,
b11001000 ~,
b11001001 ~,
b11001010 ~,
b11001011 ~,
b11001100 ~,
b11001101 ~,
b11001110 ~,
b11001111 ~,
b11010000 ~,
b11010001 ~,
b11010010 ~,
b11010011 ~,
b11010100 ~,
b11010101 ~,
b11010110 ~,
b11010111 ~,
b11011000 ~,
b11011001 ~,
b11011010 ~,
b11011011 ~,
b11011100 ~,
b11011101 ~,
b11011110 ~,
b11011111 ~,
b11100000 ~,
b11100001 ~,
b11100010 ~,
b11100011 ~,
b11100100 ~,
b11100101 ~,
b11100110 ~,
b11100111 ~,
b11101000 ~,
b11101001 ~,
b11101010 ~,
b11101011 ~,
b11101100 ~,
b11101101 ~,
b11101110 ~,
b11101111 ~,
b11110000 ~,
b11110001 ~,
b11110010 ~,
b11110011 ~,
b11110100 ~,
b11110101 ~,
b11110110 ~,
b11110111 ~,
b11111000 ~,
b11111001 ~,
b11111010 ~,
b11111011 ~,
b11111100 ~,
b11111101 ~,
b11111110 ~,
b11111111 ~,
b100000000 ~,
b0 #-
b1 #-
b10 #-
b11 #-
b100 #-
b101 #-
b110 #-
b111 #-
b1000 #-
b1001 #-
b1010 #-
b1011 #-
b1100 #-
b1101 #-
b1110 #-
b1111 #-
b10000 #-
b10001 #-
b10010 #-
b10011 #-
b10100 #-
b10101 #-
b10110 #-
b10111 #-
b11000 #-
b11001 #-
b11010 #-
b11011 #-
b11100 #-
b11101 #-
b11110 #-
b11111 #-
b100000 #-
b100001 #-
b100010 #-
b100011 #-
b100100 #-
b100101 #-
b100110 #-
b100111 #-
b101000 #-
b101001 #-
b101010 #-
b101011 #-
b101100 #-
b101101 #-
b101110 #-
b101111 #-
b110000 #-
b110001 #-
b110010 #-
b110011 #-
b110100 #-
b110101 #-
b110110 #-
b110111 #-
b111000 #-
b111001 #-
b111010 #-
b111011 #-
b111100 #-
b111101 #-
b111110 #-
b111111 #-
b1000000 #-
b1000001 #-
b1000010 #-
b1000011 #-
b1000100 #-
b1000101 #-
b1000110 #-
b1000111 #-
b1001000 #-
b1001001 #-
b1001010 #-
b1001011 #-
b1001100 #-
b1001101 #-
b1001110 #-
b1001111 #-
b1010000 #-
b1010001 #-
b1010010 #-
b1010011 #-
b1010100 #-
b1010101 #-
b1010110 #-
b1010111 #-
b1011000 #-
b1011001 #-
b1011010 #-
b1011011 #-
b1011100 #-
b1011101 #-
b1011110 #-
b1011111 #-
b1100000 #-
b1100001 #-
b1100010 #-
b1100011 #-
b1100100 #-
b1100101 #-
b1100110 #-
b1100111 #-
b1101000 #-
b1101001 #-
b1101010 #-
b1101011 #-
b1101100 #-
b1101101 #-
b1101110 #-
b1101111 #-
b1110000 #-
b1110001 #-
b1110010 #-
b1110011 #-
b1110100 #-
b1110101 #-
b1110110 #-
b1110111 #-
b1111000 #-
b1111001 #-
b1111010 #-
b1111011 #-
b1111100 #-
b1111101 #-
b1111110 #-
b1111111 #-
b10000000 #-
b10000001 #-
b10000010 #-
b10000011 #-
b10000100 #-
b10000101 #-
b10000110 #-
b10000111 #-
b10001000 #-
b10001001 #-
b10001010 #-
b10001011 #-
b10001100 #-
b10001101 #-
b10001110 #-
b10001111 #-
b10010000 #-
b10010001 #-
b10010010 #-
b10010011 #-
b10010100 #-
b10010101 #-
b10010110 #-
b10010111 #-
b10011000 #-
b10011001 #-
b10011010 #-
b10011011 #-
b10011100 #-
b10011101 #-
b10011110 #-
b10011111 #-
b10100000 #-
b10100001 #-
b10100010 #-
b10100011 #-
b10100100 #-
b10100101 #-
b10100110 #-
b10100111 #-
b10101000 #-
b10101001 #-
b10101010 #-
b10101011 #-
b10101100 #-
b10101101 #-
b10101110 #-
b10101111 #-
b10110000 #-
b10110001 #-
b10110010 #-
b10110011 #-
b10110100 #-
b10110101 #-
b10110110 #-
b10110111 #-
b10111000 #-
b10111001 #-
b10111010 #-
b10111011 #-
b10111100 #-
b10111101 #-
b10111110 #-
b10111111 #-
b11000000 #-
b11000001 #-
b11000010 #-
b11000011 #-
b11000100 #-
b11000101 #-
b11000110 #-
b11000111 #-
b11001000 #-
b11001001 #-
b11001010 #-
b11001011 #-
b11001100 #-
b11001101 #-
b11001110 #-
b11001111 #-
b11010000 #-
b11010001 #-
b11010010 #-
b11010011 #-
b11010100 #-
b11010101 #-
b11010110 #-
b11010111 #-
b11011000 #-
b11011001 #-
b11011010 #-
b11011011 #-
b11011100 #-
b11011101 #-
b11011110 #-
b11011111 #-
b11100000 #-
b11100001 #-
b11100010 #-
b11100011 #-
b11100100 #-
b11100101 #-
b11100110 #-
b11100111 #-
b11101000 #-
b11101001 #-
b11101010 #-
b11101011 #-
b11101100 #-
b11101101 #-
b11101110 #-
b11101111 #-
b11110000 #-
b11110001 #-
b11110010 #-
b11110011 #-
b11110100 #-
b11110101 #-
b11110110 #-
b11110111 #-
b11111000 #-
b11111001 #-
b11111010 #-
b11111011 #-
b11111100 #-
b11111101 #-
b11111110 #-
b11111111 #-
b100000000 #-
b0 &-
b1 &-
b10 &-
b11 &-
b100 &-
b101 &-
b110 &-
b111 &-
b1000 &-
b1001 &-
b1010 &-
b1011 &-
b1100 &-
b1101 &-
b1110 &-
b1111 &-
b10000 &-
b10001 &-
b10010 &-
b10011 &-
b10100 &-
b10101 &-
b10110 &-
b10111 &-
b11000 &-
b11001 &-
b11010 &-
b11011 &-
b11100 &-
b11101 &-
b11110 &-
b11111 &-
b100000 &-
b100001 &-
b100010 &-
b100011 &-
b100100 &-
b100101 &-
b100110 &-
b100111 &-
b101000 &-
b101001 &-
b101010 &-
b101011 &-
b101100 &-
b101101 &-
b101110 &-
b101111 &-
b110000 &-
b110001 &-
b110010 &-
b110011 &-
b110100 &-
b110101 &-
b110110 &-
b110111 &-
b111000 &-
b111001 &-
b111010 &-
b111011 &-
b111100 &-
b111101 &-
b111110 &-
b111111 &-
b1000000 &-
b1000001 &-
b1000010 &-
b1000011 &-
b1000100 &-
b1000101 &-
b1000110 &-
b1000111 &-
b1001000 &-
b1001001 &-
b1001010 &-
b1001011 &-
b1001100 &-
b1001101 &-
b1001110 &-
b1001111 &-
b1010000 &-
b1010001 &-
b1010010 &-
b1010011 &-
b1010100 &-
b1010101 &-
b1010110 &-
b1010111 &-
b1011000 &-
b1011001 &-
b1011010 &-
b1011011 &-
b1011100 &-
b1011101 &-
b1011110 &-
b1011111 &-
b1100000 &-
b1100001 &-
b1100010 &-
b1100011 &-
b1100100 &-
b1100101 &-
b1100110 &-
b1100111 &-
b1101000 &-
b1101001 &-
b1101010 &-
b1101011 &-
b1101100 &-
b1101101 &-
b1101110 &-
b1101111 &-
b1110000 &-
b1110001 &-
b1110010 &-
b1110011 &-
b1110100 &-
b1110101 &-
b1110110 &-
b1110111 &-
b1111000 &-
b1111001 &-
b1111010 &-
b1111011 &-
b1111100 &-
b1111101 &-
b1111110 &-
b1111111 &-
b10000000 &-
b10000001 &-
b10000010 &-
b10000011 &-
b10000100 &-
b10000101 &-
b10000110 &-
b10000111 &-
b10001000 &-
b10001001 &-
b10001010 &-
b10001011 &-
b10001100 &-
b10001101 &-
b10001110 &-
b10001111 &-
b10010000 &-
b10010001 &-
b10010010 &-
b10010011 &-
b10010100 &-
b10010101 &-
b10010110 &-
b10010111 &-
b10011000 &-
b10011001 &-
b10011010 &-
b10011011 &-
b10011100 &-
b10011101 &-
b10011110 &-
b10011111 &-
b10100000 &-
b10100001 &-
b10100010 &-
b10100011 &-
b10100100 &-
b10100101 &-
b10100110 &-
b10100111 &-
b10101000 &-
b10101001 &-
b10101010 &-
b10101011 &-
b10101100 &-
b10101101 &-
b10101110 &-
b10101111 &-
b10110000 &-
b10110001 &-
b10110010 &-
b10110011 &-
b10110100 &-
b10110101 &-
b10110110 &-
b10110111 &-
b10111000 &-
b10111001 &-
b10111010 &-
b10111011 &-
b10111100 &-
b10111101 &-
b10111110 &-
b10111111 &-
b11000000 &-
b11000001 &-
b11000010 &-
b11000011 &-
b11000100 &-
b11000101 &-
b11000110 &-
b11000111 &-
b11001000 &-
b11001001 &-
b11001010 &-
b11001011 &-
b11001100 &-
b11001101 &-
b11001110 &-
b11001111 &-
b11010000 &-
b11010001 &-
b11010010 &-
b11010011 &-
b11010100 &-
b11010101 &-
b11010110 &-
b11010111 &-
b11011000 &-
b11011001 &-
b11011010 &-
b11011011 &-
b11011100 &-
b11011101 &-
b11011110 &-
b11011111 &-
b11100000 &-
b11100001 &-
b11100010 &-
b11100011 &-
b11100100 &-
b11100101 &-
b11100110 &-
b11100111 &-
b11101000 &-
b11101001 &-
b11101010 &-
b11101011 &-
b11101100 &-
b11101101 &-
b11101110 &-
b11101111 &-
b11110000 &-
b11110001 &-
b11110010 &-
b11110011 &-
b11110100 &-
b11110101 &-
b11110110 &-
b11110111 &-
b11111000 &-
b11111001 &-
b11111010 &-
b11111011 &-
b11111100 &-
b11111101 &-
b11111110 &-
b11111111 &-
b100000000 &-
b0 (-
b1 (-
b10 (-
b11 (-
b100 (-
b101 (-
b110 (-
b111 (-
b1000 (-
b1001 (-
b1010 (-
b1011 (-
b1100 (-
b1101 (-
b1110 (-
b1111 (-
b10000 (-
b10001 (-
b10010 (-
b10011 (-
b10100 (-
b10101 (-
b10110 (-
b10111 (-
b11000 (-
b11001 (-
b11010 (-
b11011 (-
b11100 (-
b11101 (-
b11110 (-
b11111 (-
b100000 (-
b100001 (-
b100010 (-
b100011 (-
b100100 (-
b100101 (-
b100110 (-
b100111 (-
b101000 (-
b101001 (-
b101010 (-
b101011 (-
b101100 (-
b101101 (-
b101110 (-
b101111 (-
b110000 (-
b110001 (-
b110010 (-
b110011 (-
b110100 (-
b110101 (-
b110110 (-
b110111 (-
b111000 (-
b111001 (-
b111010 (-
b111011 (-
b111100 (-
b111101 (-
b111110 (-
b111111 (-
b1000000 (-
b1000001 (-
b1000010 (-
b1000011 (-
b1000100 (-
b1000101 (-
b1000110 (-
b1000111 (-
b1001000 (-
b1001001 (-
b1001010 (-
b1001011 (-
b1001100 (-
b1001101 (-
b1001110 (-
b1001111 (-
b1010000 (-
b1010001 (-
b1010010 (-
b1010011 (-
b1010100 (-
b1010101 (-
b1010110 (-
b1010111 (-
b1011000 (-
b1011001 (-
b1011010 (-
b1011011 (-
b1011100 (-
b1011101 (-
b1011110 (-
b1011111 (-
b1100000 (-
b1100001 (-
b1100010 (-
b1100011 (-
b1100100 (-
b1100101 (-
b1100110 (-
b1100111 (-
b1101000 (-
b1101001 (-
b1101010 (-
b1101011 (-
b1101100 (-
b1101101 (-
b1101110 (-
b1101111 (-
b1110000 (-
b1110001 (-
b1110010 (-
b1110011 (-
b1110100 (-
b1110101 (-
b1110110 (-
b1110111 (-
b1111000 (-
b1111001 (-
b1111010 (-
b1111011 (-
b1111100 (-
b1111101 (-
b1111110 (-
b1111111 (-
b10000000 (-
b10000001 (-
b10000010 (-
b10000011 (-
b10000100 (-
b10000101 (-
b10000110 (-
b10000111 (-
b10001000 (-
b10001001 (-
b10001010 (-
b10001011 (-
b10001100 (-
b10001101 (-
b10001110 (-
b10001111 (-
b10010000 (-
b10010001 (-
b10010010 (-
b10010011 (-
b10010100 (-
b10010101 (-
b10010110 (-
b10010111 (-
b10011000 (-
b10011001 (-
b10011010 (-
b10011011 (-
b10011100 (-
b10011101 (-
b10011110 (-
b10011111 (-
b10100000 (-
b10100001 (-
b10100010 (-
b10100011 (-
b10100100 (-
b10100101 (-
b10100110 (-
b10100111 (-
b10101000 (-
b10101001 (-
b10101010 (-
b10101011 (-
b10101100 (-
b10101101 (-
b10101110 (-
b10101111 (-
b10110000 (-
b10110001 (-
b10110010 (-
b10110011 (-
b10110100 (-
b10110101 (-
b10110110 (-
b10110111 (-
b10111000 (-
b10111001 (-
b10111010 (-
b10111011 (-
b10111100 (-
b10111101 (-
b10111110 (-
b10111111 (-
b11000000 (-
b11000001 (-
b11000010 (-
b11000011 (-
b11000100 (-
b11000101 (-
b11000110 (-
b11000111 (-
b11001000 (-
b11001001 (-
b11001010 (-
b11001011 (-
b11001100 (-
b11001101 (-
b11001110 (-
b11001111 (-
b11010000 (-
b11010001 (-
b11010010 (-
b11010011 (-
b11010100 (-
b11010101 (-
b11010110 (-
b11010111 (-
b11011000 (-
b11011001 (-
b11011010 (-
b11011011 (-
b11011100 (-
b11011101 (-
b11011110 (-
b11011111 (-
b11100000 (-
b11100001 (-
b11100010 (-
b11100011 (-
b11100100 (-
b11100101 (-
b11100110 (-
b11100111 (-
b11101000 (-
b11101001 (-
b11101010 (-
b11101011 (-
b11101100 (-
b11101101 (-
b11101110 (-
b11101111 (-
b11110000 (-
b11110001 (-
b11110010 (-
b11110011 (-
b11110100 (-
b11110101 (-
b11110110 (-
b11110111 (-
b11111000 (-
b11111001 (-
b11111010 (-
b11111011 (-
b11111100 (-
b11111101 (-
b11111110 (-
b11111111 (-
b100000000 (-
b0 I.
b1 I.
b10 I.
b11 I.
b100 I.
b101 I.
b110 I.
b111 I.
b1000 I.
b1001 I.
b1010 I.
b1011 I.
b1100 I.
b1101 I.
b1110 I.
b1111 I.
b10000 I.
b10001 I.
b10010 I.
b10011 I.
b10100 I.
b10101 I.
b10110 I.
b10111 I.
b11000 I.
b11001 I.
b11010 I.
b11011 I.
b11100 I.
b11101 I.
b11110 I.
b11111 I.
b100000 I.
b100001 I.
b100010 I.
b100011 I.
b100100 I.
b100101 I.
b100110 I.
b100111 I.
b101000 I.
b101001 I.
b101010 I.
b101011 I.
b101100 I.
b101101 I.
b101110 I.
b101111 I.
b110000 I.
b110001 I.
b110010 I.
b110011 I.
b110100 I.
b110101 I.
b110110 I.
b110111 I.
b111000 I.
b111001 I.
b111010 I.
b111011 I.
b111100 I.
b111101 I.
b111110 I.
b111111 I.
b1000000 I.
b1000001 I.
b1000010 I.
b1000011 I.
b1000100 I.
b1000101 I.
b1000110 I.
b1000111 I.
b1001000 I.
b1001001 I.
b1001010 I.
b1001011 I.
b1001100 I.
b1001101 I.
b1001110 I.
b1001111 I.
b1010000 I.
b1010001 I.
b1010010 I.
b1010011 I.
b1010100 I.
b1010101 I.
b1010110 I.
b1010111 I.
b1011000 I.
b1011001 I.
b1011010 I.
b1011011 I.
b1011100 I.
b1011101 I.
b1011110 I.
b1011111 I.
b1100000 I.
b1100001 I.
b1100010 I.
b1100011 I.
b1100100 I.
b1100101 I.
b1100110 I.
b1100111 I.
b1101000 I.
b1101001 I.
b1101010 I.
b1101011 I.
b1101100 I.
b1101101 I.
b1101110 I.
b1101111 I.
b1110000 I.
b1110001 I.
b1110010 I.
b1110011 I.
b1110100 I.
b1110101 I.
b1110110 I.
b1110111 I.
b1111000 I.
b1111001 I.
b1111010 I.
b1111011 I.
b1111100 I.
b1111101 I.
b1111110 I.
b1111111 I.
b10000000 I.
b10000001 I.
b10000010 I.
b10000011 I.
b10000100 I.
b10000101 I.
b10000110 I.
b10000111 I.
b10001000 I.
b10001001 I.
b10001010 I.
b10001011 I.
b10001100 I.
b10001101 I.
b10001110 I.
b10001111 I.
b10010000 I.
b10010001 I.
b10010010 I.
b10010011 I.
b10010100 I.
b10010101 I.
b10010110 I.
b10010111 I.
b10011000 I.
b10011001 I.
b10011010 I.
b10011011 I.
b10011100 I.
b10011101 I.
b10011110 I.
b10011111 I.
b10100000 I.
b10100001 I.
b10100010 I.
b10100011 I.
b10100100 I.
b10100101 I.
b10100110 I.
b10100111 I.
b10101000 I.
b10101001 I.
b10101010 I.
b10101011 I.
b10101100 I.
b10101101 I.
b10101110 I.
b10101111 I.
b10110000 I.
b10110001 I.
b10110010 I.
b10110011 I.
b10110100 I.
b10110101 I.
b10110110 I.
b10110111 I.
b10111000 I.
b10111001 I.
b10111010 I.
b10111011 I.
b10111100 I.
b10111101 I.
b10111110 I.
b10111111 I.
b11000000 I.
b11000001 I.
b11000010 I.
b11000011 I.
b11000100 I.
b11000101 I.
b11000110 I.
b11000111 I.
b11001000 I.
b11001001 I.
b11001010 I.
b11001011 I.
b11001100 I.
b11001101 I.
b11001110 I.
b11001111 I.
b11010000 I.
b11010001 I.
b11010010 I.
b11010011 I.
b11010100 I.
b11010101 I.
b11010110 I.
b11010111 I.
b11011000 I.
b11011001 I.
b11011010 I.
b11011011 I.
b11011100 I.
b11011101 I.
b11011110 I.
b11011111 I.
b11100000 I.
b11100001 I.
b11100010 I.
b11100011 I.
b11100100 I.
b11100101 I.
b11100110 I.
b11100111 I.
b11101000 I.
b11101001 I.
b11101010 I.
b11101011 I.
b11101100 I.
b11101101 I.
b11101110 I.
b11101111 I.
b11110000 I.
b11110001 I.
b11110010 I.
b11110011 I.
b11110100 I.
b11110101 I.
b11110110 I.
b11110111 I.
b11111000 I.
b11111001 I.
b11111010 I.
b11111011 I.
b11111100 I.
b11111101 I.
b11111110 I.
b11111111 I.
b100000000 I.
b0 L.
b1 L.
b10 L.
b11 L.
b100 L.
b101 L.
b110 L.
b111 L.
b1000 L.
b1001 L.
b1010 L.
b1011 L.
b1100 L.
b1101 L.
b1110 L.
b1111 L.
b10000 L.
b10001 L.
b10010 L.
b10011 L.
b10100 L.
b10101 L.
b10110 L.
b10111 L.
b11000 L.
b11001 L.
b11010 L.
b11011 L.
b11100 L.
b11101 L.
b11110 L.
b11111 L.
b100000 L.
b100001 L.
b100010 L.
b100011 L.
b100100 L.
b100101 L.
b100110 L.
b100111 L.
b101000 L.
b101001 L.
b101010 L.
b101011 L.
b101100 L.
b101101 L.
b101110 L.
b101111 L.
b110000 L.
b110001 L.
b110010 L.
b110011 L.
b110100 L.
b110101 L.
b110110 L.
b110111 L.
b111000 L.
b111001 L.
b111010 L.
b111011 L.
b111100 L.
b111101 L.
b111110 L.
b111111 L.
b1000000 L.
b1000001 L.
b1000010 L.
b1000011 L.
b1000100 L.
b1000101 L.
b1000110 L.
b1000111 L.
b1001000 L.
b1001001 L.
b1001010 L.
b1001011 L.
b1001100 L.
b1001101 L.
b1001110 L.
b1001111 L.
b1010000 L.
b1010001 L.
b1010010 L.
b1010011 L.
b1010100 L.
b1010101 L.
b1010110 L.
b1010111 L.
b1011000 L.
b1011001 L.
b1011010 L.
b1011011 L.
b1011100 L.
b1011101 L.
b1011110 L.
b1011111 L.
b1100000 L.
b1100001 L.
b1100010 L.
b1100011 L.
b1100100 L.
b1100101 L.
b1100110 L.
b1100111 L.
b1101000 L.
b1101001 L.
b1101010 L.
b1101011 L.
b1101100 L.
b1101101 L.
b1101110 L.
b1101111 L.
b1110000 L.
b1110001 L.
b1110010 L.
b1110011 L.
b1110100 L.
b1110101 L.
b1110110 L.
b1110111 L.
b1111000 L.
b1111001 L.
b1111010 L.
b1111011 L.
b1111100 L.
b1111101 L.
b1111110 L.
b1111111 L.
b10000000 L.
b10000001 L.
b10000010 L.
b10000011 L.
b10000100 L.
b10000101 L.
b10000110 L.
b10000111 L.
b10001000 L.
b10001001 L.
b10001010 L.
b10001011 L.
b10001100 L.
b10001101 L.
b10001110 L.
b10001111 L.
b10010000 L.
b10010001 L.
b10010010 L.
b10010011 L.
b10010100 L.
b10010101 L.
b10010110 L.
b10010111 L.
b10011000 L.
b10011001 L.
b10011010 L.
b10011011 L.
b10011100 L.
b10011101 L.
b10011110 L.
b10011111 L.
b10100000 L.
b10100001 L.
b10100010 L.
b10100011 L.
b10100100 L.
b10100101 L.
b10100110 L.
b10100111 L.
b10101000 L.
b10101001 L.
b10101010 L.
b10101011 L.
b10101100 L.
b10101101 L.
b10101110 L.
b10101111 L.
b10110000 L.
b10110001 L.
b10110010 L.
b10110011 L.
b10110100 L.
b10110101 L.
b10110110 L.
b10110111 L.
b10111000 L.
b10111001 L.
b10111010 L.
b10111011 L.
b10111100 L.
b10111101 L.
b10111110 L.
b10111111 L.
b11000000 L.
b11000001 L.
b11000010 L.
b11000011 L.
b11000100 L.
b11000101 L.
b11000110 L.
b11000111 L.
b11001000 L.
b11001001 L.
b11001010 L.
b11001011 L.
b11001100 L.
b11001101 L.
b11001110 L.
b11001111 L.
b11010000 L.
b11010001 L.
b11010010 L.
b11010011 L.
b11010100 L.
b11010101 L.
b11010110 L.
b11010111 L.
b11011000 L.
b11011001 L.
b11011010 L.
b11011011 L.
b11011100 L.
b11011101 L.
b11011110 L.
b11011111 L.
b11100000 L.
b11100001 L.
b11100010 L.
b11100011 L.
b11100100 L.
b11100101 L.
b11100110 L.
b11100111 L.
b11101000 L.
b11101001 L.
b11101010 L.
b11101011 L.
b11101100 L.
b11101101 L.
b11101110 L.
b11101111 L.
b11110000 L.
b11110001 L.
b11110010 L.
b11110011 L.
b11110100 L.
b11110101 L.
b11110110 L.
b11110111 L.
b11111000 L.
b11111001 L.
b11111010 L.
b11111011 L.
b11111100 L.
b11111101 L.
b11111110 L.
b11111111 L.
b100000000 L.
b0 O.
b1 O.
b10 O.
b11 O.
b100 O.
b101 O.
b110 O.
b111 O.
b1000 O.
b1001 O.
b1010 O.
b1011 O.
b1100 O.
b1101 O.
b1110 O.
b1111 O.
b10000 O.
b10001 O.
b10010 O.
b10011 O.
b10100 O.
b10101 O.
b10110 O.
b10111 O.
b11000 O.
b11001 O.
b11010 O.
b11011 O.
b11100 O.
b11101 O.
b11110 O.
b11111 O.
b100000 O.
b100001 O.
b100010 O.
b100011 O.
b100100 O.
b100101 O.
b100110 O.
b100111 O.
b101000 O.
b101001 O.
b101010 O.
b101011 O.
b101100 O.
b101101 O.
b101110 O.
b101111 O.
b110000 O.
b110001 O.
b110010 O.
b110011 O.
b110100 O.
b110101 O.
b110110 O.
b110111 O.
b111000 O.
b111001 O.
b111010 O.
b111011 O.
b111100 O.
b111101 O.
b111110 O.
b111111 O.
b1000000 O.
b1000001 O.
b1000010 O.
b1000011 O.
b1000100 O.
b1000101 O.
b1000110 O.
b1000111 O.
b1001000 O.
b1001001 O.
b1001010 O.
b1001011 O.
b1001100 O.
b1001101 O.
b1001110 O.
b1001111 O.
b1010000 O.
b1010001 O.
b1010010 O.
b1010011 O.
b1010100 O.
b1010101 O.
b1010110 O.
b1010111 O.
b1011000 O.
b1011001 O.
b1011010 O.
b1011011 O.
b1011100 O.
b1011101 O.
b1011110 O.
b1011111 O.
b1100000 O.
b1100001 O.
b1100010 O.
b1100011 O.
b1100100 O.
b1100101 O.
b1100110 O.
b1100111 O.
b1101000 O.
b1101001 O.
b1101010 O.
b1101011 O.
b1101100 O.
b1101101 O.
b1101110 O.
b1101111 O.
b1110000 O.
b1110001 O.
b1110010 O.
b1110011 O.
b1110100 O.
b1110101 O.
b1110110 O.
b1110111 O.
b1111000 O.
b1111001 O.
b1111010 O.
b1111011 O.
b1111100 O.
b1111101 O.
b1111110 O.
b1111111 O.
b10000000 O.
b10000001 O.
b10000010 O.
b10000011 O.
b10000100 O.
b10000101 O.
b10000110 O.
b10000111 O.
b10001000 O.
b10001001 O.
b10001010 O.
b10001011 O.
b10001100 O.
b10001101 O.
b10001110 O.
b10001111 O.
b10010000 O.
b10010001 O.
b10010010 O.
b10010011 O.
b10010100 O.
b10010101 O.
b10010110 O.
b10010111 O.
b10011000 O.
b10011001 O.
b10011010 O.
b10011011 O.
b10011100 O.
b10011101 O.
b10011110 O.
b10011111 O.
b10100000 O.
b10100001 O.
b10100010 O.
b10100011 O.
b10100100 O.
b10100101 O.
b10100110 O.
b10100111 O.
b10101000 O.
b10101001 O.
b10101010 O.
b10101011 O.
b10101100 O.
b10101101 O.
b10101110 O.
b10101111 O.
b10110000 O.
b10110001 O.
b10110010 O.
b10110011 O.
b10110100 O.
b10110101 O.
b10110110 O.
b10110111 O.
b10111000 O.
b10111001 O.
b10111010 O.
b10111011 O.
b10111100 O.
b10111101 O.
b10111110 O.
b10111111 O.
b11000000 O.
b11000001 O.
b11000010 O.
b11000011 O.
b11000100 O.
b11000101 O.
b11000110 O.
b11000111 O.
b11001000 O.
b11001001 O.
b11001010 O.
b11001011 O.
b11001100 O.
b11001101 O.
b11001110 O.
b11001111 O.
b11010000 O.
b11010001 O.
b11010010 O.
b11010011 O.
b11010100 O.
b11010101 O.
b11010110 O.
b11010111 O.
b11011000 O.
b11011001 O.
b11011010 O.
b11011011 O.
b11011100 O.
b11011101 O.
b11011110 O.
b11011111 O.
b11100000 O.
b11100001 O.
b11100010 O.
b11100011 O.
b11100100 O.
b11100101 O.
b11100110 O.
b11100111 O.
b11101000 O.
b11101001 O.
b11101010 O.
b11101011 O.
b11101100 O.
b11101101 O.
b11101110 O.
b11101111 O.
b11110000 O.
b11110001 O.
b11110010 O.
b11110011 O.
b11110100 O.
b11110101 O.
b11110110 O.
b11110111 O.
b11111000 O.
b11111001 O.
b11111010 O.
b11111011 O.
b11111100 O.
b11111101 O.
b11111110 O.
b11111111 O.
b100000000 O.
b0 R.
b1 R.
b10 R.
b11 R.
b100 R.
b101 R.
b110 R.
b111 R.
b1000 R.
b1001 R.
b1010 R.
b1011 R.
b1100 R.
b1101 R.
b1110 R.
b1111 R.
b10000 R.
b10001 R.
b10010 R.
b10011 R.
b10100 R.
b10101 R.
b10110 R.
b10111 R.
b11000 R.
b11001 R.
b11010 R.
b11011 R.
b11100 R.
b11101 R.
b11110 R.
b11111 R.
b100000 R.
b100001 R.
b100010 R.
b100011 R.
b100100 R.
b100101 R.
b100110 R.
b100111 R.
b101000 R.
b101001 R.
b101010 R.
b101011 R.
b101100 R.
b101101 R.
b101110 R.
b101111 R.
b110000 R.
b110001 R.
b110010 R.
b110011 R.
b110100 R.
b110101 R.
b110110 R.
b110111 R.
b111000 R.
b111001 R.
b111010 R.
b111011 R.
b111100 R.
b111101 R.
b111110 R.
b111111 R.
b1000000 R.
b1000001 R.
b1000010 R.
b1000011 R.
b1000100 R.
b1000101 R.
b1000110 R.
b1000111 R.
b1001000 R.
b1001001 R.
b1001010 R.
b1001011 R.
b1001100 R.
b1001101 R.
b1001110 R.
b1001111 R.
b1010000 R.
b1010001 R.
b1010010 R.
b1010011 R.
b1010100 R.
b1010101 R.
b1010110 R.
b1010111 R.
b1011000 R.
b1011001 R.
b1011010 R.
b1011011 R.
b1011100 R.
b1011101 R.
b1011110 R.
b1011111 R.
b1100000 R.
b1100001 R.
b1100010 R.
b1100011 R.
b1100100 R.
b1100101 R.
b1100110 R.
b1100111 R.
b1101000 R.
b1101001 R.
b1101010 R.
b1101011 R.
b1101100 R.
b1101101 R.
b1101110 R.
b1101111 R.
b1110000 R.
b1110001 R.
b1110010 R.
b1110011 R.
b1110100 R.
b1110101 R.
b1110110 R.
b1110111 R.
b1111000 R.
b1111001 R.
b1111010 R.
b1111011 R.
b1111100 R.
b1111101 R.
b1111110 R.
b1111111 R.
b10000000 R.
b10000001 R.
b10000010 R.
b10000011 R.
b10000100 R.
b10000101 R.
b10000110 R.
b10000111 R.
b10001000 R.
b10001001 R.
b10001010 R.
b10001011 R.
b10001100 R.
b10001101 R.
b10001110 R.
b10001111 R.
b10010000 R.
b10010001 R.
b10010010 R.
b10010011 R.
b10010100 R.
b10010101 R.
b10010110 R.
b10010111 R.
b10011000 R.
b10011001 R.
b10011010 R.
b10011011 R.
b10011100 R.
b10011101 R.
b10011110 R.
b10011111 R.
b10100000 R.
b10100001 R.
b10100010 R.
b10100011 R.
b10100100 R.
b10100101 R.
b10100110 R.
b10100111 R.
b10101000 R.
b10101001 R.
b10101010 R.
b10101011 R.
b10101100 R.
b10101101 R.
b10101110 R.
b10101111 R.
b10110000 R.
b10110001 R.
b10110010 R.
b10110011 R.
b10110100 R.
b10110101 R.
b10110110 R.
b10110111 R.
b10111000 R.
b10111001 R.
b10111010 R.
b10111011 R.
b10111100 R.
b10111101 R.
b10111110 R.
b10111111 R.
b11000000 R.
b11000001 R.
b11000010 R.
b11000011 R.
b11000100 R.
b11000101 R.
b11000110 R.
b11000111 R.
b11001000 R.
b11001001 R.
b11001010 R.
b11001011 R.
b11001100 R.
b11001101 R.
b11001110 R.
b11001111 R.
b11010000 R.
b11010001 R.
b11010010 R.
b11010011 R.
b11010100 R.
b11010101 R.
b11010110 R.
b11010111 R.
b11011000 R.
b11011001 R.
b11011010 R.
b11011011 R.
b11011100 R.
b11011101 R.
b11011110 R.
b11011111 R.
b11100000 R.
b11100001 R.
b11100010 R.
b11100011 R.
b11100100 R.
b11100101 R.
b11100110 R.
b11100111 R.
b11101000 R.
b11101001 R.
b11101010 R.
b11101011 R.
b11101100 R.
b11101101 R.
b11101110 R.
b11101111 R.
b11110000 R.
b11110001 R.
b11110010 R.
b11110011 R.
b11110100 R.
b11110101 R.
b11110110 R.
b11110111 R.
b11111000 R.
b11111001 R.
b11111010 R.
b11111011 R.
b11111100 R.
b11111101 R.
b11111110 R.
b11111111 R.
b100000000 R.
b0 U.
b1 U.
b10 U.
b11 U.
b100 U.
b101 U.
b110 U.
b111 U.
b1000 U.
b1001 U.
b1010 U.
b1011 U.
b1100 U.
b1101 U.
b1110 U.
b1111 U.
b10000 U.
b10001 U.
b10010 U.
b10011 U.
b10100 U.
b10101 U.
b10110 U.
b10111 U.
b11000 U.
b11001 U.
b11010 U.
b11011 U.
b11100 U.
b11101 U.
b11110 U.
b11111 U.
b100000 U.
b100001 U.
b100010 U.
b100011 U.
b100100 U.
b100101 U.
b100110 U.
b100111 U.
b101000 U.
b101001 U.
b101010 U.
b101011 U.
b101100 U.
b101101 U.
b101110 U.
b101111 U.
b110000 U.
b110001 U.
b110010 U.
b110011 U.
b110100 U.
b110101 U.
b110110 U.
b110111 U.
b111000 U.
b111001 U.
b111010 U.
b111011 U.
b111100 U.
b111101 U.
b111110 U.
b111111 U.
b1000000 U.
b1000001 U.
b1000010 U.
b1000011 U.
b1000100 U.
b1000101 U.
b1000110 U.
b1000111 U.
b1001000 U.
b1001001 U.
b1001010 U.
b1001011 U.
b1001100 U.
b1001101 U.
b1001110 U.
b1001111 U.
b1010000 U.
b1010001 U.
b1010010 U.
b1010011 U.
b1010100 U.
b1010101 U.
b1010110 U.
b1010111 U.
b1011000 U.
b1011001 U.
b1011010 U.
b1011011 U.
b1011100 U.
b1011101 U.
b1011110 U.
b1011111 U.
b1100000 U.
b1100001 U.
b1100010 U.
b1100011 U.
b1100100 U.
b1100101 U.
b1100110 U.
b1100111 U.
b1101000 U.
b1101001 U.
b1101010 U.
b1101011 U.
b1101100 U.
b1101101 U.
b1101110 U.
b1101111 U.
b1110000 U.
b1110001 U.
b1110010 U.
b1110011 U.
b1110100 U.
b1110101 U.
b1110110 U.
b1110111 U.
b1111000 U.
b1111001 U.
b1111010 U.
b1111011 U.
b1111100 U.
b1111101 U.
b1111110 U.
b1111111 U.
b10000000 U.
b10000001 U.
b10000010 U.
b10000011 U.
b10000100 U.
b10000101 U.
b10000110 U.
b10000111 U.
b10001000 U.
b10001001 U.
b10001010 U.
b10001011 U.
b10001100 U.
b10001101 U.
b10001110 U.
b10001111 U.
b10010000 U.
b10010001 U.
b10010010 U.
b10010011 U.
b10010100 U.
b10010101 U.
b10010110 U.
b10010111 U.
b10011000 U.
b10011001 U.
b10011010 U.
b10011011 U.
b10011100 U.
b10011101 U.
b10011110 U.
b10011111 U.
b10100000 U.
b10100001 U.
b10100010 U.
b10100011 U.
b10100100 U.
b10100101 U.
b10100110 U.
b10100111 U.
b10101000 U.
b10101001 U.
b10101010 U.
b10101011 U.
b10101100 U.
b10101101 U.
b10101110 U.
b10101111 U.
b10110000 U.
b10110001 U.
b10110010 U.
b10110011 U.
b10110100 U.
b10110101 U.
b10110110 U.
b10110111 U.
b10111000 U.
b10111001 U.
b10111010 U.
b10111011 U.
b10111100 U.
b10111101 U.
b10111110 U.
b10111111 U.
b11000000 U.
b11000001 U.
b11000010 U.
b11000011 U.
b11000100 U.
b11000101 U.
b11000110 U.
b11000111 U.
b11001000 U.
b11001001 U.
b11001010 U.
b11001011 U.
b11001100 U.
b11001101 U.
b11001110 U.
b11001111 U.
b11010000 U.
b11010001 U.
b11010010 U.
b11010011 U.
b11010100 U.
b11010101 U.
b11010110 U.
b11010111 U.
b11011000 U.
b11011001 U.
b11011010 U.
b11011011 U.
b11011100 U.
b11011101 U.
b11011110 U.
b11011111 U.
b11100000 U.
b11100001 U.
b11100010 U.
b11100011 U.
b11100100 U.
b11100101 U.
b11100110 U.
b11100111 U.
b11101000 U.
b11101001 U.
b11101010 U.
b11101011 U.
b11101100 U.
b11101101 U.
b11101110 U.
b11101111 U.
b11110000 U.
b11110001 U.
b11110010 U.
b11110011 U.
b11110100 U.
b11110101 U.
b11110110 U.
b11110111 U.
b11111000 U.
b11111001 U.
b11111010 U.
b11111011 U.
b11111100 U.
b11111101 U.
b11111110 U.
b11111111 U.
b100000000 U.
b0 X.
b1 X.
b10 X.
b11 X.
b100 X.
b101 X.
b110 X.
b111 X.
b1000 X.
b1001 X.
b1010 X.
b1011 X.
b1100 X.
b1101 X.
b1110 X.
b1111 X.
b10000 X.
b10001 X.
b10010 X.
b10011 X.
b10100 X.
b10101 X.
b10110 X.
b10111 X.
b11000 X.
b11001 X.
b11010 X.
b11011 X.
b11100 X.
b11101 X.
b11110 X.
b11111 X.
b100000 X.
b100001 X.
b100010 X.
b100011 X.
b100100 X.
b100101 X.
b100110 X.
b100111 X.
b101000 X.
b101001 X.
b101010 X.
b101011 X.
b101100 X.
b101101 X.
b101110 X.
b101111 X.
b110000 X.
b110001 X.
b110010 X.
b110011 X.
b110100 X.
b110101 X.
b110110 X.
b110111 X.
b111000 X.
b111001 X.
b111010 X.
b111011 X.
b111100 X.
b111101 X.
b111110 X.
b111111 X.
b1000000 X.
b1000001 X.
b1000010 X.
b1000011 X.
b1000100 X.
b1000101 X.
b1000110 X.
b1000111 X.
b1001000 X.
b1001001 X.
b1001010 X.
b1001011 X.
b1001100 X.
b1001101 X.
b1001110 X.
b1001111 X.
b1010000 X.
b1010001 X.
b1010010 X.
b1010011 X.
b1010100 X.
b1010101 X.
b1010110 X.
b1010111 X.
b1011000 X.
b1011001 X.
b1011010 X.
b1011011 X.
b1011100 X.
b1011101 X.
b1011110 X.
b1011111 X.
b1100000 X.
b1100001 X.
b1100010 X.
b1100011 X.
b1100100 X.
b1100101 X.
b1100110 X.
b1100111 X.
b1101000 X.
b1101001 X.
b1101010 X.
b1101011 X.
b1101100 X.
b1101101 X.
b1101110 X.
b1101111 X.
b1110000 X.
b1110001 X.
b1110010 X.
b1110011 X.
b1110100 X.
b1110101 X.
b1110110 X.
b1110111 X.
b1111000 X.
b1111001 X.
b1111010 X.
b1111011 X.
b1111100 X.
b1111101 X.
b1111110 X.
b1111111 X.
b10000000 X.
b10000001 X.
b10000010 X.
b10000011 X.
b10000100 X.
b10000101 X.
b10000110 X.
b10000111 X.
b10001000 X.
b10001001 X.
b10001010 X.
b10001011 X.
b10001100 X.
b10001101 X.
b10001110 X.
b10001111 X.
b10010000 X.
b10010001 X.
b10010010 X.
b10010011 X.
b10010100 X.
b10010101 X.
b10010110 X.
b10010111 X.
b10011000 X.
b10011001 X.
b10011010 X.
b10011011 X.
b10011100 X.
b10011101 X.
b10011110 X.
b10011111 X.
b10100000 X.
b10100001 X.
b10100010 X.
b10100011 X.
b10100100 X.
b10100101 X.
b10100110 X.
b10100111 X.
b10101000 X.
b10101001 X.
b10101010 X.
b10101011 X.
b10101100 X.
b10101101 X.
b10101110 X.
b10101111 X.
b10110000 X.
b10110001 X.
b10110010 X.
b10110011 X.
b10110100 X.
b10110101 X.
b10110110 X.
b10110111 X.
b10111000 X.
b10111001 X.
b10111010 X.
b10111011 X.
b10111100 X.
b10111101 X.
b10111110 X.
b10111111 X.
b11000000 X.
b11000001 X.
b11000010 X.
b11000011 X.
b11000100 X.
b11000101 X.
b11000110 X.
b11000111 X.
b11001000 X.
b11001001 X.
b11001010 X.
b11001011 X.
b11001100 X.
b11001101 X.
b11001110 X.
b11001111 X.
b11010000 X.
b11010001 X.
b11010010 X.
b11010011 X.
b11010100 X.
b11010101 X.
b11010110 X.
b11010111 X.
b11011000 X.
b11011001 X.
b11011010 X.
b11011011 X.
b11011100 X.
b11011101 X.
b11011110 X.
b11011111 X.
b11100000 X.
b11100001 X.
b11100010 X.
b11100011 X.
b11100100 X.
b11100101 X.
b11100110 X.
b11100111 X.
b11101000 X.
b11101001 X.
b11101010 X.
b11101011 X.
b11101100 X.
b11101101 X.
b11101110 X.
b11101111 X.
b11110000 X.
b11110001 X.
b11110010 X.
b11110011 X.
b11110100 X.
b11110101 X.
b11110110 X.
b11110111 X.
b11111000 X.
b11111001 X.
b11111010 X.
b11111011 X.
b11111100 X.
b11111101 X.
b11111110 X.
b11111111 X.
b100000000 X.
b0 Z.
b1 Z.
b10 Z.
b11 Z.
b100 Z.
b101 Z.
b110 Z.
b111 Z.
b1000 Z.
b1001 Z.
b1010 Z.
b1011 Z.
b1100 Z.
b1101 Z.
b1110 Z.
b1111 Z.
b10000 Z.
b10001 Z.
b10010 Z.
b10011 Z.
b10100 Z.
b10101 Z.
b10110 Z.
b10111 Z.
b11000 Z.
b11001 Z.
b11010 Z.
b11011 Z.
b11100 Z.
b11101 Z.
b11110 Z.
b11111 Z.
b100000 Z.
b100001 Z.
b100010 Z.
b100011 Z.
b100100 Z.
b100101 Z.
b100110 Z.
b100111 Z.
b101000 Z.
b101001 Z.
b101010 Z.
b101011 Z.
b101100 Z.
b101101 Z.
b101110 Z.
b101111 Z.
b110000 Z.
b110001 Z.
b110010 Z.
b110011 Z.
b110100 Z.
b110101 Z.
b110110 Z.
b110111 Z.
b111000 Z.
b111001 Z.
b111010 Z.
b111011 Z.
b111100 Z.
b111101 Z.
b111110 Z.
b111111 Z.
b1000000 Z.
b1000001 Z.
b1000010 Z.
b1000011 Z.
b1000100 Z.
b1000101 Z.
b1000110 Z.
b1000111 Z.
b1001000 Z.
b1001001 Z.
b1001010 Z.
b1001011 Z.
b1001100 Z.
b1001101 Z.
b1001110 Z.
b1001111 Z.
b1010000 Z.
b1010001 Z.
b1010010 Z.
b1010011 Z.
b1010100 Z.
b1010101 Z.
b1010110 Z.
b1010111 Z.
b1011000 Z.
b1011001 Z.
b1011010 Z.
b1011011 Z.
b1011100 Z.
b1011101 Z.
b1011110 Z.
b1011111 Z.
b1100000 Z.
b1100001 Z.
b1100010 Z.
b1100011 Z.
b1100100 Z.
b1100101 Z.
b1100110 Z.
b1100111 Z.
b1101000 Z.
b1101001 Z.
b1101010 Z.
b1101011 Z.
b1101100 Z.
b1101101 Z.
b1101110 Z.
b1101111 Z.
b1110000 Z.
b1110001 Z.
b1110010 Z.
b1110011 Z.
b1110100 Z.
b1110101 Z.
b1110110 Z.
b1110111 Z.
b1111000 Z.
b1111001 Z.
b1111010 Z.
b1111011 Z.
b1111100 Z.
b1111101 Z.
b1111110 Z.
b1111111 Z.
b10000000 Z.
b10000001 Z.
b10000010 Z.
b10000011 Z.
b10000100 Z.
b10000101 Z.
b10000110 Z.
b10000111 Z.
b10001000 Z.
b10001001 Z.
b10001010 Z.
b10001011 Z.
b10001100 Z.
b10001101 Z.
b10001110 Z.
b10001111 Z.
b10010000 Z.
b10010001 Z.
b10010010 Z.
b10010011 Z.
b10010100 Z.
b10010101 Z.
b10010110 Z.
b10010111 Z.
b10011000 Z.
b10011001 Z.
b10011010 Z.
b10011011 Z.
b10011100 Z.
b10011101 Z.
b10011110 Z.
b10011111 Z.
b10100000 Z.
b10100001 Z.
b10100010 Z.
b10100011 Z.
b10100100 Z.
b10100101 Z.
b10100110 Z.
b10100111 Z.
b10101000 Z.
b10101001 Z.
b10101010 Z.
b10101011 Z.
b10101100 Z.
b10101101 Z.
b10101110 Z.
b10101111 Z.
b10110000 Z.
b10110001 Z.
b10110010 Z.
b10110011 Z.
b10110100 Z.
b10110101 Z.
b10110110 Z.
b10110111 Z.
b10111000 Z.
b10111001 Z.
b10111010 Z.
b10111011 Z.
b10111100 Z.
b10111101 Z.
b10111110 Z.
b10111111 Z.
b11000000 Z.
b11000001 Z.
b11000010 Z.
b11000011 Z.
b11000100 Z.
b11000101 Z.
b11000110 Z.
b11000111 Z.
b11001000 Z.
b11001001 Z.
b11001010 Z.
b11001011 Z.
b11001100 Z.
b11001101 Z.
b11001110 Z.
b11001111 Z.
b11010000 Z.
b11010001 Z.
b11010010 Z.
b11010011 Z.
b11010100 Z.
b11010101 Z.
b11010110 Z.
b11010111 Z.
b11011000 Z.
b11011001 Z.
b11011010 Z.
b11011011 Z.
b11011100 Z.
b11011101 Z.
b11011110 Z.
b11011111 Z.
b11100000 Z.
b11100001 Z.
b11100010 Z.
b11100011 Z.
b11100100 Z.
b11100101 Z.
b11100110 Z.
b11100111 Z.
b11101000 Z.
b11101001 Z.
b11101010 Z.
b11101011 Z.
b11101100 Z.
b11101101 Z.
b11101110 Z.
b11101111 Z.
b11110000 Z.
b11110001 Z.
b11110010 Z.
b11110011 Z.
b11110100 Z.
b11110101 Z.
b11110110 Z.
b11110111 Z.
b11111000 Z.
b11111001 Z.
b11111010 Z.
b11111011 Z.
b11111100 Z.
b11111101 Z.
b11111110 Z.
b11111111 Z.
b100000000 Z.
b0 nP
b1 nP
b10 nP
b11 nP
b100 nP
b101 nP
b110 nP
b111 nP
b1000 nP
b1001 nP
b1010 nP
b1011 nP
b1100 nP
b1101 nP
b1110 nP
b1111 nP
b10000 nP
b10001 nP
b10010 nP
b10011 nP
b10100 nP
b10101 nP
b10110 nP
b10111 nP
b11000 nP
b11001 nP
b11010 nP
b11011 nP
b11100 nP
b11101 nP
b11110 nP
b11111 nP
b100000 nP
b100001 nP
b100010 nP
b100011 nP
b100100 nP
b100101 nP
b100110 nP
b100111 nP
b101000 nP
b101001 nP
b101010 nP
b101011 nP
b101100 nP
b101101 nP
b101110 nP
b101111 nP
b110000 nP
b110001 nP
b110010 nP
b110011 nP
b110100 nP
b110101 nP
b110110 nP
b110111 nP
b111000 nP
b111001 nP
b111010 nP
b111011 nP
b111100 nP
b111101 nP
b111110 nP
b111111 nP
b1000000 nP
b1000001 nP
b1000010 nP
b1000011 nP
b1000100 nP
b1000101 nP
b1000110 nP
b1000111 nP
b1001000 nP
b1001001 nP
b1001010 nP
b1001011 nP
b1001100 nP
b1001101 nP
b1001110 nP
b1001111 nP
b1010000 nP
b1010001 nP
b1010010 nP
b1010011 nP
b1010100 nP
b1010101 nP
b1010110 nP
b1010111 nP
b1011000 nP
b1011001 nP
b1011010 nP
b1011011 nP
b1011100 nP
b1011101 nP
b1011110 nP
b1011111 nP
b1100000 nP
b1100001 nP
b1100010 nP
b1100011 nP
b1100100 nP
b1100101 nP
b1100110 nP
b1100111 nP
b1101000 nP
b1101001 nP
b1101010 nP
b1101011 nP
b1101100 nP
b1101101 nP
b1101110 nP
b1101111 nP
b1110000 nP
b1110001 nP
b1110010 nP
b1110011 nP
b1110100 nP
b1110101 nP
b1110110 nP
b1110111 nP
b1111000 nP
b1111001 nP
b1111010 nP
b1111011 nP
b1111100 nP
b1111101 nP
b1111110 nP
b1111111 nP
b10000000 nP
b10000001 nP
b10000010 nP
b10000011 nP
b10000100 nP
b10000101 nP
b10000110 nP
b10000111 nP
b10001000 nP
b10001001 nP
b10001010 nP
b10001011 nP
b10001100 nP
b10001101 nP
b10001110 nP
b10001111 nP
b10010000 nP
b10010001 nP
b10010010 nP
b10010011 nP
b10010100 nP
b10010101 nP
b10010110 nP
b10010111 nP
b10011000 nP
b10011001 nP
b10011010 nP
b10011011 nP
b10011100 nP
b10011101 nP
b10011110 nP
b10011111 nP
b10100000 nP
b10100001 nP
b10100010 nP
b10100011 nP
b10100100 nP
b10100101 nP
b10100110 nP
b10100111 nP
b10101000 nP
b10101001 nP
b10101010 nP
b10101011 nP
b10101100 nP
b10101101 nP
b10101110 nP
b10101111 nP
b10110000 nP
b10110001 nP
b10110010 nP
b10110011 nP
b10110100 nP
b10110101 nP
b10110110 nP
b10110111 nP
b10111000 nP
b10111001 nP
b10111010 nP
b10111011 nP
b10111100 nP
b10111101 nP
b10111110 nP
b10111111 nP
b11000000 nP
b11000001 nP
b11000010 nP
b11000011 nP
b11000100 nP
b11000101 nP
b11000110 nP
b11000111 nP
b11001000 nP
b11001001 nP
b11001010 nP
b11001011 nP
b11001100 nP
b11001101 nP
b11001110 nP
b11001111 nP
b11010000 nP
b11010001 nP
b11010010 nP
b11010011 nP
b11010100 nP
b11010101 nP
b11010110 nP
b11010111 nP
b11011000 nP
b11011001 nP
b11011010 nP
b11011011 nP
b11011100 nP
b11011101 nP
b11011110 nP
b11011111 nP
b11100000 nP
b11100001 nP
b11100010 nP
b11100011 nP
b11100100 nP
b11100101 nP
b11100110 nP
b11100111 nP
b11101000 nP
b11101001 nP
b11101010 nP
b11101011 nP
b11101100 nP
b11101101 nP
b11101110 nP
b11101111 nP
b11110000 nP
b11110001 nP
b11110010 nP
b11110011 nP
b11110100 nP
b11110101 nP
b11110110 nP
b11110111 nP
b11111000 nP
b11111001 nP
b11111010 nP
b11111011 nP
b11111100 nP
b11111101 nP
b11111110 nP
b11111111 nP
b100000000 nP
b0 qP
b1 qP
b10 qP
b11 qP
b100 qP
b101 qP
b110 qP
b111 qP
b1000 qP
b1001 qP
b1010 qP
b1011 qP
b1100 qP
b1101 qP
b1110 qP
b1111 qP
b10000 qP
b10001 qP
b10010 qP
b10011 qP
b10100 qP
b10101 qP
b10110 qP
b10111 qP
b11000 qP
b11001 qP
b11010 qP
b11011 qP
b11100 qP
b11101 qP
b11110 qP
b11111 qP
b100000 qP
b100001 qP
b100010 qP
b100011 qP
b100100 qP
b100101 qP
b100110 qP
b100111 qP
b101000 qP
b101001 qP
b101010 qP
b101011 qP
b101100 qP
b101101 qP
b101110 qP
b101111 qP
b110000 qP
b110001 qP
b110010 qP
b110011 qP
b110100 qP
b110101 qP
b110110 qP
b110111 qP
b111000 qP
b111001 qP
b111010 qP
b111011 qP
b111100 qP
b111101 qP
b111110 qP
b111111 qP
b1000000 qP
b1000001 qP
b1000010 qP
b1000011 qP
b1000100 qP
b1000101 qP
b1000110 qP
b1000111 qP
b1001000 qP
b1001001 qP
b1001010 qP
b1001011 qP
b1001100 qP
b1001101 qP
b1001110 qP
b1001111 qP
b1010000 qP
b1010001 qP
b1010010 qP
b1010011 qP
b1010100 qP
b1010101 qP
b1010110 qP
b1010111 qP
b1011000 qP
b1011001 qP
b1011010 qP
b1011011 qP
b1011100 qP
b1011101 qP
b1011110 qP
b1011111 qP
b1100000 qP
b1100001 qP
b1100010 qP
b1100011 qP
b1100100 qP
b1100101 qP
b1100110 qP
b1100111 qP
b1101000 qP
b1101001 qP
b1101010 qP
b1101011 qP
b1101100 qP
b1101101 qP
b1101110 qP
b1101111 qP
b1110000 qP
b1110001 qP
b1110010 qP
b1110011 qP
b1110100 qP
b1110101 qP
b1110110 qP
b1110111 qP
b1111000 qP
b1111001 qP
b1111010 qP
b1111011 qP
b1111100 qP
b1111101 qP
b1111110 qP
b1111111 qP
b10000000 qP
b10000001 qP
b10000010 qP
b10000011 qP
b10000100 qP
b10000101 qP
b10000110 qP
b10000111 qP
b10001000 qP
b10001001 qP
b10001010 qP
b10001011 qP
b10001100 qP
b10001101 qP
b10001110 qP
b10001111 qP
b10010000 qP
b10010001 qP
b10010010 qP
b10010011 qP
b10010100 qP
b10010101 qP
b10010110 qP
b10010111 qP
b10011000 qP
b10011001 qP
b10011010 qP
b10011011 qP
b10011100 qP
b10011101 qP
b10011110 qP
b10011111 qP
b10100000 qP
b10100001 qP
b10100010 qP
b10100011 qP
b10100100 qP
b10100101 qP
b10100110 qP
b10100111 qP
b10101000 qP
b10101001 qP
b10101010 qP
b10101011 qP
b10101100 qP
b10101101 qP
b10101110 qP
b10101111 qP
b10110000 qP
b10110001 qP
b10110010 qP
b10110011 qP
b10110100 qP
b10110101 qP
b10110110 qP
b10110111 qP
b10111000 qP
b10111001 qP
b10111010 qP
b10111011 qP
b10111100 qP
b10111101 qP
b10111110 qP
b10111111 qP
b11000000 qP
b11000001 qP
b11000010 qP
b11000011 qP
b11000100 qP
b11000101 qP
b11000110 qP
b11000111 qP
b11001000 qP
b11001001 qP
b11001010 qP
b11001011 qP
b11001100 qP
b11001101 qP
b11001110 qP
b11001111 qP
b11010000 qP
b11010001 qP
b11010010 qP
b11010011 qP
b11010100 qP
b11010101 qP
b11010110 qP
b11010111 qP
b11011000 qP
b11011001 qP
b11011010 qP
b11011011 qP
b11011100 qP
b11011101 qP
b11011110 qP
b11011111 qP
b11100000 qP
b11100001 qP
b11100010 qP
b11100011 qP
b11100100 qP
b11100101 qP
b11100110 qP
b11100111 qP
b11101000 qP
b11101001 qP
b11101010 qP
b11101011 qP
b11101100 qP
b11101101 qP
b11101110 qP
b11101111 qP
b11110000 qP
b11110001 qP
b11110010 qP
b11110011 qP
b11110100 qP
b11110101 qP
b11110110 qP
b11110111 qP
b11111000 qP
b11111001 qP
b11111010 qP
b11111011 qP
b11111100 qP
b11111101 qP
b11111110 qP
b11111111 qP
b100000000 qP
b0 tP
b1 tP
b10 tP
b11 tP
b100 tP
b101 tP
b110 tP
b111 tP
b1000 tP
b1001 tP
b1010 tP
b1011 tP
b1100 tP
b1101 tP
b1110 tP
b1111 tP
b10000 tP
b10001 tP
b10010 tP
b10011 tP
b10100 tP
b10101 tP
b10110 tP
b10111 tP
b11000 tP
b11001 tP
b11010 tP
b11011 tP
b11100 tP
b11101 tP
b11110 tP
b11111 tP
b100000 tP
b100001 tP
b100010 tP
b100011 tP
b100100 tP
b100101 tP
b100110 tP
b100111 tP
b101000 tP
b101001 tP
b101010 tP
b101011 tP
b101100 tP
b101101 tP
b101110 tP
b101111 tP
b110000 tP
b110001 tP
b110010 tP
b110011 tP
b110100 tP
b110101 tP
b110110 tP
b110111 tP
b111000 tP
b111001 tP
b111010 tP
b111011 tP
b111100 tP
b111101 tP
b111110 tP
b111111 tP
b1000000 tP
b1000001 tP
b1000010 tP
b1000011 tP
b1000100 tP
b1000101 tP
b1000110 tP
b1000111 tP
b1001000 tP
b1001001 tP
b1001010 tP
b1001011 tP
b1001100 tP
b1001101 tP
b1001110 tP
b1001111 tP
b1010000 tP
b1010001 tP
b1010010 tP
b1010011 tP
b1010100 tP
b1010101 tP
b1010110 tP
b1010111 tP
b1011000 tP
b1011001 tP
b1011010 tP
b1011011 tP
b1011100 tP
b1011101 tP
b1011110 tP
b1011111 tP
b1100000 tP
b1100001 tP
b1100010 tP
b1100011 tP
b1100100 tP
b1100101 tP
b1100110 tP
b1100111 tP
b1101000 tP
b1101001 tP
b1101010 tP
b1101011 tP
b1101100 tP
b1101101 tP
b1101110 tP
b1101111 tP
b1110000 tP
b1110001 tP
b1110010 tP
b1110011 tP
b1110100 tP
b1110101 tP
b1110110 tP
b1110111 tP
b1111000 tP
b1111001 tP
b1111010 tP
b1111011 tP
b1111100 tP
b1111101 tP
b1111110 tP
b1111111 tP
b10000000 tP
b10000001 tP
b10000010 tP
b10000011 tP
b10000100 tP
b10000101 tP
b10000110 tP
b10000111 tP
b10001000 tP
b10001001 tP
b10001010 tP
b10001011 tP
b10001100 tP
b10001101 tP
b10001110 tP
b10001111 tP
b10010000 tP
b10010001 tP
b10010010 tP
b10010011 tP
b10010100 tP
b10010101 tP
b10010110 tP
b10010111 tP
b10011000 tP
b10011001 tP
b10011010 tP
b10011011 tP
b10011100 tP
b10011101 tP
b10011110 tP
b10011111 tP
b10100000 tP
b10100001 tP
b10100010 tP
b10100011 tP
b10100100 tP
b10100101 tP
b10100110 tP
b10100111 tP
b10101000 tP
b10101001 tP
b10101010 tP
b10101011 tP
b10101100 tP
b10101101 tP
b10101110 tP
b10101111 tP
b10110000 tP
b10110001 tP
b10110010 tP
b10110011 tP
b10110100 tP
b10110101 tP
b10110110 tP
b10110111 tP
b10111000 tP
b10111001 tP
b10111010 tP
b10111011 tP
b10111100 tP
b10111101 tP
b10111110 tP
b10111111 tP
b11000000 tP
b11000001 tP
b11000010 tP
b11000011 tP
b11000100 tP
b11000101 tP
b11000110 tP
b11000111 tP
b11001000 tP
b11001001 tP
b11001010 tP
b11001011 tP
b11001100 tP
b11001101 tP
b11001110 tP
b11001111 tP
b11010000 tP
b11010001 tP
b11010010 tP
b11010011 tP
b11010100 tP
b11010101 tP
b11010110 tP
b11010111 tP
b11011000 tP
b11011001 tP
b11011010 tP
b11011011 tP
b11011100 tP
b11011101 tP
b11011110 tP
b11011111 tP
b11100000 tP
b11100001 tP
b11100010 tP
b11100011 tP
b11100100 tP
b11100101 tP
b11100110 tP
b11100111 tP
b11101000 tP
b11101001 tP
b11101010 tP
b11101011 tP
b11101100 tP
b11101101 tP
b11101110 tP
b11101111 tP
b11110000 tP
b11110001 tP
b11110010 tP
b11110011 tP
b11110100 tP
b11110101 tP
b11110110 tP
b11110111 tP
b11111000 tP
b11111001 tP
b11111010 tP
b11111011 tP
b11111100 tP
b11111101 tP
b11111110 tP
b11111111 tP
b100000000 tP
b0 wP
b1 wP
b10 wP
b11 wP
b100 wP
b101 wP
b110 wP
b111 wP
b1000 wP
b1001 wP
b1010 wP
b1011 wP
b1100 wP
b1101 wP
b1110 wP
b1111 wP
b10000 wP
b10001 wP
b10010 wP
b10011 wP
b10100 wP
b10101 wP
b10110 wP
b10111 wP
b11000 wP
b11001 wP
b11010 wP
b11011 wP
b11100 wP
b11101 wP
b11110 wP
b11111 wP
b100000 wP
b100001 wP
b100010 wP
b100011 wP
b100100 wP
b100101 wP
b100110 wP
b100111 wP
b101000 wP
b101001 wP
b101010 wP
b101011 wP
b101100 wP
b101101 wP
b101110 wP
b101111 wP
b110000 wP
b110001 wP
b110010 wP
b110011 wP
b110100 wP
b110101 wP
b110110 wP
b110111 wP
b111000 wP
b111001 wP
b111010 wP
b111011 wP
b111100 wP
b111101 wP
b111110 wP
b111111 wP
b1000000 wP
b1000001 wP
b1000010 wP
b1000011 wP
b1000100 wP
b1000101 wP
b1000110 wP
b1000111 wP
b1001000 wP
b1001001 wP
b1001010 wP
b1001011 wP
b1001100 wP
b1001101 wP
b1001110 wP
b1001111 wP
b1010000 wP
b1010001 wP
b1010010 wP
b1010011 wP
b1010100 wP
b1010101 wP
b1010110 wP
b1010111 wP
b1011000 wP
b1011001 wP
b1011010 wP
b1011011 wP
b1011100 wP
b1011101 wP
b1011110 wP
b1011111 wP
b1100000 wP
b1100001 wP
b1100010 wP
b1100011 wP
b1100100 wP
b1100101 wP
b1100110 wP
b1100111 wP
b1101000 wP
b1101001 wP
b1101010 wP
b1101011 wP
b1101100 wP
b1101101 wP
b1101110 wP
b1101111 wP
b1110000 wP
b1110001 wP
b1110010 wP
b1110011 wP
b1110100 wP
b1110101 wP
b1110110 wP
b1110111 wP
b1111000 wP
b1111001 wP
b1111010 wP
b1111011 wP
b1111100 wP
b1111101 wP
b1111110 wP
b1111111 wP
b10000000 wP
b10000001 wP
b10000010 wP
b10000011 wP
b10000100 wP
b10000101 wP
b10000110 wP
b10000111 wP
b10001000 wP
b10001001 wP
b10001010 wP
b10001011 wP
b10001100 wP
b10001101 wP
b10001110 wP
b10001111 wP
b10010000 wP
b10010001 wP
b10010010 wP
b10010011 wP
b10010100 wP
b10010101 wP
b10010110 wP
b10010111 wP
b10011000 wP
b10011001 wP
b10011010 wP
b10011011 wP
b10011100 wP
b10011101 wP
b10011110 wP
b10011111 wP
b10100000 wP
b10100001 wP
b10100010 wP
b10100011 wP
b10100100 wP
b10100101 wP
b10100110 wP
b10100111 wP
b10101000 wP
b10101001 wP
b10101010 wP
b10101011 wP
b10101100 wP
b10101101 wP
b10101110 wP
b10101111 wP
b10110000 wP
b10110001 wP
b10110010 wP
b10110011 wP
b10110100 wP
b10110101 wP
b10110110 wP
b10110111 wP
b10111000 wP
b10111001 wP
b10111010 wP
b10111011 wP
b10111100 wP
b10111101 wP
b10111110 wP
b10111111 wP
b11000000 wP
b11000001 wP
b11000010 wP
b11000011 wP
b11000100 wP
b11000101 wP
b11000110 wP
b11000111 wP
b11001000 wP
b11001001 wP
b11001010 wP
b11001011 wP
b11001100 wP
b11001101 wP
b11001110 wP
b11001111 wP
b11010000 wP
b11010001 wP
b11010010 wP
b11010011 wP
b11010100 wP
b11010101 wP
b11010110 wP
b11010111 wP
b11011000 wP
b11011001 wP
b11011010 wP
b11011011 wP
b11011100 wP
b11011101 wP
b11011110 wP
b11011111 wP
b11100000 wP
b11100001 wP
b11100010 wP
b11100011 wP
b11100100 wP
b11100101 wP
b11100110 wP
b11100111 wP
b11101000 wP
b11101001 wP
b11101010 wP
b11101011 wP
b11101100 wP
b11101101 wP
b11101110 wP
b11101111 wP
b11110000 wP
b11110001 wP
b11110010 wP
b11110011 wP
b11110100 wP
b11110101 wP
b11110110 wP
b11110111 wP
b11111000 wP
b11111001 wP
b11111010 wP
b11111011 wP
b11111100 wP
b11111101 wP
b11111110 wP
b11111111 wP
b100000000 wP
b0 zP
b1 zP
b10 zP
b11 zP
b100 zP
b101 zP
b110 zP
b111 zP
b1000 zP
b1001 zP
b1010 zP
b1011 zP
b1100 zP
b1101 zP
b1110 zP
b1111 zP
b10000 zP
b10001 zP
b10010 zP
b10011 zP
b10100 zP
b10101 zP
b10110 zP
b10111 zP
b11000 zP
b11001 zP
b11010 zP
b11011 zP
b11100 zP
b11101 zP
b11110 zP
b11111 zP
b100000 zP
b100001 zP
b100010 zP
b100011 zP
b100100 zP
b100101 zP
b100110 zP
b100111 zP
b101000 zP
b101001 zP
b101010 zP
b101011 zP
b101100 zP
b101101 zP
b101110 zP
b101111 zP
b110000 zP
b110001 zP
b110010 zP
b110011 zP
b110100 zP
b110101 zP
b110110 zP
b110111 zP
b111000 zP
b111001 zP
b111010 zP
b111011 zP
b111100 zP
b111101 zP
b111110 zP
b111111 zP
b1000000 zP
b1000001 zP
b1000010 zP
b1000011 zP
b1000100 zP
b1000101 zP
b1000110 zP
b1000111 zP
b1001000 zP
b1001001 zP
b1001010 zP
b1001011 zP
b1001100 zP
b1001101 zP
b1001110 zP
b1001111 zP
b1010000 zP
b1010001 zP
b1010010 zP
b1010011 zP
b1010100 zP
b1010101 zP
b1010110 zP
b1010111 zP
b1011000 zP
b1011001 zP
b1011010 zP
b1011011 zP
b1011100 zP
b1011101 zP
b1011110 zP
b1011111 zP
b1100000 zP
b1100001 zP
b1100010 zP
b1100011 zP
b1100100 zP
b1100101 zP
b1100110 zP
b1100111 zP
b1101000 zP
b1101001 zP
b1101010 zP
b1101011 zP
b1101100 zP
b1101101 zP
b1101110 zP
b1101111 zP
b1110000 zP
b1110001 zP
b1110010 zP
b1110011 zP
b1110100 zP
b1110101 zP
b1110110 zP
b1110111 zP
b1111000 zP
b1111001 zP
b1111010 zP
b1111011 zP
b1111100 zP
b1111101 zP
b1111110 zP
b1111111 zP
b10000000 zP
b10000001 zP
b10000010 zP
b10000011 zP
b10000100 zP
b10000101 zP
b10000110 zP
b10000111 zP
b10001000 zP
b10001001 zP
b10001010 zP
b10001011 zP
b10001100 zP
b10001101 zP
b10001110 zP
b10001111 zP
b10010000 zP
b10010001 zP
b10010010 zP
b10010011 zP
b10010100 zP
b10010101 zP
b10010110 zP
b10010111 zP
b10011000 zP
b10011001 zP
b10011010 zP
b10011011 zP
b10011100 zP
b10011101 zP
b10011110 zP
b10011111 zP
b10100000 zP
b10100001 zP
b10100010 zP
b10100011 zP
b10100100 zP
b10100101 zP
b10100110 zP
b10100111 zP
b10101000 zP
b10101001 zP
b10101010 zP
b10101011 zP
b10101100 zP
b10101101 zP
b10101110 zP
b10101111 zP
b10110000 zP
b10110001 zP
b10110010 zP
b10110011 zP
b10110100 zP
b10110101 zP
b10110110 zP
b10110111 zP
b10111000 zP
b10111001 zP
b10111010 zP
b10111011 zP
b10111100 zP
b10111101 zP
b10111110 zP
b10111111 zP
b11000000 zP
b11000001 zP
b11000010 zP
b11000011 zP
b11000100 zP
b11000101 zP
b11000110 zP
b11000111 zP
b11001000 zP
b11001001 zP
b11001010 zP
b11001011 zP
b11001100 zP
b11001101 zP
b11001110 zP
b11001111 zP
b11010000 zP
b11010001 zP
b11010010 zP
b11010011 zP
b11010100 zP
b11010101 zP
b11010110 zP
b11010111 zP
b11011000 zP
b11011001 zP
b11011010 zP
b11011011 zP
b11011100 zP
b11011101 zP
b11011110 zP
b11011111 zP
b11100000 zP
b11100001 zP
b11100010 zP
b11100011 zP
b11100100 zP
b11100101 zP
b11100110 zP
b11100111 zP
b11101000 zP
b11101001 zP
b11101010 zP
b11101011 zP
b11101100 zP
b11101101 zP
b11101110 zP
b11101111 zP
b11110000 zP
b11110001 zP
b11110010 zP
b11110011 zP
b11110100 zP
b11110101 zP
b11110110 zP
b11110111 zP
b11111000 zP
b11111001 zP
b11111010 zP
b11111011 zP
b11111100 zP
b11111101 zP
b11111110 zP
b11111111 zP
b100000000 zP
b0 }P
b1 }P
b10 }P
b11 }P
b100 }P
b101 }P
b110 }P
b111 }P
b1000 }P
b1001 }P
b1010 }P
b1011 }P
b1100 }P
b1101 }P
b1110 }P
b1111 }P
b10000 }P
b10001 }P
b10010 }P
b10011 }P
b10100 }P
b10101 }P
b10110 }P
b10111 }P
b11000 }P
b11001 }P
b11010 }P
b11011 }P
b11100 }P
b11101 }P
b11110 }P
b11111 }P
b100000 }P
b100001 }P
b100010 }P
b100011 }P
b100100 }P
b100101 }P
b100110 }P
b100111 }P
b101000 }P
b101001 }P
b101010 }P
b101011 }P
b101100 }P
b101101 }P
b101110 }P
b101111 }P
b110000 }P
b110001 }P
b110010 }P
b110011 }P
b110100 }P
b110101 }P
b110110 }P
b110111 }P
b111000 }P
b111001 }P
b111010 }P
b111011 }P
b111100 }P
b111101 }P
b111110 }P
b111111 }P
b1000000 }P
b1000001 }P
b1000010 }P
b1000011 }P
b1000100 }P
b1000101 }P
b1000110 }P
b1000111 }P
b1001000 }P
b1001001 }P
b1001010 }P
b1001011 }P
b1001100 }P
b1001101 }P
b1001110 }P
b1001111 }P
b1010000 }P
b1010001 }P
b1010010 }P
b1010011 }P
b1010100 }P
b1010101 }P
b1010110 }P
b1010111 }P
b1011000 }P
b1011001 }P
b1011010 }P
b1011011 }P
b1011100 }P
b1011101 }P
b1011110 }P
b1011111 }P
b1100000 }P
b1100001 }P
b1100010 }P
b1100011 }P
b1100100 }P
b1100101 }P
b1100110 }P
b1100111 }P
b1101000 }P
b1101001 }P
b1101010 }P
b1101011 }P
b1101100 }P
b1101101 }P
b1101110 }P
b1101111 }P
b1110000 }P
b1110001 }P
b1110010 }P
b1110011 }P
b1110100 }P
b1110101 }P
b1110110 }P
b1110111 }P
b1111000 }P
b1111001 }P
b1111010 }P
b1111011 }P
b1111100 }P
b1111101 }P
b1111110 }P
b1111111 }P
b10000000 }P
b10000001 }P
b10000010 }P
b10000011 }P
b10000100 }P
b10000101 }P
b10000110 }P
b10000111 }P
b10001000 }P
b10001001 }P
b10001010 }P
b10001011 }P
b10001100 }P
b10001101 }P
b10001110 }P
b10001111 }P
b10010000 }P
b10010001 }P
b10010010 }P
b10010011 }P
b10010100 }P
b10010101 }P
b10010110 }P
b10010111 }P
b10011000 }P
b10011001 }P
b10011010 }P
b10011011 }P
b10011100 }P
b10011101 }P
b10011110 }P
b10011111 }P
b10100000 }P
b10100001 }P
b10100010 }P
b10100011 }P
b10100100 }P
b10100101 }P
b10100110 }P
b10100111 }P
b10101000 }P
b10101001 }P
b10101010 }P
b10101011 }P
b10101100 }P
b10101101 }P
b10101110 }P
b10101111 }P
b10110000 }P
b10110001 }P
b10110010 }P
b10110011 }P
b10110100 }P
b10110101 }P
b10110110 }P
b10110111 }P
b10111000 }P
b10111001 }P
b10111010 }P
b10111011 }P
b10111100 }P
b10111101 }P
b10111110 }P
b10111111 }P
b11000000 }P
b11000001 }P
b11000010 }P
b11000011 }P
b11000100 }P
b11000101 }P
b11000110 }P
b11000111 }P
b11001000 }P
b11001001 }P
b11001010 }P
b11001011 }P
b11001100 }P
b11001101 }P
b11001110 }P
b11001111 }P
b11010000 }P
b11010001 }P
b11010010 }P
b11010011 }P
b11010100 }P
b11010101 }P
b11010110 }P
b11010111 }P
b11011000 }P
b11011001 }P
b11011010 }P
b11011011 }P
b11011100 }P
b11011101 }P
b11011110 }P
b11011111 }P
b11100000 }P
b11100001 }P
b11100010 }P
b11100011 }P
b11100100 }P
b11100101 }P
b11100110 }P
b11100111 }P
b11101000 }P
b11101001 }P
b11101010 }P
b11101011 }P
b11101100 }P
b11101101 }P
b11101110 }P
b11101111 }P
b11110000 }P
b11110001 }P
b11110010 }P
b11110011 }P
b11110100 }P
b11110101 }P
b11110110 }P
b11110111 }P
b11111000 }P
b11111001 }P
b11111010 }P
b11111011 }P
b11111100 }P
b11111101 }P
b11111110 }P
b11111111 }P
b100000000 }P
b0 !Q
b1 !Q
b10 !Q
b11 !Q
b100 !Q
b101 !Q
b110 !Q
b111 !Q
b1000 !Q
b1001 !Q
b1010 !Q
b1011 !Q
b1100 !Q
b1101 !Q
b1110 !Q
b1111 !Q
b10000 !Q
b10001 !Q
b10010 !Q
b10011 !Q
b10100 !Q
b10101 !Q
b10110 !Q
b10111 !Q
b11000 !Q
b11001 !Q
b11010 !Q
b11011 !Q
b11100 !Q
b11101 !Q
b11110 !Q
b11111 !Q
b100000 !Q
b100001 !Q
b100010 !Q
b100011 !Q
b100100 !Q
b100101 !Q
b100110 !Q
b100111 !Q
b101000 !Q
b101001 !Q
b101010 !Q
b101011 !Q
b101100 !Q
b101101 !Q
b101110 !Q
b101111 !Q
b110000 !Q
b110001 !Q
b110010 !Q
b110011 !Q
b110100 !Q
b110101 !Q
b110110 !Q
b110111 !Q
b111000 !Q
b111001 !Q
b111010 !Q
b111011 !Q
b111100 !Q
b111101 !Q
b111110 !Q
b111111 !Q
b1000000 !Q
b1000001 !Q
b1000010 !Q
b1000011 !Q
b1000100 !Q
b1000101 !Q
b1000110 !Q
b1000111 !Q
b1001000 !Q
b1001001 !Q
b1001010 !Q
b1001011 !Q
b1001100 !Q
b1001101 !Q
b1001110 !Q
b1001111 !Q
b1010000 !Q
b1010001 !Q
b1010010 !Q
b1010011 !Q
b1010100 !Q
b1010101 !Q
b1010110 !Q
b1010111 !Q
b1011000 !Q
b1011001 !Q
b1011010 !Q
b1011011 !Q
b1011100 !Q
b1011101 !Q
b1011110 !Q
b1011111 !Q
b1100000 !Q
b1100001 !Q
b1100010 !Q
b1100011 !Q
b1100100 !Q
b1100101 !Q
b1100110 !Q
b1100111 !Q
b1101000 !Q
b1101001 !Q
b1101010 !Q
b1101011 !Q
b1101100 !Q
b1101101 !Q
b1101110 !Q
b1101111 !Q
b1110000 !Q
b1110001 !Q
b1110010 !Q
b1110011 !Q
b1110100 !Q
b1110101 !Q
b1110110 !Q
b1110111 !Q
b1111000 !Q
b1111001 !Q
b1111010 !Q
b1111011 !Q
b1111100 !Q
b1111101 !Q
b1111110 !Q
b1111111 !Q
b10000000 !Q
b10000001 !Q
b10000010 !Q
b10000011 !Q
b10000100 !Q
b10000101 !Q
b10000110 !Q
b10000111 !Q
b10001000 !Q
b10001001 !Q
b10001010 !Q
b10001011 !Q
b10001100 !Q
b10001101 !Q
b10001110 !Q
b10001111 !Q
b10010000 !Q
b10010001 !Q
b10010010 !Q
b10010011 !Q
b10010100 !Q
b10010101 !Q
b10010110 !Q
b10010111 !Q
b10011000 !Q
b10011001 !Q
b10011010 !Q
b10011011 !Q
b10011100 !Q
b10011101 !Q
b10011110 !Q
b10011111 !Q
b10100000 !Q
b10100001 !Q
b10100010 !Q
b10100011 !Q
b10100100 !Q
b10100101 !Q
b10100110 !Q
b10100111 !Q
b10101000 !Q
b10101001 !Q
b10101010 !Q
b10101011 !Q
b10101100 !Q
b10101101 !Q
b10101110 !Q
b10101111 !Q
b10110000 !Q
b10110001 !Q
b10110010 !Q
b10110011 !Q
b10110100 !Q
b10110101 !Q
b10110110 !Q
b10110111 !Q
b10111000 !Q
b10111001 !Q
b10111010 !Q
b10111011 !Q
b10111100 !Q
b10111101 !Q
b10111110 !Q
b10111111 !Q
b11000000 !Q
b11000001 !Q
b11000010 !Q
b11000011 !Q
b11000100 !Q
b11000101 !Q
b11000110 !Q
b11000111 !Q
b11001000 !Q
b11001001 !Q
b11001010 !Q
b11001011 !Q
b11001100 !Q
b11001101 !Q
b11001110 !Q
b11001111 !Q
b11010000 !Q
b11010001 !Q
b11010010 !Q
b11010011 !Q
b11010100 !Q
b11010101 !Q
b11010110 !Q
b11010111 !Q
b11011000 !Q
b11011001 !Q
b11011010 !Q
b11011011 !Q
b11011100 !Q
b11011101 !Q
b11011110 !Q
b11011111 !Q
b11100000 !Q
b11100001 !Q
b11100010 !Q
b11100011 !Q
b11100100 !Q
b11100101 !Q
b11100110 !Q
b11100111 !Q
b11101000 !Q
b11101001 !Q
b11101010 !Q
b11101011 !Q
b11101100 !Q
b11101101 !Q
b11101110 !Q
b11101111 !Q
b11110000 !Q
b11110001 !Q
b11110010 !Q
b11110011 !Q
b11110100 !Q
b11110101 !Q
b11110110 !Q
b11110111 !Q
b11111000 !Q
b11111001 !Q
b11111010 !Q
b11111011 !Q
b11111100 !Q
b11111101 !Q
b11111110 !Q
b11111111 !Q
b100000000 !Q
b0 BR
b1 BR
b10 BR
b11 BR
b100 BR
b101 BR
b110 BR
b111 BR
b1000 BR
b1001 BR
b1010 BR
b1011 BR
b1100 BR
b1101 BR
b1110 BR
b1111 BR
b10000 BR
b10001 BR
b10010 BR
b10011 BR
b10100 BR
b10101 BR
b10110 BR
b10111 BR
b11000 BR
b11001 BR
b11010 BR
b11011 BR
b11100 BR
b11101 BR
b11110 BR
b11111 BR
b100000 BR
b100001 BR
b100010 BR
b100011 BR
b100100 BR
b100101 BR
b100110 BR
b100111 BR
b101000 BR
b101001 BR
b101010 BR
b101011 BR
b101100 BR
b101101 BR
b101110 BR
b101111 BR
b110000 BR
b110001 BR
b110010 BR
b110011 BR
b110100 BR
b110101 BR
b110110 BR
b110111 BR
b111000 BR
b111001 BR
b111010 BR
b111011 BR
b111100 BR
b111101 BR
b111110 BR
b111111 BR
b1000000 BR
b1000001 BR
b1000010 BR
b1000011 BR
b1000100 BR
b1000101 BR
b1000110 BR
b1000111 BR
b1001000 BR
b1001001 BR
b1001010 BR
b1001011 BR
b1001100 BR
b1001101 BR
b1001110 BR
b1001111 BR
b1010000 BR
b1010001 BR
b1010010 BR
b1010011 BR
b1010100 BR
b1010101 BR
b1010110 BR
b1010111 BR
b1011000 BR
b1011001 BR
b1011010 BR
b1011011 BR
b1011100 BR
b1011101 BR
b1011110 BR
b1011111 BR
b1100000 BR
b1100001 BR
b1100010 BR
b1100011 BR
b1100100 BR
b1100101 BR
b1100110 BR
b1100111 BR
b1101000 BR
b1101001 BR
b1101010 BR
b1101011 BR
b1101100 BR
b1101101 BR
b1101110 BR
b1101111 BR
b1110000 BR
b1110001 BR
b1110010 BR
b1110011 BR
b1110100 BR
b1110101 BR
b1110110 BR
b1110111 BR
b1111000 BR
b1111001 BR
b1111010 BR
b1111011 BR
b1111100 BR
b1111101 BR
b1111110 BR
b1111111 BR
b10000000 BR
b10000001 BR
b10000010 BR
b10000011 BR
b10000100 BR
b10000101 BR
b10000110 BR
b10000111 BR
b10001000 BR
b10001001 BR
b10001010 BR
b10001011 BR
b10001100 BR
b10001101 BR
b10001110 BR
b10001111 BR
b10010000 BR
b10010001 BR
b10010010 BR
b10010011 BR
b10010100 BR
b10010101 BR
b10010110 BR
b10010111 BR
b10011000 BR
b10011001 BR
b10011010 BR
b10011011 BR
b10011100 BR
b10011101 BR
b10011110 BR
b10011111 BR
b10100000 BR
b10100001 BR
b10100010 BR
b10100011 BR
b10100100 BR
b10100101 BR
b10100110 BR
b10100111 BR
b10101000 BR
b10101001 BR
b10101010 BR
b10101011 BR
b10101100 BR
b10101101 BR
b10101110 BR
b10101111 BR
b10110000 BR
b10110001 BR
b10110010 BR
b10110011 BR
b10110100 BR
b10110101 BR
b10110110 BR
b10110111 BR
b10111000 BR
b10111001 BR
b10111010 BR
b10111011 BR
b10111100 BR
b10111101 BR
b10111110 BR
b10111111 BR
b11000000 BR
b11000001 BR
b11000010 BR
b11000011 BR
b11000100 BR
b11000101 BR
b11000110 BR
b11000111 BR
b11001000 BR
b11001001 BR
b11001010 BR
b11001011 BR
b11001100 BR
b11001101 BR
b11001110 BR
b11001111 BR
b11010000 BR
b11010001 BR
b11010010 BR
b11010011 BR
b11010100 BR
b11010101 BR
b11010110 BR
b11010111 BR
b11011000 BR
b11011001 BR
b11011010 BR
b11011011 BR
b11011100 BR
b11011101 BR
b11011110 BR
b11011111 BR
b11100000 BR
b11100001 BR
b11100010 BR
b11100011 BR
b11100100 BR
b11100101 BR
b11100110 BR
b11100111 BR
b11101000 BR
b11101001 BR
b11101010 BR
b11101011 BR
b11101100 BR
b11101101 BR
b11101110 BR
b11101111 BR
b11110000 BR
b11110001 BR
b11110010 BR
b11110011 BR
b11110100 BR
b11110101 BR
b11110110 BR
b11110111 BR
b11111000 BR
b11111001 BR
b11111010 BR
b11111011 BR
b11111100 BR
b11111101 BR
b11111110 BR
b11111111 BR
b100000000 BR
b0 ER
b1 ER
b10 ER
b11 ER
b100 ER
b101 ER
b110 ER
b111 ER
b1000 ER
b1001 ER
b1010 ER
b1011 ER
b1100 ER
b1101 ER
b1110 ER
b1111 ER
b10000 ER
b10001 ER
b10010 ER
b10011 ER
b10100 ER
b10101 ER
b10110 ER
b10111 ER
b11000 ER
b11001 ER
b11010 ER
b11011 ER
b11100 ER
b11101 ER
b11110 ER
b11111 ER
b100000 ER
b100001 ER
b100010 ER
b100011 ER
b100100 ER
b100101 ER
b100110 ER
b100111 ER
b101000 ER
b101001 ER
b101010 ER
b101011 ER
b101100 ER
b101101 ER
b101110 ER
b101111 ER
b110000 ER
b110001 ER
b110010 ER
b110011 ER
b110100 ER
b110101 ER
b110110 ER
b110111 ER
b111000 ER
b111001 ER
b111010 ER
b111011 ER
b111100 ER
b111101 ER
b111110 ER
b111111 ER
b1000000 ER
b1000001 ER
b1000010 ER
b1000011 ER
b1000100 ER
b1000101 ER
b1000110 ER
b1000111 ER
b1001000 ER
b1001001 ER
b1001010 ER
b1001011 ER
b1001100 ER
b1001101 ER
b1001110 ER
b1001111 ER
b1010000 ER
b1010001 ER
b1010010 ER
b1010011 ER
b1010100 ER
b1010101 ER
b1010110 ER
b1010111 ER
b1011000 ER
b1011001 ER
b1011010 ER
b1011011 ER
b1011100 ER
b1011101 ER
b1011110 ER
b1011111 ER
b1100000 ER
b1100001 ER
b1100010 ER
b1100011 ER
b1100100 ER
b1100101 ER
b1100110 ER
b1100111 ER
b1101000 ER
b1101001 ER
b1101010 ER
b1101011 ER
b1101100 ER
b1101101 ER
b1101110 ER
b1101111 ER
b1110000 ER
b1110001 ER
b1110010 ER
b1110011 ER
b1110100 ER
b1110101 ER
b1110110 ER
b1110111 ER
b1111000 ER
b1111001 ER
b1111010 ER
b1111011 ER
b1111100 ER
b1111101 ER
b1111110 ER
b1111111 ER
b10000000 ER
b10000001 ER
b10000010 ER
b10000011 ER
b10000100 ER
b10000101 ER
b10000110 ER
b10000111 ER
b10001000 ER
b10001001 ER
b10001010 ER
b10001011 ER
b10001100 ER
b10001101 ER
b10001110 ER
b10001111 ER
b10010000 ER
b10010001 ER
b10010010 ER
b10010011 ER
b10010100 ER
b10010101 ER
b10010110 ER
b10010111 ER
b10011000 ER
b10011001 ER
b10011010 ER
b10011011 ER
b10011100 ER
b10011101 ER
b10011110 ER
b10011111 ER
b10100000 ER
b10100001 ER
b10100010 ER
b10100011 ER
b10100100 ER
b10100101 ER
b10100110 ER
b10100111 ER
b10101000 ER
b10101001 ER
b10101010 ER
b10101011 ER
b10101100 ER
b10101101 ER
b10101110 ER
b10101111 ER
b10110000 ER
b10110001 ER
b10110010 ER
b10110011 ER
b10110100 ER
b10110101 ER
b10110110 ER
b10110111 ER
b10111000 ER
b10111001 ER
b10111010 ER
b10111011 ER
b10111100 ER
b10111101 ER
b10111110 ER
b10111111 ER
b11000000 ER
b11000001 ER
b11000010 ER
b11000011 ER
b11000100 ER
b11000101 ER
b11000110 ER
b11000111 ER
b11001000 ER
b11001001 ER
b11001010 ER
b11001011 ER
b11001100 ER
b11001101 ER
b11001110 ER
b11001111 ER
b11010000 ER
b11010001 ER
b11010010 ER
b11010011 ER
b11010100 ER
b11010101 ER
b11010110 ER
b11010111 ER
b11011000 ER
b11011001 ER
b11011010 ER
b11011011 ER
b11011100 ER
b11011101 ER
b11011110 ER
b11011111 ER
b11100000 ER
b11100001 ER
b11100010 ER
b11100011 ER
b11100100 ER
b11100101 ER
b11100110 ER
b11100111 ER
b11101000 ER
b11101001 ER
b11101010 ER
b11101011 ER
b11101100 ER
b11101101 ER
b11101110 ER
b11101111 ER
b11110000 ER
b11110001 ER
b11110010 ER
b11110011 ER
b11110100 ER
b11110101 ER
b11110110 ER
b11110111 ER
b11111000 ER
b11111001 ER
b11111010 ER
b11111011 ER
b11111100 ER
b11111101 ER
b11111110 ER
b11111111 ER
b100000000 ER
b0 HR
b1 HR
b10 HR
b11 HR
b100 HR
b101 HR
b110 HR
b111 HR
b1000 HR
b1001 HR
b1010 HR
b1011 HR
b1100 HR
b1101 HR
b1110 HR
b1111 HR
b10000 HR
b10001 HR
b10010 HR
b10011 HR
b10100 HR
b10101 HR
b10110 HR
b10111 HR
b11000 HR
b11001 HR
b11010 HR
b11011 HR
b11100 HR
b11101 HR
b11110 HR
b11111 HR
b100000 HR
b100001 HR
b100010 HR
b100011 HR
b100100 HR
b100101 HR
b100110 HR
b100111 HR
b101000 HR
b101001 HR
b101010 HR
b101011 HR
b101100 HR
b101101 HR
b101110 HR
b101111 HR
b110000 HR
b110001 HR
b110010 HR
b110011 HR
b110100 HR
b110101 HR
b110110 HR
b110111 HR
b111000 HR
b111001 HR
b111010 HR
b111011 HR
b111100 HR
b111101 HR
b111110 HR
b111111 HR
b1000000 HR
b1000001 HR
b1000010 HR
b1000011 HR
b1000100 HR
b1000101 HR
b1000110 HR
b1000111 HR
b1001000 HR
b1001001 HR
b1001010 HR
b1001011 HR
b1001100 HR
b1001101 HR
b1001110 HR
b1001111 HR
b1010000 HR
b1010001 HR
b1010010 HR
b1010011 HR
b1010100 HR
b1010101 HR
b1010110 HR
b1010111 HR
b1011000 HR
b1011001 HR
b1011010 HR
b1011011 HR
b1011100 HR
b1011101 HR
b1011110 HR
b1011111 HR
b1100000 HR
b1100001 HR
b1100010 HR
b1100011 HR
b1100100 HR
b1100101 HR
b1100110 HR
b1100111 HR
b1101000 HR
b1101001 HR
b1101010 HR
b1101011 HR
b1101100 HR
b1101101 HR
b1101110 HR
b1101111 HR
b1110000 HR
b1110001 HR
b1110010 HR
b1110011 HR
b1110100 HR
b1110101 HR
b1110110 HR
b1110111 HR
b1111000 HR
b1111001 HR
b1111010 HR
b1111011 HR
b1111100 HR
b1111101 HR
b1111110 HR
b1111111 HR
b10000000 HR
b10000001 HR
b10000010 HR
b10000011 HR
b10000100 HR
b10000101 HR
b10000110 HR
b10000111 HR
b10001000 HR
b10001001 HR
b10001010 HR
b10001011 HR
b10001100 HR
b10001101 HR
b10001110 HR
b10001111 HR
b10010000 HR
b10010001 HR
b10010010 HR
b10010011 HR
b10010100 HR
b10010101 HR
b10010110 HR
b10010111 HR
b10011000 HR
b10011001 HR
b10011010 HR
b10011011 HR
b10011100 HR
b10011101 HR
b10011110 HR
b10011111 HR
b10100000 HR
b10100001 HR
b10100010 HR
b10100011 HR
b10100100 HR
b10100101 HR
b10100110 HR
b10100111 HR
b10101000 HR
b10101001 HR
b10101010 HR
b10101011 HR
b10101100 HR
b10101101 HR
b10101110 HR
b10101111 HR
b10110000 HR
b10110001 HR
b10110010 HR
b10110011 HR
b10110100 HR
b10110101 HR
b10110110 HR
b10110111 HR
b10111000 HR
b10111001 HR
b10111010 HR
b10111011 HR
b10111100 HR
b10111101 HR
b10111110 HR
b10111111 HR
b11000000 HR
b11000001 HR
b11000010 HR
b11000011 HR
b11000100 HR
b11000101 HR
b11000110 HR
b11000111 HR
b11001000 HR
b11001001 HR
b11001010 HR
b11001011 HR
b11001100 HR
b11001101 HR
b11001110 HR
b11001111 HR
b11010000 HR
b11010001 HR
b11010010 HR
b11010011 HR
b11010100 HR
b11010101 HR
b11010110 HR
b11010111 HR
b11011000 HR
b11011001 HR
b11011010 HR
b11011011 HR
b11011100 HR
b11011101 HR
b11011110 HR
b11011111 HR
b11100000 HR
b11100001 HR
b11100010 HR
b11100011 HR
b11100100 HR
b11100101 HR
b11100110 HR
b11100111 HR
b11101000 HR
b11101001 HR
b11101010 HR
b11101011 HR
b11101100 HR
b11101101 HR
b11101110 HR
b11101111 HR
b11110000 HR
b11110001 HR
b11110010 HR
b11110011 HR
b11110100 HR
b11110101 HR
b11110110 HR
b11110111 HR
b11111000 HR
b11111001 HR
b11111010 HR
b11111011 HR
b11111100 HR
b11111101 HR
b11111110 HR
b11111111 HR
b100000000 HR
b0 KR
b1 KR
b10 KR
b11 KR
b100 KR
b101 KR
b110 KR
b111 KR
b1000 KR
b1001 KR
b1010 KR
b1011 KR
b1100 KR
b1101 KR
b1110 KR
b1111 KR
b10000 KR
b10001 KR
b10010 KR
b10011 KR
b10100 KR
b10101 KR
b10110 KR
b10111 KR
b11000 KR
b11001 KR
b11010 KR
b11011 KR
b11100 KR
b11101 KR
b11110 KR
b11111 KR
b100000 KR
b100001 KR
b100010 KR
b100011 KR
b100100 KR
b100101 KR
b100110 KR
b100111 KR
b101000 KR
b101001 KR
b101010 KR
b101011 KR
b101100 KR
b101101 KR
b101110 KR
b101111 KR
b110000 KR
b110001 KR
b110010 KR
b110011 KR
b110100 KR
b110101 KR
b110110 KR
b110111 KR
b111000 KR
b111001 KR
b111010 KR
b111011 KR
b111100 KR
b111101 KR
b111110 KR
b111111 KR
b1000000 KR
b1000001 KR
b1000010 KR
b1000011 KR
b1000100 KR
b1000101 KR
b1000110 KR
b1000111 KR
b1001000 KR
b1001001 KR
b1001010 KR
b1001011 KR
b1001100 KR
b1001101 KR
b1001110 KR
b1001111 KR
b1010000 KR
b1010001 KR
b1010010 KR
b1010011 KR
b1010100 KR
b1010101 KR
b1010110 KR
b1010111 KR
b1011000 KR
b1011001 KR
b1011010 KR
b1011011 KR
b1011100 KR
b1011101 KR
b1011110 KR
b1011111 KR
b1100000 KR
b1100001 KR
b1100010 KR
b1100011 KR
b1100100 KR
b1100101 KR
b1100110 KR
b1100111 KR
b1101000 KR
b1101001 KR
b1101010 KR
b1101011 KR
b1101100 KR
b1101101 KR
b1101110 KR
b1101111 KR
b1110000 KR
b1110001 KR
b1110010 KR
b1110011 KR
b1110100 KR
b1110101 KR
b1110110 KR
b1110111 KR
b1111000 KR
b1111001 KR
b1111010 KR
b1111011 KR
b1111100 KR
b1111101 KR
b1111110 KR
b1111111 KR
b10000000 KR
b10000001 KR
b10000010 KR
b10000011 KR
b10000100 KR
b10000101 KR
b10000110 KR
b10000111 KR
b10001000 KR
b10001001 KR
b10001010 KR
b10001011 KR
b10001100 KR
b10001101 KR
b10001110 KR
b10001111 KR
b10010000 KR
b10010001 KR
b10010010 KR
b10010011 KR
b10010100 KR
b10010101 KR
b10010110 KR
b10010111 KR
b10011000 KR
b10011001 KR
b10011010 KR
b10011011 KR
b10011100 KR
b10011101 KR
b10011110 KR
b10011111 KR
b10100000 KR
b10100001 KR
b10100010 KR
b10100011 KR
b10100100 KR
b10100101 KR
b10100110 KR
b10100111 KR
b10101000 KR
b10101001 KR
b10101010 KR
b10101011 KR
b10101100 KR
b10101101 KR
b10101110 KR
b10101111 KR
b10110000 KR
b10110001 KR
b10110010 KR
b10110011 KR
b10110100 KR
b10110101 KR
b10110110 KR
b10110111 KR
b10111000 KR
b10111001 KR
b10111010 KR
b10111011 KR
b10111100 KR
b10111101 KR
b10111110 KR
b10111111 KR
b11000000 KR
b11000001 KR
b11000010 KR
b11000011 KR
b11000100 KR
b11000101 KR
b11000110 KR
b11000111 KR
b11001000 KR
b11001001 KR
b11001010 KR
b11001011 KR
b11001100 KR
b11001101 KR
b11001110 KR
b11001111 KR
b11010000 KR
b11010001 KR
b11010010 KR
b11010011 KR
b11010100 KR
b11010101 KR
b11010110 KR
b11010111 KR
b11011000 KR
b11011001 KR
b11011010 KR
b11011011 KR
b11011100 KR
b11011101 KR
b11011110 KR
b11011111 KR
b11100000 KR
b11100001 KR
b11100010 KR
b11100011 KR
b11100100 KR
b11100101 KR
b11100110 KR
b11100111 KR
b11101000 KR
b11101001 KR
b11101010 KR
b11101011 KR
b11101100 KR
b11101101 KR
b11101110 KR
b11101111 KR
b11110000 KR
b11110001 KR
b11110010 KR
b11110011 KR
b11110100 KR
b11110101 KR
b11110110 KR
b11110111 KR
b11111000 KR
b11111001 KR
b11111010 KR
b11111011 KR
b11111100 KR
b11111101 KR
b11111110 KR
b11111111 KR
b100000000 KR
b0 NR
b1 NR
b10 NR
b11 NR
b100 NR
b101 NR
b110 NR
b111 NR
b1000 NR
b1001 NR
b1010 NR
b1011 NR
b1100 NR
b1101 NR
b1110 NR
b1111 NR
b10000 NR
b10001 NR
b10010 NR
b10011 NR
b10100 NR
b10101 NR
b10110 NR
b10111 NR
b11000 NR
b11001 NR
b11010 NR
b11011 NR
b11100 NR
b11101 NR
b11110 NR
b11111 NR
b100000 NR
b100001 NR
b100010 NR
b100011 NR
b100100 NR
b100101 NR
b100110 NR
b100111 NR
b101000 NR
b101001 NR
b101010 NR
b101011 NR
b101100 NR
b101101 NR
b101110 NR
b101111 NR
b110000 NR
b110001 NR
b110010 NR
b110011 NR
b110100 NR
b110101 NR
b110110 NR
b110111 NR
b111000 NR
b111001 NR
b111010 NR
b111011 NR
b111100 NR
b111101 NR
b111110 NR
b111111 NR
b1000000 NR
b1000001 NR
b1000010 NR
b1000011 NR
b1000100 NR
b1000101 NR
b1000110 NR
b1000111 NR
b1001000 NR
b1001001 NR
b1001010 NR
b1001011 NR
b1001100 NR
b1001101 NR
b1001110 NR
b1001111 NR
b1010000 NR
b1010001 NR
b1010010 NR
b1010011 NR
b1010100 NR
b1010101 NR
b1010110 NR
b1010111 NR
b1011000 NR
b1011001 NR
b1011010 NR
b1011011 NR
b1011100 NR
b1011101 NR
b1011110 NR
b1011111 NR
b1100000 NR
b1100001 NR
b1100010 NR
b1100011 NR
b1100100 NR
b1100101 NR
b1100110 NR
b1100111 NR
b1101000 NR
b1101001 NR
b1101010 NR
b1101011 NR
b1101100 NR
b1101101 NR
b1101110 NR
b1101111 NR
b1110000 NR
b1110001 NR
b1110010 NR
b1110011 NR
b1110100 NR
b1110101 NR
b1110110 NR
b1110111 NR
b1111000 NR
b1111001 NR
b1111010 NR
b1111011 NR
b1111100 NR
b1111101 NR
b1111110 NR
b1111111 NR
b10000000 NR
b10000001 NR
b10000010 NR
b10000011 NR
b10000100 NR
b10000101 NR
b10000110 NR
b10000111 NR
b10001000 NR
b10001001 NR
b10001010 NR
b10001011 NR
b10001100 NR
b10001101 NR
b10001110 NR
b10001111 NR
b10010000 NR
b10010001 NR
b10010010 NR
b10010011 NR
b10010100 NR
b10010101 NR
b10010110 NR
b10010111 NR
b10011000 NR
b10011001 NR
b10011010 NR
b10011011 NR
b10011100 NR
b10011101 NR
b10011110 NR
b10011111 NR
b10100000 NR
b10100001 NR
b10100010 NR
b10100011 NR
b10100100 NR
b10100101 NR
b10100110 NR
b10100111 NR
b10101000 NR
b10101001 NR
b10101010 NR
b10101011 NR
b10101100 NR
b10101101 NR
b10101110 NR
b10101111 NR
b10110000 NR
b10110001 NR
b10110010 NR
b10110011 NR
b10110100 NR
b10110101 NR
b10110110 NR
b10110111 NR
b10111000 NR
b10111001 NR
b10111010 NR
b10111011 NR
b10111100 NR
b10111101 NR
b10111110 NR
b10111111 NR
b11000000 NR
b11000001 NR
b11000010 NR
b11000011 NR
b11000100 NR
b11000101 NR
b11000110 NR
b11000111 NR
b11001000 NR
b11001001 NR
b11001010 NR
b11001011 NR
b11001100 NR
b11001101 NR
b11001110 NR
b11001111 NR
b11010000 NR
b11010001 NR
b11010010 NR
b11010011 NR
b11010100 NR
b11010101 NR
b11010110 NR
b11010111 NR
b11011000 NR
b11011001 NR
b11011010 NR
b11011011 NR
b11011100 NR
b11011101 NR
b11011110 NR
b11011111 NR
b11100000 NR
b11100001 NR
b11100010 NR
b11100011 NR
b11100100 NR
b11100101 NR
b11100110 NR
b11100111 NR
b11101000 NR
b11101001 NR
b11101010 NR
b11101011 NR
b11101100 NR
b11101101 NR
b11101110 NR
b11101111 NR
b11110000 NR
b11110001 NR
b11110010 NR
b11110011 NR
b11110100 NR
b11110101 NR
b11110110 NR
b11110111 NR
b11111000 NR
b11111001 NR
b11111010 NR
b11111011 NR
b11111100 NR
b11111101 NR
b11111110 NR
b11111111 NR
b100000000 NR
b0 QR
b1 QR
b10 QR
b11 QR
b100 QR
b101 QR
b110 QR
b111 QR
b1000 QR
b1001 QR
b1010 QR
b1011 QR
b1100 QR
b1101 QR
b1110 QR
b1111 QR
b10000 QR
b10001 QR
b10010 QR
b10011 QR
b10100 QR
b10101 QR
b10110 QR
b10111 QR
b11000 QR
b11001 QR
b11010 QR
b11011 QR
b11100 QR
b11101 QR
b11110 QR
b11111 QR
b100000 QR
b100001 QR
b100010 QR
b100011 QR
b100100 QR
b100101 QR
b100110 QR
b100111 QR
b101000 QR
b101001 QR
b101010 QR
b101011 QR
b101100 QR
b101101 QR
b101110 QR
b101111 QR
b110000 QR
b110001 QR
b110010 QR
b110011 QR
b110100 QR
b110101 QR
b110110 QR
b110111 QR
b111000 QR
b111001 QR
b111010 QR
b111011 QR
b111100 QR
b111101 QR
b111110 QR
b111111 QR
b1000000 QR
b1000001 QR
b1000010 QR
b1000011 QR
b1000100 QR
b1000101 QR
b1000110 QR
b1000111 QR
b1001000 QR
b1001001 QR
b1001010 QR
b1001011 QR
b1001100 QR
b1001101 QR
b1001110 QR
b1001111 QR
b1010000 QR
b1010001 QR
b1010010 QR
b1010011 QR
b1010100 QR
b1010101 QR
b1010110 QR
b1010111 QR
b1011000 QR
b1011001 QR
b1011010 QR
b1011011 QR
b1011100 QR
b1011101 QR
b1011110 QR
b1011111 QR
b1100000 QR
b1100001 QR
b1100010 QR
b1100011 QR
b1100100 QR
b1100101 QR
b1100110 QR
b1100111 QR
b1101000 QR
b1101001 QR
b1101010 QR
b1101011 QR
b1101100 QR
b1101101 QR
b1101110 QR
b1101111 QR
b1110000 QR
b1110001 QR
b1110010 QR
b1110011 QR
b1110100 QR
b1110101 QR
b1110110 QR
b1110111 QR
b1111000 QR
b1111001 QR
b1111010 QR
b1111011 QR
b1111100 QR
b1111101 QR
b1111110 QR
b1111111 QR
b10000000 QR
b10000001 QR
b10000010 QR
b10000011 QR
b10000100 QR
b10000101 QR
b10000110 QR
b10000111 QR
b10001000 QR
b10001001 QR
b10001010 QR
b10001011 QR
b10001100 QR
b10001101 QR
b10001110 QR
b10001111 QR
b10010000 QR
b10010001 QR
b10010010 QR
b10010011 QR
b10010100 QR
b10010101 QR
b10010110 QR
b10010111 QR
b10011000 QR
b10011001 QR
b10011010 QR
b10011011 QR
b10011100 QR
b10011101 QR
b10011110 QR
b10011111 QR
b10100000 QR
b10100001 QR
b10100010 QR
b10100011 QR
b10100100 QR
b10100101 QR
b10100110 QR
b10100111 QR
b10101000 QR
b10101001 QR
b10101010 QR
b10101011 QR
b10101100 QR
b10101101 QR
b10101110 QR
b10101111 QR
b10110000 QR
b10110001 QR
b10110010 QR
b10110011 QR
b10110100 QR
b10110101 QR
b10110110 QR
b10110111 QR
b10111000 QR
b10111001 QR
b10111010 QR
b10111011 QR
b10111100 QR
b10111101 QR
b10111110 QR
b10111111 QR
b11000000 QR
b11000001 QR
b11000010 QR
b11000011 QR
b11000100 QR
b11000101 QR
b11000110 QR
b11000111 QR
b11001000 QR
b11001001 QR
b11001010 QR
b11001011 QR
b11001100 QR
b11001101 QR
b11001110 QR
b11001111 QR
b11010000 QR
b11010001 QR
b11010010 QR
b11010011 QR
b11010100 QR
b11010101 QR
b11010110 QR
b11010111 QR
b11011000 QR
b11011001 QR
b11011010 QR
b11011011 QR
b11011100 QR
b11011101 QR
b11011110 QR
b11011111 QR
b11100000 QR
b11100001 QR
b11100010 QR
b11100011 QR
b11100100 QR
b11100101 QR
b11100110 QR
b11100111 QR
b11101000 QR
b11101001 QR
b11101010 QR
b11101011 QR
b11101100 QR
b11101101 QR
b11101110 QR
b11101111 QR
b11110000 QR
b11110001 QR
b11110010 QR
b11110011 QR
b11110100 QR
b11110101 QR
b11110110 QR
b11110111 QR
b11111000 QR
b11111001 QR
b11111010 QR
b11111011 QR
b11111100 QR
b11111101 QR
b11111110 QR
b11111111 QR
b100000000 QR
b0 SR
b1 SR
b10 SR
b11 SR
b100 SR
b101 SR
b110 SR
b111 SR
b1000 SR
b1001 SR
b1010 SR
b1011 SR
b1100 SR
b1101 SR
b1110 SR
b1111 SR
b10000 SR
b10001 SR
b10010 SR
b10011 SR
b10100 SR
b10101 SR
b10110 SR
b10111 SR
b11000 SR
b11001 SR
b11010 SR
b11011 SR
b11100 SR
b11101 SR
b11110 SR
b11111 SR
b100000 SR
b100001 SR
b100010 SR
b100011 SR
b100100 SR
b100101 SR
b100110 SR
b100111 SR
b101000 SR
b101001 SR
b101010 SR
b101011 SR
b101100 SR
b101101 SR
b101110 SR
b101111 SR
b110000 SR
b110001 SR
b110010 SR
b110011 SR
b110100 SR
b110101 SR
b110110 SR
b110111 SR
b111000 SR
b111001 SR
b111010 SR
b111011 SR
b111100 SR
b111101 SR
b111110 SR
b111111 SR
b1000000 SR
b1000001 SR
b1000010 SR
b1000011 SR
b1000100 SR
b1000101 SR
b1000110 SR
b1000111 SR
b1001000 SR
b1001001 SR
b1001010 SR
b1001011 SR
b1001100 SR
b1001101 SR
b1001110 SR
b1001111 SR
b1010000 SR
b1010001 SR
b1010010 SR
b1010011 SR
b1010100 SR
b1010101 SR
b1010110 SR
b1010111 SR
b1011000 SR
b1011001 SR
b1011010 SR
b1011011 SR
b1011100 SR
b1011101 SR
b1011110 SR
b1011111 SR
b1100000 SR
b1100001 SR
b1100010 SR
b1100011 SR
b1100100 SR
b1100101 SR
b1100110 SR
b1100111 SR
b1101000 SR
b1101001 SR
b1101010 SR
b1101011 SR
b1101100 SR
b1101101 SR
b1101110 SR
b1101111 SR
b1110000 SR
b1110001 SR
b1110010 SR
b1110011 SR
b1110100 SR
b1110101 SR
b1110110 SR
b1110111 SR
b1111000 SR
b1111001 SR
b1111010 SR
b1111011 SR
b1111100 SR
b1111101 SR
b1111110 SR
b1111111 SR
b10000000 SR
b10000001 SR
b10000010 SR
b10000011 SR
b10000100 SR
b10000101 SR
b10000110 SR
b10000111 SR
b10001000 SR
b10001001 SR
b10001010 SR
b10001011 SR
b10001100 SR
b10001101 SR
b10001110 SR
b10001111 SR
b10010000 SR
b10010001 SR
b10010010 SR
b10010011 SR
b10010100 SR
b10010101 SR
b10010110 SR
b10010111 SR
b10011000 SR
b10011001 SR
b10011010 SR
b10011011 SR
b10011100 SR
b10011101 SR
b10011110 SR
b10011111 SR
b10100000 SR
b10100001 SR
b10100010 SR
b10100011 SR
b10100100 SR
b10100101 SR
b10100110 SR
b10100111 SR
b10101000 SR
b10101001 SR
b10101010 SR
b10101011 SR
b10101100 SR
b10101101 SR
b10101110 SR
b10101111 SR
b10110000 SR
b10110001 SR
b10110010 SR
b10110011 SR
b10110100 SR
b10110101 SR
b10110110 SR
b10110111 SR
b10111000 SR
b10111001 SR
b10111010 SR
b10111011 SR
b10111100 SR
b10111101 SR
b10111110 SR
b10111111 SR
b11000000 SR
b11000001 SR
b11000010 SR
b11000011 SR
b11000100 SR
b11000101 SR
b11000110 SR
b11000111 SR
b11001000 SR
b11001001 SR
b11001010 SR
b11001011 SR
b11001100 SR
b11001101 SR
b11001110 SR
b11001111 SR
b11010000 SR
b11010001 SR
b11010010 SR
b11010011 SR
b11010100 SR
b11010101 SR
b11010110 SR
b11010111 SR
b11011000 SR
b11011001 SR
b11011010 SR
b11011011 SR
b11011100 SR
b11011101 SR
b11011110 SR
b11011111 SR
b11100000 SR
b11100001 SR
b11100010 SR
b11100011 SR
b11100100 SR
b11100101 SR
b11100110 SR
b11100111 SR
b11101000 SR
b11101001 SR
b11101010 SR
b11101011 SR
b11101100 SR
b11101101 SR
b11101110 SR
b11101111 SR
b11110000 SR
b11110001 SR
b11110010 SR
b11110011 SR
b11110100 SR
b11110101 SR
b11110110 SR
b11110111 SR
b11111000 SR
b11111001 SR
b11111010 SR
b11111011 SR
b11111100 SR
b11111101 SR
b11111110 SR
b11111111 SR
b100000000 SR
b10 ;!
#150
09!
06!
0+5
0'5
0#5
0}4
0"F
0|E
0xE
0tE
0pE
0lE
0hE
0dE
0`E
0\E
0XE
0TE
0PE
0LE
0HE
0DE
0@E
0<E
08E
04E
00E
0"N
0|M
0xM
0tM
0pM
0$Y
0~X
0zX
0vX
0\Z
0XZ
0TZ
0PZ
0LZ
#200
19!
16!
1+5
1'5
1#5
1}4
1"F
1|E
1xE
1tE
1pE
1lE
1hE
1dE
1`E
1\E
1XE
1TE
1PE
1LE
1HE
1DE
1@E
1<E
18E
14E
10E
1"N
1|M
1xM
1tM
1pM
1$Y
1~X
1zX
1vX
1\Z
1XZ
1TZ
1PZ
1LZ
b0 u,
b1 u,
b10 u,
b11 u,
b100 u,
b101 u,
b110 u,
b111 u,
b1000 u,
b1001 u,
b1010 u,
b1011 u,
b1100 u,
b1101 u,
b1110 u,
b1111 u,
b10000 u,
b10001 u,
b10010 u,
b10011 u,
b10100 u,
b10101 u,
b10110 u,
b10111 u,
b11000 u,
b11001 u,
b11010 u,
b11011 u,
b11100 u,
b11101 u,
b11110 u,
b11111 u,
b100000 u,
b100001 u,
b100010 u,
b100011 u,
b100100 u,
b100101 u,
b100110 u,
b100111 u,
b101000 u,
b101001 u,
b101010 u,
b101011 u,
b101100 u,
b101101 u,
b101110 u,
b101111 u,
b110000 u,
b110001 u,
b110010 u,
b110011 u,
b110100 u,
b110101 u,
b110110 u,
b110111 u,
b111000 u,
b111001 u,
b111010 u,
b111011 u,
b111100 u,
b111101 u,
b111110 u,
b111111 u,
b1000000 u,
b1000001 u,
b1000010 u,
b1000011 u,
b1000100 u,
b1000101 u,
b1000110 u,
b1000111 u,
b1001000 u,
b1001001 u,
b1001010 u,
b1001011 u,
b1001100 u,
b1001101 u,
b1001110 u,
b1001111 u,
b1010000 u,
b1010001 u,
b1010010 u,
b1010011 u,
b1010100 u,
b1010101 u,
b1010110 u,
b1010111 u,
b1011000 u,
b1011001 u,
b1011010 u,
b1011011 u,
b1011100 u,
b1011101 u,
b1011110 u,
b1011111 u,
b1100000 u,
b1100001 u,
b1100010 u,
b1100011 u,
b1100100 u,
b1100101 u,
b1100110 u,
b1100111 u,
b1101000 u,
b1101001 u,
b1101010 u,
b1101011 u,
b1101100 u,
b1101101 u,
b1101110 u,
b1101111 u,
b1110000 u,
b1110001 u,
b1110010 u,
b1110011 u,
b1110100 u,
b1110101 u,
b1110110 u,
b1110111 u,
b1111000 u,
b1111001 u,
b1111010 u,
b1111011 u,
b1111100 u,
b1111101 u,
b1111110 u,
b1111111 u,
b10000000 u,
b10000001 u,
b10000010 u,
b10000011 u,
b10000100 u,
b10000101 u,
b10000110 u,
b10000111 u,
b10001000 u,
b10001001 u,
b10001010 u,
b10001011 u,
b10001100 u,
b10001101 u,
b10001110 u,
b10001111 u,
b10010000 u,
b10010001 u,
b10010010 u,
b10010011 u,
b10010100 u,
b10010101 u,
b10010110 u,
b10010111 u,
b10011000 u,
b10011001 u,
b10011010 u,
b10011011 u,
b10011100 u,
b10011101 u,
b10011110 u,
b10011111 u,
b10100000 u,
b10100001 u,
b10100010 u,
b10100011 u,
b10100100 u,
b10100101 u,
b10100110 u,
b10100111 u,
b10101000 u,
b10101001 u,
b10101010 u,
b10101011 u,
b10101100 u,
b10101101 u,
b10101110 u,
b10101111 u,
b10110000 u,
b10110001 u,
b10110010 u,
b10110011 u,
b10110100 u,
b10110101 u,
b10110110 u,
b10110111 u,
b10111000 u,
b10111001 u,
b10111010 u,
b10111011 u,
b10111100 u,
b10111101 u,
b10111110 u,
b10111111 u,
b11000000 u,
b11000001 u,
b11000010 u,
b11000011 u,
b11000100 u,
b11000101 u,
b11000110 u,
b11000111 u,
b11001000 u,
b11001001 u,
b11001010 u,
b11001011 u,
b11001100 u,
b11001101 u,
b11001110 u,
b11001111 u,
b11010000 u,
b11010001 u,
b11010010 u,
b11010011 u,
b11010100 u,
b11010101 u,
b11010110 u,
b11010111 u,
b11011000 u,
b11011001 u,
b11011010 u,
b11011011 u,
b11011100 u,
b11011101 u,
b11011110 u,
b11011111 u,
b11100000 u,
b11100001 u,
b11100010 u,
b11100011 u,
b11100100 u,
b11100101 u,
b11100110 u,
b11100111 u,
b11101000 u,
b11101001 u,
b11101010 u,
b11101011 u,
b11101100 u,
b11101101 u,
b11101110 u,
b11101111 u,
b11110000 u,
b11110001 u,
b11110010 u,
b11110011 u,
b11110100 u,
b11110101 u,
b11110110 u,
b11110111 u,
b11111000 u,
b11111001 u,
b11111010 u,
b11111011 u,
b11111100 u,
b11111101 u,
b11111110 u,
b11111111 u,
b100000000 u,
b0 x,
b1 x,
b10 x,
b11 x,
b100 x,
b101 x,
b110 x,
b111 x,
b1000 x,
b1001 x,
b1010 x,
b1011 x,
b1100 x,
b1101 x,
b1110 x,
b1111 x,
b10000 x,
b10001 x,
b10010 x,
b10011 x,
b10100 x,
b10101 x,
b10110 x,
b10111 x,
b11000 x,
b11001 x,
b11010 x,
b11011 x,
b11100 x,
b11101 x,
b11110 x,
b11111 x,
b100000 x,
b100001 x,
b100010 x,
b100011 x,
b100100 x,
b100101 x,
b100110 x,
b100111 x,
b101000 x,
b101001 x,
b101010 x,
b101011 x,
b101100 x,
b101101 x,
b101110 x,
b101111 x,
b110000 x,
b110001 x,
b110010 x,
b110011 x,
b110100 x,
b110101 x,
b110110 x,
b110111 x,
b111000 x,
b111001 x,
b111010 x,
b111011 x,
b111100 x,
b111101 x,
b111110 x,
b111111 x,
b1000000 x,
b1000001 x,
b1000010 x,
b1000011 x,
b1000100 x,
b1000101 x,
b1000110 x,
b1000111 x,
b1001000 x,
b1001001 x,
b1001010 x,
b1001011 x,
b1001100 x,
b1001101 x,
b1001110 x,
b1001111 x,
b1010000 x,
b1010001 x,
b1010010 x,
b1010011 x,
b1010100 x,
b1010101 x,
b1010110 x,
b1010111 x,
b1011000 x,
b1011001 x,
b1011010 x,
b1011011 x,
b1011100 x,
b1011101 x,
b1011110 x,
b1011111 x,
b1100000 x,
b1100001 x,
b1100010 x,
b1100011 x,
b1100100 x,
b1100101 x,
b1100110 x,
b1100111 x,
b1101000 x,
b1101001 x,
b1101010 x,
b1101011 x,
b1101100 x,
b1101101 x,
b1101110 x,
b1101111 x,
b1110000 x,
b1110001 x,
b1110010 x,
b1110011 x,
b1110100 x,
b1110101 x,
b1110110 x,
b1110111 x,
b1111000 x,
b1111001 x,
b1111010 x,
b1111011 x,
b1111100 x,
b1111101 x,
b1111110 x,
b1111111 x,
b10000000 x,
b10000001 x,
b10000010 x,
b10000011 x,
b10000100 x,
b10000101 x,
b10000110 x,
b10000111 x,
b10001000 x,
b10001001 x,
b10001010 x,
b10001011 x,
b10001100 x,
b10001101 x,
b10001110 x,
b10001111 x,
b10010000 x,
b10010001 x,
b10010010 x,
b10010011 x,
b10010100 x,
b10010101 x,
b10010110 x,
b10010111 x,
b10011000 x,
b10011001 x,
b10011010 x,
b10011011 x,
b10011100 x,
b10011101 x,
b10011110 x,
b10011111 x,
b10100000 x,
b10100001 x,
b10100010 x,
b10100011 x,
b10100100 x,
b10100101 x,
b10100110 x,
b10100111 x,
b10101000 x,
b10101001 x,
b10101010 x,
b10101011 x,
b10101100 x,
b10101101 x,
b10101110 x,
b10101111 x,
b10110000 x,
b10110001 x,
b10110010 x,
b10110011 x,
b10110100 x,
b10110101 x,
b10110110 x,
b10110111 x,
b10111000 x,
b10111001 x,
b10111010 x,
b10111011 x,
b10111100 x,
b10111101 x,
b10111110 x,
b10111111 x,
b11000000 x,
b11000001 x,
b11000010 x,
b11000011 x,
b11000100 x,
b11000101 x,
b11000110 x,
b11000111 x,
b11001000 x,
b11001001 x,
b11001010 x,
b11001011 x,
b11001100 x,
b11001101 x,
b11001110 x,
b11001111 x,
b11010000 x,
b11010001 x,
b11010010 x,
b11010011 x,
b11010100 x,
b11010101 x,
b11010110 x,
b11010111 x,
b11011000 x,
b11011001 x,
b11011010 x,
b11011011 x,
b11011100 x,
b11011101 x,
b11011110 x,
b11011111 x,
b11100000 x,
b11100001 x,
b11100010 x,
b11100011 x,
b11100100 x,
b11100101 x,
b11100110 x,
b11100111 x,
b11101000 x,
b11101001 x,
b11101010 x,
b11101011 x,
b11101100 x,
b11101101 x,
b11101110 x,
b11101111 x,
b11110000 x,
b11110001 x,
b11110010 x,
b11110011 x,
b11110100 x,
b11110101 x,
b11110110 x,
b11110111 x,
b11111000 x,
b11111001 x,
b11111010 x,
b11111011 x,
b11111100 x,
b11111101 x,
b11111110 x,
b11111111 x,
b100000000 x,
b0 {,
b1 {,
b10 {,
b11 {,
b100 {,
b101 {,
b110 {,
b111 {,
b1000 {,
b1001 {,
b1010 {,
b1011 {,
b1100 {,
b1101 {,
b1110 {,
b1111 {,
b10000 {,
b10001 {,
b10010 {,
b10011 {,
b10100 {,
b10101 {,
b10110 {,
b10111 {,
b11000 {,
b11001 {,
b11010 {,
b11011 {,
b11100 {,
b11101 {,
b11110 {,
b11111 {,
b100000 {,
b100001 {,
b100010 {,
b100011 {,
b100100 {,
b100101 {,
b100110 {,
b100111 {,
b101000 {,
b101001 {,
b101010 {,
b101011 {,
b101100 {,
b101101 {,
b101110 {,
b101111 {,
b110000 {,
b110001 {,
b110010 {,
b110011 {,
b110100 {,
b110101 {,
b110110 {,
b110111 {,
b111000 {,
b111001 {,
b111010 {,
b111011 {,
b111100 {,
b111101 {,
b111110 {,
b111111 {,
b1000000 {,
b1000001 {,
b1000010 {,
b1000011 {,
b1000100 {,
b1000101 {,
b1000110 {,
b1000111 {,
b1001000 {,
b1001001 {,
b1001010 {,
b1001011 {,
b1001100 {,
b1001101 {,
b1001110 {,
b1001111 {,
b1010000 {,
b1010001 {,
b1010010 {,
b1010011 {,
b1010100 {,
b1010101 {,
b1010110 {,
b1010111 {,
b1011000 {,
b1011001 {,
b1011010 {,
b1011011 {,
b1011100 {,
b1011101 {,
b1011110 {,
b1011111 {,
b1100000 {,
b1100001 {,
b1100010 {,
b1100011 {,
b1100100 {,
b1100101 {,
b1100110 {,
b1100111 {,
b1101000 {,
b1101001 {,
b1101010 {,
b1101011 {,
b1101100 {,
b1101101 {,
b1101110 {,
b1101111 {,
b1110000 {,
b1110001 {,
b1110010 {,
b1110011 {,
b1110100 {,
b1110101 {,
b1110110 {,
b1110111 {,
b1111000 {,
b1111001 {,
b1111010 {,
b1111011 {,
b1111100 {,
b1111101 {,
b1111110 {,
b1111111 {,
b10000000 {,
b10000001 {,
b10000010 {,
b10000011 {,
b10000100 {,
b10000101 {,
b10000110 {,
b10000111 {,
b10001000 {,
b10001001 {,
b10001010 {,
b10001011 {,
b10001100 {,
b10001101 {,
b10001110 {,
b10001111 {,
b10010000 {,
b10010001 {,
b10010010 {,
b10010011 {,
b10010100 {,
b10010101 {,
b10010110 {,
b10010111 {,
b10011000 {,
b10011001 {,
b10011010 {,
b10011011 {,
b10011100 {,
b10011101 {,
b10011110 {,
b10011111 {,
b10100000 {,
b10100001 {,
b10100010 {,
b10100011 {,
b10100100 {,
b10100101 {,
b10100110 {,
b10100111 {,
b10101000 {,
b10101001 {,
b10101010 {,
b10101011 {,
b10101100 {,
b10101101 {,
b10101110 {,
b10101111 {,
b10110000 {,
b10110001 {,
b10110010 {,
b10110011 {,
b10110100 {,
b10110101 {,
b10110110 {,
b10110111 {,
b10111000 {,
b10111001 {,
b10111010 {,
b10111011 {,
b10111100 {,
b10111101 {,
b10111110 {,
b10111111 {,
b11000000 {,
b11000001 {,
b11000010 {,
b11000011 {,
b11000100 {,
b11000101 {,
b11000110 {,
b11000111 {,
b11001000 {,
b11001001 {,
b11001010 {,
b11001011 {,
b11001100 {,
b11001101 {,
b11001110 {,
b11001111 {,
b11010000 {,
b11010001 {,
b11010010 {,
b11010011 {,
b11010100 {,
b11010101 {,
b11010110 {,
b11010111 {,
b11011000 {,
b11011001 {,
b11011010 {,
b11011011 {,
b11011100 {,
b11011101 {,
b11011110 {,
b11011111 {,
b11100000 {,
b11100001 {,
b11100010 {,
b11100011 {,
b11100100 {,
b11100101 {,
b11100110 {,
b11100111 {,
b11101000 {,
b11101001 {,
b11101010 {,
b11101011 {,
b11101100 {,
b11101101 {,
b11101110 {,
b11101111 {,
b11110000 {,
b11110001 {,
b11110010 {,
b11110011 {,
b11110100 {,
b11110101 {,
b11110110 {,
b11110111 {,
b11111000 {,
b11111001 {,
b11111010 {,
b11111011 {,
b11111100 {,
b11111101 {,
b11111110 {,
b11111111 {,
b100000000 {,
b0 ~,
b1 ~,
b10 ~,
b11 ~,
b100 ~,
b101 ~,
b110 ~,
b111 ~,
b1000 ~,
b1001 ~,
b1010 ~,
b1011 ~,
b1100 ~,
b1101 ~,
b1110 ~,
b1111 ~,
b10000 ~,
b10001 ~,
b10010 ~,
b10011 ~,
b10100 ~,
b10101 ~,
b10110 ~,
b10111 ~,
b11000 ~,
b11001 ~,
b11010 ~,
b11011 ~,
b11100 ~,
b11101 ~,
b11110 ~,
b11111 ~,
b100000 ~,
b100001 ~,
b100010 ~,
b100011 ~,
b100100 ~,
b100101 ~,
b100110 ~,
b100111 ~,
b101000 ~,
b101001 ~,
b101010 ~,
b101011 ~,
b101100 ~,
b101101 ~,
b101110 ~,
b101111 ~,
b110000 ~,
b110001 ~,
b110010 ~,
b110011 ~,
b110100 ~,
b110101 ~,
b110110 ~,
b110111 ~,
b111000 ~,
b111001 ~,
b111010 ~,
b111011 ~,
b111100 ~,
b111101 ~,
b111110 ~,
b111111 ~,
b1000000 ~,
b1000001 ~,
b1000010 ~,
b1000011 ~,
b1000100 ~,
b1000101 ~,
b1000110 ~,
b1000111 ~,
b1001000 ~,
b1001001 ~,
b1001010 ~,
b1001011 ~,
b1001100 ~,
b1001101 ~,
b1001110 ~,
b1001111 ~,
b1010000 ~,
b1010001 ~,
b1010010 ~,
b1010011 ~,
b1010100 ~,
b1010101 ~,
b1010110 ~,
b1010111 ~,
b1011000 ~,
b1011001 ~,
b1011010 ~,
b1011011 ~,
b1011100 ~,
b1011101 ~,
b1011110 ~,
b1011111 ~,
b1100000 ~,
b1100001 ~,
b1100010 ~,
b1100011 ~,
b1100100 ~,
b1100101 ~,
b1100110 ~,
b1100111 ~,
b1101000 ~,
b1101001 ~,
b1101010 ~,
b1101011 ~,
b1101100 ~,
b1101101 ~,
b1101110 ~,
b1101111 ~,
b1110000 ~,
b1110001 ~,
b1110010 ~,
b1110011 ~,
b1110100 ~,
b1110101 ~,
b1110110 ~,
b1110111 ~,
b1111000 ~,
b1111001 ~,
b1111010 ~,
b1111011 ~,
b1111100 ~,
b1111101 ~,
b1111110 ~,
b1111111 ~,
b10000000 ~,
b10000001 ~,
b10000010 ~,
b10000011 ~,
b10000100 ~,
b10000101 ~,
b10000110 ~,
b10000111 ~,
b10001000 ~,
b10001001 ~,
b10001010 ~,
b10001011 ~,
b10001100 ~,
b10001101 ~,
b10001110 ~,
b10001111 ~,
b10010000 ~,
b10010001 ~,
b10010010 ~,
b10010011 ~,
b10010100 ~,
b10010101 ~,
b10010110 ~,
b10010111 ~,
b10011000 ~,
b10011001 ~,
b10011010 ~,
b10011011 ~,
b10011100 ~,
b10011101 ~,
b10011110 ~,
b10011111 ~,
b10100000 ~,
b10100001 ~,
b10100010 ~,
b10100011 ~,
b10100100 ~,
b10100101 ~,
b10100110 ~,
b10100111 ~,
b10101000 ~,
b10101001 ~,
b10101010 ~,
b10101011 ~,
b10101100 ~,
b10101101 ~,
b10101110 ~,
b10101111 ~,
b10110000 ~,
b10110001 ~,
b10110010 ~,
b10110011 ~,
b10110100 ~,
b10110101 ~,
b10110110 ~,
b10110111 ~,
b10111000 ~,
b10111001 ~,
b10111010 ~,
b10111011 ~,
b10111100 ~,
b10111101 ~,
b10111110 ~,
b10111111 ~,
b11000000 ~,
b11000001 ~,
b11000010 ~,
b11000011 ~,
b11000100 ~,
b11000101 ~,
b11000110 ~,
b11000111 ~,
b11001000 ~,
b11001001 ~,
b11001010 ~,
b11001011 ~,
b11001100 ~,
b11001101 ~,
b11001110 ~,
b11001111 ~,
b11010000 ~,
b11010001 ~,
b11010010 ~,
b11010011 ~,
b11010100 ~,
b11010101 ~,
b11010110 ~,
b11010111 ~,
b11011000 ~,
b11011001 ~,
b11011010 ~,
b11011011 ~,
b11011100 ~,
b11011101 ~,
b11011110 ~,
b11011111 ~,
b11100000 ~,
b11100001 ~,
b11100010 ~,
b11100011 ~,
b11100100 ~,
b11100101 ~,
b11100110 ~,
b11100111 ~,
b11101000 ~,
b11101001 ~,
b11101010 ~,
b11101011 ~,
b11101100 ~,
b11101101 ~,
b11101110 ~,
b11101111 ~,
b11110000 ~,
b11110001 ~,
b11110010 ~,
b11110011 ~,
b11110100 ~,
b11110101 ~,
b11110110 ~,
b11110111 ~,
b11111000 ~,
b11111001 ~,
b11111010 ~,
b11111011 ~,
b11111100 ~,
b11111101 ~,
b11111110 ~,
b11111111 ~,
b100000000 ~,
b0 #-
b1 #-
b10 #-
b11 #-
b100 #-
b101 #-
b110 #-
b111 #-
b1000 #-
b1001 #-
b1010 #-
b1011 #-
b1100 #-
b1101 #-
b1110 #-
b1111 #-
b10000 #-
b10001 #-
b10010 #-
b10011 #-
b10100 #-
b10101 #-
b10110 #-
b10111 #-
b11000 #-
b11001 #-
b11010 #-
b11011 #-
b11100 #-
b11101 #-
b11110 #-
b11111 #-
b100000 #-
b100001 #-
b100010 #-
b100011 #-
b100100 #-
b100101 #-
b100110 #-
b100111 #-
b101000 #-
b101001 #-
b101010 #-
b101011 #-
b101100 #-
b101101 #-
b101110 #-
b101111 #-
b110000 #-
b110001 #-
b110010 #-
b110011 #-
b110100 #-
b110101 #-
b110110 #-
b110111 #-
b111000 #-
b111001 #-
b111010 #-
b111011 #-
b111100 #-
b111101 #-
b111110 #-
b111111 #-
b1000000 #-
b1000001 #-
b1000010 #-
b1000011 #-
b1000100 #-
b1000101 #-
b1000110 #-
b1000111 #-
b1001000 #-
b1001001 #-
b1001010 #-
b1001011 #-
b1001100 #-
b1001101 #-
b1001110 #-
b1001111 #-
b1010000 #-
b1010001 #-
b1010010 #-
b1010011 #-
b1010100 #-
b1010101 #-
b1010110 #-
b1010111 #-
b1011000 #-
b1011001 #-
b1011010 #-
b1011011 #-
b1011100 #-
b1011101 #-
b1011110 #-
b1011111 #-
b1100000 #-
b1100001 #-
b1100010 #-
b1100011 #-
b1100100 #-
b1100101 #-
b1100110 #-
b1100111 #-
b1101000 #-
b1101001 #-
b1101010 #-
b1101011 #-
b1101100 #-
b1101101 #-
b1101110 #-
b1101111 #-
b1110000 #-
b1110001 #-
b1110010 #-
b1110011 #-
b1110100 #-
b1110101 #-
b1110110 #-
b1110111 #-
b1111000 #-
b1111001 #-
b1111010 #-
b1111011 #-
b1111100 #-
b1111101 #-
b1111110 #-
b1111111 #-
b10000000 #-
b10000001 #-
b10000010 #-
b10000011 #-
b10000100 #-
b10000101 #-
b10000110 #-
b10000111 #-
b10001000 #-
b10001001 #-
b10001010 #-
b10001011 #-
b10001100 #-
b10001101 #-
b10001110 #-
b10001111 #-
b10010000 #-
b10010001 #-
b10010010 #-
b10010011 #-
b10010100 #-
b10010101 #-
b10010110 #-
b10010111 #-
b10011000 #-
b10011001 #-
b10011010 #-
b10011011 #-
b10011100 #-
b10011101 #-
b10011110 #-
b10011111 #-
b10100000 #-
b10100001 #-
b10100010 #-
b10100011 #-
b10100100 #-
b10100101 #-
b10100110 #-
b10100111 #-
b10101000 #-
b10101001 #-
b10101010 #-
b10101011 #-
b10101100 #-
b10101101 #-
b10101110 #-
b10101111 #-
b10110000 #-
b10110001 #-
b10110010 #-
b10110011 #-
b10110100 #-
b10110101 #-
b10110110 #-
b10110111 #-
b10111000 #-
b10111001 #-
b10111010 #-
b10111011 #-
b10111100 #-
b10111101 #-
b10111110 #-
b10111111 #-
b11000000 #-
b11000001 #-
b11000010 #-
b11000011 #-
b11000100 #-
b11000101 #-
b11000110 #-
b11000111 #-
b11001000 #-
b11001001 #-
b11001010 #-
b11001011 #-
b11001100 #-
b11001101 #-
b11001110 #-
b11001111 #-
b11010000 #-
b11010001 #-
b11010010 #-
b11010011 #-
b11010100 #-
b11010101 #-
b11010110 #-
b11010111 #-
b11011000 #-
b11011001 #-
b11011010 #-
b11011011 #-
b11011100 #-
b11011101 #-
b11011110 #-
b11011111 #-
b11100000 #-
b11100001 #-
b11100010 #-
b11100011 #-
b11100100 #-
b11100101 #-
b11100110 #-
b11100111 #-
b11101000 #-
b11101001 #-
b11101010 #-
b11101011 #-
b11101100 #-
b11101101 #-
b11101110 #-
b11101111 #-
b11110000 #-
b11110001 #-
b11110010 #-
b11110011 #-
b11110100 #-
b11110101 #-
b11110110 #-
b11110111 #-
b11111000 #-
b11111001 #-
b11111010 #-
b11111011 #-
b11111100 #-
b11111101 #-
b11111110 #-
b11111111 #-
b100000000 #-
b0 &-
b1 &-
b10 &-
b11 &-
b100 &-
b101 &-
b110 &-
b111 &-
b1000 &-
b1001 &-
b1010 &-
b1011 &-
b1100 &-
b1101 &-
b1110 &-
b1111 &-
b10000 &-
b10001 &-
b10010 &-
b10011 &-
b10100 &-
b10101 &-
b10110 &-
b10111 &-
b11000 &-
b11001 &-
b11010 &-
b11011 &-
b11100 &-
b11101 &-
b11110 &-
b11111 &-
b100000 &-
b100001 &-
b100010 &-
b100011 &-
b100100 &-
b100101 &-
b100110 &-
b100111 &-
b101000 &-
b101001 &-
b101010 &-
b101011 &-
b101100 &-
b101101 &-
b101110 &-
b101111 &-
b110000 &-
b110001 &-
b110010 &-
b110011 &-
b110100 &-
b110101 &-
b110110 &-
b110111 &-
b111000 &-
b111001 &-
b111010 &-
b111011 &-
b111100 &-
b111101 &-
b111110 &-
b111111 &-
b1000000 &-
b1000001 &-
b1000010 &-
b1000011 &-
b1000100 &-
b1000101 &-
b1000110 &-
b1000111 &-
b1001000 &-
b1001001 &-
b1001010 &-
b1001011 &-
b1001100 &-
b1001101 &-
b1001110 &-
b1001111 &-
b1010000 &-
b1010001 &-
b1010010 &-
b1010011 &-
b1010100 &-
b1010101 &-
b1010110 &-
b1010111 &-
b1011000 &-
b1011001 &-
b1011010 &-
b1011011 &-
b1011100 &-
b1011101 &-
b1011110 &-
b1011111 &-
b1100000 &-
b1100001 &-
b1100010 &-
b1100011 &-
b1100100 &-
b1100101 &-
b1100110 &-
b1100111 &-
b1101000 &-
b1101001 &-
b1101010 &-
b1101011 &-
b1101100 &-
b1101101 &-
b1101110 &-
b1101111 &-
b1110000 &-
b1110001 &-
b1110010 &-
b1110011 &-
b1110100 &-
b1110101 &-
b1110110 &-
b1110111 &-
b1111000 &-
b1111001 &-
b1111010 &-
b1111011 &-
b1111100 &-
b1111101 &-
b1111110 &-
b1111111 &-
b10000000 &-
b10000001 &-
b10000010 &-
b10000011 &-
b10000100 &-
b10000101 &-
b10000110 &-
b10000111 &-
b10001000 &-
b10001001 &-
b10001010 &-
b10001011 &-
b10001100 &-
b10001101 &-
b10001110 &-
b10001111 &-
b10010000 &-
b10010001 &-
b10010010 &-
b10010011 &-
b10010100 &-
b10010101 &-
b10010110 &-
b10010111 &-
b10011000 &-
b10011001 &-
b10011010 &-
b10011011 &-
b10011100 &-
b10011101 &-
b10011110 &-
b10011111 &-
b10100000 &-
b10100001 &-
b10100010 &-
b10100011 &-
b10100100 &-
b10100101 &-
b10100110 &-
b10100111 &-
b10101000 &-
b10101001 &-
b10101010 &-
b10101011 &-
b10101100 &-
b10101101 &-
b10101110 &-
b10101111 &-
b10110000 &-
b10110001 &-
b10110010 &-
b10110011 &-
b10110100 &-
b10110101 &-
b10110110 &-
b10110111 &-
b10111000 &-
b10111001 &-
b10111010 &-
b10111011 &-
b10111100 &-
b10111101 &-
b10111110 &-
b10111111 &-
b11000000 &-
b11000001 &-
b11000010 &-
b11000011 &-
b11000100 &-
b11000101 &-
b11000110 &-
b11000111 &-
b11001000 &-
b11001001 &-
b11001010 &-
b11001011 &-
b11001100 &-
b11001101 &-
b11001110 &-
b11001111 &-
b11010000 &-
b11010001 &-
b11010010 &-
b11010011 &-
b11010100 &-
b11010101 &-
b11010110 &-
b11010111 &-
b11011000 &-
b11011001 &-
b11011010 &-
b11011011 &-
b11011100 &-
b11011101 &-
b11011110 &-
b11011111 &-
b11100000 &-
b11100001 &-
b11100010 &-
b11100011 &-
b11100100 &-
b11100101 &-
b11100110 &-
b11100111 &-
b11101000 &-
b11101001 &-
b11101010 &-
b11101011 &-
b11101100 &-
b11101101 &-
b11101110 &-
b11101111 &-
b11110000 &-
b11110001 &-
b11110010 &-
b11110011 &-
b11110100 &-
b11110101 &-
b11110110 &-
b11110111 &-
b11111000 &-
b11111001 &-
b11111010 &-
b11111011 &-
b11111100 &-
b11111101 &-
b11111110 &-
b11111111 &-
b100000000 &-
b0 (-
b1 (-
b10 (-
b11 (-
b100 (-
b101 (-
b110 (-
b111 (-
b1000 (-
b1001 (-
b1010 (-
b1011 (-
b1100 (-
b1101 (-
b1110 (-
b1111 (-
b10000 (-
b10001 (-
b10010 (-
b10011 (-
b10100 (-
b10101 (-
b10110 (-
b10111 (-
b11000 (-
b11001 (-
b11010 (-
b11011 (-
b11100 (-
b11101 (-
b11110 (-
b11111 (-
b100000 (-
b100001 (-
b100010 (-
b100011 (-
b100100 (-
b100101 (-
b100110 (-
b100111 (-
b101000 (-
b101001 (-
b101010 (-
b101011 (-
b101100 (-
b101101 (-
b101110 (-
b101111 (-
b110000 (-
b110001 (-
b110010 (-
b110011 (-
b110100 (-
b110101 (-
b110110 (-
b110111 (-
b111000 (-
b111001 (-
b111010 (-
b111011 (-
b111100 (-
b111101 (-
b111110 (-
b111111 (-
b1000000 (-
b1000001 (-
b1000010 (-
b1000011 (-
b1000100 (-
b1000101 (-
b1000110 (-
b1000111 (-
b1001000 (-
b1001001 (-
b1001010 (-
b1001011 (-
b1001100 (-
b1001101 (-
b1001110 (-
b1001111 (-
b1010000 (-
b1010001 (-
b1010010 (-
b1010011 (-
b1010100 (-
b1010101 (-
b1010110 (-
b1010111 (-
b1011000 (-
b1011001 (-
b1011010 (-
b1011011 (-
b1011100 (-
b1011101 (-
b1011110 (-
b1011111 (-
b1100000 (-
b1100001 (-
b1100010 (-
b1100011 (-
b1100100 (-
b1100101 (-
b1100110 (-
b1100111 (-
b1101000 (-
b1101001 (-
b1101010 (-
b1101011 (-
b1101100 (-
b1101101 (-
b1101110 (-
b1101111 (-
b1110000 (-
b1110001 (-
b1110010 (-
b1110011 (-
b1110100 (-
b1110101 (-
b1110110 (-
b1110111 (-
b1111000 (-
b1111001 (-
b1111010 (-
b1111011 (-
b1111100 (-
b1111101 (-
b1111110 (-
b1111111 (-
b10000000 (-
b10000001 (-
b10000010 (-
b10000011 (-
b10000100 (-
b10000101 (-
b10000110 (-
b10000111 (-
b10001000 (-
b10001001 (-
b10001010 (-
b10001011 (-
b10001100 (-
b10001101 (-
b10001110 (-
b10001111 (-
b10010000 (-
b10010001 (-
b10010010 (-
b10010011 (-
b10010100 (-
b10010101 (-
b10010110 (-
b10010111 (-
b10011000 (-
b10011001 (-
b10011010 (-
b10011011 (-
b10011100 (-
b10011101 (-
b10011110 (-
b10011111 (-
b10100000 (-
b10100001 (-
b10100010 (-
b10100011 (-
b10100100 (-
b10100101 (-
b10100110 (-
b10100111 (-
b10101000 (-
b10101001 (-
b10101010 (-
b10101011 (-
b10101100 (-
b10101101 (-
b10101110 (-
b10101111 (-
b10110000 (-
b10110001 (-
b10110010 (-
b10110011 (-
b10110100 (-
b10110101 (-
b10110110 (-
b10110111 (-
b10111000 (-
b10111001 (-
b10111010 (-
b10111011 (-
b10111100 (-
b10111101 (-
b10111110 (-
b10111111 (-
b11000000 (-
b11000001 (-
b11000010 (-
b11000011 (-
b11000100 (-
b11000101 (-
b11000110 (-
b11000111 (-
b11001000 (-
b11001001 (-
b11001010 (-
b11001011 (-
b11001100 (-
b11001101 (-
b11001110 (-
b11001111 (-
b11010000 (-
b11010001 (-
b11010010 (-
b11010011 (-
b11010100 (-
b11010101 (-
b11010110 (-
b11010111 (-
b11011000 (-
b11011001 (-
b11011010 (-
b11011011 (-
b11011100 (-
b11011101 (-
b11011110 (-
b11011111 (-
b11100000 (-
b11100001 (-
b11100010 (-
b11100011 (-
b11100100 (-
b11100101 (-
b11100110 (-
b11100111 (-
b11101000 (-
b11101001 (-
b11101010 (-
b11101011 (-
b11101100 (-
b11101101 (-
b11101110 (-
b11101111 (-
b11110000 (-
b11110001 (-
b11110010 (-
b11110011 (-
b11110100 (-
b11110101 (-
b11110110 (-
b11110111 (-
b11111000 (-
b11111001 (-
b11111010 (-
b11111011 (-
b11111100 (-
b11111101 (-
b11111110 (-
b11111111 (-
b100000000 (-
b0 I.
b1 I.
b10 I.
b11 I.
b100 I.
b101 I.
b110 I.
b111 I.
b1000 I.
b1001 I.
b1010 I.
b1011 I.
b1100 I.
b1101 I.
b1110 I.
b1111 I.
b10000 I.
b10001 I.
b10010 I.
b10011 I.
b10100 I.
b10101 I.
b10110 I.
b10111 I.
b11000 I.
b11001 I.
b11010 I.
b11011 I.
b11100 I.
b11101 I.
b11110 I.
b11111 I.
b100000 I.
b100001 I.
b100010 I.
b100011 I.
b100100 I.
b100101 I.
b100110 I.
b100111 I.
b101000 I.
b101001 I.
b101010 I.
b101011 I.
b101100 I.
b101101 I.
b101110 I.
b101111 I.
b110000 I.
b110001 I.
b110010 I.
b110011 I.
b110100 I.
b110101 I.
b110110 I.
b110111 I.
b111000 I.
b111001 I.
b111010 I.
b111011 I.
b111100 I.
b111101 I.
b111110 I.
b111111 I.
b1000000 I.
b1000001 I.
b1000010 I.
b1000011 I.
b1000100 I.
b1000101 I.
b1000110 I.
b1000111 I.
b1001000 I.
b1001001 I.
b1001010 I.
b1001011 I.
b1001100 I.
b1001101 I.
b1001110 I.
b1001111 I.
b1010000 I.
b1010001 I.
b1010010 I.
b1010011 I.
b1010100 I.
b1010101 I.
b1010110 I.
b1010111 I.
b1011000 I.
b1011001 I.
b1011010 I.
b1011011 I.
b1011100 I.
b1011101 I.
b1011110 I.
b1011111 I.
b1100000 I.
b1100001 I.
b1100010 I.
b1100011 I.
b1100100 I.
b1100101 I.
b1100110 I.
b1100111 I.
b1101000 I.
b1101001 I.
b1101010 I.
b1101011 I.
b1101100 I.
b1101101 I.
b1101110 I.
b1101111 I.
b1110000 I.
b1110001 I.
b1110010 I.
b1110011 I.
b1110100 I.
b1110101 I.
b1110110 I.
b1110111 I.
b1111000 I.
b1111001 I.
b1111010 I.
b1111011 I.
b1111100 I.
b1111101 I.
b1111110 I.
b1111111 I.
b10000000 I.
b10000001 I.
b10000010 I.
b10000011 I.
b10000100 I.
b10000101 I.
b10000110 I.
b10000111 I.
b10001000 I.
b10001001 I.
b10001010 I.
b10001011 I.
b10001100 I.
b10001101 I.
b10001110 I.
b10001111 I.
b10010000 I.
b10010001 I.
b10010010 I.
b10010011 I.
b10010100 I.
b10010101 I.
b10010110 I.
b10010111 I.
b10011000 I.
b10011001 I.
b10011010 I.
b10011011 I.
b10011100 I.
b10011101 I.
b10011110 I.
b10011111 I.
b10100000 I.
b10100001 I.
b10100010 I.
b10100011 I.
b10100100 I.
b10100101 I.
b10100110 I.
b10100111 I.
b10101000 I.
b10101001 I.
b10101010 I.
b10101011 I.
b10101100 I.
b10101101 I.
b10101110 I.
b10101111 I.
b10110000 I.
b10110001 I.
b10110010 I.
b10110011 I.
b10110100 I.
b10110101 I.
b10110110 I.
b10110111 I.
b10111000 I.
b10111001 I.
b10111010 I.
b10111011 I.
b10111100 I.
b10111101 I.
b10111110 I.
b10111111 I.
b11000000 I.
b11000001 I.
b11000010 I.
b11000011 I.
b11000100 I.
b11000101 I.
b11000110 I.
b11000111 I.
b11001000 I.
b11001001 I.
b11001010 I.
b11001011 I.
b11001100 I.
b11001101 I.
b11001110 I.
b11001111 I.
b11010000 I.
b11010001 I.
b11010010 I.
b11010011 I.
b11010100 I.
b11010101 I.
b11010110 I.
b11010111 I.
b11011000 I.
b11011001 I.
b11011010 I.
b11011011 I.
b11011100 I.
b11011101 I.
b11011110 I.
b11011111 I.
b11100000 I.
b11100001 I.
b11100010 I.
b11100011 I.
b11100100 I.
b11100101 I.
b11100110 I.
b11100111 I.
b11101000 I.
b11101001 I.
b11101010 I.
b11101011 I.
b11101100 I.
b11101101 I.
b11101110 I.
b11101111 I.
b11110000 I.
b11110001 I.
b11110010 I.
b11110011 I.
b11110100 I.
b11110101 I.
b11110110 I.
b11110111 I.
b11111000 I.
b11111001 I.
b11111010 I.
b11111011 I.
b11111100 I.
b11111101 I.
b11111110 I.
b11111111 I.
b100000000 I.
b0 L.
b1 L.
b10 L.
b11 L.
b100 L.
b101 L.
b110 L.
b111 L.
b1000 L.
b1001 L.
b1010 L.
b1011 L.
b1100 L.
b1101 L.
b1110 L.
b1111 L.
b10000 L.
b10001 L.
b10010 L.
b10011 L.
b10100 L.
b10101 L.
b10110 L.
b10111 L.
b11000 L.
b11001 L.
b11010 L.
b11011 L.
b11100 L.
b11101 L.
b11110 L.
b11111 L.
b100000 L.
b100001 L.
b100010 L.
b100011 L.
b100100 L.
b100101 L.
b100110 L.
b100111 L.
b101000 L.
b101001 L.
b101010 L.
b101011 L.
b101100 L.
b101101 L.
b101110 L.
b101111 L.
b110000 L.
b110001 L.
b110010 L.
b110011 L.
b110100 L.
b110101 L.
b110110 L.
b110111 L.
b111000 L.
b111001 L.
b111010 L.
b111011 L.
b111100 L.
b111101 L.
b111110 L.
b111111 L.
b1000000 L.
b1000001 L.
b1000010 L.
b1000011 L.
b1000100 L.
b1000101 L.
b1000110 L.
b1000111 L.
b1001000 L.
b1001001 L.
b1001010 L.
b1001011 L.
b1001100 L.
b1001101 L.
b1001110 L.
b1001111 L.
b1010000 L.
b1010001 L.
b1010010 L.
b1010011 L.
b1010100 L.
b1010101 L.
b1010110 L.
b1010111 L.
b1011000 L.
b1011001 L.
b1011010 L.
b1011011 L.
b1011100 L.
b1011101 L.
b1011110 L.
b1011111 L.
b1100000 L.
b1100001 L.
b1100010 L.
b1100011 L.
b1100100 L.
b1100101 L.
b1100110 L.
b1100111 L.
b1101000 L.
b1101001 L.
b1101010 L.
b1101011 L.
b1101100 L.
b1101101 L.
b1101110 L.
b1101111 L.
b1110000 L.
b1110001 L.
b1110010 L.
b1110011 L.
b1110100 L.
b1110101 L.
b1110110 L.
b1110111 L.
b1111000 L.
b1111001 L.
b1111010 L.
b1111011 L.
b1111100 L.
b1111101 L.
b1111110 L.
b1111111 L.
b10000000 L.
b10000001 L.
b10000010 L.
b10000011 L.
b10000100 L.
b10000101 L.
b10000110 L.
b10000111 L.
b10001000 L.
b10001001 L.
b10001010 L.
b10001011 L.
b10001100 L.
b10001101 L.
b10001110 L.
b10001111 L.
b10010000 L.
b10010001 L.
b10010010 L.
b10010011 L.
b10010100 L.
b10010101 L.
b10010110 L.
b10010111 L.
b10011000 L.
b10011001 L.
b10011010 L.
b10011011 L.
b10011100 L.
b10011101 L.
b10011110 L.
b10011111 L.
b10100000 L.
b10100001 L.
b10100010 L.
b10100011 L.
b10100100 L.
b10100101 L.
b10100110 L.
b10100111 L.
b10101000 L.
b10101001 L.
b10101010 L.
b10101011 L.
b10101100 L.
b10101101 L.
b10101110 L.
b10101111 L.
b10110000 L.
b10110001 L.
b10110010 L.
b10110011 L.
b10110100 L.
b10110101 L.
b10110110 L.
b10110111 L.
b10111000 L.
b10111001 L.
b10111010 L.
b10111011 L.
b10111100 L.
b10111101 L.
b10111110 L.
b10111111 L.
b11000000 L.
b11000001 L.
b11000010 L.
b11000011 L.
b11000100 L.
b11000101 L.
b11000110 L.
b11000111 L.
b11001000 L.
b11001001 L.
b11001010 L.
b11001011 L.
b11001100 L.
b11001101 L.
b11001110 L.
b11001111 L.
b11010000 L.
b11010001 L.
b11010010 L.
b11010011 L.
b11010100 L.
b11010101 L.
b11010110 L.
b11010111 L.
b11011000 L.
b11011001 L.
b11011010 L.
b11011011 L.
b11011100 L.
b11011101 L.
b11011110 L.
b11011111 L.
b11100000 L.
b11100001 L.
b11100010 L.
b11100011 L.
b11100100 L.
b11100101 L.
b11100110 L.
b11100111 L.
b11101000 L.
b11101001 L.
b11101010 L.
b11101011 L.
b11101100 L.
b11101101 L.
b11101110 L.
b11101111 L.
b11110000 L.
b11110001 L.
b11110010 L.
b11110011 L.
b11110100 L.
b11110101 L.
b11110110 L.
b11110111 L.
b11111000 L.
b11111001 L.
b11111010 L.
b11111011 L.
b11111100 L.
b11111101 L.
b11111110 L.
b11111111 L.
b100000000 L.
b0 O.
b1 O.
b10 O.
b11 O.
b100 O.
b101 O.
b110 O.
b111 O.
b1000 O.
b1001 O.
b1010 O.
b1011 O.
b1100 O.
b1101 O.
b1110 O.
b1111 O.
b10000 O.
b10001 O.
b10010 O.
b10011 O.
b10100 O.
b10101 O.
b10110 O.
b10111 O.
b11000 O.
b11001 O.
b11010 O.
b11011 O.
b11100 O.
b11101 O.
b11110 O.
b11111 O.
b100000 O.
b100001 O.
b100010 O.
b100011 O.
b100100 O.
b100101 O.
b100110 O.
b100111 O.
b101000 O.
b101001 O.
b101010 O.
b101011 O.
b101100 O.
b101101 O.
b101110 O.
b101111 O.
b110000 O.
b110001 O.
b110010 O.
b110011 O.
b110100 O.
b110101 O.
b110110 O.
b110111 O.
b111000 O.
b111001 O.
b111010 O.
b111011 O.
b111100 O.
b111101 O.
b111110 O.
b111111 O.
b1000000 O.
b1000001 O.
b1000010 O.
b1000011 O.
b1000100 O.
b1000101 O.
b1000110 O.
b1000111 O.
b1001000 O.
b1001001 O.
b1001010 O.
b1001011 O.
b1001100 O.
b1001101 O.
b1001110 O.
b1001111 O.
b1010000 O.
b1010001 O.
b1010010 O.
b1010011 O.
b1010100 O.
b1010101 O.
b1010110 O.
b1010111 O.
b1011000 O.
b1011001 O.
b1011010 O.
b1011011 O.
b1011100 O.
b1011101 O.
b1011110 O.
b1011111 O.
b1100000 O.
b1100001 O.
b1100010 O.
b1100011 O.
b1100100 O.
b1100101 O.
b1100110 O.
b1100111 O.
b1101000 O.
b1101001 O.
b1101010 O.
b1101011 O.
b1101100 O.
b1101101 O.
b1101110 O.
b1101111 O.
b1110000 O.
b1110001 O.
b1110010 O.
b1110011 O.
b1110100 O.
b1110101 O.
b1110110 O.
b1110111 O.
b1111000 O.
b1111001 O.
b1111010 O.
b1111011 O.
b1111100 O.
b1111101 O.
b1111110 O.
b1111111 O.
b10000000 O.
b10000001 O.
b10000010 O.
b10000011 O.
b10000100 O.
b10000101 O.
b10000110 O.
b10000111 O.
b10001000 O.
b10001001 O.
b10001010 O.
b10001011 O.
b10001100 O.
b10001101 O.
b10001110 O.
b10001111 O.
b10010000 O.
b10010001 O.
b10010010 O.
b10010011 O.
b10010100 O.
b10010101 O.
b10010110 O.
b10010111 O.
b10011000 O.
b10011001 O.
b10011010 O.
b10011011 O.
b10011100 O.
b10011101 O.
b10011110 O.
b10011111 O.
b10100000 O.
b10100001 O.
b10100010 O.
b10100011 O.
b10100100 O.
b10100101 O.
b10100110 O.
b10100111 O.
b10101000 O.
b10101001 O.
b10101010 O.
b10101011 O.
b10101100 O.
b10101101 O.
b10101110 O.
b10101111 O.
b10110000 O.
b10110001 O.
b10110010 O.
b10110011 O.
b10110100 O.
b10110101 O.
b10110110 O.
b10110111 O.
b10111000 O.
b10111001 O.
b10111010 O.
b10111011 O.
b10111100 O.
b10111101 O.
b10111110 O.
b10111111 O.
b11000000 O.
b11000001 O.
b11000010 O.
b11000011 O.
b11000100 O.
b11000101 O.
b11000110 O.
b11000111 O.
b11001000 O.
b11001001 O.
b11001010 O.
b11001011 O.
b11001100 O.
b11001101 O.
b11001110 O.
b11001111 O.
b11010000 O.
b11010001 O.
b11010010 O.
b11010011 O.
b11010100 O.
b11010101 O.
b11010110 O.
b11010111 O.
b11011000 O.
b11011001 O.
b11011010 O.
b11011011 O.
b11011100 O.
b11011101 O.
b11011110 O.
b11011111 O.
b11100000 O.
b11100001 O.
b11100010 O.
b11100011 O.
b11100100 O.
b11100101 O.
b11100110 O.
b11100111 O.
b11101000 O.
b11101001 O.
b11101010 O.
b11101011 O.
b11101100 O.
b11101101 O.
b11101110 O.
b11101111 O.
b11110000 O.
b11110001 O.
b11110010 O.
b11110011 O.
b11110100 O.
b11110101 O.
b11110110 O.
b11110111 O.
b11111000 O.
b11111001 O.
b11111010 O.
b11111011 O.
b11111100 O.
b11111101 O.
b11111110 O.
b11111111 O.
b100000000 O.
b0 R.
b1 R.
b10 R.
b11 R.
b100 R.
b101 R.
b110 R.
b111 R.
b1000 R.
b1001 R.
b1010 R.
b1011 R.
b1100 R.
b1101 R.
b1110 R.
b1111 R.
b10000 R.
b10001 R.
b10010 R.
b10011 R.
b10100 R.
b10101 R.
b10110 R.
b10111 R.
b11000 R.
b11001 R.
b11010 R.
b11011 R.
b11100 R.
b11101 R.
b11110 R.
b11111 R.
b100000 R.
b100001 R.
b100010 R.
b100011 R.
b100100 R.
b100101 R.
b100110 R.
b100111 R.
b101000 R.
b101001 R.
b101010 R.
b101011 R.
b101100 R.
b101101 R.
b101110 R.
b101111 R.
b110000 R.
b110001 R.
b110010 R.
b110011 R.
b110100 R.
b110101 R.
b110110 R.
b110111 R.
b111000 R.
b111001 R.
b111010 R.
b111011 R.
b111100 R.
b111101 R.
b111110 R.
b111111 R.
b1000000 R.
b1000001 R.
b1000010 R.
b1000011 R.
b1000100 R.
b1000101 R.
b1000110 R.
b1000111 R.
b1001000 R.
b1001001 R.
b1001010 R.
b1001011 R.
b1001100 R.
b1001101 R.
b1001110 R.
b1001111 R.
b1010000 R.
b1010001 R.
b1010010 R.
b1010011 R.
b1010100 R.
b1010101 R.
b1010110 R.
b1010111 R.
b1011000 R.
b1011001 R.
b1011010 R.
b1011011 R.
b1011100 R.
b1011101 R.
b1011110 R.
b1011111 R.
b1100000 R.
b1100001 R.
b1100010 R.
b1100011 R.
b1100100 R.
b1100101 R.
b1100110 R.
b1100111 R.
b1101000 R.
b1101001 R.
b1101010 R.
b1101011 R.
b1101100 R.
b1101101 R.
b1101110 R.
b1101111 R.
b1110000 R.
b1110001 R.
b1110010 R.
b1110011 R.
b1110100 R.
b1110101 R.
b1110110 R.
b1110111 R.
b1111000 R.
b1111001 R.
b1111010 R.
b1111011 R.
b1111100 R.
b1111101 R.
b1111110 R.
b1111111 R.
b10000000 R.
b10000001 R.
b10000010 R.
b10000011 R.
b10000100 R.
b10000101 R.
b10000110 R.
b10000111 R.
b10001000 R.
b10001001 R.
b10001010 R.
b10001011 R.
b10001100 R.
b10001101 R.
b10001110 R.
b10001111 R.
b10010000 R.
b10010001 R.
b10010010 R.
b10010011 R.
b10010100 R.
b10010101 R.
b10010110 R.
b10010111 R.
b10011000 R.
b10011001 R.
b10011010 R.
b10011011 R.
b10011100 R.
b10011101 R.
b10011110 R.
b10011111 R.
b10100000 R.
b10100001 R.
b10100010 R.
b10100011 R.
b10100100 R.
b10100101 R.
b10100110 R.
b10100111 R.
b10101000 R.
b10101001 R.
b10101010 R.
b10101011 R.
b10101100 R.
b10101101 R.
b10101110 R.
b10101111 R.
b10110000 R.
b10110001 R.
b10110010 R.
b10110011 R.
b10110100 R.
b10110101 R.
b10110110 R.
b10110111 R.
b10111000 R.
b10111001 R.
b10111010 R.
b10111011 R.
b10111100 R.
b10111101 R.
b10111110 R.
b10111111 R.
b11000000 R.
b11000001 R.
b11000010 R.
b11000011 R.
b11000100 R.
b11000101 R.
b11000110 R.
b11000111 R.
b11001000 R.
b11001001 R.
b11001010 R.
b11001011 R.
b11001100 R.
b11001101 R.
b11001110 R.
b11001111 R.
b11010000 R.
b11010001 R.
b11010010 R.
b11010011 R.
b11010100 R.
b11010101 R.
b11010110 R.
b11010111 R.
b11011000 R.
b11011001 R.
b11011010 R.
b11011011 R.
b11011100 R.
b11011101 R.
b11011110 R.
b11011111 R.
b11100000 R.
b11100001 R.
b11100010 R.
b11100011 R.
b11100100 R.
b11100101 R.
b11100110 R.
b11100111 R.
b11101000 R.
b11101001 R.
b11101010 R.
b11101011 R.
b11101100 R.
b11101101 R.
b11101110 R.
b11101111 R.
b11110000 R.
b11110001 R.
b11110010 R.
b11110011 R.
b11110100 R.
b11110101 R.
b11110110 R.
b11110111 R.
b11111000 R.
b11111001 R.
b11111010 R.
b11111011 R.
b11111100 R.
b11111101 R.
b11111110 R.
b11111111 R.
b100000000 R.
b0 U.
b1 U.
b10 U.
b11 U.
b100 U.
b101 U.
b110 U.
b111 U.
b1000 U.
b1001 U.
b1010 U.
b1011 U.
b1100 U.
b1101 U.
b1110 U.
b1111 U.
b10000 U.
b10001 U.
b10010 U.
b10011 U.
b10100 U.
b10101 U.
b10110 U.
b10111 U.
b11000 U.
b11001 U.
b11010 U.
b11011 U.
b11100 U.
b11101 U.
b11110 U.
b11111 U.
b100000 U.
b100001 U.
b100010 U.
b100011 U.
b100100 U.
b100101 U.
b100110 U.
b100111 U.
b101000 U.
b101001 U.
b101010 U.
b101011 U.
b101100 U.
b101101 U.
b101110 U.
b101111 U.
b110000 U.
b110001 U.
b110010 U.
b110011 U.
b110100 U.
b110101 U.
b110110 U.
b110111 U.
b111000 U.
b111001 U.
b111010 U.
b111011 U.
b111100 U.
b111101 U.
b111110 U.
b111111 U.
b1000000 U.
b1000001 U.
b1000010 U.
b1000011 U.
b1000100 U.
b1000101 U.
b1000110 U.
b1000111 U.
b1001000 U.
b1001001 U.
b1001010 U.
b1001011 U.
b1001100 U.
b1001101 U.
b1001110 U.
b1001111 U.
b1010000 U.
b1010001 U.
b1010010 U.
b1010011 U.
b1010100 U.
b1010101 U.
b1010110 U.
b1010111 U.
b1011000 U.
b1011001 U.
b1011010 U.
b1011011 U.
b1011100 U.
b1011101 U.
b1011110 U.
b1011111 U.
b1100000 U.
b1100001 U.
b1100010 U.
b1100011 U.
b1100100 U.
b1100101 U.
b1100110 U.
b1100111 U.
b1101000 U.
b1101001 U.
b1101010 U.
b1101011 U.
b1101100 U.
b1101101 U.
b1101110 U.
b1101111 U.
b1110000 U.
b1110001 U.
b1110010 U.
b1110011 U.
b1110100 U.
b1110101 U.
b1110110 U.
b1110111 U.
b1111000 U.
b1111001 U.
b1111010 U.
b1111011 U.
b1111100 U.
b1111101 U.
b1111110 U.
b1111111 U.
b10000000 U.
b10000001 U.
b10000010 U.
b10000011 U.
b10000100 U.
b10000101 U.
b10000110 U.
b10000111 U.
b10001000 U.
b10001001 U.
b10001010 U.
b10001011 U.
b10001100 U.
b10001101 U.
b10001110 U.
b10001111 U.
b10010000 U.
b10010001 U.
b10010010 U.
b10010011 U.
b10010100 U.
b10010101 U.
b10010110 U.
b10010111 U.
b10011000 U.
b10011001 U.
b10011010 U.
b10011011 U.
b10011100 U.
b10011101 U.
b10011110 U.
b10011111 U.
b10100000 U.
b10100001 U.
b10100010 U.
b10100011 U.
b10100100 U.
b10100101 U.
b10100110 U.
b10100111 U.
b10101000 U.
b10101001 U.
b10101010 U.
b10101011 U.
b10101100 U.
b10101101 U.
b10101110 U.
b10101111 U.
b10110000 U.
b10110001 U.
b10110010 U.
b10110011 U.
b10110100 U.
b10110101 U.
b10110110 U.
b10110111 U.
b10111000 U.
b10111001 U.
b10111010 U.
b10111011 U.
b10111100 U.
b10111101 U.
b10111110 U.
b10111111 U.
b11000000 U.
b11000001 U.
b11000010 U.
b11000011 U.
b11000100 U.
b11000101 U.
b11000110 U.
b11000111 U.
b11001000 U.
b11001001 U.
b11001010 U.
b11001011 U.
b11001100 U.
b11001101 U.
b11001110 U.
b11001111 U.
b11010000 U.
b11010001 U.
b11010010 U.
b11010011 U.
b11010100 U.
b11010101 U.
b11010110 U.
b11010111 U.
b11011000 U.
b11011001 U.
b11011010 U.
b11011011 U.
b11011100 U.
b11011101 U.
b11011110 U.
b11011111 U.
b11100000 U.
b11100001 U.
b11100010 U.
b11100011 U.
b11100100 U.
b11100101 U.
b11100110 U.
b11100111 U.
b11101000 U.
b11101001 U.
b11101010 U.
b11101011 U.
b11101100 U.
b11101101 U.
b11101110 U.
b11101111 U.
b11110000 U.
b11110001 U.
b11110010 U.
b11110011 U.
b11110100 U.
b11110101 U.
b11110110 U.
b11110111 U.
b11111000 U.
b11111001 U.
b11111010 U.
b11111011 U.
b11111100 U.
b11111101 U.
b11111110 U.
b11111111 U.
b100000000 U.
b0 X.
b1 X.
b10 X.
b11 X.
b100 X.
b101 X.
b110 X.
b111 X.
b1000 X.
b1001 X.
b1010 X.
b1011 X.
b1100 X.
b1101 X.
b1110 X.
b1111 X.
b10000 X.
b10001 X.
b10010 X.
b10011 X.
b10100 X.
b10101 X.
b10110 X.
b10111 X.
b11000 X.
b11001 X.
b11010 X.
b11011 X.
b11100 X.
b11101 X.
b11110 X.
b11111 X.
b100000 X.
b100001 X.
b100010 X.
b100011 X.
b100100 X.
b100101 X.
b100110 X.
b100111 X.
b101000 X.
b101001 X.
b101010 X.
b101011 X.
b101100 X.
b101101 X.
b101110 X.
b101111 X.
b110000 X.
b110001 X.
b110010 X.
b110011 X.
b110100 X.
b110101 X.
b110110 X.
b110111 X.
b111000 X.
b111001 X.
b111010 X.
b111011 X.
b111100 X.
b111101 X.
b111110 X.
b111111 X.
b1000000 X.
b1000001 X.
b1000010 X.
b1000011 X.
b1000100 X.
b1000101 X.
b1000110 X.
b1000111 X.
b1001000 X.
b1001001 X.
b1001010 X.
b1001011 X.
b1001100 X.
b1001101 X.
b1001110 X.
b1001111 X.
b1010000 X.
b1010001 X.
b1010010 X.
b1010011 X.
b1010100 X.
b1010101 X.
b1010110 X.
b1010111 X.
b1011000 X.
b1011001 X.
b1011010 X.
b1011011 X.
b1011100 X.
b1011101 X.
b1011110 X.
b1011111 X.
b1100000 X.
b1100001 X.
b1100010 X.
b1100011 X.
b1100100 X.
b1100101 X.
b1100110 X.
b1100111 X.
b1101000 X.
b1101001 X.
b1101010 X.
b1101011 X.
b1101100 X.
b1101101 X.
b1101110 X.
b1101111 X.
b1110000 X.
b1110001 X.
b1110010 X.
b1110011 X.
b1110100 X.
b1110101 X.
b1110110 X.
b1110111 X.
b1111000 X.
b1111001 X.
b1111010 X.
b1111011 X.
b1111100 X.
b1111101 X.
b1111110 X.
b1111111 X.
b10000000 X.
b10000001 X.
b10000010 X.
b10000011 X.
b10000100 X.
b10000101 X.
b10000110 X.
b10000111 X.
b10001000 X.
b10001001 X.
b10001010 X.
b10001011 X.
b10001100 X.
b10001101 X.
b10001110 X.
b10001111 X.
b10010000 X.
b10010001 X.
b10010010 X.
b10010011 X.
b10010100 X.
b10010101 X.
b10010110 X.
b10010111 X.
b10011000 X.
b10011001 X.
b10011010 X.
b10011011 X.
b10011100 X.
b10011101 X.
b10011110 X.
b10011111 X.
b10100000 X.
b10100001 X.
b10100010 X.
b10100011 X.
b10100100 X.
b10100101 X.
b10100110 X.
b10100111 X.
b10101000 X.
b10101001 X.
b10101010 X.
b10101011 X.
b10101100 X.
b10101101 X.
b10101110 X.
b10101111 X.
b10110000 X.
b10110001 X.
b10110010 X.
b10110011 X.
b10110100 X.
b10110101 X.
b10110110 X.
b10110111 X.
b10111000 X.
b10111001 X.
b10111010 X.
b10111011 X.
b10111100 X.
b10111101 X.
b10111110 X.
b10111111 X.
b11000000 X.
b11000001 X.
b11000010 X.
b11000011 X.
b11000100 X.
b11000101 X.
b11000110 X.
b11000111 X.
b11001000 X.
b11001001 X.
b11001010 X.
b11001011 X.
b11001100 X.
b11001101 X.
b11001110 X.
b11001111 X.
b11010000 X.
b11010001 X.
b11010010 X.
b11010011 X.
b11010100 X.
b11010101 X.
b11010110 X.
b11010111 X.
b11011000 X.
b11011001 X.
b11011010 X.
b11011011 X.
b11011100 X.
b11011101 X.
b11011110 X.
b11011111 X.
b11100000 X.
b11100001 X.
b11100010 X.
b11100011 X.
b11100100 X.
b11100101 X.
b11100110 X.
b11100111 X.
b11101000 X.
b11101001 X.
b11101010 X.
b11101011 X.
b11101100 X.
b11101101 X.
b11101110 X.
b11101111 X.
b11110000 X.
b11110001 X.
b11110010 X.
b11110011 X.
b11110100 X.
b11110101 X.
b11110110 X.
b11110111 X.
b11111000 X.
b11111001 X.
b11111010 X.
b11111011 X.
b11111100 X.
b11111101 X.
b11111110 X.
b11111111 X.
b100000000 X.
b0 Z.
b1 Z.
b10 Z.
b11 Z.
b100 Z.
b101 Z.
b110 Z.
b111 Z.
b1000 Z.
b1001 Z.
b1010 Z.
b1011 Z.
b1100 Z.
b1101 Z.
b1110 Z.
b1111 Z.
b10000 Z.
b10001 Z.
b10010 Z.
b10011 Z.
b10100 Z.
b10101 Z.
b10110 Z.
b10111 Z.
b11000 Z.
b11001 Z.
b11010 Z.
b11011 Z.
b11100 Z.
b11101 Z.
b11110 Z.
b11111 Z.
b100000 Z.
b100001 Z.
b100010 Z.
b100011 Z.
b100100 Z.
b100101 Z.
b100110 Z.
b100111 Z.
b101000 Z.
b101001 Z.
b101010 Z.
b101011 Z.
b101100 Z.
b101101 Z.
b101110 Z.
b101111 Z.
b110000 Z.
b110001 Z.
b110010 Z.
b110011 Z.
b110100 Z.
b110101 Z.
b110110 Z.
b110111 Z.
b111000 Z.
b111001 Z.
b111010 Z.
b111011 Z.
b111100 Z.
b111101 Z.
b111110 Z.
b111111 Z.
b1000000 Z.
b1000001 Z.
b1000010 Z.
b1000011 Z.
b1000100 Z.
b1000101 Z.
b1000110 Z.
b1000111 Z.
b1001000 Z.
b1001001 Z.
b1001010 Z.
b1001011 Z.
b1001100 Z.
b1001101 Z.
b1001110 Z.
b1001111 Z.
b1010000 Z.
b1010001 Z.
b1010010 Z.
b1010011 Z.
b1010100 Z.
b1010101 Z.
b1010110 Z.
b1010111 Z.
b1011000 Z.
b1011001 Z.
b1011010 Z.
b1011011 Z.
b1011100 Z.
b1011101 Z.
b1011110 Z.
b1011111 Z.
b1100000 Z.
b1100001 Z.
b1100010 Z.
b1100011 Z.
b1100100 Z.
b1100101 Z.
b1100110 Z.
b1100111 Z.
b1101000 Z.
b1101001 Z.
b1101010 Z.
b1101011 Z.
b1101100 Z.
b1101101 Z.
b1101110 Z.
b1101111 Z.
b1110000 Z.
b1110001 Z.
b1110010 Z.
b1110011 Z.
b1110100 Z.
b1110101 Z.
b1110110 Z.
b1110111 Z.
b1111000 Z.
b1111001 Z.
b1111010 Z.
b1111011 Z.
b1111100 Z.
b1111101 Z.
b1111110 Z.
b1111111 Z.
b10000000 Z.
b10000001 Z.
b10000010 Z.
b10000011 Z.
b10000100 Z.
b10000101 Z.
b10000110 Z.
b10000111 Z.
b10001000 Z.
b10001001 Z.
b10001010 Z.
b10001011 Z.
b10001100 Z.
b10001101 Z.
b10001110 Z.
b10001111 Z.
b10010000 Z.
b10010001 Z.
b10010010 Z.
b10010011 Z.
b10010100 Z.
b10010101 Z.
b10010110 Z.
b10010111 Z.
b10011000 Z.
b10011001 Z.
b10011010 Z.
b10011011 Z.
b10011100 Z.
b10011101 Z.
b10011110 Z.
b10011111 Z.
b10100000 Z.
b10100001 Z.
b10100010 Z.
b10100011 Z.
b10100100 Z.
b10100101 Z.
b10100110 Z.
b10100111 Z.
b10101000 Z.
b10101001 Z.
b10101010 Z.
b10101011 Z.
b10101100 Z.
b10101101 Z.
b10101110 Z.
b10101111 Z.
b10110000 Z.
b10110001 Z.
b10110010 Z.
b10110011 Z.
b10110100 Z.
b10110101 Z.
b10110110 Z.
b10110111 Z.
b10111000 Z.
b10111001 Z.
b10111010 Z.
b10111011 Z.
b10111100 Z.
b10111101 Z.
b10111110 Z.
b10111111 Z.
b11000000 Z.
b11000001 Z.
b11000010 Z.
b11000011 Z.
b11000100 Z.
b11000101 Z.
b11000110 Z.
b11000111 Z.
b11001000 Z.
b11001001 Z.
b11001010 Z.
b11001011 Z.
b11001100 Z.
b11001101 Z.
b11001110 Z.
b11001111 Z.
b11010000 Z.
b11010001 Z.
b11010010 Z.
b11010011 Z.
b11010100 Z.
b11010101 Z.
b11010110 Z.
b11010111 Z.
b11011000 Z.
b11011001 Z.
b11011010 Z.
b11011011 Z.
b11011100 Z.
b11011101 Z.
b11011110 Z.
b11011111 Z.
b11100000 Z.
b11100001 Z.
b11100010 Z.
b11100011 Z.
b11100100 Z.
b11100101 Z.
b11100110 Z.
b11100111 Z.
b11101000 Z.
b11101001 Z.
b11101010 Z.
b11101011 Z.
b11101100 Z.
b11101101 Z.
b11101110 Z.
b11101111 Z.
b11110000 Z.
b11110001 Z.
b11110010 Z.
b11110011 Z.
b11110100 Z.
b11110101 Z.
b11110110 Z.
b11110111 Z.
b11111000 Z.
b11111001 Z.
b11111010 Z.
b11111011 Z.
b11111100 Z.
b11111101 Z.
b11111110 Z.
b11111111 Z.
b100000000 Z.
b0 nP
b1 nP
b10 nP
b11 nP
b100 nP
b101 nP
b110 nP
b111 nP
b1000 nP
b1001 nP
b1010 nP
b1011 nP
b1100 nP
b1101 nP
b1110 nP
b1111 nP
b10000 nP
b10001 nP
b10010 nP
b10011 nP
b10100 nP
b10101 nP
b10110 nP
b10111 nP
b11000 nP
b11001 nP
b11010 nP
b11011 nP
b11100 nP
b11101 nP
b11110 nP
b11111 nP
b100000 nP
b100001 nP
b100010 nP
b100011 nP
b100100 nP
b100101 nP
b100110 nP
b100111 nP
b101000 nP
b101001 nP
b101010 nP
b101011 nP
b101100 nP
b101101 nP
b101110 nP
b101111 nP
b110000 nP
b110001 nP
b110010 nP
b110011 nP
b110100 nP
b110101 nP
b110110 nP
b110111 nP
b111000 nP
b111001 nP
b111010 nP
b111011 nP
b111100 nP
b111101 nP
b111110 nP
b111111 nP
b1000000 nP
b1000001 nP
b1000010 nP
b1000011 nP
b1000100 nP
b1000101 nP
b1000110 nP
b1000111 nP
b1001000 nP
b1001001 nP
b1001010 nP
b1001011 nP
b1001100 nP
b1001101 nP
b1001110 nP
b1001111 nP
b1010000 nP
b1010001 nP
b1010010 nP
b1010011 nP
b1010100 nP
b1010101 nP
b1010110 nP
b1010111 nP
b1011000 nP
b1011001 nP
b1011010 nP
b1011011 nP
b1011100 nP
b1011101 nP
b1011110 nP
b1011111 nP
b1100000 nP
b1100001 nP
b1100010 nP
b1100011 nP
b1100100 nP
b1100101 nP
b1100110 nP
b1100111 nP
b1101000 nP
b1101001 nP
b1101010 nP
b1101011 nP
b1101100 nP
b1101101 nP
b1101110 nP
b1101111 nP
b1110000 nP
b1110001 nP
b1110010 nP
b1110011 nP
b1110100 nP
b1110101 nP
b1110110 nP
b1110111 nP
b1111000 nP
b1111001 nP
b1111010 nP
b1111011 nP
b1111100 nP
b1111101 nP
b1111110 nP
b1111111 nP
b10000000 nP
b10000001 nP
b10000010 nP
b10000011 nP
b10000100 nP
b10000101 nP
b10000110 nP
b10000111 nP
b10001000 nP
b10001001 nP
b10001010 nP
b10001011 nP
b10001100 nP
b10001101 nP
b10001110 nP
b10001111 nP
b10010000 nP
b10010001 nP
b10010010 nP
b10010011 nP
b10010100 nP
b10010101 nP
b10010110 nP
b10010111 nP
b10011000 nP
b10011001 nP
b10011010 nP
b10011011 nP
b10011100 nP
b10011101 nP
b10011110 nP
b10011111 nP
b10100000 nP
b10100001 nP
b10100010 nP
b10100011 nP
b10100100 nP
b10100101 nP
b10100110 nP
b10100111 nP
b10101000 nP
b10101001 nP
b10101010 nP
b10101011 nP
b10101100 nP
b10101101 nP
b10101110 nP
b10101111 nP
b10110000 nP
b10110001 nP
b10110010 nP
b10110011 nP
b10110100 nP
b10110101 nP
b10110110 nP
b10110111 nP
b10111000 nP
b10111001 nP
b10111010 nP
b10111011 nP
b10111100 nP
b10111101 nP
b10111110 nP
b10111111 nP
b11000000 nP
b11000001 nP
b11000010 nP
b11000011 nP
b11000100 nP
b11000101 nP
b11000110 nP
b11000111 nP
b11001000 nP
b11001001 nP
b11001010 nP
b11001011 nP
b11001100 nP
b11001101 nP
b11001110 nP
b11001111 nP
b11010000 nP
b11010001 nP
b11010010 nP
b11010011 nP
b11010100 nP
b11010101 nP
b11010110 nP
b11010111 nP
b11011000 nP
b11011001 nP
b11011010 nP
b11011011 nP
b11011100 nP
b11011101 nP
b11011110 nP
b11011111 nP
b11100000 nP
b11100001 nP
b11100010 nP
b11100011 nP
b11100100 nP
b11100101 nP
b11100110 nP
b11100111 nP
b11101000 nP
b11101001 nP
b11101010 nP
b11101011 nP
b11101100 nP
b11101101 nP
b11101110 nP
b11101111 nP
b11110000 nP
b11110001 nP
b11110010 nP
b11110011 nP
b11110100 nP
b11110101 nP
b11110110 nP
b11110111 nP
b11111000 nP
b11111001 nP
b11111010 nP
b11111011 nP
b11111100 nP
b11111101 nP
b11111110 nP
b11111111 nP
b100000000 nP
b0 qP
b1 qP
b10 qP
b11 qP
b100 qP
b101 qP
b110 qP
b111 qP
b1000 qP
b1001 qP
b1010 qP
b1011 qP
b1100 qP
b1101 qP
b1110 qP
b1111 qP
b10000 qP
b10001 qP
b10010 qP
b10011 qP
b10100 qP
b10101 qP
b10110 qP
b10111 qP
b11000 qP
b11001 qP
b11010 qP
b11011 qP
b11100 qP
b11101 qP
b11110 qP
b11111 qP
b100000 qP
b100001 qP
b100010 qP
b100011 qP
b100100 qP
b100101 qP
b100110 qP
b100111 qP
b101000 qP
b101001 qP
b101010 qP
b101011 qP
b101100 qP
b101101 qP
b101110 qP
b101111 qP
b110000 qP
b110001 qP
b110010 qP
b110011 qP
b110100 qP
b110101 qP
b110110 qP
b110111 qP
b111000 qP
b111001 qP
b111010 qP
b111011 qP
b111100 qP
b111101 qP
b111110 qP
b111111 qP
b1000000 qP
b1000001 qP
b1000010 qP
b1000011 qP
b1000100 qP
b1000101 qP
b1000110 qP
b1000111 qP
b1001000 qP
b1001001 qP
b1001010 qP
b1001011 qP
b1001100 qP
b1001101 qP
b1001110 qP
b1001111 qP
b1010000 qP
b1010001 qP
b1010010 qP
b1010011 qP
b1010100 qP
b1010101 qP
b1010110 qP
b1010111 qP
b1011000 qP
b1011001 qP
b1011010 qP
b1011011 qP
b1011100 qP
b1011101 qP
b1011110 qP
b1011111 qP
b1100000 qP
b1100001 qP
b1100010 qP
b1100011 qP
b1100100 qP
b1100101 qP
b1100110 qP
b1100111 qP
b1101000 qP
b1101001 qP
b1101010 qP
b1101011 qP
b1101100 qP
b1101101 qP
b1101110 qP
b1101111 qP
b1110000 qP
b1110001 qP
b1110010 qP
b1110011 qP
b1110100 qP
b1110101 qP
b1110110 qP
b1110111 qP
b1111000 qP
b1111001 qP
b1111010 qP
b1111011 qP
b1111100 qP
b1111101 qP
b1111110 qP
b1111111 qP
b10000000 qP
b10000001 qP
b10000010 qP
b10000011 qP
b10000100 qP
b10000101 qP
b10000110 qP
b10000111 qP
b10001000 qP
b10001001 qP
b10001010 qP
b10001011 qP
b10001100 qP
b10001101 qP
b10001110 qP
b10001111 qP
b10010000 qP
b10010001 qP
b10010010 qP
b10010011 qP
b10010100 qP
b10010101 qP
b10010110 qP
b10010111 qP
b10011000 qP
b10011001 qP
b10011010 qP
b10011011 qP
b10011100 qP
b10011101 qP
b10011110 qP
b10011111 qP
b10100000 qP
b10100001 qP
b10100010 qP
b10100011 qP
b10100100 qP
b10100101 qP
b10100110 qP
b10100111 qP
b10101000 qP
b10101001 qP
b10101010 qP
b10101011 qP
b10101100 qP
b10101101 qP
b10101110 qP
b10101111 qP
b10110000 qP
b10110001 qP
b10110010 qP
b10110011 qP
b10110100 qP
b10110101 qP
b10110110 qP
b10110111 qP
b10111000 qP
b10111001 qP
b10111010 qP
b10111011 qP
b10111100 qP
b10111101 qP
b10111110 qP
b10111111 qP
b11000000 qP
b11000001 qP
b11000010 qP
b11000011 qP
b11000100 qP
b11000101 qP
b11000110 qP
b11000111 qP
b11001000 qP
b11001001 qP
b11001010 qP
b11001011 qP
b11001100 qP
b11001101 qP
b11001110 qP
b11001111 qP
b11010000 qP
b11010001 qP
b11010010 qP
b11010011 qP
b11010100 qP
b11010101 qP
b11010110 qP
b11010111 qP
b11011000 qP
b11011001 qP
b11011010 qP
b11011011 qP
b11011100 qP
b11011101 qP
b11011110 qP
b11011111 qP
b11100000 qP
b11100001 qP
b11100010 qP
b11100011 qP
b11100100 qP
b11100101 qP
b11100110 qP
b11100111 qP
b11101000 qP
b11101001 qP
b11101010 qP
b11101011 qP
b11101100 qP
b11101101 qP
b11101110 qP
b11101111 qP
b11110000 qP
b11110001 qP
b11110010 qP
b11110011 qP
b11110100 qP
b11110101 qP
b11110110 qP
b11110111 qP
b11111000 qP
b11111001 qP
b11111010 qP
b11111011 qP
b11111100 qP
b11111101 qP
b11111110 qP
b11111111 qP
b100000000 qP
b0 tP
b1 tP
b10 tP
b11 tP
b100 tP
b101 tP
b110 tP
b111 tP
b1000 tP
b1001 tP
b1010 tP
b1011 tP
b1100 tP
b1101 tP
b1110 tP
b1111 tP
b10000 tP
b10001 tP
b10010 tP
b10011 tP
b10100 tP
b10101 tP
b10110 tP
b10111 tP
b11000 tP
b11001 tP
b11010 tP
b11011 tP
b11100 tP
b11101 tP
b11110 tP
b11111 tP
b100000 tP
b100001 tP
b100010 tP
b100011 tP
b100100 tP
b100101 tP
b100110 tP
b100111 tP
b101000 tP
b101001 tP
b101010 tP
b101011 tP
b101100 tP
b101101 tP
b101110 tP
b101111 tP
b110000 tP
b110001 tP
b110010 tP
b110011 tP
b110100 tP
b110101 tP
b110110 tP
b110111 tP
b111000 tP
b111001 tP
b111010 tP
b111011 tP
b111100 tP
b111101 tP
b111110 tP
b111111 tP
b1000000 tP
b1000001 tP
b1000010 tP
b1000011 tP
b1000100 tP
b1000101 tP
b1000110 tP
b1000111 tP
b1001000 tP
b1001001 tP
b1001010 tP
b1001011 tP
b1001100 tP
b1001101 tP
b1001110 tP
b1001111 tP
b1010000 tP
b1010001 tP
b1010010 tP
b1010011 tP
b1010100 tP
b1010101 tP
b1010110 tP
b1010111 tP
b1011000 tP
b1011001 tP
b1011010 tP
b1011011 tP
b1011100 tP
b1011101 tP
b1011110 tP
b1011111 tP
b1100000 tP
b1100001 tP
b1100010 tP
b1100011 tP
b1100100 tP
b1100101 tP
b1100110 tP
b1100111 tP
b1101000 tP
b1101001 tP
b1101010 tP
b1101011 tP
b1101100 tP
b1101101 tP
b1101110 tP
b1101111 tP
b1110000 tP
b1110001 tP
b1110010 tP
b1110011 tP
b1110100 tP
b1110101 tP
b1110110 tP
b1110111 tP
b1111000 tP
b1111001 tP
b1111010 tP
b1111011 tP
b1111100 tP
b1111101 tP
b1111110 tP
b1111111 tP
b10000000 tP
b10000001 tP
b10000010 tP
b10000011 tP
b10000100 tP
b10000101 tP
b10000110 tP
b10000111 tP
b10001000 tP
b10001001 tP
b10001010 tP
b10001011 tP
b10001100 tP
b10001101 tP
b10001110 tP
b10001111 tP
b10010000 tP
b10010001 tP
b10010010 tP
b10010011 tP
b10010100 tP
b10010101 tP
b10010110 tP
b10010111 tP
b10011000 tP
b10011001 tP
b10011010 tP
b10011011 tP
b10011100 tP
b10011101 tP
b10011110 tP
b10011111 tP
b10100000 tP
b10100001 tP
b10100010 tP
b10100011 tP
b10100100 tP
b10100101 tP
b10100110 tP
b10100111 tP
b10101000 tP
b10101001 tP
b10101010 tP
b10101011 tP
b10101100 tP
b10101101 tP
b10101110 tP
b10101111 tP
b10110000 tP
b10110001 tP
b10110010 tP
b10110011 tP
b10110100 tP
b10110101 tP
b10110110 tP
b10110111 tP
b10111000 tP
b10111001 tP
b10111010 tP
b10111011 tP
b10111100 tP
b10111101 tP
b10111110 tP
b10111111 tP
b11000000 tP
b11000001 tP
b11000010 tP
b11000011 tP
b11000100 tP
b11000101 tP
b11000110 tP
b11000111 tP
b11001000 tP
b11001001 tP
b11001010 tP
b11001011 tP
b11001100 tP
b11001101 tP
b11001110 tP
b11001111 tP
b11010000 tP
b11010001 tP
b11010010 tP
b11010011 tP
b11010100 tP
b11010101 tP
b11010110 tP
b11010111 tP
b11011000 tP
b11011001 tP
b11011010 tP
b11011011 tP
b11011100 tP
b11011101 tP
b11011110 tP
b11011111 tP
b11100000 tP
b11100001 tP
b11100010 tP
b11100011 tP
b11100100 tP
b11100101 tP
b11100110 tP
b11100111 tP
b11101000 tP
b11101001 tP
b11101010 tP
b11101011 tP
b11101100 tP
b11101101 tP
b11101110 tP
b11101111 tP
b11110000 tP
b11110001 tP
b11110010 tP
b11110011 tP
b11110100 tP
b11110101 tP
b11110110 tP
b11110111 tP
b11111000 tP
b11111001 tP
b11111010 tP
b11111011 tP
b11111100 tP
b11111101 tP
b11111110 tP
b11111111 tP
b100000000 tP
b0 wP
b1 wP
b10 wP
b11 wP
b100 wP
b101 wP
b110 wP
b111 wP
b1000 wP
b1001 wP
b1010 wP
b1011 wP
b1100 wP
b1101 wP
b1110 wP
b1111 wP
b10000 wP
b10001 wP
b10010 wP
b10011 wP
b10100 wP
b10101 wP
b10110 wP
b10111 wP
b11000 wP
b11001 wP
b11010 wP
b11011 wP
b11100 wP
b11101 wP
b11110 wP
b11111 wP
b100000 wP
b100001 wP
b100010 wP
b100011 wP
b100100 wP
b100101 wP
b100110 wP
b100111 wP
b101000 wP
b101001 wP
b101010 wP
b101011 wP
b101100 wP
b101101 wP
b101110 wP
b101111 wP
b110000 wP
b110001 wP
b110010 wP
b110011 wP
b110100 wP
b110101 wP
b110110 wP
b110111 wP
b111000 wP
b111001 wP
b111010 wP
b111011 wP
b111100 wP
b111101 wP
b111110 wP
b111111 wP
b1000000 wP
b1000001 wP
b1000010 wP
b1000011 wP
b1000100 wP
b1000101 wP
b1000110 wP
b1000111 wP
b1001000 wP
b1001001 wP
b1001010 wP
b1001011 wP
b1001100 wP
b1001101 wP
b1001110 wP
b1001111 wP
b1010000 wP
b1010001 wP
b1010010 wP
b1010011 wP
b1010100 wP
b1010101 wP
b1010110 wP
b1010111 wP
b1011000 wP
b1011001 wP
b1011010 wP
b1011011 wP
b1011100 wP
b1011101 wP
b1011110 wP
b1011111 wP
b1100000 wP
b1100001 wP
b1100010 wP
b1100011 wP
b1100100 wP
b1100101 wP
b1100110 wP
b1100111 wP
b1101000 wP
b1101001 wP
b1101010 wP
b1101011 wP
b1101100 wP
b1101101 wP
b1101110 wP
b1101111 wP
b1110000 wP
b1110001 wP
b1110010 wP
b1110011 wP
b1110100 wP
b1110101 wP
b1110110 wP
b1110111 wP
b1111000 wP
b1111001 wP
b1111010 wP
b1111011 wP
b1111100 wP
b1111101 wP
b1111110 wP
b1111111 wP
b10000000 wP
b10000001 wP
b10000010 wP
b10000011 wP
b10000100 wP
b10000101 wP
b10000110 wP
b10000111 wP
b10001000 wP
b10001001 wP
b10001010 wP
b10001011 wP
b10001100 wP
b10001101 wP
b10001110 wP
b10001111 wP
b10010000 wP
b10010001 wP
b10010010 wP
b10010011 wP
b10010100 wP
b10010101 wP
b10010110 wP
b10010111 wP
b10011000 wP
b10011001 wP
b10011010 wP
b10011011 wP
b10011100 wP
b10011101 wP
b10011110 wP
b10011111 wP
b10100000 wP
b10100001 wP
b10100010 wP
b10100011 wP
b10100100 wP
b10100101 wP
b10100110 wP
b10100111 wP
b10101000 wP
b10101001 wP
b10101010 wP
b10101011 wP
b10101100 wP
b10101101 wP
b10101110 wP
b10101111 wP
b10110000 wP
b10110001 wP
b10110010 wP
b10110011 wP
b10110100 wP
b10110101 wP
b10110110 wP
b10110111 wP
b10111000 wP
b10111001 wP
b10111010 wP
b10111011 wP
b10111100 wP
b10111101 wP
b10111110 wP
b10111111 wP
b11000000 wP
b11000001 wP
b11000010 wP
b11000011 wP
b11000100 wP
b11000101 wP
b11000110 wP
b11000111 wP
b11001000 wP
b11001001 wP
b11001010 wP
b11001011 wP
b11001100 wP
b11001101 wP
b11001110 wP
b11001111 wP
b11010000 wP
b11010001 wP
b11010010 wP
b11010011 wP
b11010100 wP
b11010101 wP
b11010110 wP
b11010111 wP
b11011000 wP
b11011001 wP
b11011010 wP
b11011011 wP
b11011100 wP
b11011101 wP
b11011110 wP
b11011111 wP
b11100000 wP
b11100001 wP
b11100010 wP
b11100011 wP
b11100100 wP
b11100101 wP
b11100110 wP
b11100111 wP
b11101000 wP
b11101001 wP
b11101010 wP
b11101011 wP
b11101100 wP
b11101101 wP
b11101110 wP
b11101111 wP
b11110000 wP
b11110001 wP
b11110010 wP
b11110011 wP
b11110100 wP
b11110101 wP
b11110110 wP
b11110111 wP
b11111000 wP
b11111001 wP
b11111010 wP
b11111011 wP
b11111100 wP
b11111101 wP
b11111110 wP
b11111111 wP
b100000000 wP
b0 zP
b1 zP
b10 zP
b11 zP
b100 zP
b101 zP
b110 zP
b111 zP
b1000 zP
b1001 zP
b1010 zP
b1011 zP
b1100 zP
b1101 zP
b1110 zP
b1111 zP
b10000 zP
b10001 zP
b10010 zP
b10011 zP
b10100 zP
b10101 zP
b10110 zP
b10111 zP
b11000 zP
b11001 zP
b11010 zP
b11011 zP
b11100 zP
b11101 zP
b11110 zP
b11111 zP
b100000 zP
b100001 zP
b100010 zP
b100011 zP
b100100 zP
b100101 zP
b100110 zP
b100111 zP
b101000 zP
b101001 zP
b101010 zP
b101011 zP
b101100 zP
b101101 zP
b101110 zP
b101111 zP
b110000 zP
b110001 zP
b110010 zP
b110011 zP
b110100 zP
b110101 zP
b110110 zP
b110111 zP
b111000 zP
b111001 zP
b111010 zP
b111011 zP
b111100 zP
b111101 zP
b111110 zP
b111111 zP
b1000000 zP
b1000001 zP
b1000010 zP
b1000011 zP
b1000100 zP
b1000101 zP
b1000110 zP
b1000111 zP
b1001000 zP
b1001001 zP
b1001010 zP
b1001011 zP
b1001100 zP
b1001101 zP
b1001110 zP
b1001111 zP
b1010000 zP
b1010001 zP
b1010010 zP
b1010011 zP
b1010100 zP
b1010101 zP
b1010110 zP
b1010111 zP
b1011000 zP
b1011001 zP
b1011010 zP
b1011011 zP
b1011100 zP
b1011101 zP
b1011110 zP
b1011111 zP
b1100000 zP
b1100001 zP
b1100010 zP
b1100011 zP
b1100100 zP
b1100101 zP
b1100110 zP
b1100111 zP
b1101000 zP
b1101001 zP
b1101010 zP
b1101011 zP
b1101100 zP
b1101101 zP
b1101110 zP
b1101111 zP
b1110000 zP
b1110001 zP
b1110010 zP
b1110011 zP
b1110100 zP
b1110101 zP
b1110110 zP
b1110111 zP
b1111000 zP
b1111001 zP
b1111010 zP
b1111011 zP
b1111100 zP
b1111101 zP
b1111110 zP
b1111111 zP
b10000000 zP
b10000001 zP
b10000010 zP
b10000011 zP
b10000100 zP
b10000101 zP
b10000110 zP
b10000111 zP
b10001000 zP
b10001001 zP
b10001010 zP
b10001011 zP
b10001100 zP
b10001101 zP
b10001110 zP
b10001111 zP
b10010000 zP
b10010001 zP
b10010010 zP
b10010011 zP
b10010100 zP
b10010101 zP
b10010110 zP
b10010111 zP
b10011000 zP
b10011001 zP
b10011010 zP
b10011011 zP
b10011100 zP
b10011101 zP
b10011110 zP
b10011111 zP
b10100000 zP
b10100001 zP
b10100010 zP
b10100011 zP
b10100100 zP
b10100101 zP
b10100110 zP
b10100111 zP
b10101000 zP
b10101001 zP
b10101010 zP
b10101011 zP
b10101100 zP
b10101101 zP
b10101110 zP
b10101111 zP
b10110000 zP
b10110001 zP
b10110010 zP
b10110011 zP
b10110100 zP
b10110101 zP
b10110110 zP
b10110111 zP
b10111000 zP
b10111001 zP
b10111010 zP
b10111011 zP
b10111100 zP
b10111101 zP
b10111110 zP
b10111111 zP
b11000000 zP
b11000001 zP
b11000010 zP
b11000011 zP
b11000100 zP
b11000101 zP
b11000110 zP
b11000111 zP
b11001000 zP
b11001001 zP
b11001010 zP
b11001011 zP
b11001100 zP
b11001101 zP
b11001110 zP
b11001111 zP
b11010000 zP
b11010001 zP
b11010010 zP
b11010011 zP
b11010100 zP
b11010101 zP
b11010110 zP
b11010111 zP
b11011000 zP
b11011001 zP
b11011010 zP
b11011011 zP
b11011100 zP
b11011101 zP
b11011110 zP
b11011111 zP
b11100000 zP
b11100001 zP
b11100010 zP
b11100011 zP
b11100100 zP
b11100101 zP
b11100110 zP
b11100111 zP
b11101000 zP
b11101001 zP
b11101010 zP
b11101011 zP
b11101100 zP
b11101101 zP
b11101110 zP
b11101111 zP
b11110000 zP
b11110001 zP
b11110010 zP
b11110011 zP
b11110100 zP
b11110101 zP
b11110110 zP
b11110111 zP
b11111000 zP
b11111001 zP
b11111010 zP
b11111011 zP
b11111100 zP
b11111101 zP
b11111110 zP
b11111111 zP
b100000000 zP
b0 }P
b1 }P
b10 }P
b11 }P
b100 }P
b101 }P
b110 }P
b111 }P
b1000 }P
b1001 }P
b1010 }P
b1011 }P
b1100 }P
b1101 }P
b1110 }P
b1111 }P
b10000 }P
b10001 }P
b10010 }P
b10011 }P
b10100 }P
b10101 }P
b10110 }P
b10111 }P
b11000 }P
b11001 }P
b11010 }P
b11011 }P
b11100 }P
b11101 }P
b11110 }P
b11111 }P
b100000 }P
b100001 }P
b100010 }P
b100011 }P
b100100 }P
b100101 }P
b100110 }P
b100111 }P
b101000 }P
b101001 }P
b101010 }P
b101011 }P
b101100 }P
b101101 }P
b101110 }P
b101111 }P
b110000 }P
b110001 }P
b110010 }P
b110011 }P
b110100 }P
b110101 }P
b110110 }P
b110111 }P
b111000 }P
b111001 }P
b111010 }P
b111011 }P
b111100 }P
b111101 }P
b111110 }P
b111111 }P
b1000000 }P
b1000001 }P
b1000010 }P
b1000011 }P
b1000100 }P
b1000101 }P
b1000110 }P
b1000111 }P
b1001000 }P
b1001001 }P
b1001010 }P
b1001011 }P
b1001100 }P
b1001101 }P
b1001110 }P
b1001111 }P
b1010000 }P
b1010001 }P
b1010010 }P
b1010011 }P
b1010100 }P
b1010101 }P
b1010110 }P
b1010111 }P
b1011000 }P
b1011001 }P
b1011010 }P
b1011011 }P
b1011100 }P
b1011101 }P
b1011110 }P
b1011111 }P
b1100000 }P
b1100001 }P
b1100010 }P
b1100011 }P
b1100100 }P
b1100101 }P
b1100110 }P
b1100111 }P
b1101000 }P
b1101001 }P
b1101010 }P
b1101011 }P
b1101100 }P
b1101101 }P
b1101110 }P
b1101111 }P
b1110000 }P
b1110001 }P
b1110010 }P
b1110011 }P
b1110100 }P
b1110101 }P
b1110110 }P
b1110111 }P
b1111000 }P
b1111001 }P
b1111010 }P
b1111011 }P
b1111100 }P
b1111101 }P
b1111110 }P
b1111111 }P
b10000000 }P
b10000001 }P
b10000010 }P
b10000011 }P
b10000100 }P
b10000101 }P
b10000110 }P
b10000111 }P
b10001000 }P
b10001001 }P
b10001010 }P
b10001011 }P
b10001100 }P
b10001101 }P
b10001110 }P
b10001111 }P
b10010000 }P
b10010001 }P
b10010010 }P
b10010011 }P
b10010100 }P
b10010101 }P
b10010110 }P
b10010111 }P
b10011000 }P
b10011001 }P
b10011010 }P
b10011011 }P
b10011100 }P
b10011101 }P
b10011110 }P
b10011111 }P
b10100000 }P
b10100001 }P
b10100010 }P
b10100011 }P
b10100100 }P
b10100101 }P
b10100110 }P
b10100111 }P
b10101000 }P
b10101001 }P
b10101010 }P
b10101011 }P
b10101100 }P
b10101101 }P
b10101110 }P
b10101111 }P
b10110000 }P
b10110001 }P
b10110010 }P
b10110011 }P
b10110100 }P
b10110101 }P
b10110110 }P
b10110111 }P
b10111000 }P
b10111001 }P
b10111010 }P
b10111011 }P
b10111100 }P
b10111101 }P
b10111110 }P
b10111111 }P
b11000000 }P
b11000001 }P
b11000010 }P
b11000011 }P
b11000100 }P
b11000101 }P
b11000110 }P
b11000111 }P
b11001000 }P
b11001001 }P
b11001010 }P
b11001011 }P
b11001100 }P
b11001101 }P
b11001110 }P
b11001111 }P
b11010000 }P
b11010001 }P
b11010010 }P
b11010011 }P
b11010100 }P
b11010101 }P
b11010110 }P
b11010111 }P
b11011000 }P
b11011001 }P
b11011010 }P
b11011011 }P
b11011100 }P
b11011101 }P
b11011110 }P
b11011111 }P
b11100000 }P
b11100001 }P
b11100010 }P
b11100011 }P
b11100100 }P
b11100101 }P
b11100110 }P
b11100111 }P
b11101000 }P
b11101001 }P
b11101010 }P
b11101011 }P
b11101100 }P
b11101101 }P
b11101110 }P
b11101111 }P
b11110000 }P
b11110001 }P
b11110010 }P
b11110011 }P
b11110100 }P
b11110101 }P
b11110110 }P
b11110111 }P
b11111000 }P
b11111001 }P
b11111010 }P
b11111011 }P
b11111100 }P
b11111101 }P
b11111110 }P
b11111111 }P
b100000000 }P
b0 !Q
b1 !Q
b10 !Q
b11 !Q
b100 !Q
b101 !Q
b110 !Q
b111 !Q
b1000 !Q
b1001 !Q
b1010 !Q
b1011 !Q
b1100 !Q
b1101 !Q
b1110 !Q
b1111 !Q
b10000 !Q
b10001 !Q
b10010 !Q
b10011 !Q
b10100 !Q
b10101 !Q
b10110 !Q
b10111 !Q
b11000 !Q
b11001 !Q
b11010 !Q
b11011 !Q
b11100 !Q
b11101 !Q
b11110 !Q
b11111 !Q
b100000 !Q
b100001 !Q
b100010 !Q
b100011 !Q
b100100 !Q
b100101 !Q
b100110 !Q
b100111 !Q
b101000 !Q
b101001 !Q
b101010 !Q
b101011 !Q
b101100 !Q
b101101 !Q
b101110 !Q
b101111 !Q
b110000 !Q
b110001 !Q
b110010 !Q
b110011 !Q
b110100 !Q
b110101 !Q
b110110 !Q
b110111 !Q
b111000 !Q
b111001 !Q
b111010 !Q
b111011 !Q
b111100 !Q
b111101 !Q
b111110 !Q
b111111 !Q
b1000000 !Q
b1000001 !Q
b1000010 !Q
b1000011 !Q
b1000100 !Q
b1000101 !Q
b1000110 !Q
b1000111 !Q
b1001000 !Q
b1001001 !Q
b1001010 !Q
b1001011 !Q
b1001100 !Q
b1001101 !Q
b1001110 !Q
b1001111 !Q
b1010000 !Q
b1010001 !Q
b1010010 !Q
b1010011 !Q
b1010100 !Q
b1010101 !Q
b1010110 !Q
b1010111 !Q
b1011000 !Q
b1011001 !Q
b1011010 !Q
b1011011 !Q
b1011100 !Q
b1011101 !Q
b1011110 !Q
b1011111 !Q
b1100000 !Q
b1100001 !Q
b1100010 !Q
b1100011 !Q
b1100100 !Q
b1100101 !Q
b1100110 !Q
b1100111 !Q
b1101000 !Q
b1101001 !Q
b1101010 !Q
b1101011 !Q
b1101100 !Q
b1101101 !Q
b1101110 !Q
b1101111 !Q
b1110000 !Q
b1110001 !Q
b1110010 !Q
b1110011 !Q
b1110100 !Q
b1110101 !Q
b1110110 !Q
b1110111 !Q
b1111000 !Q
b1111001 !Q
b1111010 !Q
b1111011 !Q
b1111100 !Q
b1111101 !Q
b1111110 !Q
b1111111 !Q
b10000000 !Q
b10000001 !Q
b10000010 !Q
b10000011 !Q
b10000100 !Q
b10000101 !Q
b10000110 !Q
b10000111 !Q
b10001000 !Q
b10001001 !Q
b10001010 !Q
b10001011 !Q
b10001100 !Q
b10001101 !Q
b10001110 !Q
b10001111 !Q
b10010000 !Q
b10010001 !Q
b10010010 !Q
b10010011 !Q
b10010100 !Q
b10010101 !Q
b10010110 !Q
b10010111 !Q
b10011000 !Q
b10011001 !Q
b10011010 !Q
b10011011 !Q
b10011100 !Q
b10011101 !Q
b10011110 !Q
b10011111 !Q
b10100000 !Q
b10100001 !Q
b10100010 !Q
b10100011 !Q
b10100100 !Q
b10100101 !Q
b10100110 !Q
b10100111 !Q
b10101000 !Q
b10101001 !Q
b10101010 !Q
b10101011 !Q
b10101100 !Q
b10101101 !Q
b10101110 !Q
b10101111 !Q
b10110000 !Q
b10110001 !Q
b10110010 !Q
b10110011 !Q
b10110100 !Q
b10110101 !Q
b10110110 !Q
b10110111 !Q
b10111000 !Q
b10111001 !Q
b10111010 !Q
b10111011 !Q
b10111100 !Q
b10111101 !Q
b10111110 !Q
b10111111 !Q
b11000000 !Q
b11000001 !Q
b11000010 !Q
b11000011 !Q
b11000100 !Q
b11000101 !Q
b11000110 !Q
b11000111 !Q
b11001000 !Q
b11001001 !Q
b11001010 !Q
b11001011 !Q
b11001100 !Q
b11001101 !Q
b11001110 !Q
b11001111 !Q
b11010000 !Q
b11010001 !Q
b11010010 !Q
b11010011 !Q
b11010100 !Q
b11010101 !Q
b11010110 !Q
b11010111 !Q
b11011000 !Q
b11011001 !Q
b11011010 !Q
b11011011 !Q
b11011100 !Q
b11011101 !Q
b11011110 !Q
b11011111 !Q
b11100000 !Q
b11100001 !Q
b11100010 !Q
b11100011 !Q
b11100100 !Q
b11100101 !Q
b11100110 !Q
b11100111 !Q
b11101000 !Q
b11101001 !Q
b11101010 !Q
b11101011 !Q
b11101100 !Q
b11101101 !Q
b11101110 !Q
b11101111 !Q
b11110000 !Q
b11110001 !Q
b11110010 !Q
b11110011 !Q
b11110100 !Q
b11110101 !Q
b11110110 !Q
b11110111 !Q
b11111000 !Q
b11111001 !Q
b11111010 !Q
b11111011 !Q
b11111100 !Q
b11111101 !Q
b11111110 !Q
b11111111 !Q
b100000000 !Q
b0 BR
b1 BR
b10 BR
b11 BR
b100 BR
b101 BR
b110 BR
b111 BR
b1000 BR
b1001 BR
b1010 BR
b1011 BR
b1100 BR
b1101 BR
b1110 BR
b1111 BR
b10000 BR
b10001 BR
b10010 BR
b10011 BR
b10100 BR
b10101 BR
b10110 BR
b10111 BR
b11000 BR
b11001 BR
b11010 BR
b11011 BR
b11100 BR
b11101 BR
b11110 BR
b11111 BR
b100000 BR
b100001 BR
b100010 BR
b100011 BR
b100100 BR
b100101 BR
b100110 BR
b100111 BR
b101000 BR
b101001 BR
b101010 BR
b101011 BR
b101100 BR
b101101 BR
b101110 BR
b101111 BR
b110000 BR
b110001 BR
b110010 BR
b110011 BR
b110100 BR
b110101 BR
b110110 BR
b110111 BR
b111000 BR
b111001 BR
b111010 BR
b111011 BR
b111100 BR
b111101 BR
b111110 BR
b111111 BR
b1000000 BR
b1000001 BR
b1000010 BR
b1000011 BR
b1000100 BR
b1000101 BR
b1000110 BR
b1000111 BR
b1001000 BR
b1001001 BR
b1001010 BR
b1001011 BR
b1001100 BR
b1001101 BR
b1001110 BR
b1001111 BR
b1010000 BR
b1010001 BR
b1010010 BR
b1010011 BR
b1010100 BR
b1010101 BR
b1010110 BR
b1010111 BR
b1011000 BR
b1011001 BR
b1011010 BR
b1011011 BR
b1011100 BR
b1011101 BR
b1011110 BR
b1011111 BR
b1100000 BR
b1100001 BR
b1100010 BR
b1100011 BR
b1100100 BR
b1100101 BR
b1100110 BR
b1100111 BR
b1101000 BR
b1101001 BR
b1101010 BR
b1101011 BR
b1101100 BR
b1101101 BR
b1101110 BR
b1101111 BR
b1110000 BR
b1110001 BR
b1110010 BR
b1110011 BR
b1110100 BR
b1110101 BR
b1110110 BR
b1110111 BR
b1111000 BR
b1111001 BR
b1111010 BR
b1111011 BR
b1111100 BR
b1111101 BR
b1111110 BR
b1111111 BR
b10000000 BR
b10000001 BR
b10000010 BR
b10000011 BR
b10000100 BR
b10000101 BR
b10000110 BR
b10000111 BR
b10001000 BR
b10001001 BR
b10001010 BR
b10001011 BR
b10001100 BR
b10001101 BR
b10001110 BR
b10001111 BR
b10010000 BR
b10010001 BR
b10010010 BR
b10010011 BR
b10010100 BR
b10010101 BR
b10010110 BR
b10010111 BR
b10011000 BR
b10011001 BR
b10011010 BR
b10011011 BR
b10011100 BR
b10011101 BR
b10011110 BR
b10011111 BR
b10100000 BR
b10100001 BR
b10100010 BR
b10100011 BR
b10100100 BR
b10100101 BR
b10100110 BR
b10100111 BR
b10101000 BR
b10101001 BR
b10101010 BR
b10101011 BR
b10101100 BR
b10101101 BR
b10101110 BR
b10101111 BR
b10110000 BR
b10110001 BR
b10110010 BR
b10110011 BR
b10110100 BR
b10110101 BR
b10110110 BR
b10110111 BR
b10111000 BR
b10111001 BR
b10111010 BR
b10111011 BR
b10111100 BR
b10111101 BR
b10111110 BR
b10111111 BR
b11000000 BR
b11000001 BR
b11000010 BR
b11000011 BR
b11000100 BR
b11000101 BR
b11000110 BR
b11000111 BR
b11001000 BR
b11001001 BR
b11001010 BR
b11001011 BR
b11001100 BR
b11001101 BR
b11001110 BR
b11001111 BR
b11010000 BR
b11010001 BR
b11010010 BR
b11010011 BR
b11010100 BR
b11010101 BR
b11010110 BR
b11010111 BR
b11011000 BR
b11011001 BR
b11011010 BR
b11011011 BR
b11011100 BR
b11011101 BR
b11011110 BR
b11011111 BR
b11100000 BR
b11100001 BR
b11100010 BR
b11100011 BR
b11100100 BR
b11100101 BR
b11100110 BR
b11100111 BR
b11101000 BR
b11101001 BR
b11101010 BR
b11101011 BR
b11101100 BR
b11101101 BR
b11101110 BR
b11101111 BR
b11110000 BR
b11110001 BR
b11110010 BR
b11110011 BR
b11110100 BR
b11110101 BR
b11110110 BR
b11110111 BR
b11111000 BR
b11111001 BR
b11111010 BR
b11111011 BR
b11111100 BR
b11111101 BR
b11111110 BR
b11111111 BR
b100000000 BR
b0 ER
b1 ER
b10 ER
b11 ER
b100 ER
b101 ER
b110 ER
b111 ER
b1000 ER
b1001 ER
b1010 ER
b1011 ER
b1100 ER
b1101 ER
b1110 ER
b1111 ER
b10000 ER
b10001 ER
b10010 ER
b10011 ER
b10100 ER
b10101 ER
b10110 ER
b10111 ER
b11000 ER
b11001 ER
b11010 ER
b11011 ER
b11100 ER
b11101 ER
b11110 ER
b11111 ER
b100000 ER
b100001 ER
b100010 ER
b100011 ER
b100100 ER
b100101 ER
b100110 ER
b100111 ER
b101000 ER
b101001 ER
b101010 ER
b101011 ER
b101100 ER
b101101 ER
b101110 ER
b101111 ER
b110000 ER
b110001 ER
b110010 ER
b110011 ER
b110100 ER
b110101 ER
b110110 ER
b110111 ER
b111000 ER
b111001 ER
b111010 ER
b111011 ER
b111100 ER
b111101 ER
b111110 ER
b111111 ER
b1000000 ER
b1000001 ER
b1000010 ER
b1000011 ER
b1000100 ER
b1000101 ER
b1000110 ER
b1000111 ER
b1001000 ER
b1001001 ER
b1001010 ER
b1001011 ER
b1001100 ER
b1001101 ER
b1001110 ER
b1001111 ER
b1010000 ER
b1010001 ER
b1010010 ER
b1010011 ER
b1010100 ER
b1010101 ER
b1010110 ER
b1010111 ER
b1011000 ER
b1011001 ER
b1011010 ER
b1011011 ER
b1011100 ER
b1011101 ER
b1011110 ER
b1011111 ER
b1100000 ER
b1100001 ER
b1100010 ER
b1100011 ER
b1100100 ER
b1100101 ER
b1100110 ER
b1100111 ER
b1101000 ER
b1101001 ER
b1101010 ER
b1101011 ER
b1101100 ER
b1101101 ER
b1101110 ER
b1101111 ER
b1110000 ER
b1110001 ER
b1110010 ER
b1110011 ER
b1110100 ER
b1110101 ER
b1110110 ER
b1110111 ER
b1111000 ER
b1111001 ER
b1111010 ER
b1111011 ER
b1111100 ER
b1111101 ER
b1111110 ER
b1111111 ER
b10000000 ER
b10000001 ER
b10000010 ER
b10000011 ER
b10000100 ER
b10000101 ER
b10000110 ER
b10000111 ER
b10001000 ER
b10001001 ER
b10001010 ER
b10001011 ER
b10001100 ER
b10001101 ER
b10001110 ER
b10001111 ER
b10010000 ER
b10010001 ER
b10010010 ER
b10010011 ER
b10010100 ER
b10010101 ER
b10010110 ER
b10010111 ER
b10011000 ER
b10011001 ER
b10011010 ER
b10011011 ER
b10011100 ER
b10011101 ER
b10011110 ER
b10011111 ER
b10100000 ER
b10100001 ER
b10100010 ER
b10100011 ER
b10100100 ER
b10100101 ER
b10100110 ER
b10100111 ER
b10101000 ER
b10101001 ER
b10101010 ER
b10101011 ER
b10101100 ER
b10101101 ER
b10101110 ER
b10101111 ER
b10110000 ER
b10110001 ER
b10110010 ER
b10110011 ER
b10110100 ER
b10110101 ER
b10110110 ER
b10110111 ER
b10111000 ER
b10111001 ER
b10111010 ER
b10111011 ER
b10111100 ER
b10111101 ER
b10111110 ER
b10111111 ER
b11000000 ER
b11000001 ER
b11000010 ER
b11000011 ER
b11000100 ER
b11000101 ER
b11000110 ER
b11000111 ER
b11001000 ER
b11001001 ER
b11001010 ER
b11001011 ER
b11001100 ER
b11001101 ER
b11001110 ER
b11001111 ER
b11010000 ER
b11010001 ER
b11010010 ER
b11010011 ER
b11010100 ER
b11010101 ER
b11010110 ER
b11010111 ER
b11011000 ER
b11011001 ER
b11011010 ER
b11011011 ER
b11011100 ER
b11011101 ER
b11011110 ER
b11011111 ER
b11100000 ER
b11100001 ER
b11100010 ER
b11100011 ER
b11100100 ER
b11100101 ER
b11100110 ER
b11100111 ER
b11101000 ER
b11101001 ER
b11101010 ER
b11101011 ER
b11101100 ER
b11101101 ER
b11101110 ER
b11101111 ER
b11110000 ER
b11110001 ER
b11110010 ER
b11110011 ER
b11110100 ER
b11110101 ER
b11110110 ER
b11110111 ER
b11111000 ER
b11111001 ER
b11111010 ER
b11111011 ER
b11111100 ER
b11111101 ER
b11111110 ER
b11111111 ER
b100000000 ER
b0 HR
b1 HR
b10 HR
b11 HR
b100 HR
b101 HR
b110 HR
b111 HR
b1000 HR
b1001 HR
b1010 HR
b1011 HR
b1100 HR
b1101 HR
b1110 HR
b1111 HR
b10000 HR
b10001 HR
b10010 HR
b10011 HR
b10100 HR
b10101 HR
b10110 HR
b10111 HR
b11000 HR
b11001 HR
b11010 HR
b11011 HR
b11100 HR
b11101 HR
b11110 HR
b11111 HR
b100000 HR
b100001 HR
b100010 HR
b100011 HR
b100100 HR
b100101 HR
b100110 HR
b100111 HR
b101000 HR
b101001 HR
b101010 HR
b101011 HR
b101100 HR
b101101 HR
b101110 HR
b101111 HR
b110000 HR
b110001 HR
b110010 HR
b110011 HR
b110100 HR
b110101 HR
b110110 HR
b110111 HR
b111000 HR
b111001 HR
b111010 HR
b111011 HR
b111100 HR
b111101 HR
b111110 HR
b111111 HR
b1000000 HR
b1000001 HR
b1000010 HR
b1000011 HR
b1000100 HR
b1000101 HR
b1000110 HR
b1000111 HR
b1001000 HR
b1001001 HR
b1001010 HR
b1001011 HR
b1001100 HR
b1001101 HR
b1001110 HR
b1001111 HR
b1010000 HR
b1010001 HR
b1010010 HR
b1010011 HR
b1010100 HR
b1010101 HR
b1010110 HR
b1010111 HR
b1011000 HR
b1011001 HR
b1011010 HR
b1011011 HR
b1011100 HR
b1011101 HR
b1011110 HR
b1011111 HR
b1100000 HR
b1100001 HR
b1100010 HR
b1100011 HR
b1100100 HR
b1100101 HR
b1100110 HR
b1100111 HR
b1101000 HR
b1101001 HR
b1101010 HR
b1101011 HR
b1101100 HR
b1101101 HR
b1101110 HR
b1101111 HR
b1110000 HR
b1110001 HR
b1110010 HR
b1110011 HR
b1110100 HR
b1110101 HR
b1110110 HR
b1110111 HR
b1111000 HR
b1111001 HR
b1111010 HR
b1111011 HR
b1111100 HR
b1111101 HR
b1111110 HR
b1111111 HR
b10000000 HR
b10000001 HR
b10000010 HR
b10000011 HR
b10000100 HR
b10000101 HR
b10000110 HR
b10000111 HR
b10001000 HR
b10001001 HR
b10001010 HR
b10001011 HR
b10001100 HR
b10001101 HR
b10001110 HR
b10001111 HR
b10010000 HR
b10010001 HR
b10010010 HR
b10010011 HR
b10010100 HR
b10010101 HR
b10010110 HR
b10010111 HR
b10011000 HR
b10011001 HR
b10011010 HR
b10011011 HR
b10011100 HR
b10011101 HR
b10011110 HR
b10011111 HR
b10100000 HR
b10100001 HR
b10100010 HR
b10100011 HR
b10100100 HR
b10100101 HR
b10100110 HR
b10100111 HR
b10101000 HR
b10101001 HR
b10101010 HR
b10101011 HR
b10101100 HR
b10101101 HR
b10101110 HR
b10101111 HR
b10110000 HR
b10110001 HR
b10110010 HR
b10110011 HR
b10110100 HR
b10110101 HR
b10110110 HR
b10110111 HR
b10111000 HR
b10111001 HR
b10111010 HR
b10111011 HR
b10111100 HR
b10111101 HR
b10111110 HR
b10111111 HR
b11000000 HR
b11000001 HR
b11000010 HR
b11000011 HR
b11000100 HR
b11000101 HR
b11000110 HR
b11000111 HR
b11001000 HR
b11001001 HR
b11001010 HR
b11001011 HR
b11001100 HR
b11001101 HR
b11001110 HR
b11001111 HR
b11010000 HR
b11010001 HR
b11010010 HR
b11010011 HR
b11010100 HR
b11010101 HR
b11010110 HR
b11010111 HR
b11011000 HR
b11011001 HR
b11011010 HR
b11011011 HR
b11011100 HR
b11011101 HR
b11011110 HR
b11011111 HR
b11100000 HR
b11100001 HR
b11100010 HR
b11100011 HR
b11100100 HR
b11100101 HR
b11100110 HR
b11100111 HR
b11101000 HR
b11101001 HR
b11101010 HR
b11101011 HR
b11101100 HR
b11101101 HR
b11101110 HR
b11101111 HR
b11110000 HR
b11110001 HR
b11110010 HR
b11110011 HR
b11110100 HR
b11110101 HR
b11110110 HR
b11110111 HR
b11111000 HR
b11111001 HR
b11111010 HR
b11111011 HR
b11111100 HR
b11111101 HR
b11111110 HR
b11111111 HR
b100000000 HR
b0 KR
b1 KR
b10 KR
b11 KR
b100 KR
b101 KR
b110 KR
b111 KR
b1000 KR
b1001 KR
b1010 KR
b1011 KR
b1100 KR
b1101 KR
b1110 KR
b1111 KR
b10000 KR
b10001 KR
b10010 KR
b10011 KR
b10100 KR
b10101 KR
b10110 KR
b10111 KR
b11000 KR
b11001 KR
b11010 KR
b11011 KR
b11100 KR
b11101 KR
b11110 KR
b11111 KR
b100000 KR
b100001 KR
b100010 KR
b100011 KR
b100100 KR
b100101 KR
b100110 KR
b100111 KR
b101000 KR
b101001 KR
b101010 KR
b101011 KR
b101100 KR
b101101 KR
b101110 KR
b101111 KR
b110000 KR
b110001 KR
b110010 KR
b110011 KR
b110100 KR
b110101 KR
b110110 KR
b110111 KR
b111000 KR
b111001 KR
b111010 KR
b111011 KR
b111100 KR
b111101 KR
b111110 KR
b111111 KR
b1000000 KR
b1000001 KR
b1000010 KR
b1000011 KR
b1000100 KR
b1000101 KR
b1000110 KR
b1000111 KR
b1001000 KR
b1001001 KR
b1001010 KR
b1001011 KR
b1001100 KR
b1001101 KR
b1001110 KR
b1001111 KR
b1010000 KR
b1010001 KR
b1010010 KR
b1010011 KR
b1010100 KR
b1010101 KR
b1010110 KR
b1010111 KR
b1011000 KR
b1011001 KR
b1011010 KR
b1011011 KR
b1011100 KR
b1011101 KR
b1011110 KR
b1011111 KR
b1100000 KR
b1100001 KR
b1100010 KR
b1100011 KR
b1100100 KR
b1100101 KR
b1100110 KR
b1100111 KR
b1101000 KR
b1101001 KR
b1101010 KR
b1101011 KR
b1101100 KR
b1101101 KR
b1101110 KR
b1101111 KR
b1110000 KR
b1110001 KR
b1110010 KR
b1110011 KR
b1110100 KR
b1110101 KR
b1110110 KR
b1110111 KR
b1111000 KR
b1111001 KR
b1111010 KR
b1111011 KR
b1111100 KR
b1111101 KR
b1111110 KR
b1111111 KR
b10000000 KR
b10000001 KR
b10000010 KR
b10000011 KR
b10000100 KR
b10000101 KR
b10000110 KR
b10000111 KR
b10001000 KR
b10001001 KR
b10001010 KR
b10001011 KR
b10001100 KR
b10001101 KR
b10001110 KR
b10001111 KR
b10010000 KR
b10010001 KR
b10010010 KR
b10010011 KR
b10010100 KR
b10010101 KR
b10010110 KR
b10010111 KR
b10011000 KR
b10011001 KR
b10011010 KR
b10011011 KR
b10011100 KR
b10011101 KR
b10011110 KR
b10011111 KR
b10100000 KR
b10100001 KR
b10100010 KR
b10100011 KR
b10100100 KR
b10100101 KR
b10100110 KR
b10100111 KR
b10101000 KR
b10101001 KR
b10101010 KR
b10101011 KR
b10101100 KR
b10101101 KR
b10101110 KR
b10101111 KR
b10110000 KR
b10110001 KR
b10110010 KR
b10110011 KR
b10110100 KR
b10110101 KR
b10110110 KR
b10110111 KR
b10111000 KR
b10111001 KR
b10111010 KR
b10111011 KR
b10111100 KR
b10111101 KR
b10111110 KR
b10111111 KR
b11000000 KR
b11000001 KR
b11000010 KR
b11000011 KR
b11000100 KR
b11000101 KR
b11000110 KR
b11000111 KR
b11001000 KR
b11001001 KR
b11001010 KR
b11001011 KR
b11001100 KR
b11001101 KR
b11001110 KR
b11001111 KR
b11010000 KR
b11010001 KR
b11010010 KR
b11010011 KR
b11010100 KR
b11010101 KR
b11010110 KR
b11010111 KR
b11011000 KR
b11011001 KR
b11011010 KR
b11011011 KR
b11011100 KR
b11011101 KR
b11011110 KR
b11011111 KR
b11100000 KR
b11100001 KR
b11100010 KR
b11100011 KR
b11100100 KR
b11100101 KR
b11100110 KR
b11100111 KR
b11101000 KR
b11101001 KR
b11101010 KR
b11101011 KR
b11101100 KR
b11101101 KR
b11101110 KR
b11101111 KR
b11110000 KR
b11110001 KR
b11110010 KR
b11110011 KR
b11110100 KR
b11110101 KR
b11110110 KR
b11110111 KR
b11111000 KR
b11111001 KR
b11111010 KR
b11111011 KR
b11111100 KR
b11111101 KR
b11111110 KR
b11111111 KR
b100000000 KR
b0 NR
b1 NR
b10 NR
b11 NR
b100 NR
b101 NR
b110 NR
b111 NR
b1000 NR
b1001 NR
b1010 NR
b1011 NR
b1100 NR
b1101 NR
b1110 NR
b1111 NR
b10000 NR
b10001 NR
b10010 NR
b10011 NR
b10100 NR
b10101 NR
b10110 NR
b10111 NR
b11000 NR
b11001 NR
b11010 NR
b11011 NR
b11100 NR
b11101 NR
b11110 NR
b11111 NR
b100000 NR
b100001 NR
b100010 NR
b100011 NR
b100100 NR
b100101 NR
b100110 NR
b100111 NR
b101000 NR
b101001 NR
b101010 NR
b101011 NR
b101100 NR
b101101 NR
b101110 NR
b101111 NR
b110000 NR
b110001 NR
b110010 NR
b110011 NR
b110100 NR
b110101 NR
b110110 NR
b110111 NR
b111000 NR
b111001 NR
b111010 NR
b111011 NR
b111100 NR
b111101 NR
b111110 NR
b111111 NR
b1000000 NR
b1000001 NR
b1000010 NR
b1000011 NR
b1000100 NR
b1000101 NR
b1000110 NR
b1000111 NR
b1001000 NR
b1001001 NR
b1001010 NR
b1001011 NR
b1001100 NR
b1001101 NR
b1001110 NR
b1001111 NR
b1010000 NR
b1010001 NR
b1010010 NR
b1010011 NR
b1010100 NR
b1010101 NR
b1010110 NR
b1010111 NR
b1011000 NR
b1011001 NR
b1011010 NR
b1011011 NR
b1011100 NR
b1011101 NR
b1011110 NR
b1011111 NR
b1100000 NR
b1100001 NR
b1100010 NR
b1100011 NR
b1100100 NR
b1100101 NR
b1100110 NR
b1100111 NR
b1101000 NR
b1101001 NR
b1101010 NR
b1101011 NR
b1101100 NR
b1101101 NR
b1101110 NR
b1101111 NR
b1110000 NR
b1110001 NR
b1110010 NR
b1110011 NR
b1110100 NR
b1110101 NR
b1110110 NR
b1110111 NR
b1111000 NR
b1111001 NR
b1111010 NR
b1111011 NR
b1111100 NR
b1111101 NR
b1111110 NR
b1111111 NR
b10000000 NR
b10000001 NR
b10000010 NR
b10000011 NR
b10000100 NR
b10000101 NR
b10000110 NR
b10000111 NR
b10001000 NR
b10001001 NR
b10001010 NR
b10001011 NR
b10001100 NR
b10001101 NR
b10001110 NR
b10001111 NR
b10010000 NR
b10010001 NR
b10010010 NR
b10010011 NR
b10010100 NR
b10010101 NR
b10010110 NR
b10010111 NR
b10011000 NR
b10011001 NR
b10011010 NR
b10011011 NR
b10011100 NR
b10011101 NR
b10011110 NR
b10011111 NR
b10100000 NR
b10100001 NR
b10100010 NR
b10100011 NR
b10100100 NR
b10100101 NR
b10100110 NR
b10100111 NR
b10101000 NR
b10101001 NR
b10101010 NR
b10101011 NR
b10101100 NR
b10101101 NR
b10101110 NR
b10101111 NR
b10110000 NR
b10110001 NR
b10110010 NR
b10110011 NR
b10110100 NR
b10110101 NR
b10110110 NR
b10110111 NR
b10111000 NR
b10111001 NR
b10111010 NR
b10111011 NR
b10111100 NR
b10111101 NR
b10111110 NR
b10111111 NR
b11000000 NR
b11000001 NR
b11000010 NR
b11000011 NR
b11000100 NR
b11000101 NR
b11000110 NR
b11000111 NR
b11001000 NR
b11001001 NR
b11001010 NR
b11001011 NR
b11001100 NR
b11001101 NR
b11001110 NR
b11001111 NR
b11010000 NR
b11010001 NR
b11010010 NR
b11010011 NR
b11010100 NR
b11010101 NR
b11010110 NR
b11010111 NR
b11011000 NR
b11011001 NR
b11011010 NR
b11011011 NR
b11011100 NR
b11011101 NR
b11011110 NR
b11011111 NR
b11100000 NR
b11100001 NR
b11100010 NR
b11100011 NR
b11100100 NR
b11100101 NR
b11100110 NR
b11100111 NR
b11101000 NR
b11101001 NR
b11101010 NR
b11101011 NR
b11101100 NR
b11101101 NR
b11101110 NR
b11101111 NR
b11110000 NR
b11110001 NR
b11110010 NR
b11110011 NR
b11110100 NR
b11110101 NR
b11110110 NR
b11110111 NR
b11111000 NR
b11111001 NR
b11111010 NR
b11111011 NR
b11111100 NR
b11111101 NR
b11111110 NR
b11111111 NR
b100000000 NR
b0 QR
b1 QR
b10 QR
b11 QR
b100 QR
b101 QR
b110 QR
b111 QR
b1000 QR
b1001 QR
b1010 QR
b1011 QR
b1100 QR
b1101 QR
b1110 QR
b1111 QR
b10000 QR
b10001 QR
b10010 QR
b10011 QR
b10100 QR
b10101 QR
b10110 QR
b10111 QR
b11000 QR
b11001 QR
b11010 QR
b11011 QR
b11100 QR
b11101 QR
b11110 QR
b11111 QR
b100000 QR
b100001 QR
b100010 QR
b100011 QR
b100100 QR
b100101 QR
b100110 QR
b100111 QR
b101000 QR
b101001 QR
b101010 QR
b101011 QR
b101100 QR
b101101 QR
b101110 QR
b101111 QR
b110000 QR
b110001 QR
b110010 QR
b110011 QR
b110100 QR
b110101 QR
b110110 QR
b110111 QR
b111000 QR
b111001 QR
b111010 QR
b111011 QR
b111100 QR
b111101 QR
b111110 QR
b111111 QR
b1000000 QR
b1000001 QR
b1000010 QR
b1000011 QR
b1000100 QR
b1000101 QR
b1000110 QR
b1000111 QR
b1001000 QR
b1001001 QR
b1001010 QR
b1001011 QR
b1001100 QR
b1001101 QR
b1001110 QR
b1001111 QR
b1010000 QR
b1010001 QR
b1010010 QR
b1010011 QR
b1010100 QR
b1010101 QR
b1010110 QR
b1010111 QR
b1011000 QR
b1011001 QR
b1011010 QR
b1011011 QR
b1011100 QR
b1011101 QR
b1011110 QR
b1011111 QR
b1100000 QR
b1100001 QR
b1100010 QR
b1100011 QR
b1100100 QR
b1100101 QR
b1100110 QR
b1100111 QR
b1101000 QR
b1101001 QR
b1101010 QR
b1101011 QR
b1101100 QR
b1101101 QR
b1101110 QR
b1101111 QR
b1110000 QR
b1110001 QR
b1110010 QR
b1110011 QR
b1110100 QR
b1110101 QR
b1110110 QR
b1110111 QR
b1111000 QR
b1111001 QR
b1111010 QR
b1111011 QR
b1111100 QR
b1111101 QR
b1111110 QR
b1111111 QR
b10000000 QR
b10000001 QR
b10000010 QR
b10000011 QR
b10000100 QR
b10000101 QR
b10000110 QR
b10000111 QR
b10001000 QR
b10001001 QR
b10001010 QR
b10001011 QR
b10001100 QR
b10001101 QR
b10001110 QR
b10001111 QR
b10010000 QR
b10010001 QR
b10010010 QR
b10010011 QR
b10010100 QR
b10010101 QR
b10010110 QR
b10010111 QR
b10011000 QR
b10011001 QR
b10011010 QR
b10011011 QR
b10011100 QR
b10011101 QR
b10011110 QR
b10011111 QR
b10100000 QR
b10100001 QR
b10100010 QR
b10100011 QR
b10100100 QR
b10100101 QR
b10100110 QR
b10100111 QR
b10101000 QR
b10101001 QR
b10101010 QR
b10101011 QR
b10101100 QR
b10101101 QR
b10101110 QR
b10101111 QR
b10110000 QR
b10110001 QR
b10110010 QR
b10110011 QR
b10110100 QR
b10110101 QR
b10110110 QR
b10110111 QR
b10111000 QR
b10111001 QR
b10111010 QR
b10111011 QR
b10111100 QR
b10111101 QR
b10111110 QR
b10111111 QR
b11000000 QR
b11000001 QR
b11000010 QR
b11000011 QR
b11000100 QR
b11000101 QR
b11000110 QR
b11000111 QR
b11001000 QR
b11001001 QR
b11001010 QR
b11001011 QR
b11001100 QR
b11001101 QR
b11001110 QR
b11001111 QR
b11010000 QR
b11010001 QR
b11010010 QR
b11010011 QR
b11010100 QR
b11010101 QR
b11010110 QR
b11010111 QR
b11011000 QR
b11011001 QR
b11011010 QR
b11011011 QR
b11011100 QR
b11011101 QR
b11011110 QR
b11011111 QR
b11100000 QR
b11100001 QR
b11100010 QR
b11100011 QR
b11100100 QR
b11100101 QR
b11100110 QR
b11100111 QR
b11101000 QR
b11101001 QR
b11101010 QR
b11101011 QR
b11101100 QR
b11101101 QR
b11101110 QR
b11101111 QR
b11110000 QR
b11110001 QR
b11110010 QR
b11110011 QR
b11110100 QR
b11110101 QR
b11110110 QR
b11110111 QR
b11111000 QR
b11111001 QR
b11111010 QR
b11111011 QR
b11111100 QR
b11111101 QR
b11111110 QR
b11111111 QR
b100000000 QR
b0 SR
b1 SR
b10 SR
b11 SR
b100 SR
b101 SR
b110 SR
b111 SR
b1000 SR
b1001 SR
b1010 SR
b1011 SR
b1100 SR
b1101 SR
b1110 SR
b1111 SR
b10000 SR
b10001 SR
b10010 SR
b10011 SR
b10100 SR
b10101 SR
b10110 SR
b10111 SR
b11000 SR
b11001 SR
b11010 SR
b11011 SR
b11100 SR
b11101 SR
b11110 SR
b11111 SR
b100000 SR
b100001 SR
b100010 SR
b100011 SR
b100100 SR
b100101 SR
b100110 SR
b100111 SR
b101000 SR
b101001 SR
b101010 SR
b101011 SR
b101100 SR
b101101 SR
b101110 SR
b101111 SR
b110000 SR
b110001 SR
b110010 SR
b110011 SR
b110100 SR
b110101 SR
b110110 SR
b110111 SR
b111000 SR
b111001 SR
b111010 SR
b111011 SR
b111100 SR
b111101 SR
b111110 SR
b111111 SR
b1000000 SR
b1000001 SR
b1000010 SR
b1000011 SR
b1000100 SR
b1000101 SR
b1000110 SR
b1000111 SR
b1001000 SR
b1001001 SR
b1001010 SR
b1001011 SR
b1001100 SR
b1001101 SR
b1001110 SR
b1001111 SR
b1010000 SR
b1010001 SR
b1010010 SR
b1010011 SR
b1010100 SR
b1010101 SR
b1010110 SR
b1010111 SR
b1011000 SR
b1011001 SR
b1011010 SR
b1011011 SR
b1011100 SR
b1011101 SR
b1011110 SR
b1011111 SR
b1100000 SR
b1100001 SR
b1100010 SR
b1100011 SR
b1100100 SR
b1100101 SR
b1100110 SR
b1100111 SR
b1101000 SR
b1101001 SR
b1101010 SR
b1101011 SR
b1101100 SR
b1101101 SR
b1101110 SR
b1101111 SR
b1110000 SR
b1110001 SR
b1110010 SR
b1110011 SR
b1110100 SR
b1110101 SR
b1110110 SR
b1110111 SR
b1111000 SR
b1111001 SR
b1111010 SR
b1111011 SR
b1111100 SR
b1111101 SR
b1111110 SR
b1111111 SR
b10000000 SR
b10000001 SR
b10000010 SR
b10000011 SR
b10000100 SR
b10000101 SR
b10000110 SR
b10000111 SR
b10001000 SR
b10001001 SR
b10001010 SR
b10001011 SR
b10001100 SR
b10001101 SR
b10001110 SR
b10001111 SR
b10010000 SR
b10010001 SR
b10010010 SR
b10010011 SR
b10010100 SR
b10010101 SR
b10010110 SR
b10010111 SR
b10011000 SR
b10011001 SR
b10011010 SR
b10011011 SR
b10011100 SR
b10011101 SR
b10011110 SR
b10011111 SR
b10100000 SR
b10100001 SR
b10100010 SR
b10100011 SR
b10100100 SR
b10100101 SR
b10100110 SR
b10100111 SR
b10101000 SR
b10101001 SR
b10101010 SR
b10101011 SR
b10101100 SR
b10101101 SR
b10101110 SR
b10101111 SR
b10110000 SR
b10110001 SR
b10110010 SR
b10110011 SR
b10110100 SR
b10110101 SR
b10110110 SR
b10110111 SR
b10111000 SR
b10111001 SR
b10111010 SR
b10111011 SR
b10111100 SR
b10111101 SR
b10111110 SR
b10111111 SR
b11000000 SR
b11000001 SR
b11000010 SR
b11000011 SR
b11000100 SR
b11000101 SR
b11000110 SR
b11000111 SR
b11001000 SR
b11001001 SR
b11001010 SR
b11001011 SR
b11001100 SR
b11001101 SR
b11001110 SR
b11001111 SR
b11010000 SR
b11010001 SR
b11010010 SR
b11010011 SR
b11010100 SR
b11010101 SR
b11010110 SR
b11010111 SR
b11011000 SR
b11011001 SR
b11011010 SR
b11011011 SR
b11011100 SR
b11011101 SR
b11011110 SR
b11011111 SR
b11100000 SR
b11100001 SR
b11100010 SR
b11100011 SR
b11100100 SR
b11100101 SR
b11100110 SR
b11100111 SR
b11101000 SR
b11101001 SR
b11101010 SR
b11101011 SR
b11101100 SR
b11101101 SR
b11101110 SR
b11101111 SR
b11110000 SR
b11110001 SR
b11110010 SR
b11110011 SR
b11110100 SR
b11110101 SR
b11110110 SR
b11110111 SR
b11111000 SR
b11111001 SR
b11111010 SR
b11111011 SR
b11111100 SR
b11111101 SR
b11111110 SR
b11111111 SR
b100000000 SR
b11 ;!
#201
0:!
08!
1g,
1;.
1`P
14R
16N
13N
1=*
1:*
13*
1,N
0,5
0(5
0$5
0~4
1B9
1A9
1@9
1?9
0#F
0}E
0yE
0uE
0qE
0mE
0iE
0eE
0aE
0]E
0YE
0UE
0QE
0ME
0IE
0EE
0AE
0=E
09E
05E
01E
0#N
0}M
0yM
0uM
0qM
0%Y
0!Y
0{X
0wX
0]Z
0YZ
0UZ
0QZ
0MZ
1a9
1_9
1]9
1[9
#250
09!
06!
0+5
0'5
0#5
0}4
0"F
0|E
0xE
0tE
0pE
0lE
0hE
0dE
0`E
0\E
0XE
0TE
0PE
0LE
0HE
0DE
0@E
0<E
08E
04E
00E
0"N
0|M
0xM
0tM
0pM
0$Y
0~X
0zX
0vX
0\Z
0XZ
0TZ
0PZ
0LZ
#300
19!
16!
1+5
1'5
1#5
1}4
1"F
1|E
1xE
1tE
1pE
1lE
1hE
1dE
1`E
1\E
1XE
1TE
1PE
1LE
1HE
1DE
1@E
1<E
18E
14E
10E
1"N
1|M
1xM
1tM
1pM
1$Y
1~X
1zX
1vX
1\Z
1XZ
1TZ
1PZ
1LZ
12E
1%5
1-5
1F(
1b9
1`9
1^9
1\9
zc9
0,:
x+E
zHZ
b100 ;!
b1 4!
#301
z$(
x}'
0*:
z|'
1G$
1H$
1I$
1J$
1@(
1z4
1x4
1h$
1N$
x%(
1oM
1/#
1.#
1-#
1,#
1O#
1N#
1M#
1L#
1_#
1^#
1]#
1\#
1@
1?
1>
1=
1+D
1*D
1)D
1(D
1?#
1>#
1=#
1<#
1UC
1TC
1SC
1RC
1KB
1JB
1IB
1HB
1jB
1hB
1fB
1dB
1tC
1rC
1pC
1nC
1!C
1~B
1}B
1|B
1JD
1HD
1FD
1DD
1@C
1>C
1<C
1:C
1l@
1k@
1j@
1i@
1|@
0p4
0t4
1n4
1s4
b110 {4
0/*
0=+
1B)
19+
0*5
1&5
1X/
0p,
0D.
1)0
#350
09!
06!
0+5
0'5
0#5
0}4
0"F
0|E
0xE
0tE
0pE
0lE
0hE
0dE
0`E
0\E
0XE
0TE
0PE
0LE
0HE
0DE
0@E
0<E
08E
04E
00E
0"N
0|M
0xM
0tM
0pM
0$Y
0~X
0zX
0vX
0\Z
0XZ
0TZ
0PZ
0LZ
#400
19!
16!
1+5
1'5
1#5
1}4
1"F
1|E
1xE
1tE
1pE
1lE
1hE
1dE
1`E
1\E
1XE
1TE
1PE
1LE
1HE
1DE
1@E
1<E
18E
14E
10E
1"N
1|M
1xM
1tM
1pM
1$Y
1~X
1zX
1vX
1\Z
1XZ
1TZ
1PZ
1LZ
1rM
1)5
0-5
1E0
1V4
1kB
1iB
1gB
1eB
1AC
1?C
1=C
1;C
1uC
1sC
1qC
1oC
1KD
1ID
1GD
1ED
xlM
b101 ;!
b10 4!
#401
x"(
1v%
1w%
1x%
1y%
1f%
1g%
1h%
1i%
1V%
1W%
1X%
1Y%
1F%
1G%
1H%
1I%
1\/
1*0
0z4
1y4
13(
110
1M/
1WZ
1<0
160
150
1C*
1TF
1SF
1RF
1QF
1S*
1.*
1*H
1<H
1+H
1@H
1,H
1DH
1-H
1HH
0X/
0)0
1tF
1sF
1rF
1qF
0M/
1?+
0S*
0.*
0s4
1s4
b10 m4
b111 {4
1*5
16+
1R/
0Q/
1W/
1<1
0?+
#450
09!
06!
0+5
0'5
0#5
0}4
0"F
0|E
0xE
0tE
0pE
0lE
0hE
0dE
0`E
0\E
0XE
0TE
0PE
0LE
0HE
0DE
0@E
0<E
08E
04E
00E
0"N
0|M
0xM
0tM
0pM
0$Y
0~X
0zX
0vX
0\Z
0XZ
0TZ
0PZ
0LZ
#500
19!
16!
1+5
1'5
1#5
1}4
1"F
1|E
1xE
1tE
1pE
1lE
1hE
1dE
1`E
1\E
1XE
1TE
1PE
1LE
1HE
1DE
1@E
1<E
18E
14E
10E
1"N
1|M
1xM
1tM
1pM
1$Y
1~X
1zX
1vX
1\Z
1XZ
1TZ
1PZ
1LZ
1ZZ
1-5
0E0
1o0
1i0
1h0
1G0
1X1
0V4
1U4
1Z4
xGZ
b110 ;!
b11 4!
#501
x#(
1`/
1[/
0\/
1=1
1+0
1k.
1l.
1r.
0*0
1z4
15(
1D1
1N/
0<0
060
050
1}*
1w*
1v*
1V1
1T1
1R1
1O1
1I1
1B*
1S*
1.*
0W/
0<1
0N/
1?+
0S*
0.*
0s4
b0 m4
1s4
1o4
1q4
1t4
b100 m4
b1000 {4
19*
10*
1=+
0*5
0&5
0"5
1|4
06+
15+
11*
17*
1i,
1m,
1n,
1o,
12-
1,-
1+-
1^+
1X+
1W+
1S/
0R/
1V/
1O2
0?+
#550
09!
06!
0+5
0'5
0#5
0}4
0"F
0|E
0xE
0tE
0pE
0lE
0hE
0dE
0`E
0\E
0XE
0TE
0PE
0LE
0HE
0DE
0@E
0<E
08E
04E
00E
0"N
0|M
0xM
0tM
0pM
0$Y
0~X
0zX
0vX
0\Z
0XZ
0TZ
0PZ
0LZ
#600
19!
16!
1+5
1'5
1#5
1}4
1"F
1|E
1xE
1tE
1pE
1lE
1hE
1dE
1`E
1\E
1XE
1TE
1PE
1LE
1HE
1DE
1@E
1<E
18E
14E
10E
1"N
1|M
1xM
1tM
1pM
1$Y
1~X
1zX
1vX
1\Z
1XZ
1TZ
1PZ
1LZ
1!5
0%5
0)5
0-5
0o0
0i0
0h0
0G0
1I0
0X1
1+2
1)2
1'2
1$2
1|1
1Z1
1k2
0U4
1T4
0Z4
1Y4
1^4
b111 ;!
b100 4!
#601
1d/
1_/
0`/
1Z/
0[/
1P2
1>1
1|.
1$/
1'/
1)/
1+/
0=1
1,0
0+0
0k.
0l.
0r.
0z4
0y4
0x4
1w4
1W2
1O/
0V1
0T1
0R1
0O1
0I1
1&+
1$+
1"+
0v*
1i2
1h2
1b2
1_2
1^2
1]2
1\2
1A*
1S*
1.*
0V/
0O2
0O/
19-
17-
15-
0+-
1e+
1c+
1a+
0W+
1?+
0S*
0.*
0q4
0s4
0o4
0t4
b0 m4
1s4
1q4
1o4
1t4
b110 m4
b10 l4
b1001 {4
1*5
1;+
16+
0i,
1j,
1T/
0S/
1.,
1(,
1',
1U/
1b3
0?+
#650
09!
06!
0+5
0'5
0#5
0}4
0"F
0|E
0xE
0tE
0pE
0lE
0hE
0dE
0`E
0\E
0XE
0TE
0PE
0LE
0HE
0DE
0@E
0<E
08E
04E
00E
0"N
0|M
0xM
0tM
0pM
0$Y
0~X
0zX
0vX
0\Z
0XZ
0TZ
0PZ
0LZ
#700
19!
16!
1+5
1'5
1#5
1}4
1"F
1|E
1xE
1tE
1pE
1lE
1hE
1dE
1`E
1\E
1XE
1TE
1PE
1LE
1HE
1DE
1@E
1<E
18E
14E
10E
1"N
1|M
1xM
1tM
1pM
1$Y
1~X
1zX
1vX
1\Z
1XZ
1TZ
1PZ
1LZ
1-5
0I0
0+2
0)2
0'2
0$2
0|1
0Z1
1\1
0k2
1>3
1=3
173
143
133
123
113
1m2
1~3
0T4
1S4
0Y4
1X4
0^4
1]4
b1000 ;!
b101 4!
#701
1c/
0d/
1^/
0_/
1Y/
0Z/
1c3
1Q2
1./
1//
10/
11/
14/
1:/
1;/
0P2
1?1
0>1
0|.
0$/
0'/
0)/
0+/
0,0
1z4
010
1j3
1P/
0i2
0h2
0b2
0_2
0^2
0]2
0\2
1%+
0$+
0"+
1z*
1y*
1x*
1t3
1o3
1n3
0C*
1@*
1S*
1.*
0U/
0b3
0P/
18-
07-
05-
1/-
1.-
1--
1d+
0c+
0a+
1[+
1Z+
1Y+
1?+
0S*
0.*
0q4
0s4
0o4
0t4
b0 m4
b0 l4
1q4
1o4
1t4
b100 l4
b1010 {4
09+
0*5
1&5
0;+
1:+
06+
05+
1k,
0j,
0?+
0T/
1Q/
1E,
1C,
1A,
1>,
18,
#750
09!
06!
0+5
0'5
0#5
0}4
0"F
0|E
0xE
0tE
0pE
0lE
0hE
0dE
0`E
0\E
0XE
0TE
0PE
0LE
0HE
0DE
0@E
0<E
08E
04E
00E
0"N
0|M
0xM
0tM
0pM
0$Y
0~X
0zX
0vX
0\Z
0XZ
0TZ
0PZ
0LZ
#800
19!
16!
1+5
1'5
1#5
1}4
1"F
1|E
1xE
1tE
1pE
1lE
1hE
1dE
1`E
1\E
1XE
1TE
1PE
1LE
1HE
1DE
1@E
1<E
18E
14E
10E
1"N
1|M
1xM
1tM
1pM
1$Y
1~X
1zX
1vX
1\Z
1XZ
1TZ
1PZ
1LZ
1)5
0-5
0\1
0>3
0=3
073
043
033
023
013
0m2
1o2
0~3
1I4
1D4
1C4
1"4
0S4
0X4
1W4
0]4
1\4
b1001 ;!
b110 4!
#801
1b/
0c/
1]/
0^/
0Y/
1d3
1=/
1>/
1C/
0c3
1R2
0Q2
0./
0//
00/
01/
04/
0:/
0;/
0?1
0z4
1y4
0D1
0t3
0o3
0n3
0&+
0%+
0}*
1|*
0z*
0y*
0x*
1v*
0B*
09-
08-
02-
11-
0/-
0.-
0--
1+-
0e+
0d+
0^+
1]+
0[+
0Z+
0Y+
1W+
0q4
0o4
0t4
b0 l4
1q4
1t4
1o4
b110 l4
b1100 {4
0&5
1"5
1;+
0k,
1l,
1U,
1T,
1N,
1K,
1J,
1I,
1H,
#850
09!
06!
0+5
0'5
0#5
0}4
0"F
0|E
0xE
0tE
0pE
0lE
0hE
0dE
0`E
0\E
0XE
0TE
0PE
0LE
0HE
0DE
0@E
0<E
08E
04E
00E
0"N
0|M
0xM
0tM
0pM
0$Y
0~X
0zX
0vX
0\Z
0XZ
0TZ
0PZ
0LZ
#900
19!
16!
1+5
1'5
1#5
1}4
1"F
1|E
1xE
1tE
1pE
1lE
1hE
1dE
1`E
1\E
1XE
1TE
1PE
1LE
1HE
1DE
1@E
1<E
18E
14E
10E
1"N
1|M
1xM
1tM
1pM
1$Y
1~X
1zX
1vX
1\Z
1XZ
1TZ
1PZ
1LZ
1%5
0)5
0o2
0I4
0D4
0C4
0"4
1$4
0W4
0\4
1[4
b1010 ;!
b111 4!
#901
1a/
0b/
0]/
1e3
0d3
0=/
0>/
0C/
0R2
0y4
1x4
0W2
0|*
0w*
0v*
0A*
01-
0,-
0+-
0]+
0X+
0W+
0q4
0o4
0t4
b0 l4
1v4
b0 {4
00*
09*
0=+
1C)
0"5
0|4
0;+
0:+
1i,
0l,
1.5
02(
07*
01*
0i,
0m,
0n,
0o,
1j!
0g8
0f8
0e8
0d8
0\8
1],
1X,
1W,
1]*
1W*
1V*
1r,
1<*
1S+
1Q+
15*
1S!
1M!
1L!
0^$
0]$
0\$
0[$
0S$
1u)
1*9
058
0G8
068
0K8
178
1;8
1O8
1Q8
088
0S8
0S)
0N8
1R)
0?8
1L8
1C8
1P)
1H8
1B8
0+7
0F8
0>8
0J8
0P)
0O)
0B9
0A9
0@9
0?9
079
1_8
1Y8
1X8
1V$
1P$
1O$
0a9
0_9
0]9
0[9
0K9
1:9
149
139
1Q9
1E9
1C9
#950
09!
06!
0+5
0'5
0#5
0}4
0"F
0|E
0xE
0tE
0pE
0lE
0hE
0dE
0`E
0\E
0XE
0TE
0PE
0LE
0HE
0DE
0@E
0<E
08E
04E
00E
0"N
0|M
0xM
0tM
0pM
0$Y
0~X
0zX
0vX
0\Z
0XZ
0TZ
0PZ
0LZ
#1000
19!
16!
1+5
1'5
1#5
1}4
1"F
1|E
1xE
1tE
1pE
1lE
1hE
1dE
1`E
1\E
1XE
1TE
1PE
1LE
1HE
1DE
1@E
1<E
18E
14E
10E
1"N
1|M
1xM
1tM
1pM
1$Y
1~X
1zX
1vX
1\Z
1XZ
1TZ
1PZ
1LZ
0!5
0%5
1v)
0$4
0[4
1/5
1+9
0b9
0`9
0^9
0\9
1R9
0L9
1F9
1D9
b1011 ;!
b1000 4!
#1001
1;$
1<$
0?$
1B$
0G$
0H$
0I$
0J$
19$
1P+
0a/
0e3
1^(
0x4
0w4
0j3
0.5
0@*
1^D
0/#
0.#
0-#
0,#
0O#
0N#
0M#
0L#
1$$
0_#
0^#
0]#
0\#
1W#
0@
0?
0>
0=
18
05
12
11
0+D
0*D
0)D
0(D
1#D
1SE
0?#
0>#
0=#
0<#
0UC
0TC
0SC
0RC
0KB
0JB
0IB
0HB
1|D
0jB
0hB
0fB
0dB
0tC
0rC
0pC
0nC
0!C
0~B
0}B
0|B
0JD
0HD
0FD
0DD
1:D
0@C
0>C
0<C
0:C
1J!
0l@
0k@
0j@
0i@
1d@
0a@
1^@
1]@
0Q6
0U6
0i6
0k6
1h6
0~(
1Y6
1}(
078
0O8
0R)
168
1K8
1Q)
0j!
1i!
1/
0|@
0u)
1s)
0*9
1(9
0{@
1n@
b1 y@
1q@
b10 x@
b101x v@
b10 l4
0v4
0n4
1p4
1t4
b101 {4
0K$
1!:
1b#
0C)
0B)
1/*
1=+
1*5
1"5
1;+
1n#
1s9
1p,
1D.
1.5
12(
1"A
1)(
1,E
1j!
0i!
1g8
1f8
1e8
1d8
0_8
1\8
0Y8
0X8
1|#
17E
1d*
1b*
1`*
0V*
1Z!
1X!
1V!
0L!
1GE
1^$
1]$
1\$
1[$
0V$
1S$
0P$
0O$
1u)
0s)
1*9
0(9
158
1G8
068
0:8
0K8
0M8
178
1O8
188
1S8
1S)
1R)
1J8
0Q)
1>8
0B8
0H8
1F8
1+7
1O)
1B9
1A9
1@9
1?9
0:9
179
049
039
1a9
1_9
1]9
1[9
0Q9
1K9
0E9
0C9
xq9
1p9
1n9
1T)
1*!
0p4
0t4
1n4
b0 {4
0n4
1p4
1t4
1v4
b1101 \@
1C)
1u#
1s#
1r#
0*5
0"5
0.5
02(
0j!
1i!
0g8
0e8
1b8
1_8
0\8
1Y8
1oE
1gE
1cE
0^$
0\$
1Y$
1V$
0S$
1P$
0u)
1s)
0*9
1(9
1s7
1-8
168
1:8
1K8
1M8
088
0S8
0S)
0J8
1Q)
0>8
1N)
1B8
1P)
1H8
0F8
0+7
0O)
0B9
0@9
1=9
1:9
079
149
0a9
0]9
1W9
1Q9
0K9
1E9
#1050
09!
06!
0+5
0'5
0#5
0}4
0"F
0|E
0xE
0tE
0pE
0lE
0hE
0dE
0`E
0\E
0XE
0TE
0PE
0LE
0HE
0DE
0@E
0<E
08E
04E
00E
0"N
0|M
0xM
0tM
0pM
0$Y
0~X
0zX
0vX
0\Z
0XZ
0TZ
0PZ
0LZ
#1100
19!
16!
1+5
1'5
1#5
1}4
1"F
1|E
1xE
1tE
1pE
1lE
1hE
1dE
1`E
1\E
1XE
1TE
1PE
1LE
1HE
1DE
1@E
1<E
18E
14E
10E
1"N
1|M
1xM
1tM
1pM
1$Y
1~X
1zX
1vX
1\Z
1XZ
1TZ
1PZ
1LZ
1:E
1JE
1VE
1fE
1jE
1rE
0v)
1t)
0/5
0+9
1)9
1`9
1\9
1X9
0D9
1#A
0kB
0iB
0gB
0eB
0AC
0?C
0=C
0;C
0uC
0sC
0qC
0oC
0KD
0ID
0GD
0ED
1;D
1}D
1-E
b1100 ;!
b1 2!
b1001 4!
#1101
1g$
1*&
1q%
0v%
0w%
0x%
0y%
0f%
0g%
0h%
0i%
0V%
0W%
0X%
0Y%
0F%
0G%
0H%
0I%
1a$
0;$
1E$
1G$
1I$
18$
09$
0P+
1](
0^(
1w$
1u$
1t$
1'$
12&
1j$
1.5
0,H
00H
0DH
0FH
1mM
1CH
0sF
14H
08H
0rF
0AH
1?H
13H
07H
0qF
0=H
1;H
1~F
1pF
1g9
1e9
19(
18(
1!N
1.#
1,#
1!$
1N#
1L#
1J#
1^#
1\#
1Z#
1?
1=
1;
01
0TF
0SF
0RF
0QF
0^D
1]D
1cF
1?M
0*H
0<H
0+H
0@H
1,H
10H
1DH
1FH
0-H
0HH
1G(
1K(
1L$
1(E
0tF
0CH
1sF
04H
1AH
18H
1qF
1=H
17H
0~F
0;H
03H
0?H
0qF
0pF
0g9
0e9
1j!
0i!
1,"
0|D
1zD
1*D
1(D
1&D
1>#
1<#
1:#
1TC
1RC
1PC
1_E
1JB
1HB
0L$
0(E
0j!
1i!
1hB
1dB
1rC
1nC
1jC
1~B
1|B
1zB
1HD
1DD
1@D
1u)
0s)
1*9
0(9
1>C
1:C
16C
0u)
1s)
0*9
1(9
0J!
1I!
1k@
1i@
1g@
0]@
1P6
1e6
1Q6
1U6
1i6
1k6
0h6
1~(
0Y6
078
0;8
0O8
0Q8
1N8
0R)
1?8
0C8
0Q)
0L8
1J8
1>8
0B8
0P)
0H8
1F8
1+7
1O)
1j!
0/
1.
1u)
1*9
0n@
0q@
b0 v@
b0 y@
b0 x@
1n@
b1 x@
0p4
0t4
b100 l4
0v4
1n4
0n4
1p4
1t4
1v4
0b#
0;+
1:+
1o#
0n#
0s9
0"A
1;E
07E
1c*
0b*
0`*
1Z*
1Y*
1X*
1Y!
0X!
0V!
1P!
1O!
1N!
1e8
0d8
0b8
1\8
1[8
1Z8
1\$
0[$
0Y$
1S$
1R$
1Q$
0s7
0-8
058
0G8
068
0:8
0K8
0M8
1Q)
1L8
1C8
1P)
1H8
1B8
0N)
0+7
0F8
0O)
1@9
0?9
0=9
179
169
159
1k#
1]9
0[9
0W9
1K9
1I9
1G9
0q9
0p9
0n9
b0 \@
0u#
0s#
0r#
0oE
0gE
0cE
#1150
09!
06!
0+5
0'5
0#5
0}4
0"F
0|E
0xE
0tE
0pE
0lE
0hE
0dE
0`E
0\E
0XE
0TE
0PE
0LE
0HE
0DE
0@E
0<E
08E
04E
00E
0"N
0|M
0xM
0tM
0pM
0$Y
0~X
0zX
0vX
0\Z
0XZ
0TZ
0PZ
0LZ
#1200
19!
16!
1+5
1'5
1#5
1}4
1"F
1|E
1xE
1tE
1pE
1lE
1hE
1dE
1`E
1\E
1XE
1TE
1PE
1LE
1HE
1DE
1@E
1<E
18E
14E
10E
1"N
1|M
1xM
1tM
1pM
1$Y
1~X
1zX
1vX
1\Z
1XZ
1TZ
1PZ
1LZ
1$N
0:E
1>E
1bE
0fE
0jE
0rE
1H(
1L(
1v)
1/5
1+9
1^9
0\9
0X9
1L9
1J9
1H9
0#A
1iB
1eB
1?C
1;C
17C
1sC
1oC
1kC
1ID
1ED
1AD
0}D
1{D
1@M
1nM
b1101 ;!
b10 2!
b1010 4!
#1201
1*(
1s&
1)&
0*&
1t%
1v%
1x%
1d%
1f%
1h%
1T%
1V%
1X%
1F%
1H%
0a$
1=$
1>$
1?$
0E$
0G$
1H$
19$
1P+
1^(
1=(
1<(
0w$
0u$
0t$
1*$
1k$
0j$
1.(
0.5
0,H
0DH
1+H
1@H
1IZ
1rF
0sF
1f9
1:(
09(
1SZ
1o$
1m$
1-#
0,#
0|#
0!$
1M#
0L#
0J#
1]#
0\#
0Z#
1>
0=
0;
15
14
13
13F
11F
1SF
1QF
1OF
1LF
1^D
0cF
1bF
0?M
1=M
1IY
1GG
1bG
1hG
1"H
1*H
1<H
1,H
1DH
0K(
1I(
1L$
1(E
1sF
1qF
1oF
1lF
0f9
0j!
0,"
1+"
1|D
1)D
0(D
0&D
1=#
0<#
0:#
1SC
0RC
0PC
0_E
0GE
1IB
0HB
0L$
0(E
1j!
1fB
0dB
1pC
0nC
0jC
1}B
0|B
0zB
1FD
0DD
0@D
0u)
0*9
1<C
0:C
06C
1u)
1*9
1?I
1=I
1J!
1j@
0i@
0g@
1a@
1`@
1_@
0Q6
0U6
0i6
0k6
1nJ
1"K
1pJ
1*K
1]H
1[H
1h6
0~(
1Y6
0]6
0}(
0f6
178
1;8
1O8
1Q8
0N8
1R)
0?8
1d6
168
1:8
1K8
1M8
1X6
1|(
0J8
0>8
0P)
158
1G8
1P)
0j!
0i!
1h!
1/
0u)
0s)
1q)
0*9
0(9
1&9
1}H
1{H
0xF
0ZL
0n@
b0 x@
1q@
1r@
b11 x@
b1 v@
b111 z@
0p4
0t4
b110 l4
0v4
1n4
0n4
1p4
1t4
1v4
b1010 MH
0!:
1b#
1e#
1C&
1A&
1;+
1):
1(:
1':
1n#
1$A
1"A
0)(
0,E
17E
1y#
1x#
1w#
0d*
0c*
0]*
1\*
0Z*
0Y*
0X*
1V*
1hM
1dM
0Z!
0Y!
0S!
1R!
0P!
0O!
0N!
1L!
1!F
1{E
1wE
0f8
0e8
0_8
1^8
0\8
0[8
0Z8
1X8
0]$
0\$
0V$
1U$
0S$
0R$
0Q$
1O$
068
0K8
078
0O8
0R)
0Q)
0A9
0@9
0:9
199
079
069
059
139
0k#
0_9
0]9
0Q9
1O9
0K9
0I9
0G9
1C9
1q9
b1 \@
1[@
1Y@
1u#
1f#
1c#
1"E
1&E
1oE
#1250
09!
06!
0+5
0'5
0#5
0}4
0"F
0|E
0xE
0tE
0pE
0lE
0hE
0dE
0`E
0\E
0XE
0TE
0PE
0LE
0HE
0DE
0@E
0<E
08E
04E
00E
0"N
0|M
0xM
0tM
0pM
0$Y
0~X
0zX
0vX
0\Z
0XZ
0TZ
0PZ
0LZ
#1300
19!
16!
1+5
1'5
1#5
1}4
1"F
1|E
1xE
1tE
1pE
1lE
1hE
1dE
1`E
1\E
1XE
1TE
1PE
1LE
1HE
1DE
1@E
1<E
18E
14E
10E
1"N
1|M
1xM
1tM
1pM
1$Y
1~X
1zX
1vX
1\Z
1XZ
1TZ
1PZ
1LZ
1VZ
1:E
0JE
0bE
1rE
1zE
1~E
1$F
1J(
0L(
0v)
0t)
1r)
0/5
0+9
0)9
1'9
0`9
0^9
0R9
1P9
0L9
0J9
0H9
1D9
1#A
1%A
1gB
0eB
1=C
0;C
07C
1qC
0oC
0kC
1GD
0ED
0AD
1}D
1#E
1'E
0-E
0@M
1>M
1iM
1eM
1JY
1JZ
b1110 ;!
b11 2!
b1011 4!
#1301
1+(
18'
1Q&
1S&
1r&
0s&
0g$
1.&
1,&
1*&
0t%
0v%
1w%
0d%
0f%
1g%
0T%
0V%
1W%
0F%
1G%
1c$
1a$
1;$
0=$
0>$
0?$
1A$
0B$
0H$
0I$
17$
08$
09$
0P+
1\(
0](
0^(
0=(
1>(
1s$
1r$
1q$
1w$
0*$
02&
1j$
11(
xO(
1.5
0,H
00H
0DH
0FH
1^H
0mM
1CH
0sF
14H
08H
0rF
0AH
1?H
13H
07H
0qF
0=H
1;H
1~F
1pF
1A
08(
0:(
1D
0!N
0m$
0.#
0-#
0N#
0M#
0$$
1#$
0^#
0]#
0W#
1V#
0?
0>
08
17
05
04
03
11
03F
01F
1RF
0QF
0OF
0LF
0^D
0]D
1\D
1cF
1?M
1h'
1f'
1_Y
1]Y
1e
1c
0IY
1GY
1)=
0GG
0bG
0hG
0"H
0*H
0<H
0+H
0/H
0@H
0BH
0I(
0G(
1rF
1AH
18H
1qF
1=H
17H
0oF
0lF
0~F
0;H
0pF
1G<
1}Y
1yY
1CF
1AF
1,"
0|D
0zD
1xD
0*D
0)D
0#D
1"D
0SE
1OE
0>#
0=#
0TC
0SC
0JB
0IB
0hB
0fB
0rC
0pC
0~B
0}B
0HD
0FD
0:D
18D
17=
1W<
1E=
1g<
0>C
0<C
1Q=
1w<
1"<
0?I
0=I
1~H
1YL
1XL
1WL
xJ!
xI!
xH!
0k@
0j@
0d@
1c@
0a@
0`@
0_@
1]@
10I
1.I
1,I
1+I
1*I
1)I
1(I
1'I
1&I
1%I
1$I
1#I
1"I
1!I
1fI
1xI
1gI
1|I
1hI
1"J
1iI
1&J
1*J
1<J
1+J
1@J
1,J
1DJ
1-J
1HJ
1LJ
1^J
1MJ
1bJ
1NJ
1fJ
1OJ
1jJ
1oJ
1&K
1qJ
1.K
xO6
xa6
xP6
xe6
xQ6
xU6
xi6
xk6
0nJ
0"K
0pJ
0*K
0]H
0[H
xh6
x~(
xY6
x}(
xf6
x]6
x|(
xb6
x\6
0^H
0/K
0~J
1\H
1ZH
1YH
1XH
1WH
1VH
1UH
1TH
1SH
1RH
1QH
1PH
1OH
1yJ
1-K
xE5
x`6
x58
xG8
xX6
xd6
x68
xK8
x78
xO8
xR)
xQ)
xP)
x{(
1]H
xt7
x18
xO)
xF.
xr,
1$L
1"L
1~K
1}K
1|K
1{K
1zK
1yK
1xK
1wK
1vK
1uK
1tK
1CK
1AK
1?K
1>K
1=K
1<K
1;K
1:K
19K
18K
17K
16K
15K
14K
x6,
x5,
x4,
x3,
x2,
x1,
x0,
x/,
x.,
x-,
x,,
x+,
x*,
x),
x(,
x',
xF,
xE,
xD,
xC,
xB,
xA,
x@,
x?,
x>,
x=,
x<,
x;,
x:,
x9,
x8,
x7,
xV,
xU,
xT,
xS,
xR,
xQ,
xP,
xO,
xN,
xM,
xL,
xK,
xJ,
xI,
xH,
xG,
xf,
xe,
xd,
xc,
xb,
xa,
x`,
x_,
x^,
x],
x\,
x[,
xZ,
xY,
xX,
xW,
xM*
xL*
xK*
xJ*
xI*
xq,
xh-
xg-
xf-
xe-
xd-
xc-
xb-
xa-
x`-
x_-
x^-
x]-
x\-
x[-
xZ-
xY-
xx-
xw-
xv-
xu-
xt-
xs-
xr-
xq-
xp-
xo-
xn-
xm-
xl-
xk-
xj-
xi-
x*.
x).
x(.
x'.
x&.
x%.
x$.
x#.
x".
x!.
x~-
x}-
x|-
x{-
xz-
xy-
x:.
x9.
x8.
x7.
x6.
x5.
x4.
x3.
x2.
x1.
x0.
x/.
x..
x-.
x,.
x+.
xR*
xQ*
xP*
xO*
xN*
xE.
xj!
xi!
xh!
xg!
x/
x.
x-
x>*
x;*
x<*
x?*
xT+
xS+
xQ+
x5*
xR+
xh,
x<.
xR!
xM!
xL!
xu)
xs)
xq)
xo)
x*9
x(9
x&9
x$9
xu*
xt*
xs*
xr*
xq*
xp*
xo*
xn*
xm*
xl*
xk*
xj*
xi*
xh*
xg*
xf*
xe*
xd*
xc*
xb*
xa*
x`*
x_*
x^*
x]*
x\*
x[*
xZ*
xY*
xX*
xW*
xV*
13L
11L
1/L
1.L
1-L
1,L
1+L
1*L
1)L
1(L
1'L
1&L
1SK
1QK
1OK
1NK
1MK
1LK
1KK
1JK
1IK
1HK
1GK
1FK
1EK
1DK
x=*
x:*
x3*
1AL
1?L
1=L
1<L
1;L
1:L
19L
18L
17L
16L
1cK
1aK
1_K
1^K
1]K
1\K
1[K
1ZK
1YK
1XK
1WK
1VK
1UK
1TK
x[!
xZ!
xY!
xX!
xW!
xV!
xU!
xT!
xS!
xQ!
xP!
xO!
xN!
x^8
xY8
xX8
xU$
xP$
xO$
xg8
xf8
xe8
xd8
xc8
xb8
xa8
x`8
x_8
x]8
x\8
x[8
xZ8
1ML
1KL
1IL
1HL
1GL
1FL
1sK
1qK
1oK
1nK
1mK
1lK
1kK
1jK
1iK
1hK
1gK
1fK
1eK
1dK
x^$
x]$
x\$
x[$
xZ$
xY$
xX$
xW$
xV$
xT$
xS$
xR$
xQ$
x99
x49
x39
xq7
x%8
xr7
x)8
xs7
x-8
xx7
x38
x98
xI8
x:8
xM8
x;8
xQ8
x88
xS8
xS)
xN8
x?8
xJ8
x>8
xF8
x+7
x08
x|7
xN)
xM)
xL)
x"8
x.8
x#8
x28
xB8
xH8
xC8
xL8
x,8
x{7
x!8
x*8
x(8
xz7
x~7
x&8
x$8
x*7
xK)
xk#
xO9
xE9
xC9
x'7
x&7
x%7
x$7
x#7
x"7
x!7
x~6
xB9
xA9
x@9
x?9
x>9
x=9
x<9
x;9
x:9
x89
x79
x69
x59
x-7
x?7
x.7
xC7
x/7
xG7
x07
xK7
xO7
xa7
xP7
xe7
xQ7
xi7
xR7
xm7
xn7
x_7
xJ)
xI)
xH)
xG)
xF)
xE)
xD)
xZ7
xl7
x^7
xj7
xh7
xY7
x]7
xf7
xd7
xX7
x\7
xb7
x`7
x)7
x=7
xL7
xJ7
x87
x<7
xH7
xF7
x77
x;7
xD7
xB7
x67
x:7
x@7
x>7
x}6
xa9
x_9
x]9
x[9
xY9
xW9
xU9
xS9
xQ9
xM9
xK9
xI9
xG9
1uF
x4*
xT)
1nH
1lH
1jH
1iH
1hH
1gH
1fH
1eH
1dH
1cH
1bH
1aH
1`H
1_H
xH*
xG*
xF*
xE*
xD*
0~H
1|H
0{H
1zH
1yH
1xH
1wH
1vH
1uH
1tH
1sH
1rH
1qH
1pH
1oH
x*!
0q@
0r@
b0 v@
b0 x@
b0 z@
1n@
b1 y@
1q@
b10 x@
b101x v@
0p4
0t4
bx0 l4
0v4
1n4
0n4
1p4
1t4
xv4
b0x0x {4
1ZL
b1111111111110110 MH
0Y@
0[@
1[@
1Y@
0mX
b10 eX
1gX
0gX
1mX
13&
0e#
1!:
xC)
0cF
1aF
14O
1B&
0A&
1@&
1?&
1>&
1=&
1<&
1;&
1:&
19&
18&
17&
16&
15&
x*5
x"5
x;+
x:+
1s9
0):
0(:
0':
0o#
x.5
x2(
1)(
0$A
1,E
0;E
0y#
0x#
0w#
1{#
1fM
0dM
1bM
1`M
1^M
1\M
1ZM
1XM
1VM
1TM
1RM
1PM
1NM
1LM
0,"
1*"
1CE
0!F
0{E
0wE
1D(
0J!
1H!
xq9
1p9
1n9
1O6
1a6
1Q6
1U6
1i6
1k6
1E(
0N$
14&
0)(
0h6
1~(
0Y6
1]6
1f6
0,E
0d6
0X6
1\6
1|(
1b6
0`6
0E5
0{(
1x7
138
0F.
0r,
1g8
1f8
1e8
1d8
0c8
0b8
0a8
0`8
0_8
0^8
0]8
1\8
0[8
0Z8
0Y8
0X8
0V#
06,
05,
04,
03,
02,
01,
00,
0/,
0.,
0-,
0,,
0+,
0*,
0),
0(,
0',
0F,
0E,
0D,
0C,
0B,
0A,
0@,
0?,
0>,
0=,
0<,
0;,
0:,
09,
08,
07,
0V,
0U,
0T,
0S,
0R,
0Q,
0P,
0O,
0N,
0M,
0L,
0K,
0J,
0I,
0H,
0G,
0f,
0e,
0d,
0c,
0b,
0a,
0`,
0_,
0^,
0],
0\,
0[,
0Z,
0Y,
0X,
0W,
0M*
0L*
0K*
0J*
0I*
0q,
0h-
0g-
0f-
0e-
0d-
0c-
0b-
0a-
0`-
0_-
0^-
0]-
0\-
0[-
0Z-
0Y-
0x-
0w-
0v-
0u-
0t-
0s-
0r-
0q-
0p-
0o-
0n-
0m-
0l-
0k-
0j-
0i-
0*.
0).
0(.
0'.
0&.
0%.
0$.
0#.
0".
0!.
0~-
0}-
0|-
0{-
0z-
0y-
0:.
09.
08.
07.
06.
05.
04.
03.
02.
01.
00.
0/.
0..
0-.
0,.
0+.
0R*
0Q*
0P*
0O*
0N*
0E.
0j!
1h!
0g!
0/
1-
0>*
0;*
0<*
0?*
0T+
05*
0S+
0Q+
0R+
1h,
1<.
0u)
1q)
0o)
0*9
1&9
0$9
0u*
0t*
0s*
0r*
0q*
0p*
0o*
0n*
0m*
0l*
0k*
0j*
0i*
0h*
0g*
0f*
0e*
0d*
0c*
0b*
0a*
0`*
0_*
0^*
0]*
0\*
0[*
0Z*
0Y*
0X*
0W*
0V*
0"D
1^$
1]$
1\$
1[$
0Z$
0Y$
0X$
0W$
0V$
0U$
0T$
1S$
0R$
0Q$
0P$
0O$
0q7
0%8
0r7
0)8
0s7
0-8
0t7
018
058
098
0G8
0I8
078
0;8
0O8
0Q8
188
1S8
1=*
1:*
13*
1S)
1N8
0R)
1?8
1F8
1H8
1+7
1B8
128
1#8
1.8
1"8
1*8
1!8
1&8
1~7
0*7
0$8
0z7
0(8
0{7
0,8
0|7
008
1O)
0N)
0M)
0L)
1_7
1n7
0l7
0Z7
1^7
1j7
0h7
0Y7
1]7
1f7
0d7
0X7
1\7
1b7
0`7
0)7
1=7
1L7
0J7
087
1<7
1H7
0F7
077
1;7
1D7
0B7
067
1:7
1@7
0>7
0}6
0'7
0&7
0%7
0$7
0#7
0"7
0!7
0~6
1B9
1A9
1@9
1?9
0>9
0=9
0<9
0;9
0:9
099
089
179
069
059
049
039
08D
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0k#
0-7
0?7
0.7
0C7
0/7
0G7
007
0K7
0O7
0a7
0P7
0e7
0Q7
0i7
0R7
0m7
0K)
0J)
0I)
0H)
0G)
0F)
0E)
0D)
1a9
1_9
1]9
1[9
0Y9
0W9
0U9
0S9
0Q9
0O9
0M9
1K9
0I9
0G9
0E9
0C9
0,*
0H*
0G*
0F*
0E*
0D*
04*
0T)
0,!
0*!
0Y@
0[@
b1101 \@
0p4
0t4
bx00 l4
0v4
1n4
b0 {4
0n4
1t4
b1 w6
0c#
0f#
0/*
0C)
1z6
0*5
0"5
0;+
1s#
1r#
0.5
12(
0p,
0D.
0&E
0"E
1gE
1cE
#1350
09!
06!
0+5
0'5
0#5
0}4
0"F
0|E
0xE
0tE
0pE
0lE
0hE
0dE
0`E
0\E
0XE
0TE
0PE
0LE
0HE
0DE
0@E
0<E
08E
04E
00E
0"N
0|M
0xM
0tM
0pM
0$Y
0~X
0zX
0vX
0\Z
0XZ
0TZ
0PZ
0LZ
#1400
19!
16!
1+5
1'5
1#5
1}4
1"F
1|E
1xE
1tE
1pE
1lE
1hE
1dE
1`E
1\E
1XE
1TE
1PE
1LE
1HE
1DE
1@E
1<E
18E
14E
10E
1"N
1|M
1xM
1tM
1pM
1$Y
1~X
1zX
1vX
1\Z
1XZ
1TZ
1PZ
1LZ
0$N
0>E
1FE
1RE
0VE
1fE
1jE
0zE
0~E
0$F
0H(
0J(
xt)
1{6
x)9
1b9
1`9
1^9
1\9
0P9
1L9
0F9
0D9
0%A
0iB
0gB
0?C
0=C
0sC
0qC
0ID
0GD
0;D
0}D
0{D
1yD
0#E
0'E
1@M
1gM
0eM
1cM
1aM
1_M
1]M
1[M
1YM
1WM
1UM
1SM
1QM
1OM
1MM
0nM
0JY
1HY
1~Y
1zY
b1111 ;!
b1 .!
#1401
1&'
1('
17'
08'
0*(
1E&
1F&
1G&
1H&
1I&
1J&
1K&
1L&
1M&
1N&
1O&
1P&
0Q&
1R&
1s&
0.&
0,&
1(&
0)&
0*&
0q%
0w%
0x%
0g%
0h%
0W%
0X%
0G%
0H%
0c$
0;$
0<$
1?$
0A$
1G$
1H$
1I$
1J$
x8$
1v6
x](
0>(
0<(
0s$
0r$
0q$
1u$
1t$
0'$
1&$
11&
0k$
0.(
0O(
1,H
10H
1DH
1FH
1+H
1/H
1@H
1BH
1*H
1<H
1~J
1^H
1/K
0IZ
0-K
0yJ
0qF
0=H
07H
0?H
0rF
0AH
03H
08H
0CH
1sF
04H
18H
1rF
1AH
17H
1qF
1=H
0]H
05R
0aP
0SZ
1{M
0o$
0{#
0#$
1@
1?
1>
1=
07
15
02
01
0SF
0RF
x]D
1cF
0?M
0=M
1;M
1g'
0f'
1e'
1d'
1c'
1b'
1a'
1`'
1_'
1^'
1]'
1\'
1['
1Z'
1d
0c
1b
1a
1`
1_
1^
1]
1\
1[
1Z
1Y
1X
1W
1IY
1X'
1V'
1^Y
0]Y
1\Y
1[Y
1ZY
1YY
1XY
1WY
1VY
1UY
1TY
1SY
1RY
1QY
1<"
1:"
0+H
0@H
0,H
0DH
03N
06N
0,N
0sF
0rF
0cF
0bF
12@
1.@
1S
1Q
1{Y
0yY
1wY
1uY
1sY
1qY
1oY
1mY
1kY
1iY
1gY
1eY
1cY
1aY
1,"
xzD
0OE
0CE
0CF
0AF
0,"
0+"
0D(
1~H
0}H
0YL
0XL
0WL
1l@
1k@
1j@
1i@
0c@
1a@
0^@
0]@
00I
0.I
0,I
0+I
0*I
0)I
0(I
0'I
0&I
0%I
0$I
0#I
0"I
0!I
0fI
0xI
0gI
0|I
0hI
0"J
0iI
0&J
0*J
0<J
0+J
0@J
0,J
0DJ
0-J
0HJ
0LJ
0^J
0MJ
0bJ
0NJ
0fJ
0OJ
0jJ
0oJ
0&K
0qJ
0.K
03&
0E(
1N$
04&
1)(
0^H
0\H
0ZH
0YH
0XH
0WH
0VH
0UH
0TH
0SH
0RH
0QH
0PH
0OH
1,E
1|@
1/#
1.#
1-#
1,#
1O#
1N#
1M#
1L#
1_#
1^#
1]#
1\#
0$L
0"L
0~K
0}K
0|K
0{K
0zK
0yK
0xK
0wK
0vK
0uK
0tK
0CK
0AK
0?K
0>K
0=K
0<K
0;K
0:K
09K
08K
07K
06K
05K
04K
03L
01L
0/L
0.L
0-L
0,L
0+L
0*L
0)L
0(L
0'L
0&L
0SK
0QK
0OK
0NK
0MK
0LK
0KK
0JK
0IK
0HK
0GK
0FK
0EK
0DK
1+D
1*D
1)D
1(D
1?#
1>#
1=#
1<#
1UC
1TC
1SC
1RC
1KB
1JB
1IB
1HB
1jB
1hB
1fB
1dB
1tC
1rC
1pC
1nC
1!C
1~B
1}B
1|B
1JD
1HD
1FD
1DD
0AL
0?L
0=L
0<L
0;L
0:L
09L
08L
07L
06L
0cK
0aK
0_K
0^K
0]K
0\K
0[K
0ZK
0YK
0XK
0WK
0VK
0UK
0TK
0ML
0KL
0IL
0HL
0GL
0FL
0sK
0qK
0oK
0nK
0mK
0lK
0kK
0jK
0iK
0hK
0gK
0fK
0eK
0dK
1@C
1>C
1<C
1:C
1,*
1xF
0uF
0nH
0lH
0jH
0iH
0hH
0gH
0fH
0eH
0dH
0cH
0bH
0aH
0`H
0_H
0~H
0|H
0zH
0yH
0xH
0wH
0vH
0uH
0tH
0sH
0rH
0qH
0pH
0oH
1,!
0t4
1n4
0n4
1p4
1t4
b101 {4
0n@
0q@
b0 v@
b0 y@
b0 x@
1{@
b0 MH
0mX
b110 eX
1gX
0gX
1mX
1/*
0!:
0b#
1K$
13O
0C&
0B&
0@&
0?&
0>&
0=&
0<&
0;&
0:&
09&
08&
07&
06&
05&
0n#
0s9
1*5
1"5
0"A
0)(
1p,
1D.
0,E
07E
0hM
0fM
0bM
0`M
0^M
0\M
0ZM
0XM
0VM
0TM
0RM
0PM
0NM
0LM
0q9
0p9
0n9
b0 \@
0u#
0s#
0r#
0oE
0gE
0cE
#1450
09!
06!
0+5
0'5
0#5
0}4
0"F
0|E
0xE
0tE
0pE
0lE
0hE
0dE
0`E
0\E
0XE
0TE
0PE
0LE
0HE
0DE
0@E
0<E
08E
04E
00E
0"N
0|M
0xM
0tM
0pM
0$Y
0~X
0zX
0vX
0\Z
0XZ
0TZ
0PZ
0LZ
#1500
19!
16!
1+5
1'5
1#5
1}4
1"F
1|E
1xE
1tE
1pE
1lE
1hE
1dE
1`E
1\E
1XE
1TE
1PE
1LE
1HE
1DE
1@E
1<E
18E
14E
10E
1"N
1|M
1xM
1tM
1pM
1$Y
1~X
1zX
1vX
1\Z
1XZ
1TZ
1PZ
1LZ
0VZ
1~M
0:E
0FE
0RE
0fE
0jE
0rE
1%5
1-5
13@
1/@
0#A
1kB
1iB
1gB
1eB
1AC
1?C
1=C
1;C
1uC
1sC
1qC
1oC
1KD
1ID
1GD
1ED
x{D
0@M
0>M
1<M
0iM
0gM
0cM
0aM
0_M
0]M
0[M
0YM
0WM
0UM
0SM
0QM
0OM
0MM
1JY
1|Y
0zY
1xY
1vY
1tY
1rY
1pY
1nY
1lY
1jY
1hY
1fY
1dY
1bY
0JZ
b10000 ;!
b10 .!
b1100 4!
#1501
0+(
1x&
1y&
1z&
1{&
1|&
1}&
1~&
1!'
1"'
1#'
1$'
1%'
0&'
1''
18'
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0R&
0S&
1q&
0r&
0s&
x)&
1v%
1w%
1x%
1y%
1f%
1g%
1h%
1i%
1V%
1W%
1X%
1Y%
1F%
1G%
1H%
1I%
0a$
1l:
1n:
1z4
1x4
0w$
0u$
0t$
0&$
01&
0j$
1-(
01(
x+H
x@H
xrF
0A
15R
1aP
0D
1OZ
0{M
1TF
1SF
1RF
1QF
xbF
x=M
0h'
0g'
0e'
0d'
0c'
0b'
0a'
0`'
0_'
0^'
0]'
0\'
0['
0Z'
0e
0d
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0IY
0GY
1EY
1W'
0V'
1U'
1T'
1S'
1R'
1Q'
1P'
1O'
1N'
1M'
1L'
1K'
1J'
0_Y
0^Y
0\Y
0[Y
0ZY
0YY
0XY
0WY
0VY
0UY
0TY
0SY
0RY
0QY
1;"
0:"
19"
18"
17"
16"
15"
14"
13"
12"
11"
10"
1/"
1."
0)=
0G<
0*H
0.H
0<H
0>H
x/H
xBH
1,H
1DH
1-H
1HH
13N
16N
1,N
1tF
1sF
x?H
x3H
1;H
xqF
1~F
1pF
07=
0W<
10@
0.@
1,@
1*@
1(@
1&@
1$@
1"@
1~?
1|?
1z?
1x?
1v?
1t?
1R
0Q
1P
1O
1N
1M
1L
1K
1J
1I
1H
1G
1F
1E
0}Y
0{Y
0wY
0uY
0sY
0qY
0oY
0mY
0kY
0iY
0gY
0eY
0cY
0aY
x+"
0E=
0g<
0Q=
0w<
0"<
00@
1.@
0,@
0*@
0(@
0&@
0$@
0"@
0~?
0|?
0z?
0x?
0v?
0t?
0p4
0t4
1n4
1s4
b1000 m4
b110 {4
0mX
b0 eX
1gX
0gX
1mX
0/*
0=+
1B)
19+
04O
03O
0*5
1&5
14+
1X/
0p,
0D.
1)0
#1550
09!
06!
0+5
0'5
0#5
0}4
0"F
0|E
0xE
0tE
0pE
0lE
0hE
0dE
0`E
0\E
0XE
0TE
0PE
0LE
0HE
0DE
0@E
0<E
08E
04E
00E
0"N
0|M
0xM
0tM
0pM
0$Y
0~X
0zX
0vX
0\Z
0XZ
0TZ
0PZ
0LZ
#1600
19!
16!
1+5
1'5
1#5
1}4
1"F
1|E
1xE
1tE
1pE
1lE
1hE
1dE
1`E
1\E
1XE
1TE
1PE
1LE
1HE
1DE
1@E
1<E
18E
14E
10E
1"N
1|M
1xM
1tM
1pM
1$Y
1~X
1zX
1vX
1\Z
1XZ
1TZ
1PZ
1LZ
1RZ
0~M
1)5
0-5
1E0
1W0
1j1
1}2
124
1V4
x>M
0JY
0HY
1FY
0~Y
0|Y
0xY
0vY
0tY
0rY
0pY
0nY
0lY
0jY
0hY
0fY
0dY
0bY
b10001 ;!
b1101 4!
#1601
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0''
0('
16'
07'
08'
xr&
1\/
1Q3
1>2
1+1
1v/
1*0
0z4
1y4
0-(
10(
110
1M/
1C
0OZ
1D0
1>0
1;0
160
1C*
xGY
0X'
0W'
0U'
0T'
0S'
0R'
0Q'
0P'
0O'
0N'
0M'
0L'
0K'
0J'
0<"
0;"
09"
08"
07"
06"
05"
04"
03"
02"
01"
00"
0/"
0."
1S*
1.*
0X/
0)0
0M/
1?+
0S
0R
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0S*
0.*
0s4
b0 m4
1s4
b1010 m4
b111 {4
1*5
16+
1R/
0Q/
1W/
1<1
0?+
#1650
09!
06!
0+5
0'5
0#5
0}4
0"F
0|E
0xE
0tE
0pE
0lE
0hE
0dE
0`E
0\E
0XE
0TE
0PE
0LE
0HE
0DE
0@E
0<E
08E
04E
00E
0"N
0|M
0xM
0tM
0pM
0$Y
0~X
0zX
0vX
0\Z
0XZ
0TZ
0PZ
0LZ
#1700
19!
16!
1+5
1'5
1#5
1}4
1"F
1|E
1xE
1tE
1pE
1lE
1hE
1dE
1`E
1\E
1XE
1TE
1PE
1LE
1HE
1DE
1@E
1<E
18E
14E
10E
1"N
1|M
1xM
1tM
1pM
1$Y
1~X
1zX
1vX
1\Z
1XZ
1TZ
1PZ
1LZ
0RZ
1-5
0E0
1w0
1q0
1n0
1i0
1G0
1X1
0V4
1U4
1Z4
xHY
b10010 ;!
b1110 4!
#1701
x7'
1`/
1[/
0\/
1=1
1+0
1l.
1q.
1t.
1z.
0*0
1z4
00(
1D1
1N/
0C
0D0
0>0
0;0
060
1'+
1!+
1|*
1w*
1W1
1Q1
1N1
1I1
1B*
1S*
1.*
0W/
0<1
0N/
1?+
0S*
0.*
0s4
b0 m4
1s4
1o4
1q4
1t4
b1100 m4
b0 l4
b1000 {4
19*
10*
1=+
0*5
0&5
0"5
1|4
0:+
06+
15+
11*
17*
1i,
1m,
1n,
1o,
1:-
14-
11-
1,-
1f+
1`+
1]+
1X+
1S/
0R/
1V/
1O2
0?+
#1750
09!
06!
0+5
0'5
0#5
0}4
0"F
0|E
0xE
0tE
0pE
0lE
0hE
0dE
0`E
0\E
0XE
0TE
0PE
0LE
0HE
0DE
0@E
0<E
08E
04E
00E
0"N
0|M
0xM
0tM
0pM
0$Y
0~X
0zX
0vX
0\Z
0XZ
0TZ
0PZ
0LZ
#1800
19!
16!
1+5
1'5
1#5
1}4
1"F
1|E
1xE
1tE
1pE
1lE
1hE
1dE
1`E
1\E
1XE
1TE
1PE
1LE
1HE
1DE
1@E
1<E
18E
14E
10E
1"N
1|M
1xM
1tM
1pM
1$Y
1~X
1zX
1vX
1\Z
1XZ
1TZ
1PZ
1LZ
1!5
0%5
0)5
0-5
0w0
0q0
0n0
0i0
0G0
1I0
0X1
1,2
1&2
1#2
1|1
1Z1
1k2
0U4
1T4
0Z4
1Y4
1^4
b10011 ;!
b1111 4!
#1801
1d/
1_/
0`/
1Z/
0[/
1P2
1>1
1|.
1#/
1&/
1,/
0=1
1,0
0+0
0l.
0q.
0t.
0z.
0z4
0y4
0x4
1w4
1W2
1O/
0W1
0Q1
0N1
0I1
1i2
1g2
1e2
1b2
1\2
1A*
1S*
1.*
0V/
0O2
0O/
1?+
0S*
0.*
0q4
0s4
0o4
0t4
b0 m4
bx00 l4
1s4
1q4
1o4
1t4
b1110 m4
b10 l4
b1001 {4
1*5
1;+
16+
0i,
1j,
1T/
0S/
16,
10,
1-,
1(,
1U/
1b3
0?+
#1850
09!
06!
0+5
0'5
0#5
0}4
0"F
0|E
0xE
0tE
0pE
0lE
0hE
0dE
0`E
0\E
0XE
0TE
0PE
0LE
0HE
0DE
0@E
0<E
08E
04E
00E
0"N
0|M
0xM
0tM
0pM
0$Y
0~X
0zX
0vX
0\Z
0XZ
0TZ
0PZ
0LZ
#1900
19!
16!
1+5
1'5
1#5
1}4
1"F
1|E
1xE
1tE
1pE
1lE
1hE
1dE
1`E
1\E
1XE
1TE
1PE
1LE
1HE
1DE
1@E
1<E
18E
14E
10E
1"N
1|M
1xM
1tM
1pM
1$Y
1~X
1zX
1vX
1\Z
1XZ
1TZ
1PZ
1LZ
1-5
0I0
0,2
0&2
0#2
0|1
0Z1
1\1
0k2
1>3
1<3
1:3
173
113
1m2
1~3
0T4
1S4
0Y4
1X4
0^4
1]4
b10100 ;!
b10000 4!
#1901
1c/
0d/
1^/
0_/
1Y/
0Z/
1c3
1Q2
1./
14/
17/
19/
1;/
0P2
1?1
0>1
0|.
0#/
0&/
0,/
0,0
1z4
010
1j3
1P/
0i2
0g2
0e2
0b2
0\2
0'+
1&+
1$+
1"+
0!+
1}*
0|*
0C*
1@*
1S*
1.*
0U/
0b3
0P/
0:-
19-
17-
15-
04-
12-
01-
0f+
1e+
1c+
1a+
0`+
1^+
0]+
1?+
0S*
0.*
0q4
0s4
0o4
0t4
b0 m4
bx00 l4
1q4
1o4
1t4
b100 l4
b1010 {4
09+
0*5
1&5
0;+
1:+
06+
05+
04+
1k,
0j,
0?+
0T/
1Q/
1F,
1@,
1=,
18,
#1950
09!
06!
0+5
0'5
0#5
0}4
0"F
0|E
0xE
0tE
0pE
0lE
0hE
0dE
0`E
0\E
0XE
0TE
0PE
0LE
0HE
0DE
0@E
0<E
08E
04E
00E
0"N
0|M
0xM
0tM
0pM
0$Y
0~X
0zX
0vX
0\Z
0XZ
0TZ
0PZ
0LZ
#2000
19!
16!
1+5
1'5
1#5
1}4
1"F
1|E
1xE
1tE
1pE
1lE
1hE
1dE
1`E
1\E
1XE
1TE
1PE
1LE
1HE
1DE
1@E
1<E
18E
14E
10E
1"N
1|M
1xM
1tM
1pM
1$Y
1~X
1zX
1vX
1\Z
1XZ
1TZ
1PZ
1LZ
1)5
0-5
0W0
0j1
0\1
0}2
0>3
0<3
0:3
073
013
0m2
1o2
0~3
024
1"4
0S4
0X4
1W4
0]4
1\4
b10101 ;!
b10001 4!
#2001
1b/
0c/
1]/
0^/
0Y/
1d3
0Q3
0c3
1R2
0Q2
0./
04/
07/
09/
0;/
0>2
0?1
0+1
0v/
0z4
1y4
0D1
0&+
0$+
0"+
0}*
0w*
0B*
09-
07-
05-
02-
0,-
0e+
0c+
0a+
0^+
0X+
0q4
0o4
0t4
bx00 l4
1q4
1t4
1o4
b110 l4
b1100 {4
0&5
1"5
1;+
0k,
1l,
1U,
1S,
1Q,
1N,
1H,
#2050
09!
06!
0+5
0'5
0#5
0}4
0"F
0|E
0xE
0tE
0pE
0lE
0hE
0dE
0`E
0\E
0XE
0TE
0PE
0LE
0HE
0DE
0@E
0<E
08E
04E
00E
0"N
0|M
0xM
0tM
0pM
0$Y
0~X
0zX
0vX
0\Z
0XZ
0TZ
0PZ
0LZ
#2100
19!
16!
1+5
1'5
1#5
1}4
1"F
1|E
1xE
1tE
1pE
1lE
1hE
1dE
1`E
1\E
1XE
1TE
1PE
1LE
1HE
1DE
1@E
1<E
18E
14E
10E
1"N
1|M
1xM
1tM
1pM
1$Y
1~X
1zX
1vX
1\Z
1XZ
1TZ
1PZ
1LZ
1%5
0)5
0o2
0"4
1$4
0W4
0\4
1[4
b10110 ;!
b10010 4!
#2101
1a/
0b/
0]/
1e3
0d3
0R2
0y4
1x4
0W2
0A*
0q4
0o4
0t4
bx00 l4
1v4
b0 {4
00*
09*
0=+
1C)
0"5
0|4
0;+
x:+
xi,
xk,
0l,
1.5
02(
07*
01*
0i,
0k,
0m,
0n,
0o,
1j!
0g8
0f8
0e8
0d8
0\8
xe*
xd*
xb*
x`*
x_*
x]*
x\*
1W*
1r,
1<*
1S+
1Q+
15*
x[!
xZ!
xX!
xV!
xU!
xS!
xR!
1M!
0^$
0]$
0\$
0[$
0S$
1u)
1*9
158
198
1G8
1I8
1:8
1M8
178
1;8
1O8
1Q8
088
0S8
0S)
0N8
1R)
0?8
0F8
xH8
0+7
xB8
x+7
xO)
xF8
1C8
1L8
0J8
0>8
1B8
1P)
1H8
0F8
0+7
0O)
0B9
0A9
0@9
0?9
079
xg8
xf8
xd8
xb8
xa8
x_8
x^8
1Y8
x^$
x]$
x[$
xY$
xX$
xV$
xU$
1P$
0a9
0_9
0]9
0[9
0K9
xr7
x)8
xs7
x-8
x58
x98
xG8
xI8
x78
x;8
xO8
xQ8
x88
xS8
xS)
xN8
xR)
x?8
xF8
xP)
x+7
xN)
xM)
xO)
xC8
xL8
xJ8
x>8
xB8
xH8
xB9
xA9
x?9
x=9
x<9
x:9
x99
149
xa9
x_9
x[9
xW9
xU9
xQ9
xO9
1E9
#2150
09!
06!
0+5
0'5
0#5
0}4
0"F
0|E
0xE
0tE
0pE
0lE
0hE
0dE
0`E
0\E
0XE
0TE
0PE
0LE
0HE
0DE
0@E
0<E
08E
04E
00E
0"N
0|M
0xM
0tM
0pM
0$Y
0~X
0zX
0vX
0\Z
0XZ
0TZ
0PZ
0LZ
#2200
19!
16!
1+5
1'5
1#5
1}4
1"F
1|E
1xE
1tE
1pE
1lE
1hE
1dE
1`E
1\E
1XE
1TE
1PE
1LE
1HE
1DE
1@E
1<E
18E
14E
10E
1"N
1|M
1xM
1tM
1pM
1$Y
1~X
1zX
1vX
1\Z
1XZ
1TZ
1PZ
1LZ
0!5
0%5
1v)
0$4
0[4
1/5
1+9
xb9
x`9
0^9
x\9
xX9
xV9
xR9
xP9
0L9
1F9
b10111 ;!
b10011 4!
#2201
1<$
0?$
xA$
xB$
xD$
xE$
xG$
0H$
xI$
xJ$
19$
1P+
0a/
0e3
1^(
0x4
0w4
0j3
0.5
0@*
1^D
x/#
x.#
0-#
x,#
xK:
xI:
x!$
x~#
xO#
xN#
0M#
xL#
xJ#
xI#
x|#
x{#
x;:
x9:
x$$
x#$
x_#
x^#
0]#
x\#
xZ#
xY#
xW#
xV#
x@
x?
0>
x=
x;
x:
x8
x7
05
12
x+D
x*D
0)D
x(D
x&D
x%D
x#D
x"D
xSE
xOE
xL"
xJ"
xGE
xCE
x?#
x>#
0=#
x<#
x:#
x9#
xUC
xTC
0SC
xRC
xPC
xOC
x_E
x[E
x\"
xZ"
xKB
xJB
0IB
xHB
1|D
xjB
xhB
0fB
xdB
xtA
xrA
xtC
xrC
0pC
xnC
xjC
xhC
x!C
x~B
0}B
x|B
xzB
xyB
x@A
x>A
xJD
xHD
0FD
xDD
x@D
x>D
x:D
x8D
x^A
xZA
x@C
x>C
0<C
x:C
x6C
x4C
x4B
x0B
1J!
xl@
xk@
0j@
xi@
xg@
xf@
xd@
xc@
0a@
1^@
0Q6
0U6
0i6
0k6
1h6
0~(
1Y6
x]6
xf6
1;8
1Q8
0N8
0?8
xd6
xX6
x\6
x|(
xb6
1C8
1L8
0J8
0>8
x`6
xE5
x{(
1B8
1H8
xt7
x18
x28
x#8
x|7
x08
x"8
x.8
x,8
x{7
x!8
x*8
x(8
xz7
xL)
0j!
xh!
xg!
1/
x|@
0u)
xq)
xo)
0*9
x&9
x$9
0{@
1n@
b1 x@
bx10 l4
0v4
0n4
1p4
1t4
b101 {4
0K$
1!:
0C)
0B)
1/*
1=+
1*5
1"5
1;+
1o#
1p,
1D.
1.5
12(
1)(
1,E
1j!
1h!
0g!
1g8
1f8
1e8
1d8
0b8
0a8
0_8
0^8
1\8
0Y8
1;E
0d*
0b*
0`*
0]*
xW*
0Z!
0X!
0V!
0S!
xM!
1^$
1]$
1\$
1[$
0Y$
0X$
0V$
0U$
1S$
0P$
1u)
1q)
0o)
1*9
1&9
0$9
0r7
0)8
0s7
0-8
x:8
xM8
178
1O8
188
1S8
1S)
1R)
xJ8
x>8
1.8
1"8
1*8
1!8
0z7
0(8
0{7
0,8
xB8
xH8
0M)
0L)
1B9
1A9
1@9
1?9
0=9
0<9
0:9
099
179
049
1a9
1_9
1]9
1[9
0W9
0U9
0Q9
0O9
1K9
0E9
1T)
1*!
0p4
0t4
1n4
b0 {4
0n4
1p4
1t4
1v4
0*5
0"5
1C)
0.5
02(
0j!
xh!
xg!
xg8
0f8
0e8
0d8
xa8
x^8
0\8
xY8
x^$
0]$
0\$
0[$
xX$
xU$
0S$
xP$
0u)
xq)
xo)
0*9
x&9
x$9
xr7
x)8
198
1I8
1:8
1M8
078
0O8
x88
xS8
xS)
0R)
0J8
0>8
xM)
1B8
1H8
0F8
0+7
1#8
128
008
0|7
0N)
xB9
0A9
0@9
0?9
x<9
x99
079
x49
xa9
0_9
0]9
0[9
xU9
xO9
0K9
xE9
#2250
09!
06!
0+5
0'5
0#5
0}4
0"F
0|E
0xE
0tE
0pE
0lE
0hE
0dE
0`E
0\E
0XE
0TE
0PE
0LE
0HE
0DE
0@E
0<E
08E
04E
00E
0"N
0|M
0xM
0tM
0pM
0$Y
0~X
0zX
0vX
0\Z
0XZ
0TZ
0PZ
0LZ
#2300
19!
16!
1+5
1'5
1#5
1}4
1"F
1|E
1xE
1tE
1pE
1lE
1hE
1dE
1`E
1\E
1XE
1TE
1PE
1LE
1HE
1DE
1@E
1<E
18E
14E
10E
1"N
1|M
1xM
1tM
1pM
1$Y
1~X
1zX
1vX
1\Z
1XZ
1TZ
1PZ
1LZ
1>E
xFE
xJE
xRE
xVE
x^E
xbE
0v)
xr)
xp)
0/5
0+9
x'9
x%9
0`9
0\9
0X9
0R9
xF9
x_A
x[A
x5B
x1B
xkB
xiB
0gB
xeB
xAC
x?C
0=C
x;C
x7C
x5C
xuC
xsC
0qC
xoC
xkC
xiC
xKD
xID
0GD
xED
xAD
x?D
x;D
x9D
1}D
1-E
b11000 ;!
b100 2!
b10100 4!
#2301
1g$
1*&
xp%
xq%
xs%
xt%
xv%
0w%
xx%
xy%
xc%
xd%
xf%
0g%
xh%
xi%
xS%
xT%
xV%
0W%
xX%
xY%
xF%
0G%
xH%
xI%
x6%
x8%
x&%
x(%
x<$
0B$
0E$
0G$
0I$
x6$
x7$
09$
0P+
x[(
x\(
0^(
x*$
x)$
x'$
x&$
x2&
x1&
1k$
1.5
0,H
00H
0DH
0FH
1mM
1CH
0sF
14H
x8H
xAH
xg9
xe9
x9(
x8(
x!N
x{M
0.#
0,#
0K:
0I:
0!$
0N#
0L#
0J#
0|#
0;:
09:
0$$
0^#
0\#
0Z#
0W#
0?
0=
0;
08
x2
xCF
xAF
xx'
xv'
x4F
x3F
x1F
xTF
xSF
0RF
xQF
xOF
xNF
xLF
xKF
0^D
x\D
x[D
1cF
1?M
xFG
x^G
xGG
xbG
xgG
x|G
xhG
x"H
x*H
x.H
x<H
x>H
1/H
1BH
x,H
x0H
xDH
xFH
x-H
xHH
xG(
xK(
xL$
x(E
xtF
xCH
xsF
x4H
x;H
x=H
x~F
x7H
xoF
xnF
xlF
xkF
xpF
xj!
1,"
0|D
xxD
xvD
xzL
xvL
0*D
0(D
0&D
0#D
0SE
0L"
0J"
0GE
0>#
0<#
0:#
0TC
0RC
0PC
0_E
0\"
0Z"
0JB
0HB
0hB
0dB
0tA
0rA
0rC
0nC
0jC
0~B
0|B
0zB
0@A
0>A
0HD
0DD
0@D
0:D
xu)
x*9
0^A
0ZA
0>C
0:C
06C
04B
00B
x@I
x?I
x=I
x/I
x-I
0J!
xH!
xG!
xj@
xh@
xe@
xb@
xa@
x^@
x,*
x06
xK6
xO6
xa6
1Q6
1U6
1i6
1k6
xrJ
x$K
xtJ
x,K
xnJ
x"K
xpJ
x*K
xqJ
x.K
x^H
x]H
x[H
x)K
xxJ
x!K
xdI
0h6
1~(
0Y6
xL6
x=6
x86
xJ6
1]6
1f6
178
1O8
xZH
x\H
1R)
0d6
0X6
xz(
xs7
x-8
1\6
1b6
0`6
0E5
xN)
1=6
1L6
0J6
086
0z(
0s7
0-8
0N)
xF.
xr,
x6,
x5,
x4,
x3,
x2,
x1,
x0,
x/,
x.,
x-,
x,,
x+,
x*,
x),
x(,
x',
xF,
xE,
xD,
xC,
xB,
xA,
x@,
x?,
x>,
x=,
x<,
x;,
x:,
x9,
x8,
x7,
xV,
xU,
xT,
xS,
xR,
xQ,
xP,
xO,
xN,
xM,
xL,
xK,
xJ,
xI,
xH,
xG,
xf,
xe,
xd,
xc,
xb,
xa,
x`,
x_,
x^,
x],
x\,
x[,
xZ,
xY,
xX,
xW,
xM*
xL*
xK*
xJ*
xI*
xq,
xh-
xg-
xf-
xe-
xd-
xc-
xb-
xa-
x`-
x_-
x^-
x]-
x\-
x[-
xZ-
xY-
xx-
xw-
xv-
xu-
xt-
xs-
xr-
xq-
xp-
xo-
xn-
xm-
xl-
xk-
xj-
xi-
x*.
x).
x(.
x'.
x&.
x%.
x$.
x#.
x".
x!.
x~-
x}-
x|-
x{-
xz-
xy-
x:.
x9.
x8.
x7.
x6.
x5.
x4.
x3.
x2.
x1.
x0.
x/.
x..
x-.
x,.
x+.
xR*
xQ*
xP*
xO*
xN*
xE.
0/
x-
x,
x#L
x!L
xBK
x@K
x,!
x>*
x;*
x<*
x?*
xT+
xS+
xQ+
x5*
xR+
xh,
x<.
x2L
x0L
xRK
xPK
xAK
x?K
xu*
xt*
xs*
xr*
xq*
xp*
xo*
xn*
xm*
xl*
xk*
xj*
xi*
xh*
xg*
xf*
xd*
xc*
xb*
xa*
x`*
x^*
x]*
x[*
xZ*
xY*
xX*
xV*
x=*
x:*
x3*
xZ!
xY!
xX!
xW!
xV!
xT!
xS!
xQ!
xP!
xO!
xN!
xL!
x1L
x/L
x@L
x>L
xbK
x`K
xQK
xOK
xNK
x?L
x=L
x<L
xLL
xJL
xrK
xpK
xaK
x_K
x^K
xMK
xf8
xe8
xd8
xc8
xb8
x`8
x_8
x]8
x\8
x[8
xZ8
xX8
x]$
x\$
x[$
xZ$
xY$
xW$
xV$
xT$
xS$
xR$
xQ$
xO$
x;L
xKL
xIL
xHL
xqK
xoK
xnK
xjK
xhK
x]K
xq7
x%8
xs7
x-8
xx7
x38
x98
xI8
x:8
xM8
x78
x;8
xO8
xQ8
xN8
xR)
x?8
xJ8
x>8
xF8
x+7
x08
x|7
xN)
xL)
x"8
x.8
x#8
x28
xB8
xH8
xC8
xL8
x,8
x{7
x!8
x*8
x(8
xz7
x~7
x&8
x$8
x*7
xK)
xk#
xGL
xmK
xiK
xgK
xfK
x'7
x&7
x%7
x$7
x#7
x"7
x!7
x~6
xA9
x@9
x?9
x>9
x=9
x;9
x:9
x89
x79
x69
x59
x39
x-7
x?7
x.7
xC7
x/7
xG7
x07
xK7
xO7
xa7
xP7
xe7
xQ7
xi7
xR7
xm7
xn7
x_7
xJ)
xI)
xH)
xG)
xF)
xE)
xD)
xZ7
xl7
x^7
xj7
xh7
xY7
x]7
xf7
xd7
xX7
x\7
xb7
x`7
x)7
x=7
xL7
xJ7
x87
x<7
xH7
xF7
x77
x;7
xD7
xB7
x67
x:7
x@7
x>7
x}6
x_9
x]9
x[9
xY9
xW9
xS9
xQ9
xM9
xK9
xI9
xG9
xC9
xeK
xxF
x4*
xT)
xmH
xlH
xkH
xjH
xiH
xhH
xeH
xdH
xcH
xbH
xaH
x`H
xH*
xG*
xF*
xE*
xD*
x~H
x}H
x|H
x{H
xzH
x*!
xZL
0n@
b0 x@
1m@
0p4
0t4
bx00 l4
0v4
1n4
0n4
xp4
1t4
xv4
b0x0x {4
b0xxxxx MH
0!:
1`#
x/*
xC)
xD&
xC&
xB&
xA&
x@&
x*5
x"5
0;+
0o#
x.5
x2(
xp,
xD.
1W8
1,A
0)(
0,E
0c8
0b8
0a8
0`8
0_8
0^8
0]8
0[8
0Z8
0Y8
0X8
0;E
xjM
xhM
xfM
xdM
xbM
0Z$
0Y$
0W$
0V$
0T$
0R$
0Q$
0O$
0q7
0%8
0s7
0-8
1x7
138
1.8
1"8
1&8
1~7
0*7
0$8
0{7
0,8
1!8
1*8
1_7
1n7
0l7
0Z7
0(8
0z7
0L)
1^7
1j7
0h7
0Y7
1]7
1f7
0d7
0X7
1\7
1b7
0`7
0)7
1=7
1L7
0J7
087
1<7
1H7
0F7
077
1;7
1D7
0B7
067
1:7
1@7
0>7
0}6
0'7
0&7
0%7
0$7
0#7
0"7
0!7
0~6
0>9
0=9
0;9
0:9
089
069
059
039
0k#
0-7
0?7
0.7
0C7
0/7
0G7
007
0K7
0O7
0a7
0P7
0e7
0Q7
0i7
0R7
0m7
0K)
0J)
0I)
0H)
0G)
0F)
0E)
0D)
0Y9
0W9
0S9
0Q9
0M9
0I9
0G9
0C9
#2350
09!
06!
0+5
0'5
0#5
0}4
0"F
0|E
0xE
0tE
0pE
0lE
0hE
0dE
0`E
0\E
0XE
0TE
0PE
0LE
0HE
0DE
0@E
0<E
08E
04E
00E
0"N
0|M
0xM
0tM
0pM
0$Y
0~X
0zX
0vX
0\Z
0XZ
0TZ
0PZ
0LZ
#2400
19!
16!
1+5
1'5
1#5
1}4
1"F
1|E
1xE
1tE
1pE
1lE
1hE
1dE
1`E
1\E
1XE
1TE
1PE
1LE
1HE
1DE
1@E
1<E
18E
14E
10E
1"N
1|M
1xM
1tM
1pM
1$Y
1~X
1zX
1vX
1\Z
1XZ
1TZ
1PZ
1LZ
x~M
x$N
0>E
0JE
0VE
0bE
x%5
x-5
xH(
xL(
xv)
b1000 t,
b0 u,
b1 u,
b10 u,
b11 u,
b100 u,
b101 u,
b110 u,
b111 u,
b1000 u,
b1001 u,
b1010 u,
b1011 u,
b1100 u,
b1101 u,
b1110 u,
b1111 u,
b10000 u,
b10001 u,
b10010 u,
b10011 u,
b10100 u,
b10101 u,
b10110 u,
b10111 u,
b11000 u,
b11001 u,
b11010 u,
b11011 u,
b11100 u,
b11101 u,
b11110 u,
b11111 u,
b100000 u,
b100001 u,
b100010 u,
b100011 u,
b100100 u,
b100101 u,
b100110 u,
b100111 u,
b101000 u,
b101001 u,
b101010 u,
b101011 u,
b101100 u,
b101101 u,
b101110 u,
b101111 u,
b110000 u,
b110001 u,
b110010 u,
b110011 u,
b110100 u,
b110101 u,
b110110 u,
b110111 u,
b111000 u,
b111001 u,
b111010 u,
b111011 u,
b111100 u,
b111101 u,
b111110 u,
b111111 u,
b1000000 u,
b1000001 u,
b1000010 u,
b1000011 u,
b1000100 u,
b1000101 u,
b1000110 u,
b1000111 u,
b1001000 u,
b1001001 u,
b1001010 u,
b1001011 u,
b1001100 u,
b1001101 u,
b1001110 u,
b1001111 u,
b1010000 u,
b1010001 u,
b1010010 u,
b1010011 u,
b1010100 u,
b1010101 u,
b1010110 u,
b1010111 u,
b1011000 u,
b1011001 u,
b1011010 u,
b1011011 u,
b1011100 u,
b1011101 u,
b1011110 u,
b1011111 u,
b1100000 u,
b1100001 u,
b1100010 u,
b1100011 u,
b1100100 u,
b1100101 u,
b1100110 u,
b1100111 u,
b1101000 u,
b1101001 u,
b1101010 u,
b1101011 u,
b1101100 u,
b1101101 u,
b1101110 u,
b1101111 u,
b1110000 u,
b1110001 u,
b1110010 u,
b1110011 u,
b1110100 u,
b1110101 u,
b1110110 u,
b1110111 u,
b1111000 u,
b1111001 u,
b1111010 u,
b1111011 u,
b1111100 u,
b1111101 u,
b1111110 u,
b1111111 u,
b10000000 u,
b10000001 u,
b10000010 u,
b10000011 u,
b10000100 u,
b10000101 u,
b10000110 u,
b10000111 u,
b10001000 u,
b10001001 u,
b10001010 u,
b10001011 u,
b10001100 u,
b10001101 u,
b10001110 u,
b10001111 u,
b10010000 u,
b10010001 u,
b10010010 u,
b10010011 u,
b10010100 u,
b10010101 u,
b10010110 u,
b10010111 u,
b10011000 u,
b10011001 u,
b10011010 u,
b10011011 u,
b10011100 u,
b10011101 u,
b10011110 u,
b10011111 u,
b10100000 u,
b10100001 u,
b10100010 u,
b10100011 u,
b10100100 u,
b10100101 u,
b10100110 u,
b10100111 u,
b10101000 u,
b10101001 u,
b10101010 u,
b10101011 u,
b10101100 u,
b10101101 u,
b10101110 u,
b10101111 u,
b10110000 u,
b10110001 u,
b10110010 u,
b10110011 u,
b10110100 u,
b10110101 u,
b10110110 u,
b10110111 u,
b10111000 u,
b10111001 u,
b10111010 u,
b10111011 u,
b10111100 u,
b10111101 u,
b10111110 u,
b10111111 u,
b11000000 u,
b11000001 u,
b11000010 u,
b11000011 u,
b11000100 u,
b11000101 u,
b11000110 u,
b11000111 u,
b11001000 u,
b11001001 u,
b11001010 u,
b11001011 u,
b11001100 u,
b11001101 u,
b11001110 u,
b11001111 u,
b11010000 u,
b11010001 u,
b11010010 u,
b11010011 u,
b11010100 u,
b11010101 u,
b11010110 u,
b11010111 u,
b11011000 u,
b11011001 u,
b11011010 u,
b11011011 u,
b11011100 u,
b11011101 u,
b11011110 u,
b11011111 u,
b11100000 u,
b11100001 u,
b11100010 u,
b11100011 u,
b11100100 u,
b11100101 u,
b11100110 u,
b11100111 u,
b11101000 u,
b11101001 u,
b11101010 u,
b11101011 u,
b11101100 u,
b11101101 u,
b11101110 u,
b11101111 u,
b11110000 u,
b11110001 u,
b11110010 u,
b11110011 u,
b11110100 u,
b11110101 u,
b11110110 u,
b11110111 u,
b11111000 u,
b11111001 u,
b11111010 u,
b11111011 u,
b11111100 u,
b11111101 u,
b11111110 u,
b11111111 u,
b100000000 u,
b1000 w,
b0 x,
b1 x,
b10 x,
b11 x,
b100 x,
b101 x,
b110 x,
b111 x,
b1000 x,
b1001 x,
b1010 x,
b1011 x,
b1100 x,
b1101 x,
b1110 x,
b1111 x,
b10000 x,
b10001 x,
b10010 x,
b10011 x,
b10100 x,
b10101 x,
b10110 x,
b10111 x,
b11000 x,
b11001 x,
b11010 x,
b11011 x,
b11100 x,
b11101 x,
b11110 x,
b11111 x,
b100000 x,
b100001 x,
b100010 x,
b100011 x,
b100100 x,
b100101 x,
b100110 x,
b100111 x,
b101000 x,
b101001 x,
b101010 x,
b101011 x,
b101100 x,
b101101 x,
b101110 x,
b101111 x,
b110000 x,
b110001 x,
b110010 x,
b110011 x,
b110100 x,
b110101 x,
b110110 x,
b110111 x,
b111000 x,
b111001 x,
b111010 x,
b111011 x,
b111100 x,
b111101 x,
b111110 x,
b111111 x,
b1000000 x,
b1000001 x,
b1000010 x,
b1000011 x,
b1000100 x,
b1000101 x,
b1000110 x,
b1000111 x,
b1001000 x,
b1001001 x,
b1001010 x,
b1001011 x,
b1001100 x,
b1001101 x,
b1001110 x,
b1001111 x,
b1010000 x,
b1010001 x,
b1010010 x,
b1010011 x,
b1010100 x,
b1010101 x,
b1010110 x,
b1010111 x,
b1011000 x,
b1011001 x,
b1011010 x,
b1011011 x,
b1011100 x,
b1011101 x,
b1011110 x,
b1011111 x,
b1100000 x,
b1100001 x,
b1100010 x,
b1100011 x,
b1100100 x,
b1100101 x,
b1100110 x,
b1100111 x,
b1101000 x,
b1101001 x,
b1101010 x,
b1101011 x,
b1101100 x,
b1101101 x,
b1101110 x,
b1101111 x,
b1110000 x,
b1110001 x,
b1110010 x,
b1110011 x,
b1110100 x,
b1110101 x,
b1110110 x,
b1110111 x,
b1111000 x,
b1111001 x,
b1111010 x,
b1111011 x,
b1111100 x,
b1111101 x,
b1111110 x,
b1111111 x,
b10000000 x,
b10000001 x,
b10000010 x,
b10000011 x,
b10000100 x,
b10000101 x,
b10000110 x,
b10000111 x,
b10001000 x,
b10001001 x,
b10001010 x,
b10001011 x,
b10001100 x,
b10001101 x,
b10001110 x,
b10001111 x,
b10010000 x,
b10010001 x,
b10010010 x,
b10010011 x,
b10010100 x,
b10010101 x,
b10010110 x,
b10010111 x,
b10011000 x,
b10011001 x,
b10011010 x,
b10011011 x,
b10011100 x,
b10011101 x,
b10011110 x,
b10011111 x,
b10100000 x,
b10100001 x,
b10100010 x,
b10100011 x,
b10100100 x,
b10100101 x,
b10100110 x,
b10100111 x,
b10101000 x,
b10101001 x,
b10101010 x,
b10101011 x,
b10101100 x,
b10101101 x,
b10101110 x,
b10101111 x,
b10110000 x,
b10110001 x,
b10110010 x,
b10110011 x,
b10110100 x,
b10110101 x,
b10110110 x,
b10110111 x,
b10111000 x,
b10111001 x,
b10111010 x,
b10111011 x,
b10111100 x,
b10111101 x,
b10111110 x,
b10111111 x,
b11000000 x,
b11000001 x,
b11000010 x,
b11000011 x,
b11000100 x,
b11000101 x,
b11000110 x,
b11000111 x,
b11001000 x,
b11001001 x,
b11001010 x,
b11001011 x,
b11001100 x,
b11001101 x,
b11001110 x,
b11001111 x,
b11010000 x,
b11010001 x,
b11010010 x,
b11010011 x,
b11010100 x,
b11010101 x,
b11010110 x,
b11010111 x,
b11011000 x,
b11011001 x,
b11011010 x,
b11011011 x,
b11011100 x,
b11011101 x,
b11011110 x,
b11011111 x,
b11100000 x,
b11100001 x,
b11100010 x,
b11100011 x,
b11100100 x,
b11100101 x,
b11100110 x,
b11100111 x,
b11101000 x,
b11101001 x,
b11101010 x,
b11101011 x,
b11101100 x,
b11101101 x,
b11101110 x,
b11101111 x,
b11110000 x,
b11110001 x,
b11110010 x,
b11110011 x,
b11110100 x,
b11110101 x,
b11110110 x,
b11110111 x,
b11111000 x,
b11111001 x,
b11111010 x,
b11111011 x,
b11111100 x,
b11111101 x,
b11111110 x,
b11111111 x,
b100000000 x,
b1000 z,
b0 {,
b1 {,
b10 {,
b11 {,
b100 {,
b101 {,
b110 {,
b111 {,
b1000 {,
b1001 {,
b1010 {,
b1011 {,
b1100 {,
b1101 {,
b1110 {,
b1111 {,
b10000 {,
b10001 {,
b10010 {,
b10011 {,
b10100 {,
b10101 {,
b10110 {,
b10111 {,
b11000 {,
b11001 {,
b11010 {,
b11011 {,
b11100 {,
b11101 {,
b11110 {,
b11111 {,
b100000 {,
b100001 {,
b100010 {,
b100011 {,
b100100 {,
b100101 {,
b100110 {,
b100111 {,
b101000 {,
b101001 {,
b101010 {,
b101011 {,
b101100 {,
b101101 {,
b101110 {,
b101111 {,
b110000 {,
b110001 {,
b110010 {,
b110011 {,
b110100 {,
b110101 {,
b110110 {,
b110111 {,
b111000 {,
b111001 {,
b111010 {,
b111011 {,
b111100 {,
b111101 {,
b111110 {,
b111111 {,
b1000000 {,
b1000001 {,
b1000010 {,
b1000011 {,
b1000100 {,
b1000101 {,
b1000110 {,
b1000111 {,
b1001000 {,
b1001001 {,
b1001010 {,
b1001011 {,
b1001100 {,
b1001101 {,
b1001110 {,
b1001111 {,
b1010000 {,
b1010001 {,
b1010010 {,
b1010011 {,
b1010100 {,
b1010101 {,
b1010110 {,
b1010111 {,
b1011000 {,
b1011001 {,
b1011010 {,
b1011011 {,
b1011100 {,
b1011101 {,
b1011110 {,
b1011111 {,
b1100000 {,
b1100001 {,
b1100010 {,
b1100011 {,
b1100100 {,
b1100101 {,
b1100110 {,
b1100111 {,
b1101000 {,
b1101001 {,
b1101010 {,
b1101011 {,
b1101100 {,
b1101101 {,
b1101110 {,
b1101111 {,
b1110000 {,
b1110001 {,
b1110010 {,
b1110011 {,
b1110100 {,
b1110101 {,
b1110110 {,
b1110111 {,
b1111000 {,
b1111001 {,
b1111010 {,
b1111011 {,
b1111100 {,
b1111101 {,
b1111110 {,
b1111111 {,
b10000000 {,
b10000001 {,
b10000010 {,
b10000011 {,
b10000100 {,
b10000101 {,
b10000110 {,
b10000111 {,
b10001000 {,
b10001001 {,
b10001010 {,
b10001011 {,
b10001100 {,
b10001101 {,
b10001110 {,
b10001111 {,
b10010000 {,
b10010001 {,
b10010010 {,
b10010011 {,
b10010100 {,
b10010101 {,
b10010110 {,
b10010111 {,
b10011000 {,
b10011001 {,
b10011010 {,
b10011011 {,
b10011100 {,
b10011101 {,
b10011110 {,
b10011111 {,
b10100000 {,
b10100001 {,
b10100010 {,
b10100011 {,
b10100100 {,
b10100101 {,
b10100110 {,
b10100111 {,
b10101000 {,
b10101001 {,
b10101010 {,
b10101011 {,
b10101100 {,
b10101101 {,
b10101110 {,
b10101111 {,
b10110000 {,
b10110001 {,
b10110010 {,
b10110011 {,
b10110100 {,
b10110101 {,
b10110110 {,
b10110111 {,
b10111000 {,
b10111001 {,
b10111010 {,
b10111011 {,
b10111100 {,
b10111101 {,
b10111110 {,
b10111111 {,
b11000000 {,
b11000001 {,
b11000010 {,
b11000011 {,
b11000100 {,
b11000101 {,
b11000110 {,
b11000111 {,
b11001000 {,
b11001001 {,
b11001010 {,
b11001011 {,
b11001100 {,
b11001101 {,
b11001110 {,
b11001111 {,
b11010000 {,
b11010001 {,
b11010010 {,
b11010011 {,
b11010100 {,
b11010101 {,
b11010110 {,
b11010111 {,
b11011000 {,
b11011001 {,
b11011010 {,
b11011011 {,
b11011100 {,
b11011101 {,
b11011110 {,
b11011111 {,
b11100000 {,
b11100001 {,
b11100010 {,
b11100011 {,
b11100100 {,
b11100101 {,
b11100110 {,
b11100111 {,
b11101000 {,
b11101001 {,
b11101010 {,
b11101011 {,
b11101100 {,
b11101101 {,
b11101110 {,
b11101111 {,
b11110000 {,
b11110001 {,
b11110010 {,
b11110011 {,
b11110100 {,
b11110101 {,
b11110110 {,
b11110111 {,
b11111000 {,
b11111001 {,
b11111010 {,
b11111011 {,
b11111100 {,
b11111101 {,
b11111110 {,
b11111111 {,
b100000000 {,
b1000 },
b0 ~,
b1 ~,
b10 ~,
b11 ~,
b100 ~,
b101 ~,
b110 ~,
b111 ~,
b1000 ~,
b1001 ~,
b1010 ~,
b1011 ~,
b1100 ~,
b1101 ~,
b1110 ~,
b1111 ~,
b10000 ~,
b10001 ~,
b10010 ~,
b10011 ~,
b10100 ~,
b10101 ~,
b10110 ~,
b10111 ~,
b11000 ~,
b11001 ~,
b11010 ~,
b11011 ~,
b11100 ~,
b11101 ~,
b11110 ~,
b11111 ~,
b100000 ~,
b100001 ~,
b100010 ~,
b100011 ~,
b100100 ~,
b100101 ~,
b100110 ~,
b100111 ~,
b101000 ~,
b101001 ~,
b101010 ~,
b101011 ~,
b101100 ~,
b101101 ~,
b101110 ~,
b101111 ~,
b110000 ~,
b110001 ~,
b110010 ~,
b110011 ~,
b110100 ~,
b110101 ~,
b110110 ~,
b110111 ~,
b111000 ~,
b111001 ~,
b111010 ~,
b111011 ~,
b111100 ~,
b111101 ~,
b111110 ~,
b111111 ~,
b1000000 ~,
b1000001 ~,
b1000010 ~,
b1000011 ~,
b1000100 ~,
b1000101 ~,
b1000110 ~,
b1000111 ~,
b1001000 ~,
b1001001 ~,
b1001010 ~,
b1001011 ~,
b1001100 ~,
b1001101 ~,
b1001110 ~,
b1001111 ~,
b1010000 ~,
b1010001 ~,
b1010010 ~,
b1010011 ~,
b1010100 ~,
b1010101 ~,
b1010110 ~,
b1010111 ~,
b1011000 ~,
b1011001 ~,
b1011010 ~,
b1011011 ~,
b1011100 ~,
b1011101 ~,
b1011110 ~,
b1011111 ~,
b1100000 ~,
b1100001 ~,
b1100010 ~,
b1100011 ~,
b1100100 ~,
b1100101 ~,
b1100110 ~,
b1100111 ~,
b1101000 ~,
b1101001 ~,
b1101010 ~,
b1101011 ~,
b1101100 ~,
b1101101 ~,
b1101110 ~,
b1101111 ~,
b1110000 ~,
b1110001 ~,
b1110010 ~,
b1110011 ~,
b1110100 ~,
b1110101 ~,
b1110110 ~,
b1110111 ~,
b1111000 ~,
b1111001 ~,
b1111010 ~,
b1111011 ~,
b1111100 ~,
b1111101 ~,
b1111110 ~,
b1111111 ~,
b10000000 ~,
b10000001 ~,
b10000010 ~,
b10000011 ~,
b10000100 ~,
b10000101 ~,
b10000110 ~,
b10000111 ~,
b10001000 ~,
b10001001 ~,
b10001010 ~,
b10001011 ~,
b10001100 ~,
b10001101 ~,
b10001110 ~,
b10001111 ~,
b10010000 ~,
b10010001 ~,
b10010010 ~,
b10010011 ~,
b10010100 ~,
b10010101 ~,
b10010110 ~,
b10010111 ~,
b10011000 ~,
b10011001 ~,
b10011010 ~,
b10011011 ~,
b10011100 ~,
b10011101 ~,
b10011110 ~,
b10011111 ~,
b10100000 ~,
b10100001 ~,
b10100010 ~,
b10100011 ~,
b10100100 ~,
b10100101 ~,
b10100110 ~,
b10100111 ~,
b10101000 ~,
b10101001 ~,
b10101010 ~,
b10101011 ~,
b10101100 ~,
b10101101 ~,
b10101110 ~,
b10101111 ~,
b10110000 ~,
b10110001 ~,
b10110010 ~,
b10110011 ~,
b10110100 ~,
b10110101 ~,
b10110110 ~,
b10110111 ~,
b10111000 ~,
b10111001 ~,
b10111010 ~,
b10111011 ~,
b10111100 ~,
b10111101 ~,
b10111110 ~,
b10111111 ~,
b11000000 ~,
b11000001 ~,
b11000010 ~,
b11000011 ~,
b11000100 ~,
b11000101 ~,
b11000110 ~,
b11000111 ~,
b11001000 ~,
b11001001 ~,
b11001010 ~,
b11001011 ~,
b11001100 ~,
b11001101 ~,
b11001110 ~,
b11001111 ~,
b11010000 ~,
b11010001 ~,
b11010010 ~,
b11010011 ~,
b11010100 ~,
b11010101 ~,
b11010110 ~,
b11010111 ~,
b11011000 ~,
b11011001 ~,
b11011010 ~,
b11011011 ~,
b11011100 ~,
b11011101 ~,
b11011110 ~,
b11011111 ~,
b11100000 ~,
b11100001 ~,
b11100010 ~,
b11100011 ~,
b11100100 ~,
b11100101 ~,
b11100110 ~,
b11100111 ~,
b11101000 ~,
b11101001 ~,
b11101010 ~,
b11101011 ~,
b11101100 ~,
b11101101 ~,
b11101110 ~,
b11101111 ~,
b11110000 ~,
b11110001 ~,
b11110010 ~,
b11110011 ~,
b11110100 ~,
b11110101 ~,
b11110110 ~,
b11110111 ~,
b11111000 ~,
b11111001 ~,
b11111010 ~,
b11111011 ~,
b11111100 ~,
b11111101 ~,
b11111110 ~,
b11111111 ~,
b100000000 ~,
b1000 "-
b0 #-
b1 #-
b10 #-
b11 #-
b100 #-
b101 #-
b110 #-
b111 #-
b1000 #-
b1001 #-
b1010 #-
b1011 #-
b1100 #-
b1101 #-
b1110 #-
b1111 #-
b10000 #-
b10001 #-
b10010 #-
b10011 #-
b10100 #-
b10101 #-
b10110 #-
b10111 #-
b11000 #-
b11001 #-
b11010 #-
b11011 #-
b11100 #-
b11101 #-
b11110 #-
b11111 #-
b100000 #-
b100001 #-
b100010 #-
b100011 #-
b100100 #-
b100101 #-
b100110 #-
b100111 #-
b101000 #-
b101001 #-
b101010 #-
b101011 #-
b101100 #-
b101101 #-
b101110 #-
b101111 #-
b110000 #-
b110001 #-
b110010 #-
b110011 #-
b110100 #-
b110101 #-
b110110 #-
b110111 #-
b111000 #-
b111001 #-
b111010 #-
b111011 #-
b111100 #-
b111101 #-
b111110 #-
b111111 #-
b1000000 #-
b1000001 #-
b1000010 #-
b1000011 #-
b1000100 #-
b1000101 #-
b1000110 #-
b1000111 #-
b1001000 #-
b1001001 #-
b1001010 #-
b1001011 #-
b1001100 #-
b1001101 #-
b1001110 #-
b1001111 #-
b1010000 #-
b1010001 #-
b1010010 #-
b1010011 #-
b1010100 #-
b1010101 #-
b1010110 #-
b1010111 #-
b1011000 #-
b1011001 #-
b1011010 #-
b1011011 #-
b1011100 #-
b1011101 #-
b1011110 #-
b1011111 #-
b1100000 #-
b1100001 #-
b1100010 #-
b1100011 #-
b1100100 #-
b1100101 #-
b1100110 #-
b1100111 #-
b1101000 #-
b1101001 #-
b1101010 #-
b1101011 #-
b1101100 #-
b1101101 #-
b1101110 #-
b1101111 #-
b1110000 #-
b1110001 #-
b1110010 #-
b1110011 #-
b1110100 #-
b1110101 #-
b1110110 #-
b1110111 #-
b1111000 #-
b1111001 #-
b1111010 #-
b1111011 #-
b1111100 #-
b1111101 #-
b1111110 #-
b1111111 #-
b10000000 #-
b10000001 #-
b10000010 #-
b10000011 #-
b10000100 #-
b10000101 #-
b10000110 #-
b10000111 #-
b10001000 #-
b10001001 #-
b10001010 #-
b10001011 #-
b10001100 #-
b10001101 #-
b10001110 #-
b10001111 #-
b10010000 #-
b10010001 #-
b10010010 #-
b10010011 #-
b10010100 #-
b10010101 #-
b10010110 #-
b10010111 #-
b10011000 #-
b10011001 #-
b10011010 #-
b10011011 #-
b10011100 #-
b10011101 #-
b10011110 #-
b10011111 #-
b10100000 #-
b10100001 #-
b10100010 #-
b10100011 #-
b10100100 #-
b10100101 #-
b10100110 #-
b10100111 #-
b10101000 #-
b10101001 #-
b10101010 #-
b10101011 #-
b10101100 #-
b10101101 #-
b10101110 #-
b10101111 #-
b10110000 #-
b10110001 #-
b10110010 #-
b10110011 #-
b10110100 #-
b10110101 #-
b10110110 #-
b10110111 #-
b10111000 #-
b10111001 #-
b10111010 #-
b10111011 #-
b10111100 #-
b10111101 #-
b10111110 #-
b10111111 #-
b11000000 #-
b11000001 #-
b11000010 #-
b11000011 #-
b11000100 #-
b11000101 #-
b11000110 #-
b11000111 #-
b11001000 #-
b11001001 #-
b11001010 #-
b11001011 #-
b11001100 #-
b11001101 #-
b11001110 #-
b11001111 #-
b11010000 #-
b11010001 #-
b11010010 #-
b11010011 #-
b11010100 #-
b11010101 #-
b11010110 #-
b11010111 #-
b11011000 #-
b11011001 #-
b11011010 #-
b11011011 #-
b11011100 #-
b11011101 #-
b11011110 #-
b11011111 #-
b11100000 #-
b11100001 #-
b11100010 #-
b11100011 #-
b11100100 #-
b11100101 #-
b11100110 #-
b11100111 #-
b11101000 #-
b11101001 #-
b11101010 #-
b11101011 #-
b11101100 #-
b11101101 #-
b11101110 #-
b11101111 #-
b11110000 #-
b11110001 #-
b11110010 #-
b11110011 #-
b11110100 #-
b11110101 #-
b11110110 #-
b11110111 #-
b11111000 #-
b11111001 #-
b11111010 #-
b11111011 #-
b11111100 #-
b11111101 #-
b11111110 #-
b11111111 #-
b100000000 #-
b1000 %-
b0 &-
b1 &-
b10 &-
b11 &-
b100 &-
b101 &-
b110 &-
b111 &-
b1000 &-
b1001 &-
b1010 &-
b1011 &-
b1100 &-
b1101 &-
b1110 &-
b1111 &-
b10000 &-
b10001 &-
b10010 &-
b10011 &-
b10100 &-
b10101 &-
b10110 &-
b10111 &-
b11000 &-
b11001 &-
b11010 &-
b11011 &-
b11100 &-
b11101 &-
b11110 &-
b11111 &-
b100000 &-
b100001 &-
b100010 &-
b100011 &-
b100100 &-
b100101 &-
b100110 &-
b100111 &-
b101000 &-
b101001 &-
b101010 &-
b101011 &-
b101100 &-
b101101 &-
b101110 &-
b101111 &-
b110000 &-
b110001 &-
b110010 &-
b110011 &-
b110100 &-
b110101 &-
b110110 &-
b110111 &-
b111000 &-
b111001 &-
b111010 &-
b111011 &-
b111100 &-
b111101 &-
b111110 &-
b111111 &-
b1000000 &-
b1000001 &-
b1000010 &-
b1000011 &-
b1000100 &-
b1000101 &-
b1000110 &-
b1000111 &-
b1001000 &-
b1001001 &-
b1001010 &-
b1001011 &-
b1001100 &-
b1001101 &-
b1001110 &-
b1001111 &-
b1010000 &-
b1010001 &-
b1010010 &-
b1010011 &-
b1010100 &-
b1010101 &-
b1010110 &-
b1010111 &-
b1011000 &-
b1011001 &-
b1011010 &-
b1011011 &-
b1011100 &-
b1011101 &-
b1011110 &-
b1011111 &-
b1100000 &-
b1100001 &-
b1100010 &-
b1100011 &-
b1100100 &-
b1100101 &-
b1100110 &-
b1100111 &-
b1101000 &-
b1101001 &-
b1101010 &-
b1101011 &-
b1101100 &-
b1101101 &-
b1101110 &-
b1101111 &-
b1110000 &-
b1110001 &-
b1110010 &-
b1110011 &-
b1110100 &-
b1110101 &-
b1110110 &-
b1110111 &-
b1111000 &-
b1111001 &-
b1111010 &-
b1111011 &-
b1111100 &-
b1111101 &-
b1111110 &-
b1111111 &-
b10000000 &-
b10000001 &-
b10000010 &-
b10000011 &-
b10000100 &-
b10000101 &-
b10000110 &-
b10000111 &-
b10001000 &-
b10001001 &-
b10001010 &-
b10001011 &-
b10001100 &-
b10001101 &-
b10001110 &-
b10001111 &-
b10010000 &-
b10010001 &-
b10010010 &-
b10010011 &-
b10010100 &-
b10010101 &-
b10010110 &-
b10010111 &-
b10011000 &-
b10011001 &-
b10011010 &-
b10011011 &-
b10011100 &-
b10011101 &-
b10011110 &-
b10011111 &-
b10100000 &-
b10100001 &-
b10100010 &-
b10100011 &-
b10100100 &-
b10100101 &-
b10100110 &-
b10100111 &-
b10101000 &-
b10101001 &-
b10101010 &-
b10101011 &-
b10101100 &-
b10101101 &-
b10101110 &-
b10101111 &-
b10110000 &-
b10110001 &-
b10110010 &-
b10110011 &-
b10110100 &-
b10110101 &-
b10110110 &-
b10110111 &-
b10111000 &-
b10111001 &-
b10111010 &-
b10111011 &-
b10111100 &-
b10111101 &-
b10111110 &-
b10111111 &-
b11000000 &-
b11000001 &-
b11000010 &-
b11000011 &-
b11000100 &-
b11000101 &-
b11000110 &-
b11000111 &-
b11001000 &-
b11001001 &-
b11001010 &-
b11001011 &-
b11001100 &-
b11001101 &-
b11001110 &-
b11001111 &-
b11010000 &-
b11010001 &-
b11010010 &-
b11010011 &-
b11010100 &-
b11010101 &-
b11010110 &-
b11010111 &-
b11011000 &-
b11011001 &-
b11011010 &-
b11011011 &-
b11011100 &-
b11011101 &-
b11011110 &-
b11011111 &-
b11100000 &-
b11100001 &-
b11100010 &-
b11100011 &-
b11100100 &-
b11100101 &-
b11100110 &-
b11100111 &-
b11101000 &-
b11101001 &-
b11101010 &-
b11101011 &-
b11101100 &-
b11101101 &-
b11101110 &-
b11101111 &-
b11110000 &-
b11110001 &-
b11110010 &-
b11110011 &-
b11110100 &-
b11110101 &-
b11110110 &-
b11110111 &-
b11111000 &-
b11111001 &-
b11111010 &-
b11111011 &-
b11111100 &-
b11111101 &-
b11111110 &-
b11111111 &-
b100000000 &-
b1000 '-
b0 (-
b1 (-
b10 (-
b11 (-
b100 (-
b101 (-
b110 (-
b111 (-
b1000 (-
b1001 (-
b1010 (-
b1011 (-
b1100 (-
b1101 (-
b1110 (-
b1111 (-
b10000 (-
b10001 (-
b10010 (-
b10011 (-
b10100 (-
b10101 (-
b10110 (-
b10111 (-
b11000 (-
b11001 (-
b11010 (-
b11011 (-
b11100 (-
b11101 (-
b11110 (-
b11111 (-
b100000 (-
b100001 (-
b100010 (-
b100011 (-
b100100 (-
b100101 (-
b100110 (-
b100111 (-
b101000 (-
b101001 (-
b101010 (-
b101011 (-
b101100 (-
b101101 (-
b101110 (-
b101111 (-
b110000 (-
b110001 (-
b110010 (-
b110011 (-
b110100 (-
b110101 (-
b110110 (-
b110111 (-
b111000 (-
b111001 (-
b111010 (-
b111011 (-
b111100 (-
b111101 (-
b111110 (-
b111111 (-
b1000000 (-
b1000001 (-
b1000010 (-
b1000011 (-
b1000100 (-
b1000101 (-
b1000110 (-
b1000111 (-
b1001000 (-
b1001001 (-
b1001010 (-
b1001011 (-
b1001100 (-
b1001101 (-
b1001110 (-
b1001111 (-
b1010000 (-
b1010001 (-
b1010010 (-
b1010011 (-
b1010100 (-
b1010101 (-
b1010110 (-
b1010111 (-
b1011000 (-
b1011001 (-
b1011010 (-
b1011011 (-
b1011100 (-
b1011101 (-
b1011110 (-
b1011111 (-
b1100000 (-
b1100001 (-
b1100010 (-
b1100011 (-
b1100100 (-
b1100101 (-
b1100110 (-
b1100111 (-
b1101000 (-
b1101001 (-
b1101010 (-
b1101011 (-
b1101100 (-
b1101101 (-
b1101110 (-
b1101111 (-
b1110000 (-
b1110001 (-
b1110010 (-
b1110011 (-
b1110100 (-
b1110101 (-
b1110110 (-
b1110111 (-
b1111000 (-
b1111001 (-
b1111010 (-
b1111011 (-
b1111100 (-
b1111101 (-
b1111110 (-
b1111111 (-
b10000000 (-
b10000001 (-
b10000010 (-
b10000011 (-
b10000100 (-
b10000101 (-
b10000110 (-
b10000111 (-
b10001000 (-
b10001001 (-
b10001010 (-
b10001011 (-
b10001100 (-
b10001101 (-
b10001110 (-
b10001111 (-
b10010000 (-
b10010001 (-
b10010010 (-
b10010011 (-
b10010100 (-
b10010101 (-
b10010110 (-
b10010111 (-
b10011000 (-
b10011001 (-
b10011010 (-
b10011011 (-
b10011100 (-
b10011101 (-
b10011110 (-
b10011111 (-
b10100000 (-
b10100001 (-
b10100010 (-
b10100011 (-
b10100100 (-
b10100101 (-
b10100110 (-
b10100111 (-
b10101000 (-
b10101001 (-
b10101010 (-
b10101011 (-
b10101100 (-
b10101101 (-
b10101110 (-
b10101111 (-
b10110000 (-
b10110001 (-
b10110010 (-
b10110011 (-
b10110100 (-
b10110101 (-
b10110110 (-
b10110111 (-
b10111000 (-
b10111001 (-
b10111010 (-
b10111011 (-
b10111100 (-
b10111101 (-
b10111110 (-
b10111111 (-
b11000000 (-
b11000001 (-
b11000010 (-
b11000011 (-
b11000100 (-
b11000101 (-
b11000110 (-
b11000111 (-
b11001000 (-
b11001001 (-
b11001010 (-
b11001011 (-
b11001100 (-
b11001101 (-
b11001110 (-
b11001111 (-
b11010000 (-
b11010001 (-
b11010010 (-
b11010011 (-
b11010100 (-
b11010101 (-
b11010110 (-
b11010111 (-
b11011000 (-
b11011001 (-
b11011010 (-
b11011011 (-
b11011100 (-
b11011101 (-
b11011110 (-
b11011111 (-
b11100000 (-
b11100001 (-
b11100010 (-
b11100011 (-
b11100100 (-
b11100101 (-
b11100110 (-
b11100111 (-
b11101000 (-
b11101001 (-
b11101010 (-
b11101011 (-
b11101100 (-
b11101101 (-
b11101110 (-
b11101111 (-
b11110000 (-
b11110001 (-
b11110010 (-
b11110011 (-
b11110100 (-
b11110101 (-
b11110110 (-
b11110111 (-
b11111000 (-
b11111001 (-
b11111010 (-
b11111011 (-
b11111100 (-
b11111101 (-
b11111110 (-
b11111111 (-
b100000000 (-
b1000 H.
b0 I.
b1 I.
b10 I.
b11 I.
b100 I.
b101 I.
b110 I.
b111 I.
b1000 I.
b1001 I.
b1010 I.
b1011 I.
b1100 I.
b1101 I.
b1110 I.
b1111 I.
b10000 I.
b10001 I.
b10010 I.
b10011 I.
b10100 I.
b10101 I.
b10110 I.
b10111 I.
b11000 I.
b11001 I.
b11010 I.
b11011 I.
b11100 I.
b11101 I.
b11110 I.
b11111 I.
b100000 I.
b100001 I.
b100010 I.
b100011 I.
b100100 I.
b100101 I.
b100110 I.
b100111 I.
b101000 I.
b101001 I.
b101010 I.
b101011 I.
b101100 I.
b101101 I.
b101110 I.
b101111 I.
b110000 I.
b110001 I.
b110010 I.
b110011 I.
b110100 I.
b110101 I.
b110110 I.
b110111 I.
b111000 I.
b111001 I.
b111010 I.
b111011 I.
b111100 I.
b111101 I.
b111110 I.
b111111 I.
b1000000 I.
b1000001 I.
b1000010 I.
b1000011 I.
b1000100 I.
b1000101 I.
b1000110 I.
b1000111 I.
b1001000 I.
b1001001 I.
b1001010 I.
b1001011 I.
b1001100 I.
b1001101 I.
b1001110 I.
b1001111 I.
b1010000 I.
b1010001 I.
b1010010 I.
b1010011 I.
b1010100 I.
b1010101 I.
b1010110 I.
b1010111 I.
b1011000 I.
b1011001 I.
b1011010 I.
b1011011 I.
b1011100 I.
b1011101 I.
b1011110 I.
b1011111 I.
b1100000 I.
b1100001 I.
b1100010 I.
b1100011 I.
b1100100 I.
b1100101 I.
b1100110 I.
b1100111 I.
b1101000 I.
b1101001 I.
b1101010 I.
b1101011 I.
b1101100 I.
b1101101 I.
b1101110 I.
b1101111 I.
b1110000 I.
b1110001 I.
b1110010 I.
b1110011 I.
b1110100 I.
b1110101 I.
b1110110 I.
b1110111 I.
b1111000 I.
b1111001 I.
b1111010 I.
b1111011 I.
b1111100 I.
b1111101 I.
b1111110 I.
b1111111 I.
b10000000 I.
b10000001 I.
b10000010 I.
b10000011 I.
b10000100 I.
b10000101 I.
b10000110 I.
b10000111 I.
b10001000 I.
b10001001 I.
b10001010 I.
b10001011 I.
b10001100 I.
b10001101 I.
b10001110 I.
b10001111 I.
b10010000 I.
b10010001 I.
b10010010 I.
b10010011 I.
b10010100 I.
b10010101 I.
b10010110 I.
b10010111 I.
b10011000 I.
b10011001 I.
b10011010 I.
b10011011 I.
b10011100 I.
b10011101 I.
b10011110 I.
b10011111 I.
b10100000 I.
b10100001 I.
b10100010 I.
b10100011 I.
b10100100 I.
b10100101 I.
b10100110 I.
b10100111 I.
b10101000 I.
b10101001 I.
b10101010 I.
b10101011 I.
b10101100 I.
b10101101 I.
b10101110 I.
b10101111 I.
b10110000 I.
b10110001 I.
b10110010 I.
b10110011 I.
b10110100 I.
b10110101 I.
b10110110 I.
b10110111 I.
b10111000 I.
b10111001 I.
b10111010 I.
b10111011 I.
b10111100 I.
b10111101 I.
b10111110 I.
b10111111 I.
b11000000 I.
b11000001 I.
b11000010 I.
b11000011 I.
b11000100 I.
b11000101 I.
b11000110 I.
b11000111 I.
b11001000 I.
b11001001 I.
b11001010 I.
b11001011 I.
b11001100 I.
b11001101 I.
b11001110 I.
b11001111 I.
b11010000 I.
b11010001 I.
b11010010 I.
b11010011 I.
b11010100 I.
b11010101 I.
b11010110 I.
b11010111 I.
b11011000 I.
b11011001 I.
b11011010 I.
b11011011 I.
b11011100 I.
b11011101 I.
b11011110 I.
b11011111 I.
b11100000 I.
b11100001 I.
b11100010 I.
b11100011 I.
b11100100 I.
b11100101 I.
b11100110 I.
b11100111 I.
b11101000 I.
b11101001 I.
b11101010 I.
b11101011 I.
b11101100 I.
b11101101 I.
b11101110 I.
b11101111 I.
b11110000 I.
b11110001 I.
b11110010 I.
b11110011 I.
b11110100 I.
b11110101 I.
b11110110 I.
b11110111 I.
b11111000 I.
b11111001 I.
b11111010 I.
b11111011 I.
b11111100 I.
b11111101 I.
b11111110 I.
b11111111 I.
b100000000 I.
b1000 K.
b0 L.
b1 L.
b10 L.
b11 L.
b100 L.
b101 L.
b110 L.
b111 L.
b1000 L.
b1001 L.
b1010 L.
b1011 L.
b1100 L.
b1101 L.
b1110 L.
b1111 L.
b10000 L.
b10001 L.
b10010 L.
b10011 L.
b10100 L.
b10101 L.
b10110 L.
b10111 L.
b11000 L.
b11001 L.
b11010 L.
b11011 L.
b11100 L.
b11101 L.
b11110 L.
b11111 L.
b100000 L.
b100001 L.
b100010 L.
b100011 L.
b100100 L.
b100101 L.
b100110 L.
b100111 L.
b101000 L.
b101001 L.
b101010 L.
b101011 L.
b101100 L.
b101101 L.
b101110 L.
b101111 L.
b110000 L.
b110001 L.
b110010 L.
b110011 L.
b110100 L.
b110101 L.
b110110 L.
b110111 L.
b111000 L.
b111001 L.
b111010 L.
b111011 L.
b111100 L.
b111101 L.
b111110 L.
b111111 L.
b1000000 L.
b1000001 L.
b1000010 L.
b1000011 L.
b1000100 L.
b1000101 L.
b1000110 L.
b1000111 L.
b1001000 L.
b1001001 L.
b1001010 L.
b1001011 L.
b1001100 L.
b1001101 L.
b1001110 L.
b1001111 L.
b1010000 L.
b1010001 L.
b1010010 L.
b1010011 L.
b1010100 L.
b1010101 L.
b1010110 L.
b1010111 L.
b1011000 L.
b1011001 L.
b1011010 L.
b1011011 L.
b1011100 L.
b1011101 L.
b1011110 L.
b1011111 L.
b1100000 L.
b1100001 L.
b1100010 L.
b1100011 L.
b1100100 L.
b1100101 L.
b1100110 L.
b1100111 L.
b1101000 L.
b1101001 L.
b1101010 L.
b1101011 L.
b1101100 L.
b1101101 L.
b1101110 L.
b1101111 L.
b1110000 L.
b1110001 L.
b1110010 L.
b1110011 L.
b1110100 L.
b1110101 L.
b1110110 L.
b1110111 L.
b1111000 L.
b1111001 L.
b1111010 L.
b1111011 L.
b1111100 L.
b1111101 L.
b1111110 L.
b1111111 L.
b10000000 L.
b10000001 L.
b10000010 L.
b10000011 L.
b10000100 L.
b10000101 L.
b10000110 L.
b10000111 L.
b10001000 L.
b10001001 L.
b10001010 L.
b10001011 L.
b10001100 L.
b10001101 L.
b10001110 L.
b10001111 L.
b10010000 L.
b10010001 L.
b10010010 L.
b10010011 L.
b10010100 L.
b10010101 L.
b10010110 L.
b10010111 L.
b10011000 L.
b10011001 L.
b10011010 L.
b10011011 L.
b10011100 L.
b10011101 L.
b10011110 L.
b10011111 L.
b10100000 L.
b10100001 L.
b10100010 L.
b10100011 L.
b10100100 L.
b10100101 L.
b10100110 L.
b10100111 L.
b10101000 L.
b10101001 L.
b10101010 L.
b10101011 L.
b10101100 L.
b10101101 L.
b10101110 L.
b10101111 L.
b10110000 L.
b10110001 L.
b10110010 L.
b10110011 L.
b10110100 L.
b10110101 L.
b10110110 L.
b10110111 L.
b10111000 L.
b10111001 L.
b10111010 L.
b10111011 L.
b10111100 L.
b10111101 L.
b10111110 L.
b10111111 L.
b11000000 L.
b11000001 L.
b11000010 L.
b11000011 L.
b11000100 L.
b11000101 L.
b11000110 L.
b11000111 L.
b11001000 L.
b11001001 L.
b11001010 L.
b11001011 L.
b11001100 L.
b11001101 L.
b11001110 L.
b11001111 L.
b11010000 L.
b11010001 L.
b11010010 L.
b11010011 L.
b11010100 L.
b11010101 L.
b11010110 L.
b11010111 L.
b11011000 L.
b11011001 L.
b11011010 L.
b11011011 L.
b11011100 L.
b11011101 L.
b11011110 L.
b11011111 L.
b11100000 L.
b11100001 L.
b11100010 L.
b11100011 L.
b11100100 L.
b11100101 L.
b11100110 L.
b11100111 L.
b11101000 L.
b11101001 L.
b11101010 L.
b11101011 L.
b11101100 L.
b11101101 L.
b11101110 L.
b11101111 L.
b11110000 L.
b11110001 L.
b11110010 L.
b11110011 L.
b11110100 L.
b11110101 L.
b11110110 L.
b11110111 L.
b11111000 L.
b11111001 L.
b11111010 L.
b11111011 L.
b11111100 L.
b11111101 L.
b11111110 L.
b11111111 L.
b100000000 L.
b1000 N.
b0 O.
b1 O.
b10 O.
b11 O.
b100 O.
b101 O.
b110 O.
b111 O.
b1000 O.
b1001 O.
b1010 O.
b1011 O.
b1100 O.
b1101 O.
b1110 O.
b1111 O.
b10000 O.
b10001 O.
b10010 O.
b10011 O.
b10100 O.
b10101 O.
b10110 O.
b10111 O.
b11000 O.
b11001 O.
b11010 O.
b11011 O.
b11100 O.
b11101 O.
b11110 O.
b11111 O.
b100000 O.
b100001 O.
b100010 O.
b100011 O.
b100100 O.
b100101 O.
b100110 O.
b100111 O.
b101000 O.
b101001 O.
b101010 O.
b101011 O.
b101100 O.
b101101 O.
b101110 O.
b101111 O.
b110000 O.
b110001 O.
b110010 O.
b110011 O.
b110100 O.
b110101 O.
b110110 O.
b110111 O.
b111000 O.
b111001 O.
b111010 O.
b111011 O.
b111100 O.
b111101 O.
b111110 O.
b111111 O.
b1000000 O.
b1000001 O.
b1000010 O.
b1000011 O.
b1000100 O.
b1000101 O.
b1000110 O.
b1000111 O.
b1001000 O.
b1001001 O.
b1001010 O.
b1001011 O.
b1001100 O.
b1001101 O.
b1001110 O.
b1001111 O.
b1010000 O.
b1010001 O.
b1010010 O.
b1010011 O.
b1010100 O.
b1010101 O.
b1010110 O.
b1010111 O.
b1011000 O.
b1011001 O.
b1011010 O.
b1011011 O.
b1011100 O.
b1011101 O.
b1011110 O.
b1011111 O.
b1100000 O.
b1100001 O.
b1100010 O.
b1100011 O.
b1100100 O.
b1100101 O.
b1100110 O.
b1100111 O.
b1101000 O.
b1101001 O.
b1101010 O.
b1101011 O.
b1101100 O.
b1101101 O.
b1101110 O.
b1101111 O.
b1110000 O.
b1110001 O.
b1110010 O.
b1110011 O.
b1110100 O.
b1110101 O.
b1110110 O.
b1110111 O.
b1111000 O.
b1111001 O.
b1111010 O.
b1111011 O.
b1111100 O.
b1111101 O.
b1111110 O.
b1111111 O.
b10000000 O.
b10000001 O.
b10000010 O.
b10000011 O.
b10000100 O.
b10000101 O.
b10000110 O.
b10000111 O.
b10001000 O.
b10001001 O.
b10001010 O.
b10001011 O.
b10001100 O.
b10001101 O.
b10001110 O.
b10001111 O.
b10010000 O.
b10010001 O.
b10010010 O.
b10010011 O.
b10010100 O.
b10010101 O.
b10010110 O.
b10010111 O.
b10011000 O.
b10011001 O.
b10011010 O.
b10011011 O.
b10011100 O.
b10011101 O.
b10011110 O.
b10011111 O.
b10100000 O.
b10100001 O.
b10100010 O.
b10100011 O.
b10100100 O.
b10100101 O.
b10100110 O.
b10100111 O.
b10101000 O.
b10101001 O.
b10101010 O.
b10101011 O.
b10101100 O.
b10101101 O.
b10101110 O.
b10101111 O.
b10110000 O.
b10110001 O.
b10110010 O.
b10110011 O.
b10110100 O.
b10110101 O.
b10110110 O.
b10110111 O.
b10111000 O.
b10111001 O.
b10111010 O.
b10111011 O.
b10111100 O.
b10111101 O.
b10111110 O.
b10111111 O.
b11000000 O.
b11000001 O.
b11000010 O.
b11000011 O.
b11000100 O.
b11000101 O.
b11000110 O.
b11000111 O.
b11001000 O.
b11001001 O.
b11001010 O.
b11001011 O.
b11001100 O.
b11001101 O.
b11001110 O.
b11001111 O.
b11010000 O.
b11010001 O.
b11010010 O.
b11010011 O.
b11010100 O.
b11010101 O.
b11010110 O.
b11010111 O.
b11011000 O.
b11011001 O.
b11011010 O.
b11011011 O.
b11011100 O.
b11011101 O.
b11011110 O.
b11011111 O.
b11100000 O.
b11100001 O.
b11100010 O.
b11100011 O.
b11100100 O.
b11100101 O.
b11100110 O.
b11100111 O.
b11101000 O.
b11101001 O.
b11101010 O.
b11101011 O.
b11101100 O.
b11101101 O.
b11101110 O.
b11101111 O.
b11110000 O.
b11110001 O.
b11110010 O.
b11110011 O.
b11110100 O.
b11110101 O.
b11110110 O.
b11110111 O.
b11111000 O.
b11111001 O.
b11111010 O.
b11111011 O.
b11111100 O.
b11111101 O.
b11111110 O.
b11111111 O.
b100000000 O.
b1000 Q.
b0 R.
b1 R.
b10 R.
b11 R.
b100 R.
b101 R.
b110 R.
b111 R.
b1000 R.
b1001 R.
b1010 R.
b1011 R.
b1100 R.
b1101 R.
b1110 R.
b1111 R.
b10000 R.
b10001 R.
b10010 R.
b10011 R.
b10100 R.
b10101 R.
b10110 R.
b10111 R.
b11000 R.
b11001 R.
b11010 R.
b11011 R.
b11100 R.
b11101 R.
b11110 R.
b11111 R.
b100000 R.
b100001 R.
b100010 R.
b100011 R.
b100100 R.
b100101 R.
b100110 R.
b100111 R.
b101000 R.
b101001 R.
b101010 R.
b101011 R.
b101100 R.
b101101 R.
b101110 R.
b101111 R.
b110000 R.
b110001 R.
b110010 R.
b110011 R.
b110100 R.
b110101 R.
b110110 R.
b110111 R.
b111000 R.
b111001 R.
b111010 R.
b111011 R.
b111100 R.
b111101 R.
b111110 R.
b111111 R.
b1000000 R.
b1000001 R.
b1000010 R.
b1000011 R.
b1000100 R.
b1000101 R.
b1000110 R.
b1000111 R.
b1001000 R.
b1001001 R.
b1001010 R.
b1001011 R.
b1001100 R.
b1001101 R.
b1001110 R.
b1001111 R.
b1010000 R.
b1010001 R.
b1010010 R.
b1010011 R.
b1010100 R.
b1010101 R.
b1010110 R.
b1010111 R.
b1011000 R.
b1011001 R.
b1011010 R.
b1011011 R.
b1011100 R.
b1011101 R.
b1011110 R.
b1011111 R.
b1100000 R.
b1100001 R.
b1100010 R.
b1100011 R.
b1100100 R.
b1100101 R.
b1100110 R.
b1100111 R.
b1101000 R.
b1101001 R.
b1101010 R.
b1101011 R.
b1101100 R.
b1101101 R.
b1101110 R.
b1101111 R.
b1110000 R.
b1110001 R.
b1110010 R.
b1110011 R.
b1110100 R.
b1110101 R.
b1110110 R.
b1110111 R.
b1111000 R.
b1111001 R.
b1111010 R.
b1111011 R.
b1111100 R.
b1111101 R.
b1111110 R.
b1111111 R.
b10000000 R.
b10000001 R.
b10000010 R.
b10000011 R.
b10000100 R.
b10000101 R.
b10000110 R.
b10000111 R.
b10001000 R.
b10001001 R.
b10001010 R.
b10001011 R.
b10001100 R.
b10001101 R.
b10001110 R.
b10001111 R.
b10010000 R.
b10010001 R.
b10010010 R.
b10010011 R.
b10010100 R.
b10010101 R.
b10010110 R.
b10010111 R.
b10011000 R.
b10011001 R.
b10011010 R.
b10011011 R.
b10011100 R.
b10011101 R.
b10011110 R.
b10011111 R.
b10100000 R.
b10100001 R.
b10100010 R.
b10100011 R.
b10100100 R.
b10100101 R.
b10100110 R.
b10100111 R.
b10101000 R.
b10101001 R.
b10101010 R.
b10101011 R.
b10101100 R.
b10101101 R.
b10101110 R.
b10101111 R.
b10110000 R.
b10110001 R.
b10110010 R.
b10110011 R.
b10110100 R.
b10110101 R.
b10110110 R.
b10110111 R.
b10111000 R.
b10111001 R.
b10111010 R.
b10111011 R.
b10111100 R.
b10111101 R.
b10111110 R.
b10111111 R.
b11000000 R.
b11000001 R.
b11000010 R.
b11000011 R.
b11000100 R.
b11000101 R.
b11000110 R.
b11000111 R.
b11001000 R.
b11001001 R.
b11001010 R.
b11001011 R.
b11001100 R.
b11001101 R.
b11001110 R.
b11001111 R.
b11010000 R.
b11010001 R.
b11010010 R.
b11010011 R.
b11010100 R.
b11010101 R.
b11010110 R.
b11010111 R.
b11011000 R.
b11011001 R.
b11011010 R.
b11011011 R.
b11011100 R.
b11011101 R.
b11011110 R.
b11011111 R.
b11100000 R.
b11100001 R.
b11100010 R.
b11100011 R.
b11100100 R.
b11100101 R.
b11100110 R.
b11100111 R.
b11101000 R.
b11101001 R.
b11101010 R.
b11101011 R.
b11101100 R.
b11101101 R.
b11101110 R.
b11101111 R.
b11110000 R.
b11110001 R.
b11110010 R.
b11110011 R.
b11110100 R.
b11110101 R.
b11110110 R.
b11110111 R.
b11111000 R.
b11111001 R.
b11111010 R.
b11111011 R.
b11111100 R.
b11111101 R.
b11111110 R.
b11111111 R.
b100000000 R.
b1000 T.
b0 U.
b1 U.
b10 U.
b11 U.
b100 U.
b101 U.
b110 U.
b111 U.
b1000 U.
b1001 U.
b1010 U.
b1011 U.
b1100 U.
b1101 U.
b1110 U.
b1111 U.
b10000 U.
b10001 U.
b10010 U.
b10011 U.
b10100 U.
b10101 U.
b10110 U.
b10111 U.
b11000 U.
b11001 U.
b11010 U.
b11011 U.
b11100 U.
b11101 U.
b11110 U.
b11111 U.
b100000 U.
b100001 U.
b100010 U.
b100011 U.
b100100 U.
b100101 U.
b100110 U.
b100111 U.
b101000 U.
b101001 U.
b101010 U.
b101011 U.
b101100 U.
b101101 U.
b101110 U.
b101111 U.
b110000 U.
b110001 U.
b110010 U.
b110011 U.
b110100 U.
b110101 U.
b110110 U.
b110111 U.
b111000 U.
b111001 U.
b111010 U.
b111011 U.
b111100 U.
b111101 U.
b111110 U.
b111111 U.
b1000000 U.
b1000001 U.
b1000010 U.
b1000011 U.
b1000100 U.
b1000101 U.
b1000110 U.
b1000111 U.
b1001000 U.
b1001001 U.
b1001010 U.
b1001011 U.
b1001100 U.
b1001101 U.
b1001110 U.
b1001111 U.
b1010000 U.
b1010001 U.
b1010010 U.
b1010011 U.
b1010100 U.
b1010101 U.
b1010110 U.
b1010111 U.
b1011000 U.
b1011001 U.
b1011010 U.
b1011011 U.
b1011100 U.
b1011101 U.
b1011110 U.
b1011111 U.
b1100000 U.
b1100001 U.
b1100010 U.
b1100011 U.
b1100100 U.
b1100101 U.
b1100110 U.
b1100111 U.
b1101000 U.
b1101001 U.
b1101010 U.
b1101011 U.
b1101100 U.
b1101101 U.
b1101110 U.
b1101111 U.
b1110000 U.
b1110001 U.
b1110010 U.
b1110011 U.
b1110100 U.
b1110101 U.
b1110110 U.
b1110111 U.
b1111000 U.
b1111001 U.
b1111010 U.
b1111011 U.
b1111100 U.
b1111101 U.
b1111110 U.
b1111111 U.
b10000000 U.
b10000001 U.
b10000010 U.
b10000011 U.
b10000100 U.
b10000101 U.
b10000110 U.
b10000111 U.
b10001000 U.
b10001001 U.
b10001010 U.
b10001011 U.
b10001100 U.
b10001101 U.
b10001110 U.
b10001111 U.
b10010000 U.
b10010001 U.
b10010010 U.
b10010011 U.
b10010100 U.
b10010101 U.
b10010110 U.
b10010111 U.
b10011000 U.
b10011001 U.
b10011010 U.
b10011011 U.
b10011100 U.
b10011101 U.
b10011110 U.
b10011111 U.
b10100000 U.
b10100001 U.
b10100010 U.
b10100011 U.
b10100100 U.
b10100101 U.
b10100110 U.
b10100111 U.
b10101000 U.
b10101001 U.
b10101010 U.
b10101011 U.
b10101100 U.
b10101101 U.
b10101110 U.
b10101111 U.
b10110000 U.
b10110001 U.
b10110010 U.
b10110011 U.
b10110100 U.
b10110101 U.
b10110110 U.
b10110111 U.
b10111000 U.
b10111001 U.
b10111010 U.
b10111011 U.
b10111100 U.
b10111101 U.
b10111110 U.
b10111111 U.
b11000000 U.
b11000001 U.
b11000010 U.
b11000011 U.
b11000100 U.
b11000101 U.
b11000110 U.
b11000111 U.
b11001000 U.
b11001001 U.
b11001010 U.
b11001011 U.
b11001100 U.
b11001101 U.
b11001110 U.
b11001111 U.
b11010000 U.
b11010001 U.
b11010010 U.
b11010011 U.
b11010100 U.
b11010101 U.
b11010110 U.
b11010111 U.
b11011000 U.
b11011001 U.
b11011010 U.
b11011011 U.
b11011100 U.
b11011101 U.
b11011110 U.
b11011111 U.
b11100000 U.
b11100001 U.
b11100010 U.
b11100011 U.
b11100100 U.
b11100101 U.
b11100110 U.
b11100111 U.
b11101000 U.
b11101001 U.
b11101010 U.
b11101011 U.
b11101100 U.
b11101101 U.
b11101110 U.
b11101111 U.
b11110000 U.
b11110001 U.
b11110010 U.
b11110011 U.
b11110100 U.
b11110101 U.
b11110110 U.
b11110111 U.
b11111000 U.
b11111001 U.
b11111010 U.
b11111011 U.
b11111100 U.
b11111101 U.
b11111110 U.
b11111111 U.
b100000000 U.
b1000 W.
b0 X.
b1 X.
b10 X.
b11 X.
b100 X.
b101 X.
b110 X.
b111 X.
b1000 X.
b1001 X.
b1010 X.
b1011 X.
b1100 X.
b1101 X.
b1110 X.
b1111 X.
b10000 X.
b10001 X.
b10010 X.
b10011 X.
b10100 X.
b10101 X.
b10110 X.
b10111 X.
b11000 X.
b11001 X.
b11010 X.
b11011 X.
b11100 X.
b11101 X.
b11110 X.
b11111 X.
b100000 X.
b100001 X.
b100010 X.
b100011 X.
b100100 X.
b100101 X.
b100110 X.
b100111 X.
b101000 X.
b101001 X.
b101010 X.
b101011 X.
b101100 X.
b101101 X.
b101110 X.
b101111 X.
b110000 X.
b110001 X.
b110010 X.
b110011 X.
b110100 X.
b110101 X.
b110110 X.
b110111 X.
b111000 X.
b111001 X.
b111010 X.
b111011 X.
b111100 X.
b111101 X.
b111110 X.
b111111 X.
b1000000 X.
b1000001 X.
b1000010 X.
b1000011 X.
b1000100 X.
b1000101 X.
b1000110 X.
b1000111 X.
b1001000 X.
b1001001 X.
b1001010 X.
b1001011 X.
b1001100 X.
b1001101 X.
b1001110 X.
b1001111 X.
b1010000 X.
b1010001 X.
b1010010 X.
b1010011 X.
b1010100 X.
b1010101 X.
b1010110 X.
b1010111 X.
b1011000 X.
b1011001 X.
b1011010 X.
b1011011 X.
b1011100 X.
b1011101 X.
b1011110 X.
b1011111 X.
b1100000 X.
b1100001 X.
b1100010 X.
b1100011 X.
b1100100 X.
b1100101 X.
b1100110 X.
b1100111 X.
b1101000 X.
b1101001 X.
b1101010 X.
b1101011 X.
b1101100 X.
b1101101 X.
b1101110 X.
b1101111 X.
b1110000 X.
b1110001 X.
b1110010 X.
b1110011 X.
b1110100 X.
b1110101 X.
b1110110 X.
b1110111 X.
b1111000 X.
b1111001 X.
b1111010 X.
b1111011 X.
b1111100 X.
b1111101 X.
b1111110 X.
b1111111 X.
b10000000 X.
b10000001 X.
b10000010 X.
b10000011 X.
b10000100 X.
b10000101 X.
b10000110 X.
b10000111 X.
b10001000 X.
b10001001 X.
b10001010 X.
b10001011 X.
b10001100 X.
b10001101 X.
b10001110 X.
b10001111 X.
b10010000 X.
b10010001 X.
b10010010 X.
b10010011 X.
b10010100 X.
b10010101 X.
b10010110 X.
b10010111 X.
b10011000 X.
b10011001 X.
b10011010 X.
b10011011 X.
b10011100 X.
b10011101 X.
b10011110 X.
b10011111 X.
b10100000 X.
b10100001 X.
b10100010 X.
b10100011 X.
b10100100 X.
b10100101 X.
b10100110 X.
b10100111 X.
b10101000 X.
b10101001 X.
b10101010 X.
b10101011 X.
b10101100 X.
b10101101 X.
b10101110 X.
b10101111 X.
b10110000 X.
b10110001 X.
b10110010 X.
b10110011 X.
b10110100 X.
b10110101 X.
b10110110 X.
b10110111 X.
b10111000 X.
b10111001 X.
b10111010 X.
b10111011 X.
b10111100 X.
b10111101 X.
b10111110 X.
b10111111 X.
b11000000 X.
b11000001 X.
b11000010 X.
b11000011 X.
b11000100 X.
b11000101 X.
b11000110 X.
b11000111 X.
b11001000 X.
b11001001 X.
b11001010 X.
b11001011 X.
b11001100 X.
b11001101 X.
b11001110 X.
b11001111 X.
b11010000 X.
b11010001 X.
b11010010 X.
b11010011 X.
b11010100 X.
b11010101 X.
b11010110 X.
b11010111 X.
b11011000 X.
b11011001 X.
b11011010 X.
b11011011 X.
b11011100 X.
b11011101 X.
b11011110 X.
b11011111 X.
b11100000 X.
b11100001 X.
b11100010 X.
b11100011 X.
b11100100 X.
b11100101 X.
b11100110 X.
b11100111 X.
b11101000 X.
b11101001 X.
b11101010 X.
b11101011 X.
b11101100 X.
b11101101 X.
b11101110 X.
b11101111 X.
b11110000 X.
b11110001 X.
b11110010 X.
b11110011 X.
b11110100 X.
b11110101 X.
b11110110 X.
b11110111 X.
b11111000 X.
b11111001 X.
b11111010 X.
b11111011 X.
b11111100 X.
b11111101 X.
b11111110 X.
b11111111 X.
b100000000 X.
b1000 Y.
b0 Z.
b1 Z.
b10 Z.
b11 Z.
b100 Z.
b101 Z.
b110 Z.
b111 Z.
b1000 Z.
b1001 Z.
b1010 Z.
b1011 Z.
b1100 Z.
b1101 Z.
b1110 Z.
b1111 Z.
b10000 Z.
b10001 Z.
b10010 Z.
b10011 Z.
b10100 Z.
b10101 Z.
b10110 Z.
b10111 Z.
b11000 Z.
b11001 Z.
b11010 Z.
b11011 Z.
b11100 Z.
b11101 Z.
b11110 Z.
b11111 Z.
b100000 Z.
b100001 Z.
b100010 Z.
b100011 Z.
b100100 Z.
b100101 Z.
b100110 Z.
b100111 Z.
b101000 Z.
b101001 Z.
b101010 Z.
b101011 Z.
b101100 Z.
b101101 Z.
b101110 Z.
b101111 Z.
b110000 Z.
b110001 Z.
b110010 Z.
b110011 Z.
b110100 Z.
b110101 Z.
b110110 Z.
b110111 Z.
b111000 Z.
b111001 Z.
b111010 Z.
b111011 Z.
b111100 Z.
b111101 Z.
b111110 Z.
b111111 Z.
b1000000 Z.
b1000001 Z.
b1000010 Z.
b1000011 Z.
b1000100 Z.
b1000101 Z.
b1000110 Z.
b1000111 Z.
b1001000 Z.
b1001001 Z.
b1001010 Z.
b1001011 Z.
b1001100 Z.
b1001101 Z.
b1001110 Z.
b1001111 Z.
b1010000 Z.
b1010001 Z.
b1010010 Z.
b1010011 Z.
b1010100 Z.
b1010101 Z.
b1010110 Z.
b1010111 Z.
b1011000 Z.
b1011001 Z.
b1011010 Z.
b1011011 Z.
b1011100 Z.
b1011101 Z.
b1011110 Z.
b1011111 Z.
b1100000 Z.
b1100001 Z.
b1100010 Z.
b1100011 Z.
b1100100 Z.
b1100101 Z.
b1100110 Z.
b1100111 Z.
b1101000 Z.
b1101001 Z.
b1101010 Z.
b1101011 Z.
b1101100 Z.
b1101101 Z.
b1101110 Z.
b1101111 Z.
b1110000 Z.
b1110001 Z.
b1110010 Z.
b1110011 Z.
b1110100 Z.
b1110101 Z.
b1110110 Z.
b1110111 Z.
b1111000 Z.
b1111001 Z.
b1111010 Z.
b1111011 Z.
b1111100 Z.
b1111101 Z.
b1111110 Z.
b1111111 Z.
b10000000 Z.
b10000001 Z.
b10000010 Z.
b10000011 Z.
b10000100 Z.
b10000101 Z.
b10000110 Z.
b10000111 Z.
b10001000 Z.
b10001001 Z.
b10001010 Z.
b10001011 Z.
b10001100 Z.
b10001101 Z.
b10001110 Z.
b10001111 Z.
b10010000 Z.
b10010001 Z.
b10010010 Z.
b10010011 Z.
b10010100 Z.
b10010101 Z.
b10010110 Z.
b10010111 Z.
b10011000 Z.
b10011001 Z.
b10011010 Z.
b10011011 Z.
b10011100 Z.
b10011101 Z.
b10011110 Z.
b10011111 Z.
b10100000 Z.
b10100001 Z.
b10100010 Z.
b10100011 Z.
b10100100 Z.
b10100101 Z.
b10100110 Z.
b10100111 Z.
b10101000 Z.
b10101001 Z.
b10101010 Z.
b10101011 Z.
b10101100 Z.
b10101101 Z.
b10101110 Z.
b10101111 Z.
b10110000 Z.
b10110001 Z.
b10110010 Z.
b10110011 Z.
b10110100 Z.
b10110101 Z.
b10110110 Z.
b10110111 Z.
b10111000 Z.
b10111001 Z.
b10111010 Z.
b10111011 Z.
b10111100 Z.
b10111101 Z.
b10111110 Z.
b10111111 Z.
b11000000 Z.
b11000001 Z.
b11000010 Z.
b11000011 Z.
b11000100 Z.
b11000101 Z.
b11000110 Z.
b11000111 Z.
b11001000 Z.
b11001001 Z.
b11001010 Z.
b11001011 Z.
b11001100 Z.
b11001101 Z.
b11001110 Z.
b11001111 Z.
b11010000 Z.
b11010001 Z.
b11010010 Z.
b11010011 Z.
b11010100 Z.
b11010101 Z.
b11010110 Z.
b11010111 Z.
b11011000 Z.
b11011001 Z.
b11011010 Z.
b11011011 Z.
b11011100 Z.
b11011101 Z.
b11011110 Z.
b11011111 Z.
b11100000 Z.
b11100001 Z.
b11100010 Z.
b11100011 Z.
b11100100 Z.
b11100101 Z.
b11100110 Z.
b11100111 Z.
b11101000 Z.
b11101001 Z.
b11101010 Z.
b11101011 Z.
b11101100 Z.
b11101101 Z.
b11101110 Z.
b11101111 Z.
b11110000 Z.
b11110001 Z.
b11110010 Z.
b11110011 Z.
b11110100 Z.
b11110101 Z.
b11110110 Z.
b11110111 Z.
b11111000 Z.
b11111001 Z.
b11111010 Z.
b11111011 Z.
b11111100 Z.
b11111101 Z.
b11111110 Z.
b11111111 Z.
b100000000 Z.
b10000000000000000000000000000011 20
b0 40
b1 40
b10 40
b1000 30
b10000000000000000000000000000011 E1
b0 G1
b1 G1
b10 G1
b1000 F1
b10000000000000000000000000000011 X2
b0 Z2
b1 Z2
b10 Z2
b1000 Y2
b10000000000000000000000000000011 k3
b0 m3
b1 m3
b10 m3
b1000 l3
x/5
x+9
x`9
x^9
x\9
xL9
1-A
0_A
0[A
05B
01B
0iB
0eB
0?C
0;C
07C
0sC
0oC
0kC
0ID
0ED
0AD
0;D
0}D
xyD
xwD
x)E
0-E
x{L
xwL
1@M
xkM
xiM
xgM
xeM
xcM
1nM
b11001 ;!
#2401
1*(
xP&
xQ&
xR&
xS&
xT&
1s&
xa&
xc&
0g$
x/&
x'&
x(&
0*&
0q%
0t%
0v%
0x%
0d%
0f%
0h%
0T%
0V%
0X%
0F%
0H%
06%
08%
0&%
0(%
1_$
x?$
xG$
xH$
xI$
x9$
xP+
x^(
x=(
x<(
xz4
xx4
0*$
0'$
02&
0k$
x.(
x-(
1GM
10H
1FH
xiG
x&H
0mM
1IZ
x'H
xvG
0CH
04H
18H
1AH
xqG
x%H
xuG
x#H
0?H
03H
17H
1=H
x!H
xpG
xtG
x}G
x{G
xoG
xmF
xh9
xf9
x;(
x:(
x?R
xkP
0g9
0e9
09(
08(
xSZ
xOZ
0!N
xo$
xm$
x.#
x-#
x,#
xN#
xM#
xL#
x^#
x]#
x\#
x?
x>
x=
x5
0CF
0AF
0x'
0v'
04F
0SF
0QF
0OF
0LF
x^D
0cF
xaF
x`F
xbR
x`R
xu
xs
0?M
x;M
x9M
1IY
xi'
xh'
xg'
xf'
xe'
x/P
x.P
x-P
x,P
x+P
x*P
x)P
x(P
x'P
x&P
x%P
x$P
x#P
x"P
x!P
x~O
x?P
x>P
x=P
x<P
x;P
x:P
x9P
x8P
x7P
x6P
x5P
x4P
x3P
x2P
x1P
x0P
xOP
xNP
xMP
xLP
xKP
xJP
xIP
xHP
xGP
xFP
xEP
xDP
xCP
xBP
xAP
x@P
x_P
x^P
x]P
x\P
x[P
xZP
xYP
xXP
xWP
xVP
xUP
xTP
xSP
xRP
xQP
xPP
xFN
xEN
xDN
xCN
xBN
xjP
xaQ
x`Q
x_Q
x^Q
x]Q
x\Q
x[Q
xZQ
xYQ
xXQ
xWQ
xVQ
xUQ
xTQ
xSQ
xRQ
xqQ
xpQ
xoQ
xnQ
xmQ
xlQ
xkQ
xjQ
xiQ
xhQ
xgQ
xfQ
xeQ
xdQ
xcQ
xbQ
x#R
x"R
x!R
x~Q
x}Q
x|Q
x{Q
xzQ
xyQ
xxQ
xwQ
xvQ
xuQ
xtQ
xsQ
xrQ
x3R
x2R
x1R
x0R
x/R
x.R
x-R
x,R
x+R
x*R
x)R
x(R
x'R
x&R
x%R
x$R
xKN
xJN
xIN
xHN
xGN
x>R
x`Y
x_Y
x^Y
x]Y
x\Y
xf
xe
xd
xc
xb
x7N
x4N
0GG
0bG
0hG
0"H
1.H
1>H
0,H
0DH
0G(
0K(
x5N
x8N
xI(
xM(
xMO
xLO
xJO
x.N
0sF
0;H
0~F
1#H
1uG
0lF
0pG
0!H
1vG
1'H
0%H
0qG
1tG
1}G
0{G
0oG
0oF
0mF
xaP
x5R
x!Z
x}Y
x{Y
xyY
xwY
xnN
xmN
xlN
xkN
xjN
xiN
xhN
xgN
xfN
xeN
xdN
xcN
xbN
xaN
x`N
x_N
x^N
x]N
x\N
x[N
xZN
xYN
xXN
xWN
xVN
xUN
xTN
xSN
xRN
xQN
xPN
xON
0,"
x*"
x)"
x|D
03F
01F
0zL
0vL
x*D
x)D
x(D
x>#
x=#
x<#
xTC
xSC
xRC
xJB
xIB
xHB
xy'
xx'
xw'
xv'
xu'
xDF
xCF
xBF
xAF
x@F
x6N
x3N
x,N
x4F
x3F
x2F
x1F
x0F
x|L
xzL
xxL
xvL
xtL
xhB
xfB
xdB
xrC
xpC
xnC
x~B
x}B
x|B
xHD
xFD
xDD
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
xo"
xn"
xEZ
xCZ
xAZ
x?Z
x=Z
x;Z
x9Z
x7Z
x5Z
x3Z
x1Z
x/Z
x-Z
x+Z
x)Z
x'Z
x(!
x'!
x&!
x%!
x$!
x#!
x"!
x!!
x~
x}
x|
x{
xz
xy
xx
xw
x>C
x<C
x:C
xAN
x@N
x?N
x>N
x=N
x>I
x<I
x0I
x.I
x,I
xJ!
x-N
xQ6
xU6
xi6
xk6
xSJ
xlJ
xsJ
x(K
xuJ
x0K
xOJ
xjJ
xoJ
x&K
x'K
x|J
xkJ
x\J
x-K
xyJ
x%K
xwJ
xiJ
xWJ
xh6
x~(
xY6
x]6
xf6
xYH
x{J
x#K
x}J
x+K
xd6
xX6
x\6
xb6
x`6
xE5
x=6
xL6
xJ6
x86
xz(
xs7
x-8
x.8
x"8
x{7
x,8
x!8
x*8
x(8
xz7
xL)
xf!
x/
x$L
x"L
x~K
xCK
x\K
x[K
xZK
xYK
xUL
xTL
xSL
xFL
xlK
xkK
x3L
xSK
x>K
xm)
x"9
x.L
xAL
xcK
xsK
xdK
xML
xLK
x:L
xXK
xRL
xnH
xgH
xfH
x_H
xyH
b0xxxxxx MH
0p4
0t4
bx0 l4
0v4
1n4
b0 {4
0mX
bx eX
1gX
0gX
1mX
0/*
0=+
0C)
1B)
x5O
x4O
x3O
0*5
0"5
x;+
x?&
xMN
xNN
12(
0p,
0D.
x'N
0f!
1g8
1f8
1e8
1d8
1\8
x`M
0m)
0"9
0T)
0*!
b0x0x {4
b0 {4
#2450
09!
06!
0+5
0'5
0#5
0}4
0"F
0|E
0xE
0tE
0pE
0lE
0hE
0dE
0`E
0\E
0XE
0TE
0PE
0LE
0HE
0DE
0@E
0<E
08E
04E
00E
0"N
0|M
0xM
0tM
0pM
0$Y
0~X
0zX
0vX
0\Z
0XZ
0TZ
0PZ
0LZ
#2500
19!
16!
1+5
1'5
1#5
1}4
1"F
1|E
1xE
1tE
1pE
1lE
1hE
1dE
1`E
1\E
1XE
1TE
1PE
1LE
1HE
1DE
1@E
1<E
18E
14E
10E
1"N
1|M
1xM
1tM
1pM
1$Y
1~X
1zX
1vX
1\Z
1XZ
1TZ
1PZ
1LZ
xRZ
xVZ
0$N
0%5
0-5
0H(
xJ(
0L(
xN(
b0 u,
b1 u,
b10 u,
b11 u,
b100 u,
b101 u,
b110 u,
b111 u,
b1000 u,
b1001 u,
b1010 u,
b1011 u,
b1100 u,
b1101 u,
b1110 u,
b1111 u,
b10000 u,
b10001 u,
b10010 u,
b10011 u,
b10100 u,
b10101 u,
b10110 u,
b10111 u,
b11000 u,
b11001 u,
b11010 u,
b11011 u,
b11100 u,
b11101 u,
b11110 u,
b11111 u,
b100000 u,
b100001 u,
b100010 u,
b100011 u,
b100100 u,
b100101 u,
b100110 u,
b100111 u,
b101000 u,
b101001 u,
b101010 u,
b101011 u,
b101100 u,
b101101 u,
b101110 u,
b101111 u,
b110000 u,
b110001 u,
b110010 u,
b110011 u,
b110100 u,
b110101 u,
b110110 u,
b110111 u,
b111000 u,
b111001 u,
b111010 u,
b111011 u,
b111100 u,
b111101 u,
b111110 u,
b111111 u,
b1000000 u,
b1000001 u,
b1000010 u,
b1000011 u,
b1000100 u,
b1000101 u,
b1000110 u,
b1000111 u,
b1001000 u,
b1001001 u,
b1001010 u,
b1001011 u,
b1001100 u,
b1001101 u,
b1001110 u,
b1001111 u,
b1010000 u,
b1010001 u,
b1010010 u,
b1010011 u,
b1010100 u,
b1010101 u,
b1010110 u,
b1010111 u,
b1011000 u,
b1011001 u,
b1011010 u,
b1011011 u,
b1011100 u,
b1011101 u,
b1011110 u,
b1011111 u,
b1100000 u,
b1100001 u,
b1100010 u,
b1100011 u,
b1100100 u,
b1100101 u,
b1100110 u,
b1100111 u,
b1101000 u,
b1101001 u,
b1101010 u,
b1101011 u,
b1101100 u,
b1101101 u,
b1101110 u,
b1101111 u,
b1110000 u,
b1110001 u,
b1110010 u,
b1110011 u,
b1110100 u,
b1110101 u,
b1110110 u,
b1110111 u,
b1111000 u,
b1111001 u,
b1111010 u,
b1111011 u,
b1111100 u,
b1111101 u,
b1111110 u,
b1111111 u,
b10000000 u,
b10000001 u,
b10000010 u,
b10000011 u,
b10000100 u,
b10000101 u,
b10000110 u,
b10000111 u,
b10001000 u,
b10001001 u,
b10001010 u,
b10001011 u,
b10001100 u,
b10001101 u,
b10001110 u,
b10001111 u,
b10010000 u,
b10010001 u,
b10010010 u,
b10010011 u,
b10010100 u,
b10010101 u,
b10010110 u,
b10010111 u,
b10011000 u,
b10011001 u,
b10011010 u,
b10011011 u,
b10011100 u,
b10011101 u,
b10011110 u,
b10011111 u,
b10100000 u,
b10100001 u,
b10100010 u,
b10100011 u,
b10100100 u,
b10100101 u,
b10100110 u,
b10100111 u,
b10101000 u,
b10101001 u,
b10101010 u,
b10101011 u,
b10101100 u,
b10101101 u,
b10101110 u,
b10101111 u,
b10110000 u,
b10110001 u,
b10110010 u,
b10110011 u,
b10110100 u,
b10110101 u,
b10110110 u,
b10110111 u,
b10111000 u,
b10111001 u,
b10111010 u,
b10111011 u,
b10111100 u,
b10111101 u,
b10111110 u,
b10111111 u,
b11000000 u,
b11000001 u,
b11000010 u,
b11000011 u,
b11000100 u,
b11000101 u,
b11000110 u,
b11000111 u,
b11001000 u,
b11001001 u,
b11001010 u,
b11001011 u,
b11001100 u,
b11001101 u,
b11001110 u,
b11001111 u,
b11010000 u,
b11010001 u,
b11010010 u,
b11010011 u,
b11010100 u,
b11010101 u,
b11010110 u,
b11010111 u,
b11011000 u,
b11011001 u,
b11011010 u,
b11011011 u,
b11011100 u,
b11011101 u,
b11011110 u,
b11011111 u,
b11100000 u,
b11100001 u,
b11100010 u,
b11100011 u,
b11100100 u,
b11100101 u,
b11100110 u,
b11100111 u,
b11101000 u,
b11101001 u,
b11101010 u,
b11101011 u,
b11101100 u,
b11101101 u,
b11101110 u,
b11101111 u,
b11110000 u,
b11110001 u,
b11110010 u,
b11110011 u,
b11110100 u,
b11110101 u,
b11110110 u,
b11110111 u,
b11111000 u,
b11111001 u,
b11111010 u,
b11111011 u,
b11111100 u,
b11111101 u,
b11111110 u,
b11111111 u,
b100000000 u,
b0 x,
b1 x,
b10 x,
b11 x,
b100 x,
b101 x,
b110 x,
b111 x,
b1000 x,
b1001 x,
b1010 x,
b1011 x,
b1100 x,
b1101 x,
b1110 x,
b1111 x,
b10000 x,
b10001 x,
b10010 x,
b10011 x,
b10100 x,
b10101 x,
b10110 x,
b10111 x,
b11000 x,
b11001 x,
b11010 x,
b11011 x,
b11100 x,
b11101 x,
b11110 x,
b11111 x,
b100000 x,
b100001 x,
b100010 x,
b100011 x,
b100100 x,
b100101 x,
b100110 x,
b100111 x,
b101000 x,
b101001 x,
b101010 x,
b101011 x,
b101100 x,
b101101 x,
b101110 x,
b101111 x,
b110000 x,
b110001 x,
b110010 x,
b110011 x,
b110100 x,
b110101 x,
b110110 x,
b110111 x,
b111000 x,
b111001 x,
b111010 x,
b111011 x,
b111100 x,
b111101 x,
b111110 x,
b111111 x,
b1000000 x,
b1000001 x,
b1000010 x,
b1000011 x,
b1000100 x,
b1000101 x,
b1000110 x,
b1000111 x,
b1001000 x,
b1001001 x,
b1001010 x,
b1001011 x,
b1001100 x,
b1001101 x,
b1001110 x,
b1001111 x,
b1010000 x,
b1010001 x,
b1010010 x,
b1010011 x,
b1010100 x,
b1010101 x,
b1010110 x,
b1010111 x,
b1011000 x,
b1011001 x,
b1011010 x,
b1011011 x,
b1011100 x,
b1011101 x,
b1011110 x,
b1011111 x,
b1100000 x,
b1100001 x,
b1100010 x,
b1100011 x,
b1100100 x,
b1100101 x,
b1100110 x,
b1100111 x,
b1101000 x,
b1101001 x,
b1101010 x,
b1101011 x,
b1101100 x,
b1101101 x,
b1101110 x,
b1101111 x,
b1110000 x,
b1110001 x,
b1110010 x,
b1110011 x,
b1110100 x,
b1110101 x,
b1110110 x,
b1110111 x,
b1111000 x,
b1111001 x,
b1111010 x,
b1111011 x,
b1111100 x,
b1111101 x,
b1111110 x,
b1111111 x,
b10000000 x,
b10000001 x,
b10000010 x,
b10000011 x,
b10000100 x,
b10000101 x,
b10000110 x,
b10000111 x,
b10001000 x,
b10001001 x,
b10001010 x,
b10001011 x,
b10001100 x,
b10001101 x,
b10001110 x,
b10001111 x,
b10010000 x,
b10010001 x,
b10010010 x,
b10010011 x,
b10010100 x,
b10010101 x,
b10010110 x,
b10010111 x,
b10011000 x,
b10011001 x,
b10011010 x,
b10011011 x,
b10011100 x,
b10011101 x,
b10011110 x,
b10011111 x,
b10100000 x,
b10100001 x,
b10100010 x,
b10100011 x,
b10100100 x,
b10100101 x,
b10100110 x,
b10100111 x,
b10101000 x,
b10101001 x,
b10101010 x,
b10101011 x,
b10101100 x,
b10101101 x,
b10101110 x,
b10101111 x,
b10110000 x,
b10110001 x,
b10110010 x,
b10110011 x,
b10110100 x,
b10110101 x,
b10110110 x,
b10110111 x,
b10111000 x,
b10111001 x,
b10111010 x,
b10111011 x,
b10111100 x,
b10111101 x,
b10111110 x,
b10111111 x,
b11000000 x,
b11000001 x,
b11000010 x,
b11000011 x,
b11000100 x,
b11000101 x,
b11000110 x,
b11000111 x,
b11001000 x,
b11001001 x,
b11001010 x,
b11001011 x,
b11001100 x,
b11001101 x,
b11001110 x,
b11001111 x,
b11010000 x,
b11010001 x,
b11010010 x,
b11010011 x,
b11010100 x,
b11010101 x,
b11010110 x,
b11010111 x,
b11011000 x,
b11011001 x,
b11011010 x,
b11011011 x,
b11011100 x,
b11011101 x,
b11011110 x,
b11011111 x,
b11100000 x,
b11100001 x,
b11100010 x,
b11100011 x,
b11100100 x,
b11100101 x,
b11100110 x,
b11100111 x,
b11101000 x,
b11101001 x,
b11101010 x,
b11101011 x,
b11101100 x,
b11101101 x,
b11101110 x,
b11101111 x,
b11110000 x,
b11110001 x,
b11110010 x,
b11110011 x,
b11110100 x,
b11110101 x,
b11110110 x,
b11110111 x,
b11111000 x,
b11111001 x,
b11111010 x,
b11111011 x,
b11111100 x,
b11111101 x,
b11111110 x,
b11111111 x,
b100000000 x,
b0 {,
b1 {,
b10 {,
b11 {,
b100 {,
b101 {,
b110 {,
b111 {,
b1000 {,
b1001 {,
b1010 {,
b1011 {,
b1100 {,
b1101 {,
b1110 {,
b1111 {,
b10000 {,
b10001 {,
b10010 {,
b10011 {,
b10100 {,
b10101 {,
b10110 {,
b10111 {,
b11000 {,
b11001 {,
b11010 {,
b11011 {,
b11100 {,
b11101 {,
b11110 {,
b11111 {,
b100000 {,
b100001 {,
b100010 {,
b100011 {,
b100100 {,
b100101 {,
b100110 {,
b100111 {,
b101000 {,
b101001 {,
b101010 {,
b101011 {,
b101100 {,
b101101 {,
b101110 {,
b101111 {,
b110000 {,
b110001 {,
b110010 {,
b110011 {,
b110100 {,
b110101 {,
b110110 {,
b110111 {,
b111000 {,
b111001 {,
b111010 {,
b111011 {,
b111100 {,
b111101 {,
b111110 {,
b111111 {,
b1000000 {,
b1000001 {,
b1000010 {,
b1000011 {,
b1000100 {,
b1000101 {,
b1000110 {,
b1000111 {,
b1001000 {,
b1001001 {,
b1001010 {,
b1001011 {,
b1001100 {,
b1001101 {,
b1001110 {,
b1001111 {,
b1010000 {,
b1010001 {,
b1010010 {,
b1010011 {,
b1010100 {,
b1010101 {,
b1010110 {,
b1010111 {,
b1011000 {,
b1011001 {,
b1011010 {,
b1011011 {,
b1011100 {,
b1011101 {,
b1011110 {,
b1011111 {,
b1100000 {,
b1100001 {,
b1100010 {,
b1100011 {,
b1100100 {,
b1100101 {,
b1100110 {,
b1100111 {,
b1101000 {,
b1101001 {,
b1101010 {,
b1101011 {,
b1101100 {,
b1101101 {,
b1101110 {,
b1101111 {,
b1110000 {,
b1110001 {,
b1110010 {,
b1110011 {,
b1110100 {,
b1110101 {,
b1110110 {,
b1110111 {,
b1111000 {,
b1111001 {,
b1111010 {,
b1111011 {,
b1111100 {,
b1111101 {,
b1111110 {,
b1111111 {,
b10000000 {,
b10000001 {,
b10000010 {,
b10000011 {,
b10000100 {,
b10000101 {,
b10000110 {,
b10000111 {,
b10001000 {,
b10001001 {,
b10001010 {,
b10001011 {,
b10001100 {,
b10001101 {,
b10001110 {,
b10001111 {,
b10010000 {,
b10010001 {,
b10010010 {,
b10010011 {,
b10010100 {,
b10010101 {,
b10010110 {,
b10010111 {,
b10011000 {,
b10011001 {,
b10011010 {,
b10011011 {,
b10011100 {,
b10011101 {,
b10011110 {,
b10011111 {,
b10100000 {,
b10100001 {,
b10100010 {,
b10100011 {,
b10100100 {,
b10100101 {,
b10100110 {,
b10100111 {,
b10101000 {,
b10101001 {,
b10101010 {,
b10101011 {,
b10101100 {,
b10101101 {,
b10101110 {,
b10101111 {,
b10110000 {,
b10110001 {,
b10110010 {,
b10110011 {,
b10110100 {,
b10110101 {,
b10110110 {,
b10110111 {,
b10111000 {,
b10111001 {,
b10111010 {,
b10111011 {,
b10111100 {,
b10111101 {,
b10111110 {,
b10111111 {,
b11000000 {,
b11000001 {,
b11000010 {,
b11000011 {,
b11000100 {,
b11000101 {,
b11000110 {,
b11000111 {,
b11001000 {,
b11001001 {,
b11001010 {,
b11001011 {,
b11001100 {,
b11001101 {,
b11001110 {,
b11001111 {,
b11010000 {,
b11010001 {,
b11010010 {,
b11010011 {,
b11010100 {,
b11010101 {,
b11010110 {,
b11010111 {,
b11011000 {,
b11011001 {,
b11011010 {,
b11011011 {,
b11011100 {,
b11011101 {,
b11011110 {,
b11011111 {,
b11100000 {,
b11100001 {,
b11100010 {,
b11100011 {,
b11100100 {,
b11100101 {,
b11100110 {,
b11100111 {,
b11101000 {,
b11101001 {,
b11101010 {,
b11101011 {,
b11101100 {,
b11101101 {,
b11101110 {,
b11101111 {,
b11110000 {,
b11110001 {,
b11110010 {,
b11110011 {,
b11110100 {,
b11110101 {,
b11110110 {,
b11110111 {,
b11111000 {,
b11111001 {,
b11111010 {,
b11111011 {,
b11111100 {,
b11111101 {,
b11111110 {,
b11111111 {,
b100000000 {,
b0 ~,
b1 ~,
b10 ~,
b11 ~,
b100 ~,
b101 ~,
b110 ~,
b111 ~,
b1000 ~,
b1001 ~,
b1010 ~,
b1011 ~,
b1100 ~,
b1101 ~,
b1110 ~,
b1111 ~,
b10000 ~,
b10001 ~,
b10010 ~,
b10011 ~,
b10100 ~,
b10101 ~,
b10110 ~,
b10111 ~,
b11000 ~,
b11001 ~,
b11010 ~,
b11011 ~,
b11100 ~,
b11101 ~,
b11110 ~,
b11111 ~,
b100000 ~,
b100001 ~,
b100010 ~,
b100011 ~,
b100100 ~,
b100101 ~,
b100110 ~,
b100111 ~,
b101000 ~,
b101001 ~,
b101010 ~,
b101011 ~,
b101100 ~,
b101101 ~,
b101110 ~,
b101111 ~,
b110000 ~,
b110001 ~,
b110010 ~,
b110011 ~,
b110100 ~,
b110101 ~,
b110110 ~,
b110111 ~,
b111000 ~,
b111001 ~,
b111010 ~,
b111011 ~,
b111100 ~,
b111101 ~,
b111110 ~,
b111111 ~,
b1000000 ~,
b1000001 ~,
b1000010 ~,
b1000011 ~,
b1000100 ~,
b1000101 ~,
b1000110 ~,
b1000111 ~,
b1001000 ~,
b1001001 ~,
b1001010 ~,
b1001011 ~,
b1001100 ~,
b1001101 ~,
b1001110 ~,
b1001111 ~,
b1010000 ~,
b1010001 ~,
b1010010 ~,
b1010011 ~,
b1010100 ~,
b1010101 ~,
b1010110 ~,
b1010111 ~,
b1011000 ~,
b1011001 ~,
b1011010 ~,
b1011011 ~,
b1011100 ~,
b1011101 ~,
b1011110 ~,
b1011111 ~,
b1100000 ~,
b1100001 ~,
b1100010 ~,
b1100011 ~,
b1100100 ~,
b1100101 ~,
b1100110 ~,
b1100111 ~,
b1101000 ~,
b1101001 ~,
b1101010 ~,
b1101011 ~,
b1101100 ~,
b1101101 ~,
b1101110 ~,
b1101111 ~,
b1110000 ~,
b1110001 ~,
b1110010 ~,
b1110011 ~,
b1110100 ~,
b1110101 ~,
b1110110 ~,
b1110111 ~,
b1111000 ~,
b1111001 ~,
b1111010 ~,
b1111011 ~,
b1111100 ~,
b1111101 ~,
b1111110 ~,
b1111111 ~,
b10000000 ~,
b10000001 ~,
b10000010 ~,
b10000011 ~,
b10000100 ~,
b10000101 ~,
b10000110 ~,
b10000111 ~,
b10001000 ~,
b10001001 ~,
b10001010 ~,
b10001011 ~,
b10001100 ~,
b10001101 ~,
b10001110 ~,
b10001111 ~,
b10010000 ~,
b10010001 ~,
b10010010 ~,
b10010011 ~,
b10010100 ~,
b10010101 ~,
b10010110 ~,
b10010111 ~,
b10011000 ~,
b10011001 ~,
b10011010 ~,
b10011011 ~,
b10011100 ~,
b10011101 ~,
b10011110 ~,
b10011111 ~,
b10100000 ~,
b10100001 ~,
b10100010 ~,
b10100011 ~,
b10100100 ~,
b10100101 ~,
b10100110 ~,
b10100111 ~,
b10101000 ~,
b10101001 ~,
b10101010 ~,
b10101011 ~,
b10101100 ~,
b10101101 ~,
b10101110 ~,
b10101111 ~,
b10110000 ~,
b10110001 ~,
b10110010 ~,
b10110011 ~,
b10110100 ~,
b10110101 ~,
b10110110 ~,
b10110111 ~,
b10111000 ~,
b10111001 ~,
b10111010 ~,
b10111011 ~,
b10111100 ~,
b10111101 ~,
b10111110 ~,
b10111111 ~,
b11000000 ~,
b11000001 ~,
b11000010 ~,
b11000011 ~,
b11000100 ~,
b11000101 ~,
b11000110 ~,
b11000111 ~,
b11001000 ~,
b11001001 ~,
b11001010 ~,
b11001011 ~,
b11001100 ~,
b11001101 ~,
b11001110 ~,
b11001111 ~,
b11010000 ~,
b11010001 ~,
b11010010 ~,
b11010011 ~,
b11010100 ~,
b11010101 ~,
b11010110 ~,
b11010111 ~,
b11011000 ~,
b11011001 ~,
b11011010 ~,
b11011011 ~,
b11011100 ~,
b11011101 ~,
b11011110 ~,
b11011111 ~,
b11100000 ~,
b11100001 ~,
b11100010 ~,
b11100011 ~,
b11100100 ~,
b11100101 ~,
b11100110 ~,
b11100111 ~,
b11101000 ~,
b11101001 ~,
b11101010 ~,
b11101011 ~,
b11101100 ~,
b11101101 ~,
b11101110 ~,
b11101111 ~,
b11110000 ~,
b11110001 ~,
b11110010 ~,
b11110011 ~,
b11110100 ~,
b11110101 ~,
b11110110 ~,
b11110111 ~,
b11111000 ~,
b11111001 ~,
b11111010 ~,
b11111011 ~,
b11111100 ~,
b11111101 ~,
b11111110 ~,
b11111111 ~,
b100000000 ~,
b0 #-
b1 #-
b10 #-
b11 #-
b100 #-
b101 #-
b110 #-
b111 #-
b1000 #-
b1001 #-
b1010 #-
b1011 #-
b1100 #-
b1101 #-
b1110 #-
b1111 #-
b10000 #-
b10001 #-
b10010 #-
b10011 #-
b10100 #-
b10101 #-
b10110 #-
b10111 #-
b11000 #-
b11001 #-
b11010 #-
b11011 #-
b11100 #-
b11101 #-
b11110 #-
b11111 #-
b100000 #-
b100001 #-
b100010 #-
b100011 #-
b100100 #-
b100101 #-
b100110 #-
b100111 #-
b101000 #-
b101001 #-
b101010 #-
b101011 #-
b101100 #-
b101101 #-
b101110 #-
b101111 #-
b110000 #-
b110001 #-
b110010 #-
b110011 #-
b110100 #-
b110101 #-
b110110 #-
b110111 #-
b111000 #-
b111001 #-
b111010 #-
b111011 #-
b111100 #-
b111101 #-
b111110 #-
b111111 #-
b1000000 #-
b1000001 #-
b1000010 #-
b1000011 #-
b1000100 #-
b1000101 #-
b1000110 #-
b1000111 #-
b1001000 #-
b1001001 #-
b1001010 #-
b1001011 #-
b1001100 #-
b1001101 #-
b1001110 #-
b1001111 #-
b1010000 #-
b1010001 #-
b1010010 #-
b1010011 #-
b1010100 #-
b1010101 #-
b1010110 #-
b1010111 #-
b1011000 #-
b1011001 #-
b1011010 #-
b1011011 #-
b1011100 #-
b1011101 #-
b1011110 #-
b1011111 #-
b1100000 #-
b1100001 #-
b1100010 #-
b1100011 #-
b1100100 #-
b1100101 #-
b1100110 #-
b1100111 #-
b1101000 #-
b1101001 #-
b1101010 #-
b1101011 #-
b1101100 #-
b1101101 #-
b1101110 #-
b1101111 #-
b1110000 #-
b1110001 #-
b1110010 #-
b1110011 #-
b1110100 #-
b1110101 #-
b1110110 #-
b1110111 #-
b1111000 #-
b1111001 #-
b1111010 #-
b1111011 #-
b1111100 #-
b1111101 #-
b1111110 #-
b1111111 #-
b10000000 #-
b10000001 #-
b10000010 #-
b10000011 #-
b10000100 #-
b10000101 #-
b10000110 #-
b10000111 #-
b10001000 #-
b10001001 #-
b10001010 #-
b10001011 #-
b10001100 #-
b10001101 #-
b10001110 #-
b10001111 #-
b10010000 #-
b10010001 #-
b10010010 #-
b10010011 #-
b10010100 #-
b10010101 #-
b10010110 #-
b10010111 #-
b10011000 #-
b10011001 #-
b10011010 #-
b10011011 #-
b10011100 #-
b10011101 #-
b10011110 #-
b10011111 #-
b10100000 #-
b10100001 #-
b10100010 #-
b10100011 #-
b10100100 #-
b10100101 #-
b10100110 #-
b10100111 #-
b10101000 #-
b10101001 #-
b10101010 #-
b10101011 #-
b10101100 #-
b10101101 #-
b10101110 #-
b10101111 #-
b10110000 #-
b10110001 #-
b10110010 #-
b10110011 #-
b10110100 #-
b10110101 #-
b10110110 #-
b10110111 #-
b10111000 #-
b10111001 #-
b10111010 #-
b10111011 #-
b10111100 #-
b10111101 #-
b10111110 #-
b10111111 #-
b11000000 #-
b11000001 #-
b11000010 #-
b11000011 #-
b11000100 #-
b11000101 #-
b11000110 #-
b11000111 #-
b11001000 #-
b11001001 #-
b11001010 #-
b11001011 #-
b11001100 #-
b11001101 #-
b11001110 #-
b11001111 #-
b11010000 #-
b11010001 #-
b11010010 #-
b11010011 #-
b11010100 #-
b11010101 #-
b11010110 #-
b11010111 #-
b11011000 #-
b11011001 #-
b11011010 #-
b11011011 #-
b11011100 #-
b11011101 #-
b11011110 #-
b11011111 #-
b11100000 #-
b11100001 #-
b11100010 #-
b11100011 #-
b11100100 #-
b11100101 #-
b11100110 #-
b11100111 #-
b11101000 #-
b11101001 #-
b11101010 #-
b11101011 #-
b11101100 #-
b11101101 #-
b11101110 #-
b11101111 #-
b11110000 #-
b11110001 #-
b11110010 #-
b11110011 #-
b11110100 #-
b11110101 #-
b11110110 #-
b11110111 #-
b11111000 #-
b11111001 #-
b11111010 #-
b11111011 #-
b11111100 #-
b11111101 #-
b11111110 #-
b11111111 #-
b100000000 #-
b0 &-
b1 &-
b10 &-
b11 &-
b100 &-
b101 &-
b110 &-
b111 &-
b1000 &-
b1001 &-
b1010 &-
b1011 &-
b1100 &-
b1101 &-
b1110 &-
b1111 &-
b10000 &-
b10001 &-
b10010 &-
b10011 &-
b10100 &-
b10101 &-
b10110 &-
b10111 &-
b11000 &-
b11001 &-
b11010 &-
b11011 &-
b11100 &-
b11101 &-
b11110 &-
b11111 &-
b100000 &-
b100001 &-
b100010 &-
b100011 &-
b100100 &-
b100101 &-
b100110 &-
b100111 &-
b101000 &-
b101001 &-
b101010 &-
b101011 &-
b101100 &-
b101101 &-
b101110 &-
b101111 &-
b110000 &-
b110001 &-
b110010 &-
b110011 &-
b110100 &-
b110101 &-
b110110 &-
b110111 &-
b111000 &-
b111001 &-
b111010 &-
b111011 &-
b111100 &-
b111101 &-
b111110 &-
b111111 &-
b1000000 &-
b1000001 &-
b1000010 &-
b1000011 &-
b1000100 &-
b1000101 &-
b1000110 &-
b1000111 &-
b1001000 &-
b1001001 &-
b1001010 &-
b1001011 &-
b1001100 &-
b1001101 &-
b1001110 &-
b1001111 &-
b1010000 &-
b1010001 &-
b1010010 &-
b1010011 &-
b1010100 &-
b1010101 &-
b1010110 &-
b1010111 &-
b1011000 &-
b1011001 &-
b1011010 &-
b1011011 &-
b1011100 &-
b1011101 &-
b1011110 &-
b1011111 &-
b1100000 &-
b1100001 &-
b1100010 &-
b1100011 &-
b1100100 &-
b1100101 &-
b1100110 &-
b1100111 &-
b1101000 &-
b1101001 &-
b1101010 &-
b1101011 &-
b1101100 &-
b1101101 &-
b1101110 &-
b1101111 &-
b1110000 &-
b1110001 &-
b1110010 &-
b1110011 &-
b1110100 &-
b1110101 &-
b1110110 &-
b1110111 &-
b1111000 &-
b1111001 &-
b1111010 &-
b1111011 &-
b1111100 &-
b1111101 &-
b1111110 &-
b1111111 &-
b10000000 &-
b10000001 &-
b10000010 &-
b10000011 &-
b10000100 &-
b10000101 &-
b10000110 &-
b10000111 &-
b10001000 &-
b10001001 &-
b10001010 &-
b10001011 &-
b10001100 &-
b10001101 &-
b10001110 &-
b10001111 &-
b10010000 &-
b10010001 &-
b10010010 &-
b10010011 &-
b10010100 &-
b10010101 &-
b10010110 &-
b10010111 &-
b10011000 &-
b10011001 &-
b10011010 &-
b10011011 &-
b10011100 &-
b10011101 &-
b10011110 &-
b10011111 &-
b10100000 &-
b10100001 &-
b10100010 &-
b10100011 &-
b10100100 &-
b10100101 &-
b10100110 &-
b10100111 &-
b10101000 &-
b10101001 &-
b10101010 &-
b10101011 &-
b10101100 &-
b10101101 &-
b10101110 &-
b10101111 &-
b10110000 &-
b10110001 &-
b10110010 &-
b10110011 &-
b10110100 &-
b10110101 &-
b10110110 &-
b10110111 &-
b10111000 &-
b10111001 &-
b10111010 &-
b10111011 &-
b10111100 &-
b10111101 &-
b10111110 &-
b10111111 &-
b11000000 &-
b11000001 &-
b11000010 &-
b11000011 &-
b11000100 &-
b11000101 &-
b11000110 &-
b11000111 &-
b11001000 &-
b11001001 &-
b11001010 &-
b11001011 &-
b11001100 &-
b11001101 &-
b11001110 &-
b11001111 &-
b11010000 &-
b11010001 &-
b11010010 &-
b11010011 &-
b11010100 &-
b11010101 &-
b11010110 &-
b11010111 &-
b11011000 &-
b11011001 &-
b11011010 &-
b11011011 &-
b11011100 &-
b11011101 &-
b11011110 &-
b11011111 &-
b11100000 &-
b11100001 &-
b11100010 &-
b11100011 &-
b11100100 &-
b11100101 &-
b11100110 &-
b11100111 &-
b11101000 &-
b11101001 &-
b11101010 &-
b11101011 &-
b11101100 &-
b11101101 &-
b11101110 &-
b11101111 &-
b11110000 &-
b11110001 &-
b11110010 &-
b11110011 &-
b11110100 &-
b11110101 &-
b11110110 &-
b11110111 &-
b11111000 &-
b11111001 &-
b11111010 &-
b11111011 &-
b11111100 &-
b11111101 &-
b11111110 &-
b11111111 &-
b100000000 &-
b0 (-
b1 (-
b10 (-
b11 (-
b100 (-
b101 (-
b110 (-
b111 (-
b1000 (-
b1001 (-
b1010 (-
b1011 (-
b1100 (-
b1101 (-
b1110 (-
b1111 (-
b10000 (-
b10001 (-
b10010 (-
b10011 (-
b10100 (-
b10101 (-
b10110 (-
b10111 (-
b11000 (-
b11001 (-
b11010 (-
b11011 (-
b11100 (-
b11101 (-
b11110 (-
b11111 (-
b100000 (-
b100001 (-
b100010 (-
b100011 (-
b100100 (-
b100101 (-
b100110 (-
b100111 (-
b101000 (-
b101001 (-
b101010 (-
b101011 (-
b101100 (-
b101101 (-
b101110 (-
b101111 (-
b110000 (-
b110001 (-
b110010 (-
b110011 (-
b110100 (-
b110101 (-
b110110 (-
b110111 (-
b111000 (-
b111001 (-
b111010 (-
b111011 (-
b111100 (-
b111101 (-
b111110 (-
b111111 (-
b1000000 (-
b1000001 (-
b1000010 (-
b1000011 (-
b1000100 (-
b1000101 (-
b1000110 (-
b1000111 (-
b1001000 (-
b1001001 (-
b1001010 (-
b1001011 (-
b1001100 (-
b1001101 (-
b1001110 (-
b1001111 (-
b1010000 (-
b1010001 (-
b1010010 (-
b1010011 (-
b1010100 (-
b1010101 (-
b1010110 (-
b1010111 (-
b1011000 (-
b1011001 (-
b1011010 (-
b1011011 (-
b1011100 (-
b1011101 (-
b1011110 (-
b1011111 (-
b1100000 (-
b1100001 (-
b1100010 (-
b1100011 (-
b1100100 (-
b1100101 (-
b1100110 (-
b1100111 (-
b1101000 (-
b1101001 (-
b1101010 (-
b1101011 (-
b1101100 (-
b1101101 (-
b1101110 (-
b1101111 (-
b1110000 (-
b1110001 (-
b1110010 (-
b1110011 (-
b1110100 (-
b1110101 (-
b1110110 (-
b1110111 (-
b1111000 (-
b1111001 (-
b1111010 (-
b1111011 (-
b1111100 (-
b1111101 (-
b1111110 (-
b1111111 (-
b10000000 (-
b10000001 (-
b10000010 (-
b10000011 (-
b10000100 (-
b10000101 (-
b10000110 (-
b10000111 (-
b10001000 (-
b10001001 (-
b10001010 (-
b10001011 (-
b10001100 (-
b10001101 (-
b10001110 (-
b10001111 (-
b10010000 (-
b10010001 (-
b10010010 (-
b10010011 (-
b10010100 (-
b10010101 (-
b10010110 (-
b10010111 (-
b10011000 (-
b10011001 (-
b10011010 (-
b10011011 (-
b10011100 (-
b10011101 (-
b10011110 (-
b10011111 (-
b10100000 (-
b10100001 (-
b10100010 (-
b10100011 (-
b10100100 (-
b10100101 (-
b10100110 (-
b10100111 (-
b10101000 (-
b10101001 (-
b10101010 (-
b10101011 (-
b10101100 (-
b10101101 (-
b10101110 (-
b10101111 (-
b10110000 (-
b10110001 (-
b10110010 (-
b10110011 (-
b10110100 (-
b10110101 (-
b10110110 (-
b10110111 (-
b10111000 (-
b10111001 (-
b10111010 (-
b10111011 (-
b10111100 (-
b10111101 (-
b10111110 (-
b10111111 (-
b11000000 (-
b11000001 (-
b11000010 (-
b11000011 (-
b11000100 (-
b11000101 (-
b11000110 (-
b11000111 (-
b11001000 (-
b11001001 (-
b11001010 (-
b11001011 (-
b11001100 (-
b11001101 (-
b11001110 (-
b11001111 (-
b11010000 (-
b11010001 (-
b11010010 (-
b11010011 (-
b11010100 (-
b11010101 (-
b11010110 (-
b11010111 (-
b11011000 (-
b11011001 (-
b11011010 (-
b11011011 (-
b11011100 (-
b11011101 (-
b11011110 (-
b11011111 (-
b11100000 (-
b11100001 (-
b11100010 (-
b11100011 (-
b11100100 (-
b11100101 (-
b11100110 (-
b11100111 (-
b11101000 (-
b11101001 (-
b11101010 (-
b11101011 (-
b11101100 (-
b11101101 (-
b11101110 (-
b11101111 (-
b11110000 (-
b11110001 (-
b11110010 (-
b11110011 (-
b11110100 (-
b11110101 (-
b11110110 (-
b11110111 (-
b11111000 (-
b11111001 (-
b11111010 (-
b11111011 (-
b11111100 (-
b11111101 (-
b11111110 (-
b11111111 (-
b100000000 (-
b0 I.
b1 I.
b10 I.
b11 I.
b100 I.
b101 I.
b110 I.
b111 I.
b1000 I.
b1001 I.
b1010 I.
b1011 I.
b1100 I.
b1101 I.
b1110 I.
b1111 I.
b10000 I.
b10001 I.
b10010 I.
b10011 I.
b10100 I.
b10101 I.
b10110 I.
b10111 I.
b11000 I.
b11001 I.
b11010 I.
b11011 I.
b11100 I.
b11101 I.
b11110 I.
b11111 I.
b100000 I.
b100001 I.
b100010 I.
b100011 I.
b100100 I.
b100101 I.
b100110 I.
b100111 I.
b101000 I.
b101001 I.
b101010 I.
b101011 I.
b101100 I.
b101101 I.
b101110 I.
b101111 I.
b110000 I.
b110001 I.
b110010 I.
b110011 I.
b110100 I.
b110101 I.
b110110 I.
b110111 I.
b111000 I.
b111001 I.
b111010 I.
b111011 I.
b111100 I.
b111101 I.
b111110 I.
b111111 I.
b1000000 I.
b1000001 I.
b1000010 I.
b1000011 I.
b1000100 I.
b1000101 I.
b1000110 I.
b1000111 I.
b1001000 I.
b1001001 I.
b1001010 I.
b1001011 I.
b1001100 I.
b1001101 I.
b1001110 I.
b1001111 I.
b1010000 I.
b1010001 I.
b1010010 I.
b1010011 I.
b1010100 I.
b1010101 I.
b1010110 I.
b1010111 I.
b1011000 I.
b1011001 I.
b1011010 I.
b1011011 I.
b1011100 I.
b1011101 I.
b1011110 I.
b1011111 I.
b1100000 I.
b1100001 I.
b1100010 I.
b1100011 I.
b1100100 I.
b1100101 I.
b1100110 I.
b1100111 I.
b1101000 I.
b1101001 I.
b1101010 I.
b1101011 I.
b1101100 I.
b1101101 I.
b1101110 I.
b1101111 I.
b1110000 I.
b1110001 I.
b1110010 I.
b1110011 I.
b1110100 I.
b1110101 I.
b1110110 I.
b1110111 I.
b1111000 I.
b1111001 I.
b1111010 I.
b1111011 I.
b1111100 I.
b1111101 I.
b1111110 I.
b1111111 I.
b10000000 I.
b10000001 I.
b10000010 I.
b10000011 I.
b10000100 I.
b10000101 I.
b10000110 I.
b10000111 I.
b10001000 I.
b10001001 I.
b10001010 I.
b10001011 I.
b10001100 I.
b10001101 I.
b10001110 I.
b10001111 I.
b10010000 I.
b10010001 I.
b10010010 I.
b10010011 I.
b10010100 I.
b10010101 I.
b10010110 I.
b10010111 I.
b10011000 I.
b10011001 I.
b10011010 I.
b10011011 I.
b10011100 I.
b10011101 I.
b10011110 I.
b10011111 I.
b10100000 I.
b10100001 I.
b10100010 I.
b10100011 I.
b10100100 I.
b10100101 I.
b10100110 I.
b10100111 I.
b10101000 I.
b10101001 I.
b10101010 I.
b10101011 I.
b10101100 I.
b10101101 I.
b10101110 I.
b10101111 I.
b10110000 I.
b10110001 I.
b10110010 I.
b10110011 I.
b10110100 I.
b10110101 I.
b10110110 I.
b10110111 I.
b10111000 I.
b10111001 I.
b10111010 I.
b10111011 I.
b10111100 I.
b10111101 I.
b10111110 I.
b10111111 I.
b11000000 I.
b11000001 I.
b11000010 I.
b11000011 I.
b11000100 I.
b11000101 I.
b11000110 I.
b11000111 I.
b11001000 I.
b11001001 I.
b11001010 I.
b11001011 I.
b11001100 I.
b11001101 I.
b11001110 I.
b11001111 I.
b11010000 I.
b11010001 I.
b11010010 I.
b11010011 I.
b11010100 I.
b11010101 I.
b11010110 I.
b11010111 I.
b11011000 I.
b11011001 I.
b11011010 I.
b11011011 I.
b11011100 I.
b11011101 I.
b11011110 I.
b11011111 I.
b11100000 I.
b11100001 I.
b11100010 I.
b11100011 I.
b11100100 I.
b11100101 I.
b11100110 I.
b11100111 I.
b11101000 I.
b11101001 I.
b11101010 I.
b11101011 I.
b11101100 I.
b11101101 I.
b11101110 I.
b11101111 I.
b11110000 I.
b11110001 I.
b11110010 I.
b11110011 I.
b11110100 I.
b11110101 I.
b11110110 I.
b11110111 I.
b11111000 I.
b11111001 I.
b11111010 I.
b11111011 I.
b11111100 I.
b11111101 I.
b11111110 I.
b11111111 I.
b100000000 I.
b0 L.
b1 L.
b10 L.
b11 L.
b100 L.
b101 L.
b110 L.
b111 L.
b1000 L.
b1001 L.
b1010 L.
b1011 L.
b1100 L.
b1101 L.
b1110 L.
b1111 L.
b10000 L.
b10001 L.
b10010 L.
b10011 L.
b10100 L.
b10101 L.
b10110 L.
b10111 L.
b11000 L.
b11001 L.
b11010 L.
b11011 L.
b11100 L.
b11101 L.
b11110 L.
b11111 L.
b100000 L.
b100001 L.
b100010 L.
b100011 L.
b100100 L.
b100101 L.
b100110 L.
b100111 L.
b101000 L.
b101001 L.
b101010 L.
b101011 L.
b101100 L.
b101101 L.
b101110 L.
b101111 L.
b110000 L.
b110001 L.
b110010 L.
b110011 L.
b110100 L.
b110101 L.
b110110 L.
b110111 L.
b111000 L.
b111001 L.
b111010 L.
b111011 L.
b111100 L.
b111101 L.
b111110 L.
b111111 L.
b1000000 L.
b1000001 L.
b1000010 L.
b1000011 L.
b1000100 L.
b1000101 L.
b1000110 L.
b1000111 L.
b1001000 L.
b1001001 L.
b1001010 L.
b1001011 L.
b1001100 L.
b1001101 L.
b1001110 L.
b1001111 L.
b1010000 L.
b1010001 L.
b1010010 L.
b1010011 L.
b1010100 L.
b1010101 L.
b1010110 L.
b1010111 L.
b1011000 L.
b1011001 L.
b1011010 L.
b1011011 L.
b1011100 L.
b1011101 L.
b1011110 L.
b1011111 L.
b1100000 L.
b1100001 L.
b1100010 L.
b1100011 L.
b1100100 L.
b1100101 L.
b1100110 L.
b1100111 L.
b1101000 L.
b1101001 L.
b1101010 L.
b1101011 L.
b1101100 L.
b1101101 L.
b1101110 L.
b1101111 L.
b1110000 L.
b1110001 L.
b1110010 L.
b1110011 L.
b1110100 L.
b1110101 L.
b1110110 L.
b1110111 L.
b1111000 L.
b1111001 L.
b1111010 L.
b1111011 L.
b1111100 L.
b1111101 L.
b1111110 L.
b1111111 L.
b10000000 L.
b10000001 L.
b10000010 L.
b10000011 L.
b10000100 L.
b10000101 L.
b10000110 L.
b10000111 L.
b10001000 L.
b10001001 L.
b10001010 L.
b10001011 L.
b10001100 L.
b10001101 L.
b10001110 L.
b10001111 L.
b10010000 L.
b10010001 L.
b10010010 L.
b10010011 L.
b10010100 L.
b10010101 L.
b10010110 L.
b10010111 L.
b10011000 L.
b10011001 L.
b10011010 L.
b10011011 L.
b10011100 L.
b10011101 L.
b10011110 L.
b10011111 L.
b10100000 L.
b10100001 L.
b10100010 L.
b10100011 L.
b10100100 L.
b10100101 L.
b10100110 L.
b10100111 L.
b10101000 L.
b10101001 L.
b10101010 L.
b10101011 L.
b10101100 L.
b10101101 L.
b10101110 L.
b10101111 L.
b10110000 L.
b10110001 L.
b10110010 L.
b10110011 L.
b10110100 L.
b10110101 L.
b10110110 L.
b10110111 L.
b10111000 L.
b10111001 L.
b10111010 L.
b10111011 L.
b10111100 L.
b10111101 L.
b10111110 L.
b10111111 L.
b11000000 L.
b11000001 L.
b11000010 L.
b11000011 L.
b11000100 L.
b11000101 L.
b11000110 L.
b11000111 L.
b11001000 L.
b11001001 L.
b11001010 L.
b11001011 L.
b11001100 L.
b11001101 L.
b11001110 L.
b11001111 L.
b11010000 L.
b11010001 L.
b11010010 L.
b11010011 L.
b11010100 L.
b11010101 L.
b11010110 L.
b11010111 L.
b11011000 L.
b11011001 L.
b11011010 L.
b11011011 L.
b11011100 L.
b11011101 L.
b11011110 L.
b11011111 L.
b11100000 L.
b11100001 L.
b11100010 L.
b11100011 L.
b11100100 L.
b11100101 L.
b11100110 L.
b11100111 L.
b11101000 L.
b11101001 L.
b11101010 L.
b11101011 L.
b11101100 L.
b11101101 L.
b11101110 L.
b11101111 L.
b11110000 L.
b11110001 L.
b11110010 L.
b11110011 L.
b11110100 L.
b11110101 L.
b11110110 L.
b11110111 L.
b11111000 L.
b11111001 L.
b11111010 L.
b11111011 L.
b11111100 L.
b11111101 L.
b11111110 L.
b11111111 L.
b100000000 L.
b0 O.
b1 O.
b10 O.
b11 O.
b100 O.
b101 O.
b110 O.
b111 O.
b1000 O.
b1001 O.
b1010 O.
b1011 O.
b1100 O.
b1101 O.
b1110 O.
b1111 O.
b10000 O.
b10001 O.
b10010 O.
b10011 O.
b10100 O.
b10101 O.
b10110 O.
b10111 O.
b11000 O.
b11001 O.
b11010 O.
b11011 O.
b11100 O.
b11101 O.
b11110 O.
b11111 O.
b100000 O.
b100001 O.
b100010 O.
b100011 O.
b100100 O.
b100101 O.
b100110 O.
b100111 O.
b101000 O.
b101001 O.
b101010 O.
b101011 O.
b101100 O.
b101101 O.
b101110 O.
b101111 O.
b110000 O.
b110001 O.
b110010 O.
b110011 O.
b110100 O.
b110101 O.
b110110 O.
b110111 O.
b111000 O.
b111001 O.
b111010 O.
b111011 O.
b111100 O.
b111101 O.
b111110 O.
b111111 O.
b1000000 O.
b1000001 O.
b1000010 O.
b1000011 O.
b1000100 O.
b1000101 O.
b1000110 O.
b1000111 O.
b1001000 O.
b1001001 O.
b1001010 O.
b1001011 O.
b1001100 O.
b1001101 O.
b1001110 O.
b1001111 O.
b1010000 O.
b1010001 O.
b1010010 O.
b1010011 O.
b1010100 O.
b1010101 O.
b1010110 O.
b1010111 O.
b1011000 O.
b1011001 O.
b1011010 O.
b1011011 O.
b1011100 O.
b1011101 O.
b1011110 O.
b1011111 O.
b1100000 O.
b1100001 O.
b1100010 O.
b1100011 O.
b1100100 O.
b1100101 O.
b1100110 O.
b1100111 O.
b1101000 O.
b1101001 O.
b1101010 O.
b1101011 O.
b1101100 O.
b1101101 O.
b1101110 O.
b1101111 O.
b1110000 O.
b1110001 O.
b1110010 O.
b1110011 O.
b1110100 O.
b1110101 O.
b1110110 O.
b1110111 O.
b1111000 O.
b1111001 O.
b1111010 O.
b1111011 O.
b1111100 O.
b1111101 O.
b1111110 O.
b1111111 O.
b10000000 O.
b10000001 O.
b10000010 O.
b10000011 O.
b10000100 O.
b10000101 O.
b10000110 O.
b10000111 O.
b10001000 O.
b10001001 O.
b10001010 O.
b10001011 O.
b10001100 O.
b10001101 O.
b10001110 O.
b10001111 O.
b10010000 O.
b10010001 O.
b10010010 O.
b10010011 O.
b10010100 O.
b10010101 O.
b10010110 O.
b10010111 O.
b10011000 O.
b10011001 O.
b10011010 O.
b10011011 O.
b10011100 O.
b10011101 O.
b10011110 O.
b10011111 O.
b10100000 O.
b10100001 O.
b10100010 O.
b10100011 O.
b10100100 O.
b10100101 O.
b10100110 O.
b10100111 O.
b10101000 O.
b10101001 O.
b10101010 O.
b10101011 O.
b10101100 O.
b10101101 O.
b10101110 O.
b10101111 O.
b10110000 O.
b10110001 O.
b10110010 O.
b10110011 O.
b10110100 O.
b10110101 O.
b10110110 O.
b10110111 O.
b10111000 O.
b10111001 O.
b10111010 O.
b10111011 O.
b10111100 O.
b10111101 O.
b10111110 O.
b10111111 O.
b11000000 O.
b11000001 O.
b11000010 O.
b11000011 O.
b11000100 O.
b11000101 O.
b11000110 O.
b11000111 O.
b11001000 O.
b11001001 O.
b11001010 O.
b11001011 O.
b11001100 O.
b11001101 O.
b11001110 O.
b11001111 O.
b11010000 O.
b11010001 O.
b11010010 O.
b11010011 O.
b11010100 O.
b11010101 O.
b11010110 O.
b11010111 O.
b11011000 O.
b11011001 O.
b11011010 O.
b11011011 O.
b11011100 O.
b11011101 O.
b11011110 O.
b11011111 O.
b11100000 O.
b11100001 O.
b11100010 O.
b11100011 O.
b11100100 O.
b11100101 O.
b11100110 O.
b11100111 O.
b11101000 O.
b11101001 O.
b11101010 O.
b11101011 O.
b11101100 O.
b11101101 O.
b11101110 O.
b11101111 O.
b11110000 O.
b11110001 O.
b11110010 O.
b11110011 O.
b11110100 O.
b11110101 O.
b11110110 O.
b11110111 O.
b11111000 O.
b11111001 O.
b11111010 O.
b11111011 O.
b11111100 O.
b11111101 O.
b11111110 O.
b11111111 O.
b100000000 O.
b0 R.
b1 R.
b10 R.
b11 R.
b100 R.
b101 R.
b110 R.
b111 R.
b1000 R.
b1001 R.
b1010 R.
b1011 R.
b1100 R.
b1101 R.
b1110 R.
b1111 R.
b10000 R.
b10001 R.
b10010 R.
b10011 R.
b10100 R.
b10101 R.
b10110 R.
b10111 R.
b11000 R.
b11001 R.
b11010 R.
b11011 R.
b11100 R.
b11101 R.
b11110 R.
b11111 R.
b100000 R.
b100001 R.
b100010 R.
b100011 R.
b100100 R.
b100101 R.
b100110 R.
b100111 R.
b101000 R.
b101001 R.
b101010 R.
b101011 R.
b101100 R.
b101101 R.
b101110 R.
b101111 R.
b110000 R.
b110001 R.
b110010 R.
b110011 R.
b110100 R.
b110101 R.
b110110 R.
b110111 R.
b111000 R.
b111001 R.
b111010 R.
b111011 R.
b111100 R.
b111101 R.
b111110 R.
b111111 R.
b1000000 R.
b1000001 R.
b1000010 R.
b1000011 R.
b1000100 R.
b1000101 R.
b1000110 R.
b1000111 R.
b1001000 R.
b1001001 R.
b1001010 R.
b1001011 R.
b1001100 R.
b1001101 R.
b1001110 R.
b1001111 R.
b1010000 R.
b1010001 R.
b1010010 R.
b1010011 R.
b1010100 R.
b1010101 R.
b1010110 R.
b1010111 R.
b1011000 R.
b1011001 R.
b1011010 R.
b1011011 R.
b1011100 R.
b1011101 R.
b1011110 R.
b1011111 R.
b1100000 R.
b1100001 R.
b1100010 R.
b1100011 R.
b1100100 R.
b1100101 R.
b1100110 R.
b1100111 R.
b1101000 R.
b1101001 R.
b1101010 R.
b1101011 R.
b1101100 R.
b1101101 R.
b1101110 R.
b1101111 R.
b1110000 R.
b1110001 R.
b1110010 R.
b1110011 R.
b1110100 R.
b1110101 R.
b1110110 R.
b1110111 R.
b1111000 R.
b1111001 R.
b1111010 R.
b1111011 R.
b1111100 R.
b1111101 R.
b1111110 R.
b1111111 R.
b10000000 R.
b10000001 R.
b10000010 R.
b10000011 R.
b10000100 R.
b10000101 R.
b10000110 R.
b10000111 R.
b10001000 R.
b10001001 R.
b10001010 R.
b10001011 R.
b10001100 R.
b10001101 R.
b10001110 R.
b10001111 R.
b10010000 R.
b10010001 R.
b10010010 R.
b10010011 R.
b10010100 R.
b10010101 R.
b10010110 R.
b10010111 R.
b10011000 R.
b10011001 R.
b10011010 R.
b10011011 R.
b10011100 R.
b10011101 R.
b10011110 R.
b10011111 R.
b10100000 R.
b10100001 R.
b10100010 R.
b10100011 R.
b10100100 R.
b10100101 R.
b10100110 R.
b10100111 R.
b10101000 R.
b10101001 R.
b10101010 R.
b10101011 R.
b10101100 R.
b10101101 R.
b10101110 R.
b10101111 R.
b10110000 R.
b10110001 R.
b10110010 R.
b10110011 R.
b10110100 R.
b10110101 R.
b10110110 R.
b10110111 R.
b10111000 R.
b10111001 R.
b10111010 R.
b10111011 R.
b10111100 R.
b10111101 R.
b10111110 R.
b10111111 R.
b11000000 R.
b11000001 R.
b11000010 R.
b11000011 R.
b11000100 R.
b11000101 R.
b11000110 R.
b11000111 R.
b11001000 R.
b11001001 R.
b11001010 R.
b11001011 R.
b11001100 R.
b11001101 R.
b11001110 R.
b11001111 R.
b11010000 R.
b11010001 R.
b11010010 R.
b11010011 R.
b11010100 R.
b11010101 R.
b11010110 R.
b11010111 R.
b11011000 R.
b11011001 R.
b11011010 R.
b11011011 R.
b11011100 R.
b11011101 R.
b11011110 R.
b11011111 R.
b11100000 R.
b11100001 R.
b11100010 R.
b11100011 R.
b11100100 R.
b11100101 R.
b11100110 R.
b11100111 R.
b11101000 R.
b11101001 R.
b11101010 R.
b11101011 R.
b11101100 R.
b11101101 R.
b11101110 R.
b11101111 R.
b11110000 R.
b11110001 R.
b11110010 R.
b11110011 R.
b11110100 R.
b11110101 R.
b11110110 R.
b11110111 R.
b11111000 R.
b11111001 R.
b11111010 R.
b11111011 R.
b11111100 R.
b11111101 R.
b11111110 R.
b11111111 R.
b100000000 R.
b0 U.
b1 U.
b10 U.
b11 U.
b100 U.
b101 U.
b110 U.
b111 U.
b1000 U.
b1001 U.
b1010 U.
b1011 U.
b1100 U.
b1101 U.
b1110 U.
b1111 U.
b10000 U.
b10001 U.
b10010 U.
b10011 U.
b10100 U.
b10101 U.
b10110 U.
b10111 U.
b11000 U.
b11001 U.
b11010 U.
b11011 U.
b11100 U.
b11101 U.
b11110 U.
b11111 U.
b100000 U.
b100001 U.
b100010 U.
b100011 U.
b100100 U.
b100101 U.
b100110 U.
b100111 U.
b101000 U.
b101001 U.
b101010 U.
b101011 U.
b101100 U.
b101101 U.
b101110 U.
b101111 U.
b110000 U.
b110001 U.
b110010 U.
b110011 U.
b110100 U.
b110101 U.
b110110 U.
b110111 U.
b111000 U.
b111001 U.
b111010 U.
b111011 U.
b111100 U.
b111101 U.
b111110 U.
b111111 U.
b1000000 U.
b1000001 U.
b1000010 U.
b1000011 U.
b1000100 U.
b1000101 U.
b1000110 U.
b1000111 U.
b1001000 U.
b1001001 U.
b1001010 U.
b1001011 U.
b1001100 U.
b1001101 U.
b1001110 U.
b1001111 U.
b1010000 U.
b1010001 U.
b1010010 U.
b1010011 U.
b1010100 U.
b1010101 U.
b1010110 U.
b1010111 U.
b1011000 U.
b1011001 U.
b1011010 U.
b1011011 U.
b1011100 U.
b1011101 U.
b1011110 U.
b1011111 U.
b1100000 U.
b1100001 U.
b1100010 U.
b1100011 U.
b1100100 U.
b1100101 U.
b1100110 U.
b1100111 U.
b1101000 U.
b1101001 U.
b1101010 U.
b1101011 U.
b1101100 U.
b1101101 U.
b1101110 U.
b1101111 U.
b1110000 U.
b1110001 U.
b1110010 U.
b1110011 U.
b1110100 U.
b1110101 U.
b1110110 U.
b1110111 U.
b1111000 U.
b1111001 U.
b1111010 U.
b1111011 U.
b1111100 U.
b1111101 U.
b1111110 U.
b1111111 U.
b10000000 U.
b10000001 U.
b10000010 U.
b10000011 U.
b10000100 U.
b10000101 U.
b10000110 U.
b10000111 U.
b10001000 U.
b10001001 U.
b10001010 U.
b10001011 U.
b10001100 U.
b10001101 U.
b10001110 U.
b10001111 U.
b10010000 U.
b10010001 U.
b10010010 U.
b10010011 U.
b10010100 U.
b10010101 U.
b10010110 U.
b10010111 U.
b10011000 U.
b10011001 U.
b10011010 U.
b10011011 U.
b10011100 U.
b10011101 U.
b10011110 U.
b10011111 U.
b10100000 U.
b10100001 U.
b10100010 U.
b10100011 U.
b10100100 U.
b10100101 U.
b10100110 U.
b10100111 U.
b10101000 U.
b10101001 U.
b10101010 U.
b10101011 U.
b10101100 U.
b10101101 U.
b10101110 U.
b10101111 U.
b10110000 U.
b10110001 U.
b10110010 U.
b10110011 U.
b10110100 U.
b10110101 U.
b10110110 U.
b10110111 U.
b10111000 U.
b10111001 U.
b10111010 U.
b10111011 U.
b10111100 U.
b10111101 U.
b10111110 U.
b10111111 U.
b11000000 U.
b11000001 U.
b11000010 U.
b11000011 U.
b11000100 U.
b11000101 U.
b11000110 U.
b11000111 U.
b11001000 U.
b11001001 U.
b11001010 U.
b11001011 U.
b11001100 U.
b11001101 U.
b11001110 U.
b11001111 U.
b11010000 U.
b11010001 U.
b11010010 U.
b11010011 U.
b11010100 U.
b11010101 U.
b11010110 U.
b11010111 U.
b11011000 U.
b11011001 U.
b11011010 U.
b11011011 U.
b11011100 U.
b11011101 U.
b11011110 U.
b11011111 U.
b11100000 U.
b11100001 U.
b11100010 U.
b11100011 U.
b11100100 U.
b11100101 U.
b11100110 U.
b11100111 U.
b11101000 U.
b11101001 U.
b11101010 U.
b11101011 U.
b11101100 U.
b11101101 U.
b11101110 U.
b11101111 U.
b11110000 U.
b11110001 U.
b11110010 U.
b11110011 U.
b11110100 U.
b11110101 U.
b11110110 U.
b11110111 U.
b11111000 U.
b11111001 U.
b11111010 U.
b11111011 U.
b11111100 U.
b11111101 U.
b11111110 U.
b11111111 U.
b100000000 U.
b0 X.
b1 X.
b10 X.
b11 X.
b100 X.
b101 X.
b110 X.
b111 X.
b1000 X.
b1001 X.
b1010 X.
b1011 X.
b1100 X.
b1101 X.
b1110 X.
b1111 X.
b10000 X.
b10001 X.
b10010 X.
b10011 X.
b10100 X.
b10101 X.
b10110 X.
b10111 X.
b11000 X.
b11001 X.
b11010 X.
b11011 X.
b11100 X.
b11101 X.
b11110 X.
b11111 X.
b100000 X.
b100001 X.
b100010 X.
b100011 X.
b100100 X.
b100101 X.
b100110 X.
b100111 X.
b101000 X.
b101001 X.
b101010 X.
b101011 X.
b101100 X.
b101101 X.
b101110 X.
b101111 X.
b110000 X.
b110001 X.
b110010 X.
b110011 X.
b110100 X.
b110101 X.
b110110 X.
b110111 X.
b111000 X.
b111001 X.
b111010 X.
b111011 X.
b111100 X.
b111101 X.
b111110 X.
b111111 X.
b1000000 X.
b1000001 X.
b1000010 X.
b1000011 X.
b1000100 X.
b1000101 X.
b1000110 X.
b1000111 X.
b1001000 X.
b1001001 X.
b1001010 X.
b1001011 X.
b1001100 X.
b1001101 X.
b1001110 X.
b1001111 X.
b1010000 X.
b1010001 X.
b1010010 X.
b1010011 X.
b1010100 X.
b1010101 X.
b1010110 X.
b1010111 X.
b1011000 X.
b1011001 X.
b1011010 X.
b1011011 X.
b1011100 X.
b1011101 X.
b1011110 X.
b1011111 X.
b1100000 X.
b1100001 X.
b1100010 X.
b1100011 X.
b1100100 X.
b1100101 X.
b1100110 X.
b1100111 X.
b1101000 X.
b1101001 X.
b1101010 X.
b1101011 X.
b1101100 X.
b1101101 X.
b1101110 X.
b1101111 X.
b1110000 X.
b1110001 X.
b1110010 X.
b1110011 X.
b1110100 X.
b1110101 X.
b1110110 X.
b1110111 X.
b1111000 X.
b1111001 X.
b1111010 X.
b1111011 X.
b1111100 X.
b1111101 X.
b1111110 X.
b1111111 X.
b10000000 X.
b10000001 X.
b10000010 X.
b10000011 X.
b10000100 X.
b10000101 X.
b10000110 X.
b10000111 X.
b10001000 X.
b10001001 X.
b10001010 X.
b10001011 X.
b10001100 X.
b10001101 X.
b10001110 X.
b10001111 X.
b10010000 X.
b10010001 X.
b10010010 X.
b10010011 X.
b10010100 X.
b10010101 X.
b10010110 X.
b10010111 X.
b10011000 X.
b10011001 X.
b10011010 X.
b10011011 X.
b10011100 X.
b10011101 X.
b10011110 X.
b10011111 X.
b10100000 X.
b10100001 X.
b10100010 X.
b10100011 X.
b10100100 X.
b10100101 X.
b10100110 X.
b10100111 X.
b10101000 X.
b10101001 X.
b10101010 X.
b10101011 X.
b10101100 X.
b10101101 X.
b10101110 X.
b10101111 X.
b10110000 X.
b10110001 X.
b10110010 X.
b10110011 X.
b10110100 X.
b10110101 X.
b10110110 X.
b10110111 X.
b10111000 X.
b10111001 X.
b10111010 X.
b10111011 X.
b10111100 X.
b10111101 X.
b10111110 X.
b10111111 X.
b11000000 X.
b11000001 X.
b11000010 X.
b11000011 X.
b11000100 X.
b11000101 X.
b11000110 X.
b11000111 X.
b11001000 X.
b11001001 X.
b11001010 X.
b11001011 X.
b11001100 X.
b11001101 X.
b11001110 X.
b11001111 X.
b11010000 X.
b11010001 X.
b11010010 X.
b11010011 X.
b11010100 X.
b11010101 X.
b11010110 X.
b11010111 X.
b11011000 X.
b11011001 X.
b11011010 X.
b11011011 X.
b11011100 X.
b11011101 X.
b11011110 X.
b11011111 X.
b11100000 X.
b11100001 X.
b11100010 X.
b11100011 X.
b11100100 X.
b11100101 X.
b11100110 X.
b11100111 X.
b11101000 X.
b11101001 X.
b11101010 X.
b11101011 X.
b11101100 X.
b11101101 X.
b11101110 X.
b11101111 X.
b11110000 X.
b11110001 X.
b11110010 X.
b11110011 X.
b11110100 X.
b11110101 X.
b11110110 X.
b11110111 X.
b11111000 X.
b11111001 X.
b11111010 X.
b11111011 X.
b11111100 X.
b11111101 X.
b11111110 X.
b11111111 X.
b100000000 X.
b0 Z.
b1 Z.
b10 Z.
b11 Z.
b100 Z.
b101 Z.
b110 Z.
b111 Z.
b1000 Z.
b1001 Z.
b1010 Z.
b1011 Z.
b1100 Z.
b1101 Z.
b1110 Z.
b1111 Z.
b10000 Z.
b10001 Z.
b10010 Z.
b10011 Z.
b10100 Z.
b10101 Z.
b10110 Z.
b10111 Z.
b11000 Z.
b11001 Z.
b11010 Z.
b11011 Z.
b11100 Z.
b11101 Z.
b11110 Z.
b11111 Z.
b100000 Z.
b100001 Z.
b100010 Z.
b100011 Z.
b100100 Z.
b100101 Z.
b100110 Z.
b100111 Z.
b101000 Z.
b101001 Z.
b101010 Z.
b101011 Z.
b101100 Z.
b101101 Z.
b101110 Z.
b101111 Z.
b110000 Z.
b110001 Z.
b110010 Z.
b110011 Z.
b110100 Z.
b110101 Z.
b110110 Z.
b110111 Z.
b111000 Z.
b111001 Z.
b111010 Z.
b111011 Z.
b111100 Z.
b111101 Z.
b111110 Z.
b111111 Z.
b1000000 Z.
b1000001 Z.
b1000010 Z.
b1000011 Z.
b1000100 Z.
b1000101 Z.
b1000110 Z.
b1000111 Z.
b1001000 Z.
b1001001 Z.
b1001010 Z.
b1001011 Z.
b1001100 Z.
b1001101 Z.
b1001110 Z.
b1001111 Z.
b1010000 Z.
b1010001 Z.
b1010010 Z.
b1010011 Z.
b1010100 Z.
b1010101 Z.
b1010110 Z.
b1010111 Z.
b1011000 Z.
b1011001 Z.
b1011010 Z.
b1011011 Z.
b1011100 Z.
b1011101 Z.
b1011110 Z.
b1011111 Z.
b1100000 Z.
b1100001 Z.
b1100010 Z.
b1100011 Z.
b1100100 Z.
b1100101 Z.
b1100110 Z.
b1100111 Z.
b1101000 Z.
b1101001 Z.
b1101010 Z.
b1101011 Z.
b1101100 Z.
b1101101 Z.
b1101110 Z.
b1101111 Z.
b1110000 Z.
b1110001 Z.
b1110010 Z.
b1110011 Z.
b1110100 Z.
b1110101 Z.
b1110110 Z.
b1110111 Z.
b1111000 Z.
b1111001 Z.
b1111010 Z.
b1111011 Z.
b1111100 Z.
b1111101 Z.
b1111110 Z.
b1111111 Z.
b10000000 Z.
b10000001 Z.
b10000010 Z.
b10000011 Z.
b10000100 Z.
b10000101 Z.
b10000110 Z.
b10000111 Z.
b10001000 Z.
b10001001 Z.
b10001010 Z.
b10001011 Z.
b10001100 Z.
b10001101 Z.
b10001110 Z.
b10001111 Z.
b10010000 Z.
b10010001 Z.
b10010010 Z.
b10010011 Z.
b10010100 Z.
b10010101 Z.
b10010110 Z.
b10010111 Z.
b10011000 Z.
b10011001 Z.
b10011010 Z.
b10011011 Z.
b10011100 Z.
b10011101 Z.
b10011110 Z.
b10011111 Z.
b10100000 Z.
b10100001 Z.
b10100010 Z.
b10100011 Z.
b10100100 Z.
b10100101 Z.
b10100110 Z.
b10100111 Z.
b10101000 Z.
b10101001 Z.
b10101010 Z.
b10101011 Z.
b10101100 Z.
b10101101 Z.
b10101110 Z.
b10101111 Z.
b10110000 Z.
b10110001 Z.
b10110010 Z.
b10110011 Z.
b10110100 Z.
b10110101 Z.
b10110110 Z.
b10110111 Z.
b10111000 Z.
b10111001 Z.
b10111010 Z.
b10111011 Z.
b10111100 Z.
b10111101 Z.
b10111110 Z.
b10111111 Z.
b11000000 Z.
b11000001 Z.
b11000010 Z.
b11000011 Z.
b11000100 Z.
b11000101 Z.
b11000110 Z.
b11000111 Z.
b11001000 Z.
b11001001 Z.
b11001010 Z.
b11001011 Z.
b11001100 Z.
b11001101 Z.
b11001110 Z.
b11001111 Z.
b11010000 Z.
b11010001 Z.
b11010010 Z.
b11010011 Z.
b11010100 Z.
b11010101 Z.
b11010110 Z.
b11010111 Z.
b11011000 Z.
b11011001 Z.
b11011010 Z.
b11011011 Z.
b11011100 Z.
b11011101 Z.
b11011110 Z.
b11011111 Z.
b11100000 Z.
b11100001 Z.
b11100010 Z.
b11100011 Z.
b11100100 Z.
b11100101 Z.
b11100110 Z.
b11100111 Z.
b11101000 Z.
b11101001 Z.
b11101010 Z.
b11101011 Z.
b11101100 Z.
b11101101 Z.
b11101110 Z.
b11101111 Z.
b11110000 Z.
b11110001 Z.
b11110010 Z.
b11110011 Z.
b11110100 Z.
b11110101 Z.
b11110110 Z.
b11110111 Z.
b11111000 Z.
b11111001 Z.
b11111010 Z.
b11111011 Z.
b11111100 Z.
b11111101 Z.
b11111110 Z.
b11111111 Z.
b100000000 Z.
b0 40
b1 40
b10 40
b0 G1
b1 G1
b10 G1
b0 Z2
b1 Z2
b10 Z2
b0 m3
b1 m3
b10 m3
xiB
xgB
xeB
x?C
x=C
x;C
xsC
xqC
xoC
xID
xGD
xED
x}D
x}L
xyL
xuL
0@M
x<M
x:M
1HM
xaM
0nM
x_T
x]T
xrU
xpU
x'W
x%W
x:X
x8X
1JY
x"Z
x~Y
x|Y
xzY
xxY
xFZ
xDZ
xBZ
x@Z
x>Z
x<Z
x:Z
x8Z
x6Z
x4Z
x2Z
x0Z
x.Z
x,Z
x*Z
x(Z
1JZ
b11010 ;!
#2501
1+(
x:'
x;'
x<'
x='
x>'
x?'
x@'
xA'
xB'
xC'
xD'
xE'
xF'
xG'
xH'
xI'
x%'
x&'
x''
x('
x)'
18'
xWW
xYW
xDV
xFV
x1U
x3U
x|S
x~S
0*(
xO&
1w&
xp&
xq&
0s&
x`&
xb&
xd&
x*&
xv%
xw%
xx%
xf%
xg%
xh%
xV%
xW%
xX%
xF%
xG%
xH%
x?(
0=(
x>(
0<(
0z4
0x4
0.(
x1(
x0(
x,H
xDH
0IZ
xsF
1A
0h9
0f9
0;(
0:(
1-!
xD
xC
0SZ
0o$
xn$
0m$
xl$
xSF
xRF
xQF
xcF
xcR
xaR
x_R
xv
xt
xr
x?M
xd'
xa
0IY
xEY
xCY
x[Y
xY'
xX'
xW'
xV'
xU'
x="
x<"
x;"
x:"
x9"
1)=
xH<
x.H
x>H
x/H
xBH
x0H
xFH
0I(
0M(
0L$
0(E
xCH
x4H
x?H
x3H
x;H
x~F
xvG
x'H
x7H
x=H
x8H
xAH
x%H
xqG
xoF
1^$
1]$
1\$
1[$
0X$
0U$
1S$
0P$
x8=
xX<
xG<
xM"
xL"
xK"
xJ"
xI"
x]"
x\"
x["
xZ"
xY"
xT
xS
xR
xQ
xP
xuY
x,"
0r7
0)8
188
1S8
1S)
1*8
1!8
0z7
0(8
0L)
xuA
xtA
xsA
xrA
xqA
xAA
x@A
x?A
x>A
x=A
x7=
xF=
xh<
xW<
xV<
1B9
1A9
1@9
1?9
0<9
099
179
049
1a9
1_9
1]9
1[9
0U9
0O9
1K9
0E9
xE=
xD=
xR=
xx<
xg<
xf<
xU<
x`A
x^A
x\A
xZA
xXA
x6B
x4B
x2B
x0B
x.B
xC=
xQ=
xP=
x#<
xw<
xv<
xe<
xO=
x"<
x!<
xW@
xU@
xS@
xQ@
xO@
xu<
x~;
xo?
xm?
xk?
xi?
xg?
x4@
x2@
x0@
x.@
x,@
xL?
xJ?
xH?
xF?
xD?
0h@
0g@
0e@
0d@
0b@
1,*
1,!
0n4
1p4
1t4
b0x01 {4
0mX
1gX
0gX
1mX
0B)
1/*
1=+
1*5
x"5
1p,
1D.
xT)
x*!
0p4
0t4
1n4
b0 {4
0n4
1p4
1t4
xv4
b0x0x {4
x*5
xC)
x2(
xf!
xg8
xf8
xe8
xd8
x\8
x^$
x]$
x\$
x[$
xS$
xm)
x"9
x88
xS8
xS)
xB9
xA9
x@9
x?9
x79
xa9
x_9
x]9
x[9
xK9
#2550
09!
06!
0+5
0'5
0#5
0}4
0"F
0|E
0xE
0tE
0pE
0lE
0hE
0dE
0`E
0\E
0XE
0TE
0PE
0LE
0HE
0DE
0@E
0<E
08E
04E
00E
0"N
0|M
0xM
0tM
0pM
0$Y
0~X
0zX
0vX
0\Z
0XZ
0TZ
0PZ
0LZ
#2600
19!
16!
1+5
1'5
1#5
1}4
1"F
1|E
1xE
1tE
1pE
1lE
1hE
1dE
1`E
1\E
1XE
1TE
1PE
1LE
1HE
1DE
1@E
1<E
18E
14E
10E
1"N
1|M
1xM
1tM
1pM
1$Y
1~X
1zX
1vX
1\Z
1XZ
1TZ
1PZ
1LZ
0VZ
x%5
x-5
0J(
0N(
xn)
b0 u,
b1 u,
b10 u,
b11 u,
b100 u,
b101 u,
b110 u,
b111 u,
b1000 u,
b1001 u,
b1010 u,
b1011 u,
b1100 u,
b1101 u,
b1110 u,
b1111 u,
b10000 u,
b10001 u,
b10010 u,
b10011 u,
b10100 u,
b10101 u,
b10110 u,
b10111 u,
b11000 u,
b11001 u,
b11010 u,
b11011 u,
b11100 u,
b11101 u,
b11110 u,
b11111 u,
b100000 u,
b100001 u,
b100010 u,
b100011 u,
b100100 u,
b100101 u,
b100110 u,
b100111 u,
b101000 u,
b101001 u,
b101010 u,
b101011 u,
b101100 u,
b101101 u,
b101110 u,
b101111 u,
b110000 u,
b110001 u,
b110010 u,
b110011 u,
b110100 u,
b110101 u,
b110110 u,
b110111 u,
b111000 u,
b111001 u,
b111010 u,
b111011 u,
b111100 u,
b111101 u,
b111110 u,
b111111 u,
b1000000 u,
b1000001 u,
b1000010 u,
b1000011 u,
b1000100 u,
b1000101 u,
b1000110 u,
b1000111 u,
b1001000 u,
b1001001 u,
b1001010 u,
b1001011 u,
b1001100 u,
b1001101 u,
b1001110 u,
b1001111 u,
b1010000 u,
b1010001 u,
b1010010 u,
b1010011 u,
b1010100 u,
b1010101 u,
b1010110 u,
b1010111 u,
b1011000 u,
b1011001 u,
b1011010 u,
b1011011 u,
b1011100 u,
b1011101 u,
b1011110 u,
b1011111 u,
b1100000 u,
b1100001 u,
b1100010 u,
b1100011 u,
b1100100 u,
b1100101 u,
b1100110 u,
b1100111 u,
b1101000 u,
b1101001 u,
b1101010 u,
b1101011 u,
b1101100 u,
b1101101 u,
b1101110 u,
b1101111 u,
b1110000 u,
b1110001 u,
b1110010 u,
b1110011 u,
b1110100 u,
b1110101 u,
b1110110 u,
b1110111 u,
b1111000 u,
b1111001 u,
b1111010 u,
b1111011 u,
b1111100 u,
b1111101 u,
b1111110 u,
b1111111 u,
b10000000 u,
b10000001 u,
b10000010 u,
b10000011 u,
b10000100 u,
b10000101 u,
b10000110 u,
b10000111 u,
b10001000 u,
b10001001 u,
b10001010 u,
b10001011 u,
b10001100 u,
b10001101 u,
b10001110 u,
b10001111 u,
b10010000 u,
b10010001 u,
b10010010 u,
b10010011 u,
b10010100 u,
b10010101 u,
b10010110 u,
b10010111 u,
b10011000 u,
b10011001 u,
b10011010 u,
b10011011 u,
b10011100 u,
b10011101 u,
b10011110 u,
b10011111 u,
b10100000 u,
b10100001 u,
b10100010 u,
b10100011 u,
b10100100 u,
b10100101 u,
b10100110 u,
b10100111 u,
b10101000 u,
b10101001 u,
b10101010 u,
b10101011 u,
b10101100 u,
b10101101 u,
b10101110 u,
b10101111 u,
b10110000 u,
b10110001 u,
b10110010 u,
b10110011 u,
b10110100 u,
b10110101 u,
b10110110 u,
b10110111 u,
b10111000 u,
b10111001 u,
b10111010 u,
b10111011 u,
b10111100 u,
b10111101 u,
b10111110 u,
b10111111 u,
b11000000 u,
b11000001 u,
b11000010 u,
b11000011 u,
b11000100 u,
b11000101 u,
b11000110 u,
b11000111 u,
b11001000 u,
b11001001 u,
b11001010 u,
b11001011 u,
b11001100 u,
b11001101 u,
b11001110 u,
b11001111 u,
b11010000 u,
b11010001 u,
b11010010 u,
b11010011 u,
b11010100 u,
b11010101 u,
b11010110 u,
b11010111 u,
b11011000 u,
b11011001 u,
b11011010 u,
b11011011 u,
b11011100 u,
b11011101 u,
b11011110 u,
b11011111 u,
b11100000 u,
b11100001 u,
b11100010 u,
b11100011 u,
b11100100 u,
b11100101 u,
b11100110 u,
b11100111 u,
b11101000 u,
b11101001 u,
b11101010 u,
b11101011 u,
b11101100 u,
b11101101 u,
b11101110 u,
b11101111 u,
b11110000 u,
b11110001 u,
b11110010 u,
b11110011 u,
b11110100 u,
b11110101 u,
b11110110 u,
b11110111 u,
b11111000 u,
b11111001 u,
b11111010 u,
b11111011 u,
b11111100 u,
b11111101 u,
b11111110 u,
b11111111 u,
b100000000 u,
b0 x,
b1 x,
b10 x,
b11 x,
b100 x,
b101 x,
b110 x,
b111 x,
b1000 x,
b1001 x,
b1010 x,
b1011 x,
b1100 x,
b1101 x,
b1110 x,
b1111 x,
b10000 x,
b10001 x,
b10010 x,
b10011 x,
b10100 x,
b10101 x,
b10110 x,
b10111 x,
b11000 x,
b11001 x,
b11010 x,
b11011 x,
b11100 x,
b11101 x,
b11110 x,
b11111 x,
b100000 x,
b100001 x,
b100010 x,
b100011 x,
b100100 x,
b100101 x,
b100110 x,
b100111 x,
b101000 x,
b101001 x,
b101010 x,
b101011 x,
b101100 x,
b101101 x,
b101110 x,
b101111 x,
b110000 x,
b110001 x,
b110010 x,
b110011 x,
b110100 x,
b110101 x,
b110110 x,
b110111 x,
b111000 x,
b111001 x,
b111010 x,
b111011 x,
b111100 x,
b111101 x,
b111110 x,
b111111 x,
b1000000 x,
b1000001 x,
b1000010 x,
b1000011 x,
b1000100 x,
b1000101 x,
b1000110 x,
b1000111 x,
b1001000 x,
b1001001 x,
b1001010 x,
b1001011 x,
b1001100 x,
b1001101 x,
b1001110 x,
b1001111 x,
b1010000 x,
b1010001 x,
b1010010 x,
b1010011 x,
b1010100 x,
b1010101 x,
b1010110 x,
b1010111 x,
b1011000 x,
b1011001 x,
b1011010 x,
b1011011 x,
b1011100 x,
b1011101 x,
b1011110 x,
b1011111 x,
b1100000 x,
b1100001 x,
b1100010 x,
b1100011 x,
b1100100 x,
b1100101 x,
b1100110 x,
b1100111 x,
b1101000 x,
b1101001 x,
b1101010 x,
b1101011 x,
b1101100 x,
b1101101 x,
b1101110 x,
b1101111 x,
b1110000 x,
b1110001 x,
b1110010 x,
b1110011 x,
b1110100 x,
b1110101 x,
b1110110 x,
b1110111 x,
b1111000 x,
b1111001 x,
b1111010 x,
b1111011 x,
b1111100 x,
b1111101 x,
b1111110 x,
b1111111 x,
b10000000 x,
b10000001 x,
b10000010 x,
b10000011 x,
b10000100 x,
b10000101 x,
b10000110 x,
b10000111 x,
b10001000 x,
b10001001 x,
b10001010 x,
b10001011 x,
b10001100 x,
b10001101 x,
b10001110 x,
b10001111 x,
b10010000 x,
b10010001 x,
b10010010 x,
b10010011 x,
b10010100 x,
b10010101 x,
b10010110 x,
b10010111 x,
b10011000 x,
b10011001 x,
b10011010 x,
b10011011 x,
b10011100 x,
b10011101 x,
b10011110 x,
b10011111 x,
b10100000 x,
b10100001 x,
b10100010 x,
b10100011 x,
b10100100 x,
b10100101 x,
b10100110 x,
b10100111 x,
b10101000 x,
b10101001 x,
b10101010 x,
b10101011 x,
b10101100 x,
b10101101 x,
b10101110 x,
b10101111 x,
b10110000 x,
b10110001 x,
b10110010 x,
b10110011 x,
b10110100 x,
b10110101 x,
b10110110 x,
b10110111 x,
b10111000 x,
b10111001 x,
b10111010 x,
b10111011 x,
b10111100 x,
b10111101 x,
b10111110 x,
b10111111 x,
b11000000 x,
b11000001 x,
b11000010 x,
b11000011 x,
b11000100 x,
b11000101 x,
b11000110 x,
b11000111 x,
b11001000 x,
b11001001 x,
b11001010 x,
b11001011 x,
b11001100 x,
b11001101 x,
b11001110 x,
b11001111 x,
b11010000 x,
b11010001 x,
b11010010 x,
b11010011 x,
b11010100 x,
b11010101 x,
b11010110 x,
b11010111 x,
b11011000 x,
b11011001 x,
b11011010 x,
b11011011 x,
b11011100 x,
b11011101 x,
b11011110 x,
b11011111 x,
b11100000 x,
b11100001 x,
b11100010 x,
b11100011 x,
b11100100 x,
b11100101 x,
b11100110 x,
b11100111 x,
b11101000 x,
b11101001 x,
b11101010 x,
b11101011 x,
b11101100 x,
b11101101 x,
b11101110 x,
b11101111 x,
b11110000 x,
b11110001 x,
b11110010 x,
b11110011 x,
b11110100 x,
b11110101 x,
b11110110 x,
b11110111 x,
b11111000 x,
b11111001 x,
b11111010 x,
b11111011 x,
b11111100 x,
b11111101 x,
b11111110 x,
b11111111 x,
b100000000 x,
b0 {,
b1 {,
b10 {,
b11 {,
b100 {,
b101 {,
b110 {,
b111 {,
b1000 {,
b1001 {,
b1010 {,
b1011 {,
b1100 {,
b1101 {,
b1110 {,
b1111 {,
b10000 {,
b10001 {,
b10010 {,
b10011 {,
b10100 {,
b10101 {,
b10110 {,
b10111 {,
b11000 {,
b11001 {,
b11010 {,
b11011 {,
b11100 {,
b11101 {,
b11110 {,
b11111 {,
b100000 {,
b100001 {,
b100010 {,
b100011 {,
b100100 {,
b100101 {,
b100110 {,
b100111 {,
b101000 {,
b101001 {,
b101010 {,
b101011 {,
b101100 {,
b101101 {,
b101110 {,
b101111 {,
b110000 {,
b110001 {,
b110010 {,
b110011 {,
b110100 {,
b110101 {,
b110110 {,
b110111 {,
b111000 {,
b111001 {,
b111010 {,
b111011 {,
b111100 {,
b111101 {,
b111110 {,
b111111 {,
b1000000 {,
b1000001 {,
b1000010 {,
b1000011 {,
b1000100 {,
b1000101 {,
b1000110 {,
b1000111 {,
b1001000 {,
b1001001 {,
b1001010 {,
b1001011 {,
b1001100 {,
b1001101 {,
b1001110 {,
b1001111 {,
b1010000 {,
b1010001 {,
b1010010 {,
b1010011 {,
b1010100 {,
b1010101 {,
b1010110 {,
b1010111 {,
b1011000 {,
b1011001 {,
b1011010 {,
b1011011 {,
b1011100 {,
b1011101 {,
b1011110 {,
b1011111 {,
b1100000 {,
b1100001 {,
b1100010 {,
b1100011 {,
b1100100 {,
b1100101 {,
b1100110 {,
b1100111 {,
b1101000 {,
b1101001 {,
b1101010 {,
b1101011 {,
b1101100 {,
b1101101 {,
b1101110 {,
b1101111 {,
b1110000 {,
b1110001 {,
b1110010 {,
b1110011 {,
b1110100 {,
b1110101 {,
b1110110 {,
b1110111 {,
b1111000 {,
b1111001 {,
b1111010 {,
b1111011 {,
b1111100 {,
b1111101 {,
b1111110 {,
b1111111 {,
b10000000 {,
b10000001 {,
b10000010 {,
b10000011 {,
b10000100 {,
b10000101 {,
b10000110 {,
b10000111 {,
b10001000 {,
b10001001 {,
b10001010 {,
b10001011 {,
b10001100 {,
b10001101 {,
b10001110 {,
b10001111 {,
b10010000 {,
b10010001 {,
b10010010 {,
b10010011 {,
b10010100 {,
b10010101 {,
b10010110 {,
b10010111 {,
b10011000 {,
b10011001 {,
b10011010 {,
b10011011 {,
b10011100 {,
b10011101 {,
b10011110 {,
b10011111 {,
b10100000 {,
b10100001 {,
b10100010 {,
b10100011 {,
b10100100 {,
b10100101 {,
b10100110 {,
b10100111 {,
b10101000 {,
b10101001 {,
b10101010 {,
b10101011 {,
b10101100 {,
b10101101 {,
b10101110 {,
b10101111 {,
b10110000 {,
b10110001 {,
b10110010 {,
b10110011 {,
b10110100 {,
b10110101 {,
b10110110 {,
b10110111 {,
b10111000 {,
b10111001 {,
b10111010 {,
b10111011 {,
b10111100 {,
b10111101 {,
b10111110 {,
b10111111 {,
b11000000 {,
b11000001 {,
b11000010 {,
b11000011 {,
b11000100 {,
b11000101 {,
b11000110 {,
b11000111 {,
b11001000 {,
b11001001 {,
b11001010 {,
b11001011 {,
b11001100 {,
b11001101 {,
b11001110 {,
b11001111 {,
b11010000 {,
b11010001 {,
b11010010 {,
b11010011 {,
b11010100 {,
b11010101 {,
b11010110 {,
b11010111 {,
b11011000 {,
b11011001 {,
b11011010 {,
b11011011 {,
b11011100 {,
b11011101 {,
b11011110 {,
b11011111 {,
b11100000 {,
b11100001 {,
b11100010 {,
b11100011 {,
b11100100 {,
b11100101 {,
b11100110 {,
b11100111 {,
b11101000 {,
b11101001 {,
b11101010 {,
b11101011 {,
b11101100 {,
b11101101 {,
b11101110 {,
b11101111 {,
b11110000 {,
b11110001 {,
b11110010 {,
b11110011 {,
b11110100 {,
b11110101 {,
b11110110 {,
b11110111 {,
b11111000 {,
b11111001 {,
b11111010 {,
b11111011 {,
b11111100 {,
b11111101 {,
b11111110 {,
b11111111 {,
b100000000 {,
b0 ~,
b1 ~,
b10 ~,
b11 ~,
b100 ~,
b101 ~,
b110 ~,
b111 ~,
b1000 ~,
b1001 ~,
b1010 ~,
b1011 ~,
b1100 ~,
b1101 ~,
b1110 ~,
b1111 ~,
b10000 ~,
b10001 ~,
b10010 ~,
b10011 ~,
b10100 ~,
b10101 ~,
b10110 ~,
b10111 ~,
b11000 ~,
b11001 ~,
b11010 ~,
b11011 ~,
b11100 ~,
b11101 ~,
b11110 ~,
b11111 ~,
b100000 ~,
b100001 ~,
b100010 ~,
b100011 ~,
b100100 ~,
b100101 ~,
b100110 ~,
b100111 ~,
b101000 ~,
b101001 ~,
b101010 ~,
b101011 ~,
b101100 ~,
b101101 ~,
b101110 ~,
b101111 ~,
b110000 ~,
b110001 ~,
b110010 ~,
b110011 ~,
b110100 ~,
b110101 ~,
b110110 ~,
b110111 ~,
b111000 ~,
b111001 ~,
b111010 ~,
b111011 ~,
b111100 ~,
b111101 ~,
b111110 ~,
b111111 ~,
b1000000 ~,
b1000001 ~,
b1000010 ~,
b1000011 ~,
b1000100 ~,
b1000101 ~,
b1000110 ~,
b1000111 ~,
b1001000 ~,
b1001001 ~,
b1001010 ~,
b1001011 ~,
b1001100 ~,
b1001101 ~,
b1001110 ~,
b1001111 ~,
b1010000 ~,
b1010001 ~,
b1010010 ~,
b1010011 ~,
b1010100 ~,
b1010101 ~,
b1010110 ~,
b1010111 ~,
b1011000 ~,
b1011001 ~,
b1011010 ~,
b1011011 ~,
b1011100 ~,
b1011101 ~,
b1011110 ~,
b1011111 ~,
b1100000 ~,
b1100001 ~,
b1100010 ~,
b1100011 ~,
b1100100 ~,
b1100101 ~,
b1100110 ~,
b1100111 ~,
b1101000 ~,
b1101001 ~,
b1101010 ~,
b1101011 ~,
b1101100 ~,
b1101101 ~,
b1101110 ~,
b1101111 ~,
b1110000 ~,
b1110001 ~,
b1110010 ~,
b1110011 ~,
b1110100 ~,
b1110101 ~,
b1110110 ~,
b1110111 ~,
b1111000 ~,
b1111001 ~,
b1111010 ~,
b1111011 ~,
b1111100 ~,
b1111101 ~,
b1111110 ~,
b1111111 ~,
b10000000 ~,
b10000001 ~,
b10000010 ~,
b10000011 ~,
b10000100 ~,
b10000101 ~,
b10000110 ~,
b10000111 ~,
b10001000 ~,
b10001001 ~,
b10001010 ~,
b10001011 ~,
b10001100 ~,
b10001101 ~,
b10001110 ~,
b10001111 ~,
b10010000 ~,
b10010001 ~,
b10010010 ~,
b10010011 ~,
b10010100 ~,
b10010101 ~,
b10010110 ~,
b10010111 ~,
b10011000 ~,
b10011001 ~,
b10011010 ~,
b10011011 ~,
b10011100 ~,
b10011101 ~,
b10011110 ~,
b10011111 ~,
b10100000 ~,
b10100001 ~,
b10100010 ~,
b10100011 ~,
b10100100 ~,
b10100101 ~,
b10100110 ~,
b10100111 ~,
b10101000 ~,
b10101001 ~,
b10101010 ~,
b10101011 ~,
b10101100 ~,
b10101101 ~,
b10101110 ~,
b10101111 ~,
b10110000 ~,
b10110001 ~,
b10110010 ~,
b10110011 ~,
b10110100 ~,
b10110101 ~,
b10110110 ~,
b10110111 ~,
b10111000 ~,
b10111001 ~,
b10111010 ~,
b10111011 ~,
b10111100 ~,
b10111101 ~,
b10111110 ~,
b10111111 ~,
b11000000 ~,
b11000001 ~,
b11000010 ~,
b11000011 ~,
b11000100 ~,
b11000101 ~,
b11000110 ~,
b11000111 ~,
b11001000 ~,
b11001001 ~,
b11001010 ~,
b11001011 ~,
b11001100 ~,
b11001101 ~,
b11001110 ~,
b11001111 ~,
b11010000 ~,
b11010001 ~,
b11010010 ~,
b11010011 ~,
b11010100 ~,
b11010101 ~,
b11010110 ~,
b11010111 ~,
b11011000 ~,
b11011001 ~,
b11011010 ~,
b11011011 ~,
b11011100 ~,
b11011101 ~,
b11011110 ~,
b11011111 ~,
b11100000 ~,
b11100001 ~,
b11100010 ~,
b11100011 ~,
b11100100 ~,
b11100101 ~,
b11100110 ~,
b11100111 ~,
b11101000 ~,
b11101001 ~,
b11101010 ~,
b11101011 ~,
b11101100 ~,
b11101101 ~,
b11101110 ~,
b11101111 ~,
b11110000 ~,
b11110001 ~,
b11110010 ~,
b11110011 ~,
b11110100 ~,
b11110101 ~,
b11110110 ~,
b11110111 ~,
b11111000 ~,
b11111001 ~,
b11111010 ~,
b11111011 ~,
b11111100 ~,
b11111101 ~,
b11111110 ~,
b11111111 ~,
b100000000 ~,
b0 #-
b1 #-
b10 #-
b11 #-
b100 #-
b101 #-
b110 #-
b111 #-
b1000 #-
b1001 #-
b1010 #-
b1011 #-
b1100 #-
b1101 #-
b1110 #-
b1111 #-
b10000 #-
b10001 #-
b10010 #-
b10011 #-
b10100 #-
b10101 #-
b10110 #-
b10111 #-
b11000 #-
b11001 #-
b11010 #-
b11011 #-
b11100 #-
b11101 #-
b11110 #-
b11111 #-
b100000 #-
b100001 #-
b100010 #-
b100011 #-
b100100 #-
b100101 #-
b100110 #-
b100111 #-
b101000 #-
b101001 #-
b101010 #-
b101011 #-
b101100 #-
b101101 #-
b101110 #-
b101111 #-
b110000 #-
b110001 #-
b110010 #-
b110011 #-
b110100 #-
b110101 #-
b110110 #-
b110111 #-
b111000 #-
b111001 #-
b111010 #-
b111011 #-
b111100 #-
b111101 #-
b111110 #-
b111111 #-
b1000000 #-
b1000001 #-
b1000010 #-
b1000011 #-
b1000100 #-
b1000101 #-
b1000110 #-
b1000111 #-
b1001000 #-
b1001001 #-
b1001010 #-
b1001011 #-
b1001100 #-
b1001101 #-
b1001110 #-
b1001111 #-
b1010000 #-
b1010001 #-
b1010010 #-
b1010011 #-
b1010100 #-
b1010101 #-
b1010110 #-
b1010111 #-
b1011000 #-
b1011001 #-
b1011010 #-
b1011011 #-
b1011100 #-
b1011101 #-
b1011110 #-
b1011111 #-
b1100000 #-
b1100001 #-
b1100010 #-
b1100011 #-
b1100100 #-
b1100101 #-
b1100110 #-
b1100111 #-
b1101000 #-
b1101001 #-
b1101010 #-
b1101011 #-
b1101100 #-
b1101101 #-
b1101110 #-
b1101111 #-
b1110000 #-
b1110001 #-
b1110010 #-
b1110011 #-
b1110100 #-
b1110101 #-
b1110110 #-
b1110111 #-
b1111000 #-
b1111001 #-
b1111010 #-
b1111011 #-
b1111100 #-
b1111101 #-
b1111110 #-
b1111111 #-
b10000000 #-
b10000001 #-
b10000010 #-
b10000011 #-
b10000100 #-
b10000101 #-
b10000110 #-
b10000111 #-
b10001000 #-
b10001001 #-
b10001010 #-
b10001011 #-
b10001100 #-
b10001101 #-
b10001110 #-
b10001111 #-
b10010000 #-
b10010001 #-
b10010010 #-
b10010011 #-
b10010100 #-
b10010101 #-
b10010110 #-
b10010111 #-
b10011000 #-
b10011001 #-
b10011010 #-
b10011011 #-
b10011100 #-
b10011101 #-
b10011110 #-
b10011111 #-
b10100000 #-
b10100001 #-
b10100010 #-
b10100011 #-
b10100100 #-
b10100101 #-
b10100110 #-
b10100111 #-
b10101000 #-
b10101001 #-
b10101010 #-
b10101011 #-
b10101100 #-
b10101101 #-
b10101110 #-
b10101111 #-
b10110000 #-
b10110001 #-
b10110010 #-
b10110011 #-
b10110100 #-
b10110101 #-
b10110110 #-
b10110111 #-
b10111000 #-
b10111001 #-
b10111010 #-
b10111011 #-
b10111100 #-
b10111101 #-
b10111110 #-
b10111111 #-
b11000000 #-
b11000001 #-
b11000010 #-
b11000011 #-
b11000100 #-
b11000101 #-
b11000110 #-
b11000111 #-
b11001000 #-
b11001001 #-
b11001010 #-
b11001011 #-
b11001100 #-
b11001101 #-
b11001110 #-
b11001111 #-
b11010000 #-
b11010001 #-
b11010010 #-
b11010011 #-
b11010100 #-
b11010101 #-
b11010110 #-
b11010111 #-
b11011000 #-
b11011001 #-
b11011010 #-
b11011011 #-
b11011100 #-
b11011101 #-
b11011110 #-
b11011111 #-
b11100000 #-
b11100001 #-
b11100010 #-
b11100011 #-
b11100100 #-
b11100101 #-
b11100110 #-
b11100111 #-
b11101000 #-
b11101001 #-
b11101010 #-
b11101011 #-
b11101100 #-
b11101101 #-
b11101110 #-
b11101111 #-
b11110000 #-
b11110001 #-
b11110010 #-
b11110011 #-
b11110100 #-
b11110101 #-
b11110110 #-
b11110111 #-
b11111000 #-
b11111001 #-
b11111010 #-
b11111011 #-
b11111100 #-
b11111101 #-
b11111110 #-
b11111111 #-
b100000000 #-
b0 &-
b1 &-
b10 &-
b11 &-
b100 &-
b101 &-
b110 &-
b111 &-
b1000 &-
b1001 &-
b1010 &-
b1011 &-
b1100 &-
b1101 &-
b1110 &-
b1111 &-
b10000 &-
b10001 &-
b10010 &-
b10011 &-
b10100 &-
b10101 &-
b10110 &-
b10111 &-
b11000 &-
b11001 &-
b11010 &-
b11011 &-
b11100 &-
b11101 &-
b11110 &-
b11111 &-
b100000 &-
b100001 &-
b100010 &-
b100011 &-
b100100 &-
b100101 &-
b100110 &-
b100111 &-
b101000 &-
b101001 &-
b101010 &-
b101011 &-
b101100 &-
b101101 &-
b101110 &-
b101111 &-
b110000 &-
b110001 &-
b110010 &-
b110011 &-
b110100 &-
b110101 &-
b110110 &-
b110111 &-
b111000 &-
b111001 &-
b111010 &-
b111011 &-
b111100 &-
b111101 &-
b111110 &-
b111111 &-
b1000000 &-
b1000001 &-
b1000010 &-
b1000011 &-
b1000100 &-
b1000101 &-
b1000110 &-
b1000111 &-
b1001000 &-
b1001001 &-
b1001010 &-
b1001011 &-
b1001100 &-
b1001101 &-
b1001110 &-
b1001111 &-
b1010000 &-
b1010001 &-
b1010010 &-
b1010011 &-
b1010100 &-
b1010101 &-
b1010110 &-
b1010111 &-
b1011000 &-
b1011001 &-
b1011010 &-
b1011011 &-
b1011100 &-
b1011101 &-
b1011110 &-
b1011111 &-
b1100000 &-
b1100001 &-
b1100010 &-
b1100011 &-
b1100100 &-
b1100101 &-
b1100110 &-
b1100111 &-
b1101000 &-
b1101001 &-
b1101010 &-
b1101011 &-
b1101100 &-
b1101101 &-
b1101110 &-
b1101111 &-
b1110000 &-
b1110001 &-
b1110010 &-
b1110011 &-
b1110100 &-
b1110101 &-
b1110110 &-
b1110111 &-
b1111000 &-
b1111001 &-
b1111010 &-
b1111011 &-
b1111100 &-
b1111101 &-
b1111110 &-
b1111111 &-
b10000000 &-
b10000001 &-
b10000010 &-
b10000011 &-
b10000100 &-
b10000101 &-
b10000110 &-
b10000111 &-
b10001000 &-
b10001001 &-
b10001010 &-
b10001011 &-
b10001100 &-
b10001101 &-
b10001110 &-
b10001111 &-
b10010000 &-
b10010001 &-
b10010010 &-
b10010011 &-
b10010100 &-
b10010101 &-
b10010110 &-
b10010111 &-
b10011000 &-
b10011001 &-
b10011010 &-
b10011011 &-
b10011100 &-
b10011101 &-
b10011110 &-
b10011111 &-
b10100000 &-
b10100001 &-
b10100010 &-
b10100011 &-
b10100100 &-
b10100101 &-
b10100110 &-
b10100111 &-
b10101000 &-
b10101001 &-
b10101010 &-
b10101011 &-
b10101100 &-
b10101101 &-
b10101110 &-
b10101111 &-
b10110000 &-
b10110001 &-
b10110010 &-
b10110011 &-
b10110100 &-
b10110101 &-
b10110110 &-
b10110111 &-
b10111000 &-
b10111001 &-
b10111010 &-
b10111011 &-
b10111100 &-
b10111101 &-
b10111110 &-
b10111111 &-
b11000000 &-
b11000001 &-
b11000010 &-
b11000011 &-
b11000100 &-
b11000101 &-
b11000110 &-
b11000111 &-
b11001000 &-
b11001001 &-
b11001010 &-
b11001011 &-
b11001100 &-
b11001101 &-
b11001110 &-
b11001111 &-
b11010000 &-
b11010001 &-
b11010010 &-
b11010011 &-
b11010100 &-
b11010101 &-
b11010110 &-
b11010111 &-
b11011000 &-
b11011001 &-
b11011010 &-
b11011011 &-
b11011100 &-
b11011101 &-
b11011110 &-
b11011111 &-
b11100000 &-
b11100001 &-
b11100010 &-
b11100011 &-
b11100100 &-
b11100101 &-
b11100110 &-
b11100111 &-
b11101000 &-
b11101001 &-
b11101010 &-
b11101011 &-
b11101100 &-
b11101101 &-
b11101110 &-
b11101111 &-
b11110000 &-
b11110001 &-
b11110010 &-
b11110011 &-
b11110100 &-
b11110101 &-
b11110110 &-
b11110111 &-
b11111000 &-
b11111001 &-
b11111010 &-
b11111011 &-
b11111100 &-
b11111101 &-
b11111110 &-
b11111111 &-
b100000000 &-
b0 (-
b1 (-
b10 (-
b11 (-
b100 (-
b101 (-
b110 (-
b111 (-
b1000 (-
b1001 (-
b1010 (-
b1011 (-
b1100 (-
b1101 (-
b1110 (-
b1111 (-
b10000 (-
b10001 (-
b10010 (-
b10011 (-
b10100 (-
b10101 (-
b10110 (-
b10111 (-
b11000 (-
b11001 (-
b11010 (-
b11011 (-
b11100 (-
b11101 (-
b11110 (-
b11111 (-
b100000 (-
b100001 (-
b100010 (-
b100011 (-
b100100 (-
b100101 (-
b100110 (-
b100111 (-
b101000 (-
b101001 (-
b101010 (-
b101011 (-
b101100 (-
b101101 (-
b101110 (-
b101111 (-
b110000 (-
b110001 (-
b110010 (-
b110011 (-
b110100 (-
b110101 (-
b110110 (-
b110111 (-
b111000 (-
b111001 (-
b111010 (-
b111011 (-
b111100 (-
b111101 (-
b111110 (-
b111111 (-
b1000000 (-
b1000001 (-
b1000010 (-
b1000011 (-
b1000100 (-
b1000101 (-
b1000110 (-
b1000111 (-
b1001000 (-
b1001001 (-
b1001010 (-
b1001011 (-
b1001100 (-
b1001101 (-
b1001110 (-
b1001111 (-
b1010000 (-
b1010001 (-
b1010010 (-
b1010011 (-
b1010100 (-
b1010101 (-
b1010110 (-
b1010111 (-
b1011000 (-
b1011001 (-
b1011010 (-
b1011011 (-
b1011100 (-
b1011101 (-
b1011110 (-
b1011111 (-
b1100000 (-
b1100001 (-
b1100010 (-
b1100011 (-
b1100100 (-
b1100101 (-
b1100110 (-
b1100111 (-
b1101000 (-
b1101001 (-
b1101010 (-
b1101011 (-
b1101100 (-
b1101101 (-
b1101110 (-
b1101111 (-
b1110000 (-
b1110001 (-
b1110010 (-
b1110011 (-
b1110100 (-
b1110101 (-
b1110110 (-
b1110111 (-
b1111000 (-
b1111001 (-
b1111010 (-
b1111011 (-
b1111100 (-
b1111101 (-
b1111110 (-
b1111111 (-
b10000000 (-
b10000001 (-
b10000010 (-
b10000011 (-
b10000100 (-
b10000101 (-
b10000110 (-
b10000111 (-
b10001000 (-
b10001001 (-
b10001010 (-
b10001011 (-
b10001100 (-
b10001101 (-
b10001110 (-
b10001111 (-
b10010000 (-
b10010001 (-
b10010010 (-
b10010011 (-
b10010100 (-
b10010101 (-
b10010110 (-
b10010111 (-
b10011000 (-
b10011001 (-
b10011010 (-
b10011011 (-
b10011100 (-
b10011101 (-
b10011110 (-
b10011111 (-
b10100000 (-
b10100001 (-
b10100010 (-
b10100011 (-
b10100100 (-
b10100101 (-
b10100110 (-
b10100111 (-
b10101000 (-
b10101001 (-
b10101010 (-
b10101011 (-
b10101100 (-
b10101101 (-
b10101110 (-
b10101111 (-
b10110000 (-
b10110001 (-
b10110010 (-
b10110011 (-
b10110100 (-
b10110101 (-
b10110110 (-
b10110111 (-
b10111000 (-
b10111001 (-
b10111010 (-
b10111011 (-
b10111100 (-
b10111101 (-
b10111110 (-
b10111111 (-
b11000000 (-
b11000001 (-
b11000010 (-
b11000011 (-
b11000100 (-
b11000101 (-
b11000110 (-
b11000111 (-
b11001000 (-
b11001001 (-
b11001010 (-
b11001011 (-
b11001100 (-
b11001101 (-
b11001110 (-
b11001111 (-
b11010000 (-
b11010001 (-
b11010010 (-
b11010011 (-
b11010100 (-
b11010101 (-
b11010110 (-
b11010111 (-
b11011000 (-
b11011001 (-
b11011010 (-
b11011011 (-
b11011100 (-
b11011101 (-
b11011110 (-
b11011111 (-
b11100000 (-
b11100001 (-
b11100010 (-
b11100011 (-
b11100100 (-
b11100101 (-
b11100110 (-
b11100111 (-
b11101000 (-
b11101001 (-
b11101010 (-
b11101011 (-
b11101100 (-
b11101101 (-
b11101110 (-
b11101111 (-
b11110000 (-
b11110001 (-
b11110010 (-
b11110011 (-
b11110100 (-
b11110101 (-
b11110110 (-
b11110111 (-
b11111000 (-
b11111001 (-
b11111010 (-
b11111011 (-
b11111100 (-
b11111101 (-
b11111110 (-
b11111111 (-
b100000000 (-
b0 I.
b1 I.
b10 I.
b11 I.
b100 I.
b101 I.
b110 I.
b111 I.
b1000 I.
b1001 I.
b1010 I.
b1011 I.
b1100 I.
b1101 I.
b1110 I.
b1111 I.
b10000 I.
b10001 I.
b10010 I.
b10011 I.
b10100 I.
b10101 I.
b10110 I.
b10111 I.
b11000 I.
b11001 I.
b11010 I.
b11011 I.
b11100 I.
b11101 I.
b11110 I.
b11111 I.
b100000 I.
b100001 I.
b100010 I.
b100011 I.
b100100 I.
b100101 I.
b100110 I.
b100111 I.
b101000 I.
b101001 I.
b101010 I.
b101011 I.
b101100 I.
b101101 I.
b101110 I.
b101111 I.
b110000 I.
b110001 I.
b110010 I.
b110011 I.
b110100 I.
b110101 I.
b110110 I.
b110111 I.
b111000 I.
b111001 I.
b111010 I.
b111011 I.
b111100 I.
b111101 I.
b111110 I.
b111111 I.
b1000000 I.
b1000001 I.
b1000010 I.
b1000011 I.
b1000100 I.
b1000101 I.
b1000110 I.
b1000111 I.
b1001000 I.
b1001001 I.
b1001010 I.
b1001011 I.
b1001100 I.
b1001101 I.
b1001110 I.
b1001111 I.
b1010000 I.
b1010001 I.
b1010010 I.
b1010011 I.
b1010100 I.
b1010101 I.
b1010110 I.
b1010111 I.
b1011000 I.
b1011001 I.
b1011010 I.
b1011011 I.
b1011100 I.
b1011101 I.
b1011110 I.
b1011111 I.
b1100000 I.
b1100001 I.
b1100010 I.
b1100011 I.
b1100100 I.
b1100101 I.
b1100110 I.
b1100111 I.
b1101000 I.
b1101001 I.
b1101010 I.
b1101011 I.
b1101100 I.
b1101101 I.
b1101110 I.
b1101111 I.
b1110000 I.
b1110001 I.
b1110010 I.
b1110011 I.
b1110100 I.
b1110101 I.
b1110110 I.
b1110111 I.
b1111000 I.
b1111001 I.
b1111010 I.
b1111011 I.
b1111100 I.
b1111101 I.
b1111110 I.
b1111111 I.
b10000000 I.
b10000001 I.
b10000010 I.
b10000011 I.
b10000100 I.
b10000101 I.
b10000110 I.
b10000111 I.
b10001000 I.
b10001001 I.
b10001010 I.
b10001011 I.
b10001100 I.
b10001101 I.
b10001110 I.
b10001111 I.
b10010000 I.
b10010001 I.
b10010010 I.
b10010011 I.
b10010100 I.
b10010101 I.
b10010110 I.
b10010111 I.
b10011000 I.
b10011001 I.
b10011010 I.
b10011011 I.
b10011100 I.
b10011101 I.
b10011110 I.
b10011111 I.
b10100000 I.
b10100001 I.
b10100010 I.
b10100011 I.
b10100100 I.
b10100101 I.
b10100110 I.
b10100111 I.
b10101000 I.
b10101001 I.
b10101010 I.
b10101011 I.
b10101100 I.
b10101101 I.
b10101110 I.
b10101111 I.
b10110000 I.
b10110001 I.
b10110010 I.
b10110011 I.
b10110100 I.
b10110101 I.
b10110110 I.
b10110111 I.
b10111000 I.
b10111001 I.
b10111010 I.
b10111011 I.
b10111100 I.
b10111101 I.
b10111110 I.
b10111111 I.
b11000000 I.
b11000001 I.
b11000010 I.
b11000011 I.
b11000100 I.
b11000101 I.
b11000110 I.
b11000111 I.
b11001000 I.
b11001001 I.
b11001010 I.
b11001011 I.
b11001100 I.
b11001101 I.
b11001110 I.
b11001111 I.
b11010000 I.
b11010001 I.
b11010010 I.
b11010011 I.
b11010100 I.
b11010101 I.
b11010110 I.
b11010111 I.
b11011000 I.
b11011001 I.
b11011010 I.
b11011011 I.
b11011100 I.
b11011101 I.
b11011110 I.
b11011111 I.
b11100000 I.
b11100001 I.
b11100010 I.
b11100011 I.
b11100100 I.
b11100101 I.
b11100110 I.
b11100111 I.
b11101000 I.
b11101001 I.
b11101010 I.
b11101011 I.
b11101100 I.
b11101101 I.
b11101110 I.
b11101111 I.
b11110000 I.
b11110001 I.
b11110010 I.
b11110011 I.
b11110100 I.
b11110101 I.
b11110110 I.
b11110111 I.
b11111000 I.
b11111001 I.
b11111010 I.
b11111011 I.
b11111100 I.
b11111101 I.
b11111110 I.
b11111111 I.
b100000000 I.
b0 L.
b1 L.
b10 L.
b11 L.
b100 L.
b101 L.
b110 L.
b111 L.
b1000 L.
b1001 L.
b1010 L.
b1011 L.
b1100 L.
b1101 L.
b1110 L.
b1111 L.
b10000 L.
b10001 L.
b10010 L.
b10011 L.
b10100 L.
b10101 L.
b10110 L.
b10111 L.
b11000 L.
b11001 L.
b11010 L.
b11011 L.
b11100 L.
b11101 L.
b11110 L.
b11111 L.
b100000 L.
b100001 L.
b100010 L.
b100011 L.
b100100 L.
b100101 L.
b100110 L.
b100111 L.
b101000 L.
b101001 L.
b101010 L.
b101011 L.
b101100 L.
b101101 L.
b101110 L.
b101111 L.
b110000 L.
b110001 L.
b110010 L.
b110011 L.
b110100 L.
b110101 L.
b110110 L.
b110111 L.
b111000 L.
b111001 L.
b111010 L.
b111011 L.
b111100 L.
b111101 L.
b111110 L.
b111111 L.
b1000000 L.
b1000001 L.
b1000010 L.
b1000011 L.
b1000100 L.
b1000101 L.
b1000110 L.
b1000111 L.
b1001000 L.
b1001001 L.
b1001010 L.
b1001011 L.
b1001100 L.
b1001101 L.
b1001110 L.
b1001111 L.
b1010000 L.
b1010001 L.
b1010010 L.
b1010011 L.
b1010100 L.
b1010101 L.
b1010110 L.
b1010111 L.
b1011000 L.
b1011001 L.
b1011010 L.
b1011011 L.
b1011100 L.
b1011101 L.
b1011110 L.
b1011111 L.
b1100000 L.
b1100001 L.
b1100010 L.
b1100011 L.
b1100100 L.
b1100101 L.
b1100110 L.
b1100111 L.
b1101000 L.
b1101001 L.
b1101010 L.
b1101011 L.
b1101100 L.
b1101101 L.
b1101110 L.
b1101111 L.
b1110000 L.
b1110001 L.
b1110010 L.
b1110011 L.
b1110100 L.
b1110101 L.
b1110110 L.
b1110111 L.
b1111000 L.
b1111001 L.
b1111010 L.
b1111011 L.
b1111100 L.
b1111101 L.
b1111110 L.
b1111111 L.
b10000000 L.
b10000001 L.
b10000010 L.
b10000011 L.
b10000100 L.
b10000101 L.
b10000110 L.
b10000111 L.
b10001000 L.
b10001001 L.
b10001010 L.
b10001011 L.
b10001100 L.
b10001101 L.
b10001110 L.
b10001111 L.
b10010000 L.
b10010001 L.
b10010010 L.
b10010011 L.
b10010100 L.
b10010101 L.
b10010110 L.
b10010111 L.
b10011000 L.
b10011001 L.
b10011010 L.
b10011011 L.
b10011100 L.
b10011101 L.
b10011110 L.
b10011111 L.
b10100000 L.
b10100001 L.
b10100010 L.
b10100011 L.
b10100100 L.
b10100101 L.
b10100110 L.
b10100111 L.
b10101000 L.
b10101001 L.
b10101010 L.
b10101011 L.
b10101100 L.
b10101101 L.
b10101110 L.
b10101111 L.
b10110000 L.
b10110001 L.
b10110010 L.
b10110011 L.
b10110100 L.
b10110101 L.
b10110110 L.
b10110111 L.
b10111000 L.
b10111001 L.
b10111010 L.
b10111011 L.
b10111100 L.
b10111101 L.
b10111110 L.
b10111111 L.
b11000000 L.
b11000001 L.
b11000010 L.
b11000011 L.
b11000100 L.
b11000101 L.
b11000110 L.
b11000111 L.
b11001000 L.
b11001001 L.
b11001010 L.
b11001011 L.
b11001100 L.
b11001101 L.
b11001110 L.
b11001111 L.
b11010000 L.
b11010001 L.
b11010010 L.
b11010011 L.
b11010100 L.
b11010101 L.
b11010110 L.
b11010111 L.
b11011000 L.
b11011001 L.
b11011010 L.
b11011011 L.
b11011100 L.
b11011101 L.
b11011110 L.
b11011111 L.
b11100000 L.
b11100001 L.
b11100010 L.
b11100011 L.
b11100100 L.
b11100101 L.
b11100110 L.
b11100111 L.
b11101000 L.
b11101001 L.
b11101010 L.
b11101011 L.
b11101100 L.
b11101101 L.
b11101110 L.
b11101111 L.
b11110000 L.
b11110001 L.
b11110010 L.
b11110011 L.
b11110100 L.
b11110101 L.
b11110110 L.
b11110111 L.
b11111000 L.
b11111001 L.
b11111010 L.
b11111011 L.
b11111100 L.
b11111101 L.
b11111110 L.
b11111111 L.
b100000000 L.
b0 O.
b1 O.
b10 O.
b11 O.
b100 O.
b101 O.
b110 O.
b111 O.
b1000 O.
b1001 O.
b1010 O.
b1011 O.
b1100 O.
b1101 O.
b1110 O.
b1111 O.
b10000 O.
b10001 O.
b10010 O.
b10011 O.
b10100 O.
b10101 O.
b10110 O.
b10111 O.
b11000 O.
b11001 O.
b11010 O.
b11011 O.
b11100 O.
b11101 O.
b11110 O.
b11111 O.
b100000 O.
b100001 O.
b100010 O.
b100011 O.
b100100 O.
b100101 O.
b100110 O.
b100111 O.
b101000 O.
b101001 O.
b101010 O.
b101011 O.
b101100 O.
b101101 O.
b101110 O.
b101111 O.
b110000 O.
b110001 O.
b110010 O.
b110011 O.
b110100 O.
b110101 O.
b110110 O.
b110111 O.
b111000 O.
b111001 O.
b111010 O.
b111011 O.
b111100 O.
b111101 O.
b111110 O.
b111111 O.
b1000000 O.
b1000001 O.
b1000010 O.
b1000011 O.
b1000100 O.
b1000101 O.
b1000110 O.
b1000111 O.
b1001000 O.
b1001001 O.
b1001010 O.
b1001011 O.
b1001100 O.
b1001101 O.
b1001110 O.
b1001111 O.
b1010000 O.
b1010001 O.
b1010010 O.
b1010011 O.
b1010100 O.
b1010101 O.
b1010110 O.
b1010111 O.
b1011000 O.
b1011001 O.
b1011010 O.
b1011011 O.
b1011100 O.
b1011101 O.
b1011110 O.
b1011111 O.
b1100000 O.
b1100001 O.
b1100010 O.
b1100011 O.
b1100100 O.
b1100101 O.
b1100110 O.
b1100111 O.
b1101000 O.
b1101001 O.
b1101010 O.
b1101011 O.
b1101100 O.
b1101101 O.
b1101110 O.
b1101111 O.
b1110000 O.
b1110001 O.
b1110010 O.
b1110011 O.
b1110100 O.
b1110101 O.
b1110110 O.
b1110111 O.
b1111000 O.
b1111001 O.
b1111010 O.
b1111011 O.
b1111100 O.
b1111101 O.
b1111110 O.
b1111111 O.
b10000000 O.
b10000001 O.
b10000010 O.
b10000011 O.
b10000100 O.
b10000101 O.
b10000110 O.
b10000111 O.
b10001000 O.
b10001001 O.
b10001010 O.
b10001011 O.
b10001100 O.
b10001101 O.
b10001110 O.
b10001111 O.
b10010000 O.
b10010001 O.
b10010010 O.
b10010011 O.
b10010100 O.
b10010101 O.
b10010110 O.
b10010111 O.
b10011000 O.
b10011001 O.
b10011010 O.
b10011011 O.
b10011100 O.
b10011101 O.
b10011110 O.
b10011111 O.
b10100000 O.
b10100001 O.
b10100010 O.
b10100011 O.
b10100100 O.
b10100101 O.
b10100110 O.
b10100111 O.
b10101000 O.
b10101001 O.
b10101010 O.
b10101011 O.
b10101100 O.
b10101101 O.
b10101110 O.
b10101111 O.
b10110000 O.
b10110001 O.
b10110010 O.
b10110011 O.
b10110100 O.
b10110101 O.
b10110110 O.
b10110111 O.
b10111000 O.
b10111001 O.
b10111010 O.
b10111011 O.
b10111100 O.
b10111101 O.
b10111110 O.
b10111111 O.
b11000000 O.
b11000001 O.
b11000010 O.
b11000011 O.
b11000100 O.
b11000101 O.
b11000110 O.
b11000111 O.
b11001000 O.
b11001001 O.
b11001010 O.
b11001011 O.
b11001100 O.
b11001101 O.
b11001110 O.
b11001111 O.
b11010000 O.
b11010001 O.
b11010010 O.
b11010011 O.
b11010100 O.
b11010101 O.
b11010110 O.
b11010111 O.
b11011000 O.
b11011001 O.
b11011010 O.
b11011011 O.
b11011100 O.
b11011101 O.
b11011110 O.
b11011111 O.
b11100000 O.
b11100001 O.
b11100010 O.
b11100011 O.
b11100100 O.
b11100101 O.
b11100110 O.
b11100111 O.
b11101000 O.
b11101001 O.
b11101010 O.
b11101011 O.
b11101100 O.
b11101101 O.
b11101110 O.
b11101111 O.
b11110000 O.
b11110001 O.
b11110010 O.
b11110011 O.
b11110100 O.
b11110101 O.
b11110110 O.
b11110111 O.
b11111000 O.
b11111001 O.
b11111010 O.
b11111011 O.
b11111100 O.
b11111101 O.
b11111110 O.
b11111111 O.
b100000000 O.
b0 R.
b1 R.
b10 R.
b11 R.
b100 R.
b101 R.
b110 R.
b111 R.
b1000 R.
b1001 R.
b1010 R.
b1011 R.
b1100 R.
b1101 R.
b1110 R.
b1111 R.
b10000 R.
b10001 R.
b10010 R.
b10011 R.
b10100 R.
b10101 R.
b10110 R.
b10111 R.
b11000 R.
b11001 R.
b11010 R.
b11011 R.
b11100 R.
b11101 R.
b11110 R.
b11111 R.
b100000 R.
b100001 R.
b100010 R.
b100011 R.
b100100 R.
b100101 R.
b100110 R.
b100111 R.
b101000 R.
b101001 R.
b101010 R.
b101011 R.
b101100 R.
b101101 R.
b101110 R.
b101111 R.
b110000 R.
b110001 R.
b110010 R.
b110011 R.
b110100 R.
b110101 R.
b110110 R.
b110111 R.
b111000 R.
b111001 R.
b111010 R.
b111011 R.
b111100 R.
b111101 R.
b111110 R.
b111111 R.
b1000000 R.
b1000001 R.
b1000010 R.
b1000011 R.
b1000100 R.
b1000101 R.
b1000110 R.
b1000111 R.
b1001000 R.
b1001001 R.
b1001010 R.
b1001011 R.
b1001100 R.
b1001101 R.
b1001110 R.
b1001111 R.
b1010000 R.
b1010001 R.
b1010010 R.
b1010011 R.
b1010100 R.
b1010101 R.
b1010110 R.
b1010111 R.
b1011000 R.
b1011001 R.
b1011010 R.
b1011011 R.
b1011100 R.
b1011101 R.
b1011110 R.
b1011111 R.
b1100000 R.
b1100001 R.
b1100010 R.
b1100011 R.
b1100100 R.
b1100101 R.
b1100110 R.
b1100111 R.
b1101000 R.
b1101001 R.
b1101010 R.
b1101011 R.
b1101100 R.
b1101101 R.
b1101110 R.
b1101111 R.
b1110000 R.
b1110001 R.
b1110010 R.
b1110011 R.
b1110100 R.
b1110101 R.
b1110110 R.
b1110111 R.
b1111000 R.
b1111001 R.
b1111010 R.
b1111011 R.
b1111100 R.
b1111101 R.
b1111110 R.
b1111111 R.
b10000000 R.
b10000001 R.
b10000010 R.
b10000011 R.
b10000100 R.
b10000101 R.
b10000110 R.
b10000111 R.
b10001000 R.
b10001001 R.
b10001010 R.
b10001011 R.
b10001100 R.
b10001101 R.
b10001110 R.
b10001111 R.
b10010000 R.
b10010001 R.
b10010010 R.
b10010011 R.
b10010100 R.
b10010101 R.
b10010110 R.
b10010111 R.
b10011000 R.
b10011001 R.
b10011010 R.
b10011011 R.
b10011100 R.
b10011101 R.
b10011110 R.
b10011111 R.
b10100000 R.
b10100001 R.
b10100010 R.
b10100011 R.
b10100100 R.
b10100101 R.
b10100110 R.
b10100111 R.
b10101000 R.
b10101001 R.
b10101010 R.
b10101011 R.
b10101100 R.
b10101101 R.
b10101110 R.
b10101111 R.
b10110000 R.
b10110001 R.
b10110010 R.
b10110011 R.
b10110100 R.
b10110101 R.
b10110110 R.
b10110111 R.
b10111000 R.
b10111001 R.
b10111010 R.
b10111011 R.
b10111100 R.
b10111101 R.
b10111110 R.
b10111111 R.
b11000000 R.
b11000001 R.
b11000010 R.
b11000011 R.
b11000100 R.
b11000101 R.
b11000110 R.
b11000111 R.
b11001000 R.
b11001001 R.
b11001010 R.
b11001011 R.
b11001100 R.
b11001101 R.
b11001110 R.
b11001111 R.
b11010000 R.
b11010001 R.
b11010010 R.
b11010011 R.
b11010100 R.
b11010101 R.
b11010110 R.
b11010111 R.
b11011000 R.
b11011001 R.
b11011010 R.
b11011011 R.
b11011100 R.
b11011101 R.
b11011110 R.
b11011111 R.
b11100000 R.
b11100001 R.
b11100010 R.
b11100011 R.
b11100100 R.
b11100101 R.
b11100110 R.
b11100111 R.
b11101000 R.
b11101001 R.
b11101010 R.
b11101011 R.
b11101100 R.
b11101101 R.
b11101110 R.
b11101111 R.
b11110000 R.
b11110001 R.
b11110010 R.
b11110011 R.
b11110100 R.
b11110101 R.
b11110110 R.
b11110111 R.
b11111000 R.
b11111001 R.
b11111010 R.
b11111011 R.
b11111100 R.
b11111101 R.
b11111110 R.
b11111111 R.
b100000000 R.
b0 U.
b1 U.
b10 U.
b11 U.
b100 U.
b101 U.
b110 U.
b111 U.
b1000 U.
b1001 U.
b1010 U.
b1011 U.
b1100 U.
b1101 U.
b1110 U.
b1111 U.
b10000 U.
b10001 U.
b10010 U.
b10011 U.
b10100 U.
b10101 U.
b10110 U.
b10111 U.
b11000 U.
b11001 U.
b11010 U.
b11011 U.
b11100 U.
b11101 U.
b11110 U.
b11111 U.
b100000 U.
b100001 U.
b100010 U.
b100011 U.
b100100 U.
b100101 U.
b100110 U.
b100111 U.
b101000 U.
b101001 U.
b101010 U.
b101011 U.
b101100 U.
b101101 U.
b101110 U.
b101111 U.
b110000 U.
b110001 U.
b110010 U.
b110011 U.
b110100 U.
b110101 U.
b110110 U.
b110111 U.
b111000 U.
b111001 U.
b111010 U.
b111011 U.
b111100 U.
b111101 U.
b111110 U.
b111111 U.
b1000000 U.
b1000001 U.
b1000010 U.
b1000011 U.
b1000100 U.
b1000101 U.
b1000110 U.
b1000111 U.
b1001000 U.
b1001001 U.
b1001010 U.
b1001011 U.
b1001100 U.
b1001101 U.
b1001110 U.
b1001111 U.
b1010000 U.
b1010001 U.
b1010010 U.
b1010011 U.
b1010100 U.
b1010101 U.
b1010110 U.
b1010111 U.
b1011000 U.
b1011001 U.
b1011010 U.
b1011011 U.
b1011100 U.
b1011101 U.
b1011110 U.
b1011111 U.
b1100000 U.
b1100001 U.
b1100010 U.
b1100011 U.
b1100100 U.
b1100101 U.
b1100110 U.
b1100111 U.
b1101000 U.
b1101001 U.
b1101010 U.
b1101011 U.
b1101100 U.
b1101101 U.
b1101110 U.
b1101111 U.
b1110000 U.
b1110001 U.
b1110010 U.
b1110011 U.
b1110100 U.
b1110101 U.
b1110110 U.
b1110111 U.
b1111000 U.
b1111001 U.
b1111010 U.
b1111011 U.
b1111100 U.
b1111101 U.
b1111110 U.
b1111111 U.
b10000000 U.
b10000001 U.
b10000010 U.
b10000011 U.
b10000100 U.
b10000101 U.
b10000110 U.
b10000111 U.
b10001000 U.
b10001001 U.
b10001010 U.
b10001011 U.
b10001100 U.
b10001101 U.
b10001110 U.
b10001111 U.
b10010000 U.
b10010001 U.
b10010010 U.
b10010011 U.
b10010100 U.
b10010101 U.
b10010110 U.
b10010111 U.
b10011000 U.
b10011001 U.
b10011010 U.
b10011011 U.
b10011100 U.
b10011101 U.
b10011110 U.
b10011111 U.
b10100000 U.
b10100001 U.
b10100010 U.
b10100011 U.
b10100100 U.
b10100101 U.
b10100110 U.
b10100111 U.
b10101000 U.
b10101001 U.
b10101010 U.
b10101011 U.
b10101100 U.
b10101101 U.
b10101110 U.
b10101111 U.
b10110000 U.
b10110001 U.
b10110010 U.
b10110011 U.
b10110100 U.
b10110101 U.
b10110110 U.
b10110111 U.
b10111000 U.
b10111001 U.
b10111010 U.
b10111011 U.
b10111100 U.
b10111101 U.
b10111110 U.
b10111111 U.
b11000000 U.
b11000001 U.
b11000010 U.
b11000011 U.
b11000100 U.
b11000101 U.
b11000110 U.
b11000111 U.
b11001000 U.
b11001001 U.
b11001010 U.
b11001011 U.
b11001100 U.
b11001101 U.
b11001110 U.
b11001111 U.
b11010000 U.
b11010001 U.
b11010010 U.
b11010011 U.
b11010100 U.
b11010101 U.
b11010110 U.
b11010111 U.
b11011000 U.
b11011001 U.
b11011010 U.
b11011011 U.
b11011100 U.
b11011101 U.
b11011110 U.
b11011111 U.
b11100000 U.
b11100001 U.
b11100010 U.
b11100011 U.
b11100100 U.
b11100101 U.
b11100110 U.
b11100111 U.
b11101000 U.
b11101001 U.
b11101010 U.
b11101011 U.
b11101100 U.
b11101101 U.
b11101110 U.
b11101111 U.
b11110000 U.
b11110001 U.
b11110010 U.
b11110011 U.
b11110100 U.
b11110101 U.
b11110110 U.
b11110111 U.
b11111000 U.
b11111001 U.
b11111010 U.
b11111011 U.
b11111100 U.
b11111101 U.
b11111110 U.
b11111111 U.
b100000000 U.
b0 X.
b1 X.
b10 X.
b11 X.
b100 X.
b101 X.
b110 X.
b111 X.
b1000 X.
b1001 X.
b1010 X.
b1011 X.
b1100 X.
b1101 X.
b1110 X.
b1111 X.
b10000 X.
b10001 X.
b10010 X.
b10011 X.
b10100 X.
b10101 X.
b10110 X.
b10111 X.
b11000 X.
b11001 X.
b11010 X.
b11011 X.
b11100 X.
b11101 X.
b11110 X.
b11111 X.
b100000 X.
b100001 X.
b100010 X.
b100011 X.
b100100 X.
b100101 X.
b100110 X.
b100111 X.
b101000 X.
b101001 X.
b101010 X.
b101011 X.
b101100 X.
b101101 X.
b101110 X.
b101111 X.
b110000 X.
b110001 X.
b110010 X.
b110011 X.
b110100 X.
b110101 X.
b110110 X.
b110111 X.
b111000 X.
b111001 X.
b111010 X.
b111011 X.
b111100 X.
b111101 X.
b111110 X.
b111111 X.
b1000000 X.
b1000001 X.
b1000010 X.
b1000011 X.
b1000100 X.
b1000101 X.
b1000110 X.
b1000111 X.
b1001000 X.
b1001001 X.
b1001010 X.
b1001011 X.
b1001100 X.
b1001101 X.
b1001110 X.
b1001111 X.
b1010000 X.
b1010001 X.
b1010010 X.
b1010011 X.
b1010100 X.
b1010101 X.
b1010110 X.
b1010111 X.
b1011000 X.
b1011001 X.
b1011010 X.
b1011011 X.
b1011100 X.
b1011101 X.
b1011110 X.
b1011111 X.
b1100000 X.
b1100001 X.
b1100010 X.
b1100011 X.
b1100100 X.
b1100101 X.
b1100110 X.
b1100111 X.
b1101000 X.
b1101001 X.
b1101010 X.
b1101011 X.
b1101100 X.
b1101101 X.
b1101110 X.
b1101111 X.
b1110000 X.
b1110001 X.
b1110010 X.
b1110011 X.
b1110100 X.
b1110101 X.
b1110110 X.
b1110111 X.
b1111000 X.
b1111001 X.
b1111010 X.
b1111011 X.
b1111100 X.
b1111101 X.
b1111110 X.
b1111111 X.
b10000000 X.
b10000001 X.
b10000010 X.
b10000011 X.
b10000100 X.
b10000101 X.
b10000110 X.
b10000111 X.
b10001000 X.
b10001001 X.
b10001010 X.
b10001011 X.
b10001100 X.
b10001101 X.
b10001110 X.
b10001111 X.
b10010000 X.
b10010001 X.
b10010010 X.
b10010011 X.
b10010100 X.
b10010101 X.
b10010110 X.
b10010111 X.
b10011000 X.
b10011001 X.
b10011010 X.
b10011011 X.
b10011100 X.
b10011101 X.
b10011110 X.
b10011111 X.
b10100000 X.
b10100001 X.
b10100010 X.
b10100011 X.
b10100100 X.
b10100101 X.
b10100110 X.
b10100111 X.
b10101000 X.
b10101001 X.
b10101010 X.
b10101011 X.
b10101100 X.
b10101101 X.
b10101110 X.
b10101111 X.
b10110000 X.
b10110001 X.
b10110010 X.
b10110011 X.
b10110100 X.
b10110101 X.
b10110110 X.
b10110111 X.
b10111000 X.
b10111001 X.
b10111010 X.
b10111011 X.
b10111100 X.
b10111101 X.
b10111110 X.
b10111111 X.
b11000000 X.
b11000001 X.
b11000010 X.
b11000011 X.
b11000100 X.
b11000101 X.
b11000110 X.
b11000111 X.
b11001000 X.
b11001001 X.
b11001010 X.
b11001011 X.
b11001100 X.
b11001101 X.
b11001110 X.
b11001111 X.
b11010000 X.
b11010001 X.
b11010010 X.
b11010011 X.
b11010100 X.
b11010101 X.
b11010110 X.
b11010111 X.
b11011000 X.
b11011001 X.
b11011010 X.
b11011011 X.
b11011100 X.
b11011101 X.
b11011110 X.
b11011111 X.
b11100000 X.
b11100001 X.
b11100010 X.
b11100011 X.
b11100100 X.
b11100101 X.
b11100110 X.
b11100111 X.
b11101000 X.
b11101001 X.
b11101010 X.
b11101011 X.
b11101100 X.
b11101101 X.
b11101110 X.
b11101111 X.
b11110000 X.
b11110001 X.
b11110010 X.
b11110011 X.
b11110100 X.
b11110101 X.
b11110110 X.
b11110111 X.
b11111000 X.
b11111001 X.
b11111010 X.
b11111011 X.
b11111100 X.
b11111101 X.
b11111110 X.
b11111111 X.
b100000000 X.
b0 Z.
b1 Z.
b10 Z.
b11 Z.
b100 Z.
b101 Z.
b110 Z.
b111 Z.
b1000 Z.
b1001 Z.
b1010 Z.
b1011 Z.
b1100 Z.
b1101 Z.
b1110 Z.
b1111 Z.
b10000 Z.
b10001 Z.
b10010 Z.
b10011 Z.
b10100 Z.
b10101 Z.
b10110 Z.
b10111 Z.
b11000 Z.
b11001 Z.
b11010 Z.
b11011 Z.
b11100 Z.
b11101 Z.
b11110 Z.
b11111 Z.
b100000 Z.
b100001 Z.
b100010 Z.
b100011 Z.
b100100 Z.
b100101 Z.
b100110 Z.
b100111 Z.
b101000 Z.
b101001 Z.
b101010 Z.
b101011 Z.
b101100 Z.
b101101 Z.
b101110 Z.
b101111 Z.
b110000 Z.
b110001 Z.
b110010 Z.
b110011 Z.
b110100 Z.
b110101 Z.
b110110 Z.
b110111 Z.
b111000 Z.
b111001 Z.
b111010 Z.
b111011 Z.
b111100 Z.
b111101 Z.
b111110 Z.
b111111 Z.
b1000000 Z.
b1000001 Z.
b1000010 Z.
b1000011 Z.
b1000100 Z.
b1000101 Z.
b1000110 Z.
b1000111 Z.
b1001000 Z.
b1001001 Z.
b1001010 Z.
b1001011 Z.
b1001100 Z.
b1001101 Z.
b1001110 Z.
b1001111 Z.
b1010000 Z.
b1010001 Z.
b1010010 Z.
b1010011 Z.
b1010100 Z.
b1010101 Z.
b1010110 Z.
b1010111 Z.
b1011000 Z.
b1011001 Z.
b1011010 Z.
b1011011 Z.
b1011100 Z.
b1011101 Z.
b1011110 Z.
b1011111 Z.
b1100000 Z.
b1100001 Z.
b1100010 Z.
b1100011 Z.
b1100100 Z.
b1100101 Z.
b1100110 Z.
b1100111 Z.
b1101000 Z.
b1101001 Z.
b1101010 Z.
b1101011 Z.
b1101100 Z.
b1101101 Z.
b1101110 Z.
b1101111 Z.
b1110000 Z.
b1110001 Z.
b1110010 Z.
b1110011 Z.
b1110100 Z.
b1110101 Z.
b1110110 Z.
b1110111 Z.
b1111000 Z.
b1111001 Z.
b1111010 Z.
b1111011 Z.
b1111100 Z.
b1111101 Z.
b1111110 Z.
b1111111 Z.
b10000000 Z.
b10000001 Z.
b10000010 Z.
b10000011 Z.
b10000100 Z.
b10000101 Z.
b10000110 Z.
b10000111 Z.
b10001000 Z.
b10001001 Z.
b10001010 Z.
b10001011 Z.
b10001100 Z.
b10001101 Z.
b10001110 Z.
b10001111 Z.
b10010000 Z.
b10010001 Z.
b10010010 Z.
b10010011 Z.
b10010100 Z.
b10010101 Z.
b10010110 Z.
b10010111 Z.
b10011000 Z.
b10011001 Z.
b10011010 Z.
b10011011 Z.
b10011100 Z.
b10011101 Z.
b10011110 Z.
b10011111 Z.
b10100000 Z.
b10100001 Z.
b10100010 Z.
b10100011 Z.
b10100100 Z.
b10100101 Z.
b10100110 Z.
b10100111 Z.
b10101000 Z.
b10101001 Z.
b10101010 Z.
b10101011 Z.
b10101100 Z.
b10101101 Z.
b10101110 Z.
b10101111 Z.
b10110000 Z.
b10110001 Z.
b10110010 Z.
b10110011 Z.
b10110100 Z.
b10110101 Z.
b10110110 Z.
b10110111 Z.
b10111000 Z.
b10111001 Z.
b10111010 Z.
b10111011 Z.
b10111100 Z.
b10111101 Z.
b10111110 Z.
b10111111 Z.
b11000000 Z.
b11000001 Z.
b11000010 Z.
b11000011 Z.
b11000100 Z.
b11000101 Z.
b11000110 Z.
b11000111 Z.
b11001000 Z.
b11001001 Z.
b11001010 Z.
b11001011 Z.
b11001100 Z.
b11001101 Z.
b11001110 Z.
b11001111 Z.
b11010000 Z.
b11010001 Z.
b11010010 Z.
b11010011 Z.
b11010100 Z.
b11010101 Z.
b11010110 Z.
b11010111 Z.
b11011000 Z.
b11011001 Z.
b11011010 Z.
b11011011 Z.
b11011100 Z.
b11011101 Z.
b11011110 Z.
b11011111 Z.
b11100000 Z.
b11100001 Z.
b11100010 Z.
b11100011 Z.
b11100100 Z.
b11100101 Z.
b11100110 Z.
b11100111 Z.
b11101000 Z.
b11101001 Z.
b11101010 Z.
b11101011 Z.
b11101100 Z.
b11101101 Z.
b11101110 Z.
b11101111 Z.
b11110000 Z.
b11110001 Z.
b11110010 Z.
b11110011 Z.
b11110100 Z.
b11110101 Z.
b11110110 Z.
b11110111 Z.
b11111000 Z.
b11111001 Z.
b11111010 Z.
b11111011 Z.
b11111100 Z.
b11111101 Z.
b11111110 Z.
b11111111 Z.
b100000000 Z.
b0 40
b1 40
b10 40
b0 G1
b1 G1
b10 G1
b0 Z2
b1 Z2
b10 Z2
b0 m3
b1 m3
b10 m3
x#9
0V9
0P9
0F9
xX@
xV@
xT@
xR@
xP@
x5@
x3@
x1@
x/@
x-@
xp?
xn?
xl?
xj?
xh?
xM?
xK?
xI?
xG?
xE?
xaA
x_A
x]A
x[A
xYA
x7B
x5B
x3B
x1B
x/B
0)E
x@M
b1000 mP
b0 nP
b1 nP
b10 nP
b11 nP
b100 nP
b101 nP
b110 nP
b111 nP
b1000 nP
b1001 nP
b1010 nP
b1011 nP
b1100 nP
b1101 nP
b1110 nP
b1111 nP
b10000 nP
b10001 nP
b10010 nP
b10011 nP
b10100 nP
b10101 nP
b10110 nP
b10111 nP
b11000 nP
b11001 nP
b11010 nP
b11011 nP
b11100 nP
b11101 nP
b11110 nP
b11111 nP
b100000 nP
b100001 nP
b100010 nP
b100011 nP
b100100 nP
b100101 nP
b100110 nP
b100111 nP
b101000 nP
b101001 nP
b101010 nP
b101011 nP
b101100 nP
b101101 nP
b101110 nP
b101111 nP
b110000 nP
b110001 nP
b110010 nP
b110011 nP
b110100 nP
b110101 nP
b110110 nP
b110111 nP
b111000 nP
b111001 nP
b111010 nP
b111011 nP
b111100 nP
b111101 nP
b111110 nP
b111111 nP
b1000000 nP
b1000001 nP
b1000010 nP
b1000011 nP
b1000100 nP
b1000101 nP
b1000110 nP
b1000111 nP
b1001000 nP
b1001001 nP
b1001010 nP
b1001011 nP
b1001100 nP
b1001101 nP
b1001110 nP
b1001111 nP
b1010000 nP
b1010001 nP
b1010010 nP
b1010011 nP
b1010100 nP
b1010101 nP
b1010110 nP
b1010111 nP
b1011000 nP
b1011001 nP
b1011010 nP
b1011011 nP
b1011100 nP
b1011101 nP
b1011110 nP
b1011111 nP
b1100000 nP
b1100001 nP
b1100010 nP
b1100011 nP
b1100100 nP
b1100101 nP
b1100110 nP
b1100111 nP
b1101000 nP
b1101001 nP
b1101010 nP
b1101011 nP
b1101100 nP
b1101101 nP
b1101110 nP
b1101111 nP
b1110000 nP
b1110001 nP
b1110010 nP
b1110011 nP
b1110100 nP
b1110101 nP
b1110110 nP
b1110111 nP
b1111000 nP
b1111001 nP
b1111010 nP
b1111011 nP
b1111100 nP
b1111101 nP
b1111110 nP
b1111111 nP
b10000000 nP
b10000001 nP
b10000010 nP
b10000011 nP
b10000100 nP
b10000101 nP
b10000110 nP
b10000111 nP
b10001000 nP
b10001001 nP
b10001010 nP
b10001011 nP
b10001100 nP
b10001101 nP
b10001110 nP
b10001111 nP
b10010000 nP
b10010001 nP
b10010010 nP
b10010011 nP
b10010100 nP
b10010101 nP
b10010110 nP
b10010111 nP
b10011000 nP
b10011001 nP
b10011010 nP
b10011011 nP
b10011100 nP
b10011101 nP
b10011110 nP
b10011111 nP
b10100000 nP
b10100001 nP
b10100010 nP
b10100011 nP
b10100100 nP
b10100101 nP
b10100110 nP
b10100111 nP
b10101000 nP
b10101001 nP
b10101010 nP
b10101011 nP
b10101100 nP
b10101101 nP
b10101110 nP
b10101111 nP
b10110000 nP
b10110001 nP
b10110010 nP
b10110011 nP
b10110100 nP
b10110101 nP
b10110110 nP
b10110111 nP
b10111000 nP
b10111001 nP
b10111010 nP
b10111011 nP
b10111100 nP
b10111101 nP
b10111110 nP
b10111111 nP
b11000000 nP
b11000001 nP
b11000010 nP
b11000011 nP
b11000100 nP
b11000101 nP
b11000110 nP
b11000111 nP
b11001000 nP
b11001001 nP
b11001010 nP
b11001011 nP
b11001100 nP
b11001101 nP
b11001110 nP
b11001111 nP
b11010000 nP
b11010001 nP
b11010010 nP
b11010011 nP
b11010100 nP
b11010101 nP
b11010110 nP
b11010111 nP
b11011000 nP
b11011001 nP
b11011010 nP
b11011011 nP
b11011100 nP
b11011101 nP
b11011110 nP
b11011111 nP
b11100000 nP
b11100001 nP
b11100010 nP
b11100011 nP
b11100100 nP
b11100101 nP
b11100110 nP
b11100111 nP
b11101000 nP
b11101001 nP
b11101010 nP
b11101011 nP
b11101100 nP
b11101101 nP
b11101110 nP
b11101111 nP
b11110000 nP
b11110001 nP
b11110010 nP
b11110011 nP
b11110100 nP
b11110101 nP
b11110110 nP
b11110111 nP
b11111000 nP
b11111001 nP
b11111010 nP
b11111011 nP
b11111100 nP
b11111101 nP
b11111110 nP
b11111111 nP
b100000000 nP
b1000 pP
b0 qP
b1 qP
b10 qP
b11 qP
b100 qP
b101 qP
b110 qP
b111 qP
b1000 qP
b1001 qP
b1010 qP
b1011 qP
b1100 qP
b1101 qP
b1110 qP
b1111 qP
b10000 qP
b10001 qP
b10010 qP
b10011 qP
b10100 qP
b10101 qP
b10110 qP
b10111 qP
b11000 qP
b11001 qP
b11010 qP
b11011 qP
b11100 qP
b11101 qP
b11110 qP
b11111 qP
b100000 qP
b100001 qP
b100010 qP
b100011 qP
b100100 qP
b100101 qP
b100110 qP
b100111 qP
b101000 qP
b101001 qP
b101010 qP
b101011 qP
b101100 qP
b101101 qP
b101110 qP
b101111 qP
b110000 qP
b110001 qP
b110010 qP
b110011 qP
b110100 qP
b110101 qP
b110110 qP
b110111 qP
b111000 qP
b111001 qP
b111010 qP
b111011 qP
b111100 qP
b111101 qP
b111110 qP
b111111 qP
b1000000 qP
b1000001 qP
b1000010 qP
b1000011 qP
b1000100 qP
b1000101 qP
b1000110 qP
b1000111 qP
b1001000 qP
b1001001 qP
b1001010 qP
b1001011 qP
b1001100 qP
b1001101 qP
b1001110 qP
b1001111 qP
b1010000 qP
b1010001 qP
b1010010 qP
b1010011 qP
b1010100 qP
b1010101 qP
b1010110 qP
b1010111 qP
b1011000 qP
b1011001 qP
b1011010 qP
b1011011 qP
b1011100 qP
b1011101 qP
b1011110 qP
b1011111 qP
b1100000 qP
b1100001 qP
b1100010 qP
b1100011 qP
b1100100 qP
b1100101 qP
b1100110 qP
b1100111 qP
b1101000 qP
b1101001 qP
b1101010 qP
b1101011 qP
b1101100 qP
b1101101 qP
b1101110 qP
b1101111 qP
b1110000 qP
b1110001 qP
b1110010 qP
b1110011 qP
b1110100 qP
b1110101 qP
b1110110 qP
b1110111 qP
b1111000 qP
b1111001 qP
b1111010 qP
b1111011 qP
b1111100 qP
b1111101 qP
b1111110 qP
b1111111 qP
b10000000 qP
b10000001 qP
b10000010 qP
b10000011 qP
b10000100 qP
b10000101 qP
b10000110 qP
b10000111 qP
b10001000 qP
b10001001 qP
b10001010 qP
b10001011 qP
b10001100 qP
b10001101 qP
b10001110 qP
b10001111 qP
b10010000 qP
b10010001 qP
b10010010 qP
b10010011 qP
b10010100 qP
b10010101 qP
b10010110 qP
b10010111 qP
b10011000 qP
b10011001 qP
b10011010 qP
b10011011 qP
b10011100 qP
b10011101 qP
b10011110 qP
b10011111 qP
b10100000 qP
b10100001 qP
b10100010 qP
b10100011 qP
b10100100 qP
b10100101 qP
b10100110 qP
b10100111 qP
b10101000 qP
b10101001 qP
b10101010 qP
b10101011 qP
b10101100 qP
b10101101 qP
b10101110 qP
b10101111 qP
b10110000 qP
b10110001 qP
b10110010 qP
b10110011 qP
b10110100 qP
b10110101 qP
b10110110 qP
b10110111 qP
b10111000 qP
b10111001 qP
b10111010 qP
b10111011 qP
b10111100 qP
b10111101 qP
b10111110 qP
b10111111 qP
b11000000 qP
b11000001 qP
b11000010 qP
b11000011 qP
b11000100 qP
b11000101 qP
b11000110 qP
b11000111 qP
b11001000 qP
b11001001 qP
b11001010 qP
b11001011 qP
b11001100 qP
b11001101 qP
b11001110 qP
b11001111 qP
b11010000 qP
b11010001 qP
b11010010 qP
b11010011 qP
b11010100 qP
b11010101 qP
b11010110 qP
b11010111 qP
b11011000 qP
b11011001 qP
b11011010 qP
b11011011 qP
b11011100 qP
b11011101 qP
b11011110 qP
b11011111 qP
b11100000 qP
b11100001 qP
b11100010 qP
b11100011 qP
b11100100 qP
b11100101 qP
b11100110 qP
b11100111 qP
b11101000 qP
b11101001 qP
b11101010 qP
b11101011 qP
b11101100 qP
b11101101 qP
b11101110 qP
b11101111 qP
b11110000 qP
b11110001 qP
b11110010 qP
b11110011 qP
b11110100 qP
b11110101 qP
b11110110 qP
b11110111 qP
b11111000 qP
b11111001 qP
b11111010 qP
b11111011 qP
b11111100 qP
b11111101 qP
b11111110 qP
b11111111 qP
b100000000 qP
b1000 sP
b0 tP
b1 tP
b10 tP
b11 tP
b100 tP
b101 tP
b110 tP
b111 tP
b1000 tP
b1001 tP
b1010 tP
b1011 tP
b1100 tP
b1101 tP
b1110 tP
b1111 tP
b10000 tP
b10001 tP
b10010 tP
b10011 tP
b10100 tP
b10101 tP
b10110 tP
b10111 tP
b11000 tP
b11001 tP
b11010 tP
b11011 tP
b11100 tP
b11101 tP
b11110 tP
b11111 tP
b100000 tP
b100001 tP
b100010 tP
b100011 tP
b100100 tP
b100101 tP
b100110 tP
b100111 tP
b101000 tP
b101001 tP
b101010 tP
b101011 tP
b101100 tP
b101101 tP
b101110 tP
b101111 tP
b110000 tP
b110001 tP
b110010 tP
b110011 tP
b110100 tP
b110101 tP
b110110 tP
b110111 tP
b111000 tP
b111001 tP
b111010 tP
b111011 tP
b111100 tP
b111101 tP
b111110 tP
b111111 tP
b1000000 tP
b1000001 tP
b1000010 tP
b1000011 tP
b1000100 tP
b1000101 tP
b1000110 tP
b1000111 tP
b1001000 tP
b1001001 tP
b1001010 tP
b1001011 tP
b1001100 tP
b1001101 tP
b1001110 tP
b1001111 tP
b1010000 tP
b1010001 tP
b1010010 tP
b1010011 tP
b1010100 tP
b1010101 tP
b1010110 tP
b1010111 tP
b1011000 tP
b1011001 tP
b1011010 tP
b1011011 tP
b1011100 tP
b1011101 tP
b1011110 tP
b1011111 tP
b1100000 tP
b1100001 tP
b1100010 tP
b1100011 tP
b1100100 tP
b1100101 tP
b1100110 tP
b1100111 tP
b1101000 tP
b1101001 tP
b1101010 tP
b1101011 tP
b1101100 tP
b1101101 tP
b1101110 tP
b1101111 tP
b1110000 tP
b1110001 tP
b1110010 tP
b1110011 tP
b1110100 tP
b1110101 tP
b1110110 tP
b1110111 tP
b1111000 tP
b1111001 tP
b1111010 tP
b1111011 tP
b1111100 tP
b1111101 tP
b1111110 tP
b1111111 tP
b10000000 tP
b10000001 tP
b10000010 tP
b10000011 tP
b10000100 tP
b10000101 tP
b10000110 tP
b10000111 tP
b10001000 tP
b10001001 tP
b10001010 tP
b10001011 tP
b10001100 tP
b10001101 tP
b10001110 tP
b10001111 tP
b10010000 tP
b10010001 tP
b10010010 tP
b10010011 tP
b10010100 tP
b10010101 tP
b10010110 tP
b10010111 tP
b10011000 tP
b10011001 tP
b10011010 tP
b10011011 tP
b10011100 tP
b10011101 tP
b10011110 tP
b10011111 tP
b10100000 tP
b10100001 tP
b10100010 tP
b10100011 tP
b10100100 tP
b10100101 tP
b10100110 tP
b10100111 tP
b10101000 tP
b10101001 tP
b10101010 tP
b10101011 tP
b10101100 tP
b10101101 tP
b10101110 tP
b10101111 tP
b10110000 tP
b10110001 tP
b10110010 tP
b10110011 tP
b10110100 tP
b10110101 tP
b10110110 tP
b10110111 tP
b10111000 tP
b10111001 tP
b10111010 tP
b10111011 tP
b10111100 tP
b10111101 tP
b10111110 tP
b10111111 tP
b11000000 tP
b11000001 tP
b11000010 tP
b11000011 tP
b11000100 tP
b11000101 tP
b11000110 tP
b11000111 tP
b11001000 tP
b11001001 tP
b11001010 tP
b11001011 tP
b11001100 tP
b11001101 tP
b11001110 tP
b11001111 tP
b11010000 tP
b11010001 tP
b11010010 tP
b11010011 tP
b11010100 tP
b11010101 tP
b11010110 tP
b11010111 tP
b11011000 tP
b11011001 tP
b11011010 tP
b11011011 tP
b11011100 tP
b11011101 tP
b11011110 tP
b11011111 tP
b11100000 tP
b11100001 tP
b11100010 tP
b11100011 tP
b11100100 tP
b11100101 tP
b11100110 tP
b11100111 tP
b11101000 tP
b11101001 tP
b11101010 tP
b11101011 tP
b11101100 tP
b11101101 tP
b11101110 tP
b11101111 tP
b11110000 tP
b11110001 tP
b11110010 tP
b11110011 tP
b11110100 tP
b11110101 tP
b11110110 tP
b11110111 tP
b11111000 tP
b11111001 tP
b11111010 tP
b11111011 tP
b11111100 tP
b11111101 tP
b11111110 tP
b11111111 tP
b100000000 tP
b1000 vP
b0 wP
b1 wP
b10 wP
b11 wP
b100 wP
b101 wP
b110 wP
b111 wP
b1000 wP
b1001 wP
b1010 wP
b1011 wP
b1100 wP
b1101 wP
b1110 wP
b1111 wP
b10000 wP
b10001 wP
b10010 wP
b10011 wP
b10100 wP
b10101 wP
b10110 wP
b10111 wP
b11000 wP
b11001 wP
b11010 wP
b11011 wP
b11100 wP
b11101 wP
b11110 wP
b11111 wP
b100000 wP
b100001 wP
b100010 wP
b100011 wP
b100100 wP
b100101 wP
b100110 wP
b100111 wP
b101000 wP
b101001 wP
b101010 wP
b101011 wP
b101100 wP
b101101 wP
b101110 wP
b101111 wP
b110000 wP
b110001 wP
b110010 wP
b110011 wP
b110100 wP
b110101 wP
b110110 wP
b110111 wP
b111000 wP
b111001 wP
b111010 wP
b111011 wP
b111100 wP
b111101 wP
b111110 wP
b111111 wP
b1000000 wP
b1000001 wP
b1000010 wP
b1000011 wP
b1000100 wP
b1000101 wP
b1000110 wP
b1000111 wP
b1001000 wP
b1001001 wP
b1001010 wP
b1001011 wP
b1001100 wP
b1001101 wP
b1001110 wP
b1001111 wP
b1010000 wP
b1010001 wP
b1010010 wP
b1010011 wP
b1010100 wP
b1010101 wP
b1010110 wP
b1010111 wP
b1011000 wP
b1011001 wP
b1011010 wP
b1011011 wP
b1011100 wP
b1011101 wP
b1011110 wP
b1011111 wP
b1100000 wP
b1100001 wP
b1100010 wP
b1100011 wP
b1100100 wP
b1100101 wP
b1100110 wP
b1100111 wP
b1101000 wP
b1101001 wP
b1101010 wP
b1101011 wP
b1101100 wP
b1101101 wP
b1101110 wP
b1101111 wP
b1110000 wP
b1110001 wP
b1110010 wP
b1110011 wP
b1110100 wP
b1110101 wP
b1110110 wP
b1110111 wP
b1111000 wP
b1111001 wP
b1111010 wP
b1111011 wP
b1111100 wP
b1111101 wP
b1111110 wP
b1111111 wP
b10000000 wP
b10000001 wP
b10000010 wP
b10000011 wP
b10000100 wP
b10000101 wP
b10000110 wP
b10000111 wP
b10001000 wP
b10001001 wP
b10001010 wP
b10001011 wP
b10001100 wP
b10001101 wP
b10001110 wP
b10001111 wP
b10010000 wP
b10010001 wP
b10010010 wP
b10010011 wP
b10010100 wP
b10010101 wP
b10010110 wP
b10010111 wP
b10011000 wP
b10011001 wP
b10011010 wP
b10011011 wP
b10011100 wP
b10011101 wP
b10011110 wP
b10011111 wP
b10100000 wP
b10100001 wP
b10100010 wP
b10100011 wP
b10100100 wP
b10100101 wP
b10100110 wP
b10100111 wP
b10101000 wP
b10101001 wP
b10101010 wP
b10101011 wP
b10101100 wP
b10101101 wP
b10101110 wP
b10101111 wP
b10110000 wP
b10110001 wP
b10110010 wP
b10110011 wP
b10110100 wP
b10110101 wP
b10110110 wP
b10110111 wP
b10111000 wP
b10111001 wP
b10111010 wP
b10111011 wP
b10111100 wP
b10111101 wP
b10111110 wP
b10111111 wP
b11000000 wP
b11000001 wP
b11000010 wP
b11000011 wP
b11000100 wP
b11000101 wP
b11000110 wP
b11000111 wP
b11001000 wP
b11001001 wP
b11001010 wP
b11001011 wP
b11001100 wP
b11001101 wP
b11001110 wP
b11001111 wP
b11010000 wP
b11010001 wP
b11010010 wP
b11010011 wP
b11010100 wP
b11010101 wP
b11010110 wP
b11010111 wP
b11011000 wP
b11011001 wP
b11011010 wP
b11011011 wP
b11011100 wP
b11011101 wP
b11011110 wP
b11011111 wP
b11100000 wP
b11100001 wP
b11100010 wP
b11100011 wP
b11100100 wP
b11100101 wP
b11100110 wP
b11100111 wP
b11101000 wP
b11101001 wP
b11101010 wP
b11101011 wP
b11101100 wP
b11101101 wP
b11101110 wP
b11101111 wP
b11110000 wP
b11110001 wP
b11110010 wP
b11110011 wP
b11110100 wP
b11110101 wP
b11110110 wP
b11110111 wP
b11111000 wP
b11111001 wP
b11111010 wP
b11111011 wP
b11111100 wP
b11111101 wP
b11111110 wP
b11111111 wP
b100000000 wP
b1000 yP
b0 zP
b1 zP
b10 zP
b11 zP
b100 zP
b101 zP
b110 zP
b111 zP
b1000 zP
b1001 zP
b1010 zP
b1011 zP
b1100 zP
b1101 zP
b1110 zP
b1111 zP
b10000 zP
b10001 zP
b10010 zP
b10011 zP
b10100 zP
b10101 zP
b10110 zP
b10111 zP
b11000 zP
b11001 zP
b11010 zP
b11011 zP
b11100 zP
b11101 zP
b11110 zP
b11111 zP
b100000 zP
b100001 zP
b100010 zP
b100011 zP
b100100 zP
b100101 zP
b100110 zP
b100111 zP
b101000 zP
b101001 zP
b101010 zP
b101011 zP
b101100 zP
b101101 zP
b101110 zP
b101111 zP
b110000 zP
b110001 zP
b110010 zP
b110011 zP
b110100 zP
b110101 zP
b110110 zP
b110111 zP
b111000 zP
b111001 zP
b111010 zP
b111011 zP
b111100 zP
b111101 zP
b111110 zP
b111111 zP
b1000000 zP
b1000001 zP
b1000010 zP
b1000011 zP
b1000100 zP
b1000101 zP
b1000110 zP
b1000111 zP
b1001000 zP
b1001001 zP
b1001010 zP
b1001011 zP
b1001100 zP
b1001101 zP
b1001110 zP
b1001111 zP
b1010000 zP
b1010001 zP
b1010010 zP
b1010011 zP
b1010100 zP
b1010101 zP
b1010110 zP
b1010111 zP
b1011000 zP
b1011001 zP
b1011010 zP
b1011011 zP
b1011100 zP
b1011101 zP
b1011110 zP
b1011111 zP
b1100000 zP
b1100001 zP
b1100010 zP
b1100011 zP
b1100100 zP
b1100101 zP
b1100110 zP
b1100111 zP
b1101000 zP
b1101001 zP
b1101010 zP
b1101011 zP
b1101100 zP
b1101101 zP
b1101110 zP
b1101111 zP
b1110000 zP
b1110001 zP
b1110010 zP
b1110011 zP
b1110100 zP
b1110101 zP
b1110110 zP
b1110111 zP
b1111000 zP
b1111001 zP
b1111010 zP
b1111011 zP
b1111100 zP
b1111101 zP
b1111110 zP
b1111111 zP
b10000000 zP
b10000001 zP
b10000010 zP
b10000011 zP
b10000100 zP
b10000101 zP
b10000110 zP
b10000111 zP
b10001000 zP
b10001001 zP
b10001010 zP
b10001011 zP
b10001100 zP
b10001101 zP
b10001110 zP
b10001111 zP
b10010000 zP
b10010001 zP
b10010010 zP
b10010011 zP
b10010100 zP
b10010101 zP
b10010110 zP
b10010111 zP
b10011000 zP
b10011001 zP
b10011010 zP
b10011011 zP
b10011100 zP
b10011101 zP
b10011110 zP
b10011111 zP
b10100000 zP
b10100001 zP
b10100010 zP
b10100011 zP
b10100100 zP
b10100101 zP
b10100110 zP
b10100111 zP
b10101000 zP
b10101001 zP
b10101010 zP
b10101011 zP
b10101100 zP
b10101101 zP
b10101110 zP
b10101111 zP
b10110000 zP
b10110001 zP
b10110010 zP
b10110011 zP
b10110100 zP
b10110101 zP
b10110110 zP
b10110111 zP
b10111000 zP
b10111001 zP
b10111010 zP
b10111011 zP
b10111100 zP
b10111101 zP
b10111110 zP
b10111111 zP
b11000000 zP
b11000001 zP
b11000010 zP
b11000011 zP
b11000100 zP
b11000101 zP
b11000110 zP
b11000111 zP
b11001000 zP
b11001001 zP
b11001010 zP
b11001011 zP
b11001100 zP
b11001101 zP
b11001110 zP
b11001111 zP
b11010000 zP
b11010001 zP
b11010010 zP
b11010011 zP
b11010100 zP
b11010101 zP
b11010110 zP
b11010111 zP
b11011000 zP
b11011001 zP
b11011010 zP
b11011011 zP
b11011100 zP
b11011101 zP
b11011110 zP
b11011111 zP
b11100000 zP
b11100001 zP
b11100010 zP
b11100011 zP
b11100100 zP
b11100101 zP
b11100110 zP
b11100111 zP
b11101000 zP
b11101001 zP
b11101010 zP
b11101011 zP
b11101100 zP
b11101101 zP
b11101110 zP
b11101111 zP
b11110000 zP
b11110001 zP
b11110010 zP
b11110011 zP
b11110100 zP
b11110101 zP
b11110110 zP
b11110111 zP
b11111000 zP
b11111001 zP
b11111010 zP
b11111011 zP
b11111100 zP
b11111101 zP
b11111110 zP
b11111111 zP
b100000000 zP
b1000 |P
b0 }P
b1 }P
b10 }P
b11 }P
b100 }P
b101 }P
b110 }P
b111 }P
b1000 }P
b1001 }P
b1010 }P
b1011 }P
b1100 }P
b1101 }P
b1110 }P
b1111 }P
b10000 }P
b10001 }P
b10010 }P
b10011 }P
b10100 }P
b10101 }P
b10110 }P
b10111 }P
b11000 }P
b11001 }P
b11010 }P
b11011 }P
b11100 }P
b11101 }P
b11110 }P
b11111 }P
b100000 }P
b100001 }P
b100010 }P
b100011 }P
b100100 }P
b100101 }P
b100110 }P
b100111 }P
b101000 }P
b101001 }P
b101010 }P
b101011 }P
b101100 }P
b101101 }P
b101110 }P
b101111 }P
b110000 }P
b110001 }P
b110010 }P
b110011 }P
b110100 }P
b110101 }P
b110110 }P
b110111 }P
b111000 }P
b111001 }P
b111010 }P
b111011 }P
b111100 }P
b111101 }P
b111110 }P
b111111 }P
b1000000 }P
b1000001 }P
b1000010 }P
b1000011 }P
b1000100 }P
b1000101 }P
b1000110 }P
b1000111 }P
b1001000 }P
b1001001 }P
b1001010 }P
b1001011 }P
b1001100 }P
b1001101 }P
b1001110 }P
b1001111 }P
b1010000 }P
b1010001 }P
b1010010 }P
b1010011 }P
b1010100 }P
b1010101 }P
b1010110 }P
b1010111 }P
b1011000 }P
b1011001 }P
b1011010 }P
b1011011 }P
b1011100 }P
b1011101 }P
b1011110 }P
b1011111 }P
b1100000 }P
b1100001 }P
b1100010 }P
b1100011 }P
b1100100 }P
b1100101 }P
b1100110 }P
b1100111 }P
b1101000 }P
b1101001 }P
b1101010 }P
b1101011 }P
b1101100 }P
b1101101 }P
b1101110 }P
b1101111 }P
b1110000 }P
b1110001 }P
b1110010 }P
b1110011 }P
b1110100 }P
b1110101 }P
b1110110 }P
b1110111 }P
b1111000 }P
b1111001 }P
b1111010 }P
b1111011 }P
b1111100 }P
b1111101 }P
b1111110 }P
b1111111 }P
b10000000 }P
b10000001 }P
b10000010 }P
b10000011 }P
b10000100 }P
b10000101 }P
b10000110 }P
b10000111 }P
b10001000 }P
b10001001 }P
b10001010 }P
b10001011 }P
b10001100 }P
b10001101 }P
b10001110 }P
b10001111 }P
b10010000 }P
b10010001 }P
b10010010 }P
b10010011 }P
b10010100 }P
b10010101 }P
b10010110 }P
b10010111 }P
b10011000 }P
b10011001 }P
b10011010 }P
b10011011 }P
b10011100 }P
b10011101 }P
b10011110 }P
b10011111 }P
b10100000 }P
b10100001 }P
b10100010 }P
b10100011 }P
b10100100 }P
b10100101 }P
b10100110 }P
b10100111 }P
b10101000 }P
b10101001 }P
b10101010 }P
b10101011 }P
b10101100 }P
b10101101 }P
b10101110 }P
b10101111 }P
b10110000 }P
b10110001 }P
b10110010 }P
b10110011 }P
b10110100 }P
b10110101 }P
b10110110 }P
b10110111 }P
b10111000 }P
b10111001 }P
b10111010 }P
b10111011 }P
b10111100 }P
b10111101 }P
b10111110 }P
b10111111 }P
b11000000 }P
b11000001 }P
b11000010 }P
b11000011 }P
b11000100 }P
b11000101 }P
b11000110 }P
b11000111 }P
b11001000 }P
b11001001 }P
b11001010 }P
b11001011 }P
b11001100 }P
b11001101 }P
b11001110 }P
b11001111 }P
b11010000 }P
b11010001 }P
b11010010 }P
b11010011 }P
b11010100 }P
b11010101 }P
b11010110 }P
b11010111 }P
b11011000 }P
b11011001 }P
b11011010 }P
b11011011 }P
b11011100 }P
b11011101 }P
b11011110 }P
b11011111 }P
b11100000 }P
b11100001 }P
b11100010 }P
b11100011 }P
b11100100 }P
b11100101 }P
b11100110 }P
b11100111 }P
b11101000 }P
b11101001 }P
b11101010 }P
b11101011 }P
b11101100 }P
b11101101 }P
b11101110 }P
b11101111 }P
b11110000 }P
b11110001 }P
b11110010 }P
b11110011 }P
b11110100 }P
b11110101 }P
b11110110 }P
b11110111 }P
b11111000 }P
b11111001 }P
b11111010 }P
b11111011 }P
b11111100 }P
b11111101 }P
b11111110 }P
b11111111 }P
b100000000 }P
b1000 ~P
b0 !Q
b1 !Q
b10 !Q
b11 !Q
b100 !Q
b101 !Q
b110 !Q
b111 !Q
b1000 !Q
b1001 !Q
b1010 !Q
b1011 !Q
b1100 !Q
b1101 !Q
b1110 !Q
b1111 !Q
b10000 !Q
b10001 !Q
b10010 !Q
b10011 !Q
b10100 !Q
b10101 !Q
b10110 !Q
b10111 !Q
b11000 !Q
b11001 !Q
b11010 !Q
b11011 !Q
b11100 !Q
b11101 !Q
b11110 !Q
b11111 !Q
b100000 !Q
b100001 !Q
b100010 !Q
b100011 !Q
b100100 !Q
b100101 !Q
b100110 !Q
b100111 !Q
b101000 !Q
b101001 !Q
b101010 !Q
b101011 !Q
b101100 !Q
b101101 !Q
b101110 !Q
b101111 !Q
b110000 !Q
b110001 !Q
b110010 !Q
b110011 !Q
b110100 !Q
b110101 !Q
b110110 !Q
b110111 !Q
b111000 !Q
b111001 !Q
b111010 !Q
b111011 !Q
b111100 !Q
b111101 !Q
b111110 !Q
b111111 !Q
b1000000 !Q
b1000001 !Q
b1000010 !Q
b1000011 !Q
b1000100 !Q
b1000101 !Q
b1000110 !Q
b1000111 !Q
b1001000 !Q
b1001001 !Q
b1001010 !Q
b1001011 !Q
b1001100 !Q
b1001101 !Q
b1001110 !Q
b1001111 !Q
b1010000 !Q
b1010001 !Q
b1010010 !Q
b1010011 !Q
b1010100 !Q
b1010101 !Q
b1010110 !Q
b1010111 !Q
b1011000 !Q
b1011001 !Q
b1011010 !Q
b1011011 !Q
b1011100 !Q
b1011101 !Q
b1011110 !Q
b1011111 !Q
b1100000 !Q
b1100001 !Q
b1100010 !Q
b1100011 !Q
b1100100 !Q
b1100101 !Q
b1100110 !Q
b1100111 !Q
b1101000 !Q
b1101001 !Q
b1101010 !Q
b1101011 !Q
b1101100 !Q
b1101101 !Q
b1101110 !Q
b1101111 !Q
b1110000 !Q
b1110001 !Q
b1110010 !Q
b1110011 !Q
b1110100 !Q
b1110101 !Q
b1110110 !Q
b1110111 !Q
b1111000 !Q
b1111001 !Q
b1111010 !Q
b1111011 !Q
b1111100 !Q
b1111101 !Q
b1111110 !Q
b1111111 !Q
b10000000 !Q
b10000001 !Q
b10000010 !Q
b10000011 !Q
b10000100 !Q
b10000101 !Q
b10000110 !Q
b10000111 !Q
b10001000 !Q
b10001001 !Q
b10001010 !Q
b10001011 !Q
b10001100 !Q
b10001101 !Q
b10001110 !Q
b10001111 !Q
b10010000 !Q
b10010001 !Q
b10010010 !Q
b10010011 !Q
b10010100 !Q
b10010101 !Q
b10010110 !Q
b10010111 !Q
b10011000 !Q
b10011001 !Q
b10011010 !Q
b10011011 !Q
b10011100 !Q
b10011101 !Q
b10011110 !Q
b10011111 !Q
b10100000 !Q
b10100001 !Q
b10100010 !Q
b10100011 !Q
b10100100 !Q
b10100101 !Q
b10100110 !Q
b10100111 !Q
b10101000 !Q
b10101001 !Q
b10101010 !Q
b10101011 !Q
b10101100 !Q
b10101101 !Q
b10101110 !Q
b10101111 !Q
b10110000 !Q
b10110001 !Q
b10110010 !Q
b10110011 !Q
b10110100 !Q
b10110101 !Q
b10110110 !Q
b10110111 !Q
b10111000 !Q
b10111001 !Q
b10111010 !Q
b10111011 !Q
b10111100 !Q
b10111101 !Q
b10111110 !Q
b10111111 !Q
b11000000 !Q
b11000001 !Q
b11000010 !Q
b11000011 !Q
b11000100 !Q
b11000101 !Q
b11000110 !Q
b11000111 !Q
b11001000 !Q
b11001001 !Q
b11001010 !Q
b11001011 !Q
b11001100 !Q
b11001101 !Q
b11001110 !Q
b11001111 !Q
b11010000 !Q
b11010001 !Q
b11010010 !Q
b11010011 !Q
b11010100 !Q
b11010101 !Q
b11010110 !Q
b11010111 !Q
b11011000 !Q
b11011001 !Q
b11011010 !Q
b11011011 !Q
b11011100 !Q
b11011101 !Q
b11011110 !Q
b11011111 !Q
b11100000 !Q
b11100001 !Q
b11100010 !Q
b11100011 !Q
b11100100 !Q
b11100101 !Q
b11100110 !Q
b11100111 !Q
b11101000 !Q
b11101001 !Q
b11101010 !Q
b11101011 !Q
b11101100 !Q
b11101101 !Q
b11101110 !Q
b11101111 !Q
b11110000 !Q
b11110001 !Q
b11110010 !Q
b11110011 !Q
b11110100 !Q
b11110101 !Q
b11110110 !Q
b11110111 !Q
b11111000 !Q
b11111001 !Q
b11111010 !Q
b11111011 !Q
b11111100 !Q
b11111101 !Q
b11111110 !Q
b11111111 !Q
b100000000 !Q
b1000 AR
b0 BR
b1 BR
b10 BR
b11 BR
b100 BR
b101 BR
b110 BR
b111 BR
b1000 BR
b1001 BR
b1010 BR
b1011 BR
b1100 BR
b1101 BR
b1110 BR
b1111 BR
b10000 BR
b10001 BR
b10010 BR
b10011 BR
b10100 BR
b10101 BR
b10110 BR
b10111 BR
b11000 BR
b11001 BR
b11010 BR
b11011 BR
b11100 BR
b11101 BR
b11110 BR
b11111 BR
b100000 BR
b100001 BR
b100010 BR
b100011 BR
b100100 BR
b100101 BR
b100110 BR
b100111 BR
b101000 BR
b101001 BR
b101010 BR
b101011 BR
b101100 BR
b101101 BR
b101110 BR
b101111 BR
b110000 BR
b110001 BR
b110010 BR
b110011 BR
b110100 BR
b110101 BR
b110110 BR
b110111 BR
b111000 BR
b111001 BR
b111010 BR
b111011 BR
b111100 BR
b111101 BR
b111110 BR
b111111 BR
b1000000 BR
b1000001 BR
b1000010 BR
b1000011 BR
b1000100 BR
b1000101 BR
b1000110 BR
b1000111 BR
b1001000 BR
b1001001 BR
b1001010 BR
b1001011 BR
b1001100 BR
b1001101 BR
b1001110 BR
b1001111 BR
b1010000 BR
b1010001 BR
b1010010 BR
b1010011 BR
b1010100 BR
b1010101 BR
b1010110 BR
b1010111 BR
b1011000 BR
b1011001 BR
b1011010 BR
b1011011 BR
b1011100 BR
b1011101 BR
b1011110 BR
b1011111 BR
b1100000 BR
b1100001 BR
b1100010 BR
b1100011 BR
b1100100 BR
b1100101 BR
b1100110 BR
b1100111 BR
b1101000 BR
b1101001 BR
b1101010 BR
b1101011 BR
b1101100 BR
b1101101 BR
b1101110 BR
b1101111 BR
b1110000 BR
b1110001 BR
b1110010 BR
b1110011 BR
b1110100 BR
b1110101 BR
b1110110 BR
b1110111 BR
b1111000 BR
b1111001 BR
b1111010 BR
b1111011 BR
b1111100 BR
b1111101 BR
b1111110 BR
b1111111 BR
b10000000 BR
b10000001 BR
b10000010 BR
b10000011 BR
b10000100 BR
b10000101 BR
b10000110 BR
b10000111 BR
b10001000 BR
b10001001 BR
b10001010 BR
b10001011 BR
b10001100 BR
b10001101 BR
b10001110 BR
b10001111 BR
b10010000 BR
b10010001 BR
b10010010 BR
b10010011 BR
b10010100 BR
b10010101 BR
b10010110 BR
b10010111 BR
b10011000 BR
b10011001 BR
b10011010 BR
b10011011 BR
b10011100 BR
b10011101 BR
b10011110 BR
b10011111 BR
b10100000 BR
b10100001 BR
b10100010 BR
b10100011 BR
b10100100 BR
b10100101 BR
b10100110 BR
b10100111 BR
b10101000 BR
b10101001 BR
b10101010 BR
b10101011 BR
b10101100 BR
b10101101 BR
b10101110 BR
b10101111 BR
b10110000 BR
b10110001 BR
b10110010 BR
b10110011 BR
b10110100 BR
b10110101 BR
b10110110 BR
b10110111 BR
b10111000 BR
b10111001 BR
b10111010 BR
b10111011 BR
b10111100 BR
b10111101 BR
b10111110 BR
b10111111 BR
b11000000 BR
b11000001 BR
b11000010 BR
b11000011 BR
b11000100 BR
b11000101 BR
b11000110 BR
b11000111 BR
b11001000 BR
b11001001 BR
b11001010 BR
b11001011 BR
b11001100 BR
b11001101 BR
b11001110 BR
b11001111 BR
b11010000 BR
b11010001 BR
b11010010 BR
b11010011 BR
b11010100 BR
b11010101 BR
b11010110 BR
b11010111 BR
b11011000 BR
b11011001 BR
b11011010 BR
b11011011 BR
b11011100 BR
b11011101 BR
b11011110 BR
b11011111 BR
b11100000 BR
b11100001 BR
b11100010 BR
b11100011 BR
b11100100 BR
b11100101 BR
b11100110 BR
b11100111 BR
b11101000 BR
b11101001 BR
b11101010 BR
b11101011 BR
b11101100 BR
b11101101 BR
b11101110 BR
b11101111 BR
b11110000 BR
b11110001 BR
b11110010 BR
b11110011 BR
b11110100 BR
b11110101 BR
b11110110 BR
b11110111 BR
b11111000 BR
b11111001 BR
b11111010 BR
b11111011 BR
b11111100 BR
b11111101 BR
b11111110 BR
b11111111 BR
b100000000 BR
b1000 DR
b0 ER
b1 ER
b10 ER
b11 ER
b100 ER
b101 ER
b110 ER
b111 ER
b1000 ER
b1001 ER
b1010 ER
b1011 ER
b1100 ER
b1101 ER
b1110 ER
b1111 ER
b10000 ER
b10001 ER
b10010 ER
b10011 ER
b10100 ER
b10101 ER
b10110 ER
b10111 ER
b11000 ER
b11001 ER
b11010 ER
b11011 ER
b11100 ER
b11101 ER
b11110 ER
b11111 ER
b100000 ER
b100001 ER
b100010 ER
b100011 ER
b100100 ER
b100101 ER
b100110 ER
b100111 ER
b101000 ER
b101001 ER
b101010 ER
b101011 ER
b101100 ER
b101101 ER
b101110 ER
b101111 ER
b110000 ER
b110001 ER
b110010 ER
b110011 ER
b110100 ER
b110101 ER
b110110 ER
b110111 ER
b111000 ER
b111001 ER
b111010 ER
b111011 ER
b111100 ER
b111101 ER
b111110 ER
b111111 ER
b1000000 ER
b1000001 ER
b1000010 ER
b1000011 ER
b1000100 ER
b1000101 ER
b1000110 ER
b1000111 ER
b1001000 ER
b1001001 ER
b1001010 ER
b1001011 ER
b1001100 ER
b1001101 ER
b1001110 ER
b1001111 ER
b1010000 ER
b1010001 ER
b1010010 ER
b1010011 ER
b1010100 ER
b1010101 ER
b1010110 ER
b1010111 ER
b1011000 ER
b1011001 ER
b1011010 ER
b1011011 ER
b1011100 ER
b1011101 ER
b1011110 ER
b1011111 ER
b1100000 ER
b1100001 ER
b1100010 ER
b1100011 ER
b1100100 ER
b1100101 ER
b1100110 ER
b1100111 ER
b1101000 ER
b1101001 ER
b1101010 ER
b1101011 ER
b1101100 ER
b1101101 ER
b1101110 ER
b1101111 ER
b1110000 ER
b1110001 ER
b1110010 ER
b1110011 ER
b1110100 ER
b1110101 ER
b1110110 ER
b1110111 ER
b1111000 ER
b1111001 ER
b1111010 ER
b1111011 ER
b1111100 ER
b1111101 ER
b1111110 ER
b1111111 ER
b10000000 ER
b10000001 ER
b10000010 ER
b10000011 ER
b10000100 ER
b10000101 ER
b10000110 ER
b10000111 ER
b10001000 ER
b10001001 ER
b10001010 ER
b10001011 ER
b10001100 ER
b10001101 ER
b10001110 ER
b10001111 ER
b10010000 ER
b10010001 ER
b10010010 ER
b10010011 ER
b10010100 ER
b10010101 ER
b10010110 ER
b10010111 ER
b10011000 ER
b10011001 ER
b10011010 ER
b10011011 ER
b10011100 ER
b10011101 ER
b10011110 ER
b10011111 ER
b10100000 ER
b10100001 ER
b10100010 ER
b10100011 ER
b10100100 ER
b10100101 ER
b10100110 ER
b10100111 ER
b10101000 ER
b10101001 ER
b10101010 ER
b10101011 ER
b10101100 ER
b10101101 ER
b10101110 ER
b10101111 ER
b10110000 ER
b10110001 ER
b10110010 ER
b10110011 ER
b10110100 ER
b10110101 ER
b10110110 ER
b10110111 ER
b10111000 ER
b10111001 ER
b10111010 ER
b10111011 ER
b10111100 ER
b10111101 ER
b10111110 ER
b10111111 ER
b11000000 ER
b11000001 ER
b11000010 ER
b11000011 ER
b11000100 ER
b11000101 ER
b11000110 ER
b11000111 ER
b11001000 ER
b11001001 ER
b11001010 ER
b11001011 ER
b11001100 ER
b11001101 ER
b11001110 ER
b11001111 ER
b11010000 ER
b11010001 ER
b11010010 ER
b11010011 ER
b11010100 ER
b11010101 ER
b11010110 ER
b11010111 ER
b11011000 ER
b11011001 ER
b11011010 ER
b11011011 ER
b11011100 ER
b11011101 ER
b11011110 ER
b11011111 ER
b11100000 ER
b11100001 ER
b11100010 ER
b11100011 ER
b11100100 ER
b11100101 ER
b11100110 ER
b11100111 ER
b11101000 ER
b11101001 ER
b11101010 ER
b11101011 ER
b11101100 ER
b11101101 ER
b11101110 ER
b11101111 ER
b11110000 ER
b11110001 ER
b11110010 ER
b11110011 ER
b11110100 ER
b11110101 ER
b11110110 ER
b11110111 ER
b11111000 ER
b11111001 ER
b11111010 ER
b11111011 ER
b11111100 ER
b11111101 ER
b11111110 ER
b11111111 ER
b100000000 ER
b1000 GR
b0 HR
b1 HR
b10 HR
b11 HR
b100 HR
b101 HR
b110 HR
b111 HR
b1000 HR
b1001 HR
b1010 HR
b1011 HR
b1100 HR
b1101 HR
b1110 HR
b1111 HR
b10000 HR
b10001 HR
b10010 HR
b10011 HR
b10100 HR
b10101 HR
b10110 HR
b10111 HR
b11000 HR
b11001 HR
b11010 HR
b11011 HR
b11100 HR
b11101 HR
b11110 HR
b11111 HR
b100000 HR
b100001 HR
b100010 HR
b100011 HR
b100100 HR
b100101 HR
b100110 HR
b100111 HR
b101000 HR
b101001 HR
b101010 HR
b101011 HR
b101100 HR
b101101 HR
b101110 HR
b101111 HR
b110000 HR
b110001 HR
b110010 HR
b110011 HR
b110100 HR
b110101 HR
b110110 HR
b110111 HR
b111000 HR
b111001 HR
b111010 HR
b111011 HR
b111100 HR
b111101 HR
b111110 HR
b111111 HR
b1000000 HR
b1000001 HR
b1000010 HR
b1000011 HR
b1000100 HR
b1000101 HR
b1000110 HR
b1000111 HR
b1001000 HR
b1001001 HR
b1001010 HR
b1001011 HR
b1001100 HR
b1001101 HR
b1001110 HR
b1001111 HR
b1010000 HR
b1010001 HR
b1010010 HR
b1010011 HR
b1010100 HR
b1010101 HR
b1010110 HR
b1010111 HR
b1011000 HR
b1011001 HR
b1011010 HR
b1011011 HR
b1011100 HR
b1011101 HR
b1011110 HR
b1011111 HR
b1100000 HR
b1100001 HR
b1100010 HR
b1100011 HR
b1100100 HR
b1100101 HR
b1100110 HR
b1100111 HR
b1101000 HR
b1101001 HR
b1101010 HR
b1101011 HR
b1101100 HR
b1101101 HR
b1101110 HR
b1101111 HR
b1110000 HR
b1110001 HR
b1110010 HR
b1110011 HR
b1110100 HR
b1110101 HR
b1110110 HR
b1110111 HR
b1111000 HR
b1111001 HR
b1111010 HR
b1111011 HR
b1111100 HR
b1111101 HR
b1111110 HR
b1111111 HR
b10000000 HR
b10000001 HR
b10000010 HR
b10000011 HR
b10000100 HR
b10000101 HR
b10000110 HR
b10000111 HR
b10001000 HR
b10001001 HR
b10001010 HR
b10001011 HR
b10001100 HR
b10001101 HR
b10001110 HR
b10001111 HR
b10010000 HR
b10010001 HR
b10010010 HR
b10010011 HR
b10010100 HR
b10010101 HR
b10010110 HR
b10010111 HR
b10011000 HR
b10011001 HR
b10011010 HR
b10011011 HR
b10011100 HR
b10011101 HR
b10011110 HR
b10011111 HR
b10100000 HR
b10100001 HR
b10100010 HR
b10100011 HR
b10100100 HR
b10100101 HR
b10100110 HR
b10100111 HR
b10101000 HR
b10101001 HR
b10101010 HR
b10101011 HR
b10101100 HR
b10101101 HR
b10101110 HR
b10101111 HR
b10110000 HR
b10110001 HR
b10110010 HR
b10110011 HR
b10110100 HR
b10110101 HR
b10110110 HR
b10110111 HR
b10111000 HR
b10111001 HR
b10111010 HR
b10111011 HR
b10111100 HR
b10111101 HR
b10111110 HR
b10111111 HR
b11000000 HR
b11000001 HR
b11000010 HR
b11000011 HR
b11000100 HR
b11000101 HR
b11000110 HR
b11000111 HR
b11001000 HR
b11001001 HR
b11001010 HR
b11001011 HR
b11001100 HR
b11001101 HR
b11001110 HR
b11001111 HR
b11010000 HR
b11010001 HR
b11010010 HR
b11010011 HR
b11010100 HR
b11010101 HR
b11010110 HR
b11010111 HR
b11011000 HR
b11011001 HR
b11011010 HR
b11011011 HR
b11011100 HR
b11011101 HR
b11011110 HR
b11011111 HR
b11100000 HR
b11100001 HR
b11100010 HR
b11100011 HR
b11100100 HR
b11100101 HR
b11100110 HR
b11100111 HR
b11101000 HR
b11101001 HR
b11101010 HR
b11101011 HR
b11101100 HR
b11101101 HR
b11101110 HR
b11101111 HR
b11110000 HR
b11110001 HR
b11110010 HR
b11110011 HR
b11110100 HR
b11110101 HR
b11110110 HR
b11110111 HR
b11111000 HR
b11111001 HR
b11111010 HR
b11111011 HR
b11111100 HR
b11111101 HR
b11111110 HR
b11111111 HR
b100000000 HR
b1000 JR
b0 KR
b1 KR
b10 KR
b11 KR
b100 KR
b101 KR
b110 KR
b111 KR
b1000 KR
b1001 KR
b1010 KR
b1011 KR
b1100 KR
b1101 KR
b1110 KR
b1111 KR
b10000 KR
b10001 KR
b10010 KR
b10011 KR
b10100 KR
b10101 KR
b10110 KR
b10111 KR
b11000 KR
b11001 KR
b11010 KR
b11011 KR
b11100 KR
b11101 KR
b11110 KR
b11111 KR
b100000 KR
b100001 KR
b100010 KR
b100011 KR
b100100 KR
b100101 KR
b100110 KR
b100111 KR
b101000 KR
b101001 KR
b101010 KR
b101011 KR
b101100 KR
b101101 KR
b101110 KR
b101111 KR
b110000 KR
b110001 KR
b110010 KR
b110011 KR
b110100 KR
b110101 KR
b110110 KR
b110111 KR
b111000 KR
b111001 KR
b111010 KR
b111011 KR
b111100 KR
b111101 KR
b111110 KR
b111111 KR
b1000000 KR
b1000001 KR
b1000010 KR
b1000011 KR
b1000100 KR
b1000101 KR
b1000110 KR
b1000111 KR
b1001000 KR
b1001001 KR
b1001010 KR
b1001011 KR
b1001100 KR
b1001101 KR
b1001110 KR
b1001111 KR
b1010000 KR
b1010001 KR
b1010010 KR
b1010011 KR
b1010100 KR
b1010101 KR
b1010110 KR
b1010111 KR
b1011000 KR
b1011001 KR
b1011010 KR
b1011011 KR
b1011100 KR
b1011101 KR
b1011110 KR
b1011111 KR
b1100000 KR
b1100001 KR
b1100010 KR
b1100011 KR
b1100100 KR
b1100101 KR
b1100110 KR
b1100111 KR
b1101000 KR
b1101001 KR
b1101010 KR
b1101011 KR
b1101100 KR
b1101101 KR
b1101110 KR
b1101111 KR
b1110000 KR
b1110001 KR
b1110010 KR
b1110011 KR
b1110100 KR
b1110101 KR
b1110110 KR
b1110111 KR
b1111000 KR
b1111001 KR
b1111010 KR
b1111011 KR
b1111100 KR
b1111101 KR
b1111110 KR
b1111111 KR
b10000000 KR
b10000001 KR
b10000010 KR
b10000011 KR
b10000100 KR
b10000101 KR
b10000110 KR
b10000111 KR
b10001000 KR
b10001001 KR
b10001010 KR
b10001011 KR
b10001100 KR
b10001101 KR
b10001110 KR
b10001111 KR
b10010000 KR
b10010001 KR
b10010010 KR
b10010011 KR
b10010100 KR
b10010101 KR
b10010110 KR
b10010111 KR
b10011000 KR
b10011001 KR
b10011010 KR
b10011011 KR
b10011100 KR
b10011101 KR
b10011110 KR
b10011111 KR
b10100000 KR
b10100001 KR
b10100010 KR
b10100011 KR
b10100100 KR
b10100101 KR
b10100110 KR
b10100111 KR
b10101000 KR
b10101001 KR
b10101010 KR
b10101011 KR
b10101100 KR
b10101101 KR
b10101110 KR
b10101111 KR
b10110000 KR
b10110001 KR
b10110010 KR
b10110011 KR
b10110100 KR
b10110101 KR
b10110110 KR
b10110111 KR
b10111000 KR
b10111001 KR
b10111010 KR
b10111011 KR
b10111100 KR
b10111101 KR
b10111110 KR
b10111111 KR
b11000000 KR
b11000001 KR
b11000010 KR
b11000011 KR
b11000100 KR
b11000101 KR
b11000110 KR
b11000111 KR
b11001000 KR
b11001001 KR
b11001010 KR
b11001011 KR
b11001100 KR
b11001101 KR
b11001110 KR
b11001111 KR
b11010000 KR
b11010001 KR
b11010010 KR
b11010011 KR
b11010100 KR
b11010101 KR
b11010110 KR
b11010111 KR
b11011000 KR
b11011001 KR
b11011010 KR
b11011011 KR
b11011100 KR
b11011101 KR
b11011110 KR
b11011111 KR
b11100000 KR
b11100001 KR
b11100010 KR
b11100011 KR
b11100100 KR
b11100101 KR
b11100110 KR
b11100111 KR
b11101000 KR
b11101001 KR
b11101010 KR
b11101011 KR
b11101100 KR
b11101101 KR
b11101110 KR
b11101111 KR
b11110000 KR
b11110001 KR
b11110010 KR
b11110011 KR
b11110100 KR
b11110101 KR
b11110110 KR
b11110111 KR
b11111000 KR
b11111001 KR
b11111010 KR
b11111011 KR
b11111100 KR
b11111101 KR
b11111110 KR
b11111111 KR
b100000000 KR
b1000 MR
b0 NR
b1 NR
b10 NR
b11 NR
b100 NR
b101 NR
b110 NR
b111 NR
b1000 NR
b1001 NR
b1010 NR
b1011 NR
b1100 NR
b1101 NR
b1110 NR
b1111 NR
b10000 NR
b10001 NR
b10010 NR
b10011 NR
b10100 NR
b10101 NR
b10110 NR
b10111 NR
b11000 NR
b11001 NR
b11010 NR
b11011 NR
b11100 NR
b11101 NR
b11110 NR
b11111 NR
b100000 NR
b100001 NR
b100010 NR
b100011 NR
b100100 NR
b100101 NR
b100110 NR
b100111 NR
b101000 NR
b101001 NR
b101010 NR
b101011 NR
b101100 NR
b101101 NR
b101110 NR
b101111 NR
b110000 NR
b110001 NR
b110010 NR
b110011 NR
b110100 NR
b110101 NR
b110110 NR
b110111 NR
b111000 NR
b111001 NR
b111010 NR
b111011 NR
b111100 NR
b111101 NR
b111110 NR
b111111 NR
b1000000 NR
b1000001 NR
b1000010 NR
b1000011 NR
b1000100 NR
b1000101 NR
b1000110 NR
b1000111 NR
b1001000 NR
b1001001 NR
b1001010 NR
b1001011 NR
b1001100 NR
b1001101 NR
b1001110 NR
b1001111 NR
b1010000 NR
b1010001 NR
b1010010 NR
b1010011 NR
b1010100 NR
b1010101 NR
b1010110 NR
b1010111 NR
b1011000 NR
b1011001 NR
b1011010 NR
b1011011 NR
b1011100 NR
b1011101 NR
b1011110 NR
b1011111 NR
b1100000 NR
b1100001 NR
b1100010 NR
b1100011 NR
b1100100 NR
b1100101 NR
b1100110 NR
b1100111 NR
b1101000 NR
b1101001 NR
b1101010 NR
b1101011 NR
b1101100 NR
b1101101 NR
b1101110 NR
b1101111 NR
b1110000 NR
b1110001 NR
b1110010 NR
b1110011 NR
b1110100 NR
b1110101 NR
b1110110 NR
b1110111 NR
b1111000 NR
b1111001 NR
b1111010 NR
b1111011 NR
b1111100 NR
b1111101 NR
b1111110 NR
b1111111 NR
b10000000 NR
b10000001 NR
b10000010 NR
b10000011 NR
b10000100 NR
b10000101 NR
b10000110 NR
b10000111 NR
b10001000 NR
b10001001 NR
b10001010 NR
b10001011 NR
b10001100 NR
b10001101 NR
b10001110 NR
b10001111 NR
b10010000 NR
b10010001 NR
b10010010 NR
b10010011 NR
b10010100 NR
b10010101 NR
b10010110 NR
b10010111 NR
b10011000 NR
b10011001 NR
b10011010 NR
b10011011 NR
b10011100 NR
b10011101 NR
b10011110 NR
b10011111 NR
b10100000 NR
b10100001 NR
b10100010 NR
b10100011 NR
b10100100 NR
b10100101 NR
b10100110 NR
b10100111 NR
b10101000 NR
b10101001 NR
b10101010 NR
b10101011 NR
b10101100 NR
b10101101 NR
b10101110 NR
b10101111 NR
b10110000 NR
b10110001 NR
b10110010 NR
b10110011 NR
b10110100 NR
b10110101 NR
b10110110 NR
b10110111 NR
b10111000 NR
b10111001 NR
b10111010 NR
b10111011 NR
b10111100 NR
b10111101 NR
b10111110 NR
b10111111 NR
b11000000 NR
b11000001 NR
b11000010 NR
b11000011 NR
b11000100 NR
b11000101 NR
b11000110 NR
b11000111 NR
b11001000 NR
b11001001 NR
b11001010 NR
b11001011 NR
b11001100 NR
b11001101 NR
b11001110 NR
b11001111 NR
b11010000 NR
b11010001 NR
b11010010 NR
b11010011 NR
b11010100 NR
b11010101 NR
b11010110 NR
b11010111 NR
b11011000 NR
b11011001 NR
b11011010 NR
b11011011 NR
b11011100 NR
b11011101 NR
b11011110 NR
b11011111 NR
b11100000 NR
b11100001 NR
b11100010 NR
b11100011 NR
b11100100 NR
b11100101 NR
b11100110 NR
b11100111 NR
b11101000 NR
b11101001 NR
b11101010 NR
b11101011 NR
b11101100 NR
b11101101 NR
b11101110 NR
b11101111 NR
b11110000 NR
b11110001 NR
b11110010 NR
b11110011 NR
b11110100 NR
b11110101 NR
b11110110 NR
b11110111 NR
b11111000 NR
b11111001 NR
b11111010 NR
b11111011 NR
b11111100 NR
b11111101 NR
b11111110 NR
b11111111 NR
b100000000 NR
b1000 PR
b0 QR
b1 QR
b10 QR
b11 QR
b100 QR
b101 QR
b110 QR
b111 QR
b1000 QR
b1001 QR
b1010 QR
b1011 QR
b1100 QR
b1101 QR
b1110 QR
b1111 QR
b10000 QR
b10001 QR
b10010 QR
b10011 QR
b10100 QR
b10101 QR
b10110 QR
b10111 QR
b11000 QR
b11001 QR
b11010 QR
b11011 QR
b11100 QR
b11101 QR
b11110 QR
b11111 QR
b100000 QR
b100001 QR
b100010 QR
b100011 QR
b100100 QR
b100101 QR
b100110 QR
b100111 QR
b101000 QR
b101001 QR
b101010 QR
b101011 QR
b101100 QR
b101101 QR
b101110 QR
b101111 QR
b110000 QR
b110001 QR
b110010 QR
b110011 QR
b110100 QR
b110101 QR
b110110 QR
b110111 QR
b111000 QR
b111001 QR
b111010 QR
b111011 QR
b111100 QR
b111101 QR
b111110 QR
b111111 QR
b1000000 QR
b1000001 QR
b1000010 QR
b1000011 QR
b1000100 QR
b1000101 QR
b1000110 QR
b1000111 QR
b1001000 QR
b1001001 QR
b1001010 QR
b1001011 QR
b1001100 QR
b1001101 QR
b1001110 QR
b1001111 QR
b1010000 QR
b1010001 QR
b1010010 QR
b1010011 QR
b1010100 QR
b1010101 QR
b1010110 QR
b1010111 QR
b1011000 QR
b1011001 QR
b1011010 QR
b1011011 QR
b1011100 QR
b1011101 QR
b1011110 QR
b1011111 QR
b1100000 QR
b1100001 QR
b1100010 QR
b1100011 QR
b1100100 QR
b1100101 QR
b1100110 QR
b1100111 QR
b1101000 QR
b1101001 QR
b1101010 QR
b1101011 QR
b1101100 QR
b1101101 QR
b1101110 QR
b1101111 QR
b1110000 QR
b1110001 QR
b1110010 QR
b1110011 QR
b1110100 QR
b1110101 QR
b1110110 QR
b1110111 QR
b1111000 QR
b1111001 QR
b1111010 QR
b1111011 QR
b1111100 QR
b1111101 QR
b1111110 QR
b1111111 QR
b10000000 QR
b10000001 QR
b10000010 QR
b10000011 QR
b10000100 QR
b10000101 QR
b10000110 QR
b10000111 QR
b10001000 QR
b10001001 QR
b10001010 QR
b10001011 QR
b10001100 QR
b10001101 QR
b10001110 QR
b10001111 QR
b10010000 QR
b10010001 QR
b10010010 QR
b10010011 QR
b10010100 QR
b10010101 QR
b10010110 QR
b10010111 QR
b10011000 QR
b10011001 QR
b10011010 QR
b10011011 QR
b10011100 QR
b10011101 QR
b10011110 QR
b10011111 QR
b10100000 QR
b10100001 QR
b10100010 QR
b10100011 QR
b10100100 QR
b10100101 QR
b10100110 QR
b10100111 QR
b10101000 QR
b10101001 QR
b10101010 QR
b10101011 QR
b10101100 QR
b10101101 QR
b10101110 QR
b10101111 QR
b10110000 QR
b10110001 QR
b10110010 QR
b10110011 QR
b10110100 QR
b10110101 QR
b10110110 QR
b10110111 QR
b10111000 QR
b10111001 QR
b10111010 QR
b10111011 QR
b10111100 QR
b10111101 QR
b10111110 QR
b10111111 QR
b11000000 QR
b11000001 QR
b11000010 QR
b11000011 QR
b11000100 QR
b11000101 QR
b11000110 QR
b11000111 QR
b11001000 QR
b11001001 QR
b11001010 QR
b11001011 QR
b11001100 QR
b11001101 QR
b11001110 QR
b11001111 QR
b11010000 QR
b11010001 QR
b11010010 QR
b11010011 QR
b11010100 QR
b11010101 QR
b11010110 QR
b11010111 QR
b11011000 QR
b11011001 QR
b11011010 QR
b11011011 QR
b11011100 QR
b11011101 QR
b11011110 QR
b11011111 QR
b11100000 QR
b11100001 QR
b11100010 QR
b11100011 QR
b11100100 QR
b11100101 QR
b11100110 QR
b11100111 QR
b11101000 QR
b11101001 QR
b11101010 QR
b11101011 QR
b11101100 QR
b11101101 QR
b11101110 QR
b11101111 QR
b11110000 QR
b11110001 QR
b11110010 QR
b11110011 QR
b11110100 QR
b11110101 QR
b11110110 QR
b11110111 QR
b11111000 QR
b11111001 QR
b11111010 QR
b11111011 QR
b11111100 QR
b11111101 QR
b11111110 QR
b11111111 QR
b100000000 QR
b1000 RR
b0 SR
b1 SR
b10 SR
b11 SR
b100 SR
b101 SR
b110 SR
b111 SR
b1000 SR
b1001 SR
b1010 SR
b1011 SR
b1100 SR
b1101 SR
b1110 SR
b1111 SR
b10000 SR
b10001 SR
b10010 SR
b10011 SR
b10100 SR
b10101 SR
b10110 SR
b10111 SR
b11000 SR
b11001 SR
b11010 SR
b11011 SR
b11100 SR
b11101 SR
b11110 SR
b11111 SR
b100000 SR
b100001 SR
b100010 SR
b100011 SR
b100100 SR
b100101 SR
b100110 SR
b100111 SR
b101000 SR
b101001 SR
b101010 SR
b101011 SR
b101100 SR
b101101 SR
b101110 SR
b101111 SR
b110000 SR
b110001 SR
b110010 SR
b110011 SR
b110100 SR
b110101 SR
b110110 SR
b110111 SR
b111000 SR
b111001 SR
b111010 SR
b111011 SR
b111100 SR
b111101 SR
b111110 SR
b111111 SR
b1000000 SR
b1000001 SR
b1000010 SR
b1000011 SR
b1000100 SR
b1000101 SR
b1000110 SR
b1000111 SR
b1001000 SR
b1001001 SR
b1001010 SR
b1001011 SR
b1001100 SR
b1001101 SR
b1001110 SR
b1001111 SR
b1010000 SR
b1010001 SR
b1010010 SR
b1010011 SR
b1010100 SR
b1010101 SR
b1010110 SR
b1010111 SR
b1011000 SR
b1011001 SR
b1011010 SR
b1011011 SR
b1011100 SR
b1011101 SR
b1011110 SR
b1011111 SR
b1100000 SR
b1100001 SR
b1100010 SR
b1100011 SR
b1100100 SR
b1100101 SR
b1100110 SR
b1100111 SR
b1101000 SR
b1101001 SR
b1101010 SR
b1101011 SR
b1101100 SR
b1101101 SR
b1101110 SR
b1101111 SR
b1110000 SR
b1110001 SR
b1110010 SR
b1110011 SR
b1110100 SR
b1110101 SR
b1110110 SR
b1110111 SR
b1111000 SR
b1111001 SR
b1111010 SR
b1111011 SR
b1111100 SR
b1111101 SR
b1111110 SR
b1111111 SR
b10000000 SR
b10000001 SR
b10000010 SR
b10000011 SR
b10000100 SR
b10000101 SR
b10000110 SR
b10000111 SR
b10001000 SR
b10001001 SR
b10001010 SR
b10001011 SR
b10001100 SR
b10001101 SR
b10001110 SR
b10001111 SR
b10010000 SR
b10010001 SR
b10010010 SR
b10010011 SR
b10010100 SR
b10010101 SR
b10010110 SR
b10010111 SR
b10011000 SR
b10011001 SR
b10011010 SR
b10011011 SR
b10011100 SR
b10011101 SR
b10011110 SR
b10011111 SR
b10100000 SR
b10100001 SR
b10100010 SR
b10100011 SR
b10100100 SR
b10100101 SR
b10100110 SR
b10100111 SR
b10101000 SR
b10101001 SR
b10101010 SR
b10101011 SR
b10101100 SR
b10101101 SR
b10101110 SR
b10101111 SR
b10110000 SR
b10110001 SR
b10110010 SR
b10110011 SR
b10110100 SR
b10110101 SR
b10110110 SR
b10110111 SR
b10111000 SR
b10111001 SR
b10111010 SR
b10111011 SR
b10111100 SR
b10111101 SR
b10111110 SR
b10111111 SR
b11000000 SR
b11000001 SR
b11000010 SR
b11000011 SR
b11000100 SR
b11000101 SR
b11000110 SR
b11000111 SR
b11001000 SR
b11001001 SR
b11001010 SR
b11001011 SR
b11001100 SR
b11001101 SR
b11001110 SR
b11001111 SR
b11010000 SR
b11010001 SR
b11010010 SR
b11010011 SR
b11010100 SR
b11010101 SR
b11010110 SR
b11010111 SR
b11011000 SR
b11011001 SR
b11011010 SR
b11011011 SR
b11011100 SR
b11011101 SR
b11011110 SR
b11011111 SR
b11100000 SR
b11100001 SR
b11100010 SR
b11100011 SR
b11100100 SR
b11100101 SR
b11100110 SR
b11100111 SR
b11101000 SR
b11101001 SR
b11101010 SR
b11101011 SR
b11101100 SR
b11101101 SR
b11101110 SR
b11101111 SR
b11110000 SR
b11110001 SR
b11110010 SR
b11110011 SR
b11110100 SR
b11110101 SR
b11110110 SR
b11110111 SR
b11111000 SR
b11111001 SR
b11111010 SR
b11111011 SR
b11111100 SR
b11111101 SR
b11111110 SR
b11111111 SR
b100000000 SR
x`T
x^T
x\T
b10000000000000000000000000000011 +T
b0 -T
b1 -T
b10 -T
b1000 ,T
xsU
xqU
xoU
b10000000000000000000000000000011 >U
b0 @U
b1 @U
b10 @U
b1000 ?U
x(W
x&W
x$W
b10000000000000000000000000000011 QV
b0 SV
b1 SV
b10 SV
b1000 RV
x;X
x9X
x7X
b10000000000000000000000000000011 dW
b0 fW
b1 fW
b10 fW
b1000 eW
0JY
xFY
xDY
xvY
0JZ
b11011 ;!
b11 .!
b10101 4!
#2601
0+(
x$'
x5'
x6'
08'
xVW
xXW
xZW
xCV
xEV
xGV
x0U
x2U
x4U
x{S
x}S
x!T
xs&
0/&
x5%
x6%
x7%
x8%
x9%
x%%
x&%
x'%
x(%
x)%
x-;
x.;
x/;
x0;
x1;
x{:
x|:
x}:
x~:
x!;
xk:
xl:
xm:
xn:
xo:
x[:
x\:
x]:
x^:
x_:
0<$
0A$
0D$
x5$
xZ(
0?(
0>(
xz4
xx4
01(
0A
0D
0n$
0l$
xZD
0~#
0I#
0{#
0#$
0Y#
0V#
0:
07
02
x<:
x;:
x::
x9:
x8:
xL:
xK:
xJ:
xI:
xH:
xIY
xT'
x8"
0)=
0H<
0G<
0M"
0L"
0K"
0J"
0I"
0]"
0\"
0["
0Z"
0Y"
0uA
0tA
0sA
0rA
0qA
0AA
0@A
0?A
0>A
0=A
08=
07=
0X<
0W<
xM@
x*@
xe?
xB?
xO
x]"
x\"
x["
xZ"
xY"
xM"
xL"
xK"
xJ"
xI"
0%D
0"D
0OE
0CE
09#
0OC
0[E
xtD
0hC
0yB
0>D
08D
xAA
x@A
x?A
x>A
x=A
xuA
xtA
xsA
xrA
xqA
0F=
0E=
0h<
0g<
0V<
0U<
0`A
0^A
0\A
0ZA
0XA
06B
04B
02B
00B
0.B
0D=
0C=
0R=
0Q=
0x<
0w<
0f<
0e<
x6B
x4B
x2B
x0B
x.B
x`A
x^A
x\A
xZA
xXA
04C
0P=
0O=
0#<
0"<
0v<
0u<
0!<
0~;
0*@
0M@
0B?
0e?
xF!
0f@
0c@
0^@
x/6
xG6
xH6
x<6
x76
xF6
xy(
xr7
x)8
x*8
x!8
xz7
x(8
xL)
xe!
x+
xk)
x~8
0m@
1m@
0p4
0t4
0v4
1n4
b0 {4
0/*
0=+
0C)
1B)
0*5
0"5
12(
0p,
0D.
0e!
1g8
1f8
1e8
1d8
1\8
1^$
1]$
1\$
1[$
1S$
0k)
0~8
188
1S8
1S)
1B9
1A9
1@9
1?9
179
1a9
1_9
1]9
1[9
1K9
0T)
0*!
b0x0x {4
b0 {4
