Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May 22 21:28:22 2022
| Host         : iulia running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    83 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            6 |
|      2 |            1 |
|      3 |            4 |
|      4 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |           13 |
| No           | No                    | Yes                    |              12 |            5 |
| No           | Yes                   | No                     |              20 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+---------------+-------------------------------+------------------+----------------+
|          Clock Signal          | Enable Signal |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+--------------------------------+---------------+-------------------------------+------------------+----------------+
|  timer/num_1/PL_reg_i_1__0_n_0 |               |                               |                1 |              1 |
|  timer/num_0/tc                |               |                               |                1 |              1 |
|  timer/num_0/PL_reg_i_1_n_0    |               |                               |                1 |              1 |
|  timer/num_2/PL_reg_i_1__1_n_0 |               |                               |                1 |              1 |
|  timer/num_2/tc_reg_0          |               |                               |                1 |              1 |
|  timer/num_3/PL_reg_i_1__2_n_0 |               |                               |                1 |              1 |
|  timer/num_1/tc_reg_0          |               |                               |                1 |              2 |
|  CLK1sec/CLK                   |               | timer/num_0/PL_reg_i_1_n_0    |                2 |              3 |
|  timer/num_1/tc_reg_0          |               | timer/num_2/PL_reg_i_1__1_n_0 |                1 |              3 |
|  timer/num_0/tc                |               | timer/num_1/PL_reg_i_1__0_n_0 |                1 |              3 |
|  timer/num_2/tc_reg_0          |               | timer/num_3/PL_reg_i_1__2_n_0 |                1 |              3 |
|  CLK1sec/CLK                   |               |                               |                1 |              4 |
|  clk_IBUF_BUFG                 |               |                               |                5 |             17 |
|  clk_IBUF_BUFG                 |               | CLK1sec/clear                 |                5 |             20 |
+--------------------------------+---------------+-------------------------------+------------------+----------------+


