Personal repository for learning Verilog and Transaction-Level Verilog (TLV).

Courses that inspired some of the code:
  - RISC-V in TLV: https://github.com/stevehoover/LF-Building-a-RISC-V-CPU-Core
