
* VHDL <-> Verilog
   * https://www.syncad.com/vhdl_verilog_translator.htm

   * https://www.syncad.com/web_manual_bughunter_verilogger/bughunter_verilogger_main_index.html?v2vh_appendix.htm
