INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2022.1/tps/win64/msys64/mingw64/bin/g++"
   Compiling apatb_array_io.cpp
   Compiling (apcc) array_io_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'ecoyu' on host 'joedesktop' (Windows NT_amd64 version 6.2) on Sat Mar 18 19:40:07 +0800 2023
INFO: [HLS 200-10] In directory 'D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution4/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 1.505 seconds; peak allocated memory: 1.121 MB.
   Compiling (apcc) array_io.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'ecoyu' on host 'joedesktop' (Windows NT_amd64 version 6.2) on Sat Mar 18 19:40:10 +0800 2023
INFO: [HLS 200-10] In directory 'D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution4/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 1.48 seconds; peak allocated memory: 0.840 MB.
   Compiling apatb_array_io_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Test passed !

D:\master\HLS\labA_InterfaceSynthesis\lab3\array_io_prj\solution4\sim\verilog>set PATH= 

D:\master\HLS\labA_InterfaceSynthesis\lab3\array_io_prj\solution4\sim\verilog>call C:/Xilinx/Vivado/2022.1/bin/xelab xil_defaultlib.apatb_array_io_top glbl -Oenable_linking_all_libraries  -prj array_io.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib "ieee_proposed=./ieee_proposed" -s array_io -debug wave 
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_array_io_top glbl -Oenable_linking_all_libraries -prj array_io.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s array_io -debug wave 
Multi-threading is on. Using 22 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution4/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution4/sim/verilog/array_io.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_array_io_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution4/sim/verilog/array_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_io
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution4/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.array_io
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_array_io_top
Compiling module work.glbl
Built simulation snapshot array_io

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/array_io/xsim_script.tcl
# xsim {array_io} -view {{array_io_dataflow_ana.wcfg}} -tclbatch {array_io.tcl} -protoinst {array_io.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file array_io.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_array_io_top/AESL_inst_array_io//AESL_inst_array_io_activity
Time resolution is 1 ps
open_wave_config array_io_dataflow_ana.wcfg
source array_io.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_31_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_31 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_30_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_30 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_29_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_29 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_28_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_28 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_27_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_27 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_26_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_26 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_25_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_25 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_24_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_24 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_23_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_23 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_22_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_22 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_21_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_21 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_20_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_20 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_19_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_19 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_18_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_18 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_17_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_17 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_16_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_16 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_15_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_15 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_14_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_14 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_13_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_13 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_12_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_12 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_11_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_11 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_10_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_10 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_9_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_9 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_8_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_8 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_7_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_7 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_6_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_6 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_5_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_5 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_4_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_4 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_3_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_3 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_2_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_2 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_1_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_1 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_0_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_o_0 -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_31 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_30 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_29 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_28 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_27 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_26 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_25 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_24 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_23 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_22 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_21 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_20 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_19 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_18 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_17 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_16 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_15 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_14 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_13 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_12 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_11 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_10 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_9 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_8 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_7 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_6 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_5 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_4 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_3 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_2 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_1 -into $return_group -radix hex
## add_wave /apatb_array_io_top/AESL_inst_array_io/d_i_0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_array_io_top/AESL_inst_array_io/ap_start -into $blocksiggroup
## add_wave /apatb_array_io_top/AESL_inst_array_io/ap_done -into $blocksiggroup
## add_wave /apatb_array_io_top/AESL_inst_array_io/ap_idle -into $blocksiggroup
## add_wave /apatb_array_io_top/AESL_inst_array_io/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_array_io_top/AESL_inst_array_io/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_array_io_top/AESL_inst_array_io/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_array_io_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_array_io_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_array_io_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_o_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_o_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_o_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_o_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_o_4 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_o_5 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_o_6 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_o_7 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_o_8 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_o_9 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_o_10 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_o_11 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_o_12 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_o_13 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_o_14 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_o_15 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_o_16 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_o_17 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_o_18 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_o_19 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_o_20 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_o_21 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_o_22 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_o_23 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_o_24 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_o_25 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_o_26 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_o_27 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_o_28 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_o_29 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_o_30 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_o_31 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_i_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_i_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_i_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_i_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_i_4 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_i_5 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_i_6 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_i_7 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_i_8 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_i_9 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_i_10 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_i_11 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_i_12 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_i_13 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_i_14 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_i_15 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_i_16 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_i_17 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_i_18 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_i_19 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_i_20 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_i_21 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_i_22 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_i_23 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_i_24 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_i_25 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_i_26 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_i_27 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_i_28 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_i_29 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_i_30 -into $tb_portdepth_group -radix hex
## add_wave /apatb_array_io_top/LENGTH_d_i_31 -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_array_io_top/d_o_31_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/d_o_31 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_o_30_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/d_o_30 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_o_29_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/d_o_29 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_o_28_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/d_o_28 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_o_27_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/d_o_27 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_o_26_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/d_o_26 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_o_25_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/d_o_25 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_o_24_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/d_o_24 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_o_23_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/d_o_23 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_o_22_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/d_o_22 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_o_21_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/d_o_21 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_o_20_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/d_o_20 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_o_19_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/d_o_19 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_o_18_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/d_o_18 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_o_17_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/d_o_17 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_o_16_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/d_o_16 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_o_15_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/d_o_15 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_o_14_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/d_o_14 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_o_13_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/d_o_13 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_o_12_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/d_o_12 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_o_11_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/d_o_11 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_o_10_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/d_o_10 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_o_9_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/d_o_9 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_o_8_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/d_o_8 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_o_7_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/d_o_7 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_o_6_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/d_o_6 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_o_5_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/d_o_5 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_o_4_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/d_o_4 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_o_3_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/d_o_3 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_o_2_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/d_o_2 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_o_1_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/d_o_1 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_o_0_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_array_io_top/d_o_0 -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_array_io_top/d_i_31 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_i_30 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_i_29 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_i_28 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_i_27 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_i_26 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_i_25 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_i_24 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_i_23 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_i_22 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_i_21 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_i_20 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_i_19 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_i_18 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_i_17 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_i_16 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_i_15 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_i_14 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_i_13 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_i_12 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_i_11 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_i_10 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_i_9 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_i_8 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_i_7 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_i_6 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_i_5 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_i_4 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_i_3 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_i_2 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_i_1 -into $tb_return_group -radix hex
## add_wave /apatb_array_io_top/d_i_0 -into $tb_return_group -radix hex
## save_wave_config array_io.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "110000"
// RTL Simulation : 1 / 1 [100.00%] @ "122000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 146 ns : File "D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution4/sim/verilog/array_io.autotb.v" Line 4032
## quit
INFO: [Common 17-206] Exiting xsim at Sat Mar 18 19:40:18 2023...
Test passed !
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
