 
****************************************
Report : qor
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 14:02:21 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              15.00
  Critical Path Length:          1.44
  Critical Path Slack:          -0.19
  Critical Path Clk Period:      1.32
  Total Negative Slack:         -8.88
  No. of Violating Paths:       60.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1626
  Buf/Inv Cell Count:             214
  Buf Cell Count:                  20
  Inv Cell Count:                 194
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1431
  Sequential Cell Count:          195
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3140.965712
  Noncombinational Area:  1293.847145
  Buf/Inv Area:            303.447939
  Total Buffer Area:            45.24
  Total Inverter Area:         258.21
  Macro/Black Box Area:      0.000000
  Net Area:               1113.775858
  -----------------------------------
  Cell Area:              4434.812857
  Design Area:            5548.588715


  Design Rules
  -----------------------------------
  Total Number of Nets:          1806
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhel77vdi012

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.31
  Logic Optimization:                  4.02
  Mapping Optimization:               38.22
  -----------------------------------------
  Overall Compile Time:               88.89
  Overall Compile Wall Clock Time:    91.89

  --------------------------------------------------------------------

  Design  WNS: 0.19  TNS: 8.88  Number of Violating Paths: 60


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
