Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Jun  5 19:49:38 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file RV32I_control_sets_placed.rpt
| Design       : RV32I
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     2 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            4 |
| No           | No                    | Yes                    |              32 |           11 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             384 |          226 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------------+------------------+------------------+----------------+--------------+
|     Clock Signal     |            Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+------------------------------------+------------------+------------------+----------------+--------------+
| ~w_slave_sel_BUFG[0] |                                    |                  |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG       |                                    | reset_IBUF       |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG       | U_CPU_core/U_DP/U_PC/q_reg[2]_7[0] | reset_IBUF       |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG       | U_CPU_core/U_DP/U_PC/q_reg[2]_9[0] | reset_IBUF       |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG       | U_CPU_core/U_DP/U_PC/q_reg[2]_5[0] | reset_IBUF       |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG       | U_CPU_core/U_DP/U_PC/q_reg[2]_8[0] | reset_IBUF       |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG       | U_CPU_core/U_DP/U_PC/p_1_in        |                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG       | U_CPU_core/U_DP/U_PC/E[0]          | reset_IBUF       |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG       | U_CPU_core/U_DP/U_PC/q_reg[2]_0[0] | reset_IBUF       |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG       | U_CPU_core/U_DP/U_PC/q_reg[2]_2[0] | reset_IBUF       |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG       | U_CPU_core/U_DP/U_PC/q_reg[2]_3[0] | reset_IBUF       |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG       | U_CPU_core/U_DP/U_PC/q_reg[2]_4[0] | reset_IBUF       |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG       | U_CPU_core/U_DP/U_PC/q_reg[2]_6    | reset_IBUF       |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG       | U_CPU_core/U_DP/U_PC/MODER         | reset_IBUF       |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG       | U_CPU_core/U_DP/U_PC/q_reg[2]_1[0] | reset_IBUF       |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG       | U_CPU_core/U_DP/U_PC/regFileWe     |                  |               12 |             96 |         8.00 |
+----------------------+------------------------------------+------------------+------------------+----------------+--------------+


