Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_Load_data_behav xil_defaultlib.sim_Load_data xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 3 for port 'cont' [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/CA_test/CA_test.srcs/sim_1/new/sim_Load_data.sv:58]
WARNING: [VRFC 10-3823] variable 'state' might have multiple concurrent drivers [C:/Users/ricar/OneDrive/Escritorio/MEMORIA/CODIGOS/VIVADO/CA_test/CA_test.srcs/sim_1/new/sim_Load_data.sv:76]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM_Load(M=3)
Compiling module xil_defaultlib.Celda_corner(ic=32'b0)
Compiling module xil_defaultlib.Celda_Load(top_row=1)
Compiling module xil_defaultlib.Celda_Load
Compiling module xil_defaultlib.Grid_load
Compiling module xil_defaultlib.sim_Load_data
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_Load_data_behav
