 
****************************************
Report : qor
Design : fme
Version: L-2016.03-SP1
Date   : Tue Nov 14 17:39:01 2017
****************************************


  Timing Path Group 'CLOCK'
  -----------------------------------
  Levels of Logic:              11.00
  Critical Path Length:          1.06
  Critical Path Slack:           0.53
  Critical Path Clk Period:      5.30
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:       1705
  Hierarchical Port Count:      51707
  Leaf Cell Count:              34795
  Buf/Inv Cell Count:            5046
  Buf Cell Count:                 703
  Inv Cell Count:                4343
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     20203
  Sequential Cell Count:        14592
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    42702.030356
  Noncombinational Area: 80986.477470
  Buf/Inv Area:           2935.648896
  Total Buffer Area:           611.58
  Total Inverter Area:        2324.07
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      697198.25
  Net YLength        :      525819.31
  -----------------------------------
  Cell Area:            123688.507826
  Design Area:          123688.507826
  Net Length        :      1223017.50


  Design Rules
  -----------------------------------
  Total Number of Nets:         40542
  Nets With Violations:             1
  Max Trans Violations:             0
  Max Cap Violations:               1
  -----------------------------------


  Hostname: sagittarius-a

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              852.01
  -----------------------------------------
  Overall Compile Time:              963.48
  Overall Compile Wall Clock Time:   227.04

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
