INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 14:02:44 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 buffer91/fifo/Memory_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            buffer28/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (clk rise@7.200ns - clk rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 1.999ns (29.650%)  route 4.743ns (70.350%))
  Logic Levels:           22  (CARRY4=8 LUT3=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.683 - 7.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1748, unset)         0.508     0.508    buffer91/fifo/clk
                         FDRE                                         r  buffer91/fifo/Memory_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer91/fifo/Memory_reg[0][1]/Q
                         net (fo=2, unplaced)         0.399     1.133    buffer91/fifo/Q[0]
                         LUT3 (Prop_lut3_I0_O)        0.125     1.258 r  buffer91/fifo/Memory[1][4]_i_5/O
                         net (fo=1, unplaced)         0.000     1.258    addi16/lhs[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     1.542 r  addi16/Memory_reg[1][4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     1.549    addi16/Memory_reg[1][4]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.599 r  addi16/Memory_reg[1][6]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.599    addi16/Memory_reg[1][6]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.649 r  addi16/Memory_reg[3][0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     1.649    addi16/Memory_reg[3][0]_i_38_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.699 r  addi16/Memory_reg[3][0]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000     1.699    addi16/Memory_reg[3][0]_i_34_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.749 r  addi16/Memory_reg[3][0]_i_30/CO[3]
                         net (fo=1, unplaced)         0.000     1.749    addi16/Memory_reg[3][0]_i_30_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.799 r  addi16/Memory_reg[3][0]_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     1.799    addi16/Memory_reg[3][0]_i_19_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     1.915 r  addi16/Memory_reg[3][0]_i_15/O[2]
                         net (fo=3, unplaced)         0.395     2.310    cmpi2/Memory_reg[3][0]_i_2_0[26]
                         LUT6 (Prop_lut6_I0_O)        0.126     2.436 r  cmpi2/Memory[3][0]_i_6/O
                         net (fo=1, unplaced)         0.000     2.436    cmpi2/Memory[3][0]_i_6_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.277     2.713 r  cmpi2/Memory_reg[3][0]_i_2/CO[2]
                         net (fo=9, unplaced)         0.285     2.998    buffer99/fifo/result[0]
                         LUT5 (Prop_lut5_I0_O)        0.122     3.120 r  buffer99/fifo/fullReg_i_7__3/O
                         net (fo=3, unplaced)         0.395     3.515    buffer96/fifo/buffer99_outs
                         LUT5 (Prop_lut5_I2_O)        0.043     3.558 f  buffer96/fifo/Head[1]_i_4__0/O
                         net (fo=2, unplaced)         0.255     3.813    buffer65/fifo/branch_ready__1
                         LUT6 (Prop_lut6_I5_O)        0.043     3.856 f  buffer65/fifo/Head[1]_i_2__2/O
                         net (fo=14, unplaced)        0.295     4.151    fork29/control/generateBlocks[0].regblock/buffer96_outs_ready
                         LUT6 (Prop_lut6_I2_O)        0.043     4.194 r  fork29/control/generateBlocks[0].regblock/i___3_i_5/O
                         net (fo=2, unplaced)         0.388     4.582    fork27/control/generateBlocks[1].regblock/transmitValue_reg_7[1]
                         LUT6 (Prop_lut6_I2_O)        0.043     4.625 r  fork27/control/generateBlocks[1].regblock/i___3_i_2/O
                         net (fo=6, unplaced)         0.276     4.901    fork26/control/generateBlocks[1].regblock/anyBlockStop_5
                         LUT6 (Prop_lut6_I4_O)        0.043     4.944 r  fork26/control/generateBlocks[1].regblock/transmitValue_i_9__0/O
                         net (fo=2, unplaced)         0.255     5.199    buffer48/control/blockStopArray[0]
                         LUT6 (Prop_lut6_I3_O)        0.043     5.242 f  buffer48/control/transmitValue_i_3__26/O
                         net (fo=3, unplaced)         0.262     5.504    fork19/control/generateBlocks[2].regblock/addi10_result_ready
                         LUT6 (Prop_lut6_I3_O)        0.043     5.547 r  fork19/control/generateBlocks[2].regblock/transmitValue_i_4__7/O
                         net (fo=1, unplaced)         0.244     5.791    fork19/control/generateBlocks[1].regblock/transmitValue_reg_1[0]
                         LUT5 (Prop_lut5_I3_O)        0.043     5.834 f  fork19/control/generateBlocks[1].regblock/transmitValue_i_3__30/O
                         net (fo=9, unplaced)         0.285     6.119    fork15/control/generateBlocks[8].regblock/transmitValue_reg_1
                         LUT6 (Prop_lut6_I1_O)        0.043     6.162 r  fork15/control/generateBlocks[8].regblock/fullReg_i_6__3/O
                         net (fo=1, unplaced)         0.377     6.539    fork15/control/generateBlocks[8].regblock/fullReg_i_6__3_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     6.582 f  fork15/control/generateBlocks[8].regblock/fullReg_i_3__19/O
                         net (fo=24, unplaced)        0.308     6.890    fork12/control/generateBlocks[0].regblock/transmitValue_reg_1
                         LUT6 (Prop_lut6_I3_O)        0.043     6.933 r  fork12/control/generateBlocks[0].regblock/dataReg[31]_i_1__1/O
                         net (fo=32, unplaced)        0.317     7.250    buffer28/E[0]
                         FDRE                                         r  buffer28/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.200     7.200 r  
                                                      0.000     7.200 r  clk (IN)
                         net (fo=1748, unset)         0.483     7.683    buffer28/clk
                         FDRE                                         r  buffer28/dataReg_reg[0]/C
                         clock pessimism              0.000     7.683    
                         clock uncertainty           -0.035     7.647    
                         FDRE (Setup_fdre_C_CE)      -0.192     7.455    buffer28/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.455    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                  0.205    




