// Seed: 1325647643
module module_0 (
    output uwire id_0,
    input  uwire id_1,
    input  uwire id_2,
    input  wand  id_3,
    input  tri   id_4,
    input  wand  id_5,
    output tri1  id_6,
    input  wire  id_7,
    output wire  id_8,
    output uwire id_9,
    output uwire id_10,
    input  tri   id_11,
    input  wire  id_12
);
  logic [7:0] id_14;
  supply0 id_15 = id_14[1'b0] * 1'b0;
  wire id_16;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1
);
  always begin
    id_3 <= id_3;
    $display;
  end
  wand id_4 = id_1;
  module_0(
      id_4, id_1, id_1, id_0, id_4, id_1, id_4, id_4, id_4, id_4, id_4, id_0, id_0
  );
endmodule
